

================================================================
== Vitis HLS Report for 'update_weights_1'
================================================================
* Date:           Wed Aug  6 20:24:17 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.975 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   183269|   183269|  1.466 ms|  1.466 ms|  183269|  183269|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- update_weights_loop1      |    14170|    14170|      1090|          -|          -|    13|        no|
        | + update_weights_loop1_1   |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop2      |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop3      |    14170|    14170|      1090|          -|          -|    13|        no|
        | + update_weights_loop3_1   |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop4      |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop5      |    73856|    73856|      1154|          -|          -|    64|        no|
        | + update_weights_loop5_1   |     1152|     1152|        18|          -|          -|    64|        no|
        |- update_weights_loop6      |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop7      |    69760|    69760|      1090|          -|          -|    64|        no|
        | + update_weights_loop7_1   |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop8      |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop9      |     3392|     3392|        53|          -|          -|    64|        no|
        | + update_weights_loop9_1   |       51|       51|        17|          -|          -|     3|        no|
        |- update_weights_loop10     |       48|       48|        16|          -|          -|     3|        no|
        |- update_weights_loop11     |     3392|     3392|        53|          -|          -|    64|        no|
        | + update_weights_loop11_1  |       51|       51|        17|          -|          -|     3|        no|
        |- update_weights_loop12     |       51|       51|        17|          -|          -|     3|        no|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 277
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 20 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 21 37 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 20 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 66 49 
49 --> 50 48 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 49 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 94 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 77 
94 --> 95 113 
95 --> 96 94 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 95 
113 --> 114 130 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 113 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 159 142 
142 --> 143 141 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 142 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 187 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 170 
187 --> 188 205 
188 --> 189 187 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 188 
205 --> 206 221 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 205 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 250 233 
233 --> 234 232 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 233 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 261 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 278 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%norm = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 279 'alloca' 'norm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/backprop.tcl:45]   --->   Operation 286 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 287 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_read_2 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 288 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%p_read_3 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 289 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %norm" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 290 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 291 [1/1] (0.38ns)   --->   "%store_ln213 = store i4 0, i4 %i" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 291 'store' 'store_ln213' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln219 = br void %update_weights_loop1_1" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 292 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%i_12 = load i4 %i" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 293 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.70ns)   --->   "%icmp_ln219 = icmp_eq  i4 %i_12, i4 13" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 294 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.70ns)   --->   "%add_ln219 = add i4 %i_12, i4 1" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 295 'add' 'add_ln219' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %update_weights_loop1_1.split, void %for.inc37.preheader" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 296 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%speclooptripcount_ln220 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [data/benchmarks/backprop/backprop.c:220]   --->   Operation 297 'speclooptripcount' 'speclooptripcount_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln227 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [data/benchmarks/backprop/backprop.c:227]   --->   Operation 298 'specloopname' 'specloopname_ln227' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_12, i6 0" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 299 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.38ns)   --->   "%br_ln222 = br void %for.inc" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 300 'br' 'br_ln222' <Predicate = (!icmp_ln219)> <Delay = 0.38>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%bias_norm_1 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 301 'alloca' 'bias_norm_1' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 302 'alloca' 'i_1' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 303 'store' 'store_ln213' <Predicate = (icmp_ln219)> <Delay = 0.38>
ST_2 : Operation 304 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %bias_norm_1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 304 'store' 'store_ln214' <Predicate = (icmp_ln219)> <Delay = 0.38>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln229 = br void %for.inc37" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 305 'br' 'br_ln229' <Predicate = (icmp_ln219)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln222, void %for.inc.split, i7 0, void %update_weights_loop1_1.split" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 306 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.70ns)   --->   "%icmp_ln222 = icmp_eq  i7 %j, i7 64" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 307 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.70ns)   --->   "%add_ln222 = add i7 %j, i7 1" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 308 'add' 'add_ln222' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %for.inc.split, void %for.inc19" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 309 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i7 %j" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 310 'zext' 'zext_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.72ns)   --->   "%add_ln224 = add i10 %zext_ln222, i10 %tmp_1" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 311 'add' 'add_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i10 %add_ln224" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 312 'zext' 'zext_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%d_weights1_addr = getelementptr i64 %d_weights1, i64 0, i64 %zext_ln224" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 313 'getelementptr' 'd_weights1_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 314 [2/2] (1.20ns)   --->   "%d_weights1_load = load i10 %d_weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 314 'load' 'd_weights1_load' <Predicate = (!icmp_ln222)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln224" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 315 'getelementptr' 'weights1_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.38ns)   --->   "%store_ln213 = store i4 %add_ln219, i4 %i" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 316 'store' 'store_ln213' <Predicate = (icmp_ln222)> <Delay = 0.38>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln219 = br void %update_weights_loop1_1" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 317 'br' 'br_ln219' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.97>
ST_4 : Operation 318 [1/2] (1.20ns)   --->   "%d_weights1_load = load i10 %d_weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 318 'load' 'd_weights1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_4 : Operation 319 [4/4] (4.77ns)   --->   "%mul4 = dmul i64 %d_weights1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 319 'dmul' 'mul4' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 320 [3/4] (4.50ns)   --->   "%mul4 = dmul i64 %d_weights1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 320 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 321 [2/4] (4.50ns)   --->   "%mul4 = dmul i64 %d_weights1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 321 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 322 [1/4] (4.50ns)   --->   "%mul4 = dmul i64 %d_weights1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 322 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [2/2] (1.20ns)   --->   "%weights1_load = load i10 %weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 323 'load' 'weights1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 324 [1/2] (1.20ns)   --->   "%weights1_load = load i10 %weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 324 'load' 'weights1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln224 = bitcast i64 %weights1_load" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 325 'bitcast' 'bitcast_ln224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 326 [4/4] (4.60ns)   --->   "%sub = dsub i64 %bitcast_ln224, i64 %mul4" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 326 'dsub' 'sub' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 327 [3/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln224, i64 %mul4" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 327 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 328 [2/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln224, i64 %mul4" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 328 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.53>
ST_11 : Operation 329 [1/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln224, i64 %mul4" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 329 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln224_1 = bitcast i64 %sub" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 330 'bitcast' 'bitcast_ln224_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (1.20ns)   --->   "%store_ln224 = store i64 %bitcast_ln224_1, i10 %weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 331 'store' 'store_ln224' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 12 <SV = 11> <Delay = 4.77>
ST_12 : Operation 332 [4/4] (4.77ns)   --->   "%mul2 = dmul i64 %sub, i64 %sub" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 332 'dmul' 'mul2' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.50>
ST_13 : Operation 333 [3/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub, i64 %sub" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 333 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.50>
ST_14 : Operation 334 [2/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub, i64 %sub" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 334 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.50>
ST_15 : Operation 335 [1/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub, i64 %sub" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 335 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.60>
ST_16 : Operation 336 [1/1] (0.00ns)   --->   "%norm_load_1 = load i64 %norm" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 336 'load' 'norm_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 337 [4/4] (4.60ns)   --->   "%norm_2 = dadd i64 %norm_load_1, i64 %mul2" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 337 'dadd' 'norm_2' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 338 [3/4] (4.33ns)   --->   "%norm_2 = dadd i64 %norm_load_1, i64 %mul2" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 338 'dadd' 'norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 339 [2/4] (4.33ns)   --->   "%norm_2 = dadd i64 %norm_load_1, i64 %mul2" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 339 'dadd' 'norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.72>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%speclooptripcount_ln223 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:223]   --->   Operation 340 'speclooptripcount' 'speclooptripcount_ln223' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "%specloopname_ln226 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [data/benchmarks/backprop/backprop.c:226]   --->   Operation 341 'specloopname' 'specloopname_ln226' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 342 [1/4] (4.33ns)   --->   "%norm_2 = dadd i64 %norm_load_1, i64 %mul2" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 342 'dadd' 'norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 343 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %norm_2, i64 %norm" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 343 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln222 = br void %for.inc" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 344 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>

State 20 <SV = 2> <Delay = 5.47>
ST_20 : Operation 345 [1/1] (0.00ns)   --->   "%i_13 = load i7 %i_1" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 345 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 346 [1/1] (0.70ns)   --->   "%icmp_ln229 = icmp_eq  i7 %i_13, i7 64" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 346 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 347 [1/1] (0.70ns)   --->   "%add_ln229 = add i7 %i_13, i7 1" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 347 'add' 'add_ln229' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %icmp_ln229, void %for.inc37.split, void %for.end39" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 348 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i7 %i_13" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 349 'zext' 'zext_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 350 [1/1] (0.00ns)   --->   "%d_biases1_addr = getelementptr i64 %d_biases1, i64 0, i64 %zext_ln229" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 350 'getelementptr' 'd_biases1_addr' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 351 [2/2] (0.71ns)   --->   "%d_biases1_load = load i6 %d_biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 351 'load' 'd_biases1_load' <Predicate = (!icmp_ln229)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_20 : Operation 352 [1/1] (0.00ns)   --->   "%biases1_addr = getelementptr i64 %biases1, i64 0, i64 %zext_ln229" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 352 'getelementptr' 'biases1_addr' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 353 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln229, i7 %i_1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 353 'store' 'store_ln213' <Predicate = (!icmp_ln229)> <Delay = 0.38>
ST_20 : Operation 354 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 354 'alloca' 'i_2' <Predicate = (icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 355 [1/1] (0.00ns)   --->   "%norm_load = load i64 %norm" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 355 'load' 'norm_load' <Predicate = (icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 356 [12/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 356 'dsqrt' 'norm_1' <Predicate = (icmp_ln229)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 357 [1/1] (0.38ns)   --->   "%store_ln213 = store i4 0, i4 %i_2" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 357 'store' 'store_ln213' <Predicate = (icmp_ln229)> <Delay = 0.38>

State 21 <SV = 3> <Delay = 5.48>
ST_21 : Operation 358 [1/2] (0.71ns)   --->   "%d_biases1_load = load i6 %d_biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 358 'load' 'd_biases1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_21 : Operation 359 [4/4] (4.77ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 359 'dmul' 'mul' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 4> <Delay = 4.50>
ST_22 : Operation 360 [3/4] (4.50ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 360 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 5> <Delay = 4.50>
ST_23 : Operation 361 [2/4] (4.50ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 361 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 6> <Delay = 4.50>
ST_24 : Operation 362 [1/4] (4.50ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 362 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 363 [2/2] (0.71ns)   --->   "%biases1_load = load i6 %biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 363 'load' 'biases1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 25 <SV = 7> <Delay = 5.31>
ST_25 : Operation 364 [1/2] (0.71ns)   --->   "%biases1_load = load i6 %biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 364 'load' 'biases1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%bitcast_ln231 = bitcast i64 %biases1_load" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 365 'bitcast' 'bitcast_ln231' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 366 [4/4] (4.60ns)   --->   "%sub1 = dsub i64 %bitcast_ln231, i64 %mul" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 366 'dsub' 'sub1' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 8> <Delay = 4.33>
ST_26 : Operation 367 [3/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln231, i64 %mul" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 367 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 9> <Delay = 4.33>
ST_27 : Operation 368 [2/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln231, i64 %mul" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 368 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 10> <Delay = 5.04>
ST_28 : Operation 369 [1/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln231, i64 %mul" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 369 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln231_1 = bitcast i64 %sub1" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 370 'bitcast' 'bitcast_ln231_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 371 [1/1] (0.71ns)   --->   "%store_ln231 = store i64 %bitcast_ln231_1, i6 %biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 371 'store' 'store_ln231' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 29 <SV = 11> <Delay = 4.77>
ST_29 : Operation 372 [4/4] (4.77ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 372 'dmul' 'mul1' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 4.50>
ST_30 : Operation 373 [3/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 373 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 13> <Delay = 4.50>
ST_31 : Operation 374 [2/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 374 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 14> <Delay = 4.50>
ST_32 : Operation 375 [1/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 375 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 15> <Delay = 4.60>
ST_33 : Operation 376 [1/1] (0.00ns)   --->   "%bias_norm_1_load = load i64 %bias_norm_1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 376 'load' 'bias_norm_1_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 377 [4/4] (4.60ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 377 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 16> <Delay = 4.33>
ST_34 : Operation 378 [3/4] (4.33ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 378 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 17> <Delay = 4.33>
ST_35 : Operation 379 [2/4] (4.33ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 379 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 4.72>
ST_36 : Operation 380 [1/1] (0.00ns)   --->   "%speclooptripcount_ln230 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:230]   --->   Operation 380 'speclooptripcount' 'speclooptripcount_ln230' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 381 [1/1] (0.00ns)   --->   "%specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [data/benchmarks/backprop/backprop.c:233]   --->   Operation 381 'specloopname' 'specloopname_ln233' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 382 [1/4] (4.33ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 382 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 383 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %bias_norm_2, i64 %bias_norm_1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 383 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_36 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln229 = br void %for.inc37" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 384 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>

State 37 <SV = 3> <Delay = 5.47>
ST_37 : Operation 385 [11/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 385 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 4> <Delay = 5.47>
ST_38 : Operation 386 [10/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 386 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 5> <Delay = 5.47>
ST_39 : Operation 387 [9/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 387 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 6> <Delay = 5.47>
ST_40 : Operation 388 [8/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 388 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 7> <Delay = 5.47>
ST_41 : Operation 389 [7/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 389 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 8> <Delay = 5.47>
ST_42 : Operation 390 [6/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 390 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 9> <Delay = 5.47>
ST_43 : Operation 391 [5/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 391 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 10> <Delay = 5.47>
ST_44 : Operation 392 [4/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 392 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 11> <Delay = 5.47>
ST_45 : Operation 393 [3/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 393 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 12> <Delay = 5.47>
ST_46 : Operation 394 [2/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 394 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 13> <Delay = 5.47>
ST_47 : Operation 395 [1/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 395 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln239 = br void %update_weights_loop3_1" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 396 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>

State 48 <SV = 14> <Delay = 5.47>
ST_48 : Operation 397 [1/1] (0.00ns)   --->   "%i_14 = load i4 %i_2" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 397 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 398 [1/1] (0.70ns)   --->   "%icmp_ln239 = icmp_eq  i4 %i_14, i4 13" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 398 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 399 [1/1] (0.70ns)   --->   "%add_ln239 = add i4 %i_14, i4 1" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 399 'add' 'add_ln239' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %update_weights_loop3_1.split, void %update_weights_loop4" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 400 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 401 [1/1] (0.00ns)   --->   "%speclooptripcount_ln240 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [data/benchmarks/backprop/backprop.c:240]   --->   Operation 401 'speclooptripcount' 'speclooptripcount_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 402 [1/1] (0.00ns)   --->   "%specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [data/benchmarks/backprop/backprop.c:246]   --->   Operation 402 'specloopname' 'specloopname_ln246' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_14, i6 0" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 403 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 404 [1/1] (0.38ns)   --->   "%br_ln242 = br void %for.inc54" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 404 'br' 'br_ln242' <Predicate = (!icmp_ln239)> <Delay = 0.38>
ST_48 : Operation 405 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 405 'alloca' 'i_3' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 406 [1/1] (0.00ns)   --->   "%bias_norm_1_load_1 = load i64 %bias_norm_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 406 'load' 'bias_norm_1_load_1' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 407 [12/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 407 'dsqrt' 'bias_norm' <Predicate = (icmp_ln239)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 408 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_3" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 408 'store' 'store_ln213' <Predicate = (icmp_ln239)> <Delay = 0.38>

State 49 <SV = 15> <Delay = 1.92>
ST_49 : Operation 409 [1/1] (0.00ns)   --->   "%j_1 = phi i7 %add_ln242, void %for.inc54.split, i7 0, void %update_weights_loop3_1.split" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 409 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 410 [1/1] (0.70ns)   --->   "%icmp_ln242 = icmp_eq  i7 %j_1, i7 64" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 410 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 411 [1/1] (0.70ns)   --->   "%add_ln242 = add i7 %j_1, i7 1" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 411 'add' 'add_ln242' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %for.inc54.split, void %for.inc57" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 412 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i7 %j_1" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 413 'zext' 'zext_ln242' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_49 : Operation 414 [1/1] (0.72ns)   --->   "%add_ln244 = add i10 %zext_ln242, i10 %tmp_2" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 414 'add' 'add_ln244' <Predicate = (!icmp_ln242)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i10 %add_ln244" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 415 'zext' 'zext_ln244' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_49 : Operation 416 [1/1] (0.00ns)   --->   "%weights1_addr_1 = getelementptr i64 %weights1, i64 0, i64 %zext_ln244" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 416 'getelementptr' 'weights1_addr_1' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_49 : Operation 417 [2/2] (1.20ns)   --->   "%weights1_load_1 = load i10 %weights1_addr_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 417 'load' 'weights1_load_1' <Predicate = (!icmp_ln242)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_49 : Operation 418 [1/1] (0.38ns)   --->   "%store_ln213 = store i4 %add_ln239, i4 %i_2" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 418 'store' 'store_ln213' <Predicate = (icmp_ln242)> <Delay = 0.38>
ST_49 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln239 = br void %update_weights_loop3_1" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 419 'br' 'br_ln239' <Predicate = (icmp_ln242)> <Delay = 0.00>

State 50 <SV = 16> <Delay = 1.20>
ST_50 : Operation 420 [1/2] (1.20ns)   --->   "%weights1_load_1 = load i10 %weights1_addr_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 420 'load' 'weights1_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 51 <SV = 17> <Delay = 5.53>
ST_51 : Operation 421 [1/1] (0.00ns)   --->   "%bitcast_ln244 = bitcast i64 %weights1_load_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 421 'bitcast' 'bitcast_ln244' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 422 [14/14] (5.53ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 422 'ddiv' 'div' <Predicate = true> <Delay = 5.53> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 18> <Delay = 5.22>
ST_52 : Operation 423 [13/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 423 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 19> <Delay = 5.22>
ST_53 : Operation 424 [12/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 424 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 20> <Delay = 5.22>
ST_54 : Operation 425 [11/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 425 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 21> <Delay = 5.22>
ST_55 : Operation 426 [10/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 426 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 22> <Delay = 5.22>
ST_56 : Operation 427 [9/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 427 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 23> <Delay = 5.22>
ST_57 : Operation 428 [8/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 428 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 24> <Delay = 5.22>
ST_58 : Operation 429 [7/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 429 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 25> <Delay = 5.22>
ST_59 : Operation 430 [6/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 430 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 26> <Delay = 5.22>
ST_60 : Operation 431 [5/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 431 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 27> <Delay = 5.22>
ST_61 : Operation 432 [4/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 432 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 28> <Delay = 5.22>
ST_62 : Operation 433 [3/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 433 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 29> <Delay = 5.22>
ST_63 : Operation 434 [2/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 434 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 30> <Delay = 5.22>
ST_64 : Operation 435 [1/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 435 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 31> <Delay = 1.20>
ST_65 : Operation 436 [1/1] (0.00ns)   --->   "%speclooptripcount_ln243 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:243]   --->   Operation 436 'speclooptripcount' 'speclooptripcount_ln243' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 437 [1/1] (0.00ns)   --->   "%specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [data/benchmarks/backprop/backprop.c:245]   --->   Operation 437 'specloopname' 'specloopname_ln245' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln244_1 = bitcast i64 %div" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 438 'bitcast' 'bitcast_ln244_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 439 [1/1] (1.20ns)   --->   "%store_ln244 = store i64 %bitcast_ln244_1, i10 %weights1_addr_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 439 'store' 'store_ln244' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_65 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.inc54" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 440 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>

State 66 <SV = 15> <Delay = 5.47>
ST_66 : Operation 441 [11/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 441 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 16> <Delay = 5.47>
ST_67 : Operation 442 [10/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 442 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 17> <Delay = 5.47>
ST_68 : Operation 443 [9/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 443 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 18> <Delay = 5.47>
ST_69 : Operation 444 [8/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 444 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 19> <Delay = 5.47>
ST_70 : Operation 445 [7/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 445 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 20> <Delay = 5.47>
ST_71 : Operation 446 [6/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 446 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 21> <Delay = 5.47>
ST_72 : Operation 447 [5/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 447 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 22> <Delay = 5.47>
ST_73 : Operation 448 [4/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 448 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 23> <Delay = 5.47>
ST_74 : Operation 449 [3/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 449 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 24> <Delay = 5.47>
ST_75 : Operation 450 [2/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 450 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 25> <Delay = 5.47>
ST_76 : Operation 451 [1/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 451 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.inc68" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 452 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>

State 77 <SV = 26> <Delay = 1.09>
ST_77 : Operation 453 [1/1] (0.00ns)   --->   "%i_15 = load i7 %i_3" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 453 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 454 [1/1] (0.70ns)   --->   "%icmp_ln248 = icmp_eq  i7 %i_15, i7 64" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 454 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 455 [1/1] (0.70ns)   --->   "%add_ln248 = add i7 %i_15, i7 1" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 455 'add' 'add_ln248' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln248, void %for.inc68.split, void %update_weights_loop5_1.preheader" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 456 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i7 %i_15" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 457 'zext' 'zext_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_77 : Operation 458 [1/1] (0.00ns)   --->   "%biases1_addr_1 = getelementptr i64 %biases1, i64 0, i64 %zext_ln248" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 458 'getelementptr' 'biases1_addr_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_77 : Operation 459 [2/2] (0.71ns)   --->   "%biases1_load_1 = load i6 %biases1_addr_1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 459 'load' 'biases1_load_1' <Predicate = (!icmp_ln248)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_77 : Operation 460 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln248, i7 %i_3" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 460 'store' 'store_ln213' <Predicate = (!icmp_ln248)> <Delay = 0.38>
ST_77 : Operation 461 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 461 'alloca' 'i_4' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_77 : Operation 462 [1/1] (0.00ns)   --->   "%norm_3 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 462 'alloca' 'norm_3' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_77 : Operation 463 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %norm_3" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 463 'store' 'store_ln214' <Predicate = (icmp_ln248)> <Delay = 0.38>
ST_77 : Operation 464 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_4" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 464 'store' 'store_ln213' <Predicate = (icmp_ln248)> <Delay = 0.38>
ST_77 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln257 = br void %update_weights_loop5_1" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 465 'br' 'br_ln257' <Predicate = (icmp_ln248)> <Delay = 0.00>

State 78 <SV = 27> <Delay = 0.71>
ST_78 : Operation 466 [1/2] (0.71ns)   --->   "%biases1_load_1 = load i6 %biases1_addr_1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 466 'load' 'biases1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 79 <SV = 28> <Delay = 5.53>
ST_79 : Operation 467 [1/1] (0.00ns)   --->   "%bitcast_ln250 = bitcast i64 %biases1_load_1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 467 'bitcast' 'bitcast_ln250' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 468 [14/14] (5.53ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 468 'ddiv' 'div1' <Predicate = true> <Delay = 5.53> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 29> <Delay = 5.22>
ST_80 : Operation 469 [13/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 469 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 30> <Delay = 5.22>
ST_81 : Operation 470 [12/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 470 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 31> <Delay = 5.22>
ST_82 : Operation 471 [11/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 471 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 32> <Delay = 5.22>
ST_83 : Operation 472 [10/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 472 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 33> <Delay = 5.22>
ST_84 : Operation 473 [9/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 473 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 34> <Delay = 5.22>
ST_85 : Operation 474 [8/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 474 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 35> <Delay = 5.22>
ST_86 : Operation 475 [7/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 475 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 36> <Delay = 5.22>
ST_87 : Operation 476 [6/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 476 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 37> <Delay = 5.22>
ST_88 : Operation 477 [5/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 477 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 38> <Delay = 5.22>
ST_89 : Operation 478 [4/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 478 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 39> <Delay = 5.22>
ST_90 : Operation 479 [3/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 479 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 40> <Delay = 5.22>
ST_91 : Operation 480 [2/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 480 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 41> <Delay = 5.22>
ST_92 : Operation 481 [1/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 481 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 42> <Delay = 0.71>
ST_93 : Operation 482 [1/1] (0.00ns)   --->   "%speclooptripcount_ln249 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:249]   --->   Operation 482 'speclooptripcount' 'speclooptripcount_ln249' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 483 [1/1] (0.00ns)   --->   "%specloopname_ln251 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [data/benchmarks/backprop/backprop.c:251]   --->   Operation 483 'specloopname' 'specloopname_ln251' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 484 [1/1] (0.00ns)   --->   "%bitcast_ln250_1 = bitcast i64 %div1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 484 'bitcast' 'bitcast_ln250_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 485 [1/1] (0.71ns)   --->   "%store_ln250 = store i64 %bitcast_ln250_1, i6 %biases1_addr_1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 485 'store' 'store_ln250' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_93 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.inc68" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 486 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>

State 94 <SV = 27> <Delay = 1.09>
ST_94 : Operation 487 [1/1] (0.00ns)   --->   "%i_16 = load i7 %i_4"   --->   Operation 487 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 488 [1/1] (0.70ns)   --->   "%icmp_ln257 = icmp_eq  i7 %i_16, i7 64" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 488 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 489 [1/1] (0.70ns)   --->   "%add_ln257 = add i7 %i_16, i7 1" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 489 'add' 'add_ln257' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %icmp_ln257, void %update_weights_loop5_1.split, void %for.inc118.preheader" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 490 'br' 'br_ln257' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 491 [1/1] (0.00ns)   --->   "%speclooptripcount_ln258 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:258]   --->   Operation 491 'speclooptripcount' 'speclooptripcount_ln258' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 492 [1/1] (0.00ns)   --->   "%specloopname_ln265 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [data/benchmarks/backprop/backprop.c:265]   --->   Operation 492 'specloopname' 'specloopname_ln265' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 493 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_16"   --->   Operation 493 'trunc' 'empty' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0"   --->   Operation 494 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 495 [1/1] (0.38ns)   --->   "%br_ln260 = br void %for.inc97" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 495 'br' 'br_ln260' <Predicate = (!icmp_ln257)> <Delay = 0.38>
ST_94 : Operation 496 [1/1] (0.00ns)   --->   "%bias_norm_4 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 496 'alloca' 'bias_norm_4' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 497 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 497 'alloca' 'i_5' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 498 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_5" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 498 'store' 'store_ln213' <Predicate = (icmp_ln257)> <Delay = 0.38>
ST_94 : Operation 499 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %bias_norm_4" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 499 'store' 'store_ln214' <Predicate = (icmp_ln257)> <Delay = 0.38>
ST_94 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.inc118" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 500 'br' 'br_ln267' <Predicate = (icmp_ln257)> <Delay = 0.00>

State 95 <SV = 28> <Delay = 2.39>
ST_95 : Operation 501 [1/1] (0.00ns)   --->   "%j_2 = phi i7 %add_ln260, void %for.inc97.split, i7 0, void %update_weights_loop5_1.split" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 501 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 502 [1/1] (0.70ns)   --->   "%icmp_ln260 = icmp_eq  i7 %j_2, i7 64" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 502 'icmp' 'icmp_ln260' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 503 [1/1] (0.70ns)   --->   "%add_ln260 = add i7 %j_2, i7 1" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 503 'add' 'add_ln260' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln260, void %for.inc97.split, void %for.inc100" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 504 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i7 %j_2" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 505 'zext' 'zext_ln260' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_95 : Operation 506 [1/1] (0.74ns)   --->   "%add_ln262 = add i12 %zext_ln260, i12 %tmp_4" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 506 'add' 'add_ln262' <Predicate = (!icmp_ln260)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i12 %add_ln262" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 507 'zext' 'zext_ln262' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_95 : Operation 508 [1/1] (0.00ns)   --->   "%d_weights2_addr = getelementptr i64 %d_weights2, i64 0, i64 %zext_ln262" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 508 'getelementptr' 'd_weights2_addr' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_95 : Operation 509 [2/2] (1.64ns)   --->   "%d_weights2_load = load i12 %d_weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 509 'load' 'd_weights2_load' <Predicate = (!icmp_ln260)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_95 : Operation 510 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln262" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 510 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_95 : Operation 511 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln257, i7 %i_4" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 511 'store' 'store_ln213' <Predicate = (icmp_ln260)> <Delay = 0.38>
ST_95 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln257 = br void %update_weights_loop5_1" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 512 'br' 'br_ln257' <Predicate = (icmp_ln260)> <Delay = 0.00>

State 96 <SV = 29> <Delay = 1.64>
ST_96 : Operation 513 [1/2] (1.64ns)   --->   "%d_weights2_load = load i12 %d_weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 513 'load' 'd_weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 97 <SV = 30> <Delay = 4.77>
ST_97 : Operation 514 [4/4] (4.77ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 514 'dmul' 'mul6' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 31> <Delay = 4.50>
ST_98 : Operation 515 [3/4] (4.50ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 515 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 32> <Delay = 4.50>
ST_99 : Operation 516 [2/4] (4.50ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 516 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 517 [2/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 517 'load' 'weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 100 <SV = 33> <Delay = 4.50>
ST_100 : Operation 518 [1/4] (4.50ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 518 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 519 [1/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 519 'load' 'weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 101 <SV = 34> <Delay = 4.60>
ST_101 : Operation 520 [1/1] (0.00ns)   --->   "%bitcast_ln262 = bitcast i64 %weights2_load" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 520 'bitcast' 'bitcast_ln262' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 521 [4/4] (4.60ns)   --->   "%sub3 = dsub i64 %bitcast_ln262, i64 %mul6" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 521 'dsub' 'sub3' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 35> <Delay = 4.33>
ST_102 : Operation 522 [3/4] (4.33ns)   --->   "%sub3 = dsub i64 %bitcast_ln262, i64 %mul6" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 522 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 36> <Delay = 4.33>
ST_103 : Operation 523 [2/4] (4.33ns)   --->   "%sub3 = dsub i64 %bitcast_ln262, i64 %mul6" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 523 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 37> <Delay = 4.33>
ST_104 : Operation 524 [1/4] (4.33ns)   --->   "%sub3 = dsub i64 %bitcast_ln262, i64 %mul6" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 524 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 38> <Delay = 4.77>
ST_105 : Operation 525 [1/1] (0.00ns)   --->   "%bitcast_ln262_1 = bitcast i64 %sub3" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 525 'bitcast' 'bitcast_ln262_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 526 [1/1] (1.64ns)   --->   "%store_ln262 = store i64 %bitcast_ln262_1, i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 526 'store' 'store_ln262' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_105 : Operation 527 [4/4] (4.77ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 527 'dmul' 'mul7' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 39> <Delay = 4.50>
ST_106 : Operation 528 [3/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 528 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 40> <Delay = 4.50>
ST_107 : Operation 529 [2/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 529 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 41> <Delay = 4.50>
ST_108 : Operation 530 [1/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 530 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 42> <Delay = 4.60>
ST_109 : Operation 531 [1/1] (0.00ns)   --->   "%norm_3_load_1 = load i64 %norm_3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 531 'load' 'norm_3_load_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 532 [4/4] (4.60ns)   --->   "%norm_5 = dadd i64 %norm_3_load_1, i64 %mul7" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 532 'dadd' 'norm_5' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 43> <Delay = 4.33>
ST_110 : Operation 533 [3/4] (4.33ns)   --->   "%norm_5 = dadd i64 %norm_3_load_1, i64 %mul7" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 533 'dadd' 'norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 44> <Delay = 4.33>
ST_111 : Operation 534 [2/4] (4.33ns)   --->   "%norm_5 = dadd i64 %norm_3_load_1, i64 %mul7" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 534 'dadd' 'norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 45> <Delay = 4.72>
ST_112 : Operation 535 [1/1] (0.00ns)   --->   "%speclooptripcount_ln261 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:261]   --->   Operation 535 'speclooptripcount' 'speclooptripcount_ln261' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 536 [1/1] (0.00ns)   --->   "%specloopname_ln264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [data/benchmarks/backprop/backprop.c:264]   --->   Operation 536 'specloopname' 'specloopname_ln264' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 537 [1/4] (4.33ns)   --->   "%norm_5 = dadd i64 %norm_3_load_1, i64 %mul7" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 537 'dadd' 'norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 538 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %norm_5, i64 %norm_3" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 538 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_112 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln260 = br void %for.inc97" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 539 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>

State 113 <SV = 28> <Delay = 5.47>
ST_113 : Operation 540 [1/1] (0.00ns)   --->   "%i_17 = load i7 %i_5" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 540 'load' 'i_17' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 541 [1/1] (0.70ns)   --->   "%icmp_ln267 = icmp_eq  i7 %i_17, i7 64" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 541 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 542 [1/1] (0.70ns)   --->   "%add_ln267 = add i7 %i_17, i7 1" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 542 'add' 'add_ln267' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %icmp_ln267, void %for.inc118.split, void %for.end120" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 543 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i7 %i_17" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 544 'zext' 'zext_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 545 [1/1] (0.00ns)   --->   "%d_biases2_addr = getelementptr i64 %d_biases2, i64 0, i64 %zext_ln267" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 545 'getelementptr' 'd_biases2_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 546 [2/2] (0.71ns)   --->   "%d_biases2_load = load i6 %d_biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 546 'load' 'd_biases2_load' <Predicate = (!icmp_ln267)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_113 : Operation 547 [1/1] (0.00ns)   --->   "%biases2_addr = getelementptr i64 %biases2, i64 0, i64 %zext_ln267" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 547 'getelementptr' 'biases2_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 548 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln267, i7 %i_5" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 548 'store' 'store_ln213' <Predicate = (!icmp_ln267)> <Delay = 0.38>
ST_113 : Operation 549 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 549 'alloca' 'i_6' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 550 [1/1] (0.00ns)   --->   "%norm_3_load = load i64 %norm_3" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 550 'load' 'norm_3_load' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 551 [12/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 551 'dsqrt' 'norm_4' <Predicate = (icmp_ln267)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 552 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_6" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 552 'store' 'store_ln213' <Predicate = (icmp_ln267)> <Delay = 0.38>

State 114 <SV = 29> <Delay = 5.48>
ST_114 : Operation 553 [1/2] (0.71ns)   --->   "%d_biases2_load = load i6 %d_biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 553 'load' 'd_biases2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_114 : Operation 554 [4/4] (4.77ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 554 'dmul' 'mul3' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 30> <Delay = 4.50>
ST_115 : Operation 555 [3/4] (4.50ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 555 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 31> <Delay = 4.50>
ST_116 : Operation 556 [2/4] (4.50ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 556 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 32> <Delay = 4.50>
ST_117 : Operation 557 [1/4] (4.50ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 557 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 558 [2/2] (0.71ns)   --->   "%biases2_load = load i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 558 'load' 'biases2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 118 <SV = 33> <Delay = 5.31>
ST_118 : Operation 559 [1/2] (0.71ns)   --->   "%biases2_load = load i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 559 'load' 'biases2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_118 : Operation 560 [1/1] (0.00ns)   --->   "%bitcast_ln269 = bitcast i64 %biases2_load" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 560 'bitcast' 'bitcast_ln269' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 561 [4/4] (4.60ns)   --->   "%sub2 = dsub i64 %bitcast_ln269, i64 %mul3" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 561 'dsub' 'sub2' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 34> <Delay = 4.33>
ST_119 : Operation 562 [3/4] (4.33ns)   --->   "%sub2 = dsub i64 %bitcast_ln269, i64 %mul3" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 562 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 35> <Delay = 4.33>
ST_120 : Operation 563 [2/4] (4.33ns)   --->   "%sub2 = dsub i64 %bitcast_ln269, i64 %mul3" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 563 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 36> <Delay = 5.04>
ST_121 : Operation 564 [1/4] (4.33ns)   --->   "%sub2 = dsub i64 %bitcast_ln269, i64 %mul3" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 564 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 565 [1/1] (0.00ns)   --->   "%bitcast_ln269_1 = bitcast i64 %sub2" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 565 'bitcast' 'bitcast_ln269_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 566 [1/1] (0.71ns)   --->   "%store_ln269 = store i64 %bitcast_ln269_1, i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 566 'store' 'store_ln269' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 122 <SV = 37> <Delay = 4.77>
ST_122 : Operation 567 [4/4] (4.77ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 567 'dmul' 'mul5' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 38> <Delay = 4.50>
ST_123 : Operation 568 [3/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 568 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 39> <Delay = 4.50>
ST_124 : Operation 569 [2/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 569 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 40> <Delay = 4.50>
ST_125 : Operation 570 [1/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 570 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 41> <Delay = 4.60>
ST_126 : Operation 571 [1/1] (0.00ns)   --->   "%bias_norm_4_load = load i64 %bias_norm_4" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 571 'load' 'bias_norm_4_load' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 572 [4/4] (4.60ns)   --->   "%bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 572 'dadd' 'bias_norm_5' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 42> <Delay = 4.33>
ST_127 : Operation 573 [3/4] (4.33ns)   --->   "%bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 573 'dadd' 'bias_norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 43> <Delay = 4.33>
ST_128 : Operation 574 [2/4] (4.33ns)   --->   "%bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 574 'dadd' 'bias_norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 44> <Delay = 4.72>
ST_129 : Operation 575 [1/1] (0.00ns)   --->   "%speclooptripcount_ln268 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:268]   --->   Operation 575 'speclooptripcount' 'speclooptripcount_ln268' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 576 [1/1] (0.00ns)   --->   "%specloopname_ln271 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [data/benchmarks/backprop/backprop.c:271]   --->   Operation 576 'specloopname' 'specloopname_ln271' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 577 [1/4] (4.33ns)   --->   "%bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 577 'dadd' 'bias_norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 578 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %bias_norm_5, i64 %bias_norm_4" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 578 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_129 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.inc118" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 579 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>

State 130 <SV = 29> <Delay = 5.47>
ST_130 : Operation 580 [11/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 580 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 131 <SV = 30> <Delay = 5.47>
ST_131 : Operation 581 [10/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 581 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 132 <SV = 31> <Delay = 5.47>
ST_132 : Operation 582 [9/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 582 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 133 <SV = 32> <Delay = 5.47>
ST_133 : Operation 583 [8/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 583 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 134 <SV = 33> <Delay = 5.47>
ST_134 : Operation 584 [7/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 584 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 135 <SV = 34> <Delay = 5.47>
ST_135 : Operation 585 [6/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 585 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 136 <SV = 35> <Delay = 5.47>
ST_136 : Operation 586 [5/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 586 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 137 <SV = 36> <Delay = 5.47>
ST_137 : Operation 587 [4/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 587 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 138 <SV = 37> <Delay = 5.47>
ST_138 : Operation 588 [3/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 588 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 139 <SV = 38> <Delay = 5.47>
ST_139 : Operation 589 [2/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 589 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 140 <SV = 39> <Delay = 5.47>
ST_140 : Operation 590 [1/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 590 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln277 = br void %update_weights_loop7_1" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 591 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>

State 141 <SV = 40> <Delay = 5.47>
ST_141 : Operation 592 [1/1] (0.00ns)   --->   "%i_18 = load i7 %i_6"   --->   Operation 592 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 593 [1/1] (0.70ns)   --->   "%icmp_ln277 = icmp_eq  i7 %i_18, i7 64" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 593 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 594 [1/1] (0.70ns)   --->   "%add_ln277 = add i7 %i_18, i7 1" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 594 'add' 'add_ln277' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln277, void %update_weights_loop7_1.split, void %update_weights_loop8" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 595 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 596 [1/1] (0.00ns)   --->   "%speclooptripcount_ln278 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:278]   --->   Operation 596 'speclooptripcount' 'speclooptripcount_ln278' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 597 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [data/benchmarks/backprop/backprop.c:284]   --->   Operation 597 'specloopname' 'specloopname_ln284' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 598 [1/1] (0.00ns)   --->   "%empty_46 = trunc i7 %i_18"   --->   Operation 598 'trunc' 'empty_46' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_46, i6 0"   --->   Operation 599 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 600 [1/1] (0.38ns)   --->   "%br_ln280 = br void %for.inc136" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 600 'br' 'br_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.38>
ST_141 : Operation 601 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 601 'alloca' 'i_7' <Predicate = (icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 602 [1/1] (0.00ns)   --->   "%bias_norm_4_load_1 = load i64 %bias_norm_4" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 602 'load' 'bias_norm_4_load_1' <Predicate = (icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 603 [12/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 603 'dsqrt' 'bias_norm_3' <Predicate = (icmp_ln277)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 604 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_7" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 604 'store' 'store_ln213' <Predicate = (icmp_ln277)> <Delay = 0.38>

State 142 <SV = 41> <Delay = 2.39>
ST_142 : Operation 605 [1/1] (0.00ns)   --->   "%j_3 = phi i7 %add_ln280, void %for.inc136.split, i7 0, void %update_weights_loop7_1.split" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 605 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 606 [1/1] (0.70ns)   --->   "%icmp_ln280 = icmp_eq  i7 %j_3, i7 64" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 606 'icmp' 'icmp_ln280' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 607 [1/1] (0.70ns)   --->   "%add_ln280 = add i7 %j_3, i7 1" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 607 'add' 'add_ln280' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln280, void %for.inc136.split, void %for.inc139" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 608 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i7 %j_3" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 609 'zext' 'zext_ln280' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_142 : Operation 610 [1/1] (0.74ns)   --->   "%add_ln282 = add i12 %zext_ln280, i12 %tmp_6" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 610 'add' 'add_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i12 %add_ln282" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 611 'zext' 'zext_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_142 : Operation 612 [1/1] (0.00ns)   --->   "%weights2_addr_1 = getelementptr i64 %weights2, i64 0, i64 %zext_ln282" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 612 'getelementptr' 'weights2_addr_1' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_142 : Operation 613 [2/2] (1.64ns)   --->   "%weights2_load_1 = load i12 %weights2_addr_1" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 613 'load' 'weights2_load_1' <Predicate = (!icmp_ln280)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_142 : Operation 614 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln277, i7 %i_6" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 614 'store' 'store_ln213' <Predicate = (icmp_ln280)> <Delay = 0.38>
ST_142 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln277 = br void %update_weights_loop7_1" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 615 'br' 'br_ln277' <Predicate = (icmp_ln280)> <Delay = 0.00>

State 143 <SV = 42> <Delay = 1.64>
ST_143 : Operation 616 [1/2] (1.64ns)   --->   "%weights2_load_1 = load i12 %weights2_addr_1" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 616 'load' 'weights2_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 144 <SV = 43> <Delay = 5.53>
ST_144 : Operation 617 [1/1] (0.00ns)   --->   "%bitcast_ln282 = bitcast i64 %weights2_load_1" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 617 'bitcast' 'bitcast_ln282' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 618 [14/14] (5.53ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 618 'ddiv' 'div3' <Predicate = true> <Delay = 5.53> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 44> <Delay = 5.22>
ST_145 : Operation 619 [13/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 619 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 45> <Delay = 5.22>
ST_146 : Operation 620 [12/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 620 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 46> <Delay = 5.22>
ST_147 : Operation 621 [11/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 621 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 47> <Delay = 5.22>
ST_148 : Operation 622 [10/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 622 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 48> <Delay = 5.22>
ST_149 : Operation 623 [9/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 623 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 49> <Delay = 5.22>
ST_150 : Operation 624 [8/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 624 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 50> <Delay = 5.22>
ST_151 : Operation 625 [7/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 625 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 51> <Delay = 5.22>
ST_152 : Operation 626 [6/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 626 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 52> <Delay = 5.22>
ST_153 : Operation 627 [5/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 627 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 53> <Delay = 5.22>
ST_154 : Operation 628 [4/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 628 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 54> <Delay = 5.22>
ST_155 : Operation 629 [3/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 629 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 55> <Delay = 5.22>
ST_156 : Operation 630 [2/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 630 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 56> <Delay = 5.22>
ST_157 : Operation 631 [1/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 631 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 57> <Delay = 1.64>
ST_158 : Operation 632 [1/1] (0.00ns)   --->   "%speclooptripcount_ln281 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:281]   --->   Operation 632 'speclooptripcount' 'speclooptripcount_ln281' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 633 [1/1] (0.00ns)   --->   "%specloopname_ln283 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [data/benchmarks/backprop/backprop.c:283]   --->   Operation 633 'specloopname' 'specloopname_ln283' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 634 [1/1] (0.00ns)   --->   "%bitcast_ln282_1 = bitcast i64 %div3" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 634 'bitcast' 'bitcast_ln282_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 635 [1/1] (1.64ns)   --->   "%store_ln282 = store i64 %bitcast_ln282_1, i12 %weights2_addr_1" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 635 'store' 'store_ln282' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_158 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln280 = br void %for.inc136" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 636 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>

State 159 <SV = 41> <Delay = 5.47>
ST_159 : Operation 637 [11/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 637 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 160 <SV = 42> <Delay = 5.47>
ST_160 : Operation 638 [10/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 638 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 161 <SV = 43> <Delay = 5.47>
ST_161 : Operation 639 [9/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 639 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 44> <Delay = 5.47>
ST_162 : Operation 640 [8/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 640 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 163 <SV = 45> <Delay = 5.47>
ST_163 : Operation 641 [7/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 641 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 164 <SV = 46> <Delay = 5.47>
ST_164 : Operation 642 [6/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 642 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 47> <Delay = 5.47>
ST_165 : Operation 643 [5/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 643 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 48> <Delay = 5.47>
ST_166 : Operation 644 [4/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 644 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 49> <Delay = 5.47>
ST_167 : Operation 645 [3/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 645 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 50> <Delay = 5.47>
ST_168 : Operation 646 [2/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 646 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 51> <Delay = 5.47>
ST_169 : Operation 647 [1/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 647 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_169 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln286 = br void %for.inc150" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 648 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>

State 170 <SV = 52> <Delay = 1.09>
ST_170 : Operation 649 [1/1] (0.00ns)   --->   "%i_19 = load i7 %i_7" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 649 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 650 [1/1] (0.70ns)   --->   "%icmp_ln286 = icmp_eq  i7 %i_19, i7 64" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 650 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 651 [1/1] (0.70ns)   --->   "%add_ln286 = add i7 %i_19, i7 1" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 651 'add' 'add_ln286' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %for.inc150.split, void %update_weights_loop9_1.preheader" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 652 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i7 %i_19" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 653 'zext' 'zext_ln286' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_170 : Operation 654 [1/1] (0.00ns)   --->   "%biases2_addr_1 = getelementptr i64 %biases2, i64 0, i64 %zext_ln286" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 654 'getelementptr' 'biases2_addr_1' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_170 : Operation 655 [2/2] (0.71ns)   --->   "%biases2_load_1 = load i6 %biases2_addr_1" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 655 'load' 'biases2_load_1' <Predicate = (!icmp_ln286)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_170 : Operation 656 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln286, i7 %i_7" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 656 'store' 'store_ln213' <Predicate = (!icmp_ln286)> <Delay = 0.38>
ST_170 : Operation 657 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 657 'alloca' 'i_8' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_170 : Operation 658 [1/1] (0.00ns)   --->   "%norm_6 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 658 'alloca' 'norm_6' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_170 : Operation 659 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %norm_6" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 659 'store' 'store_ln214' <Predicate = (icmp_ln286)> <Delay = 0.38>
ST_170 : Operation 660 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_8" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 660 'store' 'store_ln213' <Predicate = (icmp_ln286)> <Delay = 0.38>
ST_170 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln295 = br void %update_weights_loop9_1" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 661 'br' 'br_ln295' <Predicate = (icmp_ln286)> <Delay = 0.00>

State 171 <SV = 53> <Delay = 0.71>
ST_171 : Operation 662 [1/2] (0.71ns)   --->   "%biases2_load_1 = load i6 %biases2_addr_1" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 662 'load' 'biases2_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 172 <SV = 54> <Delay = 5.53>
ST_172 : Operation 663 [1/1] (0.00ns)   --->   "%bitcast_ln288 = bitcast i64 %biases2_load_1" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 663 'bitcast' 'bitcast_ln288' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 664 [14/14] (5.53ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 664 'ddiv' 'div2' <Predicate = true> <Delay = 5.53> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 55> <Delay = 5.22>
ST_173 : Operation 665 [13/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 665 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 56> <Delay = 5.22>
ST_174 : Operation 666 [12/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 666 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 57> <Delay = 5.22>
ST_175 : Operation 667 [11/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 667 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 58> <Delay = 5.22>
ST_176 : Operation 668 [10/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 668 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 59> <Delay = 5.22>
ST_177 : Operation 669 [9/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 669 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 60> <Delay = 5.22>
ST_178 : Operation 670 [8/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 670 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 61> <Delay = 5.22>
ST_179 : Operation 671 [7/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 671 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 62> <Delay = 5.22>
ST_180 : Operation 672 [6/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 672 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 63> <Delay = 5.22>
ST_181 : Operation 673 [5/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 673 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 64> <Delay = 5.22>
ST_182 : Operation 674 [4/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 674 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 65> <Delay = 5.22>
ST_183 : Operation 675 [3/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 675 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 66> <Delay = 5.22>
ST_184 : Operation 676 [2/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 676 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 67> <Delay = 5.22>
ST_185 : Operation 677 [1/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 677 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 68> <Delay = 0.71>
ST_186 : Operation 678 [1/1] (0.00ns)   --->   "%speclooptripcount_ln287 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:287]   --->   Operation 678 'speclooptripcount' 'speclooptripcount_ln287' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 679 [1/1] (0.00ns)   --->   "%specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [data/benchmarks/backprop/backprop.c:289]   --->   Operation 679 'specloopname' 'specloopname_ln289' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 680 [1/1] (0.00ns)   --->   "%bitcast_ln288_1 = bitcast i64 %div2" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 680 'bitcast' 'bitcast_ln288_1' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 681 [1/1] (0.71ns)   --->   "%store_ln288 = store i64 %bitcast_ln288_1, i6 %biases2_addr_1" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 681 'store' 'store_ln288' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_186 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln286 = br void %for.inc150" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 682 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>

State 187 <SV = 53> <Delay = 1.09>
ST_187 : Operation 683 [1/1] (0.00ns)   --->   "%i_20 = load i7 %i_8"   --->   Operation 683 'load' 'i_20' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 684 [1/1] (0.70ns)   --->   "%icmp_ln295 = icmp_eq  i7 %i_20, i7 64" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 684 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 685 [1/1] (0.70ns)   --->   "%add_ln295 = add i7 %i_20, i7 1" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 685 'add' 'add_ln295' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 686 [1/1] (0.00ns)   --->   "%br_ln295 = br i1 %icmp_ln295, void %update_weights_loop9_1.split, void %for.inc200.preheader" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 686 'br' 'br_ln295' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i7 %i_20" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 687 'zext' 'zext_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 688 [1/1] (0.00ns)   --->   "%speclooptripcount_ln296 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:296]   --->   Operation 688 'speclooptripcount' 'speclooptripcount_ln296' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 689 [1/1] (0.00ns)   --->   "%specloopname_ln303 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [data/benchmarks/backprop/backprop.c:303]   --->   Operation 689 'specloopname' 'specloopname_ln303' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 690 [1/1] (0.00ns)   --->   "%empty_47 = trunc i7 %i_20"   --->   Operation 690 'trunc' 'empty_47' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 691 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_47, i2 0"   --->   Operation 691 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 692 [1/1] (0.70ns)   --->   "%empty_48 = sub i8 %p_shl, i8 %zext_ln295" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 692 'sub' 'empty_48' <Predicate = (!icmp_ln295)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 693 [1/1] (0.38ns)   --->   "%br_ln298 = br void %for.inc179" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 693 'br' 'br_ln298' <Predicate = (!icmp_ln295)> <Delay = 0.38>
ST_187 : Operation 694 [1/1] (0.00ns)   --->   "%bias_norm_7 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 694 'alloca' 'bias_norm_7' <Predicate = (icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 695 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 695 'alloca' 'i_9' <Predicate = (icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 696 [1/1] (0.38ns)   --->   "%store_ln213 = store i2 0, i2 %i_9" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 696 'store' 'store_ln213' <Predicate = (icmp_ln295)> <Delay = 0.38>
ST_187 : Operation 697 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %bias_norm_7" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 697 'store' 'store_ln214' <Predicate = (icmp_ln295)> <Delay = 0.38>
ST_187 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln305 = br void %for.inc200" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 698 'br' 'br_ln305' <Predicate = (icmp_ln295)> <Delay = 0.00>

State 188 <SV = 54> <Delay = 1.90>
ST_188 : Operation 699 [1/1] (0.00ns)   --->   "%j_4 = phi i2 %add_ln298, void %for.inc179.split, i2 0, void %update_weights_loop9_1.split" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 699 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 700 [1/1] (0.43ns)   --->   "%icmp_ln298 = icmp_eq  i2 %j_4, i2 3" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 700 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 701 [1/1] (0.43ns)   --->   "%add_ln298 = add i2 %j_4, i2 1" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 701 'add' 'add_ln298' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 702 [1/1] (0.00ns)   --->   "%br_ln298 = br i1 %icmp_ln298, void %for.inc179.split, void %for.inc182" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 702 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln298 = zext i2 %j_4" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 703 'zext' 'zext_ln298' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_188 : Operation 704 [1/1] (0.70ns)   --->   "%add_ln300 = add i8 %zext_ln298, i8 %empty_48" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 704 'add' 'add_ln300' <Predicate = (!icmp_ln298)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i8 %add_ln300" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 705 'zext' 'zext_ln300' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_188 : Operation 706 [1/1] (0.00ns)   --->   "%d_weights3_addr = getelementptr i64 %d_weights3, i64 0, i64 %zext_ln300" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 706 'getelementptr' 'd_weights3_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_188 : Operation 707 [2/2] (1.20ns)   --->   "%d_weights3_load = load i8 %d_weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 707 'load' 'd_weights3_load' <Predicate = (!icmp_ln298)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_188 : Operation 708 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln300" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 708 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_188 : Operation 709 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln295, i7 %i_8" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 709 'store' 'store_ln213' <Predicate = (icmp_ln298)> <Delay = 0.38>
ST_188 : Operation 710 [1/1] (0.00ns)   --->   "%br_ln295 = br void %update_weights_loop9_1" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 710 'br' 'br_ln295' <Predicate = (icmp_ln298)> <Delay = 0.00>

State 189 <SV = 55> <Delay = 5.97>
ST_189 : Operation 711 [1/2] (1.20ns)   --->   "%d_weights3_load = load i8 %d_weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 711 'load' 'd_weights3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_189 : Operation 712 [4/4] (4.77ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 712 'dmul' 'mul10' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 56> <Delay = 4.50>
ST_190 : Operation 713 [3/4] (4.50ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 713 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 57> <Delay = 4.50>
ST_191 : Operation 714 [2/4] (4.50ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 714 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 58> <Delay = 4.50>
ST_192 : Operation 715 [1/4] (4.50ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 715 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 716 [2/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 716 'load' 'weights3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 193 <SV = 59> <Delay = 5.80>
ST_193 : Operation 717 [1/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 717 'load' 'weights3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_193 : Operation 718 [1/1] (0.00ns)   --->   "%bitcast_ln300 = bitcast i64 %weights3_load" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 718 'bitcast' 'bitcast_ln300' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 719 [4/4] (4.60ns)   --->   "%sub5 = dsub i64 %bitcast_ln300, i64 %mul10" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 719 'dsub' 'sub5' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 60> <Delay = 4.33>
ST_194 : Operation 720 [3/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln300, i64 %mul10" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 720 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 61> <Delay = 4.33>
ST_195 : Operation 721 [2/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln300, i64 %mul10" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 721 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 62> <Delay = 5.53>
ST_196 : Operation 722 [1/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln300, i64 %mul10" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 722 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 723 [1/1] (0.00ns)   --->   "%bitcast_ln300_1 = bitcast i64 %sub5" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 723 'bitcast' 'bitcast_ln300_1' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 724 [1/1] (1.20ns)   --->   "%store_ln300 = store i64 %bitcast_ln300_1, i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 724 'store' 'store_ln300' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 197 <SV = 63> <Delay = 4.77>
ST_197 : Operation 725 [4/4] (4.77ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 725 'dmul' 'mul11' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 64> <Delay = 4.50>
ST_198 : Operation 726 [3/4] (4.50ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 726 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 65> <Delay = 4.50>
ST_199 : Operation 727 [2/4] (4.50ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 727 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 66> <Delay = 4.50>
ST_200 : Operation 728 [1/4] (4.50ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 728 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 67> <Delay = 4.60>
ST_201 : Operation 729 [1/1] (0.00ns)   --->   "%norm_6_load_1 = load i64 %norm_6" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 729 'load' 'norm_6_load_1' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 730 [4/4] (4.60ns)   --->   "%norm_8 = dadd i64 %norm_6_load_1, i64 %mul11" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 730 'dadd' 'norm_8' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 68> <Delay = 4.33>
ST_202 : Operation 731 [3/4] (4.33ns)   --->   "%norm_8 = dadd i64 %norm_6_load_1, i64 %mul11" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 731 'dadd' 'norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 69> <Delay = 4.33>
ST_203 : Operation 732 [2/4] (4.33ns)   --->   "%norm_8 = dadd i64 %norm_6_load_1, i64 %mul11" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 732 'dadd' 'norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 70> <Delay = 4.72>
ST_204 : Operation 733 [1/1] (0.00ns)   --->   "%speclooptripcount_ln299 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:299]   --->   Operation 733 'speclooptripcount' 'speclooptripcount_ln299' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 734 [1/1] (0.00ns)   --->   "%specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [data/benchmarks/backprop/backprop.c:302]   --->   Operation 734 'specloopname' 'specloopname_ln302' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 735 [1/4] (4.33ns)   --->   "%norm_8 = dadd i64 %norm_6_load_1, i64 %mul11" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 735 'dadd' 'norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 736 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %norm_8, i64 %norm_6" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 736 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_204 : Operation 737 [1/1] (0.00ns)   --->   "%br_ln298 = br void %for.inc179" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 737 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>

State 205 <SV = 54> <Delay = 5.47>
ST_205 : Operation 738 [1/1] (0.00ns)   --->   "%i_21 = load i2 %i_9" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 738 'load' 'i_21' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 739 [1/1] (0.43ns)   --->   "%icmp_ln305 = icmp_eq  i2 %i_21, i2 3" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 739 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 740 [1/1] (0.43ns)   --->   "%add_ln305 = add i2 %i_21, i2 1" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 740 'add' 'add_ln305' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 741 [1/1] (0.00ns)   --->   "%br_ln305 = br i1 %icmp_ln305, void %for.inc200.split, void %for.end202" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 741 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 742 [1/1] (0.41ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read_3, i64 %p_read_2, i64 %p_read_1, i2 %i_21" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 742 'mux' 'tmp' <Predicate = (!icmp_ln305)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 743 [4/4] (4.77ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 743 'dmul' 'mul8' <Predicate = (!icmp_ln305)> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 744 [1/1] (0.38ns)   --->   "%store_ln213 = store i2 %add_ln305, i2 %i_9" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 744 'store' 'store_ln213' <Predicate = (!icmp_ln305)> <Delay = 0.38>
ST_205 : Operation 745 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 745 'alloca' 'i_10' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_205 : Operation 746 [1/1] (0.00ns)   --->   "%norm_6_load = load i64 %norm_6" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 746 'load' 'norm_6_load' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_205 : Operation 747 [12/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 747 'dsqrt' 'norm_7' <Predicate = (icmp_ln305)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_205 : Operation 748 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_10" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 748 'store' 'store_ln213' <Predicate = (icmp_ln305)> <Delay = 0.38>

State 206 <SV = 55> <Delay = 4.50>
ST_206 : Operation 749 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 749 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 56> <Delay = 4.50>
ST_207 : Operation 750 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 750 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 57> <Delay = 4.50>
ST_208 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i2 %i_21" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 751 'zext' 'zext_ln305' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 752 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 752 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 753 [1/1] (0.00ns)   --->   "%biases3_addr = getelementptr i64 %biases3, i64 0, i64 %zext_ln305" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 753 'getelementptr' 'biases3_addr' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 754 [2/2] (0.71ns)   --->   "%biases3_load = load i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 754 'load' 'biases3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 209 <SV = 58> <Delay = 5.31>
ST_209 : Operation 755 [1/2] (0.71ns)   --->   "%biases3_load = load i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 755 'load' 'biases3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_209 : Operation 756 [1/1] (0.00ns)   --->   "%bitcast_ln307 = bitcast i64 %biases3_load" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 756 'bitcast' 'bitcast_ln307' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 757 [4/4] (4.60ns)   --->   "%sub4 = dsub i64 %bitcast_ln307, i64 %mul8" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 757 'dsub' 'sub4' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 59> <Delay = 4.33>
ST_210 : Operation 758 [3/4] (4.33ns)   --->   "%sub4 = dsub i64 %bitcast_ln307, i64 %mul8" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 758 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 60> <Delay = 4.33>
ST_211 : Operation 759 [2/4] (4.33ns)   --->   "%sub4 = dsub i64 %bitcast_ln307, i64 %mul8" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 759 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 61> <Delay = 5.04>
ST_212 : Operation 760 [1/4] (4.33ns)   --->   "%sub4 = dsub i64 %bitcast_ln307, i64 %mul8" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 760 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 761 [1/1] (0.00ns)   --->   "%bitcast_ln307_1 = bitcast i64 %sub4" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 761 'bitcast' 'bitcast_ln307_1' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 762 [1/1] (0.71ns)   --->   "%store_ln307 = store i64 %bitcast_ln307_1, i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 762 'store' 'store_ln307' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 213 <SV = 62> <Delay = 4.77>
ST_213 : Operation 763 [4/4] (4.77ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 763 'dmul' 'mul9' <Predicate = true> <Delay = 4.77> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 63> <Delay = 4.50>
ST_214 : Operation 764 [3/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 764 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 64> <Delay = 4.50>
ST_215 : Operation 765 [2/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 765 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 65> <Delay = 4.50>
ST_216 : Operation 766 [1/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 766 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 66> <Delay = 4.60>
ST_217 : Operation 767 [1/1] (0.00ns)   --->   "%bias_norm_7_load = load i64 %bias_norm_7" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 767 'load' 'bias_norm_7_load' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 768 [4/4] (4.60ns)   --->   "%bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 768 'dadd' 'bias_norm_8' <Predicate = true> <Delay = 4.60> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 67> <Delay = 4.33>
ST_218 : Operation 769 [3/4] (4.33ns)   --->   "%bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 769 'dadd' 'bias_norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 68> <Delay = 4.33>
ST_219 : Operation 770 [2/4] (4.33ns)   --->   "%bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 770 'dadd' 'bias_norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 69> <Delay = 4.72>
ST_220 : Operation 771 [1/1] (0.00ns)   --->   "%speclooptripcount_ln306 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:306]   --->   Operation 771 'speclooptripcount' 'speclooptripcount_ln306' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 772 [1/1] (0.00ns)   --->   "%specloopname_ln309 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [data/benchmarks/backprop/backprop.c:309]   --->   Operation 772 'specloopname' 'specloopname_ln309' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 773 [1/4] (4.33ns)   --->   "%bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 773 'dadd' 'bias_norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 774 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %bias_norm_8, i64 %bias_norm_7" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 774 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_220 : Operation 775 [1/1] (0.00ns)   --->   "%br_ln305 = br void %for.inc200" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 775 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>

State 221 <SV = 55> <Delay = 5.47>
ST_221 : Operation 776 [11/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 776 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 222 <SV = 56> <Delay = 5.47>
ST_222 : Operation 777 [10/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 777 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 223 <SV = 57> <Delay = 5.47>
ST_223 : Operation 778 [9/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 778 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 224 <SV = 58> <Delay = 5.47>
ST_224 : Operation 779 [8/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 779 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 225 <SV = 59> <Delay = 5.47>
ST_225 : Operation 780 [7/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 780 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 226 <SV = 60> <Delay = 5.47>
ST_226 : Operation 781 [6/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 781 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 227 <SV = 61> <Delay = 5.47>
ST_227 : Operation 782 [5/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 782 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 228 <SV = 62> <Delay = 5.47>
ST_228 : Operation 783 [4/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 783 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 229 <SV = 63> <Delay = 5.47>
ST_229 : Operation 784 [3/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 784 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 230 <SV = 64> <Delay = 5.47>
ST_230 : Operation 785 [2/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 785 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 231 <SV = 65> <Delay = 5.47>
ST_231 : Operation 786 [1/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 786 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_231 : Operation 787 [1/1] (0.00ns)   --->   "%br_ln315 = br void %update_weights_loop11_1" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 787 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>

State 232 <SV = 66> <Delay = 5.47>
ST_232 : Operation 788 [1/1] (0.00ns)   --->   "%i_22 = load i7 %i_10"   --->   Operation 788 'load' 'i_22' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 789 [1/1] (0.70ns)   --->   "%icmp_ln315 = icmp_eq  i7 %i_22, i7 64" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 789 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 790 [1/1] (0.70ns)   --->   "%add_ln315 = add i7 %i_22, i7 1" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 790 'add' 'add_ln315' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 791 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %update_weights_loop11_1.split, void %update_weights_loop12" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 791 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln315 = zext i7 %i_22" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 792 'zext' 'zext_ln315' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 793 [1/1] (0.00ns)   --->   "%speclooptripcount_ln316 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:316]   --->   Operation 793 'speclooptripcount' 'speclooptripcount_ln316' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 794 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [data/benchmarks/backprop/backprop.c:322]   --->   Operation 794 'specloopname' 'specloopname_ln322' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 795 [1/1] (0.00ns)   --->   "%empty_49 = trunc i7 %i_22"   --->   Operation 795 'trunc' 'empty_49' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 796 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_49, i2 0"   --->   Operation 796 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 797 [1/1] (0.70ns)   --->   "%empty_50 = sub i8 %p_shl1, i8 %zext_ln315" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 797 'sub' 'empty_50' <Predicate = (!icmp_ln315)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 798 [1/1] (0.38ns)   --->   "%br_ln318 = br void %for.inc218" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 798 'br' 'br_ln318' <Predicate = (!icmp_ln315)> <Delay = 0.38>
ST_232 : Operation 799 [1/1] (0.00ns)   --->   "%i_11 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 799 'alloca' 'i_11' <Predicate = (icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 800 [1/1] (0.00ns)   --->   "%bias_norm_7_load_1 = load i64 %bias_norm_7" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 800 'load' 'bias_norm_7_load_1' <Predicate = (icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 801 [12/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 801 'dsqrt' 'bias_norm_6' <Predicate = (icmp_ln315)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_232 : Operation 802 [1/1] (0.38ns)   --->   "%store_ln213 = store i2 0, i2 %i_11" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 802 'store' 'store_ln213' <Predicate = (icmp_ln315)> <Delay = 0.38>

State 233 <SV = 67> <Delay = 1.90>
ST_233 : Operation 803 [1/1] (0.00ns)   --->   "%j_5 = phi i2 %add_ln318, void %for.inc218.split, i2 0, void %update_weights_loop11_1.split" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 803 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 804 [1/1] (0.43ns)   --->   "%icmp_ln318 = icmp_eq  i2 %j_5, i2 3" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 804 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 805 [1/1] (0.43ns)   --->   "%add_ln318 = add i2 %j_5, i2 1" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 805 'add' 'add_ln318' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 806 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %icmp_ln318, void %for.inc218.split, void %for.inc221" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 806 'br' 'br_ln318' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i2 %j_5" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 807 'zext' 'zext_ln318' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_233 : Operation 808 [1/1] (0.70ns)   --->   "%add_ln320 = add i8 %zext_ln318, i8 %empty_50" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 808 'add' 'add_ln320' <Predicate = (!icmp_ln318)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i8 %add_ln320" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 809 'zext' 'zext_ln320' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_233 : Operation 810 [1/1] (0.00ns)   --->   "%weights3_addr_1 = getelementptr i64 %weights3, i64 0, i64 %zext_ln320" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 810 'getelementptr' 'weights3_addr_1' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_233 : Operation 811 [2/2] (1.20ns)   --->   "%weights3_load_1 = load i8 %weights3_addr_1" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 811 'load' 'weights3_load_1' <Predicate = (!icmp_ln318)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_233 : Operation 812 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln315, i7 %i_10" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 812 'store' 'store_ln213' <Predicate = (icmp_ln318)> <Delay = 0.38>
ST_233 : Operation 813 [1/1] (0.00ns)   --->   "%br_ln315 = br void %update_weights_loop11_1" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 813 'br' 'br_ln315' <Predicate = (icmp_ln318)> <Delay = 0.00>

State 234 <SV = 68> <Delay = 1.20>
ST_234 : Operation 814 [1/2] (1.20ns)   --->   "%weights3_load_1 = load i8 %weights3_addr_1" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 814 'load' 'weights3_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 235 <SV = 69> <Delay = 5.53>
ST_235 : Operation 815 [1/1] (0.00ns)   --->   "%bitcast_ln320 = bitcast i64 %weights3_load_1" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 815 'bitcast' 'bitcast_ln320' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 816 [14/14] (5.53ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 816 'ddiv' 'div5' <Predicate = true> <Delay = 5.53> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 70> <Delay = 5.22>
ST_236 : Operation 817 [13/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 817 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 71> <Delay = 5.22>
ST_237 : Operation 818 [12/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 818 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 72> <Delay = 5.22>
ST_238 : Operation 819 [11/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 819 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 73> <Delay = 5.22>
ST_239 : Operation 820 [10/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 820 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 74> <Delay = 5.22>
ST_240 : Operation 821 [9/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 821 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 75> <Delay = 5.22>
ST_241 : Operation 822 [8/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 822 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 76> <Delay = 5.22>
ST_242 : Operation 823 [7/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 823 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 77> <Delay = 5.22>
ST_243 : Operation 824 [6/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 824 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 78> <Delay = 5.22>
ST_244 : Operation 825 [5/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 825 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 79> <Delay = 5.22>
ST_245 : Operation 826 [4/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 826 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 80> <Delay = 5.22>
ST_246 : Operation 827 [3/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 827 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 81> <Delay = 5.22>
ST_247 : Operation 828 [2/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 828 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 82> <Delay = 5.22>
ST_248 : Operation 829 [1/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 829 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 83> <Delay = 1.20>
ST_249 : Operation 830 [1/1] (0.00ns)   --->   "%speclooptripcount_ln319 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:319]   --->   Operation 830 'speclooptripcount' 'speclooptripcount_ln319' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 831 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [data/benchmarks/backprop/backprop.c:321]   --->   Operation 831 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 832 [1/1] (0.00ns)   --->   "%bitcast_ln320_1 = bitcast i64 %div5" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 832 'bitcast' 'bitcast_ln320_1' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 833 [1/1] (1.20ns)   --->   "%store_ln320 = store i64 %bitcast_ln320_1, i8 %weights3_addr_1" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 833 'store' 'store_ln320' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_249 : Operation 834 [1/1] (0.00ns)   --->   "%br_ln318 = br void %for.inc218" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 834 'br' 'br_ln318' <Predicate = true> <Delay = 0.00>

State 250 <SV = 67> <Delay = 5.47>
ST_250 : Operation 835 [11/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 835 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 251 <SV = 68> <Delay = 5.47>
ST_251 : Operation 836 [10/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 836 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 252 <SV = 69> <Delay = 5.47>
ST_252 : Operation 837 [9/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 837 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 253 <SV = 70> <Delay = 5.47>
ST_253 : Operation 838 [8/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 838 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 254 <SV = 71> <Delay = 5.47>
ST_254 : Operation 839 [7/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 839 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 255 <SV = 72> <Delay = 5.47>
ST_255 : Operation 840 [6/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 840 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 256 <SV = 73> <Delay = 5.47>
ST_256 : Operation 841 [5/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 841 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 257 <SV = 74> <Delay = 5.47>
ST_257 : Operation 842 [4/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 842 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 258 <SV = 75> <Delay = 5.47>
ST_258 : Operation 843 [3/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 843 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 259 <SV = 76> <Delay = 5.47>
ST_259 : Operation 844 [2/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 844 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 260 <SV = 77> <Delay = 5.47>
ST_260 : Operation 845 [1/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 845 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_260 : Operation 846 [1/1] (0.00ns)   --->   "%br_ln324 = br void %for.inc232" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 846 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>

State 261 <SV = 78> <Delay = 0.82>
ST_261 : Operation 847 [1/1] (0.00ns)   --->   "%i_23 = load i2 %i_11" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 847 'load' 'i_23' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 848 [1/1] (0.43ns)   --->   "%icmp_ln324 = icmp_eq  i2 %i_23, i2 3" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 848 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 849 [1/1] (0.43ns)   --->   "%add_ln324 = add i2 %i_23, i2 1" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 849 'add' 'add_ln324' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 850 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %icmp_ln324, void %for.inc232.split, void %for.end234" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 850 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i2 %i_23" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 851 'zext' 'zext_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_261 : Operation 852 [1/1] (0.00ns)   --->   "%biases3_addr_1 = getelementptr i64 %biases3, i64 0, i64 %zext_ln324" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 852 'getelementptr' 'biases3_addr_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_261 : Operation 853 [2/2] (0.71ns)   --->   "%biases3_load_1 = load i2 %biases3_addr_1" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 853 'load' 'biases3_load_1' <Predicate = (!icmp_ln324)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_261 : Operation 854 [1/1] (0.38ns)   --->   "%store_ln213 = store i2 %add_ln324, i2 %i_11" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 854 'store' 'store_ln213' <Predicate = (!icmp_ln324)> <Delay = 0.38>
ST_261 : Operation 855 [1/1] (0.00ns)   --->   "%ret_ln328 = ret" [data/benchmarks/backprop/backprop.c:328]   --->   Operation 855 'ret' 'ret_ln328' <Predicate = (icmp_ln324)> <Delay = 0.00>

State 262 <SV = 79> <Delay = 0.71>
ST_262 : Operation 856 [1/2] (0.71ns)   --->   "%biases3_load_1 = load i2 %biases3_addr_1" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 856 'load' 'biases3_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 263 <SV = 80> <Delay = 5.53>
ST_263 : Operation 857 [1/1] (0.00ns)   --->   "%bitcast_ln326 = bitcast i64 %biases3_load_1" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 857 'bitcast' 'bitcast_ln326' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 858 [14/14] (5.53ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 858 'ddiv' 'div4' <Predicate = true> <Delay = 5.53> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 81> <Delay = 5.22>
ST_264 : Operation 859 [13/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 859 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 82> <Delay = 5.22>
ST_265 : Operation 860 [12/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 860 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 83> <Delay = 5.22>
ST_266 : Operation 861 [11/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 861 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 84> <Delay = 5.22>
ST_267 : Operation 862 [10/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 862 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 85> <Delay = 5.22>
ST_268 : Operation 863 [9/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 863 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 86> <Delay = 5.22>
ST_269 : Operation 864 [8/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 864 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 87> <Delay = 5.22>
ST_270 : Operation 865 [7/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 865 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 88> <Delay = 5.22>
ST_271 : Operation 866 [6/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 866 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 89> <Delay = 5.22>
ST_272 : Operation 867 [5/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 867 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 90> <Delay = 5.22>
ST_273 : Operation 868 [4/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 868 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 91> <Delay = 5.22>
ST_274 : Operation 869 [3/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 869 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 92> <Delay = 5.22>
ST_275 : Operation 870 [2/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 870 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 93> <Delay = 5.22>
ST_276 : Operation 871 [1/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 871 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 94> <Delay = 0.71>
ST_277 : Operation 872 [1/1] (0.00ns)   --->   "%speclooptripcount_ln325 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:325]   --->   Operation 872 'speclooptripcount' 'speclooptripcount_ln325' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 873 [1/1] (0.00ns)   --->   "%specloopname_ln327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [data/benchmarks/backprop/backprop.c:327]   --->   Operation 873 'specloopname' 'specloopname_ln327' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 874 [1/1] (0.00ns)   --->   "%bitcast_ln326_1 = bitcast i64 %div4" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 874 'bitcast' 'bitcast_ln326_1' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 875 [1/1] (0.71ns)   --->   "%store_ln326 = store i64 %bitcast_ln326_1, i2 %biases3_addr_1" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 875 'store' 'store_ln326' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_277 : Operation 876 [1/1] (0.00ns)   --->   "%br_ln324 = br void %for.inc232" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 876 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ d_weights1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_weights2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ biases1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ biases2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ biases3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ d_biases1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_biases2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 01111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm                    (alloca           ) [ 01111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln45       (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read_1                (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
p_read_2                (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
p_read_3                (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln219                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_12                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln219              (icmp             ) [ 00111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln219               (add              ) [ 00011111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln219                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln220 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln227      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                   (bitconcatenate   ) [ 00011111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln222                (br               ) [ 00111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_1             (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                     (alloca           ) [ 00111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln229                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j                       (phi              ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln222              (icmp             ) [ 00111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln222               (add              ) [ 00111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln222                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln222              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln224               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln224              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_weights1_addr         (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights1_addr           (getelementptr    ) [ 00001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln219                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_weights1_load         (load             ) [ 00000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul4                    (dmul             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights1_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln224           (bitcast          ) [ 00000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub                     (dsub             ) [ 00000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln224_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln224             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul2                    (dmul             ) [ 00000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_load_1             (load             ) [ 00000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln223 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln226      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_2                  (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln222                (br               ) [ 00111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_13                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln229              (icmp             ) [ 00000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln229               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln229                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln229              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_biases1_addr          (getelementptr    ) [ 00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases1_addr            (getelementptr    ) [ 00000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_2                     (alloca           ) [ 00000000000000000000111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_load               (load             ) [ 00000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_biases1_load          (load             ) [ 00000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul                     (dmul             ) [ 00000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases1_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln231           (bitcast          ) [ 00000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub1                    (dsub             ) [ 00000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln231_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln231             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul1                    (dmul             ) [ 00000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_1_load        (load             ) [ 00000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln230 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln233      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_2             (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln229                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_1                  (dsqrt            ) [ 00000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln239                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_14                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln239              (icmp             ) [ 00000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln239               (add              ) [ 00000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln239                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln240 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln246      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln242                (br               ) [ 00000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_3                     (alloca           ) [ 00000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_1_load_1      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_1                     (phi              ) [ 00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln242              (icmp             ) [ 00000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln242               (add              ) [ 00000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln242                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln242              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln244               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln244              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights1_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln239                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights1_load_1         (load             ) [ 00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln244           (bitcast          ) [ 00000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div                     (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln243 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln245      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln244_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln244             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln242                (br               ) [ 00000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm               (dsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln248                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_15                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln248              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln248               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln248                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln248              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases1_addr_1          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_4                     (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_3                  (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln257                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases1_load_1          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln250           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div1                    (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln249 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln251      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln250_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln250             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln248                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_16                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln257              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln257               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln257                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln258 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln265      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                   (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln260                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_4             (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_5                     (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln267                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_2                     (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln260              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln260               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln260                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln260              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln262               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln262              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_weights2_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights2_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln257                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_weights2_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul6                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights2_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln262           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub3                    (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln262_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln262             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul7                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_3_load_1           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln261 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln264      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_5                  (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln260                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_17                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln267              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln267               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln267                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln267              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_biases2_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases2_addr            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_6                     (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_3_load             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_biases2_load          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul3                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases2_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln269           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub2                    (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln269_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln269             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul5                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_4_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln268 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln271      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_5             (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln267                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_4                  (dsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln277                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_18                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln277              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln277               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln277                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln278 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln284      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_46                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln280                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_7                     (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_4_load_1      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_3                     (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln280              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln280               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln280                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln280              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln282               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln282              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights2_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln277                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights2_load_1         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln282           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div3                    (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln281 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln283      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln282_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln282             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln280                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_3             (dsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln286                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_19                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln286              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln286               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln286                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln286              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases2_addr_1          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_8                     (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
norm_6                  (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln295                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases2_load_1          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln288           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div2                    (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln287 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln289      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln288_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln288             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln286                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_20                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln295              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln295               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln295                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln295              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln296 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln303      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_47                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_48                (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln298                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_7             (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000]
i_9                     (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln305                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_4                     (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln298              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln298               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln298                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln298              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln300               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln300              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_weights3_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights3_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln295                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_weights3_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul10                   (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights3_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln300           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub5                    (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln300_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln300             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul11                   (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000]
norm_6_load_1           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln299 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln302      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_8                  (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln298                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
i_21                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln305              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000]
add_ln305               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln305                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                     (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_10                    (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111110000000000000000000000000000]
norm_6_load             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln305              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul8                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000]
biases3_addr            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000]
biases3_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln307           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000]
sub4                    (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
bitcast_ln307_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln307             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul9                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000]
bias_norm_7_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln306 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln309      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_norm_8             (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln214             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln305                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
norm_7                  (dsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000]
br_ln315                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_22                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln315              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000]
add_ln315               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000]
br_ln315                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln315              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln316 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln322      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_49                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl1                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_50                (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000]
br_ln318                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000]
i_11                    (alloca           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111]
bias_norm_7_load_1      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_5                     (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
icmp_ln318              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000]
add_ln318               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000]
br_ln318                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln318              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln320               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln320              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights3_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln315                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights3_load_1         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
bitcast_ln320           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111100000000000000000000000000000]
div5                    (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
speclooptripcount_ln319 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln321      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln320_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln320             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln318                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000]
bias_norm_6             (dsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111]
br_ln324                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_23                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln324              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111]
add_ln324               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln324                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln324              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases3_addr_1          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111]
store_ln213             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln328               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
biases3_load_1          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
bitcast_ln326           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110]
div4                    (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
speclooptripcount_ln325 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln327      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln326_1         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln326             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln324                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_weights1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_weights1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_weights2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_weights2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_weights3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_weights3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="biases1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="biases2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="biases3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_biases1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_biases1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_biases2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_biases2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="norm_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="norm/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="bias_norm_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_norm_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/20 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/48 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_4_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/77 "/>
</bind>
</comp>

<comp id="154" class="1004" name="norm_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="norm_3/77 "/>
</bind>
</comp>

<comp id="158" class="1004" name="bias_norm_4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_norm_4/94 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_5_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/94 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_6_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/113 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_7_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_7/141 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_8_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/170 "/>
</bind>
</comp>

<comp id="178" class="1004" name="norm_6_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="norm_6/170 "/>
</bind>
</comp>

<comp id="182" class="1004" name="bias_norm_7_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_norm_7/187 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_9_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_9/187 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_10_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_10/205 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_11_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_11/232 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_read_1_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="54"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_read_2_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="54"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_read_3_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="54"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="d_weights1_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_weights1_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_weights1_load/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="weights1_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="10" slack="0"/>
<pin id="233" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_addr/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights1_load/7 store_ln224/11 weights1_load_1/49 store_ln244/65 "/>
</bind>
</comp>

<comp id="241" class="1004" name="d_biases1_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_biases1_addr/20 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_biases1_load/20 "/>
</bind>
</comp>

<comp id="254" class="1004" name="biases1_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="7" slack="0"/>
<pin id="258" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases1_addr/20 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="biases1_load/24 store_ln231/28 biases1_load_1/77 store_ln250/93 "/>
</bind>
</comp>

<comp id="266" class="1004" name="weights1_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="10" slack="0"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights1_addr_1/49 "/>
</bind>
</comp>

<comp id="274" class="1004" name="biases1_addr_1_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases1_addr_1/77 "/>
</bind>
</comp>

<comp id="282" class="1004" name="d_weights2_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="12" slack="0"/>
<pin id="286" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_weights2_addr/95 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_weights2_load/95 "/>
</bind>
</comp>

<comp id="295" class="1004" name="weights2_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="12" slack="0"/>
<pin id="299" dir="1" index="3" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights2_addr/95 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights2_load/99 store_ln262/105 weights2_load_1/142 store_ln282/158 "/>
</bind>
</comp>

<comp id="307" class="1004" name="d_biases2_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_biases2_addr/113 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_biases2_load/113 "/>
</bind>
</comp>

<comp id="320" class="1004" name="biases2_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases2_addr/113 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="biases2_load/117 store_ln269/121 biases2_load_1/170 store_ln288/186 "/>
</bind>
</comp>

<comp id="332" class="1004" name="weights2_addr_1_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="12" slack="0"/>
<pin id="336" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights2_addr_1/142 "/>
</bind>
</comp>

<comp id="340" class="1004" name="biases2_addr_1_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="7" slack="0"/>
<pin id="344" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases2_addr_1/170 "/>
</bind>
</comp>

<comp id="348" class="1004" name="d_weights3_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="8" slack="0"/>
<pin id="352" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_weights3_addr/188 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_weights3_load/188 "/>
</bind>
</comp>

<comp id="361" class="1004" name="weights3_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="8" slack="0"/>
<pin id="365" dir="1" index="3" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_addr/188 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="weights3_load/192 store_ln300/196 weights3_load_1/233 store_ln320/249 "/>
</bind>
</comp>

<comp id="373" class="1004" name="biases3_addr_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="2" slack="0"/>
<pin id="377" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases3_addr/208 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="biases3_load/208 store_ln307/212 biases3_load_1/261 store_ln326/277 "/>
</bind>
</comp>

<comp id="386" class="1004" name="weights3_addr_1_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="8" slack="0"/>
<pin id="390" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_addr_1/233 "/>
</bind>
</comp>

<comp id="394" class="1004" name="biases3_addr_1_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="2" slack="0"/>
<pin id="398" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases3_addr_1/261 "/>
</bind>
</comp>

<comp id="402" class="1005" name="j_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="1"/>
<pin id="404" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="j_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="1" slack="1"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="413" class="1005" name="j_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="1"/>
<pin id="415" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="417" class="1004" name="j_1_phi_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="1" slack="1"/>
<pin id="421" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/49 "/>
</bind>
</comp>

<comp id="424" class="1005" name="j_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="1"/>
<pin id="426" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="428" class="1004" name="j_2_phi_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="1" slack="1"/>
<pin id="432" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/95 "/>
</bind>
</comp>

<comp id="435" class="1005" name="j_3_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="1"/>
<pin id="437" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="439" class="1004" name="j_3_phi_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="1" slack="1"/>
<pin id="443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/142 "/>
</bind>
</comp>

<comp id="446" class="1005" name="j_4_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="1"/>
<pin id="448" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="j_4_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="0"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="1" slack="1"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/188 "/>
</bind>
</comp>

<comp id="457" class="1005" name="j_5_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="1"/>
<pin id="459" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_5 (phireg) "/>
</bind>
</comp>

<comp id="461" class="1004" name="j_5_phi_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="1" slack="1"/>
<pin id="465" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_5/233 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="0" index="1" bw="64" slack="1"/>
<pin id="471" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub/8 norm_2/16 sub1/25 bias_norm_2/33 sub3/101 norm_5/109 sub2/118 bias_norm_5/126 sub5/193 norm_8/201 sub4/209 bias_norm_8/217 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul4/4 mul2/12 mul/21 mul1/29 mul6/97 mul7/105 mul3/114 mul5/122 mul10/189 mul11/197 mul8/205 mul9/213 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="3"/>
<pin id="484" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/51 div1/79 div3/144 div2/172 div5/235 div4/263 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="0"/>
<pin id="487" dir="0" index="1" bw="64" slack="0"/>
<pin id="488" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="norm_1/20 bias_norm/48 norm_4/113 bias_norm_3/141 norm_7/205 bias_norm_6/232 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="2"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_load_1/16 norm_load/20 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="13"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_norm_1_load/33 bias_norm_1_load_1/48 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="2"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_3_load_1/109 norm_3_load/113 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="13"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_norm_4_load/126 bias_norm_4_load_1/141 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="2"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norm_6_load_1/201 norm_6_load/205 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="13"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_norm_7_load/217 bias_norm_7_load_1/232 "/>
</bind>
</comp>

<comp id="520" class="1005" name="reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="1"/>
<pin id="522" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul4 mul2 mul mul1 mul6 mul7 mul3 mul5 mul10 mul11 mul8 mul9 "/>
</bind>
</comp>

<comp id="525" class="1005" name="reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="1"/>
<pin id="527" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub sub1 sub3 sub2 sub5 sub4 "/>
</bind>
</comp>

<comp id="531" class="1005" name="reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="1"/>
<pin id="533" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="norm_load_1 norm_load "/>
</bind>
</comp>

<comp id="537" class="1005" name="reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="1"/>
<pin id="539" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_norm_1_load bias_norm_1_load_1 "/>
</bind>
</comp>

<comp id="543" class="1005" name="reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="3"/>
<pin id="545" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="norm_1 bias_norm norm_4 bias_norm_3 norm_7 bias_norm_6 "/>
</bind>
</comp>

<comp id="548" class="1005" name="reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div div1 div3 div2 div5 div4 "/>
</bind>
</comp>

<comp id="552" class="1005" name="reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="1"/>
<pin id="554" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights2_load weights2_load_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="1"/>
<pin id="558" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="norm_3_load_1 norm_3_load "/>
</bind>
</comp>

<comp id="562" class="1005" name="reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="1"/>
<pin id="564" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_norm_4_load bias_norm_4_load_1 "/>
</bind>
</comp>

<comp id="568" class="1005" name="reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="1"/>
<pin id="570" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="norm_6_load_1 norm_6_load "/>
</bind>
</comp>

<comp id="574" class="1005" name="reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="1"/>
<pin id="576" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_norm_7_load bias_norm_7_load_1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln214_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="0" index="1" bw="64" slack="0"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln213_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="4" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="i_12_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="1"/>
<pin id="592" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln219_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="0" index="1" bw="3" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln219_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln219/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="0"/>
<pin id="607" dir="0" index="1" bw="4" slack="0"/>
<pin id="608" dir="0" index="2" bw="1" slack="0"/>
<pin id="609" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln213_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="7" slack="0"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln214_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="0" index="1" bw="64" slack="0"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln222_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="0" index="1" bw="7" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln222_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln222/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln222_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="0"/>
<pin id="637" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln224_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="7" slack="0"/>
<pin id="641" dir="0" index="1" bw="10" slack="1"/>
<pin id="642" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln224_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln213_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="1"/>
<pin id="652" dir="0" index="1" bw="4" slack="2"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="bitcast_ln224_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln224/8 "/>
</bind>
</comp>

<comp id="659" class="1004" name="bitcast_ln224_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln224_1/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln214_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="0"/>
<pin id="666" dir="0" index="1" bw="64" slack="18"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/19 "/>
</bind>
</comp>

<comp id="669" class="1004" name="i_13_load_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="7" slack="1"/>
<pin id="671" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/20 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln229_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="7" slack="0"/>
<pin id="674" dir="0" index="1" bw="7" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln229/20 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln229_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229/20 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln229_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="0"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229/20 "/>
</bind>
</comp>

<comp id="690" class="1004" name="store_ln213_store_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="0"/>
<pin id="692" dir="0" index="1" bw="7" slack="1"/>
<pin id="693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/20 "/>
</bind>
</comp>

<comp id="695" class="1004" name="store_ln213_store_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="4" slack="0"/>
<pin id="698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/20 "/>
</bind>
</comp>

<comp id="700" class="1004" name="bitcast_ln231_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln231/25 "/>
</bind>
</comp>

<comp id="705" class="1004" name="bitcast_ln231_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="64" slack="0"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln231_1/28 "/>
</bind>
</comp>

<comp id="710" class="1004" name="store_ln214_store_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="0"/>
<pin id="712" dir="0" index="1" bw="64" slack="17"/>
<pin id="713" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/36 "/>
</bind>
</comp>

<comp id="715" class="1004" name="i_14_load_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="12"/>
<pin id="717" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14/48 "/>
</bind>
</comp>

<comp id="718" class="1004" name="icmp_ln239_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="4" slack="0"/>
<pin id="720" dir="0" index="1" bw="3" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln239/48 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln239_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="4" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln239/48 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="0"/>
<pin id="732" dir="0" index="1" bw="4" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/48 "/>
</bind>
</comp>

<comp id="738" class="1004" name="store_ln213_store_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="7" slack="0"/>
<pin id="741" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/48 "/>
</bind>
</comp>

<comp id="743" class="1004" name="icmp_ln242_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="7" slack="0"/>
<pin id="745" dir="0" index="1" bw="7" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/49 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln242_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="7" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln242/49 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln242_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="7" slack="0"/>
<pin id="757" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242/49 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln244_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="7" slack="0"/>
<pin id="761" dir="0" index="1" bw="10" slack="1"/>
<pin id="762" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244/49 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln244_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="0"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/49 "/>
</bind>
</comp>

<comp id="769" class="1004" name="store_ln213_store_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="4" slack="1"/>
<pin id="771" dir="0" index="1" bw="4" slack="13"/>
<pin id="772" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/49 "/>
</bind>
</comp>

<comp id="773" class="1004" name="bitcast_ln244_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="64" slack="1"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln244/51 "/>
</bind>
</comp>

<comp id="777" class="1004" name="bitcast_ln244_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="1"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln244_1/65 "/>
</bind>
</comp>

<comp id="782" class="1004" name="i_15_load_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="7" slack="12"/>
<pin id="784" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_15/77 "/>
</bind>
</comp>

<comp id="785" class="1004" name="icmp_ln248_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="7" slack="0"/>
<pin id="787" dir="0" index="1" bw="7" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/77 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln248_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="7" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/77 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln248_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="7" slack="0"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/77 "/>
</bind>
</comp>

<comp id="802" class="1004" name="store_ln213_store_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="7" slack="0"/>
<pin id="804" dir="0" index="1" bw="7" slack="12"/>
<pin id="805" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/77 "/>
</bind>
</comp>

<comp id="807" class="1004" name="store_ln214_store_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="0"/>
<pin id="809" dir="0" index="1" bw="64" slack="0"/>
<pin id="810" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/77 "/>
</bind>
</comp>

<comp id="812" class="1004" name="store_ln213_store_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="7" slack="0"/>
<pin id="815" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/77 "/>
</bind>
</comp>

<comp id="817" class="1004" name="bitcast_ln250_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="64" slack="1"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln250/79 "/>
</bind>
</comp>

<comp id="821" class="1004" name="bitcast_ln250_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="64" slack="1"/>
<pin id="823" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln250_1/93 "/>
</bind>
</comp>

<comp id="826" class="1004" name="i_16_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="7" slack="1"/>
<pin id="828" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_16/94 "/>
</bind>
</comp>

<comp id="829" class="1004" name="icmp_ln257_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="7" slack="0"/>
<pin id="831" dir="0" index="1" bw="7" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/94 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln257_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/94 "/>
</bind>
</comp>

<comp id="841" class="1004" name="empty_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="7" slack="0"/>
<pin id="843" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/94 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_4_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="12" slack="0"/>
<pin id="847" dir="0" index="1" bw="6" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/94 "/>
</bind>
</comp>

<comp id="853" class="1004" name="store_ln213_store_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="7" slack="0"/>
<pin id="856" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/94 "/>
</bind>
</comp>

<comp id="858" class="1004" name="store_ln214_store_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="64" slack="0"/>
<pin id="860" dir="0" index="1" bw="64" slack="0"/>
<pin id="861" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/94 "/>
</bind>
</comp>

<comp id="863" class="1004" name="icmp_ln260_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="7" slack="0"/>
<pin id="865" dir="0" index="1" bw="7" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln260/95 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln260_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="7" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln260/95 "/>
</bind>
</comp>

<comp id="875" class="1004" name="zext_ln260_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="7" slack="0"/>
<pin id="877" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260/95 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln262_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="7" slack="0"/>
<pin id="881" dir="0" index="1" bw="12" slack="1"/>
<pin id="882" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln262/95 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln262_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="12" slack="0"/>
<pin id="886" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262/95 "/>
</bind>
</comp>

<comp id="890" class="1004" name="store_ln213_store_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="7" slack="1"/>
<pin id="892" dir="0" index="1" bw="7" slack="2"/>
<pin id="893" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/95 "/>
</bind>
</comp>

<comp id="894" class="1004" name="bitcast_ln262_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="64" slack="1"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln262/101 "/>
</bind>
</comp>

<comp id="899" class="1004" name="bitcast_ln262_1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="64" slack="1"/>
<pin id="901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln262_1/105 "/>
</bind>
</comp>

<comp id="904" class="1004" name="store_ln214_store_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="64" slack="0"/>
<pin id="906" dir="0" index="1" bw="64" slack="19"/>
<pin id="907" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/112 "/>
</bind>
</comp>

<comp id="909" class="1004" name="i_17_load_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="7" slack="1"/>
<pin id="911" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_17/113 "/>
</bind>
</comp>

<comp id="912" class="1004" name="icmp_ln267_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="7" slack="0"/>
<pin id="914" dir="0" index="1" bw="7" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/113 "/>
</bind>
</comp>

<comp id="918" class="1004" name="add_ln267_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="7" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln267/113 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln267_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="7" slack="0"/>
<pin id="926" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267/113 "/>
</bind>
</comp>

<comp id="930" class="1004" name="store_ln213_store_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="7" slack="0"/>
<pin id="932" dir="0" index="1" bw="7" slack="1"/>
<pin id="933" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/113 "/>
</bind>
</comp>

<comp id="935" class="1004" name="store_ln213_store_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="7" slack="0"/>
<pin id="938" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/113 "/>
</bind>
</comp>

<comp id="940" class="1004" name="bitcast_ln269_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="64" slack="0"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln269/118 "/>
</bind>
</comp>

<comp id="945" class="1004" name="bitcast_ln269_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="64" slack="0"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln269_1/121 "/>
</bind>
</comp>

<comp id="950" class="1004" name="store_ln214_store_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="64" slack="0"/>
<pin id="952" dir="0" index="1" bw="64" slack="17"/>
<pin id="953" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/129 "/>
</bind>
</comp>

<comp id="955" class="1004" name="i_18_load_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="7" slack="12"/>
<pin id="957" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_18/141 "/>
</bind>
</comp>

<comp id="958" class="1004" name="icmp_ln277_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="7" slack="0"/>
<pin id="960" dir="0" index="1" bw="7" slack="0"/>
<pin id="961" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln277/141 "/>
</bind>
</comp>

<comp id="964" class="1004" name="add_ln277_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="7" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln277/141 "/>
</bind>
</comp>

<comp id="970" class="1004" name="empty_46_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="7" slack="0"/>
<pin id="972" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_46/141 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_6_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="12" slack="0"/>
<pin id="976" dir="0" index="1" bw="6" slack="0"/>
<pin id="977" dir="0" index="2" bw="1" slack="0"/>
<pin id="978" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/141 "/>
</bind>
</comp>

<comp id="982" class="1004" name="store_ln213_store_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="7" slack="0"/>
<pin id="985" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/141 "/>
</bind>
</comp>

<comp id="987" class="1004" name="icmp_ln280_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="7" slack="0"/>
<pin id="989" dir="0" index="1" bw="7" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln280/142 "/>
</bind>
</comp>

<comp id="993" class="1004" name="add_ln280_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="7" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln280/142 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln280_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="7" slack="0"/>
<pin id="1001" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/142 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="add_ln282_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="7" slack="0"/>
<pin id="1005" dir="0" index="1" bw="12" slack="1"/>
<pin id="1006" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln282/142 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="zext_ln282_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="12" slack="0"/>
<pin id="1010" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln282/142 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="store_ln213_store_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="7" slack="1"/>
<pin id="1015" dir="0" index="1" bw="7" slack="13"/>
<pin id="1016" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/142 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="bitcast_ln282_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="64" slack="1"/>
<pin id="1019" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282/144 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="bitcast_ln282_1_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="64" slack="1"/>
<pin id="1024" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_1/158 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="i_19_load_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="7" slack="12"/>
<pin id="1029" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_19/170 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="icmp_ln286_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="7" slack="0"/>
<pin id="1032" dir="0" index="1" bw="7" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln286/170 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="add_ln286_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="7" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln286/170 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln286_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="7" slack="0"/>
<pin id="1044" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln286/170 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="store_ln213_store_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="7" slack="0"/>
<pin id="1049" dir="0" index="1" bw="7" slack="12"/>
<pin id="1050" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/170 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="store_ln214_store_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="64" slack="0"/>
<pin id="1054" dir="0" index="1" bw="64" slack="0"/>
<pin id="1055" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/170 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="store_ln213_store_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="7" slack="0"/>
<pin id="1060" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/170 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="bitcast_ln288_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="64" slack="1"/>
<pin id="1064" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln288/172 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="bitcast_ln288_1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="64" slack="1"/>
<pin id="1068" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln288_1/186 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="i_20_load_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="7" slack="1"/>
<pin id="1073" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_20/187 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="icmp_ln295_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="7" slack="0"/>
<pin id="1076" dir="0" index="1" bw="7" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295/187 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="add_ln295_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="7" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln295/187 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="zext_ln295_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="7" slack="0"/>
<pin id="1088" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln295/187 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="empty_47_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="7" slack="0"/>
<pin id="1092" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_47/187 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="p_shl_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="0"/>
<pin id="1096" dir="0" index="1" bw="6" slack="0"/>
<pin id="1097" dir="0" index="2" bw="1" slack="0"/>
<pin id="1098" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/187 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="empty_48_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="0"/>
<pin id="1104" dir="0" index="1" bw="7" slack="0"/>
<pin id="1105" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_48/187 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="store_ln213_store_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="2" slack="0"/>
<pin id="1111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/187 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="store_ln214_store_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="64" slack="0"/>
<pin id="1115" dir="0" index="1" bw="64" slack="0"/>
<pin id="1116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/187 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="icmp_ln298_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="2" slack="0"/>
<pin id="1120" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln298/188 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="add_ln298_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="2" slack="0"/>
<pin id="1126" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln298/188 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="zext_ln298_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="2" slack="0"/>
<pin id="1132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln298/188 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="add_ln300_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="2" slack="0"/>
<pin id="1136" dir="0" index="1" bw="8" slack="1"/>
<pin id="1137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/188 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="zext_ln300_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="0"/>
<pin id="1141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300/188 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="store_ln213_store_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="7" slack="1"/>
<pin id="1147" dir="0" index="1" bw="7" slack="2"/>
<pin id="1148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/188 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="bitcast_ln300_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="64" slack="0"/>
<pin id="1151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln300/193 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="bitcast_ln300_1_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="64" slack="0"/>
<pin id="1156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln300_1/196 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="store_ln214_store_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="64" slack="0"/>
<pin id="1161" dir="0" index="1" bw="64" slack="18"/>
<pin id="1162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/204 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="i_21_load_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="2" slack="1"/>
<pin id="1166" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_21/205 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="icmp_ln305_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="2" slack="0"/>
<pin id="1169" dir="0" index="1" bw="1" slack="0"/>
<pin id="1170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln305/205 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="add_ln305_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="2" slack="0"/>
<pin id="1175" dir="0" index="1" bw="1" slack="0"/>
<pin id="1176" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln305/205 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="tmp_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="64" slack="0"/>
<pin id="1181" dir="0" index="1" bw="64" slack="54"/>
<pin id="1182" dir="0" index="2" bw="64" slack="54"/>
<pin id="1183" dir="0" index="3" bw="64" slack="54"/>
<pin id="1184" dir="0" index="4" bw="2" slack="0"/>
<pin id="1185" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/205 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="store_ln213_store_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="2" slack="0"/>
<pin id="1191" dir="0" index="1" bw="2" slack="1"/>
<pin id="1192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/205 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="store_ln213_store_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="0"/>
<pin id="1196" dir="0" index="1" bw="7" slack="0"/>
<pin id="1197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/205 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="zext_ln305_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="2" slack="3"/>
<pin id="1201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln305/208 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="bitcast_ln307_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="64" slack="0"/>
<pin id="1205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln307/209 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="bitcast_ln307_1_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="64" slack="0"/>
<pin id="1210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln307_1/212 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="store_ln214_store_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="64" slack="0"/>
<pin id="1215" dir="0" index="1" bw="64" slack="16"/>
<pin id="1216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/220 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="i_22_load_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="7" slack="12"/>
<pin id="1220" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_22/232 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="icmp_ln315_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="7" slack="0"/>
<pin id="1223" dir="0" index="1" bw="7" slack="0"/>
<pin id="1224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln315/232 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="add_ln315_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="7" slack="0"/>
<pin id="1229" dir="0" index="1" bw="1" slack="0"/>
<pin id="1230" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln315/232 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="zext_ln315_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="7" slack="0"/>
<pin id="1235" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln315/232 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="empty_49_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="7" slack="0"/>
<pin id="1239" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_49/232 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="p_shl1_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="8" slack="0"/>
<pin id="1243" dir="0" index="1" bw="6" slack="0"/>
<pin id="1244" dir="0" index="2" bw="1" slack="0"/>
<pin id="1245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/232 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="empty_50_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="8" slack="0"/>
<pin id="1251" dir="0" index="1" bw="7" slack="0"/>
<pin id="1252" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_50/232 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="store_ln213_store_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="0"/>
<pin id="1257" dir="0" index="1" bw="2" slack="0"/>
<pin id="1258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/232 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="icmp_ln318_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="2" slack="0"/>
<pin id="1262" dir="0" index="1" bw="1" slack="0"/>
<pin id="1263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln318/233 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="add_ln318_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="2" slack="0"/>
<pin id="1268" dir="0" index="1" bw="1" slack="0"/>
<pin id="1269" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/233 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="zext_ln318_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="2" slack="0"/>
<pin id="1274" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln318/233 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="add_ln320_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="2" slack="0"/>
<pin id="1278" dir="0" index="1" bw="8" slack="1"/>
<pin id="1279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln320/233 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="zext_ln320_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="0"/>
<pin id="1283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln320/233 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="store_ln213_store_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="7" slack="1"/>
<pin id="1288" dir="0" index="1" bw="7" slack="13"/>
<pin id="1289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/233 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="bitcast_ln320_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="64" slack="1"/>
<pin id="1292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln320/235 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="bitcast_ln320_1_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="64" slack="1"/>
<pin id="1296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln320_1/249 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="i_23_load_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="2" slack="12"/>
<pin id="1301" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_23/261 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="icmp_ln324_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="2" slack="0"/>
<pin id="1304" dir="0" index="1" bw="1" slack="0"/>
<pin id="1305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln324/261 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="add_ln324_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="2" slack="0"/>
<pin id="1310" dir="0" index="1" bw="1" slack="0"/>
<pin id="1311" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/261 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="zext_ln324_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="2" slack="0"/>
<pin id="1316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324/261 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="store_ln213_store_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="2" slack="0"/>
<pin id="1321" dir="0" index="1" bw="2" slack="12"/>
<pin id="1322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/261 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="bitcast_ln326_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="64" slack="1"/>
<pin id="1326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln326/263 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="bitcast_ln326_1_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="64" slack="1"/>
<pin id="1330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln326_1/277 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="i_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="4" slack="0"/>
<pin id="1335" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1340" class="1005" name="norm_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="64" slack="0"/>
<pin id="1342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="norm "/>
</bind>
</comp>

<comp id="1347" class="1005" name="p_read_1_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="64" slack="54"/>
<pin id="1349" dir="1" index="1" bw="64" slack="54"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="p_read_2_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="64" slack="54"/>
<pin id="1354" dir="1" index="1" bw="64" slack="54"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="p_read_3_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="64" slack="54"/>
<pin id="1359" dir="1" index="1" bw="64" slack="54"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="add_ln219_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="4" slack="1"/>
<pin id="1367" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln219 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="tmp_1_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="10" slack="1"/>
<pin id="1372" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="bias_norm_1_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="64" slack="0"/>
<pin id="1377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="bias_norm_1 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="i_1_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="7" slack="0"/>
<pin id="1384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="add_ln222_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="7" slack="0"/>
<pin id="1394" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln222 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="d_weights1_addr_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="10" slack="1"/>
<pin id="1399" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="d_weights1_addr "/>
</bind>
</comp>

<comp id="1402" class="1005" name="weights1_addr_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="10" slack="4"/>
<pin id="1404" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="weights1_addr "/>
</bind>
</comp>

<comp id="1407" class="1005" name="d_weights1_load_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="64" slack="1"/>
<pin id="1409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_weights1_load "/>
</bind>
</comp>

<comp id="1412" class="1005" name="bitcast_ln224_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="64" slack="1"/>
<pin id="1414" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln224 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="d_biases1_addr_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="6" slack="1"/>
<pin id="1422" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="d_biases1_addr "/>
</bind>
</comp>

<comp id="1425" class="1005" name="biases1_addr_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="6" slack="4"/>
<pin id="1427" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="biases1_addr "/>
</bind>
</comp>

<comp id="1430" class="1005" name="i_2_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="4" slack="0"/>
<pin id="1432" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="d_biases1_load_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="64" slack="1"/>
<pin id="1439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_biases1_load "/>
</bind>
</comp>

<comp id="1442" class="1005" name="bitcast_ln231_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="64" slack="1"/>
<pin id="1444" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln231 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="add_ln239_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="4" slack="1"/>
<pin id="1452" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln239 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="tmp_2_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="10" slack="1"/>
<pin id="1457" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="i_3_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="7" slack="0"/>
<pin id="1462" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="add_ln242_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="7" slack="0"/>
<pin id="1472" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln242 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="weights1_addr_1_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="10" slack="1"/>
<pin id="1477" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights1_addr_1 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="weights1_load_1_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="64" slack="1"/>
<pin id="1482" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights1_load_1 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="bitcast_ln244_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="64" slack="1"/>
<pin id="1487" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln244 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="biases1_addr_1_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="6" slack="1"/>
<pin id="1495" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="biases1_addr_1 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="i_4_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="7" slack="0"/>
<pin id="1500" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="norm_3_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="64" slack="0"/>
<pin id="1507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="norm_3 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="biases1_load_1_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="64" slack="1"/>
<pin id="1514" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="biases1_load_1 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="bitcast_ln250_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="64" slack="1"/>
<pin id="1519" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln250 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="add_ln257_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="7" slack="1"/>
<pin id="1527" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln257 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="tmp_4_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="12" slack="1"/>
<pin id="1532" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="bias_norm_4_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="64" slack="0"/>
<pin id="1537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="bias_norm_4 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="i_5_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="7" slack="0"/>
<pin id="1544" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="add_ln260_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="7" slack="0"/>
<pin id="1554" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln260 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="d_weights2_addr_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="12" slack="1"/>
<pin id="1559" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="d_weights2_addr "/>
</bind>
</comp>

<comp id="1562" class="1005" name="weights2_addr_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="12" slack="4"/>
<pin id="1564" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="weights2_addr "/>
</bind>
</comp>

<comp id="1567" class="1005" name="d_weights2_load_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="64" slack="1"/>
<pin id="1569" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_weights2_load "/>
</bind>
</comp>

<comp id="1572" class="1005" name="bitcast_ln262_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="64" slack="1"/>
<pin id="1574" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln262 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="d_biases2_addr_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="6" slack="1"/>
<pin id="1582" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="d_biases2_addr "/>
</bind>
</comp>

<comp id="1585" class="1005" name="biases2_addr_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="6" slack="4"/>
<pin id="1587" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="biases2_addr "/>
</bind>
</comp>

<comp id="1590" class="1005" name="i_6_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="7" slack="0"/>
<pin id="1592" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="d_biases2_load_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="64" slack="1"/>
<pin id="1599" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_biases2_load "/>
</bind>
</comp>

<comp id="1602" class="1005" name="bitcast_ln269_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="64" slack="1"/>
<pin id="1604" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln269 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="add_ln277_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="7" slack="1"/>
<pin id="1612" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln277 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="tmp_6_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="12" slack="1"/>
<pin id="1617" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="i_7_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="7" slack="0"/>
<pin id="1622" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="add_ln280_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="7" slack="0"/>
<pin id="1632" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln280 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="weights2_addr_1_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="12" slack="1"/>
<pin id="1637" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights2_addr_1 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="bitcast_ln282_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="64" slack="1"/>
<pin id="1642" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln282 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="biases2_addr_1_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="6" slack="1"/>
<pin id="1650" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="biases2_addr_1 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="i_8_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="7" slack="0"/>
<pin id="1655" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="norm_6_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="64" slack="0"/>
<pin id="1662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="norm_6 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="biases2_load_1_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="64" slack="1"/>
<pin id="1669" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="biases2_load_1 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="bitcast_ln288_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="64" slack="1"/>
<pin id="1674" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln288 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="add_ln295_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="7" slack="1"/>
<pin id="1682" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln295 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="empty_48_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="8" slack="1"/>
<pin id="1687" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_48 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="bias_norm_7_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="64" slack="0"/>
<pin id="1692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="bias_norm_7 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="i_9_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="2" slack="0"/>
<pin id="1699" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="add_ln298_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="2" slack="0"/>
<pin id="1709" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln298 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="d_weights3_addr_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="8" slack="1"/>
<pin id="1714" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d_weights3_addr "/>
</bind>
</comp>

<comp id="1717" class="1005" name="weights3_addr_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="8" slack="4"/>
<pin id="1719" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weights3_addr "/>
</bind>
</comp>

<comp id="1722" class="1005" name="d_weights3_load_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="64" slack="1"/>
<pin id="1724" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_weights3_load "/>
</bind>
</comp>

<comp id="1727" class="1005" name="bitcast_ln300_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="64" slack="1"/>
<pin id="1729" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln300 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="i_21_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="2" slack="3"/>
<pin id="1734" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="tmp_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="64" slack="1"/>
<pin id="1742" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1745" class="1005" name="i_10_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="7" slack="0"/>
<pin id="1747" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="biases3_addr_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="2" slack="1"/>
<pin id="1754" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="biases3_addr "/>
</bind>
</comp>

<comp id="1757" class="1005" name="bitcast_ln307_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="64" slack="1"/>
<pin id="1759" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln307 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="add_ln315_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="7" slack="1"/>
<pin id="1767" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln315 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="empty_50_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="8" slack="1"/>
<pin id="1772" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_50 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="i_11_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="2" slack="0"/>
<pin id="1777" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="add_ln318_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="2" slack="0"/>
<pin id="1787" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln318 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="weights3_addr_1_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="8" slack="1"/>
<pin id="1792" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights3_addr_1 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="weights3_load_1_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="64" slack="1"/>
<pin id="1797" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights3_load_1 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="bitcast_ln320_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="64" slack="1"/>
<pin id="1802" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln320 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="biases3_addr_1_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="2" slack="1"/>
<pin id="1810" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="biases3_addr_1 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="biases3_load_1_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="64" slack="1"/>
<pin id="1815" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="biases3_load_1 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="bitcast_ln326_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="64" slack="1"/>
<pin id="1820" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln326 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="70" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="70" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="70" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="279"><net_src comp="12" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="274" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="2" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="312"><net_src comp="20" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="70" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="14" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="337"><net_src comp="2" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="332" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="345"><net_src comp="14" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="340" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="353"><net_src comp="10" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="70" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="4" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="70" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="378"><net_src comp="16" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="70" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="4" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="386" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="399"><net_src comp="16" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="394" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="405"><net_src comp="64" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="416"><net_src comp="64" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="427"><net_src comp="64" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="106" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="446" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="460"><net_src comp="106" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="457" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="476"><net_src comp="223" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="72" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="248" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="314" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="355" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="489"><net_src comp="78" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="490" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="513"><net_src comp="510" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="518"><net_src comp="515" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="523"><net_src comp="472" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="528"><net_src comp="468" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="534"><net_src comp="490" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="540"><net_src comp="495" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="546"><net_src comp="485" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="551"><net_src comp="481" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="302" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="500" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="565"><net_src comp="505" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="571"><net_src comp="510" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="577"><net_src comp="515" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="584"><net_src comp="44" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="46" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="597"><net_src comp="590" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="48" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="590" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="50" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="60" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="590" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="62" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="64" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="44" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="406" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="66" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="406" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="68" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="406" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="657"><net_src comp="236" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="662"><net_src comp="468" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="668"><net_src comp="468" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="676"><net_src comp="669" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="66" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="669" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="68" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="669" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="694"><net_src comp="678" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="46" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="261" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="708"><net_src comp="468" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="714"><net_src comp="468" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="48" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="715" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="50" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="735"><net_src comp="60" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="715" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="62" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="64" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="747"><net_src comp="417" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="66" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="417" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="68" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="417" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="776"><net_src comp="773" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="780"><net_src comp="548" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="66" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="782" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="68" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="782" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="806"><net_src comp="791" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="811"><net_src comp="44" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="64" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="817" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="824"><net_src comp="548" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="833"><net_src comp="826" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="66" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="826" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="68" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="844"><net_src comp="826" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="850"><net_src comp="90" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="841" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="62" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="857"><net_src comp="64" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="862"><net_src comp="44" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="428" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="66" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="428" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="68" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="428" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="875" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="879" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="897"><net_src comp="552" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="902"><net_src comp="525" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="908"><net_src comp="468" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="916"><net_src comp="909" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="66" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="909" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="68" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="909" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="934"><net_src comp="918" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="939"><net_src comp="64" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="327" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="948"><net_src comp="468" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="954"><net_src comp="468" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="962"><net_src comp="955" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="66" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="955" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="68" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="955" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="979"><net_src comp="90" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="970" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="981"><net_src comp="62" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="986"><net_src comp="64" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="991"><net_src comp="439" pin="4"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="66" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="439" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="68" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="439" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1011"><net_src comp="1003" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1020"><net_src comp="552" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1025"><net_src comp="548" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1034"><net_src comp="1027" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="66" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="1027" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="68" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="1027" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="1051"><net_src comp="1036" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1056"><net_src comp="44" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1061"><net_src comp="64" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1065"><net_src comp="1062" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1069"><net_src comp="548" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1078"><net_src comp="1071" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="66" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="1071" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="68" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="1071" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1093"><net_src comp="1071" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1099"><net_src comp="104" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1100"><net_src comp="1090" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1101"><net_src comp="106" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1106"><net_src comp="1094" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="1086" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="106" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1117"><net_src comp="44" pin="0"/><net_sink comp="1113" pin=0"/></net>

<net id="1122"><net_src comp="450" pin="4"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="108" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1128"><net_src comp="450" pin="4"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="110" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1133"><net_src comp="450" pin="4"/><net_sink comp="1130" pin=0"/></net>

<net id="1138"><net_src comp="1130" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1142"><net_src comp="1134" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1152"><net_src comp="368" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1157"><net_src comp="468" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="1163"><net_src comp="468" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1171"><net_src comp="1164" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="108" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1177"><net_src comp="1164" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="110" pin="0"/><net_sink comp="1173" pin=1"/></net>

<net id="1186"><net_src comp="116" pin="0"/><net_sink comp="1179" pin=0"/></net>

<net id="1187"><net_src comp="1164" pin="1"/><net_sink comp="1179" pin=4"/></net>

<net id="1188"><net_src comp="1179" pin="5"/><net_sink comp="472" pin=0"/></net>

<net id="1193"><net_src comp="1173" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1198"><net_src comp="64" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1202"><net_src comp="1199" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1206"><net_src comp="380" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1211"><net_src comp="468" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="1217"><net_src comp="468" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1225"><net_src comp="1218" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="66" pin="0"/><net_sink comp="1221" pin=1"/></net>

<net id="1231"><net_src comp="1218" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="68" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1236"><net_src comp="1218" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1240"><net_src comp="1218" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1246"><net_src comp="104" pin="0"/><net_sink comp="1241" pin=0"/></net>

<net id="1247"><net_src comp="1237" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1248"><net_src comp="106" pin="0"/><net_sink comp="1241" pin=2"/></net>

<net id="1253"><net_src comp="1241" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="1233" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1259"><net_src comp="106" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1264"><net_src comp="461" pin="4"/><net_sink comp="1260" pin=0"/></net>

<net id="1265"><net_src comp="108" pin="0"/><net_sink comp="1260" pin=1"/></net>

<net id="1270"><net_src comp="461" pin="4"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="110" pin="0"/><net_sink comp="1266" pin=1"/></net>

<net id="1275"><net_src comp="461" pin="4"/><net_sink comp="1272" pin=0"/></net>

<net id="1280"><net_src comp="1272" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1284"><net_src comp="1276" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1293"><net_src comp="1290" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1297"><net_src comp="548" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="1306"><net_src comp="1299" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="108" pin="0"/><net_sink comp="1302" pin=1"/></net>

<net id="1312"><net_src comp="1299" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="110" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1317"><net_src comp="1299" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="1323"><net_src comp="1308" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1327"><net_src comp="1324" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1331"><net_src comp="548" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="1336"><net_src comp="126" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1339"><net_src comp="1333" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1343"><net_src comp="130" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1346"><net_src comp="1340" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1350"><net_src comp="198" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="1179" pin=3"/></net>

<net id="1355"><net_src comp="204" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="1179" pin=2"/></net>

<net id="1360"><net_src comp="210" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1368"><net_src comp="599" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1373"><net_src comp="605" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1378"><net_src comp="134" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1380"><net_src comp="1375" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1381"><net_src comp="1375" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1385"><net_src comp="138" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1388"><net_src comp="1382" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1395"><net_src comp="629" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1400"><net_src comp="216" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1405"><net_src comp="229" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1410"><net_src comp="223" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1415"><net_src comp="654" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1423"><net_src comp="241" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1428"><net_src comp="254" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1433"><net_src comp="142" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1435"><net_src comp="1430" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1436"><net_src comp="1430" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1440"><net_src comp="248" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1445"><net_src comp="700" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1453"><net_src comp="724" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1458"><net_src comp="730" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1463"><net_src comp="146" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1465"><net_src comp="1460" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1466"><net_src comp="1460" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1473"><net_src comp="749" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1478"><net_src comp="266" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1483"><net_src comp="236" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1488"><net_src comp="773" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1496"><net_src comp="274" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1501"><net_src comp="150" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1504"><net_src comp="1498" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1508"><net_src comp="154" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1510"><net_src comp="1505" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1511"><net_src comp="1505" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1515"><net_src comp="261" pin="3"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1520"><net_src comp="817" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1528"><net_src comp="835" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1533"><net_src comp="845" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1538"><net_src comp="158" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1541"><net_src comp="1535" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1545"><net_src comp="162" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1548"><net_src comp="1542" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1555"><net_src comp="869" pin="2"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1560"><net_src comp="282" pin="3"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1565"><net_src comp="295" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1570"><net_src comp="289" pin="3"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1575"><net_src comp="894" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1583"><net_src comp="307" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1588"><net_src comp="320" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1593"><net_src comp="166" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1595"><net_src comp="1590" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1596"><net_src comp="1590" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1600"><net_src comp="314" pin="3"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1605"><net_src comp="940" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1613"><net_src comp="964" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1618"><net_src comp="974" pin="3"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1623"><net_src comp="170" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1625"><net_src comp="1620" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1626"><net_src comp="1620" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1633"><net_src comp="993" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1638"><net_src comp="332" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1643"><net_src comp="1017" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1651"><net_src comp="340" pin="3"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1656"><net_src comp="174" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1658"><net_src comp="1653" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1659"><net_src comp="1653" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1663"><net_src comp="178" pin="1"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1665"><net_src comp="1660" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1666"><net_src comp="1660" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1670"><net_src comp="327" pin="3"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1675"><net_src comp="1062" pin="1"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1683"><net_src comp="1080" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1688"><net_src comp="1102" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1693"><net_src comp="182" pin="1"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1695"><net_src comp="1690" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1696"><net_src comp="1690" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1700"><net_src comp="186" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1702"><net_src comp="1697" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1703"><net_src comp="1697" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1710"><net_src comp="1124" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1715"><net_src comp="348" pin="3"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1720"><net_src comp="361" pin="3"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1725"><net_src comp="355" pin="3"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1730"><net_src comp="1149" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1735"><net_src comp="1164" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1743"><net_src comp="1179" pin="5"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1748"><net_src comp="190" pin="1"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1750"><net_src comp="1745" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1751"><net_src comp="1745" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1755"><net_src comp="373" pin="3"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1760"><net_src comp="1203" pin="1"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1768"><net_src comp="1227" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1773"><net_src comp="1249" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1778"><net_src comp="194" pin="1"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1780"><net_src comp="1775" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1781"><net_src comp="1775" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1788"><net_src comp="1266" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1793"><net_src comp="386" pin="3"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1798"><net_src comp="368" pin="3"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1803"><net_src comp="1290" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1811"><net_src comp="394" pin="3"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1816"><net_src comp="380" pin="3"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1821"><net_src comp="1324" pin="1"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="481" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights1 | {11 65 }
	Port: weights2 | {105 158 }
	Port: weights3 | {196 249 }
	Port: biases1 | {28 93 }
	Port: biases2 | {121 186 }
	Port: biases3 | {212 277 }
 - Input state : 
	Port: update_weights.1 : weights1 | {7 8 49 50 }
	Port: update_weights.1 : weights2 | {99 100 142 143 }
	Port: update_weights.1 : weights3 | {192 193 233 234 }
	Port: update_weights.1 : d_weights1 | {3 4 }
	Port: update_weights.1 : d_weights2 | {95 96 }
	Port: update_weights.1 : d_weights3 | {188 189 }
	Port: update_weights.1 : biases1 | {24 25 77 78 }
	Port: update_weights.1 : biases2 | {117 118 170 171 }
	Port: update_weights.1 : biases3 | {208 209 261 262 }
	Port: update_weights.1 : d_biases1 | {20 21 }
	Port: update_weights.1 : d_biases2 | {113 114 }
	Port: update_weights.1 : p_read | {1 }
	Port: update_weights.1 : p_read1 | {1 }
	Port: update_weights.1 : p_read2 | {1 }
  - Chain level:
	State 1
		store_ln214 : 1
		store_ln213 : 1
	State 2
		icmp_ln219 : 1
		add_ln219 : 1
		br_ln219 : 2
		tmp_1 : 1
		store_ln213 : 1
		store_ln214 : 1
	State 3
		icmp_ln222 : 1
		add_ln222 : 1
		br_ln222 : 2
		zext_ln222 : 1
		add_ln224 : 2
		zext_ln224 : 3
		d_weights1_addr : 4
		d_weights1_load : 5
		weights1_addr : 4
	State 4
		mul4 : 1
	State 5
	State 6
	State 7
	State 8
		bitcast_ln224 : 1
		sub : 2
	State 9
	State 10
	State 11
		bitcast_ln224_1 : 1
		store_ln224 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
		norm_2 : 1
	State 17
	State 18
	State 19
		store_ln214 : 1
	State 20
		icmp_ln229 : 1
		add_ln229 : 1
		br_ln229 : 2
		zext_ln229 : 1
		d_biases1_addr : 2
		d_biases1_load : 3
		biases1_addr : 2
		store_ln213 : 2
		norm_1 : 1
		store_ln213 : 1
	State 21
		mul : 1
	State 22
	State 23
	State 24
	State 25
		bitcast_ln231 : 1
		sub1 : 2
	State 26
	State 27
	State 28
		bitcast_ln231_1 : 1
		store_ln231 : 2
	State 29
	State 30
	State 31
	State 32
	State 33
		bias_norm_2 : 1
	State 34
	State 35
	State 36
		store_ln214 : 1
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		icmp_ln239 : 1
		add_ln239 : 1
		br_ln239 : 2
		tmp_2 : 1
		bias_norm : 1
		store_ln213 : 1
	State 49
		icmp_ln242 : 1
		add_ln242 : 1
		br_ln242 : 2
		zext_ln242 : 1
		add_ln244 : 2
		zext_ln244 : 3
		weights1_addr_1 : 4
		weights1_load_1 : 5
	State 50
	State 51
		div : 1
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
		store_ln244 : 1
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
		icmp_ln248 : 1
		add_ln248 : 1
		br_ln248 : 2
		zext_ln248 : 1
		biases1_addr_1 : 2
		biases1_load_1 : 3
		store_ln213 : 2
		store_ln214 : 1
		store_ln213 : 1
	State 78
	State 79
		div1 : 1
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
		store_ln250 : 1
	State 94
		icmp_ln257 : 1
		add_ln257 : 1
		br_ln257 : 2
		empty : 1
		tmp_4 : 2
		store_ln213 : 1
		store_ln214 : 1
	State 95
		icmp_ln260 : 1
		add_ln260 : 1
		br_ln260 : 2
		zext_ln260 : 1
		add_ln262 : 2
		zext_ln262 : 3
		d_weights2_addr : 4
		d_weights2_load : 5
		weights2_addr : 4
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
		sub3 : 1
	State 102
	State 103
	State 104
	State 105
		store_ln262 : 1
	State 106
	State 107
	State 108
	State 109
		norm_5 : 1
	State 110
	State 111
	State 112
		store_ln214 : 1
	State 113
		icmp_ln267 : 1
		add_ln267 : 1
		br_ln267 : 2
		zext_ln267 : 1
		d_biases2_addr : 2
		d_biases2_load : 3
		biases2_addr : 2
		store_ln213 : 2
		norm_4 : 1
		store_ln213 : 1
	State 114
		mul3 : 1
	State 115
	State 116
	State 117
	State 118
		bitcast_ln269 : 1
		sub2 : 2
	State 119
	State 120
	State 121
		bitcast_ln269_1 : 1
		store_ln269 : 2
	State 122
	State 123
	State 124
	State 125
	State 126
		bias_norm_5 : 1
	State 127
	State 128
	State 129
		store_ln214 : 1
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
		icmp_ln277 : 1
		add_ln277 : 1
		br_ln277 : 2
		empty_46 : 1
		tmp_6 : 2
		bias_norm_3 : 1
		store_ln213 : 1
	State 142
		icmp_ln280 : 1
		add_ln280 : 1
		br_ln280 : 2
		zext_ln280 : 1
		add_ln282 : 2
		zext_ln282 : 3
		weights2_addr_1 : 4
		weights2_load_1 : 5
	State 143
	State 144
		div3 : 1
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
		store_ln282 : 1
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
		icmp_ln286 : 1
		add_ln286 : 1
		br_ln286 : 2
		zext_ln286 : 1
		biases2_addr_1 : 2
		biases2_load_1 : 3
		store_ln213 : 2
		store_ln214 : 1
		store_ln213 : 1
	State 171
	State 172
		div2 : 1
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
		store_ln288 : 1
	State 187
		icmp_ln295 : 1
		add_ln295 : 1
		br_ln295 : 2
		zext_ln295 : 1
		empty_47 : 1
		p_shl : 2
		empty_48 : 3
		store_ln213 : 1
		store_ln214 : 1
	State 188
		icmp_ln298 : 1
		add_ln298 : 1
		br_ln298 : 2
		zext_ln298 : 1
		add_ln300 : 2
		zext_ln300 : 3
		d_weights3_addr : 4
		d_weights3_load : 5
		weights3_addr : 4
	State 189
		mul10 : 1
	State 190
	State 191
	State 192
	State 193
		bitcast_ln300 : 1
		sub5 : 2
	State 194
	State 195
	State 196
		bitcast_ln300_1 : 1
		store_ln300 : 2
	State 197
	State 198
	State 199
	State 200
	State 201
		norm_8 : 1
	State 202
	State 203
	State 204
		store_ln214 : 1
	State 205
		icmp_ln305 : 1
		add_ln305 : 1
		br_ln305 : 2
		tmp : 1
		mul8 : 2
		store_ln213 : 2
		norm_7 : 1
		store_ln213 : 1
	State 206
	State 207
	State 208
		biases3_addr : 1
		biases3_load : 2
	State 209
		bitcast_ln307 : 1
		sub4 : 2
	State 210
	State 211
	State 212
		bitcast_ln307_1 : 1
		store_ln307 : 2
	State 213
	State 214
	State 215
	State 216
	State 217
		bias_norm_8 : 1
	State 218
	State 219
	State 220
		store_ln214 : 1
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
		icmp_ln315 : 1
		add_ln315 : 1
		br_ln315 : 2
		zext_ln315 : 1
		empty_49 : 1
		p_shl1 : 2
		empty_50 : 3
		bias_norm_6 : 1
		store_ln213 : 1
	State 233
		icmp_ln318 : 1
		add_ln318 : 1
		br_ln318 : 2
		zext_ln318 : 1
		add_ln320 : 2
		zext_ln320 : 3
		weights3_addr_1 : 4
		weights3_load_1 : 5
	State 234
	State 235
		div5 : 1
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
		store_ln320 : 1
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
		icmp_ln324 : 1
		add_ln324 : 1
		br_ln324 : 2
		zext_ln324 : 1
		biases3_addr_1 : 2
		biases3_load_1 : 3
		store_ln213 : 2
	State 262
	State 263
		div4 : 1
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
		store_ln326 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_468      |    3    |   430   |   708   |
|----------|----------------------|---------|---------|---------|
|   dmul   |      grp_fu_472      |    8    |   275   |   108   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln219_fu_599   |    0    |    0    |    12   |
|          |   add_ln222_fu_629   |    0    |    0    |    14   |
|          |   add_ln224_fu_639   |    0    |    0    |    17   |
|          |   add_ln229_fu_678   |    0    |    0    |    14   |
|          |   add_ln239_fu_724   |    0    |    0    |    12   |
|          |   add_ln242_fu_749   |    0    |    0    |    14   |
|          |   add_ln244_fu_759   |    0    |    0    |    17   |
|          |   add_ln248_fu_791   |    0    |    0    |    14   |
|          |   add_ln257_fu_835   |    0    |    0    |    14   |
|          |   add_ln260_fu_869   |    0    |    0    |    14   |
|          |   add_ln262_fu_879   |    0    |    0    |    19   |
|    add   |   add_ln267_fu_918   |    0    |    0    |    14   |
|          |   add_ln277_fu_964   |    0    |    0    |    14   |
|          |   add_ln280_fu_993   |    0    |    0    |    14   |
|          |   add_ln282_fu_1003  |    0    |    0    |    19   |
|          |   add_ln286_fu_1036  |    0    |    0    |    14   |
|          |   add_ln295_fu_1080  |    0    |    0    |    14   |
|          |   add_ln298_fu_1124  |    0    |    0    |    9    |
|          |   add_ln300_fu_1134  |    0    |    0    |    15   |
|          |   add_ln305_fu_1173  |    0    |    0    |    9    |
|          |   add_ln315_fu_1227  |    0    |    0    |    14   |
|          |   add_ln318_fu_1266  |    0    |    0    |    9    |
|          |   add_ln320_fu_1276  |    0    |    0    |    15   |
|          |   add_ln324_fu_1308  |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln219_fu_593  |    0    |    0    |    12   |
|          |   icmp_ln222_fu_623  |    0    |    0    |    14   |
|          |   icmp_ln229_fu_672  |    0    |    0    |    14   |
|          |   icmp_ln239_fu_718  |    0    |    0    |    12   |
|          |   icmp_ln242_fu_743  |    0    |    0    |    14   |
|          |   icmp_ln248_fu_785  |    0    |    0    |    14   |
|          |   icmp_ln257_fu_829  |    0    |    0    |    14   |
|          |   icmp_ln260_fu_863  |    0    |    0    |    14   |
|   icmp   |   icmp_ln267_fu_912  |    0    |    0    |    14   |
|          |   icmp_ln277_fu_958  |    0    |    0    |    14   |
|          |   icmp_ln280_fu_987  |    0    |    0    |    14   |
|          |  icmp_ln286_fu_1030  |    0    |    0    |    14   |
|          |  icmp_ln295_fu_1074  |    0    |    0    |    14   |
|          |  icmp_ln298_fu_1118  |    0    |    0    |    9    |
|          |  icmp_ln305_fu_1167  |    0    |    0    |    9    |
|          |  icmp_ln315_fu_1221  |    0    |    0    |    14   |
|          |  icmp_ln318_fu_1260  |    0    |    0    |    9    |
|          |  icmp_ln324_fu_1302  |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    sub   |   empty_48_fu_1102   |    0    |    0    |    15   |
|          |   empty_50_fu_1249   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    mux   |      tmp_fu_1179     |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          | p_read_1_read_fu_198 |    0    |    0    |    0    |
|   read   | p_read_2_read_fu_204 |    0    |    0    |    0    |
|          | p_read_3_read_fu_210 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   ddiv   |      grp_fu_481      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   dsqrt  |      grp_fu_485      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_605     |    0    |    0    |    0    |
|          |     tmp_2_fu_730     |    0    |    0    |    0    |
|bitconcatenate|     tmp_4_fu_845     |    0    |    0    |    0    |
|          |     tmp_6_fu_974     |    0    |    0    |    0    |
|          |     p_shl_fu_1094    |    0    |    0    |    0    |
|          |    p_shl1_fu_1241    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln222_fu_635  |    0    |    0    |    0    |
|          |   zext_ln224_fu_644  |    0    |    0    |    0    |
|          |   zext_ln229_fu_684  |    0    |    0    |    0    |
|          |   zext_ln242_fu_755  |    0    |    0    |    0    |
|          |   zext_ln244_fu_764  |    0    |    0    |    0    |
|          |   zext_ln248_fu_797  |    0    |    0    |    0    |
|          |   zext_ln260_fu_875  |    0    |    0    |    0    |
|          |   zext_ln262_fu_884  |    0    |    0    |    0    |
|          |   zext_ln267_fu_924  |    0    |    0    |    0    |
|   zext   |   zext_ln280_fu_999  |    0    |    0    |    0    |
|          |  zext_ln282_fu_1008  |    0    |    0    |    0    |
|          |  zext_ln286_fu_1042  |    0    |    0    |    0    |
|          |  zext_ln295_fu_1086  |    0    |    0    |    0    |
|          |  zext_ln298_fu_1130  |    0    |    0    |    0    |
|          |  zext_ln300_fu_1139  |    0    |    0    |    0    |
|          |  zext_ln305_fu_1199  |    0    |    0    |    0    |
|          |  zext_ln315_fu_1233  |    0    |    0    |    0    |
|          |  zext_ln318_fu_1272  |    0    |    0    |    0    |
|          |  zext_ln320_fu_1281  |    0    |    0    |    0    |
|          |  zext_ln324_fu_1314  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     empty_fu_841     |    0    |    0    |    0    |
|   trunc  |    empty_46_fu_970   |    0    |    0    |    0    |
|          |   empty_47_fu_1090   |    0    |    0    |    0    |
|          |   empty_49_fu_1237   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    11   |   705   |   1418  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln219_reg_1365   |    4   |
|   add_ln222_reg_1392   |    7   |
|   add_ln239_reg_1450   |    4   |
|   add_ln242_reg_1470   |    7   |
|   add_ln257_reg_1525   |    7   |
|   add_ln260_reg_1552   |    7   |
|   add_ln277_reg_1610   |    7   |
|   add_ln280_reg_1630   |    7   |
|   add_ln295_reg_1680   |    7   |
|   add_ln298_reg_1707   |    2   |
|   add_ln315_reg_1765   |    7   |
|   add_ln318_reg_1785   |    2   |
|  bias_norm_1_reg_1375  |   64   |
|  bias_norm_4_reg_1535  |   64   |
|  bias_norm_7_reg_1690  |   64   |
| biases1_addr_1_reg_1493|    6   |
|  biases1_addr_reg_1425 |    6   |
| biases1_load_1_reg_1512|   64   |
| biases2_addr_1_reg_1648|    6   |
|  biases2_addr_reg_1585 |    6   |
| biases2_load_1_reg_1667|   64   |
| biases3_addr_1_reg_1808|    2   |
|  biases3_addr_reg_1752 |    2   |
| biases3_load_1_reg_1813|   64   |
| bitcast_ln224_reg_1412 |   64   |
| bitcast_ln231_reg_1442 |   64   |
| bitcast_ln244_reg_1485 |   64   |
| bitcast_ln250_reg_1517 |   64   |
| bitcast_ln262_reg_1572 |   64   |
| bitcast_ln269_reg_1602 |   64   |
| bitcast_ln282_reg_1640 |   64   |
| bitcast_ln288_reg_1672 |   64   |
| bitcast_ln300_reg_1727 |   64   |
| bitcast_ln307_reg_1757 |   64   |
| bitcast_ln320_reg_1800 |   64   |
| bitcast_ln326_reg_1818 |   64   |
| d_biases1_addr_reg_1420|    6   |
| d_biases1_load_reg_1437|   64   |
| d_biases2_addr_reg_1580|    6   |
| d_biases2_load_reg_1597|   64   |
|d_weights1_addr_reg_1397|   10   |
|d_weights1_load_reg_1407|   64   |
|d_weights2_addr_reg_1557|   12   |
|d_weights2_load_reg_1567|   64   |
|d_weights3_addr_reg_1712|    8   |
|d_weights3_load_reg_1722|   64   |
|    empty_48_reg_1685   |    8   |
|    empty_50_reg_1770   |    8   |
|      i_10_reg_1745     |    7   |
|      i_11_reg_1775     |    2   |
|      i_1_reg_1382      |    7   |
|      i_21_reg_1732     |    2   |
|      i_2_reg_1430      |    4   |
|      i_3_reg_1460      |    7   |
|      i_4_reg_1498      |    7   |
|      i_5_reg_1542      |    7   |
|      i_6_reg_1590      |    7   |
|      i_7_reg_1620      |    7   |
|      i_8_reg_1653      |    7   |
|      i_9_reg_1697      |    2   |
|       i_reg_1333       |    4   |
|       j_1_reg_413      |    7   |
|       j_2_reg_424      |    7   |
|       j_3_reg_435      |    7   |
|       j_4_reg_446      |    2   |
|       j_5_reg_457      |    2   |
|        j_reg_402       |    7   |
|     norm_3_reg_1505    |   64   |
|     norm_6_reg_1660    |   64   |
|      norm_reg_1340     |   64   |
|    p_read_1_reg_1347   |   64   |
|    p_read_2_reg_1352   |   64   |
|    p_read_3_reg_1357   |   64   |
|         reg_520        |   64   |
|         reg_525        |   64   |
|         reg_531        |   64   |
|         reg_537        |   64   |
|         reg_543        |   64   |
|         reg_548        |   64   |
|         reg_552        |   64   |
|         reg_556        |   64   |
|         reg_562        |   64   |
|         reg_568        |   64   |
|         reg_574        |   64   |
|     tmp_1_reg_1370     |   10   |
|     tmp_2_reg_1455     |   10   |
|     tmp_4_reg_1530     |   12   |
|     tmp_6_reg_1615     |   12   |
|      tmp_reg_1740      |   64   |
|weights1_addr_1_reg_1475|   10   |
| weights1_addr_reg_1402 |   10   |
|weights1_load_1_reg_1480|   64   |
|weights2_addr_1_reg_1635|   12   |
| weights2_addr_reg_1562 |   12   |
|weights3_addr_1_reg_1790|    8   |
| weights3_addr_reg_1717 |    8   |
|weights3_load_1_reg_1795|   64   |
+------------------------+--------+
|          Total         |  3112  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_223 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_236 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_236 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_248 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_261 |  p0  |   3  |   6  |   18   ||    14   |
| grp_access_fu_261 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_289 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_302 |  p0  |   3  |  12  |   36   ||    14   |
| grp_access_fu_302 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_314 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_327 |  p0  |   3  |   6  |   18   ||    14   |
| grp_access_fu_327 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_355 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_368 |  p0  |   3  |   8  |   24   ||    14   |
| grp_access_fu_368 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_380 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_380 |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_468    |  p0  |  24  |  64  |  1536  ||   118   |
|     grp_fu_472    |  p0  |  12  |  64  |   768  ||    65   |
|     grp_fu_472    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_481    |  p0  |  12  |  64  |   768  ||    65   |
|     grp_fu_485    |  p1  |  12  |  64  |   768  ||    65   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  4954  || 9.78642 ||   511   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   705  |  1418  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   511  |
|  Register |    -   |    -   |  3112  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    9   |  3817  |  1929  |
+-----------+--------+--------+--------+--------+
