# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../simple_arm.srcs/sources_1/new/reg_file.vhd" \
"../../../../simple_arm.srcs/sim_1/new/reg_file_tb.vhd" \

# Do not sort compile order
nosort
