// Seed: 1793246777
module module_0 (
    output supply1 id_0,
    output wor id_1,
    input wor id_2,
    input tri1 id_3,
    output uwire id_4,
    input wor id_5
);
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    input wand id_7
);
  module_0(
      id_6, id_6, id_5, id_0, id_6, id_4
  );
  assign id_6 = 1 ? 1'b0 : 1;
  wire id_9 = id_5;
endmodule
