#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Oct 28 22:48:23 2024
# Process ID: 12212
# Current directory: D:/Third Year/COA Lab/Multiplication Practice
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4848 D:\Third Year\COA Lab\Multiplication Practice\Multiplication Practice.xpr
# Log file: D:/Third Year/COA Lab/Multiplication Practice/vivado.log
# Journal file: D:/Third Year/COA Lab/Multiplication Practice\vivado.jou
# Running On: Omkar, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 16785 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.234 ; gain = 257.160
update_compile_order -fileset sources_1
close [ open {D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v} w ]
add_files {{D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new
file mkdir D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new
file mkdir D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new
file mkdir D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new
file mkdir D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new
file mkdir {D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new}
close [ open {D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v} w ]
add_files -fileset sim_1 {{D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_in' [D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
X :     x, Y :     x, Z :     x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1197.883 ; gain = 8.648
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_in' [D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
X :     x, Y :     x, Z :     x
X :     Z, Y :     x, Z :     x
X :     Z, Y :     0, Z :     x
X :     Z, Y :     x, Z :     x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1215.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
X :     x, Y :     x, Z :     x
X :     5, Y :     x, Z :     x
X :     5, Y :     0, Z :     5
X :     5, Y :     5, Z :    10
X :     5, Y :    10, Z :    15
X :     5, Y :    15, Z :    20
X :     5, Y :    20, Z :    25
X :     5, Y :    25, Z :    30
X :     5, Y :    30, Z :    35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1215.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
X :     x, Y :     x, Z :     x
X :     5, Y :     x, Z :     x
X :     5, Y :     0, Z :     5
X :     5, Y :     5, Z :    10
X :     5, Y :    10, Z :    15
X :     5, Y :    15, Z :    20
X :     5, Y :    20, Z :    25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1215.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
X :     x, Y :     x, Z :     x
X :     5, Y :     x, Z :     x
X :     5, Y :     0, Z :     5
X :     5, Y :     5, Z :    10
X :     5, Y :    10, Z :    15
X :     5, Y :    15, Z :    20
X :     5, Y :    20, Z :    25
X :     5, Y :    25, Z :    30
X :     5, Y :    30, Z :    35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1216.215 ; gain = 0.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
X :     x, Y :     x, Z :     x
X :     5, Y :     x, Z :     x
X :     5, Y :     0, Z :     5
X :     5, Y :     5, Z :    10
X :     5, Y :    10, Z :    15
X :     5, Y :    15, Z :    20
X :     5, Y :    20, Z :    25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1217.234 ; gain = 1.020
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
X :     x, Y :     x, Z :     x
X :     5, Y :     x, Z :     x
X :     5, Y :     0, Z :     5
X :     5, Y :     5, Z :    10
X :     5, Y :    10, Z :    15
X :     5, Y :    15, Z :    20
X :     5, Y :    20, Z :    25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1218.164 ; gain = 0.762
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
X :     x, Y :     x, Z :     x
X :     5, Y :     x, Z :     x
X :     5, Y :     0, Z :     5
X :     5, Y :     5, Z :    10
X :     5, Y :    10, Z :    15
X :     5, Y :    15, Z :    20
X :     5, Y :    20, Z :    25
X :     5, Y :    25, Z :    30
X :     5, Y :    30, Z :    35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1218.555 ; gain = 0.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
X :     x, Y :     x, Z :     x
X :     5, Y :     x, Z :     x
X :     5, Y :     0, Z :     5
X :     5, Y :     5, Z :    10
X :     5, Y :    10, Z :    15
X :     5, Y :    15, Z :    20
X :     5, Y :    20, Z :    25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1218.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
X :     x, Y :     x, Z :     x
X :     5, Y :     x, Z :     x
X :     5, Y :     0, Z :     5
X :     5, Y :     5, Z :    10
X :     5, Y :    10, Z :    15
X :     5, Y :    15, Z :    20
X :     5, Y :    20, Z :    25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1218.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
X :     x, Y :     x, Z :     x
X :     5, Y :     x, Z :     x
X :     5, Y :     0, Z :     5
X :     5, Y :     5, Z :    10
X :     5, Y :    10, Z :    15
X :     5, Y :    15, Z :    20
X :     5, Y :    20, Z :    25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
X :     x, Y :     x, Z :     x
X :     5, Y :     x, Z :     x
X :     5, Y :     0, Z :     5
X :     5, Y :     5, Z :    10
X :     5, Y :    10, Z :    15
X :     5, Y :    15, Z :    20
X :     5, Y :    20, Z :    25
X :     5, Y :    25, Z :    30
X :     5, Y :    30, Z :    35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0X :     x, Y :     x, Z :     x
                  25X :     5, Y :     x, Z :     x
                  35X :     5, Y :     0, Z :     5
                  45X :     5, Y :     5, Z :    10
                  55X :     5, Y :    10, Z :    15
                  65X :     5, Y :    15, Z :    20
                  75X :     5, Y :    20, Z :    25
                  85X :     5, Y :    25, Z :    30
                  95X :     5, Y :    30, Z :    35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1221.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 X :     x, Y :     x, Z :     x
                  25 X :     5, Y :     x, Z :     x
                  35 X :     5, Y :     0, Z :     5
                  45 X :     5, Y :     5, Z :    10
                  55 X :     5, Y :    10, Z :    15
                  65 X :     5, Y :    15, Z :    20
                  75 X :     5, Y :    20, Z :    25
                  85 X :     5, Y :    25, Z :    30
                  95 X :     5, Y :    30, Z :    35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1233.352 ; gain = 11.613
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 X :     x, Y :     x, Z :     x
                  25 X :     3, Y :     x, Z :     x
                  35 X :     3, Y :     0, Z :     3
                  45 X :     3, Y :     3, Z :     6
                  55 X :     3, Y :     6, Z :     9
                  65 X :     3, Y :     9, Z :    12
                  75 X :     3, Y :    12, Z :    15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1244.395 ; gain = 11.043
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 X :     x, Y :     x, Z :     x
                  25 X :     7, Y :     x, Z :     x
                  35 X :     7, Y :     0, Z :     7
                  45 X :     7, Y :     7, Z :    14
                  55 X :     7, Y :    14, Z :    21
                  65 X :     7, Y :    21, Z :    28
                  75 X :     7, Y :    28, Z :    35
                  85 X :     7, Y :    35, Z :    42
                  95 X :     7, Y :    42, Z :    49
                 105 X :     7, Y :    49, Z :    56
                 115 X :     7, Y :    56, Z :    63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1260.789 ; gain = 16.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 X :     x, Y :     x, Z :     x
                  25 X :     7, Y :     x, Z :     x
                  35 X :     7, Y :     0, Z :     7
                  45 X :     7, Y :     7, Z :    14
                  55 X :     7, Y :    14, Z :    21
                  65 X :     7, Y :    21, Z :    28
                  75 X :     7, Y :    28, Z :    35
                  85 X :     7, Y :    35, Z :    42
                  95 X :     7, Y :    42, Z :    49
                 105 X :     7, Y :    49, Z :    56
                 115 X :     7, Y :    56, Z :    63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 X :     x, Y :     x, Z :     x
                  25 X :     7, Y :     x, Z :     x
                  35 X :     7, Y :     0, Z :     7
                  45 X :     7, Y :     7, Z :    14
                  55 X :     7, Y :    14, Z :    21
                  65 X :     7, Y :    21, Z :    28
                  75 X :     7, Y :    28, Z :    35
                  85 X :     7, Y :    35, Z :    42
                  95 X :     7, Y :    42, Z :    49
                 105 X :     7, Y :    49, Z :    56
                 115 X :     7, Y :    56, Z :    63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.367 ; gain = 13.504
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Master'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     0
in B :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in :     0
                   5 data_in :     5
in A :     5
in B :     5
                  10 data_in :     7
in A :     7
in B :     7
                  25 X :     7, Y :     x, Z :     x
                  35 X :     7, Y :     0, Z :     7
                  45 X :     7, Y :     7, Z :    14
                  55 X :     7, Y :    14, Z :    21
                  65 X :     7, Y :    21, Z :    28
                  75 X :     7, Y :    28, Z :    35
                  85 X :     7, Y :    35, Z :    42
                  95 X :     7, Y :    42, Z :    49
                 105 X :     7, Y :    49, Z :    56
                 115 X :     7, Y :    56, Z :    63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.324 ; gain = 7.910
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'data_in' is not declared [D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.402 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     0
in B :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
                   5 data_in1 :     5, data_in2 :     0
in A :     5
                  10 data_in1 :     5, data_in2 :     7
in B :     7
                  25 X :     5, Y :     x, Z :     x
                  35 X :     5, Y :     0, Z :     5
                  45 X :     5, Y :     5, Z :    10
                  55 X :     5, Y :    10, Z :    15
                  65 X :     5, Y :    15, Z :    20
                  75 X :     5, Y :    20, Z :    25
                  85 X :     5, Y :    25, Z :    30
                  95 X :     5, Y :    30, Z :    35
                 105 X :     5, Y :    35, Z :    40
                 115 X :     5, Y :    40, Z :    45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1301.254 ; gain = 10.852
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     0
in B :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
                   5 data_in1 :     5, data_in2 :     7
in B :     7
in A :     5
                  25 X :     5, Y :     x, Z :     x
                  35 X :     5, Y :     0, Z :     5
                  45 X :     5, Y :     5, Z :    10
                  55 X :     5, Y :    10, Z :    15
                  65 X :     5, Y :    15, Z :    20
                  75 X :     5, Y :    20, Z :    25
                  85 X :     5, Y :    25, Z :    30
                  95 X :     5, Y :    30, Z :    35
                 105 X :     5, Y :    35, Z :    40
                 115 X :     5, Y :    40, Z :    45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.023 ; gain = 12.562
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
in B :     0
                   5 data_in1 :     5, data_in2 :     7
in B :     7
in A :     5
                  25 X :     5, Y :     x, Z :     x
                  35 X :     5, Y :     0, Z :     5
                  45 X :     5, Y :     5, Z :    10
                  55 X :     5, Y :    10, Z :    15
                  65 X :     5, Y :    15, Z :    20
                  75 X :     5, Y :    20, Z :    25
                  85 X :     5, Y :    25, Z :    30
                  95 X :     5, Y :    30, Z :    35
                 105 X :     5, Y :    35, Z :    40
                 115 X :     5, Y :    40, Z :    45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1323.590 ; gain = 9.484
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in B :     0
in A :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
in B :     7
                   5 data_in1 :     5, data_in2 :     7
in A :     5
                  25 X :     5, Y :     x, Z :     x
                  35 X :     5, Y :     0, Z :     5
                  45 X :     5, Y :     5, Z :    10
                  55 X :     5, Y :    10, Z :    15
                  65 X :     5, Y :    15, Z :    20
                  75 X :     5, Y :    20, Z :    25
                  85 X :     5, Y :    25, Z :    30
                  95 X :     5, Y :    30, Z :    35
                 105 X :     5, Y :    35, Z :    40
                 115 X :     5, Y :    40, Z :    45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1324.816 ; gain = 1.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in B :     0
in A :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
in B :     7
                   5 data_in1 :     5, data_in2 :     7
in A :     5
                  25 X :     5, Y :     x, Z :     x
                  35 X :     5, Y :     0, Z :     5
                  45 X :     5, Y :     5, Z :    10
                  55 X :     5, Y :    10, Z :    15
                  65 X :     5, Y :    15, Z :    20
                  75 X :     5, Y :    20, Z :    25
                  85 X :     5, Y :    25, Z :    30
                  95 X :     5, Y :    30, Z :    35
                 105 X :     5, Y :    35, Z :    40
                 115 X :     5, Y :    40, Z :    45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1334.676 ; gain = 9.750
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in B :     0
in A :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
in B :     7
                   5 data_in1 :     5, data_in2 :     7
in A :     5
                  25 X :     5, Y :     x, Z :     x
                  35 X :     5, Y :     0, Z :     5
                  45 X :     5, Y :     5, Z :    10
                  55 X :     5, Y :    10, Z :    15
                  65 X :     5, Y :    15, Z :    20
                  75 X :     5, Y :    20, Z :    25
                  85 X :     5, Y :    25, Z :    30
                  95 X :     5, Y :    30, Z :    35
                 105 X :     5, Y :    35, Z :    40
                 115 X :     5, Y :    40, Z :    45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1342.977 ; gain = 8.266
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
                   5 data_in1 :     5, data_in2 :     7
in A :     5
                  25 X :     5, Y :     x, Z :     x
in B :     7
                  35 X :     5, Y :     0, Z :     5
in B :     6
                  45 X :     5, Y :     5, Z :    10
in B :     5
                  55 X :     5, Y :    10, Z :    15
in B :     4
                  65 X :     5, Y :    15, Z :    20
in B :     3
                  75 X :     5, Y :    20, Z :    25
in B :     2
                  85 X :     5, Y :    25, Z :    30
in B :     1
                  95 X :     5, Y :    30, Z :    35
in B :     0
                 105 X :     5, Y :    35, Z :    40
in B : 65535
                 115 X :     5, Y :    40, Z :    45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1351.766 ; gain = 8.551
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
                   5 data_in1 :     5, data_in2 :     7
in A :     5
                  25 X :     5, Y :     x, Z :     x
in B :     7
                  35 X :     5, Y :     0, Z :     5
in B :     6
                  45 X :     5, Y :     5, Z :    10
in B :     5
                  55 X :     5, Y :    10, Z :    15
in B :     4
                  65 X :     5, Y :    15, Z :    20
in B :     3
                  75 X :     5, Y :    20, Z :    25
in B :     2
                  85 X :     5, Y :    25, Z :    30
in B :     1
                  95 X :     5, Y :    30, Z :    35
in B :     0
                 105 X :     5, Y :    35, Z :    40
in B : 65535
                 115 X :     5, Y :    40, Z :    45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1364.039 ; gain = 9.082
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
                   5 data_in1 :     5, data_in2 :     7
in A :     5
                  25 X :     5, Y :     x, Z :     x
in B :     7
                  35 X :     5, Y :     0, Z :     5
in B :     6
                  45 X :     5, Y :     5, Z :    10
in B :     5
                  55 X :     5, Y :    10, Z :    15
in B :     4
                  65 X :     5, Y :    15, Z :    20
in B :     3
                  75 X :     5, Y :    20, Z :    25
in B :     2
                  85 X :     5, Y :    25, Z :    30
in B :     1
                  95 X :     5, Y :    30, Z :    35
in B :     0
                 105 X :     5, Y :    35, Z :    40
in B : 65535
                 115 X :     5, Y :    40, Z :    45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1364.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
                   5 data_in1 :     5, data_in2 :     7
in A :     5
                  25 X :     5, Y :     x, Z :     x
in B :     7
                  35 X :     5, Y :     0, Z :     5
in B :     6
                  45 X :     5, Y :     5, Z :    10
in B :     5
                  55 X :     5, Y :    10, Z :    15
in B :     4
                  65 X :     5, Y :    15, Z :    20
in B :     3
                  75 X :     5, Y :    20, Z :    25
in B :     2
                  85 X :     5, Y :    25, Z :    30
in B :     1
                  95 X :     5, Y :    30, Z :    35
in B :     0
                 105 X :     5, Y :    35, Z :    40
in B : 65535
                 115 X :     5, Y :    40, Z :    45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1384.957 ; gain = 6.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
State : 0
                   5 data_in1 :     5, data_in2 :     7
in A :     5
State : 1
State : 2
                  25 X :     5, Y :     x, Z :     x
in B :     7
State : 3
                  35 X :     5, Y :     0, Z :     5
in B :     6
                  45 X :     5, Y :     5, Z :    10
in B :     5
                  55 X :     5, Y :    10, Z :    15
in B :     4
                  65 X :     5, Y :    15, Z :    20
in B :     3
                  75 X :     5, Y :    20, Z :    25
in B :     2
                  85 X :     5, Y :    25, Z :    30
in B :     1
                  95 X :     5, Y :    30, Z :    35
in B :     0
                 105 X :     5, Y :    35, Z :    40
in B : 65535
State : 4
                 115 X :     5, Y :    40, Z :    45
State : 5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1385.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
State : 0, eqZ : x
                   5 data_in1 :     5, data_in2 :     7
in A :     5
State : 1, eqZ : x
State : 2, eqZ : x
                  25 X :     5, Y :     x, Z :     x
in B :     7
State : 3, eqZ : x
State : 3, eqZ : 0
                  35 X :     5, Y :     0, Z :     5
in B :     6
                  45 X :     5, Y :     5, Z :    10
in B :     5
                  55 X :     5, Y :    10, Z :    15
in B :     4
                  65 X :     5, Y :    15, Z :    20
in B :     3
                  75 X :     5, Y :    20, Z :    25
in B :     2
                  85 X :     5, Y :    25, Z :    30
in B :     1
                  95 X :     5, Y :    30, Z :    35
in B :     0
State : 3, eqZ : 1
                 105 X :     5, Y :    35, Z :    40
in B : 65535
State : 4, eqZ : 1
State : 4, eqZ : 0
                 115 X :     5, Y :    40, Z :    45
State : 5, eqZ : 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1403.234 ; gain = 10.945
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
State : 0, eqZ : x
                   5 data_in1 :     5, data_in2 :     7
in A :     5
State : 1, eqZ : x
State : 2, eqZ : x
                  25 X :     5, Y :     x, Z :     x
in B :     7
State : 3, eqZ : x
State : 3, eqZ : 0
                  35 X :     5, Y :     0, Z :     5
in B :     6
                  45 X :     5, Y :     5, Z :    10
in B :     5
                  55 X :     5, Y :    10, Z :    15
in B :     4
                  65 X :     5, Y :    15, Z :    20
in B :     3
                  75 X :     5, Y :    20, Z :    25
in B :     2
                  85 X :     5, Y :    25, Z :    30
in B :     1
                  95 X :     5, Y :    30, Z :    35
in B :     0
State : 3, eqZ : 1
                 105 X :     5, Y :    35, Z :    40
State : 4, eqZ : 1
State : 5, eqZ : 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1413.527 ; gain = 10.223
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'data_in' [D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
State : 0, eqZ : x
                   5 data_in1 :     5, data_in2 :     7
in A :     5
State : 1, eqZ : x
State : 2, eqZ : x
                  25 X :     5, Y :     x, Z :     x
in B :     6
State : 3, eqZ : x
State : 3, eqZ : 0
                  35 X :     5, Y :     0, Z :     5
in B :     5
                  45 X :     5, Y :     5, Z :    10
in B :     4
                  55 X :     5, Y :    10, Z :    15
in B :     3
                  65 X :     5, Y :    15, Z :    20
in B :     2
                  75 X :     5, Y :    20, Z :    25
in B :     1
                  85 X :     5, Y :    25, Z :    30
in B :     0
State : 3, eqZ : 1
                  95 X :     5, Y :    30, Z :    35
State : 4, eqZ : 1
State : 5, eqZ : 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1413.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     0
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     0, data_in2 :     0
State : 0, eqZ : x
                   5 data_in1 :     5, data_in2 :     7
in A :     5
State : 1, eqZ : x
State : 2, eqZ : x
                  25 X :     5, Y :     x, Z :     x
in B :     7
State : 3, eqZ : x
State : 3, eqZ : 0
                  35 X :     5, Y :     0, Z :     5
in B :     6
                  45 X :     5, Y :     5, Z :    10
in B :     5
                  55 X :     5, Y :    10, Z :    15
in B :     4
                  65 X :     5, Y :    15, Z :    20
in B :     3
                  75 X :     5, Y :    20, Z :    25
in B :     2
                  85 X :     5, Y :    25, Z :    30
in B :     1
                  95 X :     5, Y :    30, Z :    35
in B :     0
State : 3, eqZ : 1
                 105 X :     5, Y :    35, Z :    40
State : 4, eqZ : 1
State : 5, eqZ : 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.266 ; gain = 19.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     5
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     5, data_in2 :     7
State : 0, eqZ : x
State : 1, eqZ : x
State : 2, eqZ : x
                  25 X :     5, Y :     x, Z :     x
in B :     7
State : 3, eqZ : x
State : 3, eqZ : 0
                  35 X :     5, Y :     0, Z :     5
in B :     6
                  45 X :     5, Y :     5, Z :    10
in B :     5
                  55 X :     5, Y :    10, Z :    15
in B :     4
                  65 X :     5, Y :    15, Z :    20
in B :     3
                  75 X :     5, Y :    20, Z :    25
in B :     2
                  85 X :     5, Y :    25, Z :    30
in B :     1
                  95 X :     5, Y :    30, Z :    35
in B :     0
State : 3, eqZ : 1
                 105 X :     5, Y :    35, Z :    40
State : 4, eqZ : 1
State : 5, eqZ : 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1450.324 ; gain = 13.898
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     5
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     5, data_in2 :     7
State : 0, eqZ : x
State : 1, eqZ : x
State : 2, eqZ : x
                  25 X :     5, Y :     x, Z :     x
in B :     7
State : 3, eqZ : x
State : 3, eqZ : 0
                  35 X :     5, Y :     0, Z :     5
in B :     6
                  45 X :     5, Y :     5, Z :    10
in B :     5
                  55 X :     5, Y :    10, Z :    15
in B :     4
                  65 X :     5, Y :    15, Z :    20
in B :     3
                  75 X :     5, Y :    20, Z :    25
in B :     2
                  85 X :     5, Y :    25, Z :    30
in B :     1
                  95 X :     5, Y :    30, Z :    35
in B :     0
State : 3, eqZ : 1
                 105 X :     5, Y :    35, Z :    40
State : 5, eqZ : 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1458.781 ; gain = 8.457
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     5
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     5, data_in2 :     7
State : 0, eqZ : x
State : 1, eqZ : x
State : 2, eqZ : x
                  25 X :     5, Y :     x, Z :     x
in B :     7
State : 3, eqZ : x
State : 3, eqZ : 0
                  35 X :     5, Y :     0, Z :     5
in B :     6
                  45 X :     5, Y :     5, Z :    10
in B :     5
                  55 X :     5, Y :    10, Z :    15
in B :     4
                  65 X :     5, Y :    15, Z :    20
in B :     3
                  75 X :     5, Y :    20, Z :    25
in B :     2
                  85 X :     5, Y :    25, Z :    30
in B :     1
                  95 X :     5, Y :    30, Z :    35
in B :     0
State : 3, eqZ : 1
                 105 X :     5, Y :    35, Z :    40
State : 5, eqZ : 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1458.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sources_1/new/RegP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.srcs/sim_1/new/master_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_test_behav xil_defaultlib.master_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegA
Compiling module xil_defaultlib.RegB
Compiling module xil_defaultlib.RegP
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Master
Compiling module xil_defaultlib.master_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Multiplication Practice/Multiplication Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_test_behav -key {Behavioral:sim_1:Functional:master_test} -tclbatch {master_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in A :     5
                   0 X :     x, Y :     x, Z :     x
                   0 data_in1 :     5, data_in2 :     7
State : 0, eqZ : x
State : 1, eqZ : x
State : 2, eqZ : x
                  25 X :     5, Y :     x, Z :     x
in B :     7
State : 3, eqZ : x
State : 3, eqZ : 0
                  35 X :     5, Y :     0, Z :     5
in B :     6
                  45 X :     5, Y :     5, Z :    10
in B :     5
                  55 X :     5, Y :    10, Z :    15
in B :     4
                  65 X :     5, Y :    15, Z :    20
in B :     3
                  75 X :     5, Y :    20, Z :    25
in B :     2
                  85 X :     5, Y :    25, Z :    30
in B :     1
                  95 X :     5, Y :    30, Z :    35
in B :     0
State : 3, eqZ : 1
                 105 X :     5, Y :    35, Z :    40
State : 5, eqZ : 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 00:56:40 2024...
