Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Thu Apr 20 17:44:42 2017
| Host         : ux305 running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command      : report_control_sets -verbose -file iq_demod_only_wrapper_control_sets_placed.rpt
| Design       : iq_demod_only_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   342 |
| Unused register locations in slices containing registers |   775 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1944 |          536 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             613 |          200 |
| Yes          | No                    | No                     |            4905 |         1226 |
| Yes          | No                    | Yes                    |              84 |           22 |
| Yes          | Yes                   | No                     |             742 |          192 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                            Enable Signal                                                                                            |                                                               Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o |                                                                                                                                                                                                     | ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0                                                                                       |                1 |              1 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                             |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                             |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/reset                                             |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                             |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                             |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                             |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                |                                                                                                                                             |                1 |              2 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                            |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0] | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0] | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                             |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                      | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                             |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i__0                                                                       | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]  | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                             |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3]_0[0]                        | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]  | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]  | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]  | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]  | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]  | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0] | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]  | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                       | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                         | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0] | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0] | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0] | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0] | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                4 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                4 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                4 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                             |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                             |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                             |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                             |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                             |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                             |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                    |                                                                                                                                             |                1 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                             |                2 |              4 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                         |                3 |              5 |
|  processing_system7_0/inst/FCLK_CLK0    | proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                  | proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                   |                1 |              6 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_1__0_n_0                                                                                       |                                                                                                                                             |                3 |              7 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                          |                                                                                                                                             |                3 |              7 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                               | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                              | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                   | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              8 |
|  processing_system7_0/inst/FCLK_CLK0    | fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/coeff_addr_s_reg[8][0]                                                                                                                              | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                2 |              9 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__0_n_0                                                                                |                                                                                                                                             |                4 |             12 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                 | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                             |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                             |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                                                     |                                                                                                                                             |                3 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                             |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                             |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                             |                4 |             13 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                             |                4 |             13 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[37].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[38].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[49].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[14].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[49].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                5 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[37].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[36].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[36].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[35].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[35].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/data_out_s_reg[0]_0[0]                                                                                              |                                                                                                                                             |                6 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[34].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[46].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[46].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[45].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[45].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[13].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[44].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[13].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[14].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[44].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[43].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[43].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[38].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[42].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[42].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[41].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[41].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[40].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[40].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/E[0]                                                                                                   |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                     |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | demod_mixer/U0/data_en_o                                                                                                                                                                            |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[39].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[27].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/E[0]                                                                                                   |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                     |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[29].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[29].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | ltc2145_0/U0/ltc2145_capture_inst/data_b_en_o                                                                                                                                                       | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[28].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[28].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[27].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[47].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[21].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[22].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[22].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[23].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[23].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[24].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[24].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[25].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[32].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[48].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/E[0]                                                                                                   |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                     |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[26].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[15].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[15].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[16].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[16].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[33].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[32].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[33].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[31].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[31].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[30].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[18].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[19].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[19].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/E[0]                                                                                                   |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                     |                                                                                                                                             |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__4_n_0                                                                                |                                                                                                                                             |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                     |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/E[0]                                                                                                   |                                                                                                                                             |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__1_n_0                                                                                |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[10].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                             |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[54].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[54].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__2_n_0                                                                                |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[10].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[53].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[11].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[52].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/m_payload_i[13]_i_1_n_0                                                                                   |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                     |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[51].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[51].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__5_n_0                                                                                |                                                                                                                                             |                5 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[50].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[50].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                5 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__6_n_0                                                                                |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/E[0]                                                                                                   |                                                                                                                                             |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                             |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/dac_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_en_o                                                                                                                                          |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/dac_clk_o | dds_offset/U0/add_constLogic/data_en_o                                                                                                                                                              |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | twoInMult_0/U0/data_en_o                                                                                                                                                                            | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                    |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[9].fir_glob_inst/fir_proc_inst/E[0]                                                                                                   |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[9].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                     |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[11].fir_glob_inst/fir_proc_inst/E[0]                                                                                                  |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/E[0]                                                                                                   |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                     |                                                                                                                                             |                4 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/E[0]                                                                                                   |                                                                                                                                             |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                             |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                             |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                |                                                                                                                                             |                2 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/E[0]                                                                                                   |                                                                                                                                             |                3 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                     |                                                                                                                                             |                4 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_offset/U0/add_constHandComm/E[0]                                                                                                                                                                | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_offset/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                                                                | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                5 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_ampl/U0/add_constHandComm/E[0]                                                                                                                                                                  | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_ampl/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                                                                  | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                5 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | adc1_offset/U0/add_constHandComm/E[0]                                                                                                                                                               | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                2 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | adc1_offset/U0/add_constHandComm/readdata_s_reg[0][0]                                                                                                                                               | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                6 |             14 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/data_en_o_reg_0[0]                                                                                     |                                                                                                                                             |                3 |             14 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                        | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                        | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                        | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                        | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                        | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r_pipe/m_payload_i[46]_i_1__1_n_0                                                                                |                                                                                                                                             |                4 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                        | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                        | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                       | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                       | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                       | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                       | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                       | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                        | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                       | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                       | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                       | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                    |                                                                                                                                             |                6 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                    |                                                                                                                                             |                6 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                             |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                             |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                    |                                                                                                                                             |                6 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                             |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                             |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                    |                                                                                                                                             |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                             |                6 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                  |                                                                                                                                             |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                    |                                                                                                                                             |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                    |                                                                                                                                             |                7 |             16 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                             |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                             |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                             |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                             |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                             |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                     |                                                                                                                                             |                5 |             20 |
|  processing_system7_0/inst/FCLK_CLK0    | fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/E[0]                                                                                                                                                | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                7 |             25 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                             |                8 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                             |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                             |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                             |                7 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                             |                8 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                             |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                             |                8 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                             |                5 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                             |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                             |                7 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                             |                8 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                             |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                             |                7 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                             |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                             |                5 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                |                                                                                                                                             |                7 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                             |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                             |                8 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                             |                5 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                             |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                             |                8 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                        | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                        | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                        |                                                                                                                                             |                4 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                        |                                                                                                                                             |                6 |             27 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                |                                                                                                                                             |                6 |             27 |
|  redpitaya_adc_dac_clk_0/inst/dac_clk_o |                                                                                                                                                                                                     |                                                                                                                                             |                9 |             29 |
|  processing_system7_0/inst/FCLK_CLK0    | demod_nco/U0/handle_comm/E[0]                                                                                                                                                                       | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |               11 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | demod_nco/U0/handle_comm/cpt_step_s_reg[0][0]                                                                                                                                                       | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                8 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | demod_nco/U0/handle_comm/cpt_off_s_reg[0][0]                                                                                                                                                        | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                9 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_nco/U0/handle_comm/E[0]                                                                                                                                                                         | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |               11 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_nco/U0/handle_comm/cpt_off_s_reg[0][0]                                                                                                                                                          | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                6 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | dds_nco/U0/handle_comm/cpt_step_s_reg[0][0]                                                                                                                                                         | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |                8 |             32 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                             |               10 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                             |                9 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                             |                9 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                             |                9 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                             |               10 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                             |               10 |             34 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               21 |             41 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i[46]_i_1__6_n_0                                                                                |                                                                                                                                             |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_axi_rready[5]                                                                                           |                                                                                                                                             |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/m_axi_rready[4]                                                                                           |                                                                                                                                             |               11 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/m_payload_i[46]_i_1_n_0                                                                                   |                                                                                                                                             |               12 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_axi_rready[3]                                                                                           |                                                                                                                                             |               13 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i[46]_i_1__2_n_0                                                                                |                                                                                                                                             |               13 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                                                           |                                                                                                                                             |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                           |                                                                                                                                             |               14 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                           |                                                                                                                                             |               12 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                             |                9 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                             |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                             |                8 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_payload_i[46]_i_1__5_n_0                                                                                |                                                                                                                                             |               12 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/m_axi_rready[6]                                                                                           |                                                                                                                                             |               11 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/m_payload_i[46]_i_1__3_n_0                                                                                |                                                                                                                                             |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                             |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                             |                9 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                             |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                             |                8 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                             |                9 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                             |               10 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                             |                6 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                             |               11 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                |                                                                                                                                             |                8 |             47 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |               24 |             59 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               14 |             60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               14 |             60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               16 |             60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               17 |             60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               16 |             60 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     | ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               13 |             60 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o |                                                                                                                                                                                                     | proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                     |               24 |             98 |
|  processing_system7_0/inst/FCLK_CLK0    |                                                                                                                                                                                                     |                                                                                                                                             |              188 |            604 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o | fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/enable_s                                                                                                                                           |                                                                                                                                             |              288 |            935 |
|  redpitaya_adc_dac_clk_0/inst/adc_clk_o |                                                                                                                                                                                                     |                                                                                                                                             |              353 |           1401 |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     7 |
| 4      |                    57 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     2 |
| 8      |                    11 |
| 9      |                     1 |
| 12     |                     3 |
| 13     |                     7 |
| 14     |                   140 |
| 15     |                    17 |
| 16+    |                    94 |
+--------+-----------------------+


