Quartus Prime Archive log --	C:/intelFPGA_lite/18.1/lab7/lab6.qarlog

Archive:	C:/intelFPGA_lite/18.1/lab7/lab6.qar
Date:		Wed Mar 30 17:04:02 2022
Quartus Prime		18.1.0 Build 625 09/12/2018 SJ Lite Edition

	=========== Files Selected: ===========
C:/intelFPGA_lite/18.1/lab7/Color_Mapper.sv
C:/intelFPGA_lite/18.1/lab7/HexDriver.sv
C:/intelFPGA_lite/18.1/lab7/VGA_controller.sv
C:/intelFPGA_lite/18.1/lab7/ball.sv
C:/intelFPGA_lite/18.1/lab7/lab6.qpf
C:/intelFPGA_lite/18.1/lab7/lab6.qsf
C:/intelFPGA_lite/18.1/lab7/lab6.sdc
C:/intelFPGA_lite/18.1/lab7/lab62.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc.sopcinfo
C:/intelFPGA_lite/18.1/lab7/lab62soc/lab62soc.cmp
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/lab62soc.debuginfo
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/lab62soc.qip
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/lab62soc.regmap
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/lab62soc.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_default_burst_converter.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_incr_burst_converter.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_reset_controller.sdc
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_reset_controller.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_reset_synchronizer.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.sdc
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_key.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_keycode.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_leds_pio.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.sdc
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_ociram_default_contents.mif
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_rf_ram_a.mif
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_rf_ram_b.mif
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.hex
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_sdram.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_spi_0.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_timer_0.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_usb_gpx.v
C:/intelFPGA_lite/18.1/lab7/lab62soc/synthesis/submodules/lab62soc_usb_rst.v
c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf
	======= Total: 78 files to archive =======

	================ Status: ===============
All files archived successfully.
