--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DEA.twx DEA.ncd -o DEA.twr DEA.pcf -ucf DEA.ucf

Design file:              DEA.ncd
Physical constraint file: DEA.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7736 paths analyzed, 1308 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.460ns.
--------------------------------------------------------------------------------

Paths for end point Mram_result11_RAMC (SLICE_X38Y79.CI), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_userData (RAM)
  Destination:          Mram_result11_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.286ns (Levels of Logic = 1)
  Clock Path Skew:      -0.139ns (1.029 - 1.168)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mram_userData to Mram_result11_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y36.DO18    Trcko_DOB             1.846   Mram_userData
                                                       Mram_userData
    SLICE_X60Y90.D2      net (fanout=1)        0.828   byteOfUserData,byteOfKey<5>
    SLICE_X60Y90.D       Tilo                  0.097   encrypt_Data<2>
                                                       Mxor_encrypt_Data_2_xo<0>1
    SLICE_X38Y79.CI      net (fanout=3)        1.269   encrypt_Data<2>
    SLICE_X38Y79.CLK     Tds                   0.246   Mram_result11_RAMD_O
                                                       Mram_result11_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.286ns (2.189ns logic, 2.097ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               byteOfKey_2 (FF)
  Destination:          Mram_result11_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.508ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (1.029 - 1.125)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: byteOfKey_2 to Mram_result11_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y91.BMUX    Tshcko                0.466   byteOfKey_5
                                                       byteOfKey_2
    SLICE_X60Y90.D5      net (fanout=1)        0.430   byteOfKey_2
    SLICE_X60Y90.D       Tilo                  0.097   encrypt_Data<2>
                                                       Mxor_encrypt_Data_2_xo<0>1
    SLICE_X38Y79.CI      net (fanout=3)        1.269   encrypt_Data<2>
    SLICE_X38Y79.CLK     Tds                   0.246   Mram_result11_RAMD_O
                                                       Mram_result11_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.508ns (0.809ns logic, 1.699ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point currentCharIndex_3 (SLICE_X34Y84.A1), 91 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_2 (FF)
  Destination:          currentCharIndex_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.309ns (Levels of Logic = 4)
  Clock Path Skew:      -0.090ns (1.035 - 1.125)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_2 to currentCharIndex_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y91.CQ      Tcko                  0.341   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_2
    SLICE_X46Y88.A1      net (fanout=15)       1.089   sizeOfDataInByte<2>
    SLICE_X46Y88.A       Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<4>
                                                       Msub_GND_1_o_GND_1_o_sub_6_OUT_xor<4>11
    SLICE_X41Y86.D2      net (fanout=7)        0.874   GND_1_o_GND_1_o_sub_6_OUT<4>
    SLICE_X41Y86.CMUX    Topdc                 0.408   N184
                                                       _n03148_SW0_SW2_F
                                                       _n03148_SW0_SW2
    SLICE_X36Y86.B2      net (fanout=1)        0.608   N184
    SLICE_X36Y86.B       Tilo                  0.097   currentCharIndex<1>
                                                       _n0447_inv11
    SLICE_X34Y84.A1      net (fanout=7)        0.767   _n0447_inv1
    SLICE_X34Y84.CLK     Tas                   0.028   currentCharIndex<4>
                                                       currentCharIndex_3_rstpot
                                                       currentCharIndex_3
    -------------------------------------------------  ---------------------------
    Total                                      4.309ns (0.971ns logic, 3.338ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_1 (FF)
  Destination:          currentCharIndex_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.227ns (Levels of Logic = 4)
  Clock Path Skew:      -0.090ns (1.035 - 1.125)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_1 to currentCharIndex_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y91.BQ      Tcko                  0.341   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_1
    SLICE_X46Y88.A2      net (fanout=15)       1.007   sizeOfDataInByte<1>
    SLICE_X46Y88.A       Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<4>
                                                       Msub_GND_1_o_GND_1_o_sub_6_OUT_xor<4>11
    SLICE_X41Y86.D2      net (fanout=7)        0.874   GND_1_o_GND_1_o_sub_6_OUT<4>
    SLICE_X41Y86.CMUX    Topdc                 0.408   N184
                                                       _n03148_SW0_SW2_F
                                                       _n03148_SW0_SW2
    SLICE_X36Y86.B2      net (fanout=1)        0.608   N184
    SLICE_X36Y86.B       Tilo                  0.097   currentCharIndex<1>
                                                       _n0447_inv11
    SLICE_X34Y84.A1      net (fanout=7)        0.767   _n0447_inv1
    SLICE_X34Y84.CLK     Tas                   0.028   currentCharIndex<4>
                                                       currentCharIndex_3_rstpot
                                                       currentCharIndex_3
    -------------------------------------------------  ---------------------------
    Total                                      4.227ns (0.971ns logic, 3.256ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_2 (FF)
  Destination:          currentCharIndex_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 4)
  Clock Path Skew:      -0.090ns (1.035 - 1.125)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_2 to currentCharIndex_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y91.CQ      Tcko                  0.341   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_2
    SLICE_X46Y88.A1      net (fanout=15)       1.089   sizeOfDataInByte<2>
    SLICE_X46Y88.A       Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<4>
                                                       Msub_GND_1_o_GND_1_o_sub_6_OUT_xor<4>11
    SLICE_X41Y86.C4      net (fanout=7)        0.683   GND_1_o_GND_1_o_sub_6_OUT<4>
    SLICE_X41Y86.CMUX    Tilo                  0.415   N184
                                                       _n03148_SW0_SW2_G
                                                       _n03148_SW0_SW2
    SLICE_X36Y86.B2      net (fanout=1)        0.608   N184
    SLICE_X36Y86.B       Tilo                  0.097   currentCharIndex<1>
                                                       _n0447_inv11
    SLICE_X34Y84.A1      net (fanout=7)        0.767   _n0447_inv1
    SLICE_X34Y84.CLK     Tas                   0.028   currentCharIndex<4>
                                                       currentCharIndex_3_rstpot
                                                       currentCharIndex_3
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (0.978ns logic, 3.147ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result15_RAMB (SLICE_X14Y85.BI), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_userData (RAM)
  Destination:          Mram_result15_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 1)
  Clock Path Skew:      -0.126ns (1.042 - 1.168)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mram_userData to Mram_result15_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y36.DO20    Trcko_DOB             1.846   Mram_userData
                                                       Mram_userData
    SLICE_X54Y87.C2      net (fanout=1)        1.114   byteOfUserData,byteOfKey<3>
    SLICE_X54Y87.C       Tilo                  0.097   encrypt_Data<4>
                                                       Mxor_encrypt_Data_4_xo<0>1
    SLICE_X14Y85.BI      net (fanout=3)        0.941   encrypt_Data<4>
    SLICE_X14Y85.CLK     Tds                   0.250   Mram_result15_RAMD_O
                                                       Mram_result15_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (2.193ns logic, 2.055ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               byteOfKey_4 (FF)
  Destination:          Mram_result15_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (1.042 - 1.125)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: byteOfKey_4 to Mram_result15_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y91.CMUX    Tshcko                0.463   byteOfKey_5
                                                       byteOfKey_4
    SLICE_X54Y87.C1      net (fanout=1)        0.711   byteOfKey_4
    SLICE_X54Y87.C       Tilo                  0.097   encrypt_Data<4>
                                                       Mxor_encrypt_Data_4_xo<0>1
    SLICE_X14Y85.BI      net (fanout=3)        0.941   encrypt_Data<4>
    SLICE_X14Y85.CLK     Tds                   0.250   Mram_result15_RAMD_O
                                                       Mram_result15_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (0.810ns logic, 1.652ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point Mram_result132/DP (SLICE_X42Y79.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               index_4 (FF)
  Destination:          Mram_result132/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (0.770 - 0.508)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: index_4 to Mram_result132/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.AQ      Tcko                  0.141   index<7>
                                                       index_4
    SLICE_X42Y79.D5      net (fanout=14)       0.374   index<4>
    SLICE_X42Y79.CLK     Tah         (-Th)     0.200   N52
                                                       Mram_result132/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (-0.059ns logic, 0.374ns route)
                                                       (-18.7% logic, 118.7% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result131/DP (SLICE_X42Y79.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               index_4 (FF)
  Destination:          Mram_result131/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (0.770 - 0.508)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: index_4 to Mram_result131/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.AQ      Tcko                  0.141   index<7>
                                                       index_4
    SLICE_X42Y79.D5      net (fanout=14)       0.374   index<4>
    SLICE_X42Y79.CLK     Tah         (-Th)     0.200   N52
                                                       Mram_result131/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (-0.059ns logic, 0.374ns route)
                                                       (-18.7% logic, 118.7% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result132/SP (SLICE_X42Y79.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               index_4 (FF)
  Destination:          Mram_result132/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (0.770 - 0.508)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: index_4 to Mram_result132/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.AQ      Tcko                  0.141   index<7>
                                                       index_4
    SLICE_X42Y79.D5      net (fanout=14)       0.374   index<4>
    SLICE_X42Y79.CLK     Tah         (-Th)     0.200   N52
                                                       Mram_result132/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (-0.059ns logic, 0.374ns route)
                                                       (-18.7% logic, 118.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: Mram_result/CLKARDCLK
  Logical resource: Mram_result/CLKARDCLK
  Location pin: RAMB18_X1Y31.CLKARDCLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: Mram_userData/CLKARDCLK
  Logical resource: Mram_userData/CLKARDCLK
  Location pin: RAMB18_X1Y36.RDCLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: Mram_result12_RAMD_O/CLK
  Logical resource: Mram_result12_RAMA/CLK
  Location pin: SLICE_X12Y85.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    4.460|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7736 paths, 0 nets, and 1460 connections

Design statistics:
   Minimum period:   4.460ns{1}   (Maximum frequency: 224.215MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 22 03:31:25 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 775 MB



