==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 755.938 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2d_ip/src/conv2d.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.26 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.83 seconds; current allocated memory: 755.938 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.45 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.02 seconds; current allocated memory: 756.676 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 756.676 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 757.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 757.359 MB.
INFO: [XFORM 203-510] Pipelining loop 'kw' (conv2d_ip/src/conv2d.c:29) in function 'conv2d' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv2d_ip/src/conv2d.c:29:11) to (conv2d_ip/src/conv2d.c:35:10) in function 'conv2d'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 779.000 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'kh' (conv2d_ip/src/conv2d.c:29:11) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_channels' (conv2d_ip/src/conv2d.c:29:11) in function 'conv2d'.
WARNING: [HLS 200-960] Cannot flatten loop 'width' (conv2d_ip/src/conv2d.c:27:25) in function 'conv2d' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'height' (conv2d_ip/src/conv2d.c:25:25) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'out_channels' (conv2d_ip/src/conv2d.c:23:30) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 779.695 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_in_channels_kh_kw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'in_channels_kh_kw'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_in_channels_kh_kw' (loop 'in_channels_kh_kw'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('sum', conv2d_ip/src/conv2d.c:41) and 'fadd' operation ('sum', conv2d_ip/src/conv2d.c:49).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_in_channels_kh_kw' (loop 'in_channels_kh_kw'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('sum', conv2d_ip/src/conv2d.c:41) and 'fadd' operation ('sum', conv2d_ip/src/conv2d.c:49).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_in_channels_kh_kw' (loop 'in_channels_kh_kw'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation ('sum', conv2d_ip/src/conv2d.c:41) and 'fadd' operation ('sum', conv2d_ip/src/conv2d.c:49).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_in_channels_kh_kw' (loop 'in_channels_kh_kw'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('sum', conv2d_ip/src/conv2d.c:41) and 'fadd' operation ('sum', conv2d_ip/src/conv2d.c:49).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_in_channels_kh_kw' (loop 'in_channels_kh_kw'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'select' operation ('sum', conv2d_ip/src/conv2d.c:41) and 'fadd' operation ('sum', conv2d_ip/src/conv2d.c:49).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'in_channels_kh_kw'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 782.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 782.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 782.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 782.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_in_channels_kh_kw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_in_channels_kh_kw' pipeline 'in_channels_kh_kw' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_in_channels_kh_kw'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 782.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/weight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/in_channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/out_channels' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
