{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 17:14:52 2024 " "Info: Processing started: Tue May 21 17:14:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HALT -c HALT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HALT -c HALT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst~latch " "Warning: Node \"inst~latch\" is a latch" {  } { { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 344 128 296 360 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLRN " "Info: Assuming node \"CLRN\" is an undefined clock" {  } { { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 224 128 296 240 "CLRN" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 160 128 296 176 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst~latch " "Info: Detected ripple clock \"inst~latch\" as buffer" {  } { { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst~_emulated " "Info: Detected ripple clock \"inst~_emulated\" as buffer" {  } { { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst~head_lut " "Info: Detected gated clock \"inst~head_lut\" as buffer" {  } { { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 264 880 944 312 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "START " "Info: No valid register-to-register data paths exist for clock \"START\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLRN " "Info: No valid register-to-register data paths exist for clock \"CLRN\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst~_emulated HALT CLK 3.193 ns register " "Info: tsu for register \"inst~_emulated\" (data pin = \"HALT\", clock pin = \"CLK\") is 3.193 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.119 ns + Longest pin register " "Info: + Longest pin to register delay is 7.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns HALT 1 PIN PIN_6 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 288 128 296 304 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.636 ns) + CELL(0.370 ns) 7.011 ns inst~data_lut 2 COMB LCCOMB_X1_Y18_N26 1 " "Info: 2: + IC(5.636 ns) + CELL(0.370 ns) = 7.011 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 1; COMB Node = 'inst~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.006 ns" { HALT inst~data_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.119 ns inst~_emulated 3 REG LCFF_X1_Y18_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.119 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst~data_lut inst~_emulated } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 20.83 % ) " "Info: Total cell delay = 1.483 ns ( 20.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.636 ns ( 79.17 % ) " "Info: Total interconnect delay = 5.636 ns ( 79.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.119 ns" { HALT inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.119 ns" { HALT {} HALT~combout {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 5.636ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.886 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CLK 1 CLK PIN_10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_10; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 160 128 296 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.589 ns) 2.896 ns inst5 2 COMB LCCOMB_X1_Y18_N16 2 " "Info: 2: + IC(1.332 ns) + CELL(0.589 ns) = 2.896 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { CLK inst5 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 264 880 944 312 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.666 ns) 3.886 ns inst~_emulated 3 REG LCFF_X1_Y18_N27 1 " "Info: 3: + IC(0.324 ns) + CELL(0.666 ns) = 3.886 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { inst5 inst~_emulated } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.230 ns ( 57.39 % ) " "Info: Total cell delay = 2.230 ns ( 57.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.656 ns ( 42.61 % ) " "Info: Total interconnect delay = 1.656 ns ( 42.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.886 ns" { CLK inst5 inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.886 ns" { CLK {} CLK~combout {} inst5 {} inst~_emulated {} } { 0.000ns 0.000ns 1.332ns 0.324ns } { 0.000ns 0.975ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.119 ns" { HALT inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.119 ns" { HALT {} HALT~combout {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 5.636ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.886 ns" { CLK inst5 inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.886 ns" { CLK {} CLK~combout {} inst5 {} inst~_emulated {} } { 0.000ns 0.000ns 1.332ns 0.324ns } { 0.000ns 0.975ns 0.589ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START CP inst~_emulated 10.150 ns register " "Info: tco from clock \"START\" to destination pin \"CP\" through register \"inst~_emulated\" is 10.150 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 4.129 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 4.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns START 1 CLK PIN_208 3 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_208; Fanout = 3; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 344 128 296 360 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.206 ns) 2.573 ns inst~head_lut 2 COMB LCCOMB_X1_Y18_N28 1 " "Info: 2: + IC(1.373 ns) + CELL(0.206 ns) = 2.573 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 1; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { START inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 3.139 ns inst5 3 COMB LCCOMB_X1_Y18_N16 2 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 3.139 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst~head_lut inst5 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 264 880 944 312 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.666 ns) 4.129 ns inst~_emulated 4 REG LCFF_X1_Y18_N27 1 " "Info: 4: + IC(0.324 ns) + CELL(0.666 ns) = 4.129 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { inst5 inst~_emulated } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 50.18 % ) " "Info: Total cell delay = 2.072 ns ( 50.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.057 ns ( 49.82 % ) " "Info: Total interconnect delay = 2.057 ns ( 49.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { START inst~head_lut inst5 inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { START {} START~combout {} inst~head_lut {} inst5 {} inst~_emulated {} } { 0.000ns 0.000ns 1.373ns 0.360ns 0.324ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.717 ns + Longest register pin " "Info: + Longest register to pin delay is 5.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst~_emulated 1 REG LCFF_X1_Y18_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst~_emulated } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.615 ns) 1.367 ns inst~head_lut 2 COMB LCCOMB_X1_Y18_N28 1 " "Info: 2: + IC(0.752 ns) + CELL(0.615 ns) = 1.367 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 1; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.933 ns inst5 3 COMB LCCOMB_X1_Y18_N16 2 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.933 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst~head_lut inst5 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 264 880 944 312 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(3.136 ns) 5.717 ns CP 4 PIN PIN_3 0 " "Info: 4: + IC(0.648 ns) + CELL(3.136 ns) = 5.717 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.784 ns" { inst5 CP } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 280 1120 1296 296 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.957 ns ( 69.21 % ) " "Info: Total cell delay = 3.957 ns ( 69.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.760 ns ( 30.79 % ) " "Info: Total interconnect delay = 1.760 ns ( 30.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.717 ns" { inst~_emulated inst~head_lut inst5 CP } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.717 ns" { inst~_emulated {} inst~head_lut {} inst5 {} CP {} } { 0.000ns 0.752ns 0.360ns 0.648ns } { 0.000ns 0.615ns 0.206ns 3.136ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { START inst~head_lut inst5 inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { START {} START~combout {} inst~head_lut {} inst5 {} inst~_emulated {} } { 0.000ns 0.000ns 1.373ns 0.360ns 0.324ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.717 ns" { inst~_emulated inst~head_lut inst5 CP } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.717 ns" { inst~_emulated {} inst~head_lut {} inst5 {} CP {} } { 0.000ns 0.752ns 0.360ns 0.648ns } { 0.000ns 0.615ns 0.206ns 3.136ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "START CP 6.923 ns Longest " "Info: Longest tpd from source pin \"START\" to destination pin \"CP\" is 6.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns START 1 CLK PIN_208 3 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_208; Fanout = 3; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 344 128 296 360 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.206 ns) 2.573 ns inst~head_lut 2 COMB LCCOMB_X1_Y18_N28 1 " "Info: 2: + IC(1.373 ns) + CELL(0.206 ns) = 2.573 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 1; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { START inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 3.139 ns inst5 3 COMB LCCOMB_X1_Y18_N16 2 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 3.139 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst~head_lut inst5 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 264 880 944 312 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(3.136 ns) 6.923 ns CP 4 PIN PIN_3 0 " "Info: 4: + IC(0.648 ns) + CELL(3.136 ns) = 6.923 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.784 ns" { inst5 CP } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 280 1120 1296 296 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.542 ns ( 65.61 % ) " "Info: Total cell delay = 4.542 ns ( 65.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.381 ns ( 34.39 % ) " "Info: Total interconnect delay = 2.381 ns ( 34.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.923 ns" { START inst~head_lut inst5 CP } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.923 ns" { START {} START~combout {} inst~head_lut {} inst5 {} CP {} } { 0.000ns 0.000ns 1.373ns 0.360ns 0.648ns } { 0.000ns 0.994ns 0.206ns 0.206ns 3.136ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst~_emulated HALT START -2.684 ns register " "Info: th for register \"inst~_emulated\" (data pin = \"HALT\", clock pin = \"START\") is -2.684 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 4.129 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 4.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns START 1 CLK PIN_208 3 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_208; Fanout = 3; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 344 128 296 360 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.206 ns) 2.573 ns inst~head_lut 2 COMB LCCOMB_X1_Y18_N28 1 " "Info: 2: + IC(1.373 ns) + CELL(0.206 ns) = 2.573 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 1; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { START inst~head_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 3.139 ns inst5 3 COMB LCCOMB_X1_Y18_N16 2 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 3.139 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst~head_lut inst5 } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 264 880 944 312 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.666 ns) 4.129 ns inst~_emulated 4 REG LCFF_X1_Y18_N27 1 " "Info: 4: + IC(0.324 ns) + CELL(0.666 ns) = 4.129 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { inst5 inst~_emulated } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 50.18 % ) " "Info: Total cell delay = 2.072 ns ( 50.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.057 ns ( 49.82 % ) " "Info: Total interconnect delay = 2.057 ns ( 49.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { START inst~head_lut inst5 inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { START {} START~combout {} inst~head_lut {} inst5 {} inst~_emulated {} } { 0.000ns 0.000ns 1.373ns 0.360ns 0.324ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.119 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns HALT 1 PIN PIN_6 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 288 128 296 304 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.636 ns) + CELL(0.370 ns) 7.011 ns inst~data_lut 2 COMB LCCOMB_X1_Y18_N26 1 " "Info: 2: + IC(5.636 ns) + CELL(0.370 ns) = 7.011 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 1; COMB Node = 'inst~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.006 ns" { HALT inst~data_lut } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.119 ns inst~_emulated 3 REG LCFF_X1_Y18_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.119 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst~data_lut inst~_emulated } "NODE_NAME" } } { "HALT.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/HALT2/HALT.bdf" { { 272 560 624 352 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 20.83 % ) " "Info: Total cell delay = 1.483 ns ( 20.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.636 ns ( 79.17 % ) " "Info: Total interconnect delay = 5.636 ns ( 79.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.119 ns" { HALT inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.119 ns" { HALT {} HALT~combout {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 5.636ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { START inst~head_lut inst5 inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { START {} START~combout {} inst~head_lut {} inst5 {} inst~_emulated {} } { 0.000ns 0.000ns 1.373ns 0.360ns 0.324ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.119 ns" { HALT inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.119 ns" { HALT {} HALT~combout {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 5.636ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 17:14:53 2024 " "Info: Processing ended: Tue May 21 17:14:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
