Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Feb 28 16:47:56 2023
| Host         : riccardo-ThinkPad-X1-Carbon-Gen-9 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file muon_telescope_top_module_timing_summary_routed.rpt -pb muon_telescope_top_module_timing_summary_routed.pb -rpx muon_telescope_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : muon_telescope_top_module
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    155         
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (155)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (310)
5. checking no_input_delay (9)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (155)
--------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/data_flag_reg_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/data_flag_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (310)
--------------------------------------------------
 There are 310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.130        0.000                      0                 7840        0.022        0.000                      0                 7840        4.500        0.000                       0                  3263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.130        0.000                      0                 7840        0.022        0.000                      0                 7840        4.500        0.000                       0                  3263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 2.937ns (39.056%)  route 4.583ns (60.944%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.548     5.099    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/clk_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDCE (Prop_fdce_C_Q)         0.478     5.577 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[4]/Q
                         net (fo=4, routed)           0.827     6.404    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/A[0][4]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.301     6.705 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.705    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg[7]_i_6_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.237 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg_reg[7]_i_2_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.550 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg_reg[11]_i_2/O[3]
                         net (fo=10, routed)          1.403     8.953    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[11]_0[3]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.306     9.259 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/trigger_old_i_6/O
                         net (fo=1, routed)           0.000     9.259    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/trigger_old_i_6_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.829 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/trigger_old_reg_i_1/CO[2]
                         net (fo=9, routed)           0.666    10.495    TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.313    10.808 f  TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3/O
                         net (fo=1, routed)           0.612    11.420    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.544 r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1/O
                         net (fo=20, routed)          1.076    12.619    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.431    14.802    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X44Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[12]/C
                         clock pessimism              0.188    14.990    
                         clock uncertainty           -0.035    14.955    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.205    14.750    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 2.937ns (39.056%)  route 4.583ns (60.944%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.548     5.099    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/clk_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDCE (Prop_fdce_C_Q)         0.478     5.577 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[4]/Q
                         net (fo=4, routed)           0.827     6.404    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/A[0][4]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.301     6.705 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.705    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg[7]_i_6_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.237 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg_reg[7]_i_2_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.550 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg_reg[11]_i_2/O[3]
                         net (fo=10, routed)          1.403     8.953    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[11]_0[3]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.306     9.259 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/trigger_old_i_6/O
                         net (fo=1, routed)           0.000     9.259    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/trigger_old_i_6_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.829 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/trigger_old_reg_i_1/CO[2]
                         net (fo=9, routed)           0.666    10.495    TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.313    10.808 f  TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3/O
                         net (fo=1, routed)           0.612    11.420    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.544 r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1/O
                         net (fo=20, routed)          1.076    12.619    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.431    14.802    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X44Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[13]/C
                         clock pessimism              0.188    14.990    
                         clock uncertainty           -0.035    14.955    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.205    14.750    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 2.937ns (39.056%)  route 4.583ns (60.944%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.548     5.099    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/clk_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDCE (Prop_fdce_C_Q)         0.478     5.577 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[4]/Q
                         net (fo=4, routed)           0.827     6.404    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/A[0][4]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.301     6.705 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.705    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg[7]_i_6_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.237 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg_reg[7]_i_2_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.550 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg_reg[11]_i_2/O[3]
                         net (fo=10, routed)          1.403     8.953    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[11]_0[3]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.306     9.259 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/trigger_old_i_6/O
                         net (fo=1, routed)           0.000     9.259    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/trigger_old_i_6_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.829 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/trigger_old_reg_i_1/CO[2]
                         net (fo=9, routed)           0.666    10.495    TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.313    10.808 f  TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3/O
                         net (fo=1, routed)           0.612    11.420    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.544 r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1/O
                         net (fo=20, routed)          1.076    12.619    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.431    14.802    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X44Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[14]/C
                         clock pessimism              0.188    14.990    
                         clock uncertainty           -0.035    14.955    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.205    14.750    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 2.937ns (39.056%)  route 4.583ns (60.944%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.548     5.099    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/clk_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDCE (Prop_fdce_C_Q)         0.478     5.577 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[4]/Q
                         net (fo=4, routed)           0.827     6.404    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/A[0][4]
    SLICE_X36Y60         LUT2 (Prop_lut2_I0_O)        0.301     6.705 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.705    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg[7]_i_6_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.237 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg_reg[7]_i_2_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.550 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/peak_value_reg_reg[11]_i_2/O[3]
                         net (fo=10, routed)          1.403     8.953    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[11]_0[3]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.306     9.259 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/trigger_old_i_6/O
                         net (fo=1, routed)           0.000     9.259    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/trigger_old_i_6_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.829 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/trigger_old_reg_i_1/CO[2]
                         net (fo=9, routed)           0.666    10.495    TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.313    10.808 f  TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3/O
                         net (fo=1, routed)           0.612    11.420    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.544 r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1/O
                         net (fo=20, routed)          1.076    12.619    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1_n_0
    SLICE_X44Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.431    14.802    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X44Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[15]/C
                         clock pessimism              0.188    14.990    
                         clock uncertainty           -0.035    14.955    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.205    14.750    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 2.793ns (37.048%)  route 4.746ns (62.952%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.550     5.101    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/clk_IBUF_BUFG
    SLICE_X28Y60         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.456     5.557 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/Q
                         net (fo=4, routed)           0.604     6.162    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/A[1][0]
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.286 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.286    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg[3]_i_6__0_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.818 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.818    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.131 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          1.591     8.721    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[7]_0[3]
    SLICE_X30Y38         LUT4 (Prop_lut4_I3_O)        0.306     9.027 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     9.027    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_i_12__0_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_2__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.655 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.884    10.539    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X15Y43         LUT2 (Prop_lut2_I1_O)        0.310    10.849 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.563    11.413    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          1.104    12.640    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X11Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.434    14.805    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[16]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y62         FDCE (Setup_fdce_C_CE)      -0.205    14.824    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 2.793ns (37.048%)  route 4.746ns (62.952%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.550     5.101    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/clk_IBUF_BUFG
    SLICE_X28Y60         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.456     5.557 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/Q
                         net (fo=4, routed)           0.604     6.162    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/A[1][0]
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.286 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.286    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg[3]_i_6__0_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.818 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.818    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.131 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          1.591     8.721    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[7]_0[3]
    SLICE_X30Y38         LUT4 (Prop_lut4_I3_O)        0.306     9.027 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     9.027    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_i_12__0_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_2__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.655 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.884    10.539    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X15Y43         LUT2 (Prop_lut2_I1_O)        0.310    10.849 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.563    11.413    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          1.104    12.640    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X11Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.434    14.805    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[17]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y62         FDCE (Setup_fdce_C_CE)      -0.205    14.824    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 2.793ns (37.048%)  route 4.746ns (62.952%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.550     5.101    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/clk_IBUF_BUFG
    SLICE_X28Y60         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.456     5.557 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/Q
                         net (fo=4, routed)           0.604     6.162    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/A[1][0]
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.286 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.286    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg[3]_i_6__0_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.818 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.818    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.131 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          1.591     8.721    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[7]_0[3]
    SLICE_X30Y38         LUT4 (Prop_lut4_I3_O)        0.306     9.027 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     9.027    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_i_12__0_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_2__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.655 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.884    10.539    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X15Y43         LUT2 (Prop_lut2_I1_O)        0.310    10.849 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.563    11.413    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          1.104    12.640    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X11Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.434    14.805    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[18]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y62         FDCE (Setup_fdce_C_CE)      -0.205    14.824    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 2.793ns (37.048%)  route 4.746ns (62.952%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.550     5.101    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/clk_IBUF_BUFG
    SLICE_X28Y60         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.456     5.557 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/Q
                         net (fo=4, routed)           0.604     6.162    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/A[1][0]
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.286 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.286    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg[3]_i_6__0_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.818 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.818    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.131 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          1.591     8.721    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[7]_0[3]
    SLICE_X30Y38         LUT4 (Prop_lut4_I3_O)        0.306     9.027 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     9.027    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_i_12__0_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_2__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.655 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.884    10.539    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X15Y43         LUT2 (Prop_lut2_I1_O)        0.310    10.849 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.563    11.413    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          1.104    12.640    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X11Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.434    14.805    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[19]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y62         FDCE (Setup_fdce_C_CE)      -0.205    14.824    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 2.793ns (37.207%)  route 4.714ns (62.793%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.550     5.101    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/clk_IBUF_BUFG
    SLICE_X28Y60         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.456     5.557 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/Q
                         net (fo=4, routed)           0.604     6.162    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/A[1][0]
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.286 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.286    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg[3]_i_6__0_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.818 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.818    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.131 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          1.591     8.721    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[7]_0[3]
    SLICE_X30Y38         LUT4 (Prop_lut4_I3_O)        0.306     9.027 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     9.027    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_i_12__0_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_2__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.655 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.884    10.539    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X15Y43         LUT2 (Prop_lut2_I1_O)        0.310    10.849 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.563    11.413    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          1.072    12.608    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X11Y61         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.435    14.806    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[12]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y61         FDCE (Setup_fdce_C_CE)      -0.205    14.825    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 2.793ns (37.207%)  route 4.714ns (62.793%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.550     5.101    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/clk_IBUF_BUFG
    SLICE_X28Y60         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.456     5.557 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[0]/Q
                         net (fo=4, routed)           0.604     6.162    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/A[1][0]
    SLICE_X28Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.286 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     6.286    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg[3]_i_6__0_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.818 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.818    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[3]_i_2__0_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.131 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/peak_value_reg_reg[7]_i_2__0/O[3]
                         net (fo=10, routed)          1.591     8.721    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[7]_0[3]
    SLICE_X30Y38         LUT4 (Prop_lut4_I3_O)        0.306     9.027 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_i_12__0/O
                         net (fo=1, routed)           0.000     9.027    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_i_12__0_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.403 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.403    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_2__0_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     9.655 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/trigger_old_reg_i_1__0/CO[2]
                         net (fo=9, routed)           0.884    10.539    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/trigger_old_reg_2[0]
    SLICE_X15Y43         LUT2 (Prop_lut2_I1_O)        0.310    10.849 f  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/area_value_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.563    11.413    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[0]_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.537 r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0/O
                         net (fo=20, routed)          1.072    12.608    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0
    SLICE_X11Y61         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.435    14.806    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[13]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y61         FDCE (Setup_fdce_C_CE)      -0.205    14.825    DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  2.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Binary_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Binary_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.748%)  route 0.186ns (59.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.560     1.473    PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Binary_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Binary_reg[19]/Q
                         net (fo=1, routed)           0.186     1.788    PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Binary_reg_n_0_[19]
    SLICE_X28Y49         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Binary_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.836     1.994    PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Binary_reg[20]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.016     1.765    PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Binary_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.873%)  route 0.160ns (53.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.561     1.474    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y57         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=8, routed)           0.160     1.775    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[9]
    RAMB18_X1Y22         RAMB18E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.874     2.032    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y22         RAMB18E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.534    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.717    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 TIME_MEASUREMENT/COUNTER_1e2Hz/out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAQ_system/time_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.590%)  route 0.213ns (62.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.565     1.478    TIME_MEASUREMENT/COUNTER_1e2Hz/clk_IBUF_BUFG
    SLICE_X37Y3          FDCE                                         r  TIME_MEASUREMENT/COUNTER_1e2Hz/out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDCE (Prop_fdce_C_Q)         0.128     1.606 r  TIME_MEASUREMENT/COUNTER_1e2Hz/out_reg_reg[2]/Q
                         net (fo=5, routed)           0.213     1.819    DAQ_system/time_ms[6]
    SLICE_X28Y3          FDCE                                         r  DAQ_system/time_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.835     1.993    DAQ_system/clk_IBUF_BUFG
    SLICE_X28Y3          FDCE                                         r  DAQ_system/time_reg_reg[6]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X28Y3          FDCE (Hold_fdce_C_D)         0.016     1.759    DAQ_system/time_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.388%)  route 0.263ns (61.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.558     1.471    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/clk_IBUF_BUFG
    SLICE_X10Y63         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[15]/Q
                         net (fo=2, routed)           0.263     1.899    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y14         RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.859     2.017    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y14         RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.539    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.835    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAQ_system/Data_Acquisition_pipeline_generation[0].MONOSTABLES_AREA/trigger_pulse_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.760%)  route 0.229ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.565     1.478    DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/clk_IBUF_BUFG
    SLICE_X38Y43         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_ready_reg_reg/Q
                         net (fo=8, routed)           0.229     1.871    DAQ_system/Data_Acquisition_pipeline_generation[0].MONOSTABLES_AREA/area_ready[0]
    SLICE_X34Y45         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[0].MONOSTABLES_AREA/trigger_pulse_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.833     1.991    DAQ_system/Data_Acquisition_pipeline_generation[0].MONOSTABLES_AREA/clk_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[0].MONOSTABLES_AREA/trigger_pulse_old_reg/C
                         clock pessimism             -0.250     1.741    
    SLICE_X34Y45         FDCE (Hold_fdce_C_D)         0.059     1.800    DAQ_system/Data_Acquisition_pipeline_generation[0].MONOSTABLES_AREA/trigger_pulse_old_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.882%)  route 0.173ns (55.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.568     1.481    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y5          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/Q
                         net (fo=6, routed)           0.173     1.796    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X1Y1          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.879     2.037    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y1          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.722    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.941%)  route 0.280ns (63.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.558     1.471    DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/clk_IBUF_BUFG
    SLICE_X10Y64         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  DAQ_system/Data_Acquisition_pipeline_generation[1].LATCHES_AREA/output_latch_reg_reg[16]/Q
                         net (fo=2, routed)           0.280     1.915    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y13         RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.865     2.023    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y13         RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.545    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.841    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DAQ_system/time_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.022%)  route 0.267ns (61.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.568     1.481    DAQ_system/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  DAQ_system/time_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.645 r  DAQ_system/time_reg_reg[8]/Q
                         net (fo=2, routed)           0.267     1.913    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y0          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.880     2.038    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y0          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.836    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.913%)  route 0.180ns (56.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.567     1.480    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y7          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/Q
                         net (fo=6, routed)           0.180     1.801    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[10]
    RAMB36_X1Y1          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.880     2.038    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y1          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.540    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.723    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DAQ_system/Data_Acquisition_pipeline_generation[0].LATCHES_PEAK/output_latch_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.809%)  route 0.294ns (64.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.564     1.477    DAQ_system/Data_Acquisition_pipeline_generation[0].LATCHES_PEAK/clk_IBUF_BUFG
    SLICE_X50Y36         FDCE                                         r  DAQ_system/Data_Acquisition_pipeline_generation[0].LATCHES_PEAK/output_latch_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  DAQ_system/Data_Acquisition_pipeline_generation[0].LATCHES_PEAK/output_latch_reg_reg[4]/Q
                         net (fo=2, routed)           0.294     1.935    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y7          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.879     2.037    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y7          RAMB36E1                                     r  PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.855    PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC_WRAPPING_CIRCUIT/xadc_unit/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0   PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0   PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y40  DAQ_system/DAQ_pulse_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y40  DAQ_system/DAQ_pulse_reg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y40  DAQ_system/DAQ_pulse_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y40  DAQ_system/DAQ_pulse_reg_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y40  DAQ_system/FSM_onehot_state_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           311 Endpoints
Min Delay           311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.206ns  (logic 1.638ns (8.995%)  route 16.568ns (91.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 f  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)        8.286    18.206    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/AR[0]
    SLICE_X42Y40         FDCE                                         f  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.206ns  (logic 1.638ns (8.995%)  route 16.568ns (91.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 f  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)        8.286    18.206    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/AR[0]
    SLICE_X42Y40         FDCE                                         f  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.206ns  (logic 1.638ns (8.995%)  route 16.568ns (91.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 f  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)        8.286    18.206    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/AR[0]
    SLICE_X42Y40         FDCE                                         f  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.206ns  (logic 1.638ns (8.995%)  route 16.568ns (91.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 f  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)        8.286    18.206    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/AR[0]
    SLICE_X42Y40         FDCE                                         f  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.751ns  (logic 1.638ns (9.225%)  route 16.114ns (90.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 f  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)        7.831    17.751    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/AR[0]
    SLICE_X42Y41         FDCE                                         f  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.751ns  (logic 1.638ns (9.225%)  route 16.114ns (90.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 f  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)        7.831    17.751    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/AR[0]
    SLICE_X42Y41         FDCE                                         f  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.751ns  (logic 1.638ns (9.225%)  route 16.114ns (90.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 f  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)        7.831    17.751    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/AR[0]
    SLICE_X42Y41         FDCE                                         f  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.751ns  (logic 1.638ns (9.225%)  route 16.114ns (90.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 f  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)        7.831    17.751    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/AR[0]
    SLICE_X42Y41         FDCE                                         f  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.618ns  (logic 1.638ns (9.295%)  route 15.980ns (90.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 f  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)        7.698    17.618    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/AR[0]
    SLICE_X42Y42         FDCE                                         f  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.618ns  (logic 1.638ns (9.295%)  route 15.980ns (90.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 f  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)        7.698    17.618    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/AR[0]
    SLICE_X42Y42         FDCE                                         f  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X32Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.185     0.326    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.371    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_i_1__0_n_0
    SLICE_X32Y59         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE                         0.000     0.000 r  TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_reg/C
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_reg/Q
                         net (fo=2, routed)           0.185     0.326    TEST_UNIT/SAMPLING_FREQ_X10/ck_io_OBUF[0]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_i_1__4/O
                         net (fo=1, routed)           0.000     0.371    TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_i_1__4_n_0
    SLICE_X0Y25          FDCE                                         r  TEST_UNIT/SAMPLING_FREQ_X10/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/C
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/Q
                         net (fo=3, routed)           0.121     0.262    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg_0[18]
    SLICE_X29Y54         LUT2 (Prop_lut2_I0_O)        0.045     0.307 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[16]_i_3__0/O
                         net (fo=1, routed)           0.000     0.307    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[16]_i_3__0_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.373 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[16]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     0.373    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[16]_i_1__3_n_5
    SLICE_X29Y54         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.191ns (49.375%)  route 0.196ns (50.625%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=5, routed)           0.196     0.342    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.387 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_i_1__1/O
                         net (fo=1, routed)           0.000     0.387    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_i_1__1_n_0
    SLICE_X44Y47         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/C
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[18]/Q
                         net (fo=3, routed)           0.121     0.262    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg_0[18]
    SLICE_X29Y54         LUT2 (Prop_lut2_I0_O)        0.045     0.307 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[16]_i_3__0/O
                         net (fo=1, routed)           0.000     0.307    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[16]_i_3__0_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.406 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.406    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[16]_i_1__3_n_4
    SLICE_X29Y54         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.251ns (61.744%)  route 0.156ns (38.256%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[25]/C
    SLICE_X29Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[25]/Q
                         net (fo=3, routed)           0.156     0.297    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg_0[25]
    SLICE_X29Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.342 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[24]_i_4__0/O
                         net (fo=1, routed)           0.000     0.342    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[24]_i_4__0_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.407 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[24]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.407    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[24]_i_1__2_n_6
    SLICE_X29Y56         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/C
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.169     0.310    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg_0[15]
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[12]_i_2__0/O
                         net (fo=1, routed)           0.000     0.355    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[12]_i_2__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.418    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[12]_i_1__3_n_4
    SLICE_X29Y53         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/C
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/Q
                         net (fo=3, routed)           0.170     0.311    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg_0[11]
    SLICE_X29Y52         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[8]_i_2__0/O
                         net (fo=1, routed)           0.000     0.356    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[8]_i_2__0_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.419    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[8]_i_1__3_n_4
    SLICE_X29Y52         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[7]/C
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[7]/Q
                         net (fo=3, routed)           0.170     0.311    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg_0[7]
    SLICE_X29Y51         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.356    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[4]_i_2__0_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.419    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[4]_i_1__3_n_4
    SLICE_X29Y51         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[23]/C
    SLICE_X29Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[23]/Q
                         net (fo=3, routed)           0.170     0.311    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg_0[23]
    SLICE_X29Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[20]_i_2__0/O
                         net (fo=1, routed)           0.000     0.356    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[20]_i_2__0_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[20]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.419    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[20]_i_1__3_n_4
    SLICE_X29Y55         FDCE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 3.991ns (48.707%)  route 4.203ns (51.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.571     5.123    TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          4.203     9.782    ck_io_OBUF[10]
    V17                  OBUF (Prop_obuf_I_O)         3.535    13.317 r  ck_io_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.317    ck_io[10]
    V17                                                               r  ck_io[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 4.112ns (52.792%)  route 3.677ns (47.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.567     5.119    TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.419     5.538 r  TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          3.677     9.215    ck_io_OBUF[9]
    M16                  OBUF (Prop_obuf_I_O)         3.693    12.908 r  ck_io_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.908    ck_io[9]
    M16                                                               r  ck_io[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 4.043ns (52.350%)  route 3.680ns (47.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.554     5.106    PRINT_DATA_VIA_UART_CABLE/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[0]/Q
                         net (fo=1, routed)           3.680     9.304    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    12.830 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.830    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.709ns  (logic 4.025ns (52.214%)  route 3.684ns (47.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.554     5.106    PRINT_DATA_VIA_UART_CABLE/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[1]/Q
                         net (fo=1, routed)           3.684     9.308    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    12.815 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.815    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 3.977ns (53.076%)  route 3.516ns (46.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.628     5.180    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y30          FDPE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.456     5.636 r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           3.516     9.152    ck_io_OBUF[13]
    D10                  OBUF (Prop_obuf_I_O)         3.521    12.673 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.673    tx
    D10                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.352ns  (logic 4.004ns (54.456%)  route 3.348ns (45.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.562     5.114    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.570 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/Q
                         net (fo=2, routed)           3.348     8.918    o_SCK_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.548    12.466 r  o_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    12.466    o_SCK
    V11                                                               r  o_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_CS_not
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.311ns  (logic 4.020ns (54.992%)  route 3.290ns (45.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.562     5.114    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X36Y35         FDPE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.570 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.290     8.860    lopt_2
    U12                  OBUF (Prop_obuf_I_O)         3.564    12.424 r  o_CS_not_OBUF_inst/O
                         net (fo=0)                   0.000    12.424    o_CS_not
    U12                                                               r  o_CS_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[5].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.225ns  (logic 3.993ns (55.270%)  route 3.232ns (44.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.639     5.191    TEST_UNIT/CK_pulse_generation[5].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  TEST_UNIT/CK_pulse_generation[5].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  TEST_UNIT/CK_pulse_generation[5].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          3.232     8.878    ck_io_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.537    12.415 r  ck_io_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.415    ck_io[5]
    T14                                                               r  ck_io[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[2].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 3.991ns (55.478%)  route 3.203ns (44.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.638     5.190    TEST_UNIT/CK_pulse_generation[2].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  TEST_UNIT/CK_pulse_generation[2].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  TEST_UNIT/CK_pulse_generation[2].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          3.203     8.849    ck_io_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.535    12.384 r  ck_io_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.384    ck_io[2]
    P14                                                               r  ck_io[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[6].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 3.992ns (56.844%)  route 3.031ns (43.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.636     5.188    TEST_UNIT/CK_pulse_generation[6].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  TEST_UNIT/CK_pulse_generation[6].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  TEST_UNIT/CK_pulse_generation[6].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          3.031     8.675    ck_io_OBUF[6]
    T15                  OBUF (Prop_obuf_I_O)         3.536    12.211 r  ck_io_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.211    ck_io[6]
    T15                                                               r  ck_io[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TEST_UNIT/f_1HZ_DIVIDER/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.672ns  (logic 1.378ns (82.436%)  route 0.294ns (17.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.593     1.506    TEST_UNIT/f_1HZ_DIVIDER/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  TEST_UNIT/f_1HZ_DIVIDER/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TEST_UNIT/f_1HZ_DIVIDER/clk_out_reg_reg/Q
                         net (fo=2, routed)           0.294     1.941    ck_io_OBUF[11]
    U18                  OBUF (Prop_obuf_I_O)         1.237     3.178 r  ck_io_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.178    ck_io[11]
    U18                                                               r  ck_io[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/tx_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.375ns (80.051%)  route 0.343ns (19.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.587     1.500    PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X1Y28          FDPE                                         r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/tx_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/tx_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.343     1.984    lopt
    P17                  OBUF (Prop_obuf_I_O)         1.234     3.218 r  ck_io_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.218    ck_io[13]
    P17                                                               r  ck_io[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[8].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.373ns (78.601%)  route 0.374ns (21.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.587     1.500    TEST_UNIT/CK_pulse_generation[8].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  TEST_UNIT/CK_pulse_generation[8].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  TEST_UNIT/CK_pulse_generation[8].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.374     2.015    ck_io_OBUF[8]
    N15                  OBUF (Prop_obuf_I_O)         1.232     3.248 r  ck_io_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.248    ck_io[8]
    N15                                                               r  ck_io[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[4].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.382ns (69.825%)  route 0.597ns (30.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.597     1.510    TEST_UNIT/CK_pulse_generation[4].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  TEST_UNIT/CK_pulse_generation[4].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  TEST_UNIT/CK_pulse_generation[4].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.597     2.249    ck_io_OBUF[4]
    R12                  OBUF (Prop_obuf_I_O)         1.241     3.490 r  ck_io_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.490    ck_io[4]
    R12                                                               r  ck_io[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[0].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.412ns (65.679%)  route 0.738ns (34.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.585     1.498    TEST_UNIT/CK_pulse_generation[0].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  TEST_UNIT/CK_pulse_generation[0].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  TEST_UNIT/CK_pulse_generation[0].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.738     2.400    ck_io_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.248     3.648 r  ck_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.648    ck_io[0]
    V15                                                               r  ck_io[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[3].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.378ns (61.482%)  route 0.864ns (38.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.558     1.471    TEST_UNIT/CK_pulse_generation[3].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  TEST_UNIT/CK_pulse_generation[3].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  TEST_UNIT/CK_pulse_generation[3].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.864     2.476    ck_io_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         1.237     3.713 r  ck_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.713    ck_io[3]
    T11                                                               r  ck_io[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.381ns (60.398%)  route 0.906ns (39.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.555     1.468    PRINT_DATA_VIA_UART_CABLE/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[3]/Q
                         net (fo=1, routed)           0.906     2.515    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.240     3.755 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.755    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[1].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.402ns (62.163%)  route 0.854ns (37.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.587     1.500    TEST_UNIT/CK_pulse_generation[1].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  TEST_UNIT/CK_pulse_generation[1].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  TEST_UNIT/CK_pulse_generation[1].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.854     2.518    ck_io_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         1.238     3.756 r  ck_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.756    ck_io[1]
    U16                                                               r  ck_io[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.411ns (59.755%)  route 0.950ns (40.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.558     1.471    PRINT_DATA_VIA_UART_CABLE/clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  PRINT_DATA_VIA_UART_CABLE/CONTROL_STATE_reg[2]/Q
                         net (fo=1, routed)           0.950     2.585    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     3.832 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.832    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TEST_UNIT/CK_pulse_generation[7].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.398ns (59.367%)  route 0.957ns (40.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.582     1.495    TEST_UNIT/CK_pulse_generation[7].VISIBLE_PULSE_OUT_CK_IO/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  TEST_UNIT/CK_pulse_generation[7].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  TEST_UNIT/CK_pulse_generation[7].VISIBLE_PULSE_OUT_CK_IO/pulse_out_reg_reg/Q
                         net (fo=62, routed)          0.957     2.616    ck_io_OBUF[7]
    T16                  OBUF (Prop_obuf_I_O)         1.234     3.850 r  ck_io_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.850    ck_io[7]
    T16                                                               r  ck_io[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          3413 Endpoints
Min Delay          3413 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.742ns  (logic 1.638ns (5.697%)  route 27.105ns (94.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 r  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)       18.822    28.742    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X32Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.448     4.820    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[10]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.742ns  (logic 1.638ns (5.697%)  route 27.105ns (94.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 r  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)       18.822    28.742    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X32Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.448     4.820    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[11]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.742ns  (logic 1.638ns (5.697%)  route 27.105ns (94.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 r  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)       18.822    28.742    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X32Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.448     4.820    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.742ns  (logic 1.638ns (5.697%)  route 27.105ns (94.303%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 r  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)       18.822    28.742    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X32Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.448     4.820    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.738ns  (logic 1.638ns (5.698%)  route 27.100ns (94.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 r  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)       18.818    28.738    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X33Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.448     4.820    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[12]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.738ns  (logic 1.638ns (5.698%)  route 27.100ns (94.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 r  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)       18.818    28.738    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X33Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.448     4.820    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.738ns  (logic 1.638ns (5.698%)  route 27.100ns (94.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 r  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)       18.818    28.738    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X33Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.448     4.820    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y6          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.596ns  (logic 1.638ns (5.726%)  route 26.959ns (94.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 r  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)       18.676    28.596    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X32Y5          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.448     4.820    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y5          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.596ns  (logic 1.638ns (5.726%)  route 26.959ns (94.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 r  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)       18.676    28.596    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X32Y5          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.448     4.820    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y5          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.596ns  (logic 1.638ns (5.726%)  route 26.959ns (94.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=148, routed)         8.283     9.796    DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/reset_high_IBUF
    SLICE_X14Y68         LUT1 (Prop_lut1_I0_O)        0.124     9.920 r  DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=2410, routed)       18.676    28.596    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X32Y5          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        1.448     4.820    PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y5          FDRE                                         r  PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/old_clk_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.146ns (54.871%)  route 0.120ns (45.129%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=5, routed)           0.120     0.266    DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/w_clk_slow
    SLICE_X38Y48         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/old_clk_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.835     1.993    DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/old_clk_slow_reg/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/old_clk_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.629%)  route 0.143ns (50.371%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X31Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.143     0.284    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/w_clk_slow
    SLICE_X31Y55         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/old_clk_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.827     1.986    DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X31Y55         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/old_clk_slow_reg/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/old_clk_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.748%)  route 0.205ns (59.252%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X32Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.205     0.346    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/w_clk_slow
    SLICE_X32Y60         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/old_clk_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.826     1.984    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/old_clk_slow_reg/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/old_clk_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.146ns (40.787%)  route 0.212ns (59.213%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=5, routed)           0.212     0.358    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/w_clk_slow
    SLICE_X46Y47         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/old_clk_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.837     1.995    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X46Y47         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/old_clk_slow_reg/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DC_subtracted_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.183ns (41.527%)  route 0.258ns (58.473%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X32Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=6, routed)           0.258     0.399    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X32Y60         LUT5 (Prop_lut5_I1_O)        0.042     0.441 r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/DC_subtracted_reg_i_1/O
                         net (fo=1, routed)           0.000     0.441    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz_n_1
    SLICE_X32Y60         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DC_subtracted_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.826     1.984    DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DC_subtracted_reg_reg/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/temp_output_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.188ns (36.685%)  route 0.324ns (63.315%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=5, routed)           0.196     0.342    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.042     0.384 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[0]_i_2__5/O
                         net (fo=54, routed)          0.129     0.512    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/counter0
    SLICE_X47Y47         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/temp_output_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.837     1.995    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/temp_output_reg[32]/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/temp_output_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.930%)  route 0.326ns (63.070%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=5, routed)           0.185     0.331    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X44Y47         LUT4 (Prop_lut4_I1_O)        0.045     0.376 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[0]_i_1__6/O
                         net (fo=54, routed)          0.141     0.517    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz_n_3
    SLICE_X47Y47         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/temp_output_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.837     1.995    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/temp_output_reg[32]/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.188ns (36.224%)  route 0.331ns (63.776%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=5, routed)           0.196     0.342    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.042     0.384 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[0]_i_2__5/O
                         net (fo=54, routed)          0.135     0.519    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/counter0
    SLICE_X45Y47         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.837     1.995    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/counter_reg[20]/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/temp_output_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.191ns (36.738%)  route 0.329ns (63.262%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=5, routed)           0.204     0.350    DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.045     0.395 r  DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[0]_i_2__3/O
                         net (fo=54, routed)          0.125     0.520    DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/counter0
    SLICE_X39Y47         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/temp_output_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.835     1.993    DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/temp_output_reg[32]/C

Slack:                    inf
  Source:                 DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.191ns (36.161%)  route 0.337ns (63.839%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDCE                         0.000     0.000 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X44Y47         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=5, routed)           0.185     0.331    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X44Y47         LUT4 (Prop_lut4_I1_O)        0.045     0.376 r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter[0]_i_1__6/O
                         net (fo=54, routed)          0.152     0.528    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz_n_3
    SLICE_X45Y46         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3262, routed)        0.836     1.994    DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/counter_reg[16]/C





