---
title: "Designing a CPU in Logisim"
date: 2014-06-01T00:00:00-00:00
last_modified_at: 2014-06-01T00:00:00-00:00
categories:
  - computer architecture
  - school project
permalink: /post-designing-pipelined-cpu/
classes: wide
toc: true
excerpt: Designing a 2 Stage Pipelined CPU in Logisim
header:
  og_image: /images/cpu-logisim/running.webp
  teaser: /images/cpu-logisim/running.webp
---

Logisim is a program for simulating digital logic. From basic building blocks, I designed and built a functional 2-stage pipelined CPU.

<figure>
<img src="/images/cpu-logisim/nand.webp">
<figcaption>The NAND block, from which we can compose incredible computing function.</figcaption>
</figure>

## ALU

![placeholder](/images/cpu-logisim/alu.webp){:.align-center}

## Register File

![placeholder](/images/cpu-logisim/register.webp){:.align-center}

## Comparison Results

![placeholder](/images/cpu-logisim/comparison.webp){:.align-center}

## Next Program Counter

![placeholder](/images/cpu-logisim/counter.webp){:.align-center}

## Pipelining Logic

![placeholder](/images/cpu-logisim/pipeline.webp){:.align-center}

## CPU Control Logic

![placeholder](/images/cpu-logisim/control.webp){:.align-center}
![placeholder](/images/cpu-logisim/control2.webp){:.align-center}

## Combining and Running

![placeholder](/images/cpu-logisim/running.webp){:.align-center}