# do Pulsador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/alph4/QuartusProyects/Pulsador/Pulsador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:00 on Sep 13,2022
# vcom -reportprogress 300 -93 -work work /home/alph4/QuartusProyects/Pulsador/Pulsador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Pulsador
# -- Compiling architecture Behavioral of Pulsador
# End time: 17:22:00 on Sep 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.pulsador
# vsim work.pulsador 
# Start time: 17:22:03 on Sep 13,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.pulsador(behavioral)
add wave -position insertpoint  \
sim:/pulsador/P
add wave -position insertpoint  \
sim:/pulsador/LED
restart
run
force -freeze sim:/pulsador/LED 0 0
run
force -freeze sim:/pulsador/P 0 0
run
run
run
run
restart
force -freeze sim:/pulsador/P 1 0
run
run
run
# End time: 17:33:43 on Sep 13,2022, Elapsed time: 0:11:40
# Errors: 0, Warnings: 0
