-- VHDL for IBM SMS ALD page 11.10.33.1
-- Title: LOGIC GATE MIX
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/26/2020 12:49:31 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_11_10_33_1_LOGIC_GATE_MIX is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_LOGIC_GATE_S:	 in STD_LOGIC;
		MS_LOGIC_GATE_T:	 in STD_LOGIC;
		MS_LOGIC_GATE_U:	 in STD_LOGIC;
		MS_LOGIC_GATE_V:	 in STD_LOGIC;
		MS_LOGIC_GATE_W:	 in STD_LOGIC;
		PS_LOGIC_GATE_S_OR_T:	 out STD_LOGIC;
		PS_LOGIC_GATE_U_OR_V_OR_W:	 out STD_LOGIC);
end ALD_11_10_33_1_LOGIC_GATE_MIX;

architecture behavioral of ALD_11_10_33_1_LOGIC_GATE_MIX is 

	signal OUT_3C_D: STD_LOGIC;
	signal OUT_3D_F: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_3F_R: STD_LOGIC;
	signal OUT_3G_B: STD_LOGIC;
	signal OUT_DOT_1C: STD_LOGIC;
	signal OUT_DOT_1E: STD_LOGIC;

begin

	OUT_3C_D <= NOT MS_LOGIC_GATE_S;
	OUT_3D_F <= NOT MS_LOGIC_GATE_T;
	OUT_3E_C <= NOT MS_LOGIC_GATE_U;
	OUT_3F_R <= NOT MS_LOGIC_GATE_V;
	OUT_3G_B <= NOT MS_LOGIC_GATE_W;
	OUT_DOT_1C <= OUT_3C_D OR OUT_3D_F;
	OUT_DOT_1E <= OUT_3E_C OR OUT_3F_R OR OUT_3G_B;

	PS_LOGIC_GATE_S_OR_T <= OUT_DOT_1C;
	PS_LOGIC_GATE_U_OR_V_OR_W <= OUT_DOT_1E;


end;
