C:/Users/dhruv/Documents/Verilog/Experiment1.v {1 {vlog -work work -vopt -stats=none C:/Users/dhruv/Documents/Verilog/Experiment1.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module and_gate

Top level modules:
	and_gate

} {} {}}
