Warning (10273): Verilog HDL warning at DecodeStage.sv(18): extended using "x" or "z" File: C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/DecodeStage.sv Line: 18
Warning (10273): Verilog HDL warning at DecodeStage.sv(19): extended using "x" or "z" File: C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/DecodeStage.sv Line: 19
Warning (10273): Verilog HDL warning at ExeStage.sv(51): extended using "x" or "z" File: C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ExeStage.sv Line: 51
Warning (10273): Verilog HDL warning at ExeStage.sv(52): extended using "x" or "z" File: C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ExeStage.sv Line: 52
Warning (10273): Verilog HDL warning at ExeStage.sv(65): extended using "x" or "z" File: C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/ExeStage.sv Line: 65
Warning (10268): Verilog HDL information at BranchUnit.sv(12): always construct contains both blocking and non-blocking assignments File: C:/Users/juanb/OneDrive/Documentos/GitHub/QUARTUS-PIPELINING-PROCESSOR/src/BranchUnit.sv Line: 12
