{"vcs1":{"timestamp_begin":1684271657.193312170, "rt":1.43, "ut":0.49, "st":0.23}}
{"vcselab":{"timestamp_begin":1684271658.717290287, "rt":1.29, "ut":0.49, "st":0.16}}
{"link":{"timestamp_begin":1684271660.071762156, "rt":0.49, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684271656.516904762}
{"VCS_COMP_START_TIME": 1684271656.516904762}
{"VCS_COMP_END_TIME": 1684271662.163021220}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331132}}
{"stitch_vcselab": {"peak_mem": 221012}}
