{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port vout00_0 -pg 1 -lvl 11 -x 5170 -y 1490 -defaultsOSRD
preplace port sysref_in -pg 1 -lvl 0 -x -10 -y 1610 -defaultsOSRD
preplace port dac0_clk -pg 1 -lvl 0 -x -10 -y 1410 -defaultsOSRD
preplace port CLK_DIFF_PL_CLK -pg 1 -lvl 0 -x -10 -y 1210 -defaultsOSRD
preplace port user_si570_sysclk -pg 1 -lvl 0 -x -10 -y 1990 -defaultsOSRD
preplace port ddr4_sdram -pg 1 -lvl 11 -x 5170 -y 1370 -defaultsOSRD
preplace port CLK_DIFF_SYSREF_CLK -pg 1 -lvl 0 -x -10 -y 1230 -defaultsOSRD
preplace port vout01_0 -pg 1 -lvl 11 -x 5170 -y 1510 -defaultsOSRD
preplace port vin2_01_0 -pg 1 -lvl 0 -x -10 -y 1530 -defaultsOSRD
preplace port vin2_23_0 -pg 1 -lvl 0 -x -10 -y 1550 -defaultsOSRD
preplace port adc2_clk_0 -pg 1 -lvl 0 -x -10 -y 1370 -defaultsOSRD
preplace port vout02_0 -pg 1 -lvl 11 -x 5170 -y 1530 -defaultsOSRD
preplace port vout03_0 -pg 1 -lvl 11 -x 5170 -y 1550 -defaultsOSRD
preplace port vin3_01_0 -pg 1 -lvl 0 -x -10 -y 1570 -defaultsOSRD
preplace port vin3_23_0 -pg 1 -lvl 0 -x -10 -y 1590 -defaultsOSRD
preplace port adc3_clk_0 -pg 1 -lvl 0 -x -10 -y 1390 -defaultsOSRD
preplace port adc0_clk_0 -pg 1 -lvl 0 -x -10 -y 1330 -defaultsOSRD
preplace port adc1_clk_0 -pg 1 -lvl 0 -x -10 -y 1350 -defaultsOSRD
preplace port dac1_clk_0 -pg 1 -lvl 0 -x -10 -y 1430 -defaultsOSRD
preplace port vin0_01_0 -pg 1 -lvl 0 -x -10 -y 1450 -defaultsOSRD
preplace port vin0_23_0 -pg 1 -lvl 0 -x -10 -y 1470 -defaultsOSRD
preplace port vin1_01_0 -pg 1 -lvl 0 -x -10 -y 1490 -defaultsOSRD
preplace port vin1_23_0 -pg 1 -lvl 0 -x -10 -y 1510 -defaultsOSRD
preplace port vout10_0 -pg 1 -lvl 11 -x 5170 -y 1570 -defaultsOSRD
preplace port vout11_0 -pg 1 -lvl 11 -x 5170 -y 1590 -defaultsOSRD
preplace port vout12_0 -pg 1 -lvl 11 -x 5170 -y 1610 -defaultsOSRD
preplace port vout13_0 -pg 1 -lvl 11 -x 5170 -y 1630 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -10 -y 1310 -defaultsOSRD
preplace port o_INC_BP_0 -pg 1 -lvl 11 -x 5170 -y 1190 -defaultsOSRD
preplace port o_RST_BP_0 -pg 1 -lvl 11 -x 5170 -y 1270 -defaultsOSRD
preplace port o_RTN_BP_0 -pg 1 -lvl 11 -x 5170 -y 1410 -defaultsOSRD
preplace port o_INC_BP_1 -pg 1 -lvl 11 -x 5170 -y 1210 -defaultsOSRD
preplace port o_RST_BP_1 -pg 1 -lvl 11 -x 5170 -y 1290 -defaultsOSRD
preplace port o_RTN_BP_1 -pg 1 -lvl 11 -x 5170 -y 1430 -defaultsOSRD
preplace port o_INC_BP_2 -pg 1 -lvl 11 -x 5170 -y 1230 -defaultsOSRD
preplace port o_INC_BP_3 -pg 1 -lvl 11 -x 5170 -y 1250 -defaultsOSRD
preplace port o_RST_BP_2 -pg 1 -lvl 11 -x 5170 -y 1310 -defaultsOSRD
preplace port o_RST_BP_3 -pg 1 -lvl 11 -x 5170 -y 1330 -defaultsOSRD
preplace port o_RTN_BP_2 -pg 1 -lvl 11 -x 5170 -y 1450 -defaultsOSRD
preplace port o_RTN_BP_3 -pg 1 -lvl 11 -x 5170 -y 1470 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 740 -y 950 -defaultsOSRD
preplace inst MTS_Block -pg 1 -lvl 1 -x 190 -y 1220 -defaultsOSRD
preplace inst reset_block -pg 1 -lvl 2 -x 740 -y 1190 -defaultsOSRD
preplace inst dac_dma_block -pg 1 -lvl 4 -x 1950 -y 660 -defaultsOSRD
preplace inst ddr_block -pg 1 -lvl 10 -x 4940 -y 1390 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 6 -x 3090 -y 1540 -defaultsOSRD
preplace inst control_block -pg 1 -lvl 4 -x 1950 -y 1240 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 3 -x 1310 -y 600 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 8 -x 4160 -y 1250 -defaultsOSRD
preplace inst SPB_blocks -pg 1 -lvl 7 -x 3630 -y 1170 -defaultsOSRD
preplace inst rx_datapath -pg 1 -lvl 8 -x 4160 -y 930 -defaultsOSRD
preplace inst tx_datapath -pg 1 -lvl 5 -x 2580 -y 500 -defaultsOSRD
preplace inst ddr_writer_0 -pg 1 -lvl 9 -x 4540 -y 1290 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 2 430 840 1050
preplace netloc rst_ps8_0_96M_peripheral_aresetn 1 2 7 1090 80 1580 990 2380 1060 2860 1060 3300 1410 3970 1330 NJ
preplace netloc reset_block_peripheral_aresetn1 1 2 4 1120J 1160 NJ 1160 2370 1160 2760
preplace netloc MTS_Block_dac_clk 1 1 5 390 1320 NJ 1320 NJ 1320 2400 1320 2740
preplace netloc zynq_ultra_ps_e_0_emio_gpio_o 1 2 6 1070J 1120 1510 1040 2350 1040 NJ 1040 3340J 1400 3950J
preplace netloc reset_1 1 0 10 10J 1060 NJ 1060 1130J 1110 1590J 1070 NJ 1070 NJ 1070 3290J 1450 NJ 1450 NJ 1450 4730J
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 8 420 830 1080 90 1490 980 2340 980 2750 2000 3400 1420 3960 1310 NJ
preplace netloc rst_ddr4_0_333M_peripheral_aresetn 1 2 8 1110J 70 1620 960 2330 890 NJ 890 NJ 890 3890 1320 4360 1440 4700J
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 1 10 410 1080 1120J 1100 1630J 1080 NJ 1080 NJ 1080 3270J 1490 NJ 1490 NJ 1490 NJ 1490 5120
preplace netloc control_block_dest_out_0 1 4 1 2360 680n
preplace netloc MTS_Block_dac_clk1 1 1 3 380 1070 1100J 1240 NJ
preplace netloc s_axis_aclk1_1 1 1 7 420 1340 NJ 1340 NJ 1340 NJ 1340 2840 1050 3410 930 3860
preplace netloc MTS_Block_adc_clk 1 1 3 370 1290 1100J 1260 NJ
preplace netloc reset_block_peripheral_aresetn3 1 2 6 1130J 1150 NJ 1150 NJ 1150 2870 1090 3320J 1390 3940J
preplace netloc ddr_block_c0_ddr4_ui_clk 1 1 10 400 60 NJ 60 1630 950 2320 900 NJ 900 NJ 900 3880 1160 4350 1430 4680J 1280 5120
preplace netloc xlconstant_0_dout 1 8 1 NJ 1250
preplace netloc MTS_Block_user_sysref_adc 1 1 5 360 1480 NJ 1480 NJ 1480 NJ 1480 2770J
preplace netloc MTS_Block_user_sysref_dac 1 1 5 380 1310 NJ 1310 NJ 1310 NJ 1310 2780J
preplace netloc adc_tile0_o_INC_BP_2 1 10 1 5130J 1190n
preplace netloc adc_tile0_o_RST_BP_2 1 10 1 5130J 1270n
preplace netloc adc_tile0_o_RTN_BP_2 1 10 1 5130J 1410n
preplace netloc aresetn_2 1 6 3 3430 690 NJ 690 4350
preplace netloc control_block_adc_control 1 4 3 2390J 1030 NJ 1030 3380
preplace netloc usp_rf_data_converter_0_m00_axis_tvalid 1 6 1 3310 1330n
preplace netloc dac_dma_block_M00_AXIS_tvalid 1 4 1 2310 520n
preplace netloc dac_dma_block_M01_AXIS_tvalid 1 4 1 2310 560n
preplace netloc dac_dma_block_M02_AXIS_tvalid 1 4 1 2290 600n
preplace netloc dac_dma_block_M03_AXIS_tvalid 1 4 1 2280 640n
preplace netloc dac_dma_block_M06_AXIS_tvalid 1 4 1 2220 760n
preplace netloc dac_dma_block_M04_AXIS_tvalid 1 4 1 2240 700n
preplace netloc dac_dma_block_M05_AXIS_tvalid 1 4 1 2200 740n
preplace netloc dac_dma_block_M07_AXIS_tvalid 1 4 1 N 820
preplace netloc usp_rf_data_converter_0_vout03 1 6 5 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ
preplace netloc ddr4_0_C0_DDR4 1 10 1 NJ 1370
preplace netloc dac_dma_block_M06_AXIS 1 4 1 2210 360n
preplace netloc dac1_clk_0_1 1 0 6 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ
preplace netloc dac_dma_block_M02_AXIS 1 4 1 2150 280n
preplace netloc usp_rf_data_converter_0_m30_axis 1 6 1 3250 1020n
preplace netloc axi_interconnect_2_M17_AXI 1 3 2 1540J 880 2190
preplace netloc axi_interconnect_2_M01_AXI 1 3 3 1510 90 NJ 90 2910J
preplace netloc axi_interconnect_2_M18_AXI 1 3 2 1520J 890 2300
preplace netloc tx_SLOT_0_AXIS5 1 5 1 2830 530n
preplace netloc usp_rf_data_converter_0_m20_axis 1 6 1 3260 1160n
preplace netloc usp_rf_data_converter_0_vout00 1 6 5 3250J 1500 NJ 1500 NJ 1500 NJ 1500 5130J
preplace netloc CLK_DIFF_SYSREF_CLK_1 1 0 1 NJ 1230
preplace netloc dac_dma_block_M03_AXIS 1 4 1 2180 340n
preplace netloc usp_rf_data_converter_0_m10_axis 1 6 1 3370 1220n
preplace netloc usp_rf_data_converter_0_m12_axis 1 6 1 3280 1200n
preplace netloc S_AXI_LITE_1 1 3 1 1500 410n
preplace netloc axi_interconnect_2_M04_AXI 1 3 2 1540J 410 2140
preplace netloc SPB_blocks_M00_AXIS3 1 7 1 3830 810n
preplace netloc usp_rf_data_converter_0_m22_axis 1 6 1 3360 1140n
preplace netloc axi_interconnect_2_M16_AXI 1 3 2 1610J 430 2320
preplace netloc usp_rf_data_converter_0_m02_axis 1 6 1 3330 1080n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 8 1070 100 1500J 120 NJ 120 NJ 120 NJ 120 NJ 120 NJ 120 4710J
preplace netloc vin2_01_0_1 1 0 6 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ
preplace netloc SPB_blocks_M00_AXIS1 1 7 1 3870 850n
preplace netloc dac_dma_block_M07_AXIS 1 4 1 2140 500n
preplace netloc axi_interconnect_2_M15_AXI 1 3 2 1550 220 NJ
preplace netloc dac_dma_block_M04_AXIS 1 4 1 2220 400n
preplace netloc hier_0_m_axi_stream 1 8 1 4360 920n
preplace netloc usp_rf_data_converter_0_m00_axis 1 6 1 3310 1060n
preplace netloc axi_interconnect_2_M11_AXI 1 3 2 1600J 440 2260
preplace netloc default_sysclk1_300mhz_1 1 0 10 NJ 1990 NJ 1990 NJ 1990 NJ 1990 NJ 1990 NJ 1990 NJ 1990 NJ 1990 NJ 1990 4720J
preplace netloc axi_interconnect_2_M05_AXI 1 3 2 1640 870 2170J
preplace netloc vin1_23_0_1 1 0 6 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ
preplace netloc axi_interconnect_2_M13_AXI 1 3 4 1510J 930 NJ 930 NJ 930 3400
preplace netloc usp_rf_data_converter_0_vout13 1 6 5 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ
preplace netloc axi_interconnect_2_M08_AXI 1 3 4 1460J 1010 NJ 1010 NJ 1010 3390
preplace netloc axi_interconnect_2_M03_AXI 1 3 5 1530J 110 NJ 110 NJ 110 NJ 110 3960
preplace netloc axi_interconnect_2_M14_AXI 1 3 2 1590J 420 2160
preplace netloc axi_interconnect_2_M02_AXI 1 3 6 1520 100 NJ 100 NJ 100 NJ 100 NJ 100 4370J
preplace netloc usp_rf_data_converter_0_vout11 1 6 5 NJ 1590 NJ 1590 NJ 1590 NJ 1590 NJ
preplace netloc tx_SLOT_0_AXIS7 1 5 1 2790 570n
preplace netloc vin0_01_0_1 1 0 6 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ
preplace netloc usp_rf_data_converter_0_vout01 1 6 5 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ
preplace netloc adc1_clk_0_1 1 0 6 NJ 1350 NJ 1350 NJ 1350 NJ 1350 NJ 1350 NJ
preplace netloc dac_dma_block_M_AXI_MM2S 1 4 6 2230J 870 2800J 680 NJ 680 NJ 680 NJ 680 4690
preplace netloc SPB_blocks_M01_AXIS2 1 7 1 3820 790n
preplace netloc SPB_blocks_M01_AXIS 1 7 1 3930 910n
preplace netloc dac0_clk_0_1 1 0 6 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ
preplace netloc tx_SLOT_0_AXIS4 1 5 1 2820 510n
preplace netloc vin3_23_0_1 1 0 6 NJ 1590 NJ 1590 NJ 1590 NJ 1590 NJ 1590 NJ
preplace netloc vin1_01_0_1 1 0 6 NJ 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 NJ
preplace netloc S00_AXI_1 1 2 1 1060 160n
preplace netloc adc3_clk_0_1 1 0 6 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ
preplace netloc usp_rf_data_converter_0_m32_axis 1 6 1 3350 1000n
preplace netloc sysref_in_0_1 1 0 6 NJ 1610 NJ 1610 NJ 1610 NJ 1610 NJ 1610 NJ
preplace netloc adc0_clk_0_1 1 0 6 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 NJ
preplace netloc usp_rf_data_converter_0_vout10 1 6 5 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ
preplace netloc axi_interconnect_2_M10_AXI 1 3 4 1470J 970 NJ 970 NJ 970 3420
preplace netloc axi_interconnect_2_M07_AXI 1 3 4 1480J 1000 NJ 1000 NJ 1000 3260
preplace netloc axi_interconnect_2_M09_AXI 1 3 5 1560J 910 NJ 910 NJ 910 NJ 910 3910
preplace netloc axi_interconnect_2_M19_AXI 1 3 2 1500J 900 2250
preplace netloc adc2_clk_0_1 1 0 6 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ
preplace netloc tx_SLOT_0_AXIS2 1 5 1 2880 470n
preplace netloc vin0_23_0_1 1 0 6 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ
preplace netloc dac_dma_block_M00_AXIS 1 4 1 2120 200n
preplace netloc s00_axi3_1 1 3 5 1570J 940 NJ 940 NJ 940 NJ 940 3850
preplace netloc SPB_blocks_M01_AXIS3 1 7 1 3840 830n
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 1210
preplace netloc SPB_blocks_M00_AXIS 1 7 1 3920 890n
preplace netloc usp_rf_data_converter_0_vout12 1 6 5 NJ 1610 NJ 1610 NJ 1610 NJ 1610 NJ
preplace netloc tx_SLOT_0_AXIS1 1 5 1 2890 450n
preplace netloc vin3_01_0_1 1 0 6 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ
preplace netloc axi_interconnect_2_M12_AXI 1 3 5 1530J 920 NJ 920 2800J 880 NJ 880 3800
preplace netloc tx_SLOT_0_AXIS3 1 5 1 2850 490n
preplace netloc dac_dma_block_M01_AXIS 1 4 1 2130 240n
preplace netloc usp_rf_data_converter_0_vout02 1 6 5 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ
preplace netloc tx_SLOT_0_AXIS 1 5 1 2900 430n
preplace netloc ddr_writer_0_M00_AXI 1 9 1 4700 1290n
preplace netloc SPB_blocks_M00_AXIS2 1 7 1 3810 770n
preplace netloc vin2_23_0_1 1 0 6 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ
preplace netloc SPB_blocks_M01_AXIS1 1 7 1 3900 870n
preplace netloc tx_SLOT_0_AXIS6 1 5 1 2810 550n
preplace netloc dac_dma_block_M05_AXIS 1 4 1 2270 440n
levelinfo -pg 1 -10 190 740 1310 1950 2580 3090 3630 4160 4540 4940 5170
pagesize -pg 1 -db -bbox -sgen -230 0 5310 2010
"
}
{
   "da_axi4_cnt":"55",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"23",
   "da_zynq_ultra_ps_e_cnt":"1"
}
