$date
	Sat Oct 22 23:05:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#302842
b1100 &
b1100 %
1$
b1100 !
1"
#302843
0"
#302846
b110 &
b110 %
#302850
b11 &
b11 %
#302854
b1010 &
b1010 %
#302858
b101 &
b101 %
#302862
b10000 &
b10000 %
#302866
b1000 &
b1000 %
#302870
b100 &
b100 %
#302874
b10 &
b10 %
#302878
b1 &
1#
b1 %
#302882
b0 &
b0 %
0#
0$
#1345821
b1010 !
1"
#1345822
b1010 &
b1010 %
1$
#1345823
0"
#1345826
b101 &
b101 %
#1345830
b10000 &
b10000 %
#1345834
b1000 &
b1000 %
#1345838
b100 &
b100 %
#1345842
b10 &
b10 %
#1345846
b1 &
1#
b1 %
#1345850
b0 &
b0 %
0#
0$
#2358033
b1000 !
1"
#2358034
b1000 &
b1000 %
1$
#2358035
0"
#2358038
b100 &
b100 %
#2358042
b10 &
b10 %
#2358046
b1 &
1#
b1 %
#2358050
b0 &
b0 %
0#
0$
#4500012
