{"version":"1.1.0","info":[["/home/vinhkhang/Documents/Verilog/add_sub_4bit/add_sub_4bit_tb.v",[[[[[["add_sub_4bit_tb",[[2,0],[2,23]],[[2,7],[2,22]],[],["module"]],[23,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["add_sub_4bit_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["add_sub_4bit_tb"],["variable","a"]],["select",[[4,4],[4,14]],[[4,8],[4,14]],["add_sub_4bit_tb"],["variable","reg"]],["result",[[5,4],[5,21]],[[5,15],[5,21]],["add_sub_4bit_tb"],["variable","wire"]],["as4",[[7,4],[12,5]],[[7,17],[7,20]],["add_sub_4bit_tb"],["instance","add_sub_4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/add_sub_4bit/add_sub_4bit.v",[[[[[["add_sub_4bit",[[0,0],[4,2]],[[0,7],[0,19]],[],["module"]],[13,9]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["add_sub_4bit"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["add_sub_4bit"],["port","a"]],["select",[[2,4],[2,16]],[[2,10],[2,16]],["add_sub_4bit"],["port","input"]],["result",[[3,4],[3,27]],[[3,21],[3,27]],["add_sub_4bit"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/ALU/ALU_tb.v",[[[[[["ALU_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[30,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["ALU_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["ALU_tb"],["variable","a"]],["sel",[[4,4],[4,17]],[[4,14],[4,17]],["ALU_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["ALU_tb"],["variable","wire"]],["ALU_inst",[[7,4],[12,5]],[[7,8],[7,16]],["ALU_tb"],["instance","ALU"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/ALU/ALU.v",[[[[[["ALU",[[0,0],[4,2]],[[0,7],[0,10]],[],["module"]],[26,12]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["ALU"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["ALU"],["port","a"]],["sel",[[2,4],[2,19]],[[2,16],[2,19]],["ALU"],["port","input"]],["out",[[3,4],[3,24]],[[3,21],[3,24]],["ALU"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/AND2/and2_tb.v",[[[[[["and2_tb",[[0,0],[0,15]],[[0,7],[0,14]],[],["module"]],[25,8]],[[["a",[[1,4],[1,9]],[[1,8],[1,9]],["and2_tb"],["variable","reg"]],["b",[[1,4],[1,12]],[[1,11],[1,12]],["and2_tb"],["variable","a"]],["result",[[2,4],[2,15]],[[2,9],[2,15]],["and2_tb"],["variable","wire"]],["a2",[[5,4],[9,5]],[[5,10],[5,12]],["and2_tb"],["instance","and_2"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/AND2/and2.v",[[[[[["and_2",[[0,0],[3,2]],[[0,7],[0,12]],[],["module"]],[7,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["and_2"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["and_2"],["port","a"]],["result",[[2,4],[2,17]],[[2,11],[2,17]],["and_2"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/counter4bit/counter4bit_tb.v",[[[[[["counter4bit_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[26,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["counter4bit_tb"],["variable","reg"]],["rst",[[3,4],[3,16]],[[3,13],[3,16]],["counter4bit_tb"],["variable","clk"]],["up_down",[[3,4],[3,25]],[[3,18],[3,25]],["counter4bit_tb"],["variable","rst"]],["result",[[4,4],[4,21]],[[4,15],[4,21]],["counter4bit_tb"],["variable","wire"]],["ct4",[[6,4],[11,5]],[[6,16],[6,19]],["counter4bit_tb"],["instance","counter4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/counter4bit/counter4bit.v",[[[[[["counter4bit",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[16,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["counter4bit"],["port","input"]],["rst",[[1,15],[1,18]],[[1,15],[1,18]],["counter4bit"],["port","clk"]],["up_down",[[1,20],[1,27]],[[1,20],[1,27]],["counter4bit"],["port","rst"]],["result",[[2,4],[2,27]],[[2,21],[2,27]],["counter4bit"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/decoder/2to4/decoder2to4_tb.v",[[[[[["decoder2to4_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[23,8]],[[["a",[[3,4],[3,9]],[[3,8],[3,9]],["decoder2to4_tb"],["variable","reg"]],["b",[[3,4],[3,12]],[[3,11],[3,12]],["decoder2to4_tb"],["variable","a"]],["de2to4_result",[[4,4],[4,28]],[[4,15],[4,28]],["decoder2to4_tb"],["variable","wire"]],["dec2to4",[[6,4],[10,5]],[[6,16],[6,23]],["decoder2to4_tb"],["instance","decoder2to4"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/decoder/2to4/decoder2to4.v",[[[[[["decoder2to4",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[12,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["decoder2to4"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["decoder2to4"],["port","a"]],["de2to4_result",[[2,4],[2,30]],[[2,17],[2,30]],["decoder2to4"],["port","output"]],["an",[[4,0],[4,7]],[[4,5],[4,7]],["decoder2to4"],["variable","wire"]],["bn",[[4,0],[4,11]],[[4,9],[4,11]],["decoder2to4"],["variable","an"]],["n1",[[5,0],[5,13]],[[5,4],[5,6]],["decoder2to4"],["instance","not"]],["n2",[[6,0],[6,13]],[[6,4],[6,6]],["decoder2to4"],["instance","not"]],["a3",[[7,0],[7,29]],[[7,4],[7,6]],["decoder2to4"],["instance","and"]],["a2",[[8,0],[8,31]],[[8,4],[8,6]],["decoder2to4"],["instance","and"]],["a1",[[9,0],[9,31]],[[9,4],[9,6]],["decoder2to4"],["instance","and"]],["a0",[[10,0],[10,32]],[[10,4],[10,6]],["decoder2to4"],["instance","and"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/decoder/3to8/decoder3to8_tb.v",[[[[[["decoder3to8_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[28,8]],[[["a",[[3,4],[3,9]],[[3,8],[3,9]],["decoder3to8_tb"],["variable","reg"]],["b",[[3,4],[3,12]],[[3,11],[3,12]],["decoder3to8_tb"],["variable","a"]],["c",[[3,4],[3,15]],[[3,14],[3,15]],["decoder3to8_tb"],["variable","b"]],["out",[[4,4],[4,18]],[[4,15],[4,18]],["decoder3to8_tb"],["variable","wire"]],["d38",[[6,4],[11,5]],[[6,16],[6,19]],["decoder3to8_tb"],["instance","decoder3to8"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/decoder/3to8/decoder3to8.v",[[[[[["decoder3to8",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[14,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["decoder3to8"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["decoder3to8"],["port","a"]],["c",[[1,16],[1,17]],[[1,16],[1,17]],["decoder3to8"],["port","b"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["decoder3to8"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/dflipflop/dflipflop_tb.v",[[[[[["dff_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[28,8]],[[["d",[[3,4],[3,9]],[[3,8],[3,9]],["dff_tb"],["variable","reg"]],["clk",[[3,4],[3,14]],[[3,11],[3,14]],["dff_tb"],["variable","d"]],["rst",[[3,4],[3,19]],[[3,16],[3,19]],["dff_tb"],["variable","clk"]],["q",[[4,4],[4,10]],[[4,9],[4,10]],["dff_tb"],["variable","wire"]],["d0",[[6,4],[11,5]],[[6,8],[6,10]],["dff_tb"],["instance","dff"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/dflipflop/dflipflop.v",[[[[[["dff",[[0,0],[3,2]],[[0,7],[0,10]],[],["module"]],[12,8]],[[["d",[[1,4],[1,16]],[[1,15],[1,16]],["dff"],["port","wire"]],["clk",[[1,18],[1,21]],[[1,18],[1,21]],["dff"],["port","d"]],["rst",[[1,23],[1,26]],[[1,23],[1,26]],["dff"],["port","clk"]],["q",[[2,4],[2,16]],[[2,15],[2,16]],["dff"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/divide4bit/divide4bit_tb.v",[[],null,0]],["/home/vinhkhang/Documents/Verilog/divide4bit/divide4bit.v",[[null,null,null,null,[["V",[[7,210],[7,221]],[[7,217],[7,218]],[],["variable","k"]],["P",[[7,210],[7,320]],[[7,311],[7,312]],[],["variable","U"]],["i",[[7,210],[7,412]],[[7,407],[7,408]],[],["variable","f"]],["_",[[7,413],[7,419]],[[7,417],[7,418]],[],["variable","U"]]]],null,0]],["/home/vinhkhang/Documents/Verilog/encoder/encoder4to2/encoder4to2_tb.v",[[[[[["encoder4to2_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[25,8]],[[["a",[[3,4],[3,9]],[[3,8],[3,9]],["encoder4to2_tb"],["variable","reg"]],["b",[[3,4],[3,12]],[[3,11],[3,12]],["encoder4to2_tb"],["variable","a"]],["c",[[3,4],[3,15]],[[3,14],[3,15]],["encoder4to2_tb"],["variable","b"]],["d",[[3,4],[3,18]],[[3,17],[3,18]],["encoder4to2_tb"],["variable","c"]],["out",[[4,4],[4,18]],[[4,15],[4,18]],["encoder4to2_tb"],["variable","wire"]],["e42",[[6,4],[12,5]],[[6,16],[6,19]],["encoder4to2_tb"],["instance","encoder4to2"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/encoder/encoder4to2/encoder4to2.v",[[[[[["encoder4to2",[[0,0],[3,2]],[[0,8],[0,19]],[],["module"]],[8,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["encoder4to2"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["encoder4to2"],["port","a"]],["c",[[1,16],[1,17]],[[1,16],[1,17]],["encoder4to2"],["port","b"]],["d",[[1,19],[1,20]],[[1,19],[1,20]],["encoder4to2"],["port","c"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["encoder4to2"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/encoder/encoder8to3/encoder8to3_tb.v",[[[[[["encoder8to3_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[26,8]],[[["in",[[3,4],[3,16]],[[3,14],[3,16]],["encoder8to3_tb"],["variable","reg"]],["out",[[4,4],[4,18]],[[4,15],[4,18]],["encoder8to3_tb"],["variable","wire"]],["e83",[[6,4],[9,5]],[[6,16],[6,19]],["encoder8to3_tb"],["instance","encoder8to3"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/encoder/encoder8to3/encoder8to3.v",[[[[[["encoder8to3",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[9,8]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["encoder8to3"],["port","input"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["encoder8to3"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/fa_4bit/fa_4bit_tb.v",[[[[[["fa_4bit_tb",[[0,0],[0,18]],[[0,7],[0,17]],[],["module"]],[27,8]],[[["s1",[[1,4],[1,16]],[[1,14],[1,16]],["fa_4bit_tb"],["variable","reg"]],["s2",[[1,4],[1,20]],[[1,18],[1,20]],["fa_4bit_tb"],["variable","s1"]],["cin4",[[2,4],[2,12]],[[2,8],[2,12]],["fa_4bit_tb"],["variable","reg"]],["sum4",[[3,4],[3,19]],[[3,15],[3,19]],["fa_4bit_tb"],["variable","wire"]],["cout4",[[4,4],[4,14]],[[4,9],[4,14]],["fa_4bit_tb"],["variable","wire"]],["fa4",[[6,4],[12,5]],[[6,12],[6,15]],["fa_4bit_tb"],["instance","fa_4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/fa_4bit/fa_4bit.v",[[[[[["fa_1bit",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[9,0]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["fa_1bit"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["fa_1bit"],["port","a"]],["cin",[[1,16],[1,19]],[[1,16],[1,19]],["fa_1bit"],["port","b"]],["sum",[[2,4],[2,14]],[[2,11],[2,14]],["fa_1bit"],["port","output"]],["cout",[[2,16],[2,20]],[[2,16],[2,20]],["fa_1bit"],["port","sum"]]]]],[[["fa_4bit",[[10,0],[15,2]],[[10,7],[10,14]],[],["module"]],[22,8]],[[["s1",[[11,4],[11,18]],[[11,16],[11,18]],["fa_4bit"],["port","input"]],["s2",[[11,20],[11,22]],[[11,20],[11,22]],["fa_4bit"],["port","s1"]],["cin4",[[12,4],[12,14]],[[12,10],[12,14]],["fa_4bit"],["port","input"]],["sum4",[[13,4],[13,21]],[[13,17],[13,21]],["fa_4bit"],["port","output"]],["cout4",[[14,4],[14,16]],[[14,11],[14,16]],["fa_4bit"],["port","output"]],["w1",[[16,0],[16,7]],[[16,5],[16,7]],["fa_4bit"],["variable","wire"]],["w2",[[16,0],[16,11]],[[16,9],[16,11]],["fa_4bit"],["variable","w1"]],["w3",[[16,0],[16,15]],[[16,13],[16,15]],["fa_4bit"],["variable","w2"]],["fa1",[[17,0],[17,44]],[[17,8],[17,11]],["fa_4bit"],["instance","fa_1bit"]],["fa2",[[18,0],[18,42]],[[18,8],[18,11]],["fa_4bit"],["instance","fa_1bit"]],["fa3",[[19,0],[19,42]],[[19,8],[19,11]],["fa_4bit"],["instance","fa_1bit"]],["fa4",[[20,0],[20,45]],[[20,8],[20,11]],["fa_4bit"],["instance","fa_1bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/FSM/mealy/mealy_tb.v",[[[[[["mealy_tb",[[4,0],[4,16]],[[4,7],[4,15]],[],["module"]],[42,8]],[[["i",[[5,4],[5,9]],[[5,8],[5,9]],["mealy_tb"],["variable","reg"]],["clk",[[5,4],[5,14]],[[5,11],[5,14]],["mealy_tb"],["variable","i"]],["rst",[[5,4],[5,19]],[[5,16],[5,19]],["mealy_tb"],["variable","clk"]],["y",[[6,4],[6,10]],[[6,9],[6,10]],["mealy_tb"],["variable","wire"]],["ml",[[8,4],[13,5]],[[8,10],[8,12]],["mealy_tb"],["instance","mealy"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/FSM/mealy/mealy.v",[[[[[["machchuyen",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[8,0]],[[["i",[[1,4],[1,11]],[[1,10],[1,11]],["machchuyen"],["port","input"]],["q1",[[1,13],[1,15]],[[1,13],[1,15]],["machchuyen"],["port","i"]],["q0",[[1,17],[1,19]],[[1,17],[1,19]],["machchuyen"],["port","q1"]],["d1",[[2,4],[2,13]],[[2,11],[2,13]],["machchuyen"],["port","output"]],["d0",[[2,15],[2,17]],[[2,15],[2,17]],["machchuyen"],["port","d1"]]]]],[[["dff",[[9,0],[12,2]],[[9,7],[9,10]],[],["module"]],[19,0]],[[["i",[[10,4],[10,11]],[[10,10],[10,11]],["dff"],["port","input"]],["clk",[[10,13],[10,16]],[[10,13],[10,16]],["dff"],["port","i"]],["rst",[[10,18],[10,21]],[[10,18],[10,21]],["dff"],["port","clk"]],["o",[[11,4],[11,16]],[[11,15],[11,16]],["dff"],["port","reg"]]]]],[[["mealy",[[20,0],[23,2]],[[20,7],[20,12]],[],["module"]],[32,8]],[[["i",[[21,4],[21,11]],[[21,10],[21,11]],["mealy"],["port","input"]],["clk",[[21,13],[21,16]],[[21,13],[21,16]],["mealy"],["port","i"]],["rst",[[21,18],[21,21]],[[21,18],[21,21]],["mealy"],["port","clk"]],["y",[[22,4],[22,12]],[[22,11],[22,12]],["mealy"],["port","output"]],["d1",[[25,0],[25,7]],[[25,5],[25,7]],["mealy"],["variable","wire"]],["d0",[[25,0],[25,11]],[[25,9],[25,11]],["mealy"],["variable","d1"]],["q1",[[25,0],[25,15]],[[25,13],[25,15]],["mealy"],["variable","d0"]],["q0",[[25,0],[25,19]],[[25,17],[25,19]],["mealy"],["variable","q1"]],["m1",[[26,0],[26,32]],[[26,11],[26,13]],["mealy"],["instance","machchuyen"]],["f1",[[27,0],[27,24]],[[27,4],[27,6]],["mealy"],["instance","dff"]],["f2",[[28,0],[28,24]],[[28,4],[28,6]],["mealy"],["instance","dff"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/FSM/moore/moore_tb.v",[[[[[["moore_tb",[[4,0],[4,16]],[[4,7],[4,15]],[],["module"]],[30,8]],[[["i",[[5,4],[5,9]],[[5,8],[5,9]],["moore_tb"],["variable","reg"]],["clk",[[5,4],[5,14]],[[5,11],[5,14]],["moore_tb"],["variable","i"]],["rst",[[5,4],[5,19]],[[5,16],[5,19]],["moore_tb"],["variable","clk"]],["y",[[6,4],[6,10]],[[6,9],[6,10]],["moore_tb"],["variable","wire"]],["mrr",[[8,4],[13,5]],[[8,10],[8,13]],["moore_tb"],["instance","moore"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/FSM/moore/moore.v",[[[[[["machchuyen",[[0,0],[4,2]],[[0,7],[0,17]],[],["module"]],[9,0]],[[["i",[[1,4],[1,11]],[[1,10],[1,11]],["machchuyen"],["port","input"]],["q",[[2,4],[2,17]],[[2,16],[2,17]],["machchuyen"],["port","input"]],["d",[[3,4],[3,18]],[[3,17],[3,18]],["machchuyen"],["port","output"]]]]],[[["dff",[[10,0],[13,2]],[[10,7],[10,10]],[],["module"]],[22,0]],[[["d",[[11,4],[11,11]],[[11,10],[11,11]],["dff"],["port","input"]],["clk",[[11,13],[11,16]],[[11,13],[11,16]],["dff"],["port","d"]],["rst",[[11,18],[11,21]],[[11,18],[11,21]],["dff"],["port","clk"]],["q",[[12,4],[12,16]],[[12,15],[12,16]],["dff"],["port","reg"]]]]],[[["moore",[[23,0],[26,2]],[[23,7],[23,12]],[],["module"]],[34,8]],[[["i",[[24,4],[24,11]],[[24,10],[24,11]],["moore"],["port","input"]],["clk",[[24,13],[24,16]],[[24,13],[24,16]],["moore"],["port","i"]],["rst",[[24,18],[24,21]],[[24,18],[24,21]],["moore"],["port","clk"]],["y",[[25,4],[25,12]],[[25,11],[25,12]],["moore"],["port","output"]],["q",[[28,0],[28,12]],[[28,11],[28,12]],["moore"],["variable","wire"]],["d",[[28,0],[28,15]],[[28,14],[28,15]],["moore"],["variable","q"]],["m1",[[29,0],[29,22]],[[29,11],[29,13]],["moore"],["instance","machchuyen"]],["f1",[[30,0],[30,28]],[[30,4],[30,6]],["moore"],["instance","dff"]],["f2",[[31,0],[31,28]],[[31,4],[31,6]],["moore"],["instance","dff"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/full_adder/full_adder_tb.v",[[null,null,null,null,[["o",[[0,0],[5,26]],[[5,7],[5,8]],[],["variable","g"]],["T",[[5,27],[5,86]],[[5,35],[5,36]],[],["variable","v"]],["m",[[5,27],[9,149]],[[9,146],[9,147]],[],["variable","oY"]]]],null,0]],["/home/vinhkhang/Documents/Verilog/full_adder/full_adder.v",[[[[[["full_adder",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[8,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["full_adder"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["full_adder"],["port","a"]],["cin",[[1,16],[1,19]],[[1,16],[1,19]],["full_adder"],["port","b"]],["sum",[[2,4],[2,14]],[[2,11],[2,14]],["full_adder"],["port","output"]],["cout",[[2,16],[2,20]],[[2,16],[2,20]],["full_adder"],["port","sum"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/full_subtractor/fullsub_tb.v",[[[[[["fullsub_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[23,8]],[[["sub1",[[3,4],[3,18]],[[3,14],[3,18]],["fullsub_tb"],["variable","reg"]],["sub2",[[3,4],[3,24]],[[3,20],[3,24]],["fullsub_tb"],["variable","sub1"]],["sub",[[4,4],[4,18]],[[4,15],[4,18]],["fullsub_tb"],["variable","wire"]],["cout_sub",[[5,4],[5,17]],[[5,9],[5,17]],["fullsub_tb"],["variable","wire"]],["fs",[[7,4],[12,5]],[[7,12],[7,14]],["fullsub_tb"],["instance","fullsub"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/full_subtractor/fullsub.v",[[[[[["fulladd",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[7,0]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["fulladd"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["fulladd"],["port","a"]],["cin",[[1,16],[1,19]],[[1,16],[1,19]],["fulladd"],["port","b"]],["sum",[[2,4],[2,14]],[[2,11],[2,14]],["fulladd"],["port","output"]],["cout",[[2,16],[2,20]],[[2,16],[2,20]],["fulladd"],["port","sum"]]]]],[[["fulladd_4",[[8,0],[13,2]],[[8,7],[8,16]],[],["module"]],[20,0]],[[["add1",[[9,4],[9,20]],[[9,16],[9,20]],["fulladd_4"],["port","input"]],["add2",[[9,22],[9,26]],[[9,22],[9,26]],["fulladd_4"],["port","add1"]],["cin4",[[10,4],[10,14]],[[10,10],[10,14]],["fulladd_4"],["port","input"]],["sum4",[[11,4],[11,21]],[[11,17],[11,21]],["fulladd_4"],["port","output"]],["cout4",[[12,4],[12,16]],[[12,11],[12,16]],["fulladd_4"],["port","output"]],["temp",[[14,0],[14,15]],[[14,11],[14,15]],["fulladd_4"],["variable","wire"]],["fa1",[[15,0],[15,80]],[[15,8],[15,11]],["fulladd_4"],["instance","fulladd"]],["fa2",[[16,0],[16,83]],[[16,8],[16,11]],["fulladd_4"],["instance","fulladd"]],["fa3",[[17,0],[17,83]],[[17,8],[17,11]],["fulladd_4"],["instance","fulladd"]],["fa4",[[18,0],[18,81]],[[18,8],[18,11]],["fulladd_4"],["instance","fulladd"]]]]],[[["fullsub",[[21,0],[25,2]],[[21,7],[21,14]],[],["module"]],[35,8]],[[["sub1",[[22,4],[22,20]],[[22,16],[22,20]],["fullsub"],["port","input"]],["sub2",[[22,22],[22,26]],[[22,22],[22,26]],["fullsub"],["port","sub1"]],["sub",[[23,4],[23,20]],[[23,17],[23,20]],["fullsub"],["port","output"]],["cout_sub",[[24,4],[24,19]],[[24,11],[24,19]],["fullsub"],["port","output"]],["sub2_not",[[26,0],[26,19]],[[26,11],[26,19]],["fullsub"],["variable","wire"]],["n1",[[27,0],[27,38]],[[27,4],[27,6]],["fullsub"],["instance","not"]],["fa5",[[28,0],[34,1]],[[28,10],[28,13]],["fullsub"],["instance","fulladd_4"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/half_adder/half_adder_tb.v",[[[[[["half_adder_tb",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[25,8]],[[["a",[[3,4],[3,9]],[[3,8],[3,9]],["half_adder_tb"],["variable","reg"]],["b",[[3,4],[3,12]],[[3,11],[3,12]],["half_adder_tb"],["variable","a"]],["sum",[[4,4],[4,12]],[[4,9],[4,12]],["half_adder_tb"],["variable","wire"]],["cout",[[4,4],[4,18]],[[4,14],[4,18]],["half_adder_tb"],["variable","sum"]],["hd",[[6,4],[11,5]],[[6,15],[6,17]],["half_adder_tb"],["instance","half_adder"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/half_adder/half_adder.v",[[[[[["half_adder",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[8,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["half_adder"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["half_adder"],["port","a"]],["sum",[[2,4],[2,14]],[[2,11],[2,14]],["half_adder"],["port","output"]],["cout",[[2,16],[2,20]],[[2,16],[2,20]],["half_adder"],["port","sum"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/mul4bit/mul4bit_tb.v",[[[[[["mul4bit_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[26,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["mul4bit_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["mul4bit_tb"],["variable","a"]],["mul",[[4,4],[4,18]],[[4,15],[4,18]],["mul4bit_tb"],["variable","wire"]],["m4",[[6,4],[10,5]],[[6,12],[6,14]],["mul4bit_tb"],["instance","mul4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/mul4bit/mul4bit.v",[[[[[["mul4bit",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[9,8]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["mul4bit"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["mul4bit"],["port","a"]],["mul",[[2,4],[2,24]],[[2,21],[2,24]],["mul4bit"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/mux2to1/mux2to1_tb.v",[[[[[["mux2to1_tb",[[0,0],[0,18]],[[0,7],[0,17]],[],["module"]],[23,9]],[[["a",[[1,4],[1,9]],[[1,8],[1,9]],["mux2to1_tb"],["variable","reg"]],["b",[[1,4],[1,12]],[[1,11],[1,12]],["mux2to1_tb"],["variable","a"]],["sel",[[1,4],[1,17]],[[1,14],[1,17]],["mux2to1_tb"],["variable","b"]],["s",[[2,4],[2,10]],[[2,9],[2,10]],["mux2to1_tb"],["variable","wire"]],["m21",[[4,4],[9,5]],[[4,12],[4,15]],["mux2to1_tb"],["instance","mux2to1"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/mux2to1/mux2to1.v",[[[[[["mux2to1",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[8,0]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["mux2to1"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["mux2to1"],["port","a"]],["sel",[[1,16],[1,19]],[[1,16],[1,19]],["mux2to1"],["port","b"]],["s",[[2,4],[2,12]],[[2,11],[2,12]],["mux2to1"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/hehe.v",[[[[[["test",[[0,0],[0,30]],[[0,7],[0,11]],[],["module"]],[40,0]],[[["clk",[[1,6],[1,9]],[[1,6],[1,9]],["test"],["port"]],["a",[[1,9],[1,12]],[[1,11],[1,12]],["test"],["port","clk"]],["b",[[1,12],[1,15]],[[1,14],[1,15]],["test"],["port","a"]],["f",[[0,24],[0,25]],[[0,24],[0,25]],["test"],["port","b"]],["g",[[2,8],[2,11]],[[2,10],[2,11]],["test"],["port","f"]],["f",[[2,7],[2,8]],[[2,7],[2,8]],["test"],["port"]],["f",[[3,0],[3,5]],[[3,4],[3,5]],["test"],["variable","reg"]],["g",[[15,2],[15,11]],[[15,10],[15,11]],["test"],["variable","f"]],["clk",[[5,0],[14,9]],[[14,6],[14,9]],["test"],["variable","reg"]],["a",[[5,0],[14,12]],[[14,11],[14,12]],["test"],["variable","clk"]],["b",[[5,0],[14,15]],[[14,14],[14,15]],["test"],["variable","a"]],["f",[[15,2],[15,8]],[[15,7],[15,8]],["test"],["variable","wire"]],["t",[[17,2],[23,3]],[[17,7],[17,8]],["test"],["instance","test"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/led.v",[[[[[["counter",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[48,10]],[[["clk",[[1,2],[1,11]],[[1,8],[1,11]],["counter"],["port","input"]],["rst",[[1,13],[1,16]],[[1,13],[1,16]],["counter"],["port","clk"]],["seg1",[[2,2],[2,23]],[[2,19],[2,23]],["counter"],["port","reg"]],["seg2",[[2,25],[2,29]],[[2,25],[2,29]],["counter"],["port","seg1"]],["out1",[[4,0],[4,14]],[[4,10],[4,14]],["counter"],["variable","reg"]],["out2",[[4,0],[4,20]],[[4,16],[4,20]],["counter"],["variable","out1"]]],[],[[[["decode_7seg",[[26,0],[26,27]],[[26,15],[26,26]],["counter"],["function"]],[41,12]],[]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/mealy.v",[[[[[["mealy",[[0,0],[4,2]],[[0,7],[0,12]],[],["module"]],[72,0]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["mealy"],["port","input"]],["rst",[[1,15],[1,18]],[[1,15],[1,18]],["mealy"],["port","clk"]],["mssv_mealy",[[2,4],[2,26]],[[2,16],[2,26]],["mealy"],["port","input"]],["done_mealy",[[3,4],[3,31]],[[3,21],[3,31]],["mealy"],["port","reg"]],["presentstate",[[5,0],[5,22]],[[5,10],[5,22]],["mealy"],["variable","reg"]],["nextstate",[[5,0],[5,33]],[[5,24],[5,33]],["mealy"],["variable","presentstate"]],["S0",[[6,0],[6,20]],[[6,10],[6,12]],["mealy"],["parameter"]],["S1",[[7,0],[7,20]],[[7,10],[7,12]],["mealy"],["parameter"]],["S2",[[8,0],[8,20]],[[8,10],[8,12]],["mealy"],["parameter"]],["S3",[[9,0],[9,20]],[[9,10],[9,12]],["mealy"],["parameter"]]]]],[[["mealy_tb",[[73,0],[73,16]],[[73,7],[73,15]],[],["module"]],[136,9]],[[["clk",[[74,4],[74,11]],[[74,8],[74,11]],["mealy_tb"],["variable","reg"]],["rst",[[74,4],[74,16]],[[74,13],[74,16]],["mealy_tb"],["variable","clk"]],["mssv_mealy",[[75,4],[75,24]],[[75,14],[75,24]],["mealy_tb"],["variable","reg"]],["done_mealy",[[76,4],[76,25]],[[76,15],[76,25]],["mealy_tb"],["variable","wire"]],["uut",[[78,4],[83,5]],[[78,10],[78,13]],["mealy_tb"],["instance","mealy"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/moore.v",[[[[[["fsm_moore",[[0,0],[4,2]],[[0,7],[0,16]],[],["module"]],[71,0]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["fsm_moore"],["port","input"]],["rst",[[1,15],[1,18]],[[1,15],[1,18]],["fsm_moore"],["port","clk"]],["mssv_moore",[[2,4],[2,26]],[[2,16],[2,26]],["fsm_moore"],["port","input"]],["done_moore",[[3,4],[3,31]],[[3,21],[3,31]],["fsm_moore"],["port","reg"]],["presentstate",[[5,4],[5,26]],[[5,14],[5,26]],["fsm_moore"],["variable","reg"]],["nextstate",[[5,4],[5,37]],[[5,28],[5,37]],["fsm_moore"],["variable","presentstate"]],["S0",[[6,4],[6,24]],[[6,14],[6,16]],["fsm_moore"],["parameter"]],["S1",[[7,4],[7,24]],[[7,14],[7,16]],["fsm_moore"],["parameter"]],["S2",[[8,4],[8,24]],[[8,14],[8,16]],["fsm_moore"],["parameter"]],["S3",[[9,4],[9,24]],[[9,14],[9,16]],["fsm_moore"],["parameter"]],["S4",[[10,4],[10,24]],[[10,14],[10,16]],["fsm_moore"],["parameter"]]]]],[[["fsm_moore_tb",[[72,0],[72,20]],[[72,7],[72,19]],[],["module"]],[122,9]],[[["clk",[[73,4],[73,11]],[[73,8],[73,11]],["fsm_moore_tb"],["variable","reg"]],["rst",[[73,4],[73,16]],[[73,13],[73,16]],["fsm_moore_tb"],["variable","clk"]],["mssv_moore",[[74,4],[74,24]],[[74,14],[74,24]],["fsm_moore_tb"],["variable","reg"]],["done_moore",[[75,4],[75,25]],[[75,15],[75,25]],["fsm_moore_tb"],["variable","wire"]],["uut",[[77,4],[82,5]],[[77,14],[77,17]],["fsm_moore_tb"],["instance","fsm_moore"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/tb.v",[[[[[["counter_7seg_tb",[[2,0],[2,23]],[[2,7],[2,22]],[],["module"]],[23,9]],[[["clk",[[3,2],[3,9]],[[3,6],[3,9]],["counter_7seg_tb"],["variable","reg"]],["rst",[[3,2],[3,14]],[[3,11],[3,14]],["counter_7seg_tb"],["variable","clk"]],["seg1",[[4,2],[4,17]],[[4,13],[4,17]],["counter_7seg_tb"],["variable","wire"]],["seg2",[[4,2],[4,23]],[[4,19],[4,23]],["counter_7seg_tb"],["variable","seg1"]],["uut",[[6,2],[11,3]],[[6,10],[6,13]],["counter_7seg_tb"],["instance","counter"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/basic/asynchronous/basic_ram_tb.v",[[[[[["basic_ram_tb",[[2,0],[2,20]],[[2,7],[2,19]],[],["module"]],[37,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["basic_ram_tb"],["variable","reg"]],["we",[[3,4],[3,15]],[[3,13],[3,15]],["basic_ram_tb"],["variable","clk"]],["addr",[[4,4],[4,18]],[[4,14],[4,18]],["basic_ram_tb"],["variable","reg"]],["in",[[5,4],[5,16]],[[5,14],[5,16]],["basic_ram_tb"],["variable","reg"]],["out",[[6,4],[6,18]],[[6,15],[6,18]],["basic_ram_tb"],["variable","wire"]],["bsr",[[8,4],[14,5]],[[8,14],[8,17]],["basic_ram_tb"],["instance","basic_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/basic/asynchronous/basic_ram.v",[[[[[["basic_ram",[[0,0],[5,2]],[[0,7],[0,16]],[],["module"]],[16,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["basic_ram"],["port","input"]],["we",[[1,15],[1,17]],[[1,15],[1,17]],["basic_ram"],["port","clk"]],["addr",[[2,4],[2,20]],[[2,16],[2,20]],["basic_ram"],["port","input"]],["in",[[3,4],[3,18]],[[3,16],[3,18]],["basic_ram"],["port","input"]],["out",[[4,4],[4,20]],[[4,17],[4,20]],["basic_ram"],["port","output"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["basic_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/basic/synchronous/basic_ram_tb.v",[[[[[["basic_ram_tb",[[2,0],[2,20]],[[2,7],[2,19]],[],["module"]],[37,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["basic_ram_tb"],["variable","reg"]],["we",[[3,4],[3,15]],[[3,13],[3,15]],["basic_ram_tb"],["variable","clk"]],["addr",[[4,4],[4,18]],[[4,14],[4,18]],["basic_ram_tb"],["variable","reg"]],["in",[[5,4],[5,16]],[[5,14],[5,16]],["basic_ram_tb"],["variable","reg"]],["out",[[6,4],[6,18]],[[6,15],[6,18]],["basic_ram_tb"],["variable","wire"]],["bsr",[[8,4],[14,5]],[[8,14],[8,17]],["basic_ram_tb"],["instance","basic_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/basic/synchronous/basic_ram.v",[[[[[["basic_ram",[[0,0],[5,2]],[[0,7],[0,16]],[],["module"]],[15,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["basic_ram"],["port","input"]],["we",[[1,15],[1,17]],[[1,15],[1,17]],["basic_ram"],["port","clk"]],["addr",[[2,4],[2,20]],[[2,16],[2,20]],["basic_ram"],["port","input"]],["in",[[3,4],[3,18]],[[3,16],[3,18]],["basic_ram"],["port","input"]],["out",[[4,4],[4,24]],[[4,21],[4,24]],["basic_ram"],["port","reg"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["basic_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/dual_port/asynchronous/dual_port_ram_tb.v",[[[[[["dual_port_ram_tb",[[2,0],[2,24]],[[2,7],[2,23]],[],["module"]],[48,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["dual_port_ram_tb"],["variable","reg"]],["we_a",[[3,4],[3,17]],[[3,13],[3,17]],["dual_port_ram_tb"],["variable","clk"]],["we_b",[[3,4],[3,23]],[[3,19],[3,23]],["dual_port_ram_tb"],["variable","we_a"]],["addr_a",[[4,4],[4,20]],[[4,14],[4,20]],["dual_port_ram_tb"],["variable","reg"]],["addr_b",[[4,4],[4,28]],[[4,22],[4,28]],["dual_port_ram_tb"],["variable","addr_a"]],["din_a",[[5,4],[5,19]],[[5,14],[5,19]],["dual_port_ram_tb"],["variable","reg"]],["din_b",[[5,4],[5,26]],[[5,21],[5,26]],["dual_port_ram_tb"],["variable","din_a"]],["dout_a",[[6,4],[6,21]],[[6,15],[6,21]],["dual_port_ram_tb"],["variable","wire"]],["dout_b",[[6,4],[6,29]],[[6,23],[6,29]],["dual_port_ram_tb"],["variable","dout_a"]],["dpr",[[8,4],[18,5]],[[8,18],[8,21]],["dual_port_ram_tb"],["instance","dual_port_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/dual_port/asynchronous/dual_port_ram.v",[[[[[["dual_port_ram",[[0,0],[5,2]],[[0,7],[0,20]],[],["module"]],[17,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["dual_port_ram"],["port","input"]],["we_a",[[1,15],[1,19]],[[1,15],[1,19]],["dual_port_ram"],["port","clk"]],["we_b",[[1,21],[1,25]],[[1,21],[1,25]],["dual_port_ram"],["port","we_a"]],["addr_a",[[2,4],[2,22]],[[2,16],[2,22]],["dual_port_ram"],["port","input"]],["addr_b",[[2,24],[2,30]],[[2,24],[2,30]],["dual_port_ram"],["port","addr_a"]],["din_a",[[3,4],[3,21]],[[3,16],[3,21]],["dual_port_ram"],["port","input"]],["din_b",[[3,23],[3,28]],[[3,23],[3,28]],["dual_port_ram"],["port","din_a"]],["dout_a",[[4,4],[4,23]],[[4,17],[4,23]],["dual_port_ram"],["port","output"]],["dout_b",[[4,25],[4,31]],[[4,25],[4,31]],["dual_port_ram"],["port","dout_a"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["dual_port_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/dual_port/synchronous/dual_port_ram_tb.v",[[[[[["dual_port_ram_tb",[[2,0],[2,24]],[[2,7],[2,23]],[],["module"]],[48,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["dual_port_ram_tb"],["variable","reg"]],["we_a",[[3,4],[3,17]],[[3,13],[3,17]],["dual_port_ram_tb"],["variable","clk"]],["we_b",[[3,4],[3,23]],[[3,19],[3,23]],["dual_port_ram_tb"],["variable","we_a"]],["addr_a",[[4,4],[4,20]],[[4,14],[4,20]],["dual_port_ram_tb"],["variable","reg"]],["addr_b",[[4,4],[4,28]],[[4,22],[4,28]],["dual_port_ram_tb"],["variable","addr_a"]],["din_a",[[5,4],[5,19]],[[5,14],[5,19]],["dual_port_ram_tb"],["variable","reg"]],["din_b",[[5,4],[5,26]],[[5,21],[5,26]],["dual_port_ram_tb"],["variable","din_a"]],["dout_a",[[6,4],[6,21]],[[6,15],[6,21]],["dual_port_ram_tb"],["variable","wire"]],["dout_b",[[6,4],[6,29]],[[6,23],[6,29]],["dual_port_ram_tb"],["variable","dout_a"]],["dpr",[[8,4],[18,5]],[[8,18],[8,21]],["dual_port_ram_tb"],["instance","dual_port_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/dual_port/synchronous/dual_port_ram.v",[[[[[["dual_port_ram",[[0,0],[5,2]],[[0,7],[0,20]],[],["module"]],[19,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["dual_port_ram"],["port","input"]],["we_a",[[1,15],[1,19]],[[1,15],[1,19]],["dual_port_ram"],["port","clk"]],["we_b",[[1,21],[1,25]],[[1,21],[1,25]],["dual_port_ram"],["port","we_a"]],["addr_a",[[2,4],[2,22]],[[2,16],[2,22]],["dual_port_ram"],["port","input"]],["addr_b",[[2,24],[2,30]],[[2,24],[2,30]],["dual_port_ram"],["port","addr_a"]],["din_a",[[3,4],[3,21]],[[3,16],[3,21]],["dual_port_ram"],["port","input"]],["din_b",[[3,23],[3,28]],[[3,23],[3,28]],["dual_port_ram"],["port","din_a"]],["dout_a",[[4,4],[4,27]],[[4,21],[4,27]],["dual_port_ram"],["port","reg"]],["dout_b",[[4,29],[4,35]],[[4,29],[4,35]],["dual_port_ram"],["port","dout_a"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["dual_port_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/single_port/asynchronous/single_port_ram_tb.v",[[[[[["single_port_ram_tb",[[2,0],[2,26]],[[2,7],[2,25]],[],["module"]],[38,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["single_port_ram_tb"],["variable","reg"]],["we",[[3,4],[3,15]],[[3,13],[3,15]],["single_port_ram_tb"],["variable","clk"]],["addr",[[4,4],[4,18]],[[4,14],[4,18]],["single_port_ram_tb"],["variable","reg"]],["din",[[5,4],[5,17]],[[5,14],[5,17]],["single_port_ram_tb"],["variable","reg"]],["dout",[[6,4],[6,19]],[[6,15],[6,19]],["single_port_ram_tb"],["variable","wire"]],["sgr",[[8,4],[14,5]],[[8,20],[8,23]],["single_port_ram_tb"],["instance","single_port_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/single_port/asynchronous/single_port_ram.v",[[[[[["single_port_ram",[[0,0],[5,2]],[[0,7],[0,22]],[],["module"]],[20,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["single_port_ram"],["port","input"]],["we",[[1,15],[1,17]],[[1,15],[1,17]],["single_port_ram"],["port","clk"]],["addr",[[2,4],[2,20]],[[2,16],[2,20]],["single_port_ram"],["port","input"]],["din",[[3,4],[3,19]],[[3,16],[3,19]],["single_port_ram"],["port","input"]],["dout",[[4,4],[4,21]],[[4,17],[4,21]],["single_port_ram"],["port","output"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["single_port_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/single_port/synchronous/single_port_ram_tb.v",[[[[[["single_port_ram_tb",[[2,0],[2,26]],[[2,7],[2,25]],[],["module"]],[38,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["single_port_ram_tb"],["variable","reg"]],["we",[[3,4],[3,15]],[[3,13],[3,15]],["single_port_ram_tb"],["variable","clk"]],["addr",[[4,4],[4,18]],[[4,14],[4,18]],["single_port_ram_tb"],["variable","reg"]],["din",[[5,4],[5,17]],[[5,14],[5,17]],["single_port_ram_tb"],["variable","reg"]],["dout",[[6,4],[6,19]],[[6,15],[6,19]],["single_port_ram_tb"],["variable","wire"]],["sgr",[[8,4],[14,5]],[[8,20],[8,23]],["single_port_ram_tb"],["instance","single_port_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/single_port/synchronous/single_port_ram.v",[[[[[["single_port_ram",[[0,0],[5,2]],[[0,7],[0,22]],[],["module"]],[20,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["single_port_ram"],["port","input"]],["we",[[1,15],[1,17]],[[1,15],[1,17]],["single_port_ram"],["port","clk"]],["addr",[[2,4],[2,20]],[[2,16],[2,20]],["single_port_ram"],["port","input"]],["din",[[3,4],[3,19]],[[3,16],[3,19]],["single_port_ram"],["port","input"]],["dout",[[4,4],[4,25]],[[4,21],[4,25]],["single_port_ram"],["port","reg"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["single_port_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/shift_left_4bit/shift_left_4bit_tb.v",[[[[[["shift_left_4bit_tb",[[2,0],[2,26]],[[2,7],[2,25]],[],["module"]],[23,8]],[[["in",[[3,4],[3,16]],[[3,14],[3,16]],["shift_left_4bit_tb"],["variable","reg"]],["n",[[4,4],[4,15]],[[4,14],[4,15]],["shift_left_4bit_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["shift_left_4bit_tb"],["variable","wire"]],["sl4b",[[7,4],[11,5]],[[7,20],[7,24]],["shift_left_4bit_tb"],["instance","shift_left_4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/shift_left_4bit/shift_left_4bit.v",[[[[[["shift_left_4bit",[[0,0],[4,2]],[[0,7],[0,22]],[],["module"]],[7,8]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["shift_left_4bit"],["port","input"]],["n",[[2,4],[2,17]],[[2,16],[2,17]],["shift_left_4bit"],["port","input"]],["out",[[3,4],[3,20]],[[3,17],[3,20]],["shift_left_4bit"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/shift_left_right/shift_left_right_tb.v",[[[[[["shift_left_right_tb",[[2,0],[2,27]],[[2,7],[2,26]],[],["module"]],[25,8]],[[["in",[[3,4],[3,16]],[[3,14],[3,16]],["shift_left_right_tb"],["variable","reg"]],["dir",[[4,4],[4,11]],[[4,8],[4,11]],["shift_left_right_tb"],["variable","reg"]],["num",[[5,4],[5,17]],[[5,14],[5,17]],["shift_left_right_tb"],["variable","reg"]],["out",[[6,4],[6,18]],[[6,15],[6,18]],["shift_left_right_tb"],["variable","wire"]],["shift_left_right_0",[[8,4],[13,5]],[[8,21],[8,39]],["shift_left_right_tb"],["instance","shift_left_right"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/shift_left_right/shift_left_right.v",[[[[[["shift_left_right",[[0,0],[5,2]],[[0,7],[0,23]],[],["module"]],[14,8]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["shift_left_right"],["port","input"]],["dir",[[2,4],[2,13]],[[2,10],[2,13]],["shift_left_right"],["port","input"]],["num",[[3,4],[3,19]],[[3,16],[3,19]],["shift_left_right"],["port","input"]],["out",[[4,4],[4,24]],[[4,21],[4,24]],["shift_left_right"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/ALU/alu_tb.v",[[[[[["alu_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[45,9]],[[["operand1",[[3,2],[3,28]],[[3,20],[3,28]],["alu_tb"],["variable","signed"]],["operand2",[[3,2],[3,38]],[[3,30],[3,38]],["alu_tb"],["variable","operand1"]],["alu_op",[[4,2],[4,18]],[[4,12],[4,18]],["alu_tb"],["variable","reg"]],["alu_out",[[5,2],[5,28]],[[5,21],[5,28]],["alu_tb"],["variable","signed"]],["add_sub_overflow",[[6,2],[6,23]],[[6,7],[6,23]],["alu_tb"],["variable","wire"]],["uut",[[8,2],[14,3]],[[8,6],[8,9]],["alu_tb"],["instance","alu"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/ALU/alu.v",[[[[[["alu",[[0,0],[5,2]],[[0,7],[0,10]],[],["module"]],[40,9]],[[["operand1",[[1,2],[1,30]],[[1,22],[1,30]],["alu"],["port","signed"]],["operand2",[[1,32],[1,40]],[[1,32],[1,40]],["alu"],["port","operand1"]],["aluop",[[2,2],[2,19]],[[2,14],[2,19]],["alu"],["port","input"]],["alu_out",[[3,2],[3,34]],[[3,27],[3,34]],["alu"],["port","signed"]],["add_sub_overflow",[[4,2],[4,29]],[[4,13],[4,29]],["alu"],["port","reg"]],["alu_tmp",[[7,0],[7,25]],[[7,18],[7,25]],["alu"],["variable","signed"]],["COMPLEMENT",[[9,0],[9,30]],[[9,10],[9,20]],["alu"],["parameter"]],["AND",[[10,0],[10,30]],[[10,10],[10,13]],["alu"],["parameter"]],["XOR",[[11,0],[11,30]],[[11,10],[11,13]],["alu"],["parameter"]],["OR",[[12,0],[12,30]],[[12,10],[12,12]],["alu"],["parameter"]],["DECREMENT",[[13,0],[13,30]],[[13,10],[13,19]],["alu"],["parameter"]],["ADD",[[14,0],[14,30]],[[14,10],[14,13]],["alu"],["parameter"]],["SUB",[[15,0],[15,30]],[[15,10],[15,13]],["alu"],["parameter"]],["INCREMENT",[[16,0],[16,30]],[[16,10],[16,19]],["alu"],["parameter"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/CPU/ControlUnit/ALUControl_tb.v",[[[[[["ALUControl_tb",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[50,9]],[[["ALU_Op",[[5,4],[5,20]],[[5,14],[5,20]],["ALUControl_tb"],["variable","reg"]],["Funct",[[6,4],[6,19]],[[6,14],[6,19]],["ALUControl_tb"],["variable","reg"]],["ALUControl_o",[[9,4],[9,27]],[[9,15],[9,27]],["ALUControl_tb"],["variable","wire"]],["uut",[[12,4],[16,5]],[[12,15],[12,18]],["ALUControl_tb"],["instance","ALUControl"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/CPU/ControlUnit/ALUControl.v",[[[[[["ALUControl",[[0,0],[4,2]],[[0,7],[0,17]],[],["module"]],[28,0]],[[["ALU_Op",[[1,2],[1,20]],[[1,14],[1,20]],["ALUControl"],["port","input"]],["Funct",[[2,2],[2,19]],[[2,14],[2,19]],["ALUControl"],["port","input"]],["ALUControl_o",[[3,2],[3,31]],[[3,19],[3,31]],["ALUControl"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/CPU/ControlUnit/ControlUnit_tb.v",[[[[[["ControlUnit_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[46,9]],[[["Opcode",[[5,4],[5,20]],[[5,14],[5,20]],["ControlUnit_tb"],["variable","reg"]],["RegDst",[[8,4],[8,15]],[[8,9],[8,15]],["ControlUnit_tb"],["variable","wire"]],["MemRead",[[8,4],[8,24]],[[8,17],[8,24]],["ControlUnit_tb"],["variable","RegDst"]],["MemWrite",[[8,4],[8,34]],[[8,26],[8,34]],["ControlUnit_tb"],["variable","MemRead"]],["MemToReg",[[8,4],[8,44]],[[8,36],[8,44]],["ControlUnit_tb"],["variable","MemWrite"]],["ALUSrc",[[8,4],[8,52]],[[8,46],[8,52]],["ControlUnit_tb"],["variable","MemToReg"]],["RegWrite",[[8,4],[8,62]],[[8,54],[8,62]],["ControlUnit_tb"],["variable","ALUSrc"]],["ALU_Op",[[9,4],[9,21]],[[9,15],[9,21]],["ControlUnit_tb"],["variable","wire"]],["uut",[[12,4],[21,5]],[[12,16],[12,19]],["ControlUnit_tb"],["instance","ControlUnit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/CPU/ControlUnit/ControlUnit.v",[[[[[["ControlUnit",[[0,0],[4,2]],[[0,7],[0,18]],[],["module"]],[49,0]],[[["Opcode",[[1,2],[1,20]],[[1,14],[1,20]],["ControlUnit"],["port","input"]],["RegDst",[[2,2],[2,19]],[[2,13],[2,19]],["ControlUnit"],["port","reg"]],["MemRead",[[2,21],[2,28]],[[2,21],[2,28]],["ControlUnit"],["port","RegDst"]],["MemWrite",[[2,30],[2,38]],[[2,30],[2,38]],["ControlUnit"],["port","MemRead"]],["MemToReg",[[2,40],[2,48]],[[2,40],[2,48]],["ControlUnit"],["port","MemWrite"]],["ALUSrc",[[2,50],[2,56]],[[2,50],[2,56]],["ControlUnit"],["port","MemToReg"]],["RegWrite",[[2,58],[2,66]],[[2,58],[2,66]],["ControlUnit"],["port","ALUSrc"]],["ALU_Op",[[3,2],[3,25]],[[3,19],[3,25]],["ControlUnit"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/CPU/CPU/CPU_tb.v",[[[[[["CPU_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[98,9]],[[["clk",[[5,4],[5,11]],[[5,8],[5,11]],["CPU_tb"],["variable","reg"]],["Instruction",[[6,4],[6,26]],[[6,15],[6,26]],["CPU_tb"],["variable","reg"]],["ALU_Result",[[9,4],[9,26]],[[9,16],[9,26]],["CPU_tb"],["variable","wire"]],["zero",[[10,4],[10,13]],[[10,9],[10,13]],["CPU_tb"],["variable","wire"]],["uut",[[13,4],[18,5]],[[13,8],[13,11]],["CPU_tb"],["instance","CPU"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/CPU/CPU/CPU.v",[[[[[["CPU",[[0,0],[5,2]],[[0,7],[0,10]],[],["module"]],[42,9]],[[["clk",[[1,2],[1,11]],[[1,8],[1,11]],["CPU"],["port","input"]],["Instruction",[[2,2],[2,26]],[[2,15],[2,26]],["CPU"],["port","input"]],["ALU_Result",[[3,2],[3,26]],[[3,16],[3,26]],["CPU"],["port","output"]],["zero",[[4,2],[4,14]],[[4,10],[4,14]],["CPU"],["port","output"]],["RegDst",[[7,0],[7,11]],[[7,5],[7,11]],["CPU"],["variable","wire"]],["MemRead",[[7,0],[7,20]],[[7,13],[7,20]],["CPU"],["variable","RegDst"]],["MemWrite",[[7,0],[7,30]],[[7,22],[7,30]],["CPU"],["variable","MemRead"]],["MemToReg",[[7,0],[7,40]],[[7,32],[7,40]],["CPU"],["variable","MemWrite"]],["ALUSrc",[[7,0],[7,48]],[[7,42],[7,48]],["CPU"],["variable","MemToReg"]],["RegWrite",[[7,0],[7,58]],[[7,50],[7,58]],["CPU"],["variable","ALUSrc"]],["ALU_Op",[[8,0],[8,17]],[[8,11],[8,17]],["CPU"],["variable","wire"]],["ALUControl_Signal",[[9,0],[9,28]],[[9,11],[9,28]],["CPU"],["variable","wire"]],["dp",[[11,0],[23,1]],[[11,9],[11,11]],["CPU"],["instance","DataPath"]],["cn",[[25,0],[34,1]],[[25,12],[25,14]],["CPU"],["instance","ControlUnit"]],["actrl",[[36,0],[40,1]],[[36,11],[36,16]],["CPU"],["instance","ALUControl"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/CPU/DataPath/DataPath_tb.v",[[[[[["DataPath_tb",[[2,0],[2,19]],[[2,7],[2,18]],[],["module"]],[83,9]],[[["clk",[[5,4],[5,11]],[[5,8],[5,11]],["DataPath_tb"],["variable","reg"]],["RegDst",[[6,4],[6,14]],[[6,8],[6,14]],["DataPath_tb"],["variable","reg"]],["MemRead",[[6,4],[6,23]],[[6,16],[6,23]],["DataPath_tb"],["variable","RegDst"]],["MemWrite",[[6,4],[6,33]],[[6,25],[6,33]],["DataPath_tb"],["variable","MemRead"]],["MemToReg",[[6,4],[6,43]],[[6,35],[6,43]],["DataPath_tb"],["variable","MemWrite"]],["ALUSrc",[[6,4],[6,51]],[[6,45],[6,51]],["DataPath_tb"],["variable","MemToReg"]],["RegWrite",[[6,4],[6,61]],[[6,53],[6,61]],["DataPath_tb"],["variable","ALUSrc"]],["ALUControl_Signal",[[7,4],[7,31]],[[7,14],[7,31]],["DataPath_tb"],["variable","reg"]],["Instruction",[[8,4],[8,26]],[[8,15],[8,26]],["DataPath_tb"],["variable","reg"]],["AlU_Result",[[11,4],[11,26]],[[11,16],[11,26]],["DataPath_tb"],["variable","wire"]],["zero",[[12,4],[12,13]],[[12,9],[12,13]],["DataPath_tb"],["variable","wire"]],["uut",[[15,4],[27,5]],[[15,13],[15,16]],["DataPath_tb"],["instance","DataPath"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/CPU/DataPath/DataPath.v",[[[[[["DataPath",[[1,0],[8,2]],[[1,7],[1,15]],[],["module"]],[53,0]],[[["clk",[[2,2],[2,11]],[[2,8],[2,11]],["DataPath"],["port","input"]],["RegDst",[[3,2],[3,14]],[[3,8],[3,14]],["DataPath"],["port","input"]],["MemRead",[[3,16],[3,23]],[[3,16],[3,23]],["DataPath"],["port","RegDst"]],["MemWrite",[[3,25],[3,33]],[[3,25],[3,33]],["DataPath"],["port","MemRead"]],["MemToReg",[[3,35],[3,43]],[[3,35],[3,43]],["DataPath"],["port","MemWrite"]],["ALUSrc",[[3,45],[3,51]],[[3,45],[3,51]],["DataPath"],["port","MemToReg"]],["RegWrite",[[3,53],[3,61]],[[3,53],[3,61]],["DataPath"],["port","ALUSrc"]],["ALUControl_Signal",[[4,2],[4,31]],[[4,14],[4,31]],["DataPath"],["port","input"]],["Instruction",[[5,2],[5,26]],[[5,15],[5,26]],["DataPath"],["port","input"]],["ALU_Result",[[6,2],[6,26]],[[6,16],[6,26]],["DataPath"],["port","output"]],["zero",[[7,2],[7,13]],[[7,9],[7,13]],["DataPath"],["port","output"]],["WriteReg",[[9,0],[9,19]],[[9,11],[9,19]],["DataPath"],["variable","wire"]],["ReadData1",[[10,0],[10,21]],[[10,12],[10,21]],["DataPath"],["variable","wire"]],["ReadData2",[[10,0],[10,32]],[[10,23],[10,32]],["DataPath"],["variable","ReadData1"]],["WriteData",[[10,0],[10,43]],[[10,34],[10,43]],["DataPath"],["variable","ReadData2"]],["ALU_Op2",[[10,0],[10,52]],[[10,45],[10,52]],["DataPath"],["variable","WriteData"]],["SignEx_out",[[10,0],[10,64]],[[10,54],[10,64]],["DataPath"],["variable","ALU_Op2"]],["MemRead_Data",[[10,0],[10,78]],[[10,66],[10,78]],["DataPath"],["variable","SignEx_out"]],["rf",[[13,0],[22,1]],[[13,8],[13,10]],["DataPath"],["instance","RegFile"]],["se",[[24,0],[27,3]],[[24,11],[24,13]],["DataPath"],["instance","SignExtend"]],["alu_unit",[[32,0],[38,3]],[[32,4],[32,12]],["DataPath"],["instance","ALU"]],["dm",[[41,0],[48,3]],[[41,8],[41,10]],["DataPath"],["instance","DataMem"]]]]],[[["RegFile",[[54,0],[60,2]],[[54,7],[54,14]],[],["module"]],[71,0]],[[["clk",[[55,2],[55,11]],[[55,8],[55,11]],["RegFile"],["port","input"]],["RegWrite",[[56,2],[56,16]],[[56,8],[56,16]],["RegFile"],["port","input"]],["ReadReg1",[[57,2],[57,22]],[[57,14],[57,22]],["RegFile"],["port","input"]],["ReadReg2",[[57,24],[57,32]],[[57,24],[57,32]],["RegFile"],["port","ReadReg1"]],["WriteReg",[[57,34],[57,42]],[[57,34],[57,42]],["RegFile"],["port","ReadReg2"]],["WriteData",[[58,2],[58,24]],[[58,15],[58,24]],["RegFile"],["port","input"]],["ReadData1",[[59,2],[59,29]],[[59,20],[59,29]],["RegFile"],["port","reg"]],["ReadData2",[[59,31],[59,40]],[[59,31],[59,40]],["RegFile"],["port","ReadData1"]],["Regs",[[62,0],[62,22]],[[62,11],[62,15]],["RegFile"],["variable","reg"]]]]],[[["SignExtend",[[72,0],[75,2]],[[72,7],[72,17]],[],["module"]],[80,0]],[[["in",[[73,2],[73,17]],[[73,15],[73,17]],["SignExtend"],["port","input"]],["out",[[74,2],[74,19]],[[74,16],[74,19]],["SignExtend"],["port","output"]]]]],[[["ALU",[[81,0],[86,2]],[[81,7],[81,10]],[],["module"]],[112,0]],[[["Operand1",[[82,2],[82,23]],[[82,15],[82,23]],["ALU"],["port","input"]],["Operand2",[[82,25],[82,33]],[[82,25],[82,33]],["ALU"],["port","Operand1"]],["ALUControl",[[83,2],[83,24]],[[83,14],[83,24]],["ALU"],["port","input"]],["ALU_Result",[[84,2],[84,30]],[[84,20],[84,30]],["ALU"],["port","reg"]],["zero",[[85,2],[85,13]],[[85,9],[85,13]],["ALU"],["port","output"]],["COMPLEMENT",[[88,0],[88,31]],[[88,10],[88,20]],["ALU"],["parameter"]],["AND",[[89,0],[89,31]],[[89,10],[89,13]],["ALU"],["parameter"]],["XOR",[[90,0],[90,31]],[[90,10],[90,13]],["ALU"],["parameter"]],["OR",[[91,0],[91,31]],[[91,10],[91,12]],["ALU"],["parameter"]],["DECREMENT",[[92,0],[92,31]],[[92,10],[92,19]],["ALU"],["parameter"]],["ADD",[[93,0],[93,31]],[[93,10],[93,13]],["ALU"],["parameter"]],["SUB",[[94,0],[94,31]],[[94,10],[94,13]],["ALU"],["parameter"]],["INCREMENT",[[95,0],[95,31]],[[95,10],[95,19]],["ALU"],["parameter"]]]]],[[["DataMem",[[113,0],[119,2]],[[113,7],[113,14]],[],["module"]],[135,0]],[[["clk",[[114,2],[114,11]],[[114,8],[114,11]],["DataMem"],["port","input"]],["MemWrite",[[115,2],[115,16]],[[115,8],[115,16]],["DataMem"],["port","input"]],["MemRead",[[115,18],[115,31]],[[115,24],[115,31]],["DataMem"],["port","input"]],["Addr",[[116,2],[116,19]],[[116,15],[116,19]],["DataMem"],["port","input"]],["WriteData",[[117,2],[117,24]],[[117,15],[117,24]],["DataMem"],["port","input"]],["ReadData",[[118,2],[118,28]],[[118,20],[118,28]],["DataMem"],["port","reg"]],["Mem",[[120,0],[120,22]],[[120,11],[120,14]],["DataMem"],["variable","reg"]]]]]]],null,0]]]}