Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "H:/Desktop/cse260/lab5/topDDR_isim_beh.exe" -prj "H:/Desktop/cse260/lab5/topDDR_beh.prj" "work.topDDR" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "H:/Desktop/cse260/lab5/CommonDefs.vhd" into library work
Parsing VHDL file "H:/Desktop/cse260/lab5/SupportDDR.vhd" into library work
Parsing VHDL file "H:/Desktop/cse260/lab5/scoreKeeper.vhd" into library work
Parsing VHDL file "H:/Desktop/cse260/lab5/Lcd.vhd" into library work
Parsing VHDL file "H:/Desktop/cse260/lab5/beatMaker.vhd" into library work
Parsing VHDL file "H:/Desktop/cse260/lab5/topDDR.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:960 - "H:/Desktop/cse260/lab5/SupportDDR.vhd" Line 95: Expression has incompatible type
WARNING:HDLCompiler:960 - "H:/Desktop/cse260/lab5/SupportDDR.vhd" Line 103: Expression has incompatible type
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package commondefs
Compiling package numeric_std
Compiling architecture debarch of entity debouncer [debouncer_default]
Compiling architecture scorek of entity scoreKeeper [scorekeeper_default]
Compiling architecture arch of entity beatMaker [beatmaker_default]
Compiling architecture behavior of entity LCDvhdl [lcdvhdl_default]
Compiling architecture behavioral of entity updateLCD [updatelcd_default]
Compiling architecture toparch of entity topddr
Time Resolution for simulation is 1ps.
Compiled 17 VHDL Units
Built simulation executable H:/Desktop/cse260/lab5/topDDR_isim_beh.exe
Fuse Memory Usage: 38328 KB
Fuse CPU Usage: 717 ms
