<?xml version="1.0" encoding="UTF-8"?><preferences VERSION="9">
    <general_object_display>
        <ASSIGNED_INSTANCE draw_fill="false" draw_line="true" fill_color="ffffff" line_color="8f8301" show="true"/>
        <BEL draw_fill="false" draw_line="true" fill_color="0" line_color="666666" show="true"/>
        <BEL_PIN draw_fill="false" draw_line="true" fill_color="0" line_color="666666" show="true"/>
        <BUNDLE_NET draw_fill="false" draw_line="false" fill_color="ffffff" line_color="ffffff" show="true"/>
        <CLOCK_CAPABLE_PIN draw_fill="true" draw_line="true" fill_color="99ccff" line_color="ff0000" show="true"/>
        <CLOCK_DISTRIBUTION draw_fill="true" draw_line="true" fill_color="646464" line_color="e9e1bb" show="true"/>
        <CLOCK_REGION draw_fill="false" draw_line="true" fill_color="ffafaf" line_color="3366ff" show="true"/>
        <CONFIG_PIN draw_fill="true" draw_line="true" fill_color="ff6600" line_color="0" show="true"/>
        <CONFLICT_NET draw_fill="false" draw_line="true" fill_color="990066" line_color="990066" show="true"/>
        <DCM draw_fill="false" draw_line="true" fill_color="ffffff" line_color="ffafaf" show="true"/>
        <FIXED_INSTANCE draw_fill="true" draw_line="true" fill_color="ff700a" line_color="ff700a" show="true"/>
        <FIXED_NOC_COMPONENT draw_fill="true" draw_line="true" fill_color="ff6600" line_color="ff6600" show="true"/>
        <FIXED_PORT draw_fill="true" draw_line="true" fill_color="ff6600" line_color="ff6600" show="true"/>
        <FULLY_ROUTED_NET draw_fill="false" draw_line="true" fill_color="ffffff" line_color="a000" show="true"/>
        <GIGABIT_TRANSCEIVER draw_fill="false" draw_line="true" fill_color="ffffff" line_color="33ff33" show="true"/>
        <GLOBAL_CLOCK_PIN draw_fill="true" draw_line="true" fill_color="999999" line_color="ff0000" show="true"/>
        <GND_PIN draw_fill="true" draw_line="true" fill_color="287802" line_color="c0c0c0" show="true"/>
        <GT_CLOCK draw_fill="false" draw_line="true" fill_color="ffffff" line_color="9999ff" show="true"/>
        <GT_PIN draw_fill="true" draw_line="true" fill_color="a88f62" line_color="0" show="true"/>
        <INPUT_PIN draw_fill="true" draw_line="true" fill_color="808080" line_color="ff" show="true"/>
        <IO_BANK_0 draw_fill="true" draw_line="true" fill_color="cc00cc" line_color="cc00cc" show="true"/>
        <IO_BANK_1 draw_fill="true" draw_line="true" fill_color="cc33" line_color="cc33" show="true"/>
        <IO_BANK_10 draw_fill="true" draw_line="true" fill_color="ffcc99" line_color="ffcc99" show="true"/>
        <IO_BANK_2 draw_fill="true" draw_line="true" fill_color="cccc" line_color="cccc" show="true"/>
        <IO_BANK_3 draw_fill="true" draw_line="true" fill_color="ff9999" line_color="ff9999" show="true"/>
        <IO_BANK_4 draw_fill="true" draw_line="true" fill_color="ffcc00" line_color="ffcc00" show="true"/>
        <IO_BANK_5 draw_fill="true" draw_line="true" fill_color="ff6666" line_color="ff6666" show="true"/>
        <IO_BANK_6 draw_fill="true" draw_line="true" fill_color="6666ff" line_color="6666ff" show="true"/>
        <IO_BANK_7 draw_fill="true" draw_line="true" fill_color="99ff99" line_color="99ff99" show="true"/>
        <IO_BANK_8 draw_fill="true" draw_line="true" fill_color="33cc00" line_color="33cc00" show="true"/>
        <IO_BANK_9 draw_fill="true" draw_line="true" fill_color="ffff00" line_color="ffff00" show="true"/>
        <IO_NET draw_fill="false" draw_line="true" fill_color="ffffff" line_color="9900" show="false"/>
        <IO_PIN draw_fill="true" draw_line="true" fill_color="808080" line_color="ff" show="true"/>
        <JTAG_PIN draw_fill="true" draw_line="true" fill_color="ff6600" line_color="0" show="true"/>
        <OCCUPIED_NOC_CHANNEL2 draw_fill="false" draw_line="true" fill_color="666666" line_color="666666" show="true"/>
        <OCCUPIED_NOC_SWITCH2 draw_fill="false" draw_line="true" fill_color="666666" line_color="666666" show="true"/>
        <PARTIALLY_ROUTED_NET draw_fill="false" draw_line="true" fill_color="ffff00" line_color="ffff00" show="true"/>
        <PARTITION_PIN draw_fill="true" draw_line="true" fill_color="cee3f6" line_color="cee3f6" show="true"/>
        <PATH draw_fill="true" draw_line="true" fill_color="ffc800" line_color="ffc800" show="true"/>
        <PHYSICAL_INSTANCE draw_fill="true" draw_line="true" fill_color="cde16d" line_color="cde16d" show="true"/>
        <PHY_BLOCK_1 draw_fill="false" draw_line="true" fill_color="0" line_color="cc66ff" show="true"/>
        <PHY_BLOCK_2 draw_fill="true" draw_line="true" fill_color="aa97bd" line_color="9933ff" show="true"/>
        <PHY_BLOCK_3 draw_fill="true" draw_line="true" fill_color="e1c4ff" line_color="6600cc" show="true"/>
        <PLACED_INSTANCE draw_fill="true" draw_line="true" fill_color="37cacc" line_color="37cacc" show="true"/>
        <PLACED_ME_DATA_BUFFER draw_fill="true" draw_line="true" fill_color="ffff" line_color="ffff" show="true"/>
        <PLACED_ME_RESERVED_BUFFER draw_fill="true" draw_line="true" fill_color="ff6600" line_color="ff6600" show="true"/>
        <PLACED_NOC_COMPONENT draw_fill="true" draw_line="true" fill_color="23d70c" line_color="23d70c" show="true"/>
        <PLACED_NOC_PORT2 draw_fill="false" draw_line="true" fill_color="666666" line_color="666666" show="true"/>
        <PLACED_PORT draw_fill="true" draw_line="true" fill_color="ffff" line_color="ffff" show="true"/>
        <POWER_MANAGEMENT_PIN draw_fill="true" draw_line="true" fill_color="ff6600" line_color="0" show="true"/>
        <PPC draw_fill="false" draw_line="true" fill_color="ffffff" line_color="ff00ff" show="true"/>
        <RAM_MULT draw_fill="false" draw_line="true" fill_color="ffffff" line_color="ff0000" show="true"/>
        <SITE draw_fill="false" draw_line="true" fill_color="0" line_color="333333" show="true"/>
        <SPECIAL_PIN draw_fill="true" draw_line="true" fill_color="666666" line_color="0" show="true"/>
        <SYSMON_PIN draw_fill="true" draw_line="true" fill_color="ff6600" line_color="0" show="true"/>
        <TEMP_SENSOR_PIN draw_fill="true" draw_line="true" fill_color="ff6600" line_color="0" show="true"/>
        <TILE draw_fill="false" draw_line="true" fill_color="0" line_color="1cc" show="true"/>
        <UNROUTED_NET draw_fill="false" draw_line="true" fill_color="d00000" line_color="d00000" show="true"/>
        <USED_ME_CHANNEL draw_fill="false" draw_line="true" fill_color="a000" line_color="a000" show="true"/>
        <USED_ME_CORE draw_fill="true" draw_line="true" fill_color="37cacc" line_color="37cacc" show="true"/>
        <USED_ME_MEMORY_BANK draw_fill="true" draw_line="true" fill_color="a000" line_color="aa00" show="true"/>
        <USED_ME_PORT draw_fill="false" draw_line="true" fill_color="a000" line_color="a000" show="true"/>
        <USED_ME_SWITCH draw_fill="false" draw_line="true" fill_color="a000" line_color="a000" show="true"/>
        <USED_STUB draw_fill="false" draw_line="true" fill_color="ff00ff" line_color="ff00ff" show="false"/>
        <V4_BRAM draw_fill="false" draw_line="true" fill_color="ffffff" line_color="ff00ff" show="true"/>
        <V4_CCM draw_fill="false" draw_line="true" fill_color="ffffff" line_color="ffc800" show="true"/>
        <V4_DSP draw_fill="false" draw_line="true" fill_color="ffffff" line_color="ffff" show="true"/>
        <V4_REG_CLOCK draw_fill="false" draw_line="true" fill_color="ffffff" line_color="ff0000" show="true"/>
        <V4_SYSMON draw_fill="false" draw_line="true" fill_color="ffffff" line_color="ffff00" show="true"/>
        <VCC_PIN draw_fill="true" draw_line="true" fill_color="b5161e" line_color="c0c0c0" show="true"/>
    </general_object_display>
    <xdg_object_display>
        <XGD_AI_ENGINE draw_fill="false" draw_line="true" fill_color="0" line_color="3c3c3c" show="true"/>
        <XGD_AI_ENGINE_BELS draw_fill="false" draw_line="true" fill_color="0" line_color="3c3c3c" show="true"/>
        <XGD_ARCS draw_fill="false" draw_line="true" fill_color="0" line_color="828282" show="true"/>
        <XGD_ARC_DIRECTION draw_fill="false" draw_line="true" fill_color="0" line_color="a5a5a5" show="true"/>
        <XGD_BEL_LABELS draw_fill="false" draw_line="true" fill_color="0" line_color="808080" show="true"/>
        <XGD_BEL_OUTLINE draw_fill="false" draw_line="true" fill_color="0" line_color="808080" show="true"/>
        <XGD_BEL_PINS draw_fill="false" draw_line="true" fill_color="0" line_color="808080" show="true"/>
        <XGD_BEL_PIN_LABELS draw_fill="false" draw_line="true" fill_color="0" line_color="808080" show="true"/>
        <XGD_BLI draw_fill="true" draw_line="true" fill_color="696969" line_color="3d2d12" show="true"/>
        <XGD_BRAM draw_fill="false" draw_line="true" fill_color="0" line_color="440714" show="true"/>
        <XGD_CFG draw_fill="false" draw_line="true" fill_color="0" line_color="a9a9a9" show="true"/>
        <XGD_CLOCK_CAPABLE_IO_PAD draw_fill="true" draw_line="true" fill_color="7d9eff" line_color="ff0000" show="true"/>
        <XGD_CLOCK_MANAGEMENT draw_fill="false" draw_line="true" fill_color="0" line_color="aa7c30" show="true"/>
        <XGD_CLOCK_RESOURCE draw_fill="false" draw_line="true" fill_color="0" line_color="7c4a0b" show="true"/>
        <XGD_CMAC draw_fill="true" draw_line="true" fill_color="696969" line_color="3d2d12" show="true"/>
        <XGD_CONNBOXES draw_fill="false" draw_line="true" fill_color="0" line_color="3c3c3c" show="true"/>
        <XGD_CONNBOX_DIRECTION draw_fill="false" draw_line="true" fill_color="0" line_color="a5a5a5" show="true"/>
        <XGD_CONNBOX_JUMPERS draw_fill="false" draw_line="true" fill_color="0" line_color="828282" show="true"/>
        <XGD_CONNBOX_LABELS draw_fill="false" draw_line="true" fill_color="0" line_color="808080" show="true"/>
        <XGD_CONNBOX_PORTS draw_fill="false" draw_line="true" fill_color="0" line_color="6e6e6e" show="true"/>
        <XGD_DDRMC draw_fill="true" draw_line="true" fill_color="696969" line_color="3d2d12" show="true"/>
        <XGD_DSP draw_fill="false" draw_line="true" fill_color="0" line_color="3c00" show="true"/>
        <XGD_GLOBAL_CLOCK_IO_PAD draw_fill="true" draw_line="true" fill_color="696969" line_color="ff0000" show="true"/>
        <XGD_GTX draw_fill="true" draw_line="true" fill_color="696969" line_color="3d2d12" show="true"/>
        <XGD_ILKN draw_fill="true" draw_line="true" fill_color="696969" line_color="3d2d12" show="true"/>
        <XGD_IO_BANK_100 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_101 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_102 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_103 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_104 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_105 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_106 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_107 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_108 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_109 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_110 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_111 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_112 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_113 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_114 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_115 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_116 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_117 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_118 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_119 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_120 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_121 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_122 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_123 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_124 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_125 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_126 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_127 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_64 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_65 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_66 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_67 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_68 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_69 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_70 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_71 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_72 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_73 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_74 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_75 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_76 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_77 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_78 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_79 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_80 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_81 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_82 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_83 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_84 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_85 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_86 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_87 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_88 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_89 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_90 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_91 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_92 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_93 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_94 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_95 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_96 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_97 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_98 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BANK_99 draw_fill="false" draw_line="false" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BELS draw_fill="false" draw_line="true" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BEL_OUTLINE draw_fill="false" draw_line="true" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BEL_PINS draw_fill="false" draw_line="true" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_BEL_PIN_LABELS draw_fill="false" draw_line="true" fill_color="0" line_color="0" show="true"/>
        <XGD_IO_LOGIC draw_fill="false" draw_line="true" fill_color="0" line_color="5a5130" show="true"/>
        <XGD_IO_PAD draw_fill="true" draw_line="true" fill_color="696969" line_color="80" show="true"/>
        <XGD_LAGUNA draw_fill="true" draw_line="true" fill_color="696969" line_color="3d2d12" show="true"/>
        <XGD_LOCALWIRES draw_fill="false" draw_line="true" fill_color="0" line_color="3c3c3c" show="true"/>
        <XGD_LONGWIRES draw_fill="false" draw_line="true" fill_color="0" line_color="646464" show="true"/>
        <XGD_MCB draw_fill="false" draw_line="true" fill_color="0" line_color="ff00ff" show="true"/>
        <XGD_MMCM draw_fill="true" draw_line="true" fill_color="696969" line_color="3d2d12" show="true"/>
        <XGD_MRMAC draw_fill="true" draw_line="true" fill_color="696969" line_color="3d2d12" show="true"/>
        <XGD_NOC draw_fill="true" draw_line="true" fill_color="696969" line_color="3d2d12" show="true"/>
        <XGD_PCIE draw_fill="false" draw_line="true" fill_color="0" line_color="4d0c6f" show="true"/>
        <XGD_PINWIRES draw_fill="false" draw_line="true" fill_color="0" line_color="505050" show="true"/>
        <XGD_PIPS draw_fill="false" draw_line="true" fill_color="0" line_color="828282" show="true"/>
        <XGD_PIP_JUNCTIONS draw_fill="false" draw_line="true" fill_color="0" line_color="6e6e6e" show="true"/>
        <XGD_PROCESSORS draw_fill="false" draw_line="true" fill_color="0" line_color="2e8b57" show="true"/>
        <XGD_RESERVED_SITE draw_fill="true" draw_line="true" fill_color="282828" line_color="282828" show="true"/>
        <XGD_SITES draw_fill="false" draw_line="true" fill_color="0" line_color="a9a9a9" show="true"/>
        <XGD_SITE_LABELS draw_fill="false" draw_line="true" fill_color="0" line_color="808080" show="true"/>
        <XGD_SITE_NETS draw_fill="false" draw_line="true" fill_color="0" line_color="505050" show="true"/>
        <XGD_SITE_PINS draw_fill="false" draw_line="true" fill_color="0" line_color="a9a9a9" show="true"/>
        <XGD_SITE_PIN_LABELS draw_fill="false" draw_line="true" fill_color="0" line_color="a9a9a9" show="true"/>
        <XGD_SLICEL draw_fill="false" draw_line="true" fill_color="0" line_color="3c3c3c" show="true"/>
        <XGD_SLICEM draw_fill="false" draw_line="true" fill_color="0" line_color="3c3c3c" show="true"/>
        <XGD_SLICESR draw_fill="false" draw_line="true" fill_color="0" line_color="3c3c3c" show="true"/>
        <XGD_SLICEX draw_fill="false" draw_line="true" fill_color="0" line_color="3c3c3c" show="true"/>
        <XGD_SWITCHBOXES draw_fill="false" draw_line="true" fill_color="0" line_color="3c3c3c" show="true"/>
        <XGD_SWITCHBOX_LABELS draw_fill="false" draw_line="true" fill_color="0" line_color="808080" show="true"/>
        <XGD_SYSMON draw_fill="false" draw_line="true" fill_color="0" line_color="a9a9a9" show="true"/>
        <XGD_TEMAC draw_fill="false" draw_line="true" fill_color="0" line_color="ff00" show="true"/>
        <XGD_TEST_SITE draw_fill="true" draw_line="true" fill_color="282828" line_color="282828" show="true"/>
        <XGD_TIEOFF draw_fill="false" draw_line="true" fill_color="0" line_color="323232" show="true"/>
        <XGD_TILE_LABELS draw_fill="false" draw_line="true" fill_color="0" line_color="54708b" show="true"/>
        <XGD_TILE_OUTLINE draw_fill="false" draw_line="true" fill_color="0" line_color="6e" show="true"/>
        <XGD_UNBONDED_IO_PAD draw_fill="true" draw_line="true" fill_color="6e3b3b" line_color="6e3b3b" show="true"/>
        <XGD_WIRE_LABELS draw_fill="false" draw_line="true" fill_color="0" line_color="808080" show="true"/>
        <XGD_XIPHY draw_fill="true" draw_line="true" fill_color="696969" line_color="3d2d12" show="true"/>
    </xdg_object_display>
    <nocxgd_objs_display5>
        <XGD_ME_CHANNEL draw_fill="false" draw_line="true" fill_color="ffffff" line_color="666699" show="true"/>
        <XGD_ME_NOCSHIM draw_fill="false" draw_line="true" fill_color="ffffff" line_color="800080" show="true"/>
        <XGD_ME_PLSHIM draw_fill="false" draw_line="true" fill_color="ffffff" line_color="800080" show="true"/>
        <XGD_NOC_BOUNDARY draw_fill="false" draw_line="true" fill_color="0" line_color="0" show="true"/>
        <XGD_NOC_DDRC draw_fill="false" draw_line="true" fill_color="ffffff" line_color="25d50c" show="true"/>
        <XGD_NOC_DRAWING_BLOCK_DDRC draw_fill="true" draw_line="true" fill_color="e9e9e9" line_color="ffffff" show="true"/>
        <XGD_NOC_DRAWING_BLOCK_ME draw_fill="true" draw_line="true" fill_color="e9e9e9" line_color="ffffff" show="true"/>
        <XGD_NOC_DRAWING_BLOCK_PL draw_fill="true" draw_line="true" fill_color="e9e9e9" line_color="ffffff" show="true"/>
        <XGD_NOC_DRAWING_BLOCK_PL_NMU draw_fill="true" draw_line="true" fill_color="e9e9e9" line_color="ffffff" show="true"/>
        <XGD_NOC_DRAWING_BLOCK_PL_NSU draw_fill="true" draw_line="true" fill_color="e9e9e9" line_color="ffffff" show="true"/>
        <XGD_NOC_DRAWING_BLOCK_PS draw_fill="true" draw_line="true" fill_color="e9e9e9" line_color="ffffff" show="true"/>
        <XGD_NOC_MASTER draw_fill="false" draw_line="true" fill_color="ffffff" line_color="4ab1f5" show="true"/>
        <XGD_NOC_PORT draw_fill="false" draw_line="true" fill_color="ffffff" line_color="b7b7b7" show="true"/>
        <XGD_NOC_SLAVE draw_fill="false" draw_line="true" fill_color="ffffff" line_color="25d50c" show="true"/>
        <XGD_NOC_SWITCH draw_fill="false" draw_line="true" fill_color="ffffff" line_color="b7b7b7" show="true"/>
        <XGD_NOC_TEXT draw_fill="false" draw_line="true" fill_color="0" line_color="0" show="true"/>
        <XGD_NOC_WIRE draw_fill="false" draw_line="true" fill_color="0" line_color="b7b7b7" show="true"/>
    </nocxgd_objs_display5>
    <BUNDLE_NET>
        <BUNDLE_NET-0 color="800000" from="1" show="false" to="1" width="1"/>
        <BUNDLE_NET-1 color="946300" from="2" show="true" to="20" width="2"/>
        <BUNDLE_NET-2 color="ff952b" from="21" show="true" to="60" width="4"/>
        <BUNDLE_NET-3 color="ff0000" from="61" show="true" to="200" width="6"/>
        <BUNDLE_NET-4 color="6666ff" from="201" show="true" to="500" width="8"/>
        <BUNDLE_NET-5 color="33ffcc" from="501" show="true" to="1000" width="10"/>
        <BUNDLE_NET-6 color="999999" from="1001" show="true" to="2147483647" width="12"/>
    </BUNDLE_NET>
    <xhub_engine_data>
        <repo_paths>/home/mib/.Xilinx/Vivado/2019.2/xhub/board_store /home/mib/.Xilinx/Vivado/2019.1/xhub/board_store /home/mib/Developer/ext-repos_git/Xilinx/bdf /home/mib/Developer/the-snowwhite_git/UltraMYIR/BDF</repo_paths>
        <ced_repo_paths>/home/mib/.Xilinx/Vivado/2019.2/xhub/ced_store</ced_repo_paths>
    </xhub_engine_data>
    <metric_display>
        <METRIC_ESTIMATED_SLICE_UTILIZATION_PER_PBLOCK>
            <METRIC_BIN_1 color="ffffff" from="0f" show="false" to="70f"/>
            <METRIC_BIN_2 color="ffff99" from="70f" show="true" to="85f"/>
            <METRIC_BIN_3 color="ff9900" from="85f" show="true" to="100f"/>
            <METRIC_BIN_4 color="fc3f3f" from="100f" show="true" to="Infinity"/>
        </METRIC_ESTIMATED_SLICE_UTILIZATION_PER_PBLOCK>
        <METRIC_FF_UTILIZATION_PER_CLB>
            <METRIC_BIN_1 color="ffffff" from="0f" show="false" to="70f"/>
            <METRIC_BIN_2 color="ffff99" from="70f" show="true" to="85f"/>
            <METRIC_BIN_3 color="ff9900" from="85f" show="true" to="100f"/>
            <METRIC_BIN_4 color="fc3f3f" from="100f" show="true" to="Infinity"/>
        </METRIC_FF_UTILIZATION_PER_CLB>
        <METRIC_FF_UTILIZATION_PER_CLOCK_REGION>
            <METRIC_BIN_1 color="ffffff" from="0f" show="false" to="33.333f"/>
            <METRIC_BIN_2 color="ffff99" from="33.333f" show="true" to="66.667f"/>
            <METRIC_BIN_3 color="ff9900" from="66.667f" show="true" to="100f"/>
            <METRIC_BIN_4 color="fc3f3f" from="100f" show="true" to="Infinity"/>
        </METRIC_FF_UTILIZATION_PER_CLOCK_REGION>
        <METRIC_FF_UTILIZATION_PER_PBLOCK>
            <METRIC_BIN_1 color="ffffff" from="0f" show="false" to="70f"/>
            <METRIC_BIN_2 color="ffff99" from="70f" show="true" to="85f"/>
            <METRIC_BIN_3 color="ff9900" from="85f" show="true" to="100f"/>
            <METRIC_BIN_4 color="fc3f3f" from="100f" show="true" to="Infinity"/>
        </METRIC_FF_UTILIZATION_PER_PBLOCK>
        <METRIC_HORIZONTAL_ROUTING_CONGESTION_PER_CLB>
            <METRIC_BIN_1 color="ffffff" from="0f" show="true" to="66.667f"/>
            <METRIC_BIN_2 color="febfbf" from="66.667f" show="true" to="133.333f"/>
            <METRIC_BIN_3 color="fd7f7f" from="133.333f" show="true" to="200f"/>
            <METRIC_BIN_4 color="fc3f3f" from="200f" show="true" to="Infinity"/>
        </METRIC_HORIZONTAL_ROUTING_CONGESTION_PER_CLB>
        <METRIC_HORIZONTAL_ROUTING_CONGESTION_PER_CLB_NEW>
            <METRIC_BIN_1 color="ffffff" from="0f" show="false" to="70f"/>
            <METRIC_BIN_2 color="ffff99" from="70f" show="true" to="80f"/>
            <METRIC_BIN_3 color="ffff00" from="80f" show="true" to="90f"/>
            <METRIC_BIN_4 color="ffcc00" from="90f" show="true" to="100f"/>
            <METRIC_BIN_5 color="ff9900" from="100f" show="true" to="110f"/>
            <METRIC_BIN_6 color="ff6600" from="110f" show="true" to="120f"/>
            <METRIC_BIN_7 color="ff0000" from="120f" show="true" to="Infinity"/>
        </METRIC_HORIZONTAL_ROUTING_CONGESTION_PER_CLB_NEW>
        <METRIC_INTERCONNECT_CONGESTION_LEVEL_NEW>
            <METRIC_BIN_1 color="ffffff" from="0f" show="false" to="1f"/>
            <METRIC_BIN_2 color="ffff99" from="1f" show="true" to="2f"/>
            <METRIC_BIN_3 color="ffff00" from="2f" show="true" to="3f"/>
            <METRIC_BIN_4 color="ffcc00" from="3f" show="true" to="4f"/>
            <METRIC_BIN_5 color="ff9900" from="4f" show="true" to="5f"/>
            <METRIC_BIN_6 color="ff6600" from="5f" show="true" to="6f"/>
            <METRIC_BIN_7 color="ff0000" from="6f" show="true" to="Infinity"/>
        </METRIC_INTERCONNECT_CONGESTION_LEVEL_NEW>
        <METRIC_INTERCONNECT_DENSITY>
            <METRIC_BIN_1 color="ffffff" from="0f" show="false" to="50f"/>
            <METRIC_BIN_2 color="ffff99" from="50f" show="true" to="60f"/>
            <METRIC_BIN_3 color="ffff00" from="60f" show="true" to="70f"/>
            <METRIC_BIN_4 color="ffcc00" from="70f" show="true" to="80f"/>
            <METRIC_BIN_5 color="ff9900" from="80f" show="true" to="90f"/>
            <METRIC_BIN_6 color="ff6600" from="90f" show="true" to="100f"/>
            <METRIC_BIN_7 color="ff0000" from="100f" show="true" to="Infinity"/>
        </METRIC_INTERCONNECT_DENSITY>
        <METRIC_LUT_UTILIZATION_PER_CLB>
            <METRIC_BIN_1 color="ffffff" from="0f" show="false" to="70f"/>
            <METRIC_BIN_2 color="ffff99" from="70f" show="true" to="85f"/>
            <METRIC_BIN_3 color="ff9900" from="85f" show="true" to="100f"/>
            <METRIC_BIN_4 color="ff0000" from="100f" show="true" to="Infinity"/>
        </METRIC_LUT_UTILIZATION_PER_CLB>
        <METRIC_LUT_UTILIZATION_PER_CLOCK_REGION>
            <METRIC_BIN_1 color="ffffff" from="0f" show="false" to="33.333f"/>
            <METRIC_BIN_2 color="ffff99" from="33.333f" show="true" to="66.667f"/>
            <METRIC_BIN_3 color="ff9900" from="66.667f" show="true" to="100f"/>
            <METRIC_BIN_4 color="fc3f3f" from="100f" show="true" to="Infinity"/>
        </METRIC_LUT_UTILIZATION_PER_CLOCK_REGION>
        <METRIC_LUT_UTILIZATION_PER_PBLOCK>
            <METRIC_BIN_1 color="ffffff" from="0f" show="false" to="70f"/>
            <METRIC_BIN_2 color="ffff99" from="70f" show="true" to="85f"/>
            <METRIC_BIN_3 color="ff9900" from="85f" show="true" to="100f"/>
            <METRIC_BIN_4 color="fc3f3f" from="100f" show="true" to="Infinity"/>
        </METRIC_LUT_UTILIZATION_PER_PBLOCK>
        <METRIC_MIN_SLACK_PER_PBLOCK>
            <METRIC_BIN_1 color="ff0000" from="-Infinity" show="true" to="-2.5f"/>
            <METRIC_BIN_2 color="ff0000" from="-2.5f" show="true" to="0f"/>
            <METRIC_BIN_3 color="ff9900" from="0f" show="true" to="1f"/>
            <METRIC_BIN_4 color="ffff99" from="1f" show="true" to="2.5f"/>
            <METRIC_BIN_5 color="ffffff" from="2.5f" show="false" to="Infinity"/>
        </METRIC_MIN_SLACK_PER_PBLOCK>
        <METRIC_MIN_SLACK_PER_PLACED_BEL>
            <METRIC_BIN_1 color="ff0000" from="-Infinity" show="true" to="-2.5f"/>
            <METRIC_BIN_2 color="ff0000" from="-2.5f" show="true" to="0f"/>
            <METRIC_BIN_3 color="ff9900" from="0f" show="true" to="1f"/>
            <METRIC_BIN_4 color="ffff99" from="1f" show="true" to="2.5f"/>
            <METRIC_BIN_5 color="ffffff" from="2.5f" show="false" to="Infinity"/>
        </METRIC_MIN_SLACK_PER_PLACED_BEL>
        <METRIC_PBLOCK_BOUNDARY-CROSSING_NET_COUNT>
            <METRIC_BIN_1 color="ffffff" from="0f" show="false" to="50f"/>
            <METRIC_BIN_2 color="ffff99" from="50f" show="true" to="100f"/>
            <METRIC_BIN_3 color="ff9900" from="100f" show="true" to="150f"/>
            <METRIC_BIN_4 color="fc3f3f" from="150f" show="true" to="Infinity"/>
        </METRIC_PBLOCK_BOUNDARY-CROSSING_NET_COUNT>
        <METRIC_TOTAL_NEGATIVE_SLACK_PER_PBLOCK>
            <METRIC_BIN_1 color="ff0000" from="-Infinity" show="true" to="-900f"/>
            <METRIC_BIN_2 color="ff0000" from="-900f" show="true" to="-600f"/>
            <METRIC_BIN_3 color="ffcc00" from="-600f" show="true" to="-300f"/>
            <METRIC_BIN_4 color="ffff99" from="-300f" show="true" to="0f"/>
        </METRIC_TOTAL_NEGATIVE_SLACK_PER_PBLOCK>
        <METRIC_VERTICAL_ROUTING_CONGESTION_PER_CLB>
            <METRIC_BIN_1 color="ffffff" from="0f" show="true" to="66.667f"/>
            <METRIC_BIN_2 color="febfbf" from="66.667f" show="true" to="133.333f"/>
            <METRIC_BIN_3 color="fd7f7f" from="133.333f" show="true" to="200f"/>
            <METRIC_BIN_4 color="fc3f3f" from="200f" show="true" to="Infinity"/>
        </METRIC_VERTICAL_ROUTING_CONGESTION_PER_CLB>
        <METRIC_VERTICAL_ROUTING_CONGESTION_PER_CLB_NEW>
            <METRIC_BIN_1 color="ffffff" from="0f" show="false" to="70f"/>
            <METRIC_BIN_2 color="ffff99" from="70f" show="true" to="80f"/>
            <METRIC_BIN_3 color="ffff00" from="80f" show="true" to="90f"/>
            <METRIC_BIN_4 color="ffcc00" from="90f" show="true" to="100f"/>
            <METRIC_BIN_5 color="ff9900" from="100f" show="true" to="110f"/>
            <METRIC_BIN_6 color="ff6600" from="110f" show="true" to="120f"/>
            <METRIC_BIN_7 color="ff0000" from="120f" show="true" to="Infinity"/>
        </METRIC_VERTICAL_ROUTING_CONGESTION_PER_CLB_NEW>
    </metric_display>
    <noc_heatmap_display>
        <NOC_HEATMAP_NOC_CHANNEL_BANDWIDTH_PERCENT_USAGE>
            <NOC_HEATMAP_BIN_1 color="a0ff" from="0f" show="false" to="20f"/>
            <NOC_HEATMAP_BIN_2 color="a000" from="20f" show="false" to="40f"/>
            <NOC_HEATMAP_BIN_3 color="ffff99" from="40f" show="false" to="60f"/>
            <NOC_HEATMAP_BIN_4 color="ff9900" from="60f" show="false" to="80f"/>
            <NOC_HEATMAP_BIN_5 color="fc3f3f" from="80f" show="false" to="100f"/>
        </NOC_HEATMAP_NOC_CHANNEL_BANDWIDTH_PERCENT_USAGE>
    </noc_heatmap_display>
    <general_color>
        <CLOCK_INTERACTION_ANNOTATION color="98afc7"/>
        <CLOCK_INTERACTION_AXIS color="98afc7"/>
        <CLOCK_INTERACTION_GRID color="5c5c5c"/>
        <CLOCK_INTERACTION_NO_PATH color="0"/>
        <CLOCK_INTERACTION_PAIR_DATAPATH_ONLY color="cc99ff"/>
        <CLOCK_INTERACTION_PARTIAL_FALSE_PATH color="ffff"/>
        <CLOCK_INTERACTION_PARTIAL_FALSE_PATH_UNSAFE color="feab2d"/>
        <CLOCK_INTERACTION_SELECTION color="ffffff"/>
        <CLOCK_INTERACTION_TICK color="98afc7"/>
        <CLOCK_INTERACTION_TIMED color="ea600"/>
        <CLOCK_INTERACTION_TIMED_UNSAFE color="f60000"/>
        <CLOCK_INTERACTION_USER_IGNORED_PATHS color="149bff"/>
        <CODE_EDITOR_BACKGROUND color="ffffff"/>
        <CODE_EDITOR_BREAKPOINT_BACKGROUND color="f0f99c"/>
        <CODE_EDITOR_CURSOR_COLOR color="0"/>
        <CODE_EDITOR_FIND_HIGHLIGHT_BACKGROUND color="ff00"/>
        <CODE_EDITOR_FOREGROUND color="0"/>
        <CODE_EDITOR_LINE_HIGHLIGHT color="ffffd7"/>
        <CODE_EDITOR_MATCHING_WORD_HIGHLIGHT_BACKGROUND color="c8ffc8"/>
        <CODE_EDITOR_SELECTION_BACKGROUND color="a0b3f0"/>
        <CONGESTION_LEVEL_1 color="ffffff"/>
        <CONGESTION_LEVEL_2 color="ffff99"/>
        <CONGESTION_LEVEL_3 color="ffff00"/>
        <CONGESTION_LEVEL_4 color="ffcc00"/>
        <CONGESTION_LEVEL_5 color="ff9900"/>
        <CONGESTION_LEVEL_6 color="ff6600"/>
        <CONGESTION_LEVEL_7 color="ff6666"/>
        <CONGESTION_LEVEL_8 color="ff0000"/>
        <CONSOLE_BACKGROUND color="ffffff"/>
        <CONSOLE_COMMAND_TEXT color="857f8"/>
        <CONSOLE_CURSOR_COLOR color="0"/>
        <CONSOLE_ERROR_TEXT color="e80505"/>
        <CONSOLE_FIND_HIGHLIGHT_BACKGROUND color="ff00"/>
        <CONSOLE_FOREGROUND color="0"/>
        <CONSOLE_MATCHING_WORD_HIGHLIGHT_BACKGROUND color="c8ffc8"/>
        <CONSOLE_SELECTION_BACKGROUND color="dff3fc"/>
        <CONSOLE_WARNING_TEXT color="c78d02"/>
        <DEVICE_BACKGROUND color="0"/>
        <DEVICE_FOREGROUND color="ffffff"/>
        <DEVICE_MARKERS color="ffff00"/>
        <DEVICE_SELECTION color="ffffff"/>
        <GE_BACKGROUND color="0"/>
        <GE_FOREGROUND color="ffffff"/>
        <GE_MARKERS color="ffff00"/>
        <GE_SELECTION color="ffffff"/>
        <HIGHLIGHT_1 color="ff00ff"/>
        <HIGHLIGHT_10 color="ccccff"/>
        <HIGHLIGHT_11 color="ead00"/>
        <HIGHLIGHT_12 color="cefc00"/>
        <HIGHLIGHT_13 color="9e2dbe"/>
        <HIGHLIGHT_14 color="ba6a29"/>
        <HIGHLIGHT_15 color="fc0188"/>
        <HIGHLIGHT_16 color="2f990"/>
        <HIGHLIGHT_17 color="f1b0fb"/>
        <HIGHLIGHT_18 color="fec004"/>
        <HIGHLIGHT_19 color="149bff"/>
        <HIGHLIGHT_2 color="ffff00"/>
        <HIGHLIGHT_20 color="eb591b"/>
        <HIGHLIGHT_3 color="ff00"/>
        <HIGHLIGHT_4 color="ff6666"/>
        <HIGHLIGHT_5 color="ff"/>
        <HIGHLIGHT_6 color="ffc800"/>
        <HIGHLIGHT_7 color="ff0000"/>
        <HIGHLIGHT_8 color="ffff"/>
        <HIGHLIGHT_9 color="ff00ff"/>
        <HIGHLIGHT_DEFAULT color="ffff00"/>
        <HISTOGRAM_ANNOTATION_FAIL color="880000"/>
        <HISTOGRAM_ANNOTATION_PASS color="888800"/>
        <HISTOGRAM_AXIS color="98afc7"/>
        <HISTOGRAM_BACKGROUND color="0"/>
        <HISTOGRAM_FAIL color="ff0000"/>
        <HISTOGRAM_GRID color="5c5c5c"/>
        <HISTOGRAM_PASS color="ff00"/>
        <HISTOGRAM_SELECTION color="ffffff"/>
        <HISTOGRAM_TICK color="98afc7"/>
        <INST_HIER_BACKGROUND color="ffffff"/>
        <INST_HIER_FILL color="fafafa"/>
        <INST_HIER_FOREGROUND color="808080"/>
        <INST_HIER_LEAF_CELL_FILL color="ffffcc"/>
        <INST_HIER_LINE color="0"/>
        <INST_HIER_MARKERS color="ffff00"/>
        <INST_HIER_SELECTION color="ff"/>
        <INST_HIER_TEXT color="0"/>
        <LOG_BACKGROUND color="ffffff"/>
        <LOG_CURSOR_COLOR color="0"/>
        <LOG_FIND_HIGHLIGHT_BACKGROUND color="ff00"/>
        <LOG_FOREGROUND color="0"/>
        <LOG_LINE_HIGHLIGHT color="ffffd7"/>
        <LOG_MATCHING_WORD_HIGHLIGHT_BACKGROUND color="c8ffc8"/>
        <LOG_SELECTION_BACKGROUND color="dff3fc"/>
        <MARK_1 color="ff00ff"/>
        <MARK_10 color="ccccff"/>
        <MARK_11 color="ead00"/>
        <MARK_12 color="cefc00"/>
        <MARK_13 color="9e2dbe"/>
        <MARK_14 color="ba6a29"/>
        <MARK_15 color="fc0188"/>
        <MARK_16 color="2f990"/>
        <MARK_17 color="f1b0fb"/>
        <MARK_18 color="fec004"/>
        <MARK_19 color="149bff"/>
        <MARK_2 color="ffff00"/>
        <MARK_20 color="eb591b"/>
        <MARK_3 color="ff00"/>
        <MARK_4 color="ff6666"/>
        <MARK_5 color="ff"/>
        <MARK_6 color="ffc800"/>
        <MARK_7 color="ff0000"/>
        <MARK_8 color="ffff"/>
        <MARK_9 color="ff00ff"/>
        <MARK_DEFAULT color="ffff00"/>
        <NOCVIEW_BACKGROUND color="ffffff"/>
        <NOCVIEW_FOREGROUND color="0"/>
        <NOCVIEW_MARKERS color="ffff00"/>
        <NOCVIEW_SELECTION color="ff"/>
        <PACKAGE_BACKGROUND color="0"/>
        <PACKAGE_FOREGROUND color="ffffff"/>
        <PACKAGE_MARKERS color="ffff00"/>
        <PACKAGE_SELECTION color="ffffff"/>
        <RSB_AXI3_CONNECTION color="41619f"/>
        <RSB_AXI4LITE_CONNECTION color="41619f"/>
        <RSB_AXI4MM_CONNECTION color="41619f"/>
        <RSB_AXI4STREAM_CONNECTION color="41619f"/>
        <RSB_AXIINI_CONNECTION color="41619f"/>
        <RSB_BACKGROUND color="ffffff"/>
        <RSB_BUS color="469cb9"/>
        <RSB_CLOCK_ENABLE_NET color="102235"/>
        <RSB_CLOCK_NET color="102235"/>
        <RSB_COMMENT_BORDER color="0"/>
        <RSB_COMMENT_TEXT color="0"/>
        <RSB_DATA_NET color="102235"/>
        <RSB_EXPANDED_HIERARCHY_FILL color="fafdfe"/>
        <RSB_HIERARCHY_FILL color="aac4f7"/>
        <RSB_INSTANCE_BORDER color="41619f"/>
        <RSB_INSTANCE_NO_GRADIENT_FILL color="edf6fe"/>
        <RSB_INSTANCE_TEXT color="0"/>
        <RSB_INTERFACE_CONNECTION color="41619f"/>
        <RSB_INTERFACE_PORT color="2a5e6f"/>
        <RSB_INTERFACE_PORT_FILL color="ddd4d0"/>
        <RSB_INTERRUPT_NET color="102235"/>
        <RSB_MARKERS color="ffff00"/>
        <RSB_MOVE_INSTANCE_COLOR color="c89900"/>
        <RSB_NET color="102235"/>
        <RSB_PIN_TEXT color="0"/>
        <RSB_PORT color="102235"/>
        <RSB_PORT_FILL color="ddd4d0"/>
        <RSB_PORT_TEXT color="0"/>
        <RSB_RESET_NET color="102235"/>
        <RSB_SELECTION color="fd862b"/>
        <SCH_ATTRIBUTE color="0"/>
        <SCH_BACKGROUND color="ffffff"/>
        <SCH_BUS color="8000"/>
        <SCH_BUS_RIPPER color="0"/>
        <SCH_CELL_TEXT color="0"/>
        <SCH_EXPAND_HIER_COLOR color="fafafa"/>
        <SCH_FILL_0 color="ffffcc"/>
        <SCH_FILL_1 color="dfebf8"/>
        <SCH_FILL_2 color="f0f0f0"/>
        <SCH_FOREGROUND color="0"/>
        <SCH_INSTANCE_TEXT color="0"/>
        <SCH_INST_0 color="0"/>
        <SCH_INST_1 color="0"/>
        <SCH_INST_2 color="0"/>
        <SCH_MARKERS color="ffff00"/>
        <SCH_NEG_SLACK color="ff0000"/>
        <SCH_NET color="19b400"/>
        <SCH_PIN_TEXT color="0"/>
        <SCH_PORT color="0"/>
        <SCH_PORT_TEXT color="0"/>
        <SCH_SELECTION color="ff"/>
        <VSI_SYS_AXI3_CONNECTION color="646464"/>
        <VSI_SYS_AXI4LITE_CONNECTION color="646464"/>
        <VSI_SYS_AXI4MM_CONNECTION color="646464"/>
        <VSI_SYS_AXI4STREAM_CONNECTION color="646464"/>
        <VSI_SYS_AXIINI_CONNECTION color="646464"/>
        <VSI_SYS_BACKGROUND color="ffffff"/>
        <VSI_SYS_BUS color="505050"/>
        <VSI_SYS_CLOCK_ENABLE_NET color="222222"/>
        <VSI_SYS_CLOCK_NET color="222222"/>
        <VSI_SYS_COMMENT_BORDER color="0"/>
        <VSI_SYS_COMMENT_TEXT color="0"/>
        <VSI_SYS_DATA_NET color="222222"/>
        <VSI_SYS_EXPANDED_HIERARCHY_FILL color="fafafa"/>
        <VSI_SYS_HIERARCHY_FILL color="afafaf"/>
        <VSI_SYS_INSTANCE_BORDER color="646464"/>
        <VSI_SYS_INSTANCE_FILL color="d2d2d2"/>
        <VSI_SYS_INSTANCE_TEXT color="0"/>
        <VSI_SYS_INTERFACE_CONNECTION color="646464"/>
        <VSI_SYS_INTERFACE_PORT color="323232"/>
        <VSI_SYS_INTERFACE_PORT_FILL color="dddddd"/>
        <VSI_SYS_INTERRUPT_NET color="222222"/>
        <VSI_SYS_MARKERS color="ffff00"/>
        <VSI_SYS_MOVE_INSTANCE_COLOR color="c89900"/>
        <VSI_SYS_NET color="222222"/>
        <VSI_SYS_PIN_TEXT color="0"/>
        <VSI_SYS_PORT color="222222"/>
        <VSI_SYS_PORT_FILL color="d4d4d4"/>
        <VSI_SYS_PORT_TEXT color="0"/>
        <VSI_SYS_RESET_NET color="222222"/>
        <VSI_SYS_SELECTION color="ba8b25"/>
        <WAVEFORM_BACKGROUND color="0"/>
        <WINDOW_BACKGROUND color="ffffff"/>
        <WINDOW_FOREGROUND color="0"/>
        <WORLDVIEW_VIEWABLE_AREA color="ffc800"/>
    </general_color>
    <general>
        <code_editor_syntax_styles>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="0"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="1"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="2"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777088" stripe_color="null" style_index="3"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-65281" stripe_color="null" style_index="4"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16738816" stripe_color="null" style_index="5"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-10157927" stripe_color="null" style_index="6"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-10157927" stripe_color="null" style_index="7"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-6750157" stripe_color="null" style_index="8"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777216" stripe_color="null" style_index="9"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-65536" stripe_color="null" style_index="10"/>
            <syntax_style background_color="null" effect="2" effect_color="-65536" font_style="0" foreground_color="null" stripe_color="-65536" style_index="11"/>
            <syntax_style background_color="-595012" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-256" style_index="12"/>
            <syntax_style background_color="-986896" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="13"/>
            <syntax_style background_color="-6697729" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-6697729" style_index="14"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="15"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="16"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="17"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="18"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="19"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="20"/>
        </code_editor_syntax_styles>
        <code_editor_syntax_styles_Generic>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="0"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="1"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="2"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777088" stripe_color="null" style_index="3"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-65281" stripe_color="null" style_index="4"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16738816" stripe_color="null" style_index="5"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-10157927" stripe_color="null" style_index="6"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-10157927" stripe_color="null" style_index="7"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-6750157" stripe_color="null" style_index="8"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777216" stripe_color="null" style_index="9"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-65536" stripe_color="null" style_index="10"/>
            <syntax_style background_color="null" effect="2" effect_color="-65536" font_style="0" foreground_color="null" stripe_color="-65536" style_index="11"/>
            <syntax_style background_color="-595012" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-256" style_index="12"/>
            <syntax_style background_color="-986896" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="13"/>
            <syntax_style background_color="-6697729" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-6697729" style_index="14"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="15"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="16"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="17"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="18"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="19"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="20"/>
        </code_editor_syntax_styles_Generic>
        <code_editor_syntax_styles_Verilog>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="0"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="1"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="2"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777088" stripe_color="null" style_index="3"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-65281" stripe_color="null" style_index="4"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16738816" stripe_color="null" style_index="5"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-10157927" stripe_color="null" style_index="6"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-10157927" stripe_color="null" style_index="7"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-6750157" stripe_color="null" style_index="8"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777216" stripe_color="null" style_index="9"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-65536" stripe_color="null" style_index="10"/>
            <syntax_style background_color="null" effect="2" effect_color="-65536" font_style="0" foreground_color="null" stripe_color="-65536" style_index="11"/>
            <syntax_style background_color="-595012" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-256" style_index="12"/>
            <syntax_style background_color="-986896" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="13"/>
            <syntax_style background_color="-6697729" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-6697729" style_index="14"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="15"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="16"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="17"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="18"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="19"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="20"/>
        </code_editor_syntax_styles_Verilog>
        <code_editor_syntax_styles_VHDL>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="0"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="1"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="2"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777088" stripe_color="null" style_index="3"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-65281" stripe_color="null" style_index="4"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16738816" stripe_color="null" style_index="5"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-10157927" stripe_color="null" style_index="6"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-10157927" stripe_color="null" style_index="7"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-6750157" stripe_color="null" style_index="8"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777216" stripe_color="null" style_index="9"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-65536" stripe_color="null" style_index="10"/>
            <syntax_style background_color="null" effect="2" effect_color="-65536" font_style="0" foreground_color="null" stripe_color="-65536" style_index="11"/>
            <syntax_style background_color="-595012" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-256" style_index="12"/>
            <syntax_style background_color="-986896" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="13"/>
            <syntax_style background_color="-6697729" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-6697729" style_index="14"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="15"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="16"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="17"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="18"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="19"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="20"/>
        </code_editor_syntax_styles_VHDL>
        <code_editor_syntax_styles_XDC>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="0"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="1"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="2"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777088" stripe_color="null" style_index="3"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-65281" stripe_color="null" style_index="4"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16738816" stripe_color="null" style_index="5"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-10157927" stripe_color="null" style_index="6"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-10157927" stripe_color="null" style_index="7"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-6750157" stripe_color="null" style_index="8"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777216" stripe_color="null" style_index="9"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-65536" stripe_color="null" style_index="10"/>
            <syntax_style background_color="null" effect="2" effect_color="-65536" font_style="0" foreground_color="null" stripe_color="-65536" style_index="11"/>
            <syntax_style background_color="-595012" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-256" style_index="12"/>
            <syntax_style background_color="-986896" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="13"/>
            <syntax_style background_color="-6697729" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-6697729" style_index="14"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="15"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="16"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="17"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="18"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="19"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="20"/>
        </code_editor_syntax_styles_XDC>
        <code_editor_syntax_styles_Tcl>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="0"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="1"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="2"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777088" stripe_color="null" style_index="3"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-65281" stripe_color="null" style_index="4"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16738816" stripe_color="null" style_index="5"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-10157927" stripe_color="null" style_index="6"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-10157927" stripe_color="null" style_index="7"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-6750157" stripe_color="null" style_index="8"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777216" stripe_color="null" style_index="9"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-65536" stripe_color="null" style_index="10"/>
            <syntax_style background_color="null" effect="2" effect_color="-65536" font_style="0" foreground_color="null" stripe_color="-65536" style_index="11"/>
            <syntax_style background_color="-595012" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-256" style_index="12"/>
            <syntax_style background_color="-986896" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="13"/>
            <syntax_style background_color="-6697729" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-6697729" style_index="14"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="15"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="16"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="17"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="18"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="19"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="20"/>
        </code_editor_syntax_styles_Tcl>
        <code_editor_syntax_styles_TSM>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="0"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="1"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="2"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777088" stripe_color="null" style_index="3"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-65281" stripe_color="null" style_index="4"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16738816" stripe_color="null" style_index="5"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-10157927" stripe_color="null" style_index="6"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-10157927" stripe_color="null" style_index="7"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-6750157" stripe_color="null" style_index="8"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777216" stripe_color="null" style_index="9"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-65536" stripe_color="null" style_index="10"/>
            <syntax_style background_color="null" effect="2" effect_color="-65536" font_style="0" foreground_color="null" stripe_color="-65536" style_index="11"/>
            <syntax_style background_color="-595012" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-256" style_index="12"/>
            <syntax_style background_color="-986896" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="13"/>
            <syntax_style background_color="-6697729" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-6697729" style_index="14"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="15"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="16"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="17"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="18"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="19"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="20"/>
        </code_editor_syntax_styles_TSM>
        <code_editor_syntax_styles_SyntaxCheck>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="0"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="1"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-8355712" stripe_color="null" style_index="2"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777088" stripe_color="null" style_index="3"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-65281" stripe_color="null" style_index="4"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-16738816" stripe_color="null" style_index="5"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="0" foreground_color="-10157927" stripe_color="null" style_index="6"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-10157927" stripe_color="null" style_index="7"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-6750157" stripe_color="null" style_index="8"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-16777216" stripe_color="null" style_index="9"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="1" foreground_color="-65536" stripe_color="null" style_index="10"/>
            <syntax_style background_color="null" effect="2" effect_color="-65536" font_style="0" foreground_color="null" stripe_color="-65536" style_index="11"/>
            <syntax_style background_color="-595012" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-256" style_index="12"/>
            <syntax_style background_color="-986896" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="null" style_index="13"/>
            <syntax_style background_color="-6697729" effect="0" effect_color="null" font_style="0" foreground_color="-16777216" stripe_color="-6697729" style_index="14"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="15"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="16"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="17"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="18"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="19"/>
            <syntax_style background_color="null" effect="0" effect_color="null" font_style="2" foreground_color="-16777216" stripe_color="null" style_index="20"/>
        </code_editor_syntax_styles_SyntaxCheck>
        <CODE_EDITOR_FONT font_name="Monospaced" font_size="12"/>
        <RECENT_FILES>
            <recent index="0" path="/home/mib/Developer/the-snowwhite_git/HolosynthV/xil_ip_repo/audio_clk_mux_ip_1.1/src/audio_clock_generator.v"/>
            <recent index="1" path="/home/mib/Developer/the-snowwhite_git/HolosynthV/xil_ip_repo/audio_clk_mux_ip_1.1/hdl/audio_clk_mux_ip_v1_1_S00_AXI.v"/>
            <recent index="2" path="/home/mib/Developer/the-snowwhite_git/HolosynthV/xil_ip_repo/audio_clk_mux_ip_1.1/src/syncro32.v"/>
            <recent index="3" path="/home/mib/Developer/the-snowwhite_git/HolosynthV/xil_ip_repo/audio_clk_mux_ip_1.1/src/syncro.v"/>
            <recent index="4" path="/home/mib/Developer/the-snowwhite_git/HolosynthV/xil_ip_repo/audio_clk_mux_ip_1.1/hdl/audio_clk_mux_ip_v1_1.v"/>
            <recent index="5" path="/home/mib/Developer/the-snowwhite_git/HolosynthV/VivadoProjects/Ultra96_Holosynth/Ultra96_Holosynth.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"/>
            <recent index="6" path="/home/mib/Developer/the-snowwhite_git/HolosynthV/rtl/synthesizer/synth_engine/synth_clk_gen.sv"/>
            <recent index="7" path="/home/mib/Developer/the-snowwhite_git/HolosynthV/rtl/synthesizer/synth_engine/env_gen_indexed.sv"/>
            <recent index="8" path="/home/mib/Developer/the-snowwhite_git/HolosynthV/rtl/synthesizer/synth_engine.sv"/>
            <recent index="9" path="/home/mib/Developer/the-snowwhite_git/HolosynthV/rtl/synthesizer/synth_controller/note_stack.sv"/>
        </RECENT_FILES>
        <RECENT_DIRECTORIES>
            <recent index="0" path="/home/mib/Developer/the-snowwhite_git/HolosynthV/VivadoProjects/Ultra96_Holosynth"/>
            <recent index="1" path="/home/mib"/>
            <recent index="2" path="/home/mib/Development/Xilinx/myd-czu3eg-new"/>
            <recent index="3" path="/home/mib/Development/Xilinx/xilinx-ultra96-reva-2019.2-2"/>
            <recent index="4" path="/home/mib/Development/Xilinx/xilinx-ultra96-reva-2019.2-2/hardware/xilinx-ultra96-reva-2019.2"/>
            <recent index="5" path="/home/mib/Development/Xilinx"/>
            <recent index="6" path="/home/mib/Development/Xilinx/zcu100-zynqmp/system"/>
            <recent index="7" path="/home/mib/Development/Xilinx/zcu100-zynqmp"/>
            <recent index="8" path="/home/mib/Projects/2019v2/xilinx-ultra96-reva-v2019.2-final/hardware"/>
            <recent index="9" path="/home/mib/Projects/2019v2/xilinx-ultra96-reva-v2019.2-final/hardware/xilinx-ultra96-reva-2019.2"/>
            <recent index="10" path="/home/mib/Projects/2019v2/MYD-czu3eg/vivado/myd-czu3eg-hdmi_lcd"/>
            <recent index="11" path="/home/mib/Development/Xilinx/xilinx-ultra96-reva-2019.2"/>
            <recent index="12" path="/home/mib/Development/Xilinx/Myir/myd-czu3eg-hdmi_lcd"/>
            <recent index="13" path="/home/mib/Development/Xilinx/Myir"/>
            <recent index="14" path="/home/mib/Development/Xilinx/myd-czu3eg"/>
        </RECENT_DIRECTORIES>
        <RECENT_PROJECTS>
            <recent index="0" path="/home/mib/Developer/the-snowwhite_git/HolosynthV/VivadoProjects/Ultra96_Holosynth/Ultra96_Holosynth.xpr"/>
            <recent index="1" path="/home/mib/Development/Xilinx/myd-czu3eg-new/myd-czu3eg-new.xpr"/>
            <recent index="2" path="/home/mib/Development/Xilinx/xilinx-ultra96-reva-2019.2-2/hardware/xilinx-ultra96-reva-2019.2/xilinx-ultra96-reva-2019.2.xpr"/>
            <recent index="3" path="/home/mib/Development/Xilinx/myd-czu3eg/myd-czu3eg.xpr"/>
            <recent index="4" path="/home/mib/Development/Xilinx/myd-test/hardware/xilinx-ultra96-reva-2019.2/xilinx-ultra96-reva-2019.2.xpr"/>
            <recent index="5" path="/home/mib/Development/Xilinx/zcu100-zynqmp/test/test.xpr"/>
            <recent index="6" path="/home/mib/Development/Xilinx/Myir/myd-czu3eg-hdmi_lcd/MYIR.xpr"/>
            <recent index="7" path="/home/mib/Projects/2019v2/xilinx-ultra96-reva-v2019.2-final/hardware/xilinx-ultra96-reva-2019.2/xilinx-ultra96-reva-2019.2.xpr"/>
            <recent index="8" path="/home/mib/Projects/2019v2/MYD-czu3eg/vivado/myd-czu3eg-hdmi_lcd/MYIR.xpr"/>
            <recent index="9" path="/home/mib/Development/Xilinx/xilinx-ultra96-reva-2019.2/hardware/xilinx-ultra96-reva-2019.2/xilinx-ultra96-reva-2019.2.xpr"/>
        </RECENT_PROJECTS>
        <RECENT_CHECKPOINTS/>
        <RECENT_IP/>
        <RECENT_HARDWARE_SERVERS/>
        <RECENT_HARDWARE_TARGETS/>
        <RECENT_VXC_SERVERS/>
        <ACTIVEHDL_COMPILED_LIBRARY_DIR value=""/>
        <ACTIVEHDL_INSTALL_PATH value=""/>
        <ADD_IP_POPUP_SINGLE_COL value="8&#9;421&#9;Name&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;8&#9;9&#9;0&#9;Name&#9;Version&#9;AXI4&#9;Status&#9;License&#9;Vendor&#9;VLNV&#9;External Repository&#9;8&#9;0&#9;Name&#9;Version&#9;AXI4&#9;Status&#9;License&#9;Vendor&#9;VLNV&#9;7&#9;0&#9;Name&#9;Version&#9;AXI4&#9;Status&#9;License&#9;Vendor&#9;6&#9;0&#9;Name&#9;Version&#9;AXI4&#9;Status&#9;License&#9;5&#9;0&#9;Name&#9;Version&#9;AXI4&#9;Status&#9;4&#9;0&#9;Name&#9;Version&#9;AXI4&#9;3&#9;0&#9;Name&#9;Version&#9;2&#9;1&#9;Name"/>
        <ADD_VERILOG_HEADER_INTO_PROJECT value="false"/>
        <ALERT_RUN_FAIL value="true"/>
        <ALERT_RUN_SUCCESS value="true"/>
        <ALERT_UNSUPPORTED_OS value="true"/>
        <ASK_MIGRATE_DEBUG_COMMANDS value="false"/>
        <ASK_UPDATE_CREATE_CONSTRS_FILE value=""/>
        <AUTOHIDE_TCL_CONSOLE value="false"/>
        <AUTO_FIT_SELECTION_DEVICE_VIEW value="true"/>
        <BEL_TO_PACKAGE_PIN_RULE value="true"/>
        <BOARD_INTERFACE_TO_CONNECTED_PINS_RULE value="true"/>
        <BUS_TO_NET_RULE value="true"/>
        <BUS_TO_PORT_RULE value="true"/>
        <BYTE_GROUP_TO_PACKAGE_PINS_RULE value="true"/>
        <BYTE_GROUP_TO_SIGNAL_GROUP_RULE value="true"/>
        <CHECK_TIMING_TREE_TABLE_COLUMNS value="2&#9;150&#9;Name&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;Severity&#9;1&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;1&#9;3&#9;1&#9;Name&#9;Severity"/>
        <CHIPSCOPE_TREE_COLUMNS value="4&#9;420&#9;Name&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;Driver Cell&#9;1&#9;2147483647&#9;15&#9;75&#9;75&#9;Driver Pin&#9;2&#9;2147483647&#9;15&#9;75&#9;75&#9;Probe Type&#9;3&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;1&#9;5&#9;1&#9;Name&#9;Driver Cell&#9;Driver Pin&#9;Probe Type"/>
        <CHIP_TO_BANK_RULE value="false"/>
        <CHIP_TO_CLOCK_REGION_RULE value="false"/>
        <CLOCKDEFS_TREE_TABLE value="4&#9;300&#9;Name&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;Waveform&#9;1&#9;2147483647&#9;15&#9;75&#9;75&#9;Period (ns)&#9;2&#9;2147483647&#9;15&#9;75&#9;75&#9;Frequency (MHz)&#9;3&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;1&#9;5&#9;1&#9;Name&#9;Waveform&#9;Period (ns)&#9;Frequency (MHz)"/>
        <CLOCK_REGION_TO_BANK_RULE value="true"/>
        <CLUSTER_CONF_NAME value="lsf"/>
        <CODE_EDITOR_AUTO_INTELLIHINTS_DELAY value="200"/>
        <CODE_EDITOR_CODE_COMPLETION value="OnDemand"/>
        <CODE_EDITOR_CODE_COMPLETION_KEY value="TabKey"/>
        <CODE_EDITOR_DISPLAY_LINE_NUMBERS value="true"/>
        <CODE_EDITOR_DISPLAY_MATCHING_WORDS value="true"/>
        <CODE_EDITOR_DISPLAY_SYNTAX_NOTES value="true"/>
        <CODE_EDITOR_DISPLAY_SYNTAX_WARNINGS value="true"/>
        <CODE_EDITOR_ENABLE_CODE_FOLDING value="true"/>
        <CODE_EDITOR_ENABLE_LSP value="false"/>
        <CODE_EDITOR_ENABLE_LSP_SYNTAX_CHECKING value="true"/>
        <CODE_EDITOR_ENABLE_SYNTAX_CHECKING value="true"/>
        <CODE_EDITOR_GO_TO_BREAKPOINT_SIMULATION value="true"/>
        <CODE_EDITOR_INDENT_ON_PASTING value="false"/>
        <CODE_EDITOR_MAX_FIND_HISTORY_LENGTH value="20"/>
        <CODE_EDITOR_OPEN_ON_BREAK_SIMULATION value="true"/>
        <CODE_EDITOR_SKIP_EMPTY_LINES_ON_LINE_COMMENTS value="true"/>
        <CODE_EDITOR_SYNCHRONIZE_SPLIT_VIEW_SCROLLING value="false"/>
        <CODE_EDITOR_UNDO_LIMIT value="200"/>
        <CODE_EDITOR_USE_ALT_KEY_FOR_COLUMN_SELECTION value="false"/>
        <CONFIRM_CLOSE_DESIGN value="true"/>
        <CONFIRM_CLOSE_PLANNER_BEFORE_SWITCH value="true"/>
        <CONFIRM_CLOSE_PROJECT value="true"/>
        <CONFIRM_CLOSE_WAVEFORMS value="true"/>
        <CONFIRM_CONFIG_CHANGES_FOUND value="true"/>
        <CONFIRM_DELETE_HW_DASHBOARD value="true"/>
        <CONFIRM_ENABLE_CORE_CONTAINER value="true"/>
        <CONFIRM_EXIT_APPLICATION value="true"/>
        <CONFIRM_EXIT_VIVADO value="true"/>
        <CONFIRM_PROGRAM_EFUSE value="true"/>
        <CONFIRM_READ_ONLY_PROJECT value="true"/>
        <CONFIRM_RERUN_IMPLEMENTATION value="true"/>
        <CONFIRM_RERUN_STALE_PARENT_RUNS value="true"/>
        <CONFIRM_RERUN_SYNTHESIS value="true"/>
        <CONFIRM_RESET_RUN value="true"/>
        <CONFIRM_SAVE_EDITED_SOURCES value="true"/>
        <CONFIRM_SELECTION_TOO_MANY_OBJECTS value="true"/>
        <CONFIRM_SET_CFGMEM value="true"/>
        <CONFIRM_SHOW_IP_HIERARCHY value="true"/>
        <CONFIRM_UPGRADE_OLD_PROJECT value="true"/>
        <CONTROLLER_TO_SIGNAL_GROUPS_RULE value="true"/>
        <COPY_SOURCES_INTO_PROJECT value="false"/>
        <DEBUG_CHANNEL_TO_NET_RULE value="true"/>
        <DEBUG_CORE_TO_INSTANCE_RULE value="true"/>
        <DEBUG_PORT_TO_CHANNEL_RULE value="true"/>
        <DEBUG_VIO_BUS_TO_PROBED_NET_RULE value="true"/>
        <DEFAULT_IP_EXAMPLE_LOCATION value="ROOT"/>
        <DEFAULT_IP_REPOS value=""/>
        <DEFAULT_PROJECT_TYPE value="RTL"/>
        <DEFAULT_TARGET_LANGUAGE value="VHDL"/>
        <DISPLAY_TCLAPP_INFO_DIALOG value="true"/>
        <ELABORATION value="true"/>
        <ENFORCE_LEGAL_IO_PLACEMENT value="true"/>
        <EXP_RUN_TREE_COL value="32&#9;3550&#9;Name&#9;0&#9;2147483647&#9;15&#9;207&#9;207&#9;Constraints&#9;1&#9;2147483647&#9;15&#9;122&#9;122&#9;Status&#9;2&#9;2147483647&#9;15&#9;233&#9;233&#9;WNS&#9;3&#9;2147483647&#9;15&#9;67&#9;67&#9;TNS&#9;4&#9;2147483647&#9;15&#9;60&#9;60&#9;WHS&#9;5&#9;2147483647&#9;15&#9;66&#9;66&#9;THS&#9;6&#9;2147483647&#9;15&#9;59&#9;59&#9;TPWS&#9;7&#9;2147483647&#9;15&#9;74&#9;74&#9;Total Power&#9;8&#9;2147483647&#9;15&#9;127&#9;127&#9;Failed Routes&#9;9&#9;2147483647&#9;15&#9;140&#9;140&#9;LUT&#9;10&#9;2147483647&#9;15&#9;58&#9;58&#9;FF&#9;11&#9;2147483647&#9;15&#9;46&#9;46&#9;BRAM&#9;12&#9;2147483647&#9;15&#9;77&#9;77&#9;URAM&#9;13&#9;2147483647&#9;15&#9;78&#9;78&#9;DSP&#9;14&#9;2147483647&#9;15&#9;60&#9;60&#9;Start&#9;15&#9;2147483647&#9;15&#9;175&#9;175&#9;Elapsed&#9;16&#9;2147483647&#9;15&#9;108&#9;108&#9;Run Strategy&#9;17&#9;2147483647&#9;15&#9;560&#9;560&#9;Report Strategy&#9;18&#9;2147483647&#9;15&#9;622&#9;622&#9;Part&#9;19&#9;2147483647&#9;15&#9;206&#9;206&#9;Host&#9;20&#9;2147483647&#9;15&#9;68&#9;68&#9;Description&#9;21&#9;2147483647&#9;15&#9;337&#9;337&#9;&#9;&#9;11&#9;33&#9;0&#9;Name&#9;Constraints&#9;Status&#9;Progress&#9;Incremental&#9;WNS&#9;TNS&#9;WHS&#9;THS&#9;WBSS&#9;TPWS&#9;Total Power&#9;Failed Routes&#9;LUT&#9;FF&#9;BRAMs&#9;URAM&#9;DSP&#9;LUTRAM&#9;IO&#9;GT&#9;BUFG&#9;MMCM&#9;PLL&#9;PCIe&#9;Start&#9;Elapsed&#9;Run Strategy&#9;Report Strategy&#9;Part&#9;Host&#9;Description&#9;32&#9;0&#9;Name&#9;Constraints&#9;Status&#9;Progress&#9;Incremental&#9;WNS&#9;TNS&#9;WHS&#9;THS&#9;WBSS&#9;TPWS&#9;Total Power&#9;Failed Routes&#9;LUT&#9;FF&#9;BRAMs&#9;URAM&#9;DSP&#9;LUTRAM&#9;IO&#9;GT&#9;BUFG&#9;MMCM&#9;PLL&#9;Start&#9;Elapsed&#9;Run Strategy&#9;Report Strategy&#9;Part&#9;Host&#9;Description&#9;31&#9;0&#9;Name&#9;Constraints&#9;Status&#9;Progress&#9;Incremental&#9;WNS&#9;TNS&#9;WHS&#9;THS&#9;WBSS&#9;TPWS&#9;Total Power&#9;Failed Routes&#9;LUT&#9;FF&#9;BRAMs&#9;URAM&#9;DSP&#9;LUTRAM&#9;IO&#9;GT&#9;BUFG&#9;MMCM&#9;Start&#9;Elapsed&#9;Run Strategy&#9;Report Strategy&#9;Part&#9;Host&#9;Description&#9;30&#9;0&#9;Name&#9;Constraints&#9;Status&#9;Progress&#9;Incremental&#9;WNS&#9;TNS&#9;WHS&#9;THS&#9;WBSS&#9;TPWS&#9;Total Power&#9;Failed Routes&#9;LUT&#9;FF&#9;BRAMs&#9;URAM&#9;DSP&#9;LUTRAM&#9;IO&#9;GT&#9;BUFG&#9;Start&#9;Elapsed&#9;Run Strategy&#9;Report Strategy&#9;Part&#9;Host&#9;Description&#9;29&#9;0&#9;Name&#9;Constraints&#9;Status&#9;Progress&#9;Incremental&#9;WNS&#9;TNS&#9;WHS&#9;THS&#9;WBSS&#9;TPWS&#9;Total Power&#9;Failed Routes&#9;LUT&#9;FF&#9;BRAMs&#9;URAM&#9;DSP&#9;LUTRAM&#9;IO&#9;GT&#9;Start&#9;Elapsed&#9;Run Strategy&#9;Report Strategy&#9;Part&#9;Host&#9;Description&#9;28&#9;0&#9;Name&#9;Constraints&#9;Status&#9;Progress&#9;Incremental&#9;WNS&#9;TNS&#9;WHS&#9;THS&#9;WBSS&#9;TPWS&#9;Total Power&#9;Failed Routes&#9;LUT&#9;FF&#9;BRAMs&#9;URAM&#9;DSP&#9;LUTRAM&#9;IO&#9;Start&#9;Elapsed&#9;Run Strategy&#9;Report Strategy&#9;Part&#9;Host&#9;Description&#9;27&#9;0&#9;Name&#9;Constraints&#9;Status&#9;Progress&#9;Incremental&#9;WNS&#9;TNS&#9;WHS&#9;THS&#9;WBSS&#9;TPWS&#9;Total Power&#9;Failed Routes&#9;LUT&#9;FF&#9;BRAMs&#9;URAM&#9;DSP&#9;LUTRAM&#9;Start&#9;Elapsed&#9;Run Strategy&#9;Report Strategy&#9;Part&#9;Host&#9;Description&#9;26&#9;0&#9;Name&#9;Constraints&#9;Status&#9;Progress&#9;Incremental&#9;WNS&#9;TNS&#9;WHS&#9;THS&#9;WBSS&#9;TPWS&#9;Total Power&#9;Failed Routes&#9;LUT&#9;FF&#9;BRAMs&#9;URAM&#9;DSP&#9;Start&#9;Elapsed&#9;Run Strategy&#9;Report Strategy&#9;Part&#9;Host&#9;Description&#9;25&#9;0&#9;Name&#9;Constraints&#9;Status&#9;Progress&#9;Incremental&#9;WNS&#9;TNS&#9;WHS&#9;THS&#9;TPWS&#9;Total Power&#9;Failed Routes&#9;LUT&#9;FF&#9;BRAMs&#9;URAM&#9;DSP&#9;Start&#9;Elapsed&#9;Run Strategy&#9;Report Strategy&#9;Part&#9;Host&#9;Description&#9;24&#9;0&#9;Name&#9;Constraints&#9;Status&#9;Progress&#9;WNS&#9;TNS&#9;WHS&#9;THS&#9;TPWS&#9;Total Power&#9;Failed Routes&#9;LUT&#9;FF&#9;BRAMs&#9;URAM&#9;DSP&#9;Start&#9;Elapsed&#9;Run Strategy&#9;Report Strategy&#9;Part&#9;Host&#9;Description&#9;23&#9;1&#9;Name&#9;Constraints&#9;Status&#9;WNS&#9;TNS&#9;WHS&#9;THS&#9;TPWS&#9;Total Power&#9;Failed Routes&#9;LUT&#9;FF&#9;BRAM&#9;URAM&#9;DSP&#9;Start&#9;Elapsed&#9;Run Strategy&#9;Report Strategy&#9;Part&#9;Host&#9;Description"/>
        <ExpReport_TREE_COLUMNS value="5&#9;1633&#9;Report&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;Type&#9;1&#9;2147483647&#9;15&#9;75&#9;75&#9;Options&#9;2&#9;2147483647&#9;15&#9;75&#9;75&#9;Modified&#9;3&#9;2147483647&#9;15&#9;75&#9;75&#9;Size&#9;4&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;1&#9;6&#9;1&#9;Report&#9;Type&#9;Options&#9;Modified&#9;Size"/>
        <FED_SHOW_HIGH_NUMBER_NETS_MSG value="true"/>
        <FED_SHOW_UNROUTE_REROUTE_ON_PLACEMENT_CHANGE_MSG value="true"/>
        <FILE_CHOOSER_DEFAULT_VIEW value="list"/>
        <FLOATING_WINDOW_LOC_AND_SIZE_IP_Catalog value="0 0 746 1258"/>
        <FLOATING_WINDOW_LOC_AND_SIZE_Interface_Catalog value="0 0 746 1258"/>
        <FindInFilesDisabledConstraints value="true"/>
        <FindInFilesDisabledDesignSources value="false"/>
        <FindInFilesDisabledSimulation value="true"/>
        <FindInFilesEnabledConstraints value="true"/>
        <FindInFilesEnabledDesignSources value="true"/>
        <FindInFilesEnabledSimulation value="true"/>
        <FindInFilesMatchCase value="false"/>
        <FindInFilesMatchWholeWord value="false"/>
        <FindInFilesOpenNewTab value="true"/>
        <FindInFilesReports value="true"/>
        <FindInFilesUseRegex value="true"/>
        <FindInFilesUseRegexOrWildcard value="false"/>
        <FindInFilesUseWildcard value="false"/>
        <HARDWARE_TREE_TABLE_COLUMNS value="2&#9;459&#9;Name&#9;0&#9;2147483647&#9;15&#9;250&#9;250&#9;Status&#9;1&#9;2147483647&#9;15&#9;209&#9;209&#9;&#9;&#9;1&#9;3&#9;1&#9;Name&#9;Status"/>
        <HSV_ANALYSIS_PROJECT value=""/>
        <HW_ILA_TRIGGER_TABLE_COL value="6&#9;0&#9;Name&#9;0&#9;2147483647&#9;1&#9;75&#9;75&#9;Operator&#9;1&#9;2147483647&#9;1&#9;75&#9;75&#9;Radix&#9;2&#9;2147483647&#9;1&#9;75&#9;75&#9;Value&#9;3&#9;2147483647&#9;1&#9;75&#9;75&#9;Port&#9;4&#9;2147483647&#9;1&#9;75&#9;75&#9;&#9;&#9;2&#9;7&#9;0&#9;Name&#9;Operator&#9;Radix&#9;Value&#9;Compare Value&#9;Port&#9;6&#9;1&#9;Name&#9;Operator&#9;Radix&#9;Value&#9;Port"/>
        <HW_LINK_TREE_TABLE_COLUMNS value="35&#9;0&#9;Name&#9;0&#9;2147483647&#9;15&#9;244&#9;75&#9;TX&#9;1&#9;2147483647&#9;15&#9;39&#9;75&#9;RX&#9;2&#9;2147483647&#9;15&#9;40&#9;75&#9;Status&#9;3&#9;2147483647&#9;15&#9;72&#9;75&#9;Bits&#9;4&#9;2147483647&#9;15&#9;51&#9;75&#9;Errors&#9;5&#9;2147483647&#9;15&#9;69&#9;75&#9;BER&#9;6&#9;2147483647&#9;15&#9;51&#9;75&#9;Pre-FEC BER&#9;7&#9;2147483647&#9;15&#9;120&#9;75&#9;Post-FEC BER&#9;8&#9;2147483647&#9;15&#9;130&#9;75&#9;BERT Reset&#9;9&#9;2147483647&#9;15&#9;113&#9;75&#9;TX Pattern&#9;10&#9;2147483647&#9;15&#9;213&#9;75&#9;RX Pattern&#9;11&#9;2147483647&#9;15&#9;213&#9;75&#9;TX Pre-Cursor&#9;12&#9;2147483647&#9;15&#9;213&#9;75&#9;TX Pre-Cursor2&#9;13&#9;2147483647&#9;15&#9;213&#9;75&#9;TX Post-Cursor&#9;14&#9;2147483647&#9;15&#9;213&#9;75&#9;TX Diff Swing&#9;15&#9;2147483647&#9;15&#9;213&#9;75&#9;DFE Enabled&#9;16&#9;2147483647&#9;15&#9;123&#9;75&#9;Inject Error&#9;17&#9;2147483647&#9;15&#9;113&#9;75&#9;TX Reset&#9;18&#9;2147483647&#9;15&#9;91&#9;75&#9;RX Reset&#9;19&#9;2147483647&#9;15&#9;92&#9;75&#9;RX PLL Status&#9;20&#9;2147483647&#9;15&#9;133&#9;75&#9;TX PLL Status&#9;21&#9;2147483647&#9;15&#9;132&#9;75&#9;Loopback Mode&#9;22&#9;2147483647&#9;15&#9;213&#9;75&#9;RX FEC Reset&#9;23&#9;2147483647&#9;15&#9;127&#9;75&#9;TX FEC Reset&#9;24&#9;2147483647&#9;15&#9;126&#9;75&#9;&#9;&#9;11&#9;36&#9;0&#9;Name&#9;TX&#9;RX&#9;Status&#9;Bits&#9;Errors&#9;BER&#9;Pre-FEC BER&#9;Post-FEC BER&#9;BERT Reset&#9;TX Pattern&#9;RX Pattern&#9;TX Pre-Cursor&#9;TX Pre-Cursor2&#9;TX Post-Cursor&#9;TX Diff Swing&#9;DFE Enabled&#9;Inject Error&#9;TX Reset&#9;RX Reset&#9;RX PLL Status&#9;TX PLL Status&#9;Loopback Mode&#9;Termination Voltage&#9;RX Common Mode&#9;TXUSERCLK Freq&#9;TXUSERCLK2 Freq&#9;RXUSERCLK Freq&#9;RXUSERCLK2 Freq&#9;TX Polarity Invert&#9;RX Polarity Invert&#9;CTLE External&#9;CTLE Internal&#9;RX FEC Reset&#9;TX FEC Reset&#9;35&#9;0&#9;Name&#9;TX&#9;RX&#9;Status&#9;Bits&#9;Errors&#9;BER&#9;Pre-FEC BER&#9;Post-FEC BER&#9;BERT Reset&#9;TX Pattern&#9;RX Pattern&#9;TX Pre-Cursor&#9;TX Pre-Cursor2&#9;TX Post-Cursor&#9;TX Diff Swing&#9;DFE Enabled&#9;Inject Error&#9;TX Reset&#9;RX Reset&#9;RX PLL Status&#9;TX PLL Status&#9;Loopback Mode&#9;Termination Voltage&#9;RX Common Mode&#9;TXUSERCLK Freq&#9;TXUSERCLK2 Freq&#9;RXUSERCLK Freq&#9;RXUSERCLK2 Freq&#9;TX Polarity Invert&#9;RX Polarity Invert&#9;CTLE External&#9;RX FEC Reset&#9;TX FEC Reset&#9;34&#9;0&#9;Name&#9;TX&#9;RX&#9;Status&#9;Bits&#9;Errors&#9;BER&#9;Pre-FEC BER&#9;Post-FEC BER&#9;BERT Reset&#9;TX Pattern&#9;RX Pattern&#9;TX Pre-Cursor&#9;TX Pre-Cursor2&#9;TX Post-Cursor&#9;TX Diff Swing&#9;DFE Enabled&#9;Inject Error&#9;TX Reset&#9;RX Reset&#9;RX PLL Status&#9;TX PLL Status&#9;Loopback Mode&#9;Termination Voltage&#9;RX Common Mode&#9;TXUSERCLK Freq&#9;TXUSERCLK2 Freq&#9;RXUSERCLK Freq&#9;RXUSERCLK2 Freq&#9;TX Polarity Invert&#9;RX Polarity Invert&#9;RX FEC Reset&#9;TX FEC Reset&#9;33&#9;0&#9;Name&#9;TX&#9;RX&#9;Status&#9;Bits&#9;Errors&#9;BER&#9;Pre-FEC BER&#9;Post-FEC BER&#9;BERT Reset&#9;TX Pattern&#9;RX Pattern&#9;TX Pre-Cursor&#9;TX Pre-Cursor2&#9;TX Post-Cursor&#9;TX Diff Swing&#9;DFE Enabled&#9;Inject Error&#9;TX Reset&#9;RX Reset&#9;RX PLL Status&#9;TX PLL Status&#9;Loopback Mode&#9;Termination Voltage&#9;RX Common Mode&#9;TXUSERCLK Freq&#9;TXUSERCLK2 Freq&#9;RXUSERCLK Freq&#9;RXUSERCLK2 Freq&#9;TX Polarity Invert&#9;RX FEC Reset&#9;TX FEC Reset&#9;32&#9;0&#9;Name&#9;TX&#9;RX&#9;Status&#9;Bits&#9;Errors&#9;BER&#9;Pre-FEC BER&#9;Post-FEC BER&#9;BERT Reset&#9;TX Pattern&#9;RX Pattern&#9;TX Pre-Cursor&#9;TX Pre-Cursor2&#9;TX Post-Cursor&#9;TX Diff Swing&#9;DFE Enabled&#9;Inject Error&#9;TX Reset&#9;RX Reset&#9;RX PLL Status&#9;TX PLL Status&#9;Loopback Mode&#9;Termination Voltage&#9;RX Common Mode&#9;TXUSERCLK Freq&#9;TXUSERCLK2 Freq&#9;RXUSERCLK Freq&#9;RXUSERCLK2 Freq&#9;RX FEC Reset&#9;TX FEC Reset&#9;31&#9;0&#9;Name&#9;TX&#9;RX&#9;Status&#9;Bits&#9;Errors&#9;BER&#9;Pre-FEC BER&#9;Post-FEC BER&#9;BERT Reset&#9;TX Pattern&#9;RX Pattern&#9;TX Pre-Cursor&#9;TX Pre-Cursor2&#9;TX Post-Cursor&#9;TX Diff Swing&#9;DFE Enabled&#9;Inject Error&#9;TX Reset&#9;RX Reset&#9;RX PLL Status&#9;TX PLL Status&#9;Loopback Mode&#9;Termination Voltage&#9;RX Common Mode&#9;TXUSERCLK Freq&#9;TXUSERCLK2 Freq&#9;RXUSERCLK Freq&#9;RX FEC Reset&#9;TX FEC Reset&#9;30&#9;0&#9;Name&#9;TX&#9;RX&#9;Status&#9;Bits&#9;Errors&#9;BER&#9;Pre-FEC BER&#9;Post-FEC BER&#9;BERT Reset&#9;TX Pattern&#9;RX Pattern&#9;TX Pre-Cursor&#9;TX Pre-Cursor2&#9;TX Post-Cursor&#9;TX Diff Swing&#9;DFE Enabled&#9;Inject Error&#9;TX Reset&#9;RX Reset&#9;RX PLL Status&#9;TX PLL Status&#9;Loopback Mode&#9;Termination Voltage&#9;RX Common Mode&#9;TXUSERCLK Freq&#9;TXUSERCLK2 Freq&#9;RX FEC Reset&#9;TX FEC Reset&#9;29&#9;0&#9;Name&#9;TX&#9;RX&#9;Status&#9;Bits&#9;Errors&#9;BER&#9;Pre-FEC BER&#9;Post-FEC BER&#9;BERT Reset&#9;TX Pattern&#9;RX Pattern&#9;TX Pre-Cursor&#9;TX Pre-Cursor2&#9;TX Post-Cursor&#9;TX Diff Swing&#9;DFE Enabled&#9;Inject Error&#9;TX Reset&#9;RX Reset&#9;RX PLL Status&#9;TX PLL Status&#9;Loopback Mode&#9;Termination Voltage&#9;RX Common Mode&#9;TXUSERCLK Freq&#9;RX FEC Reset&#9;TX FEC Reset&#9;28&#9;0&#9;Name&#9;TX&#9;RX&#9;Status&#9;Bits&#9;Errors&#9;BER&#9;Pre-FEC BER&#9;Post-FEC BER&#9;BERT Reset&#9;TX Pattern&#9;RX Pattern&#9;TX Pre-Cursor&#9;TX Pre-Cursor2&#9;TX Post-Cursor&#9;TX Diff Swing&#9;DFE Enabled&#9;Inject Error&#9;TX Reset&#9;RX Reset&#9;RX PLL Status&#9;TX PLL Status&#9;Loopback Mode&#9;Termination Voltage&#9;RX Common Mode&#9;RX FEC Reset&#9;TX FEC Reset&#9;27&#9;0&#9;Name&#9;TX&#9;RX&#9;Status&#9;Bits&#9;Errors&#9;BER&#9;Pre-FEC BER&#9;Post-FEC BER&#9;BERT Reset&#9;TX Pattern&#9;RX Pattern&#9;TX Pre-Cursor&#9;TX Pre-Cursor2&#9;TX Post-Cursor&#9;TX Diff Swing&#9;DFE Enabled&#9;Inject Error&#9;TX Reset&#9;RX Reset&#9;RX PLL Status&#9;TX PLL Status&#9;Loopback Mode&#9;Termination Voltage&#9;RX FEC Reset&#9;TX FEC Reset&#9;26&#9;1&#9;Name&#9;TX&#9;RX&#9;Status&#9;Bits&#9;Errors&#9;BER&#9;Pre-FEC BER&#9;Post-FEC BER&#9;BERT Reset&#9;TX Pattern&#9;RX Pattern&#9;TX Pre-Cursor&#9;TX Pre-Cursor2&#9;TX Post-Cursor&#9;TX Diff Swing&#9;DFE Enabled&#9;Inject Error&#9;TX Reset&#9;RX Reset&#9;RX PLL Status&#9;TX PLL Status&#9;Loopback Mode&#9;RX FEC Reset&#9;TX FEC Reset"/>
        <IES_COMPILED_LIBRARY_DIR value=""/>
        <IES_INSTALL_PATH value=""/>
        <INSTANCE_TO_DEBUGCORE_RULE value="true"/>
        <INTERFACE_PIN_WIDTH_TABLE_COLUMNS value="2&#9;252&#9;Interface Pin&#9;0&#9;2147483647&#9;1&#9;75&#9;75&#9;Port Width&#9;1&#9;2147483647&#9;1&#9;75&#9;75&#9;&#9;&#9;1&#9;3&#9;1&#9;Interface Pin&#9;Port Width"/>
        <INTERFACE_TO_PORT_RULE value="true"/>
        <IOBANK_TO_PORT_RULE value="true"/>
        <IPCustomizationParameterTable value="27&#9;825&#9;Name&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;Description&#9;1&#9;2147483647&#9;15&#9;75&#9;75&#9;Display Name&#9;2&#9;2147483647&#9;15&#9;75&#9;75&#9;Value&#9;3&#9;2147483647&#9;15&#9;75&#9;75&#9;Value Bit String Length&#9;4&#9;2147483647&#9;15&#9;75&#9;75&#9;Value Format&#9;5&#9;2147483647&#9;15&#9;75&#9;75&#9;Value Source&#9;6&#9;2147483647&#9;15&#9;75&#9;75&#9;Value Validation List&#9;7&#9;2147483647&#9;15&#9;75&#9;75&#9;Value Validation Range Maximum&#9;8&#9;2147483647&#9;15&#9;75&#9;75&#9;Value Validation Range Minimum&#9;9&#9;2147483647&#9;15&#9;75&#9;75&#9;Parameter Types&#9;10&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;17&#9;28&#9;0&#9;Name&#9;Config Groups&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Ipxact Id&#9;Order&#9;Value&#9;Value Bit String Length&#9;Value Dependency&#9;Value Format&#9;Value Resolve Type&#9;Value Source&#9;Value Validation List&#9;Value Validation Pairs&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Value Validation Type&#9;Enablement Tcl Expr&#9;Value Tcl Expr&#9;Enablement Tcl Expr Arguments&#9;Value Tcl Expr Arguments&#9;Parameter Types&#9;Class&#9;27&#9;0&#9;Name&#9;Config Groups&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Ipxact Id&#9;Value&#9;Value Bit String Length&#9;Value Dependency&#9;Value Format&#9;Value Resolve Type&#9;Value Source&#9;Value Validation List&#9;Value Validation Pairs&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Value Validation Type&#9;Enablement Tcl Expr&#9;Value Tcl Expr&#9;Enablement Tcl Expr Arguments&#9;Value Tcl Expr Arguments&#9;Parameter Types&#9;Class&#9;26&#9;0&#9;Name&#9;Config Groups&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Ipxact Id&#9;Value&#9;Value Bit String Length&#9;Value Dependency&#9;Value Format&#9;Value Resolve Type&#9;Value Source&#9;Value Validation List&#9;Value Validation Pairs&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Enablement Tcl Expr&#9;Value Tcl Expr&#9;Enablement Tcl Expr Arguments&#9;Value Tcl Expr Arguments&#9;Parameter Types&#9;Class&#9;25&#9;0&#9;Name&#9;Config Groups&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Ipxact Id&#9;Value&#9;Value Bit String Length&#9;Value Dependency&#9;Value Format&#9;Value Resolve Type&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Enablement Tcl Expr&#9;Value Tcl Expr&#9;Enablement Tcl Expr Arguments&#9;Value Tcl Expr Arguments&#9;Parameter Types&#9;Class&#9;24&#9;0&#9;Name&#9;Config Groups&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Ipxact Id&#9;Value&#9;Value Bit String Length&#9;Value Dependency&#9;Value Format&#9;Value Resolve Type&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Enablement Tcl Expr&#9;Value Tcl Expr&#9;Enablement Tcl Expr Arguments&#9;Value Tcl Expr Arguments&#9;Parameter Types&#9;23&#9;0&#9;Name&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Ipxact Id&#9;Value&#9;Value Bit String Length&#9;Value Dependency&#9;Value Format&#9;Value Resolve Type&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Enablement Tcl Expr&#9;Value Tcl Expr&#9;Enablement Tcl Expr Arguments&#9;Value Tcl Expr Arguments&#9;Parameter Types&#9;22&#9;0&#9;Name&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Value&#9;Value Bit String Length&#9;Value Dependency&#9;Value Format&#9;Value Resolve Type&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Enablement Tcl Expr&#9;Value Tcl Expr&#9;Enablement Tcl Expr Arguments&#9;Value Tcl Expr Arguments&#9;Parameter Types&#9;21&#9;0&#9;Name&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Value&#9;Value Bit String Length&#9;Value Dependency&#9;Value Format&#9;Value Resolve Type&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Enablement Tcl Expr&#9;Value Tcl Expr&#9;Enablement Tcl Expr Arguments&#9;Parameter Types&#9;20&#9;0&#9;Name&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Value&#9;Value Bit String Length&#9;Value Dependency&#9;Value Format&#9;Value Resolve Type&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Enablement Tcl Expr&#9;Value Tcl Expr&#9;Parameter Types&#9;19&#9;0&#9;Name&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Value&#9;Value Bit String Length&#9;Value Dependency&#9;Value Format&#9;Value Resolve Type&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Enablement Tcl Expr&#9;Parameter Types&#9;18&#9;0&#9;Name&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Value&#9;Value Bit String Length&#9;Value Dependency&#9;Value Format&#9;Value Resolve Type&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Parameter Types&#9;17&#9;0&#9;Name&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Value&#9;Value Bit String Length&#9;Value Dependency&#9;Value Format&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Parameter Types&#9;16&#9;0&#9;Name&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Value&#9;Value Bit String Length&#9;Value Format&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Parameter Types&#9;15&#9;0&#9;Name&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Value&#9;Value Bit String Length&#9;Value Format&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Parameter Types&#9;14&#9;0&#9;Name&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Enablement Presence&#9;Value&#9;Value Bit String Length&#9;Value Format&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Parameter Types&#9;13&#9;0&#9;Name&#9;Description&#9;Display Name&#9;Enablement Dependency&#9;Value&#9;Value Bit String Length&#9;Value Format&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Parameter Types&#9;12&#9;1&#9;Name&#9;Description&#9;Display Name&#9;Value&#9;Value Bit String Length&#9;Value Format&#9;Value Source&#9;Value Validation List&#9;Value Validation Range Maximum&#9;Value Validation Range Minimum&#9;Parameter Types"/>
        <IPINST_HIDE_DISABLED_PINS value="true"/>
        <IP_CATALOG_CORES_SEARCH value="true"/>
        <IP_STATUS_RESULTS_UP_TO_DATE_CHECKBOX value="true"/>
        <IP_TO_IPDATA_RULE value="true"/>
        <IP_TREE_COLUMNS value="8&#9;1323&#9;Name&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;AXI4&#9;1&#9;2147483647&#9;15&#9;75&#9;75&#9;Status&#9;2&#9;2147483647&#9;15&#9;75&#9;75&#9;License&#9;3&#9;2147483647&#9;15&#9;75&#9;75&#9;VLNV&#9;4&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;4&#9;9&#9;0&#9;Name&#9;AXI4&#9;Status&#9;License&#9;VLNV&#9;Version&#9;Vendor&#9;External Repository&#9;8&#9;0&#9;Name&#9;AXI4&#9;Status&#9;License&#9;VLNV&#9;Version&#9;Vendor&#9;7&#9;0&#9;Name&#9;AXI4&#9;Status&#9;License&#9;VLNV&#9;Version&#9;6&#9;1&#9;Name&#9;AXI4&#9;Status&#9;License&#9;VLNV"/>
        <IP_TREE_IN_POPUP_SIZE value="442 1071"/>
        <ITEM_FLAT_TABLE_COLUMNS value="17&#9;2223&#9;Name&#9;0&#9;2147483647&#9;1&#9;75&#9;75&#9;Slack&#9;1&#9;2147483647&#9;1&#9;75&#9;75&#9;Levels&#9;2&#9;2147483647&#9;1&#9;75&#9;75&#9;High Fanout&#9;3&#9;2147483647&#9;1&#9;75&#9;75&#9;From&#9;4&#9;2147483647&#9;1&#9;75&#9;75&#9;To&#9;5&#9;2147483647&#9;1&#9;75&#9;75&#9;Total Delay&#9;6&#9;2147483647&#9;1&#9;75&#9;75&#9;Logic Delay&#9;7&#9;2147483647&#9;1&#9;75&#9;75&#9;Net Delay&#9;8&#9;2147483647&#9;1&#9;75&#9;75&#9;Requirement&#9;9&#9;2147483647&#9;1&#9;75&#9;75&#9;Source Clock&#9;10&#9;2147483647&#9;1&#9;75&#9;75&#9;Destination Clock&#9;11&#9;2147483647&#9;1&#9;75&#9;75&#9;Exception&#9;12&#9;2147483647&#9;1&#9;75&#9;75&#9;Clock Uncertainty&#9;13&#9;2147483647&#9;1&#9;75&#9;75&#9;&#9;&#9;4&#9;19&#9;0&#9;Name&#9;Slack&#9;Levels&#9;Routes&#9;High Fanout&#9;From&#9;To&#9;Total Delay&#9;Logic Delay&#9;Net Delay&#9;Logic %&#9;Net %&#9;Requirement&#9;Source Clock&#9;Destination Clock&#9;Exception&#9;Skew&#9;Clock Uncertainty&#9;18&#9;0&#9;Name&#9;Slack&#9;Levels&#9;Routes&#9;High Fanout&#9;From&#9;To&#9;Total Delay&#9;Logic Delay&#9;Net Delay&#9;Logic %&#9;Net %&#9;Requirement&#9;Source Clock&#9;Destination Clock&#9;Exception&#9;Clock Uncertainty&#9;17&#9;0&#9;Name&#9;Slack&#9;Levels&#9;Routes&#9;High Fanout&#9;From&#9;To&#9;Total Delay&#9;Logic Delay&#9;Net Delay&#9;Net %&#9;Requirement&#9;Source Clock&#9;Destination Clock&#9;Exception&#9;Clock Uncertainty&#9;15&#9;1&#9;Name&#9;Slack&#9;Levels&#9;High Fanout&#9;From&#9;To&#9;Total Delay&#9;Logic Delay&#9;Net Delay&#9;Requirement&#9;Source Clock&#9;Destination Clock&#9;Exception&#9;Clock Uncertainty"/>
        <JOB_EMAIL_EVERY_JOB value="false"/>
        <LAUNCH_LSF value="false"/>
        <LAUNCH_NUM_JOBS value="16"/>
        <LAUNCH_REMOTELY value="false"/>
        <LAYOUT_FOR_DIAGRAMEDITOR value="IP Integrator"/>
        <LAYOUT_FOR_Hardware_Manager value="Logic Analyzer"/>
        <LAYOUT_FOR_Synthesized_Design value="Debug"/>
        <MACRO_TO_INSTANCE_RULE value="true"/>
        <MODELSIM_COMPILED_LIBRARY_DIR value=""/>
        <MODELSIM_INSTALL_PATH value=""/>
        <MSG_DISPLAY_LIMIT value="1000"/>
        <NETS_TO_DEBUG_TREE_COLUMNS value="4&#9;1652&#9;Name&#9;0&#9;2147483647&#9;15&#9;938&#9;938&#9;Clock Domain&#9;1&#9;2147483647&#9;15&#9;374&#9;374&#9;Driver Cell&#9;2&#9;2147483647&#9;15&#9;127&#9;127&#9;Probe Type&#9;3&#9;2147483647&#9;15&#9;213&#9;213&#9;&#9;&#9;1&#9;5&#9;1&#9;Name&#9;Clock Domain&#9;Driver Cell&#9;Probe Type"/>
        <NOTIFY_BITGEN_FAIL value="true"/>
        <NOTIFY_BITGEN_SUCCESS value="true"/>
        <NOTIFY_GENERATE_SCRIPTSS_SUCCESS value="true"/>
        <NOTIFY_IMPLEMENTATION_FAIL value="true"/>
        <NOTIFY_IMPLEMENTATION_SUCCESS value="true"/>
        <NOTIFY_MANAGE_IP_INFO value="true"/>
        <NOTIFY_SYNTHESIS_FAIL value="true"/>
        <NOTIFY_SYNTHESIS_SUCCESS value="true"/>
        <NUM_RECENT_DIRECTORIES value="15"/>
        <NUM_RECENT_FILES value="10"/>
        <NUM_RECENT_HARDWARE_SERVERS value="0"/>
        <NUM_RECENT_HARDWARE_TARGETS value="0"/>
        <NUM_RECENT_PROJECTS value="10"/>
        <NUM_RECENT_XVC_SERVERS value="0"/>
        <OPEN_IN_DEBUG_LAYOUT value="false"/>
        <OPEN_TARGET_WIZARD_IS_REMOTE_SERVER value="true"/>
        <PACKAGER_LIST_LOC value="326"/>
        <PACKAGE_FLAT_TABLE_COLUMNS value="24&#9;0&#9;Name&#9;0&#9;2147483647&#9;1&#9;75&#9;75&#9;Available&#9;1&#9;2147483647&#9;1&#9;75&#9;75&#9;Prohibit&#9;2&#9;2147483647&#9;1&#9;75&#9;75&#9;Ports&#9;3&#9;2147483647&#9;1&#9;75&#9;75&#9;I/O Std&#9;4&#9;2147483647&#9;1&#9;75&#9;75&#9;Dir&#9;5&#9;2147483647&#9;1&#9;75&#9;75&#9;Vcco&#9;6&#9;2147483647&#9;1&#9;75&#9;75&#9;Bank&#9;7&#9;2147483647&#9;1&#9;75&#9;75&#9;Bank Type&#9;8&#9;2147483647&#9;1&#9;75&#9;75&#9;Byte Group&#9;9&#9;2147483647&#9;1&#9;75&#9;75&#9;Type&#9;10&#9;2147483647&#9;1&#9;75&#9;75&#9;Diff Pair&#9;11&#9;2147483647&#9;1&#9;75&#9;75&#9;Clock&#9;12&#9;2147483647&#9;1&#9;75&#9;75&#9;Voltage&#9;13&#9;2147483647&#9;1&#9;75&#9;75&#9;Config&#9;14&#9;2147483647&#9;1&#9;75&#9;75&#9;System Monitor&#9;15&#9;2147483647&#9;1&#9;75&#9;75&#9;Gigabit I/O&#9;16&#9;2147483647&#9;1&#9;75&#9;75&#9;MCB&#9;17&#9;2147483647&#9;1&#9;75&#9;75&#9;PCI&#9;18&#9;2147483647&#9;1&#9;75&#9;75&#9;Min Trace Dly (ps)&#9;19&#9;2147483647&#9;1&#9;75&#9;75&#9;Max Trace Dly (ps)&#9;20&#9;2147483647&#9;1&#9;75&#9;75&#9;Site&#9;21&#9;2147483647&#9;1&#9;75&#9;75&#9;Site Type&#9;22&#9;2147483647&#9;1&#9;75&#9;75&#9;&#9;&#9;2&#9;25&#9;0&#9;Name&#9;Available&#9;Prohibit&#9;Ports&#9;I/O Std&#9;Dir&#9;Vcco&#9;Bank&#9;Bank Type&#9;Byte Group&#9;Type&#9;Diff Pair&#9;Clock&#9;Voltage&#9;Config&#9;System Monitor&#9;Gigabit I/O&#9;MCB&#9;PCI&#9;Low Cap&#9;Min Trace Dly (ps)&#9;Max Trace Dly (ps)&#9;Site&#9;Site Type&#9;24&#9;1&#9;Name&#9;Available&#9;Prohibit&#9;Ports&#9;I/O Std&#9;Dir&#9;Vcco&#9;Bank&#9;Bank Type&#9;Byte Group&#9;Type&#9;Diff Pair&#9;Clock&#9;Voltage&#9;Config&#9;System Monitor&#9;Gigabit I/O&#9;MCB&#9;PCI&#9;Min Trace Dly (ps)&#9;Max Trace Dly (ps)&#9;Site&#9;Site Type"/>
        <PACKAGE_PIN_TO_BEL_RULE value="true"/>
        <PACKAGE_PIN_TO_SIGNAL_RULE value="true"/>
        <PACKAGE_PIN_TO_SITE_RULE value="true"/>
        <PACKAGE_TREE_TABLE_COLUMNS value="24&#9;0&#9;Name&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;Available&#9;1&#9;2147483647&#9;15&#9;75&#9;75&#9;Prohibit&#9;2&#9;2147483647&#9;15&#9;75&#9;75&#9;Ports&#9;3&#9;2147483647&#9;15&#9;75&#9;75&#9;I/O Std&#9;4&#9;2147483647&#9;15&#9;75&#9;75&#9;Dir&#9;5&#9;2147483647&#9;15&#9;75&#9;75&#9;Vcco&#9;6&#9;2147483647&#9;15&#9;75&#9;75&#9;Bank&#9;7&#9;2147483647&#9;15&#9;75&#9;75&#9;Bank Type&#9;8&#9;2147483647&#9;15&#9;75&#9;75&#9;Byte Group&#9;9&#9;2147483647&#9;15&#9;75&#9;75&#9;Type&#9;10&#9;2147483647&#9;15&#9;75&#9;75&#9;Diff Pair&#9;11&#9;2147483647&#9;15&#9;75&#9;75&#9;Clock&#9;12&#9;2147483647&#9;15&#9;75&#9;75&#9;Voltage&#9;13&#9;2147483647&#9;15&#9;75&#9;75&#9;Config&#9;14&#9;2147483647&#9;15&#9;75&#9;75&#9;System Monitor&#9;15&#9;2147483647&#9;15&#9;75&#9;75&#9;Gigabit I/O&#9;16&#9;2147483647&#9;15&#9;75&#9;75&#9;MCB&#9;17&#9;2147483647&#9;15&#9;75&#9;75&#9;PCI&#9;18&#9;2147483647&#9;15&#9;75&#9;75&#9;Min Trace Dly (ps)&#9;19&#9;2147483647&#9;15&#9;75&#9;75&#9;Max Trace Dly (ps)&#9;20&#9;2147483647&#9;15&#9;75&#9;75&#9;Site&#9;21&#9;2147483647&#9;15&#9;75&#9;75&#9;Site Type&#9;22&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;2&#9;25&#9;0&#9;Name&#9;Available&#9;Prohibit&#9;Ports&#9;I/O Std&#9;Dir&#9;Vcco&#9;Bank&#9;Bank Type&#9;Byte Group&#9;Type&#9;Diff Pair&#9;Clock&#9;Voltage&#9;Config&#9;System Monitor&#9;Gigabit I/O&#9;MCB&#9;PCI&#9;Low Cap&#9;Min Trace Dly (ps)&#9;Max Trace Dly (ps)&#9;Site&#9;Site Type&#9;24&#9;1&#9;Name&#9;Available&#9;Prohibit&#9;Ports&#9;I/O Std&#9;Dir&#9;Vcco&#9;Bank&#9;Bank Type&#9;Byte Group&#9;Type&#9;Diff Pair&#9;Clock&#9;Voltage&#9;Config&#9;System Monitor&#9;Gigabit I/O&#9;MCB&#9;PCI&#9;Min Trace Dly (ps)&#9;Max Trace Dly (ps)&#9;Site&#9;Site Type"/>
        <PAD_TO_SIGNAL_RULE value="true"/>
        <PATH_TO_CLOCK_RULE value="false"/>
        <PATH_TO_INSTANCE_RULE value="true"/>
        <PA_LAUNCH_COUNTER value="131 0 115 0"/>
        <PBLOCK_TO_INSTANCE_RULE value="true"/>
        <PBLOCK_TO_RECT_RULE value="true"/>
        <POST_JOB_SCRIPT value=""/>
        <PRE_JOB_SCRIPT value=""/>
        <PROJECTS_ROOT value="/home/mib/Developer/the-snowwhite_git/HolosynthV/VivadoProjects"/>
        <PROJECT_LOCATION_PREFERENCE value="CWD"/>
        <PROMPT_AUTO_DETECT_SIO_LINKS value="true"/>
        <PROMPT_CLOSE_TARGET_ERROR value="true"/>
        <PROMPT_CREATE_NEW_RUN value="true"/>
        <PROMPT_FOR_UNMAPPED_SLAVE_ADDR_BLOCKS value="true"/>
        <PULSEWIDTH_CHECKS_TABLE_COLUMNS value="9&#9;1525&#9;Check Type&#9;0&#9;2147483647&#9;1&#9;143&#9;143&#9;Corner&#9;1&#9;2147483647&#9;1&#9;69&#9;69&#9;Lib Pin&#9;2&#9;2147483647&#9;1&#9;201&#9;201&#9;Reference Pin&#9;3&#9;2147483647&#9;1&#9;162&#9;162&#9;Required&#9;4&#9;2147483647&#9;1&#9;84&#9;84&#9;Actual&#9;5&#9;2147483647&#9;1&#9;65&#9;65&#9;Slack&#9;6&#9;2147483647&#9;1&#9;89&#9;89&#9;Location&#9;7&#9;2147483647&#9;1&#9;185&#9;185&#9;Pin&#9;8&#9;2147483647&#9;1&#9;527&#9;527&#9;&#9;&#9;1&#9;10&#9;1&#9;Check Type&#9;Corner&#9;Lib Pin&#9;Reference Pin&#9;Required&#9;Actual&#9;Slack&#9;Location&#9;Pin"/>
        <PathReport_DataPath_Table_Columns value="6&#9;1545&#9;Delay Type&#9;0&#9;2147483647&#9;1&#9;75&#9;75&#9;Incr (ns)&#9;1&#9;2147483647&#9;1&#9;75&#9;75&#9;Path (ns)&#9;2&#9;2147483647&#9;1&#9;75&#9;75&#9;Location&#9;3&#9;2147483647&#9;1&#9;75&#9;75&#9;Netlist Resource(s)&#9;4&#9;2147483647&#9;1&#9;75&#9;75&#9;&#9;&#9;2&#9;7&#9;0&#9;Delay Type&#9;Incr (ns)&#9;Path (ns)&#9;Location&#9;Netlist Resource(s)&#9;Partition&#9;6&#9;1&#9;Delay Type&#9;Incr (ns)&#9;Path (ns)&#9;Location&#9;Netlist Resource(s)"/>
        <PathReport_Destination_ClockPath_Table_Columns value="6&#9;1545&#9;Delay Type&#9;0&#9;2147483647&#9;1&#9;75&#9;75&#9;Incr (ns)&#9;1&#9;2147483647&#9;1&#9;75&#9;75&#9;Path (ns)&#9;2&#9;2147483647&#9;1&#9;75&#9;75&#9;Location&#9;3&#9;2147483647&#9;1&#9;75&#9;75&#9;Netlist Resource(s)&#9;4&#9;2147483647&#9;1&#9;75&#9;75&#9;&#9;&#9;2&#9;7&#9;0&#9;Delay Type&#9;Incr (ns)&#9;Path (ns)&#9;Location&#9;Netlist Resource(s)&#9;Partition&#9;6&#9;1&#9;Delay Type&#9;Incr (ns)&#9;Path (ns)&#9;Location&#9;Netlist Resource(s)"/>
        <PathReport_Source_ClockPath_Table_Columns value="6&#9;1806&#9;Delay Type&#9;0&#9;2147483647&#9;1&#9;384&#9;384&#9;Incr (ns)&#9;1&#9;2147483647&#9;1&#9;95&#9;95&#9;Path (ns)&#9;2&#9;2147483647&#9;1&#9;100&#9;100&#9;Location&#9;3&#9;2147483647&#9;1&#9;548&#9;548&#9;Netlist Resource(s)&#9;4&#9;2147483647&#9;1&#9;679&#9;679&#9;&#9;&#9;2&#9;7&#9;0&#9;Delay Type&#9;Incr (ns)&#9;Path (ns)&#9;Location&#9;Netlist Resource(s)&#9;Partition&#9;6&#9;1&#9;Delay Type&#9;Incr (ns)&#9;Path (ns)&#9;Location&#9;Netlist Resource(s)"/>
        <PortAndInterfaceFacetTable value="58&#9;0&#9;Name&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;Interface Mode&#9;1&#9;2147483647&#9;15&#9;75&#9;75&#9;Enablement Dependency&#9;2&#9;2147483647&#9;15&#9;75&#9;75&#9;Direction&#9;3&#9;2147483647&#9;15&#9;75&#9;75&#9;Driver Value&#9;4&#9;2147483647&#9;15&#9;75&#9;75&#9;Size Left&#9;5&#9;2147483647&#9;15&#9;75&#9;75&#9;Size Right&#9;6&#9;2147483647&#9;15&#9;75&#9;75&#9;Size Left Dependency&#9;7&#9;2147483647&#9;15&#9;75&#9;75&#9;Size Right Dependency&#9;8&#9;2147483647&#9;15&#9;75&#9;75&#9;Type Name&#9;9&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;49&#9;59&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Driver Value Format&#9;Driver Value Bit String Length&#9;Driver Value Resolve Type&#9;Driver Value Dependency&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Resolve Type&#9;Size Left Format Type&#9;Size Left Bit String Length&#9;Size Left Dependency&#9;Size Right Dependency&#9;Size Right Resolve Type&#9;Size Right Format Type&#9;Size Right Bit String Length&#9;Type Definition&#9;Type Name&#9;View Name Refs&#9;Is Vector&#9;58&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Driver Value Format&#9;Driver Value Bit String Length&#9;Driver Value Resolve Type&#9;Driver Value Dependency&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Resolve Type&#9;Size Left Format Type&#9;Size Left Bit String Length&#9;Size Left Dependency&#9;Size Right Dependency&#9;Size Right Format Type&#9;Size Right Bit String Length&#9;Type Definition&#9;Type Name&#9;View Name Refs&#9;Is Vector&#9;57&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Driver Value Format&#9;Driver Value Bit String Length&#9;Driver Value Resolve Type&#9;Driver Value Dependency&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Resolve Type&#9;Size Left Format Type&#9;Size Left Bit String Length&#9;Size Left Dependency&#9;Size Right Dependency&#9;Size Right Format Type&#9;Type Definition&#9;Type Name&#9;View Name Refs&#9;Is Vector&#9;56&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Driver Value Format&#9;Driver Value Bit String Length&#9;Driver Value Resolve Type&#9;Driver Value Dependency&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Resolve Type&#9;Size Left Format Type&#9;Size Left Bit String Length&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Definition&#9;Type Name&#9;View Name Refs&#9;Is Vector&#9;55&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Driver Value Format&#9;Driver Value Bit String Length&#9;Driver Value Resolve Type&#9;Driver Value Dependency&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Format Type&#9;Size Left Bit String Length&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Definition&#9;Type Name&#9;View Name Refs&#9;Is Vector&#9;54&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Driver Value Format&#9;Driver Value Bit String Length&#9;Driver Value Resolve Type&#9;Driver Value Dependency&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Format Type&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Definition&#9;Type Name&#9;View Name Refs&#9;Is Vector&#9;53&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Driver Value Format&#9;Driver Value Bit String Length&#9;Driver Value Resolve Type&#9;Driver Value Dependency&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Definition&#9;Type Name&#9;View Name Refs&#9;Is Vector&#9;52&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Driver Value Format&#9;Driver Value Bit String Length&#9;Driver Value Resolve Type&#9;Driver Value Dependency&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Definition&#9;Type Name&#9;Is Vector&#9;51&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Driver Value Format&#9;Driver Value Bit String Length&#9;Driver Value Resolve Type&#9;Driver Value Dependency&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Definition&#9;Type Name&#9;50&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Driver Value Format&#9;Driver Value Resolve Type&#9;Driver Value Dependency&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Definition&#9;Type Name&#9;49&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Driver Value Format&#9;Driver Value Resolve Type&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Definition&#9;Type Name&#9;48&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Driver Value Format&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Definition&#9;Type Name&#9;47&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Definition&#9;Type Name&#9;46&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Sample Rate&#9;Latency&#9;Size Description&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;45&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Sample Rate&#9;Latency&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;44&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Sample Rate&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;43&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Buffer Type&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;42&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Access Type&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;41&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Access Handle&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;40&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Is Declaration&#9;Class&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;39&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Connection Required&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Class&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;38&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Interface Mode&#9;Monitor Group&#9;Slave Bridges&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Class&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;37&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Monitor Group&#9;Slave Bridges&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Class&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;36&#9;0&#9;Name&#9;Display Name&#9;Description&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Slave Bridges&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Class&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;35&#9;0&#9;Name&#9;Display Name&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Slave Bridges&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Class&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;34&#9;0&#9;Name&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Slave Bridges&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Class&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;33&#9;0&#9;Name&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Slave Bridges&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;32&#9;0&#9;Name&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Slave Memory Map Ref&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;31&#9;0&#9;Name&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Bit String Length&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;30&#9;0&#9;Name&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Resolve Type&#9;Master Base Address Dependency&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;29&#9;0&#9;Name&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Master Base Address Resolve Type&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;28&#9;0&#9;Name&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Master Base Address Format&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;27&#9;0&#9;Name&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Master Base Address&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;26&#9;0&#9;Name&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Master Address Space Ref&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;25&#9;0&#9;Name&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Endianness&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;24&#9;0&#9;Name&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Version&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;23&#9;0&#9;Name&#9;Bus Type Vendor&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;22&#9;0&#9;Name&#9;Bus Type Library&#9;Bus Type Name&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;21&#9;0&#9;Name&#9;Bus Type Library&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;20&#9;0&#9;Name&#9;Bus Type Vlnv&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;19&#9;0&#9;Name&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Version&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;18&#9;0&#9;Name&#9;Abstraction Type Vendor&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;17&#9;0&#9;Name&#9;Abstraction Type Library&#9;Abstraction Type Name&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;16&#9;0&#9;Name&#9;Abstraction Type Library&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;15&#9;0&#9;Name&#9;Abstraction Type Vlnv&#9;Interface Mode&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;14&#9;0&#9;Name&#9;Interface Mode&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Enablement Value&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;13&#9;0&#9;Name&#9;Interface Mode&#9;Enablement Dependency&#9;Enablement Presence&#9;Enablement Resolve Type&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;12&#9;0&#9;Name&#9;Interface Mode&#9;Enablement Dependency&#9;Enablement Presence&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name&#9;11&#9;1&#9;Name&#9;Interface Mode&#9;Enablement Dependency&#9;Direction&#9;Driver Value&#9;Size Left&#9;Size Right&#9;Size Left Dependency&#9;Size Right Dependency&#9;Type Name"/>
        <QUESTASIM_INSTALL_PATH value=""/>
        <QUESTA_COMPILED_LIBRARY_DIR value=""/>
        <RECORD_HIGHLIGHT_MARK_COMMANDS value="false"/>
        <RECURSIVE_ADD_SOURCES_INTO_PROJECT value="false"/>
        <REMOTE_HOSTS value=""/>
        <REOPEN_LAST_PROJECT_ON_STARTUP value="false"/>
        <RERUN_OUT_OF_DATE_IMPLEMENTATION value="true"/>
        <RERUN_OUT_OF_DATE_PARENT_RUNS value="true"/>
        <RERUN_OUT_OF_DATE_SYNTHESIS value="true"/>
        <RIVIERA_COMPILED_LIBRARY_DIR value=""/>
        <RIVIERA_INSTALL_PATH value=""/>
        <RPM_TO_INSTANCE_RULE value="true"/>
        <RSB_ADDRESS_TREE_EDITOR_COLUMNS value="6&#9;450&#9;Cell&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;Slave Interface&#9;1&#9;2147483647&#9;15&#9;75&#9;75&#9;Slave Segment&#9;2&#9;2147483647&#9;15&#9;75&#9;75&#9;Offset Address&#9;3&#9;2147483647&#9;15&#9;75&#9;75&#9;Range&#9;4&#9;2147483647&#9;15&#9;75&#9;75&#9;High Address&#9;5&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;1&#9;7&#9;1&#9;Cell&#9;Slave Interface&#9;Slave Segment&#9;Offset Address&#9;Range&#9;High Address"/>
        <RSB_PLATFORM_INTF_COLS value="1&#9;503&#9;Name&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;1&#9;2&#9;1&#9;Name"/>
        <RUN_POST_JOB_SCRIPT value="false"/>
        <RUN_PRE_JOB_SCRIPT value="false"/>
        <RemoteHostsOptions_COLUMNS value="3&#9;225&#9;Name&#9;0&#9;2147483647&#9;1&#9;75&#9;75&#9;Jobs&#9;1&#9;2147483647&#9;1&#9;75&#9;75&#9;Enabled&#9;2&#9;2147483647&#9;1&#9;75&#9;75&#9;&#9;&#9;1&#9;4&#9;1&#9;Name&#9;Jobs&#9;Enabled"/>
        <ReportTimingSummaryOpenNewTab value="true"/>
        <ReportTimingSummaryUseLayout value="false"/>
        <ReportUtilizationOpenNewTab value="true"/>
        <SAVE_PROJECT_AS_INCLUDE_RUN_RESULTS value="false"/>
        <SCALE_BY value="150"/>
        <SCALING_TYPE value="3"/>
        <SEND_JOB_EMAIL value="false"/>
        <SHOW_BAD_STALE_ON_SAVE_MSG value="true"/>
        <SHOW_CW_MSG_DIALOG_DESIGN value="true"/>
        <SHOW_CW_MSG_DIALOG_PACKAGER value="true"/>
        <SHOW_EDIT_LAUNCH_OPTIONS value="false"/>
        <SHOW_FILE_GROUP value="false"/>
        <SHOW_MSG_GROUP_BY_ID value="true"/>
        <SHOW_PATH_IN_EDITOR value="true"/>
        <SHOW_STATUS_MESSAGES value="false"/>
        <SHOW_TOUCHPOINT_SURVEY_BITGEN value="2019.2.1"/>
        <SHOW_TOUCHPOINT_SURVEY_BITGEN_NUM_RUNS value="4"/>
        <SIGNAL_GROUP_TO_PORTS_RULE value="true"/>
        <SIGNAL_TABLE_COLUMNS value="24&#9;0&#9;Name&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;5&#9;25&#9;0&#9;Name&#9;Direction&#9;Board Part Pin&#9;Board Part Interface&#9;Interface&#9;Neg Diff Pair&#9;Package Pin&#9;Fixed&#9;Bank&#9;I/O Std&#9;Vcco&#9;Vref&#9;Drive Strength&#9;Slew Type&#9;Pull Type&#9;Off-Chip Termination&#9;Partition Pin Location&#9;OUTPUT_IMPEDANCE&#9;ODT&#9;OFFSET_CNRL&#9;PRE_EMPHASIS&#9;EQUALIZATION&#9;DIFF_TERM_ADV&#9;LVDS_PRE_EMPHASIS&#9;24&#9;0&#9;Name&#9;Direction&#9;Board Part Pin&#9;Board Part Interface&#9;Interface&#9;Neg Diff Pair&#9;Package Pin&#9;Fixed&#9;Bank&#9;I/O Std&#9;Vcco&#9;Vref&#9;Drive Strength&#9;Slew Type&#9;Pull Type&#9;Off-Chip Termination&#9;Partition Pin Location&#9;OUTPUT_IMPEDANCE&#9;ODT&#9;OFFSET_CNRL&#9;PRE_EMPHASIS&#9;EQUALIZATION&#9;DIFF_TERM_ADV&#9;23&#9;0&#9;Name&#9;Direction&#9;Board Part Pin&#9;Board Part Interface&#9;Interface&#9;Neg Diff Pair&#9;Package Pin&#9;Fixed&#9;Bank&#9;I/O Std&#9;Vcco&#9;Vref&#9;Drive Strength&#9;Slew Type&#9;Pull Type&#9;Off-Chip Termination&#9;Partition Pin Location&#9;OUTPUT_IMPEDANCE&#9;ODT&#9;OFFSET_CNRL&#9;PRE_EMPHASIS&#9;DIFF_TERM_ADV&#9;22&#9;0&#9;Name&#9;Direction&#9;Board Part Pin&#9;Board Part Interface&#9;Interface&#9;Neg Diff Pair&#9;Package Pin&#9;Fixed&#9;Bank&#9;I/O Std&#9;Vcco&#9;Vref&#9;Drive Strength&#9;Slew Type&#9;Pull Type&#9;Off-Chip Termination&#9;Partition Pin Location&#9;OUTPUT_IMPEDANCE&#9;ODT&#9;OFFSET_CNRL&#9;DIFF_TERM_ADV&#9;2&#9;1&#9;Name"/>
        <SIGNAL_TREE_COLUMNS value="22&#9;0&#9;Name&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;Direction&#9;1&#9;2147483647&#9;15&#9;75&#9;75&#9;Board Part Pin&#9;2&#9;2147483647&#9;15&#9;75&#9;75&#9;Board Part Interface&#9;3&#9;2147483647&#9;15&#9;75&#9;75&#9;Neg Diff Pair&#9;4&#9;2147483647&#9;15&#9;75&#9;75&#9;Package Pin&#9;5&#9;2147483647&#9;15&#9;75&#9;75&#9;Fixed&#9;6&#9;2147483647&#9;15&#9;75&#9;75&#9;Bank&#9;7&#9;2147483647&#9;15&#9;75&#9;75&#9;I/O Std&#9;8&#9;2147483647&#9;15&#9;75&#9;75&#9;Vcco&#9;9&#9;2147483647&#9;15&#9;75&#9;75&#9;Vref&#9;10&#9;2147483647&#9;15&#9;75&#9;75&#9;Drive Strength&#9;11&#9;2147483647&#9;15&#9;75&#9;75&#9;Slew Type&#9;12&#9;2147483647&#9;15&#9;75&#9;75&#9;Pull Type&#9;13&#9;2147483647&#9;15&#9;75&#9;75&#9;Off-Chip Termination&#9;14&#9;2147483647&#9;15&#9;75&#9;75&#9;OUTPUT_IMPEDANCE&#9;15&#9;2147483647&#9;15&#9;75&#9;75&#9;ODT&#9;16&#9;2147483647&#9;15&#9;75&#9;75&#9;DIFF_TERM_ADV&#9;17&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;5&#9;23&#9;0&#9;Name&#9;Direction&#9;Board Part Pin&#9;Board Part Interface&#9;Neg Diff Pair&#9;Package Pin&#9;Fixed&#9;Bank&#9;I/O Std&#9;Vcco&#9;Vref&#9;Drive Strength&#9;Slew Type&#9;Pull Type&#9;Off-Chip Termination&#9;OUTPUT_IMPEDANCE&#9;ODT&#9;OFFSET_CNRL&#9;PRE_EMPHASIS&#9;EQUALIZATION&#9;DIFF_TERM_ADV&#9;LVDS_PRE_EMPHASIS&#9;22&#9;0&#9;Name&#9;Direction&#9;Board Part Pin&#9;Board Part Interface&#9;Neg Diff Pair&#9;Package Pin&#9;Fixed&#9;Bank&#9;I/O Std&#9;Vcco&#9;Vref&#9;Drive Strength&#9;Slew Type&#9;Pull Type&#9;Off-Chip Termination&#9;OUTPUT_IMPEDANCE&#9;ODT&#9;OFFSET_CNRL&#9;PRE_EMPHASIS&#9;EQUALIZATION&#9;DIFF_TERM_ADV&#9;21&#9;0&#9;Name&#9;Direction&#9;Board Part Pin&#9;Board Part Interface&#9;Neg Diff Pair&#9;Package Pin&#9;Fixed&#9;Bank&#9;I/O Std&#9;Vcco&#9;Vref&#9;Drive Strength&#9;Slew Type&#9;Pull Type&#9;Off-Chip Termination&#9;OUTPUT_IMPEDANCE&#9;ODT&#9;OFFSET_CNRL&#9;PRE_EMPHASIS&#9;DIFF_TERM_ADV&#9;20&#9;0&#9;Name&#9;Direction&#9;Board Part Pin&#9;Board Part Interface&#9;Neg Diff Pair&#9;Package Pin&#9;Fixed&#9;Bank&#9;I/O Std&#9;Vcco&#9;Vref&#9;Drive Strength&#9;Slew Type&#9;Pull Type&#9;Off-Chip Termination&#9;OUTPUT_IMPEDANCE&#9;ODT&#9;OFFSET_CNRL&#9;DIFF_TERM_ADV&#9;19&#9;1&#9;Name&#9;Direction&#9;Board Part Pin&#9;Board Part Interface&#9;Neg Diff Pair&#9;Package Pin&#9;Fixed&#9;Bank&#9;I/O Std&#9;Vcco&#9;Vref&#9;Drive Strength&#9;Slew Type&#9;Pull Type&#9;Off-Chip Termination&#9;OUTPUT_IMPEDANCE&#9;ODT&#9;DIFF_TERM_ADV"/>
        <SIMULATION_CONFIRM_CLOSE value="true"/>
        <SIMULATION_CONFIRM_RELAUNCH value="true"/>
        <SIMULATION_CONFIRM_RESET value="true"/>
        <SITE_TO_PACKAGE_PIN_RULE value="true"/>
        <SKIP_ADDING_RTL_SOURCES value="true"/>
        <SKIP_RUN_SETUP_DEBUG value="true"/>
        <TERMINAL_TO_PORT_RULE value="true"/>
        <THEME value="Vivado%20Default%20Theme"/>
        <TIMING_PATH_DELAY_ACTION value="Display menu (default)"/>
        <TOOLTIP_DISMISS_DELAY value="10000"/>
        <TOOLTIP_INITIAL_DELAY value="750"/>
        <TclFindObjectsOpenNewTab value="true"/>
        <VCSMX_INSTALL_PATH value=""/>
        <VCS_COMPILED_LIBRARY_DIR value=""/>
        <VIO_TREE_COLUMNS value="3&#9;424&#9;Name&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;Severity&#9;1&#9;2147483647&#9;15&#9;75&#9;75&#9;Details&#9;2&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;1&#9;4&#9;1&#9;Name&#9;Severity&#9;Details"/>
        <WARN_S6_SELECTIO_GT_CROSSTALK value="true"/>
        <WAVEFORM_ADD_WCFG_TO_PROJECT value="true"/>
        <WAVEFORM_NAME_VALUE_SPLITPANE_DIVIDER_LOCATION value="481"/>
        <WAVEFORM_SPLITPANE_DIVIDER_LOCATION value="658"/>
        <WRAP_CRITICAL_WARNINGS value="true"/>
        <XCELIUM_COMPILED_LIBRARY_DIR value=""/>
        <XCELIUM_INSTALL_PATH value=""/>
        <_fileGroupFacetTable value="20&#9;525&#9;Name&#9;0&#9;2147483647&#9;15&#9;75&#9;75&#9;Library Name&#9;1&#9;2147483647&#9;15&#9;75&#9;75&#9;Type&#9;2&#9;2147483647&#9;15&#9;75&#9;75&#9;Is Include&#9;3&#9;2147483647&#9;15&#9;75&#9;75&#9;Used In Constant&#9;4&#9;2147483647&#9;15&#9;75&#9;75&#9;File Group Name&#9;5&#9;2147483647&#9;15&#9;75&#9;75&#9;Model Name&#9;6&#9;2147483647&#9;15&#9;75&#9;75&#9;&#9;&#9;14&#9;21&#9;0&#9;Name&#9;Library Name&#9;Type&#9;Description&#9;Is Include&#9;Dependency&#9;Exported Names&#9;Processing Order&#9;Used In&#9;Used In Constant&#9;Scoped To Ref&#9;Scoped To Cells&#9;Xgui Version&#9;File Group Name&#9;Class&#9;Display Name&#9;Language&#9;Model Name&#9;Env Ids&#9;Component Subcores&#9;20&#9;0&#9;Name&#9;Library Name&#9;Type&#9;Description&#9;Is Include&#9;Dependency&#9;Exported Names&#9;Processing Order&#9;Used In&#9;Used In Constant&#9;Scoped To Ref&#9;Scoped To Cells&#9;Xgui Version&#9;File Group Name&#9;Class&#9;Display Name&#9;Model Name&#9;Env Ids&#9;Component Subcores&#9;19&#9;0&#9;Name&#9;Library Name&#9;Type&#9;Description&#9;Is Include&#9;Dependency&#9;Exported Names&#9;Processing Order&#9;Used In&#9;Used In Constant&#9;Scoped To Ref&#9;Scoped To Cells&#9;Xgui Version&#9;File Group Name&#9;Class&#9;Display Name&#9;Model Name&#9;Component Subcores&#9;18&#9;0&#9;Name&#9;Library Name&#9;Type&#9;Description&#9;Is Include&#9;Dependency&#9;Exported Names&#9;Processing Order&#9;Used In&#9;Used In Constant&#9;Scoped To Ref&#9;Scoped To Cells&#9;Xgui Version&#9;File Group Name&#9;Class&#9;Display Name&#9;Model Name&#9;17&#9;0&#9;Name&#9;Library Name&#9;Type&#9;Description&#9;Is Include&#9;Dependency&#9;Exported Names&#9;Processing Order&#9;Used In&#9;Used In Constant&#9;Scoped To Ref&#9;Scoped To Cells&#9;Xgui Version&#9;File Group Name&#9;Class&#9;Model Name&#9;16&#9;0&#9;Name&#9;Library Name&#9;Type&#9;Description&#9;Is Include&#9;Dependency&#9;Exported Names&#9;Processing Order&#9;Used In&#9;Used In Constant&#9;Scoped To Cells&#9;Xgui Version&#9;File Group Name&#9;Class&#9;Model Name&#9;15&#9;0&#9;Name&#9;Library Name&#9;Type&#9;Description&#9;Is Include&#9;Dependency&#9;Exported Names&#9;Processing Order&#9;Used In&#9;Used In Constant&#9;Xgui Version&#9;File Group Name&#9;Class&#9;Model Name&#9;14&#9;0&#9;Name&#9;Library Name&#9;Type&#9;Is Include&#9;Dependency&#9;Exported Names&#9;Processing Order&#9;Used In&#9;Used In Constant&#9;Xgui Version&#9;File Group Name&#9;Class&#9;Model Name&#9;13&#9;0&#9;Name&#9;Library Name&#9;Type&#9;Is Include&#9;Dependency&#9;Exported Names&#9;Processing Order&#9;Used In Constant&#9;Xgui Version&#9;File Group Name&#9;Class&#9;Model Name&#9;12&#9;0&#9;Name&#9;Library Name&#9;Type&#9;Is Include&#9;Dependency&#9;Exported Names&#9;Processing Order&#9;Used In Constant&#9;File Group Name&#9;Class&#9;Model Name&#9;11&#9;0&#9;Name&#9;Library Name&#9;Type&#9;Is Include&#9;Dependency&#9;Exported Names&#9;Processing Order&#9;Used In Constant&#9;File Group Name&#9;Model Name&#9;10&#9;0&#9;Name&#9;Library Name&#9;Type&#9;Is Include&#9;Dependency&#9;Exported Names&#9;Used In Constant&#9;File Group Name&#9;Model Name&#9;9&#9;0&#9;Name&#9;Library Name&#9;Type&#9;Is Include&#9;Exported Names&#9;Used In Constant&#9;File Group Name&#9;Model Name&#9;8&#9;1&#9;Name&#9;Library Name&#9;Type&#9;Is Include&#9;Used In Constant&#9;File Group Name&#9;Model Name"/>
    </general>
    <EMOTIONAL_VIEWS>
        <VIEW NAME="Default View">
            <DEFAULT_LAYERS>
                <LAYER NAME="Pin tie offs" value="false"/>
                <LAYER NAME="Pins without parameter propagation" value="false"/>
                <LAYER NAME="Mark debug" value="true"/>
                <LAYER NAME="Display pins of hidden nets and interfaces" value="false"/>
                <LAYER NAME="System ILA IP and related connections" value="true"/>
                <LAYER NAME="Interface Connections" value="true"/>
                <LAYER NAME="Nets" value="true"/>
                <LAYER NAME="AXI4-Memory Map" value="true"/>
                <LAYER NAME="AXI4-Memory Map Lite" value="true"/>
                <LAYER NAME="xilinx.com:interface:bram_rtl:1.0" value="true"/>
                <LAYER NAME="xilinx.com:interface:gpio_rtl:1.0" value="true"/>
                <LAYER NAME="Clock Nets" value="true"/>
                <LAYER NAME="Reset Nets" value="true"/>
            </DEFAULT_LAYERS>
            <LAYERS>
                <LAYER NAME="Pin tie offs" value="false"/>
                <LAYER NAME="Pins without parameter propagation" value="false"/>
                <LAYER NAME="Mark debug" value="true"/>
                <LAYER NAME="Display pins of hidden nets and interfaces" value="false"/>
                <LAYER NAME="System ILA IP and related connections" value="true"/>
                <LAYER NAME="Interface Connections" value="true"/>
                <LAYER NAME="Nets" value="true"/>
                <LAYER NAME="AXI4-Memory Map" value="true"/>
                <LAYER NAME="AXI4-Memory Map Lite" value="true"/>
                <LAYER NAME="xilinx.com:interface:bram_rtl:1.0" value="true"/>
                <LAYER NAME="xilinx.com:interface:gpio_rtl:1.0" value="true"/>
                <LAYER NAME="Clock Nets" value="true"/>
                <LAYER NAME="Reset Nets" value="true"/>
                <LAYER NAME="Interrupt Nets" value="true"/>
                <LAYER NAME="Data Nets" value="true"/>
                <LAYER NAME="Other Nets" value="true"/>
            </LAYERS>
            <DEFAULT_GENERAL_PROPERTIES>
                <GENERAL_PROPERTY NAME="RSB_SHOW_HIERARCHY_NAVIGATION_BAR" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_ALLOW_MOVING_PINNED_OBJ" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_FLEXIBLE_PIN_GAPS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_PIN_DIRECTION" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_TYPE" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_AVOID_LOOPS" value="false"/>
                <GENERAL_PROPERTY NAME="IPI_ELIDE_LONG_TEXT" value="false"/>
                <GENERAL_PROPERTY NAME="SHOW_DISPLAY_STRING_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="DISPLAY_SIGNAL_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_INTERFACES" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_SUB_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_EXTERNAL_PORTS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_UNCONNECTED_BLOCK_PINS" value="true"/>
            </DEFAULT_GENERAL_PROPERTIES>
            <GENERAL_PROPERTIES>
                <GENERAL_PROPERTY NAME="RSB_SHOW_HIERARCHY_NAVIGATION_BAR" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_ALLOW_MOVING_PINNED_OBJ" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_FLEXIBLE_PIN_GAPS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_PIN_DIRECTION" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_TYPE" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_AVOID_LOOPS" value="false"/>
                <GENERAL_PROPERTY NAME="IPI_ELIDE_LONG_TEXT" value="false"/>
                <GENERAL_PROPERTY NAME="SHOW_DISPLAY_STRING_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="DISPLAY_SIGNAL_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_INTERFACES" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_SUB_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_EXTERNAL_PORTS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_UNCONNECTED_BLOCK_PINS" value="true"/>
            </GENERAL_PROPERTIES>
            <DEFAULT_COLORS>
                <COLOR NAME="RSB_BACKGROUND" value="ffffff"/>
                <COLOR NAME="RSB_SELECTION" value="fd862b"/>
                <COLOR NAME="RSB_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="RSB_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="RSB_INSTANCE_NO_GRADIENT_FILL" value="edf6fe"/>
                <COLOR NAME="RSB_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="RSB_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="RSB_PIN_TEXT" value="0"/>
                <COLOR NAME="RSB_PORT_TEXT" value="0"/>
                <COLOR NAME="RSB_CLOCK_NET" value="102235"/>
                <COLOR NAME="RSB_RESET_NET" value="102235"/>
                <COLOR NAME="RSB_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="RSB_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="RSB_DATA_NET" value="102235"/>
                <COLOR NAME="RSB_NET" value="102235"/>
                <COLOR NAME="RSB_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4LITE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4STREAM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_INTERFACE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_BUS" value="469cb9"/>
                <COLOR NAME="RSB_PORT" value="102235"/>
                <COLOR NAME="RSB_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="RSB_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="RSB_COMMENT_BORDER" value="0"/>
                <COLOR NAME="RSB_COMMENT_TEXT" value="0"/>
            </DEFAULT_COLORS>
            <COLORS>
                <COLOR NAME="RSB_BACKGROUND" value="ffffff"/>
                <COLOR NAME="RSB_SELECTION" value="fd862b"/>
                <COLOR NAME="RSB_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="RSB_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="RSB_INSTANCE_NO_GRADIENT_FILL" value="edf6fe"/>
                <COLOR NAME="RSB_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="RSB_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="RSB_PIN_TEXT" value="0"/>
                <COLOR NAME="RSB_PORT_TEXT" value="0"/>
                <COLOR NAME="RSB_CLOCK_NET" value="102235"/>
                <COLOR NAME="RSB_RESET_NET" value="102235"/>
                <COLOR NAME="RSB_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="RSB_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="RSB_DATA_NET" value="102235"/>
                <COLOR NAME="RSB_NET" value="102235"/>
                <COLOR NAME="RSB_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4LITE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4STREAM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_INTERFACE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_BUS" value="469cb9"/>
                <COLOR NAME="RSB_PORT" value="102235"/>
                <COLOR NAME="RSB_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="RSB_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="RSB_COMMENT_BORDER" value="0"/>
                <COLOR NAME="RSB_COMMENT_TEXT" value="0"/>
            </COLORS>
            <DEFAULT_OTHER_PROPERTIES/>
            <OTHER_PROPERTIES/>
        </VIEW>
        <VIEW NAME="Interfaces View">
            <DEFAULT_LAYERS>
                <LAYER NAME="Pin tie offs" value="false"/>
                <LAYER NAME="Pins without parameter propagation" value="false"/>
                <LAYER NAME="Mark debug" value="true"/>
                <LAYER NAME="Display pins of hidden nets and interfaces" value="false"/>
                <LAYER NAME="System ILA IP and related connections" value="true"/>
                <LAYER NAME="Interface Connections" value="true"/>
                <LAYER NAME="Nets" value="false"/>
                <LAYER NAME="AXI4-Memory Map" value="true"/>
                <LAYER NAME="AXI4-Memory Map Lite" value="true"/>
                <LAYER NAME="xilinx.com:interface:bram_rtl:1.0" value="true"/>
                <LAYER NAME="xilinx.com:interface:gpio_rtl:1.0" value="true"/>
                <LAYER NAME="Clock Nets" value="true"/>
                <LAYER NAME="Reset Nets" value="true"/>
            </DEFAULT_LAYERS>
            <LAYERS>
                <LAYER NAME="Pin tie offs" value="false"/>
                <LAYER NAME="Pins without parameter propagation" value="false"/>
                <LAYER NAME="Mark debug" value="true"/>
                <LAYER NAME="Display pins of hidden nets and interfaces" value="false"/>
                <LAYER NAME="System ILA IP and related connections" value="true"/>
                <LAYER NAME="Interface Connections" value="true"/>
                <LAYER NAME="Nets" value="false"/>
                <LAYER NAME="AXI4-Memory Map" value="true"/>
                <LAYER NAME="AXI4-Memory Map Lite" value="true"/>
                <LAYER NAME="xilinx.com:interface:bram_rtl:1.0" value="true"/>
                <LAYER NAME="xilinx.com:interface:gpio_rtl:1.0" value="true"/>
                <LAYER NAME="Clock Nets" value="false"/>
                <LAYER NAME="Reset Nets" value="false"/>
                <LAYER NAME="Interrupt Nets" value="false"/>
                <LAYER NAME="Data Nets" value="false"/>
                <LAYER NAME="Other Nets" value="false"/>
            </LAYERS>
            <DEFAULT_GENERAL_PROPERTIES>
                <GENERAL_PROPERTY NAME="RSB_SHOW_HIERARCHY_NAVIGATION_BAR" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_ALLOW_MOVING_PINNED_OBJ" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_FLEXIBLE_PIN_GAPS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_PIN_DIRECTION" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_TYPE" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_AVOID_LOOPS" value="false"/>
                <GENERAL_PROPERTY NAME="IPI_ELIDE_LONG_TEXT" value="false"/>
                <GENERAL_PROPERTY NAME="SHOW_DISPLAY_STRING_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="DISPLAY_SIGNAL_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_INTERFACES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_CONNECTIONS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_SUB_BLOCKS_WITHOUT_CONNECTIONS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_EXTERNAL_PORTS_WITHOUT_CONNECTIONS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_UNCONNECTED_BLOCK_PINS" value="false"/>
            </DEFAULT_GENERAL_PROPERTIES>
            <GENERAL_PROPERTIES>
                <GENERAL_PROPERTY NAME="RSB_SHOW_HIERARCHY_NAVIGATION_BAR" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_ALLOW_MOVING_PINNED_OBJ" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_FLEXIBLE_PIN_GAPS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_PIN_DIRECTION" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_TYPE" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_AVOID_LOOPS" value="false"/>
                <GENERAL_PROPERTY NAME="IPI_ELIDE_LONG_TEXT" value="false"/>
                <GENERAL_PROPERTY NAME="SHOW_DISPLAY_STRING_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="DISPLAY_SIGNAL_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_INTERFACES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_CONNECTIONS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_SUB_BLOCKS_WITHOUT_CONNECTIONS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_EXTERNAL_PORTS_WITHOUT_CONNECTIONS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_UNCONNECTED_BLOCK_PINS" value="false"/>
            </GENERAL_PROPERTIES>
            <DEFAULT_COLORS>
                <COLOR NAME="RSB_BACKGROUND" value="ffffff"/>
                <COLOR NAME="RSB_SELECTION" value="fd862b"/>
                <COLOR NAME="RSB_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="RSB_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="RSB_INSTANCE_NO_GRADIENT_FILL" value="edf6fe"/>
                <COLOR NAME="RSB_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="RSB_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="RSB_PIN_TEXT" value="0"/>
                <COLOR NAME="RSB_PORT_TEXT" value="0"/>
                <COLOR NAME="RSB_CLOCK_NET" value="102235"/>
                <COLOR NAME="RSB_RESET_NET" value="102235"/>
                <COLOR NAME="RSB_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="RSB_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="RSB_DATA_NET" value="102235"/>
                <COLOR NAME="RSB_NET" value="102235"/>
                <COLOR NAME="RSB_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4LITE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4STREAM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_INTERFACE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_BUS" value="469cb9"/>
                <COLOR NAME="RSB_PORT" value="102235"/>
                <COLOR NAME="RSB_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="RSB_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="RSB_COMMENT_BORDER" value="0"/>
                <COLOR NAME="RSB_COMMENT_TEXT" value="0"/>
            </DEFAULT_COLORS>
            <COLORS>
                <COLOR NAME="RSB_BACKGROUND" value="ffffff"/>
                <COLOR NAME="RSB_SELECTION" value="fd862b"/>
                <COLOR NAME="RSB_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="RSB_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="RSB_INSTANCE_NO_GRADIENT_FILL" value="edf6fe"/>
                <COLOR NAME="RSB_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="RSB_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="RSB_PIN_TEXT" value="0"/>
                <COLOR NAME="RSB_PORT_TEXT" value="0"/>
                <COLOR NAME="RSB_CLOCK_NET" value="102235"/>
                <COLOR NAME="RSB_RESET_NET" value="102235"/>
                <COLOR NAME="RSB_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="RSB_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="RSB_DATA_NET" value="102235"/>
                <COLOR NAME="RSB_NET" value="102235"/>
                <COLOR NAME="RSB_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4LITE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4STREAM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_INTERFACE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_BUS" value="469cb9"/>
                <COLOR NAME="RSB_PORT" value="102235"/>
                <COLOR NAME="RSB_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="RSB_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="RSB_COMMENT_BORDER" value="0"/>
                <COLOR NAME="RSB_COMMENT_TEXT" value="0"/>
            </COLORS>
            <DEFAULT_OTHER_PROPERTIES/>
            <OTHER_PROPERTIES/>
        </VIEW>
        <VIEW NAME="Reduced Jogs">
            <DEFAULT_LAYERS>
                <LAYER NAME="Pin tie offs" value="false"/>
                <LAYER NAME="Pins without parameter propagation" value="false"/>
                <LAYER NAME="Mark debug" value="true"/>
                <LAYER NAME="Display pins of hidden nets and interfaces" value="false"/>
                <LAYER NAME="System ILA IP and related connections" value="true"/>
                <LAYER NAME="Interface Connections" value="true"/>
                <LAYER NAME="Nets" value="true"/>
                <LAYER NAME="AXI4-Memory Map" value="true"/>
                <LAYER NAME="AXI4-Memory Map Lite" value="true"/>
                <LAYER NAME="xilinx.com:interface:bram_rtl:1.0" value="true"/>
                <LAYER NAME="xilinx.com:interface:gpio_rtl:1.0" value="true"/>
                <LAYER NAME="Clock Nets" value="true"/>
                <LAYER NAME="Reset Nets" value="true"/>
            </DEFAULT_LAYERS>
            <LAYERS>
                <LAYER NAME="Pin tie offs" value="false"/>
                <LAYER NAME="Pins without parameter propagation" value="false"/>
                <LAYER NAME="Mark debug" value="true"/>
                <LAYER NAME="Display pins of hidden nets and interfaces" value="false"/>
                <LAYER NAME="System ILA IP and related connections" value="true"/>
                <LAYER NAME="Interface Connections" value="true"/>
                <LAYER NAME="Nets" value="true"/>
                <LAYER NAME="AXI4-Memory Map" value="true"/>
                <LAYER NAME="AXI4-Memory Map Lite" value="true"/>
                <LAYER NAME="xilinx.com:interface:bram_rtl:1.0" value="true"/>
                <LAYER NAME="xilinx.com:interface:gpio_rtl:1.0" value="true"/>
                <LAYER NAME="Clock Nets" value="true"/>
                <LAYER NAME="Reset Nets" value="true"/>
            </LAYERS>
            <DEFAULT_GENERAL_PROPERTIES>
                <GENERAL_PROPERTY NAME="RSB_SHOW_HIERARCHY_NAVIGATION_BAR" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_ALLOW_MOVING_PINNED_OBJ" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_FLEXIBLE_PIN_GAPS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_PIN_DIRECTION" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_TYPE" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_AVOID_LOOPS" value="false"/>
                <GENERAL_PROPERTY NAME="IPI_ELIDE_LONG_TEXT" value="false"/>
                <GENERAL_PROPERTY NAME="SHOW_DISPLAY_STRING_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="DISPLAY_SIGNAL_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_INTERFACES" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_SUB_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_EXTERNAL_PORTS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_UNCONNECTED_BLOCK_PINS" value="true"/>
            </DEFAULT_GENERAL_PROPERTIES>
            <GENERAL_PROPERTIES>
                <GENERAL_PROPERTY NAME="RSB_SHOW_HIERARCHY_NAVIGATION_BAR" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_ALLOW_MOVING_PINNED_OBJ" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_FLEXIBLE_PIN_GAPS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_PIN_DIRECTION" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_TYPE" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_AVOID_LOOPS" value="false"/>
                <GENERAL_PROPERTY NAME="IPI_ELIDE_LONG_TEXT" value="false"/>
                <GENERAL_PROPERTY NAME="SHOW_DISPLAY_STRING_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="DISPLAY_SIGNAL_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_INTERFACES" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_SUB_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_EXTERNAL_PORTS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_UNCONNECTED_BLOCK_PINS" value="true"/>
            </GENERAL_PROPERTIES>
            <DEFAULT_COLORS>
                <COLOR NAME="RSB_BACKGROUND" value="ffffff"/>
                <COLOR NAME="RSB_SELECTION" value="fd862b"/>
                <COLOR NAME="RSB_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="RSB_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="RSB_INSTANCE_NO_GRADIENT_FILL" value="edf6fe"/>
                <COLOR NAME="RSB_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="RSB_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="RSB_PIN_TEXT" value="0"/>
                <COLOR NAME="RSB_PORT_TEXT" value="0"/>
                <COLOR NAME="RSB_CLOCK_NET" value="102235"/>
                <COLOR NAME="RSB_RESET_NET" value="102235"/>
                <COLOR NAME="RSB_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="RSB_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="RSB_DATA_NET" value="102235"/>
                <COLOR NAME="RSB_NET" value="102235"/>
                <COLOR NAME="RSB_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4LITE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4STREAM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_INTERFACE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_BUS" value="469cb9"/>
                <COLOR NAME="RSB_PORT" value="102235"/>
                <COLOR NAME="RSB_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="RSB_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="RSB_COMMENT_BORDER" value="0"/>
                <COLOR NAME="RSB_COMMENT_TEXT" value="0"/>
            </DEFAULT_COLORS>
            <COLORS>
                <COLOR NAME="RSB_BACKGROUND" value="ffffff"/>
                <COLOR NAME="RSB_SELECTION" value="fd862b"/>
                <COLOR NAME="RSB_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="RSB_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="RSB_INSTANCE_NO_GRADIENT_FILL" value="edf6fe"/>
                <COLOR NAME="RSB_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="RSB_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="RSB_PIN_TEXT" value="0"/>
                <COLOR NAME="RSB_PORT_TEXT" value="0"/>
                <COLOR NAME="RSB_CLOCK_NET" value="102235"/>
                <COLOR NAME="RSB_RESET_NET" value="102235"/>
                <COLOR NAME="RSB_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="RSB_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="RSB_DATA_NET" value="102235"/>
                <COLOR NAME="RSB_NET" value="102235"/>
                <COLOR NAME="RSB_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4LITE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4STREAM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_INTERFACE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_BUS" value="469cb9"/>
                <COLOR NAME="RSB_PORT" value="102235"/>
                <COLOR NAME="RSB_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="RSB_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="RSB_COMMENT_BORDER" value="0"/>
                <COLOR NAME="RSB_COMMENT_TEXT" value="0"/>
            </COLORS>
            <DEFAULT_OTHER_PROPERTIES/>
            <OTHER_PROPERTIES/>
        </VIEW>
        <VIEW NAME="No Loops">
            <DEFAULT_LAYERS>
                <LAYER NAME="Pin tie offs" value="false"/>
                <LAYER NAME="Pins without parameter propagation" value="false"/>
                <LAYER NAME="Mark debug" value="true"/>
                <LAYER NAME="Display pins of hidden nets and interfaces" value="false"/>
                <LAYER NAME="System ILA IP and related connections" value="true"/>
                <LAYER NAME="Interface Connections" value="true"/>
                <LAYER NAME="Nets" value="true"/>
                <LAYER NAME="AXI4-Memory Map" value="true"/>
                <LAYER NAME="AXI4-Memory Map Lite" value="true"/>
                <LAYER NAME="xilinx.com:interface:bram_rtl:1.0" value="true"/>
                <LAYER NAME="xilinx.com:interface:gpio_rtl:1.0" value="true"/>
                <LAYER NAME="Clock Nets" value="true"/>
                <LAYER NAME="Reset Nets" value="true"/>
            </DEFAULT_LAYERS>
            <LAYERS>
                <LAYER NAME="Pin tie offs" value="false"/>
                <LAYER NAME="Pins without parameter propagation" value="false"/>
                <LAYER NAME="Mark debug" value="true"/>
                <LAYER NAME="Display pins of hidden nets and interfaces" value="false"/>
                <LAYER NAME="System ILA IP and related connections" value="true"/>
                <LAYER NAME="Interface Connections" value="true"/>
                <LAYER NAME="Nets" value="true"/>
                <LAYER NAME="AXI4-Memory Map" value="true"/>
                <LAYER NAME="AXI4-Memory Map Lite" value="true"/>
                <LAYER NAME="xilinx.com:interface:bram_rtl:1.0" value="true"/>
                <LAYER NAME="xilinx.com:interface:gpio_rtl:1.0" value="true"/>
                <LAYER NAME="Clock Nets" value="true"/>
                <LAYER NAME="Reset Nets" value="true"/>
            </LAYERS>
            <DEFAULT_GENERAL_PROPERTIES>
                <GENERAL_PROPERTY NAME="RSB_SHOW_HIERARCHY_NAVIGATION_BAR" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_ALLOW_MOVING_PINNED_OBJ" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_FLEXIBLE_PIN_GAPS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_PIN_DIRECTION" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_TYPE" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_AVOID_LOOPS" value="true"/>
                <GENERAL_PROPERTY NAME="IPI_ELIDE_LONG_TEXT" value="false"/>
                <GENERAL_PROPERTY NAME="SHOW_DISPLAY_STRING_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="DISPLAY_SIGNAL_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_INTERFACES" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_SUB_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_EXTERNAL_PORTS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_UNCONNECTED_BLOCK_PINS" value="true"/>
            </DEFAULT_GENERAL_PROPERTIES>
            <GENERAL_PROPERTIES>
                <GENERAL_PROPERTY NAME="RSB_SHOW_HIERARCHY_NAVIGATION_BAR" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_ALLOW_MOVING_PINNED_OBJ" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_FLEXIBLE_PIN_GAPS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_PIN_DIRECTION" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_TYPE" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_AVOID_LOOPS" value="true"/>
                <GENERAL_PROPERTY NAME="IPI_ELIDE_LONG_TEXT" value="false"/>
                <GENERAL_PROPERTY NAME="SHOW_DISPLAY_STRING_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="DISPLAY_SIGNAL_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_INTERFACES" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_SUB_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_EXTERNAL_PORTS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_UNCONNECTED_BLOCK_PINS" value="true"/>
            </GENERAL_PROPERTIES>
            <DEFAULT_COLORS>
                <COLOR NAME="RSB_BACKGROUND" value="ffffff"/>
                <COLOR NAME="RSB_SELECTION" value="fd862b"/>
                <COLOR NAME="RSB_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="RSB_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="RSB_INSTANCE_NO_GRADIENT_FILL" value="edf6fe"/>
                <COLOR NAME="RSB_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="RSB_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="RSB_PIN_TEXT" value="0"/>
                <COLOR NAME="RSB_PORT_TEXT" value="0"/>
                <COLOR NAME="RSB_CLOCK_NET" value="102235"/>
                <COLOR NAME="RSB_RESET_NET" value="102235"/>
                <COLOR NAME="RSB_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="RSB_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="RSB_DATA_NET" value="102235"/>
                <COLOR NAME="RSB_NET" value="102235"/>
                <COLOR NAME="RSB_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4LITE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4STREAM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_INTERFACE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_BUS" value="469cb9"/>
                <COLOR NAME="RSB_PORT" value="102235"/>
                <COLOR NAME="RSB_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="RSB_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="RSB_COMMENT_BORDER" value="0"/>
                <COLOR NAME="RSB_COMMENT_TEXT" value="0"/>
            </DEFAULT_COLORS>
            <COLORS>
                <COLOR NAME="RSB_BACKGROUND" value="ffffff"/>
                <COLOR NAME="RSB_SELECTION" value="fd862b"/>
                <COLOR NAME="RSB_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="RSB_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="RSB_INSTANCE_NO_GRADIENT_FILL" value="edf6fe"/>
                <COLOR NAME="RSB_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="RSB_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="RSB_PIN_TEXT" value="0"/>
                <COLOR NAME="RSB_PORT_TEXT" value="0"/>
                <COLOR NAME="RSB_CLOCK_NET" value="102235"/>
                <COLOR NAME="RSB_RESET_NET" value="102235"/>
                <COLOR NAME="RSB_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="RSB_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="RSB_DATA_NET" value="102235"/>
                <COLOR NAME="RSB_NET" value="102235"/>
                <COLOR NAME="RSB_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4LITE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4STREAM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_INTERFACE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_BUS" value="469cb9"/>
                <COLOR NAME="RSB_PORT" value="102235"/>
                <COLOR NAME="RSB_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="RSB_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="RSB_COMMENT_BORDER" value="0"/>
                <COLOR NAME="RSB_COMMENT_TEXT" value="0"/>
            </COLORS>
            <DEFAULT_OTHER_PROPERTIES/>
            <OTHER_PROPERTIES/>
        </VIEW>
        <VIEW NAME="Grouping and No Loops">
            <DEFAULT_LAYERS>
                <LAYER NAME="Pin tie offs" value="false"/>
                <LAYER NAME="Pins without parameter propagation" value="false"/>
                <LAYER NAME="Mark debug" value="true"/>
                <LAYER NAME="Display pins of hidden nets and interfaces" value="false"/>
                <LAYER NAME="System ILA IP and related connections" value="true"/>
                <LAYER NAME="Interface Connections" value="true"/>
                <LAYER NAME="Nets" value="true"/>
                <LAYER NAME="AXI4-Memory Map" value="true"/>
                <LAYER NAME="AXI4-Memory Map Lite" value="true"/>
                <LAYER NAME="xilinx.com:interface:bram_rtl:1.0" value="true"/>
                <LAYER NAME="xilinx.com:interface:gpio_rtl:1.0" value="true"/>
                <LAYER NAME="Clock Nets" value="true"/>
                <LAYER NAME="Reset Nets" value="true"/>
            </DEFAULT_LAYERS>
            <LAYERS>
                <LAYER NAME="Pin tie offs" value="false"/>
                <LAYER NAME="Pins without parameter propagation" value="false"/>
                <LAYER NAME="Mark debug" value="true"/>
                <LAYER NAME="Display pins of hidden nets and interfaces" value="false"/>
                <LAYER NAME="System ILA IP and related connections" value="true"/>
                <LAYER NAME="Interface Connections" value="true"/>
                <LAYER NAME="Nets" value="true"/>
                <LAYER NAME="AXI4-Memory Map" value="true"/>
                <LAYER NAME="AXI4-Memory Map Lite" value="true"/>
                <LAYER NAME="xilinx.com:interface:bram_rtl:1.0" value="true"/>
                <LAYER NAME="xilinx.com:interface:gpio_rtl:1.0" value="true"/>
                <LAYER NAME="Clock Nets" value="true"/>
                <LAYER NAME="Reset Nets" value="true"/>
            </LAYERS>
            <DEFAULT_GENERAL_PROPERTIES>
                <GENERAL_PROPERTY NAME="RSB_SHOW_HIERARCHY_NAVIGATION_BAR" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_ALLOW_MOVING_PINNED_OBJ" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_FLEXIBLE_PIN_GAPS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_PIN_DIRECTION" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_TYPE" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_AVOID_LOOPS" value="true"/>
                <GENERAL_PROPERTY NAME="IPI_ELIDE_LONG_TEXT" value="false"/>
                <GENERAL_PROPERTY NAME="SHOW_DISPLAY_STRING_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="DISPLAY_SIGNAL_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_INTERFACES" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_SUB_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_EXTERNAL_PORTS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_UNCONNECTED_BLOCK_PINS" value="true"/>
            </DEFAULT_GENERAL_PROPERTIES>
            <GENERAL_PROPERTIES>
                <GENERAL_PROPERTY NAME="RSB_SHOW_HIERARCHY_NAVIGATION_BAR" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_ALLOW_MOVING_PINNED_OBJ" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_FLEXIBLE_PIN_GAPS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_PIN_DIRECTION" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_TYPE" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_AVOID_LOOPS" value="true"/>
                <GENERAL_PROPERTY NAME="IPI_ELIDE_LONG_TEXT" value="false"/>
                <GENERAL_PROPERTY NAME="SHOW_DISPLAY_STRING_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="DISPLAY_SIGNAL_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_INTERFACES" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_SUB_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_EXTERNAL_PORTS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_UNCONNECTED_BLOCK_PINS" value="true"/>
            </GENERAL_PROPERTIES>
            <DEFAULT_COLORS>
                <COLOR NAME="RSB_BACKGROUND" value="ffffff"/>
                <COLOR NAME="RSB_SELECTION" value="fd862b"/>
                <COLOR NAME="RSB_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="RSB_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="RSB_INSTANCE_NO_GRADIENT_FILL" value="edf6fe"/>
                <COLOR NAME="RSB_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="RSB_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="RSB_PIN_TEXT" value="0"/>
                <COLOR NAME="RSB_PORT_TEXT" value="0"/>
                <COLOR NAME="RSB_CLOCK_NET" value="102235"/>
                <COLOR NAME="RSB_RESET_NET" value="102235"/>
                <COLOR NAME="RSB_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="RSB_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="RSB_DATA_NET" value="102235"/>
                <COLOR NAME="RSB_NET" value="102235"/>
                <COLOR NAME="RSB_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4LITE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4STREAM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_INTERFACE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_BUS" value="469cb9"/>
                <COLOR NAME="RSB_PORT" value="102235"/>
                <COLOR NAME="RSB_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="RSB_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="RSB_COMMENT_BORDER" value="0"/>
                <COLOR NAME="RSB_COMMENT_TEXT" value="0"/>
            </DEFAULT_COLORS>
            <COLORS>
                <COLOR NAME="RSB_BACKGROUND" value="ffffff"/>
                <COLOR NAME="RSB_SELECTION" value="fd862b"/>
                <COLOR NAME="RSB_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="RSB_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="RSB_INSTANCE_NO_GRADIENT_FILL" value="edf6fe"/>
                <COLOR NAME="RSB_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="RSB_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="RSB_PIN_TEXT" value="0"/>
                <COLOR NAME="RSB_PORT_TEXT" value="0"/>
                <COLOR NAME="RSB_CLOCK_NET" value="102235"/>
                <COLOR NAME="RSB_RESET_NET" value="102235"/>
                <COLOR NAME="RSB_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="RSB_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="RSB_DATA_NET" value="102235"/>
                <COLOR NAME="RSB_NET" value="102235"/>
                <COLOR NAME="RSB_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4LITE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4STREAM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_INTERFACE_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_BUS" value="469cb9"/>
                <COLOR NAME="RSB_PORT" value="102235"/>
                <COLOR NAME="RSB_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="RSB_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="RSB_COMMENT_BORDER" value="0"/>
                <COLOR NAME="RSB_COMMENT_TEXT" value="0"/>
            </COLORS>
            <DEFAULT_OTHER_PROPERTIES/>
            <OTHER_PROPERTIES/>
        </VIEW>
        <VIEW NAME="Color Coded">
            <DEFAULT_LAYERS>
                <LAYER NAME="Pin tie offs" value="false"/>
                <LAYER NAME="Pins without parameter propagation" value="false"/>
                <LAYER NAME="Mark debug" value="true"/>
                <LAYER NAME="Display pins of hidden nets and interfaces" value="false"/>
                <LAYER NAME="System ILA IP and related connections" value="true"/>
                <LAYER NAME="Interface Connections" value="true"/>
                <LAYER NAME="Nets" value="true"/>
                <LAYER NAME="AXI4-Memory Map" value="true"/>
                <LAYER NAME="AXI4-Memory Map Lite" value="true"/>
                <LAYER NAME="xilinx.com:interface:bram_rtl:1.0" value="true"/>
                <LAYER NAME="xilinx.com:interface:gpio_rtl:1.0" value="true"/>
                <LAYER NAME="Clock Nets" value="true"/>
                <LAYER NAME="Reset Nets" value="true"/>
            </DEFAULT_LAYERS>
            <LAYERS>
                <LAYER NAME="Pin tie offs" value="false"/>
                <LAYER NAME="Pins without parameter propagation" value="false"/>
                <LAYER NAME="Mark debug" value="true"/>
                <LAYER NAME="Display pins of hidden nets and interfaces" value="false"/>
                <LAYER NAME="System ILA IP and related connections" value="true"/>
                <LAYER NAME="Interface Connections" value="true"/>
                <LAYER NAME="Nets" value="true"/>
                <LAYER NAME="AXI4-Memory Map" value="true"/>
                <LAYER NAME="AXI4-Memory Map Lite" value="true"/>
                <LAYER NAME="xilinx.com:interface:bram_rtl:1.0" value="true"/>
                <LAYER NAME="xilinx.com:interface:gpio_rtl:1.0" value="true"/>
                <LAYER NAME="Clock Nets" value="true"/>
                <LAYER NAME="Reset Nets" value="true"/>
            </LAYERS>
            <DEFAULT_GENERAL_PROPERTIES>
                <GENERAL_PROPERTY NAME="RSB_SHOW_HIERARCHY_NAVIGATION_BAR" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_ALLOW_MOVING_PINNED_OBJ" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_FLEXIBLE_PIN_GAPS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_PIN_DIRECTION" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_TYPE" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_AVOID_LOOPS" value="false"/>
                <GENERAL_PROPERTY NAME="IPI_ELIDE_LONG_TEXT" value="false"/>
                <GENERAL_PROPERTY NAME="SHOW_DISPLAY_STRING_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="DISPLAY_SIGNAL_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_INTERFACES" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_SUB_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_EXTERNAL_PORTS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_UNCONNECTED_BLOCK_PINS" value="true"/>
            </DEFAULT_GENERAL_PROPERTIES>
            <GENERAL_PROPERTIES>
                <GENERAL_PROPERTY NAME="RSB_SHOW_HIERARCHY_NAVIGATION_BAR" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_ALLOW_MOVING_PINNED_OBJ" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_FLEXIBLE_PIN_GAPS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_PIN_DIRECTION" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_BUNDLE_NETS_BY_TYPE" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_AVOID_LOOPS" value="false"/>
                <GENERAL_PROPERTY NAME="IPI_ELIDE_LONG_TEXT" value="false"/>
                <GENERAL_PROPERTY NAME="SHOW_DISPLAY_STRING_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="DISPLAY_SIGNAL_NAMES" value="false"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_INTERFACES" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_SUB_BLOCKS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_EXTERNAL_PORTS_WITHOUT_CONNECTIONS" value="true"/>
                <GENERAL_PROPERTY NAME="RSB_SHOW_UNCONNECTED_BLOCK_PINS" value="true"/>
            </GENERAL_PROPERTIES>
            <DEFAULT_COLORS>
                <COLOR NAME="VSI_SYS_BACKGROUND" value="ffffff"/>
                <COLOR NAME="VSI_SYS_SELECTION" value="fd862b"/>
                <COLOR NAME="VSI_SYS_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="VSI_SYS_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="VSI_SYS_INSTANCE_FILL" value="edf6fe"/>
                <COLOR NAME="VSI_SYS_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="VSI_SYS_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="VSI_SYS_PIN_TEXT" value="0"/>
                <COLOR NAME="VSI_SYS_PORT_TEXT" value="0"/>
                <COLOR NAME="VSI_SYS_CLOCK_NET" value="ff00"/>
                <COLOR NAME="VSI_SYS_RESET_NET" value="8000"/>
                <COLOR NAME="VSI_SYS_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="VSI_SYS_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="VSI_SYS_DATA_NET" value="102235"/>
                <COLOR NAME="VSI_SYS_NET" value="102235"/>
                <COLOR NAME="VSI_SYS_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="VSI_SYS_AXI4LITE_CONNECTION" value="ffff"/>
                <COLOR NAME="VSI_SYS_AXI4STREAM_CONNECTION" value="b22222"/>
                <COLOR NAME="VSI_SYS_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="VSI_SYS_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="VSI_SYS_INTERFACE_CONNECTION" value="999999"/>
                <COLOR NAME="VSI_SYS_BUS" value="469cb9"/>
                <COLOR NAME="VSI_SYS_PORT" value="102235"/>
                <COLOR NAME="VSI_SYS_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="VSI_SYS_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="VSI_SYS_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="VSI_SYS_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="VSI_SYS_COMMENT_BORDER" value="0"/>
                <COLOR NAME="VSI_SYS_COMMENT_TEXT" value="0"/>
                <COLOR NAME="RSB_BACKGROUND" value="ffffff"/>
                <COLOR NAME="RSB_SELECTION" value="fd862b"/>
                <COLOR NAME="RSB_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="RSB_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="RSB_INSTANCE_NO_GRADIENT_FILL" value="edf6fe"/>
                <COLOR NAME="RSB_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="RSB_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="RSB_PIN_TEXT" value="0"/>
                <COLOR NAME="RSB_PORT_TEXT" value="0"/>
                <COLOR NAME="RSB_CLOCK_NET" value="ff00"/>
                <COLOR NAME="RSB_RESET_NET" value="8000"/>
                <COLOR NAME="RSB_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="RSB_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="RSB_DATA_NET" value="102235"/>
                <COLOR NAME="RSB_NET" value="102235"/>
                <COLOR NAME="RSB_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4LITE_CONNECTION" value="ffff"/>
                <COLOR NAME="RSB_AXI4STREAM_CONNECTION" value="b22222"/>
                <COLOR NAME="RSB_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_INTERFACE_CONNECTION" value="999999"/>
                <COLOR NAME="RSB_BUS" value="469cb9"/>
                <COLOR NAME="RSB_PORT" value="102235"/>
                <COLOR NAME="RSB_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="RSB_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="RSB_COMMENT_BORDER" value="0"/>
                <COLOR NAME="RSB_COMMENT_TEXT" value="0"/>
            </DEFAULT_COLORS>
            <COLORS>
                <COLOR NAME="VSI_SYS_BACKGROUND" value="ffffff"/>
                <COLOR NAME="VSI_SYS_SELECTION" value="fd862b"/>
                <COLOR NAME="VSI_SYS_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="VSI_SYS_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="VSI_SYS_INSTANCE_FILL" value="edf6fe"/>
                <COLOR NAME="VSI_SYS_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="VSI_SYS_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="VSI_SYS_PIN_TEXT" value="0"/>
                <COLOR NAME="VSI_SYS_PORT_TEXT" value="0"/>
                <COLOR NAME="VSI_SYS_CLOCK_NET" value="ff00"/>
                <COLOR NAME="VSI_SYS_RESET_NET" value="8000"/>
                <COLOR NAME="VSI_SYS_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="VSI_SYS_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="VSI_SYS_DATA_NET" value="102235"/>
                <COLOR NAME="VSI_SYS_NET" value="102235"/>
                <COLOR NAME="VSI_SYS_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="VSI_SYS_AXI4LITE_CONNECTION" value="ffff"/>
                <COLOR NAME="VSI_SYS_AXI4STREAM_CONNECTION" value="b22222"/>
                <COLOR NAME="VSI_SYS_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="VSI_SYS_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="VSI_SYS_INTERFACE_CONNECTION" value="999999"/>
                <COLOR NAME="VSI_SYS_BUS" value="469cb9"/>
                <COLOR NAME="VSI_SYS_PORT" value="102235"/>
                <COLOR NAME="VSI_SYS_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="VSI_SYS_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="VSI_SYS_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="VSI_SYS_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="VSI_SYS_COMMENT_BORDER" value="0"/>
                <COLOR NAME="VSI_SYS_COMMENT_TEXT" value="0"/>
                <COLOR NAME="RSB_BACKGROUND" value="ffffff"/>
                <COLOR NAME="RSB_SELECTION" value="fd862b"/>
                <COLOR NAME="RSB_INSTANCE_TEXT" value="0"/>
                <COLOR NAME="RSB_INSTANCE_BORDER" value="41619f"/>
                <COLOR NAME="RSB_INSTANCE_NO_GRADIENT_FILL" value="edf6fe"/>
                <COLOR NAME="RSB_HIERARCHY_FILL" value="aac4f7"/>
                <COLOR NAME="RSB_EXPANDED_HIERARCHY_FILL" value="fafdfe"/>
                <COLOR NAME="RSB_PIN_TEXT" value="0"/>
                <COLOR NAME="RSB_PORT_TEXT" value="0"/>
                <COLOR NAME="RSB_CLOCK_NET" value="ff00"/>
                <COLOR NAME="RSB_RESET_NET" value="8000"/>
                <COLOR NAME="RSB_INTERRUPT_NET" value="102235"/>
                <COLOR NAME="RSB_CLOCK_ENABLE_NET" value="102235"/>
                <COLOR NAME="RSB_DATA_NET" value="102235"/>
                <COLOR NAME="RSB_NET" value="102235"/>
                <COLOR NAME="RSB_AXI4MM_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXI4LITE_CONNECTION" value="ffff"/>
                <COLOR NAME="RSB_AXI4STREAM_CONNECTION" value="b22222"/>
                <COLOR NAME="RSB_AXI3_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_AXIINI_CONNECTION" value="41619f"/>
                <COLOR NAME="RSB_INTERFACE_CONNECTION" value="999999"/>
                <COLOR NAME="RSB_BUS" value="469cb9"/>
                <COLOR NAME="RSB_PORT" value="102235"/>
                <COLOR NAME="RSB_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_INTERFACE_PORT" value="2a5e6f"/>
                <COLOR NAME="RSB_INTERFACE_PORT_FILL" value="ddd4d0"/>
                <COLOR NAME="RSB_MOVE_INSTANCE_COLOR" value="c89900"/>
                <COLOR NAME="RSB_COMMENT_BORDER" value="0"/>
                <COLOR NAME="RSB_COMMENT_TEXT" value="0"/>
            </COLORS>
            <DEFAULT_OTHER_PROPERTIES/>
            <OTHER_PROPERTIES/>
        </VIEW>
    </EMOTIONAL_VIEWS>
</preferences>
