 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:42:57 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX1_RVT)        0.15       0.15 r
  U593/Y (INVX8_RVT)                       0.07       0.23 f
  U771/Y (XNOR2X1_HVT)                     0.19       0.41 r
  U714/Y (OR2X1_HVT)                       0.09       0.50 r
  U580/Y (INVX1_HVT)                       0.04       0.54 f
  U752/Y (OAI21X1_HVT)                     0.14       0.68 r
  U680/Y (AOI21X1_RVT)                     0.07       0.75 f
  U907/Y (OA21X1_RVT)                      0.08       0.83 f
  U1019/Y (OA21X1_RVT)                     0.08       0.92 f
  U527/Y (OA21X1_LVT)                      0.05       0.97 f
  U646/Y (INVX4_RVT)                       0.05       1.02 r
  U498/Y (NAND2X0_HVT)                     0.05       1.07 f
  U1017/Y (NAND2X0_RVT)                    0.06       1.13 r
  U612/Y (XNOR2X1_RVT)                     0.11       1.24 r
  U967/Y (NAND2X0_RVT)                     0.03       1.28 f
  U900/Y (NAND2X0_HVT)                     0.05       1.33 r
  Delay3_out1_reg[39]/D (DFFX1_HVT)        0.00       1.33 r
  data arrival time                                   1.33

  clock clk (rise edge)                    1.43       1.43
  clock network delay (ideal)              0.00       1.43
  Delay3_out1_reg[39]/CLK (DFFX1_HVT)      0.00       1.43 r
  library setup time                      -0.09       1.34
  data required time                                  1.34
  -----------------------------------------------------------
  data required time                                  1.34
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
