Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Oct 18 16:41:54 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/FIR_HLS_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                               Instance                              |                                  Module                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+---------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                        |                                                                   (top) |       2474 |       2474 |       0 |    0 | 2629 |      0 |      1 |    0 |         81 |
|   bd_0_i                                                            |                                                                    bd_0 |       2474 |       2474 |       0 |    0 | 2629 |      0 |      1 |    0 |         81 |
|     hls_inst                                                        |                                                         bd_0_hls_inst_0 |       2474 |       2474 |       0 |    0 | 2629 |      0 |      1 |    0 |         81 |
|       (hls_inst)                                                    |                                                         bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                          |                                                 bd_0_hls_inst_0_FIR_HLS |       2474 |       2474 |       0 |    0 | 2629 |      0 |      1 |    0 |         81 |
|         (inst)                                                      |                                                 bd_0_hls_inst_0_FIR_HLS |         15 |         15 |       0 |    0 |  869 |      0 |      0 |    0 |          0 |
|         am_addmul_16s_16s_13ns_29_4_1_U120                          |                   bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_13ns_29_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0_U           |           bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_13ns_29_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         am_addmul_16s_16s_13ns_30_4_1_U102                          |                   bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_13ns_30_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U           |           bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         ama_addmuladd_16s_16s_12s_29s_29_4_1_U122                   |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U    |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         ama_addmuladd_16s_16s_12s_30s_30_4_1_U110                   |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1 |         31 |         31 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0_U    |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1_DSP48_0 |         31 |         31 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121                   |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0_U    |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106                   |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0_U    |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_FIR_filter_fu_188                                       |                                      bd_0_hls_inst_0_FIR_HLS_FIR_filter |       2187 |       2187 |       0 |    0 | 1679 |      0 |      1 |    0 |         45 |
|           (grp_FIR_filter_fu_188)                                   |                                      bd_0_hls_inst_0_FIR_HLS_FIR_filter |        266 |        266 |       0 |    0 | 1679 |      0 |      0 |    0 |          0 |
|           H_filter_FIR_kernel_U                                     |    bd_0_hls_inst_0_FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W |       1552 |       1552 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           am_addmul_16s_16s_10ns_28_4_1_U2                          |                   bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_10ns_28_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U         |           bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_10s_26_4_1_U14                          |                    bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_10s_26_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U          |            bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_10s_27_4_1_U4                           |                    bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_10s_27_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U          |            bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_11ns_29_4_1_U1                          |                   bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_11ns_29_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0_U         |           bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_11ns_29_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_11s_28_4_1_U3                           |                    bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_11s_28_4_1 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U          |            bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_14ns_31_4_1_U10                         |                   bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_14ns_31_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0_U         |           bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_14ns_31_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_8ns_25_4_1_U7                           |                    bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_8ns_25_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U          |            bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_8s_24_4_1_U9                            |                     bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_8s_24_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0_U           |             bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_8s_24_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_8s_25_4_1_U16                           |                     bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_8s_25_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U           |          bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_30 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_8s_25_4_1_U8                            |                  bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_8s_25_4_1_19 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U           |             bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_9ns_27_4_1_U5                           |                    bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U          |         bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_29 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_9ns_27_4_1_U6                           |                 bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_20 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U          |            bd_0_hls_inst_0_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_17s_17s_6s_23_4_1_U17                           |                     bd_0_hls_inst_0_FIR_HLS_am_addmul_17s_17s_6s_23_4_1 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0_U           |             bd_0_hls_inst_0_FIR_HLS_am_addmul_17s_17s_6s_23_4_1_DSP48_0 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12                 |           bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U |   bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10s_26s_27_4_1_U36                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10s_27s_27_4_1_U15                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U  | bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_28 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10s_27s_27_4_1_U18                  |         bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_21 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_11s_28s_28_4_1_U26                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_11s_29s_29_4_1_U11                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_11s_31s_31_4_1_U23                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_12s_28s_29_4_1_U25                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_13s_29s_30_4_1_U24                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1_DSP48_0 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1 |        136 |        136 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0 |        136 |        136 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U  | bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_27 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41                  |         bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_22 |         36 |         36 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0 |         36 |         36 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7s_24s_24_4_1_U22                   |             bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0_U   |     bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7s_25s_25_4_1_U20                   |             bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0_U   |     bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_8s_25s_25_4_1_U21                   |             bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U   |  bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_26 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_8s_25s_25_4_1_U44                   |          bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_23 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0_U   |     bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1_DSP48_0 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_8s_26s_26_4_1_U27                   |             bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U   |     bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1_DSP48_0 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1_DSP48_0 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13                  |            bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9s_25s_26_4_1_U37                   |             bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U   |  bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_25 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9s_25s_26_4_1_U38                   |          bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_24 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U   |     bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9s_27s_27_4_1_U31                   |             bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U   |     bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28                 |           bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1 |         33 |         33 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0_U |   bd_0_hls_inst_0_FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1_DSP48_0 |         33 |         33 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_submuladd_18s_16s_6ns_22s_24_4_1_U42                  |            bd_0_hls_inst_0_FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1 |         38 |         38 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1_DSP48_0 |         38 |         38 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mac_mul_sub_16s_15ns_16s_31_4_1_U35                       |                 bd_0_hls_inst_0_FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0_U       |         bd_0_hls_inst_0_FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         mac_muladd_16s_10s_28s_28_4_1_U101                          |                   bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U           |        bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_18 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         mac_muladd_16s_10s_28s_28_4_1_U104                          |                 bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U           |        bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_17 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         mac_muladd_16s_10s_28s_28_4_1_U112                          |                 bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U           |        bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_16 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         mac_muladd_16s_10s_28s_28_4_1_U119                          |                 bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_2 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0_U           |           bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_10s_28s_28_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         mac_muladd_16s_13ns_27s_29_4_1_U116                         |                  bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0_U          |          bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         mac_muladd_16s_13ns_27s_30_4_1_U108                         |                  bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0_U          |          bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1_DSP48_0 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         mac_muladd_16s_13ns_28s_29_4_1_U115                         |                  bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0_U          |          bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         mac_muladd_16s_13ns_28s_30_4_1_U109                         |                  bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1 |         31 |         31 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0_U          |          bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1_DSP48_0 |         31 |         31 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         mac_muladd_16s_14ns_24s_29_4_1_U114                         |                  bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0_U          |          bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         mac_muladd_16s_14ns_24s_30_4_1_U107                         |                  bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0_U          |          bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1_DSP48_0 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         mac_muladd_16s_6ns_24s_24_4_1_U103                          |                   bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U           |        bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_15 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         mac_muladd_16s_6ns_24s_24_4_1_U111                          |                 bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_3 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U           |        bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_14 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         mac_muladd_16s_6ns_24s_24_4_1_U117                          |                 bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_4 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U           |        bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_13 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         mac_muladd_16s_6ns_24s_24_4_1_U99                           |                 bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_5 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0_U           |           bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         mac_muladd_16s_8ns_27s_27_4_1_U100                          |                   bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U           |        bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_12 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         mac_muladd_16s_8ns_27s_27_4_1_U105                          |                 bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_6 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U           |        bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_11 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         mac_muladd_16s_8ns_27s_27_4_1_U113                          |                 bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_7 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U           |        bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_10 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         mac_muladd_16s_8ns_27s_27_4_1_U118                          |                 bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_8 |         60 |         60 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0_U           |           bd_0_hls_inst_0_FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1_DSP48_0 |         60 |         60 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         regslice_both_input_r_U                                     |                                   bd_0_hls_inst_0_FIR_HLS_regslice_both |         34 |         34 |       0 |    0 |   48 |      0 |      0 |    0 |          0 |
|         regslice_both_output_r_U                                    |                                 bd_0_hls_inst_0_FIR_HLS_regslice_both_9 |         32 |         32 |       0 |    0 |   33 |      0 |      0 |    0 |          0 |
+---------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


