#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012e00473250 .scope module, "risc_processor_testbench" "risc_processor_testbench" 2 1;
 .timescale 0 0;
v0000012e004d5750_0 .var "clk", 0 0;
S_0000012e00473630 .scope module, "proc" "top_level_processor" 2 13, 3 546 0, S_0000012e00473250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
L_0000012e00442520 .functor NOT 1, v0000012e00462dd0_0, C4<0>, C4<0>, C4<0>;
v0000012e004d1f50_0 .net "addr_fromCache", 7 0, v0000012e00463230_0;  1 drivers
v0000012e004d2310_0 .net "aluInput2", 15 0, v0000012e0049cbc0_0;  1 drivers
v0000012e004d26d0_0 .net "aluSrc", 0 0, v0000012e0049a1e0_0;  1 drivers
v0000012e004d15f0_0 .net "aluSrc_idex", 0 0, v0000012e0049c940_0;  1 drivers
v0000012e004d19b0_0 .net "aluTask", 3 0, v0000012e0049a320_0;  1 drivers
v0000012e004d23b0_0 .net "aluTask_idex", 3 0, v0000012e0049c120_0;  1 drivers
v0000012e004d24f0_0 .net "alu_result", 7 0, v0000012e0049a780_0;  1 drivers
v0000012e004d2590_0 .net "alu_result_exmem", 7 0, v0000012e0049a500_0;  1 drivers
v0000012e004d2630_0 .net "alu_result_memwb", 7 0, v0000012e004d12d0_0;  1 drivers
v0000012e004d1690_0 .net "clk", 0 0, v0000012e004d5750_0;  1 drivers
v0000012e004d2770_0 .net "dataToWrite", 7 0, v0000012e004d1550_0;  1 drivers
v0000012e004d6fb0_0 .net "data_fromMemory", 31 0, v0000012e0049db60_0;  1 drivers
v0000012e004d6150_0 .net "data_toMemory", 31 0, v0000012e00463550_0;  1 drivers
v0000012e004d61f0_0 .net "data_toProcessor", 7 0, v0000012e00463730_0;  1 drivers
v0000012e004d63d0_0 .net "destAddVal_exmem", 7 0, v0000012e00499100_0;  1 drivers
v0000012e004d6b50_0 .net "destAddVal_reg", 7 0, L_0000012e004422f0;  1 drivers
v0000012e004d6510_0 .net "destAddrReg", 4 0, v0000012e0049a000_0;  1 drivers
v0000012e004d6970_0 .net "destAddrReg_idex", 4 0, v0000012e0049d660_0;  1 drivers
v0000012e004d57f0_0 .net "dest_addr_exmem", 4 0, v0000012e00499ba0_0;  1 drivers
v0000012e004d6290_0 .net "dest_addr_memwb", 4 0, v0000012e004d2090_0;  1 drivers
v0000012e004d6bf0_0 .net "hitOrMiss", 0 0, v0000012e00462dd0_0;  1 drivers
v0000012e004d5570_0 .net "instr_ifid", 31 0, v0000012e0049c8a0_0;  1 drivers
v0000012e004d5250_0 .net "instruction", 31 0, v0000012e0049d200_0;  1 drivers
v0000012e004d6650_0 .net "memDataCorrect", 0 0, v0000012e0049c440_0;  1 drivers
v0000012e004d5a70_0 .net "memRead", 0 0, v0000012e0049a820_0;  1 drivers
v0000012e004d5610_0 .net "memRead_fromCache", 0 0, v0000012e0049a0a0_0;  1 drivers
v0000012e004d52f0_0 .net "memRead_idex", 0 0, v0000012e0049de80_0;  1 drivers
v0000012e004d6470_0 .net "memToReg", 0 0, v0000012e0049a960_0;  1 drivers
v0000012e004d5890_0 .net "memToReg_exmem", 0 0, v0000012e00499d80_0;  1 drivers
v0000012e004d6c90_0 .net "memToReg_idex", 0 0, v0000012e0049d700_0;  1 drivers
v0000012e004d5b10_0 .net "memToReg_memwb", 0 0, v0000012e004d2810_0;  1 drivers
v0000012e004d60b0_0 .net "memWrite", 0 0, v0000012e0049a280_0;  1 drivers
v0000012e004d65b0_0 .net "memWrite_fromCache", 0 0, v0000012e00499380_0;  1 drivers
v0000012e004d6dd0_0 .net "memWrite_idex", 0 0, v0000012e0049cc60_0;  1 drivers
v0000012e004d6830_0 .net "mem_data_memwb", 7 0, v0000012e004d1e10_0;  1 drivers
v0000012e004d5110_0 .net "operand_1", 4 0, v0000012e0049ad20_0;  1 drivers
v0000012e004d5d90_0 .net "operand_1_idex", 4 0, v0000012e0049dac0_0;  1 drivers
v0000012e004d5390_0 .net "operand_2", 15 0, v0000012e00499600_0;  1 drivers
v0000012e004d56b0_0 .net "operand_2_idex", 15 0, v0000012e0049df20_0;  1 drivers
v0000012e004d68d0_0 .var "pc", 5 0;
v0000012e004d5430_0 .net "r1_reg", 7 0, L_0000012e004427c0;  1 drivers
v0000012e004d6330_0 .net "r2_exmem", 7 0, v0000012e004999c0_0;  1 drivers
v0000012e004d51b0_0 .net "r2_reg", 7 0, L_0000012e00442d00;  1 drivers
v0000012e004d66f0_0 .net "readCache", 0 0, v0000012e004994c0_0;  1 drivers
v0000012e004d5930_0 .net "regWrite", 0 0, v0000012e0049adc0_0;  1 drivers
v0000012e004d6d30_0 .net "regWrite_exmem", 0 0, v0000012e00499e20_0;  1 drivers
v0000012e004d5f70_0 .net "regWrite_idex", 0 0, v0000012e0049c620_0;  1 drivers
v0000012e004d5bb0_0 .net "regWrite_memwb", 0 0, v0000012e004d1370_0;  1 drivers
v0000012e004d5c50_0 .net "shift", 4 0, v0000012e0049aa00_0;  1 drivers
v0000012e004d6e70_0 .net "shift_idex", 4 0, v0000012e0049d520_0;  1 drivers
v0000012e004d54d0_0 .net "stallForMemoryAccess", 0 0, L_0000012e00442520;  1 drivers
v0000012e004d6ab0_0 .net "writeCache", 0 0, v0000012e00499880_0;  1 drivers
S_0000012e0042f180 .scope module, "cacheBlock" "cacheMemory" 3 703, 3 124 0, S_0000012e00473630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 8 "data_toCache";
    .port_info 3 /INPUT 32 "data_fromMemory";
    .port_info 4 /INPUT 1 "memDataCorrect";
    .port_info 5 /INPUT 1 "writeCache";
    .port_info 6 /INPUT 1 "readCache";
    .port_info 7 /OUTPUT 8 "addr_fromCache";
    .port_info 8 /OUTPUT 1 "hitOrMiss";
    .port_info 9 /OUTPUT 1 "memRead";
    .port_info 10 /OUTPUT 1 "memWrite";
    .port_info 11 /OUTPUT 32 "data_toMemory";
    .port_info 12 /OUTPUT 8 "data_toProcessor";
v0000012e00463230_0 .var "addr_fromCache", 7 0;
v0000012e004635f0_0 .net "address", 7 0, v0000012e0049a500_0;  alias, 1 drivers
v0000012e00462bf0 .array "cache", 3 0, 37 0;
v0000012e00462c90_0 .net "clk", 0 0, v0000012e004d5750_0;  alias, 1 drivers
v0000012e004632d0_0 .net "data_fromMemory", 31 0, v0000012e0049db60_0;  alias, 1 drivers
v0000012e00463370_0 .net "data_toCache", 7 0, v0000012e00499100_0;  alias, 1 drivers
v0000012e00463550_0 .var "data_toMemory", 31 0;
v0000012e00463730_0 .var "data_toProcessor", 7 0;
v0000012e00462dd0_0 .var "hitOrMiss", 0 0;
v0000012e00499560_0 .var/i "i", 31 0;
v0000012e00499060_0 .var "index", 1 0;
v0000012e004991a0_0 .net "memDataCorrect", 0 0, v0000012e0049c440_0;  alias, 1 drivers
v0000012e0049a0a0_0 .var "memRead", 0 0;
v0000012e00499380_0 .var "memWrite", 0 0;
v0000012e00499ce0_0 .var "offset", 1 0;
v0000012e00499f60_0 .net "readCache", 0 0, v0000012e004994c0_0;  alias, 1 drivers
v0000012e004997e0_0 .var "tag", 3 0;
v0000012e0049ae60_0 .var "whatsInCache", 4 0;
v0000012e0049a140_0 .net "writeCache", 0 0, v0000012e00499880_0;  alias, 1 drivers
E_0000012e004695c0 .event posedge, v0000012e00462c90_0;
v0000012e00462bf0_0 .array/port v0000012e00462bf0, 0;
v0000012e00462bf0_1 .array/port v0000012e00462bf0, 1;
E_0000012e0046a4c0/0 .event anyedge, v0000012e004635f0_0, v0000012e00499060_0, v0000012e00462bf0_0, v0000012e00462bf0_1;
v0000012e00462bf0_2 .array/port v0000012e00462bf0, 2;
v0000012e00462bf0_3 .array/port v0000012e00462bf0, 3;
E_0000012e0046a4c0/1 .event anyedge, v0000012e00462bf0_2, v0000012e00462bf0_3, v0000012e0049ae60_0, v0000012e004997e0_0;
E_0000012e0046a4c0/2 .event anyedge, v0000012e00499f60_0, v0000012e0049a140_0;
E_0000012e0046a4c0 .event/or E_0000012e0046a4c0/0, E_0000012e0046a4c0/1, E_0000012e0046a4c0/2;
S_0000012e0042f310 .scope module, "dec" "decode" 3 606, 3 232 0, S_0000012e00473630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 4 "aluTask";
    .port_info 3 /OUTPUT 5 "operand_1";
    .port_info 4 /OUTPUT 5 "destAddrReg";
    .port_info 5 /OUTPUT 5 "shift";
    .port_info 6 /OUTPUT 16 "operand_2";
    .port_info 7 /OUTPUT 1 "regWrite";
    .port_info 8 /OUTPUT 1 "memRead";
    .port_info 9 /OUTPUT 1 "memWrite";
    .port_info 10 /OUTPUT 1 "aluSrc";
    .port_info 11 /OUTPUT 1 "memToReg";
v0000012e0049a1e0_0 .var "aluSrc", 0 0;
v0000012e0049a320_0 .var "aluTask", 3 0;
v0000012e004992e0_0 .net "clk", 0 0, v0000012e004d5750_0;  alias, 1 drivers
v0000012e0049a000_0 .var "destAddrReg", 4 0;
v0000012e0049a8c0_0 .var "funct", 5 0;
v0000012e00499420_0 .net "instruction", 31 0, v0000012e0049c8a0_0;  alias, 1 drivers
v0000012e0049a820_0 .var "memRead", 0 0;
v0000012e0049a960_0 .var "memToReg", 0 0;
v0000012e0049a280_0 .var "memWrite", 0 0;
v0000012e0049a3c0_0 .var "opcode", 5 0;
v0000012e0049ad20_0 .var "operand_1", 4 0;
v0000012e00499600_0 .var "operand_2", 15 0;
v0000012e0049adc0_0 .var "regWrite", 0 0;
v0000012e0049aa00_0 .var "shift", 4 0;
E_0000012e0046a200 .event anyedge, v0000012e00499420_0, v0000012e0049a8c0_0;
S_0000012e00441e20 .scope module, "emReg" "exmem_register" 3 681, 3 471 0, S_0000012e00473630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stallForMemoryAccess";
    .port_info 2 /INPUT 8 "alu_result";
    .port_info 3 /INPUT 8 "r2";
    .port_info 4 /INPUT 8 "destAddVal";
    .port_info 5 /INPUT 5 "dest_addr";
    .port_info 6 /INPUT 1 "regWrite";
    .port_info 7 /INPUT 1 "memRead";
    .port_info 8 /INPUT 1 "memWrite";
    .port_info 9 /INPUT 1 "memToReg";
    .port_info 10 /OUTPUT 8 "alu_result_exmem";
    .port_info 11 /OUTPUT 8 "r2_exmem";
    .port_info 12 /OUTPUT 8 "destAddVal_exmem";
    .port_info 13 /OUTPUT 5 "dest_addr_exmem";
    .port_info 14 /OUTPUT 1 "regWrite_exmem";
    .port_info 15 /OUTPUT 1 "memRead_exmem";
    .port_info 16 /OUTPUT 1 "memWrite_exmem";
    .port_info 17 /OUTPUT 1 "memToReg_exmem";
v0000012e0049af00_0 .net "alu_result", 7 0, v0000012e0049a780_0;  alias, 1 drivers
v0000012e0049a500_0 .var "alu_result_exmem", 7 0;
v0000012e00499b00_0 .net "clk", 0 0, v0000012e004d5750_0;  alias, 1 drivers
v0000012e0049a5a0_0 .net "destAddVal", 7 0, L_0000012e004422f0;  alias, 1 drivers
v0000012e00499100_0 .var "destAddVal_exmem", 7 0;
v0000012e0049aaa0_0 .net "dest_addr", 4 0, v0000012e0049d660_0;  alias, 1 drivers
v0000012e00499ba0_0 .var "dest_addr_exmem", 4 0;
v0000012e00499240_0 .net "memRead", 0 0, v0000012e0049de80_0;  alias, 1 drivers
v0000012e004994c0_0 .var "memRead_exmem", 0 0;
v0000012e004996a0_0 .net "memToReg", 0 0, v0000012e0049d700_0;  alias, 1 drivers
v0000012e00499d80_0 .var "memToReg_exmem", 0 0;
v0000012e00499740_0 .net "memWrite", 0 0, v0000012e0049cc60_0;  alias, 1 drivers
v0000012e00499880_0 .var "memWrite_exmem", 0 0;
v0000012e00499920_0 .net "r2", 7 0, L_0000012e00442d00;  alias, 1 drivers
v0000012e004999c0_0 .var "r2_exmem", 7 0;
v0000012e00499a60_0 .net "regWrite", 0 0, v0000012e0049c620_0;  alias, 1 drivers
v0000012e00499e20_0 .var "regWrite_exmem", 0 0;
v0000012e0049ab40_0 .net "stallForMemoryAccess", 0 0, L_0000012e00442520;  alias, 1 drivers
S_0000012e00441fb0 .scope module, "exec" "ALU" 3 672, 3 361 0, S_0000012e00473630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "aluTask";
    .port_info 2 /INPUT 8 "operand1";
    .port_info 3 /INPUT 16 "operand2";
    .port_info 4 /INPUT 5 "shamt";
    .port_info 5 /OUTPUT 8 "result";
v0000012e00499c40_0 .net "aluTask", 3 0, v0000012e0049c120_0;  alias, 1 drivers
v0000012e00499ec0_0 .net "clk", 0 0, v0000012e004d5750_0;  alias, 1 drivers
v0000012e0049a460_0 .net "operand1", 7 0, L_0000012e004427c0;  alias, 1 drivers
v0000012e0049a6e0_0 .net "operand2", 15 0, v0000012e0049cbc0_0;  alias, 1 drivers
v0000012e0049a780_0 .var "result", 7 0;
v0000012e0049abe0_0 .net "shamt", 4 0, v0000012e0049d520_0;  alias, 1 drivers
E_0000012e00469f40 .event anyedge, v0000012e00499c40_0, v0000012e0049a460_0, v0000012e0049a6e0_0, v0000012e0049abe0_0;
S_0000012e0041a240 .scope module, "ieReg" "idex_register" 3 621, 3 439 0, S_0000012e00473630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stallForMemoryAccess";
    .port_info 2 /INPUT 4 "aluTask";
    .port_info 3 /INPUT 5 "operand_1";
    .port_info 4 /INPUT 5 "destAddrReg";
    .port_info 5 /INPUT 5 "shift";
    .port_info 6 /INPUT 16 "operand_2";
    .port_info 7 /INPUT 1 "regWrite";
    .port_info 8 /INPUT 1 "memRead";
    .port_info 9 /INPUT 1 "memWrite";
    .port_info 10 /INPUT 1 "aluSrc";
    .port_info 11 /INPUT 1 "memToReg";
    .port_info 12 /OUTPUT 4 "aluTask_idex";
    .port_info 13 /OUTPUT 5 "operand_1_idex";
    .port_info 14 /OUTPUT 5 "destAddrReg_idex";
    .port_info 15 /OUTPUT 5 "shift_idex";
    .port_info 16 /OUTPUT 16 "operand_2_idex";
    .port_info 17 /OUTPUT 1 "regWrite_idex";
    .port_info 18 /OUTPUT 1 "memRead_idex";
    .port_info 19 /OUTPUT 1 "memWrite_idex";
    .port_info 20 /OUTPUT 1 "aluSrc_idex";
    .port_info 21 /OUTPUT 1 "memToReg_idex";
v0000012e0049ac80_0 .net "aluSrc", 0 0, v0000012e0049a1e0_0;  alias, 1 drivers
v0000012e0049c940_0 .var "aluSrc_idex", 0 0;
v0000012e0049d980_0 .net "aluTask", 3 0, v0000012e0049a320_0;  alias, 1 drivers
v0000012e0049c120_0 .var "aluTask_idex", 3 0;
v0000012e0049d0c0_0 .net "clk", 0 0, v0000012e004d5750_0;  alias, 1 drivers
v0000012e0049d160_0 .net "destAddrReg", 4 0, v0000012e0049a000_0;  alias, 1 drivers
v0000012e0049d660_0 .var "destAddrReg_idex", 4 0;
v0000012e0049c6c0_0 .net "memRead", 0 0, v0000012e0049a820_0;  alias, 1 drivers
v0000012e0049de80_0 .var "memRead_idex", 0 0;
v0000012e0049dd40_0 .net "memToReg", 0 0, v0000012e0049a960_0;  alias, 1 drivers
v0000012e0049d700_0 .var "memToReg_idex", 0 0;
v0000012e0049cda0_0 .net "memWrite", 0 0, v0000012e0049a280_0;  alias, 1 drivers
v0000012e0049cc60_0 .var "memWrite_idex", 0 0;
v0000012e0049c800_0 .net "operand_1", 4 0, v0000012e0049ad20_0;  alias, 1 drivers
v0000012e0049dac0_0 .var "operand_1_idex", 4 0;
v0000012e0049c580_0 .net "operand_2", 15 0, v0000012e00499600_0;  alias, 1 drivers
v0000012e0049df20_0 .var "operand_2_idex", 15 0;
v0000012e0049cd00_0 .net "regWrite", 0 0, v0000012e0049adc0_0;  alias, 1 drivers
v0000012e0049c620_0 .var "regWrite_idex", 0 0;
v0000012e0049d340_0 .net "shift", 4 0, v0000012e0049aa00_0;  alias, 1 drivers
v0000012e0049d520_0 .var "shift_idex", 4 0;
v0000012e0049d7a0_0 .net "stallForMemoryAccess", 0 0, L_0000012e00442520;  alias, 1 drivers
S_0000012e0041f760 .scope module, "iiReg" "ifid_register" 3 599, 3 423 0, S_0000012e00473630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stallForMemoryAccess";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 32 "instr_ifid";
v0000012e0049d3e0_0 .net "clk", 0 0, v0000012e004d5750_0;  alias, 1 drivers
v0000012e0049c8a0_0 .var "instr_ifid", 31 0;
v0000012e0049d020_0 .net "instruction", 31 0, v0000012e0049d200_0;  alias, 1 drivers
v0000012e0049ce40_0 .net "stallForMemoryAccess", 0 0, L_0000012e00442520;  alias, 1 drivers
S_0000012e0041f8f0 .scope module, "im" "instructionMemory" 3 593, 3 3 0, S_0000012e00473630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "address";
    .port_info 2 /INPUT 1 "stallForMemoryAccess";
    .port_info 3 /OUTPUT 32 "instruction";
v0000012e0049da20_0 .net "address", 5 0, v0000012e004d68d0_0;  1 drivers
v0000012e0049c760_0 .net "clk", 0 0, v0000012e004d5750_0;  alias, 1 drivers
v0000012e0049d200_0 .var "instruction", 31 0;
v0000012e0049d8e0 .array "memory", 13 0, 31 0;
o0000012e004a1948 .functor BUFZ 1, C4<z>; HiZ drive
v0000012e0049d2a0_0 .net "stallForMemoryAccess", 0 0, o0000012e004a1948;  0 drivers
S_0000012e00425e00 .scope module, "memBlock" "storage" 3 719, 3 54 0, S_0000012e00473630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 8 "addr_fromCache";
    .port_info 3 /INPUT 32 "data_toMemory";
    .port_info 4 /INPUT 1 "memRead";
    .port_info 5 /INPUT 1 "memWrite";
    .port_info 6 /OUTPUT 32 "data_fromMemory";
    .port_info 7 /INPUT 1 "hitOrMiss";
    .port_info 8 /OUTPUT 1 "memDataCorrect";
v0000012e0049d480 .array "DataMemory", 255 0, 7 0;
v0000012e0049d840_0 .net "addr", 7 0, v0000012e0049a500_0;  alias, 1 drivers
v0000012e0049c080_0 .net "addr_fromCache", 7 0, v0000012e00463230_0;  alias, 1 drivers
v0000012e0049d5c0_0 .net "clk", 0 0, v0000012e004d5750_0;  alias, 1 drivers
v0000012e0049c260_0 .var "clkDiv", 0 0;
v0000012e0049db60_0 .var "data_fromMemory", 31 0;
v0000012e0049dca0_0 .net "data_toMemory", 31 0, v0000012e00463550_0;  alias, 1 drivers
v0000012e0049dde0_0 .net "hitOrMiss", 0 0, v0000012e00462dd0_0;  alias, 1 drivers
v0000012e0049c4e0_0 .var/i "i", 31 0;
v0000012e0049c440_0 .var "memDataCorrect", 0 0;
v0000012e0049c1c0_0 .net "memRead", 0 0, v0000012e0049a0a0_0;  alias, 1 drivers
v0000012e0049c300_0 .net "memWrite", 0 0, v0000012e00499380_0;  alias, 1 drivers
v0000012e0049c3a0_0 .var "readDone", 0 0;
v0000012e0049c9e0_0 .var "temp_data", 31 0;
v0000012e0049ca80_0 .var "writeCounter", 1 0;
v0000012e0049cb20_0 .var "writeInProgress", 0 0;
S_0000012e00425f90 .scope module, "muxe" "aluSrcMuxer" 3 663, 3 338 0, S_0000012e00473630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "aluSrc";
    .port_info 1 /INPUT 8 "r2_register";
    .port_info 2 /INPUT 16 "intermediate";
    .port_info 3 /OUTPUT 16 "aluInput2";
v0000012e0049cbc0_0 .var "aluInput2", 15 0;
v0000012e0049cee0_0 .net "aluSrc", 0 0, v0000012e0049c940_0;  alias, 1 drivers
v0000012e0049cf80_0 .net "intermediate", 15 0, v0000012e0049df20_0;  alias, 1 drivers
v0000012e004d2b30_0 .net "r2_register", 7 0, L_0000012e00442d00;  alias, 1 drivers
E_0000012e0046a840 .event anyedge, v0000012e0049c940_0, v0000012e00499920_0, v0000012e0049df20_0;
S_0000012e00408250 .scope module, "mwReg" "memwb_register" 3 731, 3 499 0, S_0000012e00473630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stallForMemoryAccess";
    .port_info 2 /INPUT 8 "mem_data";
    .port_info 3 /INPUT 8 "alu_result";
    .port_info 4 /INPUT 5 "dest_addr";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /INPUT 1 "memToReg";
    .port_info 7 /OUTPUT 8 "mem_data_memwb";
    .port_info 8 /OUTPUT 8 "alu_result_memwb";
    .port_info 9 /OUTPUT 5 "dest_addr_memwb";
    .port_info 10 /OUTPUT 1 "regWrite_memwb";
    .port_info 11 /OUTPUT 1 "memToReg_memwb";
v0000012e004d2ef0_0 .net "alu_result", 7 0, v0000012e0049a500_0;  alias, 1 drivers
v0000012e004d12d0_0 .var "alu_result_memwb", 7 0;
v0000012e004d1870_0 .net "clk", 0 0, v0000012e004d5750_0;  alias, 1 drivers
v0000012e004d1af0_0 .net "dest_addr", 4 0, v0000012e00499ba0_0;  alias, 1 drivers
v0000012e004d2090_0 .var "dest_addr_memwb", 4 0;
v0000012e004d2db0_0 .net "memToReg", 0 0, v0000012e00499d80_0;  alias, 1 drivers
v0000012e004d2810_0 .var "memToReg_memwb", 0 0;
v0000012e004d1410_0 .net "mem_data", 7 0, v0000012e00463730_0;  alias, 1 drivers
v0000012e004d1e10_0 .var "mem_data_memwb", 7 0;
v0000012e004d1190_0 .net "regWrite", 0 0, v0000012e00499e20_0;  alias, 1 drivers
v0000012e004d1370_0 .var "regWrite_memwb", 0 0;
v0000012e004d1c30_0 .net "stallForMemoryAccess", 0 0, L_0000012e00442520;  alias, 1 drivers
S_0000012e004083e0 .scope module, "regis" "registerFile" 3 647, 3 22 0, S_0000012e00473630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEnable";
    .port_info 2 /INPUT 1 "stallForMemoryAccess";
    .port_info 3 /INPUT 5 "destAdd_wb";
    .port_info 4 /INPUT 5 "destAdd_dataFetch";
    .port_info 5 /INPUT 5 "r1_add";
    .port_info 6 /INPUT 16 "r2_add";
    .port_info 7 /INPUT 8 "writeData";
    .port_info 8 /OUTPUT 8 "r1";
    .port_info 9 /OUTPUT 8 "r2";
    .port_info 10 /OUTPUT 8 "destAddVal";
L_0000012e004427c0 .functor BUFZ 8, L_0000012e004d6a10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000012e00442d00 .functor BUFZ 8, L_0000012e004d6f10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000012e004422f0 .functor BUFZ 8, L_0000012e004d5e30, C4<00000000>, C4<00000000>, C4<00000000>;
v0000012e004d2950_0 .net *"_ivl_0", 7 0, L_0000012e004d6a10;  1 drivers
v0000012e004d1730_0 .net *"_ivl_11", 4 0, L_0000012e004d59d0;  1 drivers
v0000012e004d2270_0 .net *"_ivl_12", 6 0, L_0000012e004d5cf0;  1 drivers
L_0000012e004d7120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012e004d2d10_0 .net *"_ivl_15", 1 0, L_0000012e004d7120;  1 drivers
v0000012e004d1b90_0 .net *"_ivl_18", 7 0, L_0000012e004d5e30;  1 drivers
v0000012e004d2130_0 .net *"_ivl_2", 6 0, L_0000012e004d6790;  1 drivers
v0000012e004d2e50_0 .net *"_ivl_20", 6 0, L_0000012e004d5ed0;  1 drivers
L_0000012e004d7168 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012e004d1910_0 .net *"_ivl_23", 1 0, L_0000012e004d7168;  1 drivers
L_0000012e004d70d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012e004d2450_0 .net *"_ivl_5", 1 0, L_0000012e004d70d8;  1 drivers
v0000012e004d21d0_0 .net *"_ivl_8", 7 0, L_0000012e004d6f10;  1 drivers
v0000012e004d28b0_0 .net "clk", 0 0, v0000012e004d5750_0;  alias, 1 drivers
v0000012e004d10f0_0 .net "destAddVal", 7 0, L_0000012e004422f0;  alias, 1 drivers
v0000012e004d14b0_0 .net "destAdd_dataFetch", 4 0, v0000012e0049d660_0;  alias, 1 drivers
v0000012e004d1a50_0 .net "destAdd_wb", 4 0, v0000012e004d2090_0;  alias, 1 drivers
v0000012e004d1ff0_0 .net "r1", 7 0, L_0000012e004427c0;  alias, 1 drivers
v0000012e004d2bd0_0 .net "r1_add", 4 0, v0000012e0049dac0_0;  alias, 1 drivers
v0000012e004d2f90_0 .net "r2", 7 0, L_0000012e00442d00;  alias, 1 drivers
v0000012e004d29f0_0 .net "r2_add", 15 0, v0000012e0049df20_0;  alias, 1 drivers
v0000012e004d17d0 .array "registers", 31 0, 7 0;
v0000012e004d1eb0_0 .net "stallForMemoryAccess", 0 0, L_0000012e00442520;  alias, 1 drivers
v0000012e004d2a90_0 .net "writeData", 7 0, v0000012e004d1550_0;  alias, 1 drivers
v0000012e004d2c70_0 .net "writeEnable", 0 0, v0000012e004d1370_0;  alias, 1 drivers
L_0000012e004d6a10 .array/port v0000012e004d17d0, L_0000012e004d6790;
L_0000012e004d6790 .concat [ 5 2 0 0], v0000012e0049dac0_0, L_0000012e004d70d8;
L_0000012e004d6f10 .array/port v0000012e004d17d0, L_0000012e004d5cf0;
L_0000012e004d59d0 .part v0000012e0049df20_0, 0, 5;
L_0000012e004d5cf0 .concat [ 5 2 0 0], L_0000012e004d59d0, L_0000012e004d7120;
L_0000012e004d5e30 .array/port v0000012e004d17d0, L_0000012e004d5ed0;
L_0000012e004d5ed0 .concat [ 5 2 0 0], v0000012e0049d660_0, L_0000012e004d7168;
S_0000012e003f3ce0 .scope module, "wbDataSelector" "wbDataMux" 3 747, 3 523 0, S_0000012e00473630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memToReg_memwb";
    .port_info 1 /INPUT 8 "mem_data_memwb";
    .port_info 2 /INPUT 8 "alu_result_memwb";
    .port_info 3 /OUTPUT 8 "dataToWrite";
v0000012e004d1230_0 .net "alu_result_memwb", 7 0, v0000012e004d12d0_0;  alias, 1 drivers
v0000012e004d1550_0 .var "dataToWrite", 7 0;
v0000012e004d1cd0_0 .net "memToReg_memwb", 0 0, v0000012e004d2810_0;  alias, 1 drivers
v0000012e004d1d70_0 .net "mem_data_memwb", 7 0, v0000012e00463730_0;  alias, 1 drivers
E_0000012e0046a480 .event anyedge, v0000012e004d2810_0, v0000012e004d12d0_0, v0000012e00463730_0;
    .scope S_0000012e0041f8f0;
T_0 ;
    %vpi_call 3 13 "$readmemh", "program_cacheTest.mem", v0000012e0049d8e0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000012e0041f8f0;
T_1 ;
    %wait E_0000012e004695c0;
    %ix/getv 4, v0000012e0049da20_0;
    %load/vec4a v0000012e0049d8e0, 4;
    %assign/vec4 v0000012e0049d200_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000012e0041f760;
T_2 ;
    %wait E_0000012e004695c0;
    %load/vec4 v0000012e0049ce40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000012e0049d020_0;
    %assign/vec4 v0000012e0049c8a0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000012e0042f310;
T_3 ;
    %wait E_0000012e0046a200;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 6;
    %assign/vec4 v0000012e0049a3c0_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a1e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012e0049a320_0, 0;
    %jmp T_3.12;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a1e0_0, 0;
    %load/vec4 v0000012e00499420_0;
    %pushi/vec4 63, 0, 32;
    %and;
    %pad/u 6;
    %assign/vec4 v0000012e0049a8c0_0, 0;
    %load/vec4 v0000012e0049a8c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000012e0049a320_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049ad20_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v0000012e00499600_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049a000_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049aa00_0, 0;
    %jmp T_3.12;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a1e0_0, 0;
    %load/vec4 v0000012e00499420_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v0000012e0049a320_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049a000_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049ad20_0, 0;
    %load/vec4 v0000012e00499420_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v0000012e00499600_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a1e0_0, 0;
    %load/vec4 v0000012e00499420_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v0000012e0049a320_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049a000_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049ad20_0, 0;
    %load/vec4 v0000012e00499420_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v0000012e00499600_0, 0;
    %jmp T_3.12;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a1e0_0, 0;
    %load/vec4 v0000012e00499420_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v0000012e0049a320_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049a000_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049ad20_0, 0;
    %load/vec4 v0000012e00499420_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v0000012e00499600_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a1e0_0, 0;
    %load/vec4 v0000012e00499420_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v0000012e0049a320_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049a000_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049ad20_0, 0;
    %load/vec4 v0000012e00499420_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v0000012e00499600_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a1e0_0, 0;
    %load/vec4 v0000012e00499420_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v0000012e0049a320_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049a000_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049ad20_0, 0;
    %load/vec4 v0000012e00499420_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v0000012e00499600_0, 0;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a1e0_0, 0;
    %load/vec4 v0000012e00499420_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v0000012e0049a320_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049a000_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049ad20_0, 0;
    %load/vec4 v0000012e00499420_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v0000012e00499600_0, 0;
    %jmp T_3.12;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a1e0_0, 0;
    %load/vec4 v0000012e00499420_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v0000012e0049a320_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049a000_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049ad20_0, 0;
    %load/vec4 v0000012e00499420_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v0000012e00499600_0, 0;
    %jmp T_3.12;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a1e0_0, 0;
    %load/vec4 v0000012e00499420_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v0000012e0049a320_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049a000_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049ad20_0, 0;
    %load/vec4 v0000012e00499420_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v0000012e00499600_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049adc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a1e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012e0049a320_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049a000_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049ad20_0, 0;
    %load/vec4 v0000012e00499420_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v0000012e00499600_0, 0;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a1e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012e0049a320_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049a000_0, 0;
    %load/vec4 v0000012e00499420_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v0000012e0049ad20_0, 0;
    %load/vec4 v0000012e00499420_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v0000012e00499600_0, 0;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000012e0041a240;
T_4 ;
    %wait E_0000012e004695c0;
    %load/vec4 v0000012e0049d7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000012e0049d980_0;
    %assign/vec4 v0000012e0049c120_0, 0;
    %load/vec4 v0000012e0049c800_0;
    %assign/vec4 v0000012e0049dac0_0, 0;
    %load/vec4 v0000012e0049d160_0;
    %assign/vec4 v0000012e0049d660_0, 0;
    %load/vec4 v0000012e0049d340_0;
    %assign/vec4 v0000012e0049d520_0, 0;
    %load/vec4 v0000012e0049c580_0;
    %assign/vec4 v0000012e0049df20_0, 0;
    %load/vec4 v0000012e0049cd00_0;
    %assign/vec4 v0000012e0049c620_0, 0;
    %load/vec4 v0000012e0049c6c0_0;
    %assign/vec4 v0000012e0049de80_0, 0;
    %load/vec4 v0000012e0049cda0_0;
    %assign/vec4 v0000012e0049cc60_0, 0;
    %load/vec4 v0000012e0049ac80_0;
    %assign/vec4 v0000012e0049c940_0, 0;
    %load/vec4 v0000012e0049dd40_0;
    %assign/vec4 v0000012e0049d700_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000012e004083e0;
T_5 ;
    %vpi_call 3 35 "$readmemh", "register.mem", v0000012e004d17d0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000012e004083e0;
T_6 ;
    %wait E_0000012e004695c0;
    %load/vec4 v0000012e004d1eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000012e004d2c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0000012e004d1a50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000012e004d2a90_0;
    %load/vec4 v0000012e004d1a50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012e004d17d0, 0, 4;
T_6.2 ;
T_6.0 ;
    %vpi_call 3 49 "$writememh", "reg_dump.mem", v0000012e004d17d0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0000012e00425f90;
T_7 ;
    %wait E_0000012e0046a840;
    %load/vec4 v0000012e0049cee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000012e004d2b30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000012e0049cbc0_0, 0;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000012e0049cf80_0;
    %assign/vec4 v0000012e0049cbc0_0, 0;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000012e00441fb0;
T_8 ;
    %wait E_0000012e00469f40;
    %load/vec4 v0000012e00499c40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000012e0049a780_0, 0;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0000012e0049a460_0;
    %load/vec4 v0000012e0049a6e0_0;
    %parti/s 8, 0, 2;
    %add;
    %assign/vec4 v0000012e0049a780_0, 0;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0000012e0049a460_0;
    %load/vec4 v0000012e0049a6e0_0;
    %parti/s 8, 0, 2;
    %sub;
    %assign/vec4 v0000012e0049a780_0, 0;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0000012e0049a460_0;
    %load/vec4 v0000012e0049a6e0_0;
    %parti/s 8, 0, 2;
    %and;
    %assign/vec4 v0000012e0049a780_0, 0;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0000012e0049a460_0;
    %load/vec4 v0000012e0049a6e0_0;
    %parti/s 8, 0, 2;
    %or;
    %assign/vec4 v0000012e0049a780_0, 0;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0000012e0049a460_0;
    %load/vec4 v0000012e0049a6e0_0;
    %parti/s 8, 0, 2;
    %xor;
    %assign/vec4 v0000012e0049a780_0, 0;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0000012e0049a460_0;
    %ix/getv 4, v0000012e0049abe0_0;
    %shiftl 4;
    %assign/vec4 v0000012e0049a780_0, 0;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0000012e0049a460_0;
    %ix/getv 4, v0000012e0049abe0_0;
    %shiftr 4;
    %assign/vec4 v0000012e0049a780_0, 0;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0000012e0049a460_0;
    %pad/u 16;
    %load/vec4 v0000012e0049a6e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %assign/vec4 v0000012e0049a780_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000012e00441e20;
T_9 ;
    %wait E_0000012e004695c0;
    %load/vec4 v0000012e0049ab40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000012e0049af00_0;
    %assign/vec4 v0000012e0049a500_0, 0;
    %load/vec4 v0000012e00499920_0;
    %assign/vec4 v0000012e004999c0_0, 0;
    %load/vec4 v0000012e0049a5a0_0;
    %assign/vec4 v0000012e00499100_0, 0;
    %load/vec4 v0000012e0049aaa0_0;
    %assign/vec4 v0000012e00499ba0_0, 0;
    %load/vec4 v0000012e00499a60_0;
    %assign/vec4 v0000012e00499e20_0, 0;
    %load/vec4 v0000012e00499240_0;
    %assign/vec4 v0000012e004994c0_0, 0;
    %load/vec4 v0000012e00499740_0;
    %assign/vec4 v0000012e00499880_0, 0;
    %load/vec4 v0000012e004996a0_0;
    %assign/vec4 v0000012e00499d80_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000012e0042f180;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012e0049a0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012e00499380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012e00462dd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012e00463550_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000012e00463730_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012e00499560_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000012e00499560_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 38;
    %ix/getv/s 4, v0000012e00499560_0;
    %store/vec4a v0000012e00462bf0, 4, 0;
    %load/vec4 v0000012e00499560_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012e00499560_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012e00499560_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0000012e0042f180;
T_11 ;
    %wait E_0000012e0046a4c0;
    %load/vec4 v0000012e004635f0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 2;
    %store/vec4 v0000012e00499060_0, 0, 2;
    %load/vec4 v0000012e004635f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 15, 0, 8;
    %and;
    %pad/u 4;
    %store/vec4 v0000012e004997e0_0, 0, 4;
    %load/vec4 v0000012e004635f0_0;
    %pushi/vec4 3, 0, 8;
    %and;
    %pad/u 2;
    %store/vec4 v0000012e00499ce0_0, 0, 2;
    %load/vec4 v0000012e00499060_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000012e00462bf0, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 5;
    %store/vec4 v0000012e0049ae60_0, 0, 5;
    %load/vec4 v0000012e0049ae60_0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000012e004997e0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012e00462dd0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000012e00499f60_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.4, 8;
    %load/vec4 v0000012e0049a140_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.4;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012e00462dd0_0, 0, 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000012e0042f180;
T_12 ;
    %wait E_0000012e004695c0;
    %load/vec4 v0000012e00499060_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000012e00462bf0, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000012e004997e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 38;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000012e0049a140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e00499380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a0a0_0, 0;
    %load/vec4 v0000012e00499060_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000012e00462bf0, 4;
    %pushi/vec4 255, 0, 38;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0000012e00499ce0_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %inv;
    %and;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0000012e00463370_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0000012e00499ce0_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %pushi/vec4 2147483648, 0, 37;
    %concati/vec4 0, 0, 1;
    %or;
    %load/vec4 v0000012e00499060_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012e00462bf0, 0, 4;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000012e00499f60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e00499380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049a0a0_0, 0;
    %load/vec4 v0000012e00499060_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000012e00462bf0, 4;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0000012e00499ce0_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 255, 0, 38;
    %and;
    %pad/u 8;
    %assign/vec4 v0000012e00463730_0, 0;
T_12.4 ;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000012e00499060_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000012e00462bf0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 1, 0, 38;
    %and;
    %cmpi/ne 0, 0, 38;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0000012e00499f60_0;
    %flag_set/vec4 8;
    %jmp/1 T_12.10, 8;
    %load/vec4 v0000012e0049a140_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.10;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0000012e00499060_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000012e00462bf0, 4;
    %pushi/vec4 4294967295, 0, 38;
    %and;
    %pad/u 32;
    %assign/vec4 v0000012e00463550_0, 0;
    %load/vec4 v0000012e00499060_0;
    %load/vec4 v0000012e00499060_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000012e00462bf0, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 15, 0, 38;
    %and;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 8;
    %assign/vec4 v0000012e00463230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e00499380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a0a0_0, 0;
    %load/vec4 v0000012e004991a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.11, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000012e004997e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0000012e004632d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012e00499060_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012e00462bf0, 0, 4;
T_12.11 ;
T_12.8 ;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0000012e00499f60_0;
    %flag_set/vec4 8;
    %jmp/1 T_12.15, 8;
    %load/vec4 v0000012e0049a140_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.15;
    %jmp/0xz  T_12.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e00499380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049a0a0_0, 0;
    %load/vec4 v0000012e004991a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.16, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000012e004997e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0000012e004632d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000012e00499060_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0000012e00462bf0, 4, 0;
T_12.16 ;
T_12.13 ;
T_12.7 ;
T_12.1 ;
    %vpi_call 3 228 "$writememh", "cache_dump.mem", v0000012e00462bf0 {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_0000012e00425e00;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012e0049c260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012e0049cb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012e0049c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012e0049ca80_0, 0, 2;
    %end;
    .thread T_13;
    .scope S_0000012e00425e00;
T_14 ;
    %vpi_call 3 74 "$readmemh", "memoryData.mem", v0000012e0049d480 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000012e00425e00;
T_15 ;
    %wait E_0000012e004695c0;
    %load/vec4 v0000012e0049dde0_0;
    %store/vec4 v0000012e0049c440_0, 0, 1;
    %load/vec4 v0000012e0049c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012e0049c440_0, 0, 1;
    %load/vec4 v0000012e0049c260_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0000012e0049c260_0, 0;
    %load/vec4 v0000012e0049c260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012e0049c9e0_0, 0, 32;
    %load/vec4 v0000012e0049c300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049c440_0, 0;
T_15.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012e0049c4e0_0, 0, 32;
T_15.6 ;
    %load/vec4 v0000012e0049c4e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.7, 5;
    %load/vec4 v0000012e0049c9e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0000012e0049d840_0;
    %pad/u 32;
    %pushi/vec4 252, 0, 32;
    %and;
    %load/vec4 v0000012e0049c4e0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000012e0049d480, 4;
    %pad/u 32;
    %or;
    %store/vec4 v0000012e0049c9e0_0, 0, 32;
    %load/vec4 v0000012e0049c4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012e0049c4e0_0, 0, 32;
    %jmp T_15.6;
T_15.7 ;
    %load/vec4 v0000012e0049c9e0_0;
    %assign/vec4 v0000012e0049db60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049c260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049c3a0_0, 0;
T_15.2 ;
T_15.0 ;
    %load/vec4 v0000012e0049c300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0000012e0049cb20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012e0049c440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012e0049cb20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000012e0049ca80_0, 0, 2;
T_15.10 ;
    %load/vec4 v0000012e0049cb20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.12, 4;
    %load/vec4 v0000012e0049dca0_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0000012e0049ca80_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0000012e0049c080_0;
    %pushi/vec4 252, 0, 8;
    %and;
    %load/vec4 v0000012e0049ca80_0;
    %pad/u 8;
    %add;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012e0049d480, 0, 4;
    %load/vec4 v0000012e0049ca80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000012e0049ca80_0, 0;
T_15.12 ;
    %load/vec4 v0000012e0049ca80_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012e0049c440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012e0049cb20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000012e0049ca80_0, 0;
T_15.14 ;
T_15.8 ;
    %vpi_call 3 120 "$writememh", "memory_dump.mem", v0000012e0049d480 {0 0 0};
    %jmp T_15;
    .thread T_15;
    .scope S_0000012e00408250;
T_16 ;
    %wait E_0000012e004695c0;
    %load/vec4 v0000012e004d1c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000012e004d1410_0;
    %assign/vec4 v0000012e004d1e10_0, 0;
    %load/vec4 v0000012e004d2ef0_0;
    %assign/vec4 v0000012e004d12d0_0, 0;
    %load/vec4 v0000012e004d1af0_0;
    %assign/vec4 v0000012e004d2090_0, 0;
    %load/vec4 v0000012e004d1190_0;
    %assign/vec4 v0000012e004d1370_0, 0;
    %load/vec4 v0000012e004d2db0_0;
    %assign/vec4 v0000012e004d2810_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000012e003f3ce0;
T_17 ;
    %wait E_0000012e0046a480;
    %load/vec4 v0000012e004d1cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %jmp T_17.2;
T_17.0 ;
    %load/vec4 v0000012e004d1230_0;
    %store/vec4 v0000012e004d1550_0, 0, 8;
    %jmp T_17.2;
T_17.1 ;
    %load/vec4 v0000012e004d1d70_0;
    %store/vec4 v0000012e004d1550_0, 0, 8;
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000012e00473630;
T_18 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000012e004d68d0_0, 0, 6;
    %end;
    .thread T_18;
    .scope S_0000012e00473630;
T_19 ;
    %wait E_0000012e004695c0;
    %load/vec4 v0000012e004d6bf0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0000012e004d68d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000012e004d68d0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000012e00473250;
T_20 ;
    %vpi_call 2 6 "$dumpfile", "risc_processor.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000012e00473250 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0000012e00473250;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012e004d5750_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0000012e00473250;
T_22 ;
    %delay 5, 0;
    %load/vec4 v0000012e004d5750_0;
    %inv;
    %store/vec4 v0000012e004d5750_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0000012e00473250;
T_23 ;
    %pushi/vec4 40, 0, 32;
T_23.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.1, 5;
    %jmp/1 T_23.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000012e004695c0;
    %jmp T_23.0;
T_23.1 ;
    %pop/vec4 1;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_correct.v";
    "model_withCache.v";
