<html>
<head>
<link rel="stylesheet" href="../../assets/docs.css">
<title>RISC-V Instruction Set Manual, Volume I: RISC-V User-Level ISA</title>
</head>
<body>

<table>
<tr><th colspan=2>Metadata Table</th></tr>
<tr><th>Manual Type</th><td> user</td></tr>
<tr><th>Spec Revision</th><td> </td></tr>
<tr><th>Spec Release Date</th><td> </td></tr>
<tr><th>Git Revision</th><td> riscv-isa-release-1239329-2023-05-23-96-g1ee25e1</td></tr>
<tr><th>Git URL</th><td><a href=https://github.com/riscv/riscv-isa-manual.git>https://github.com/riscv/riscv-isa-manual.git</a></td></tr>
<tr><th>Source</th><td>src/zicsr.adoc</td></tr>
<tr><th>Conversion Date</th><td>2023/11/12</td></tr>
<tr><th>License</th><td><a href=https://creativecommons.org/licenses/by/4.0/>CC-by-4.0</a></td></tr>
</table>

<div class="sect1">
<h2 id="csrinsts">1. "Zicsr", Control and Status Register (CSR) Instructions, Version 2.0</h2>
<div class="sectionbody">
<div class="paragraph">
<p>RISC-V defines a separate address space of 4096 Control and Status
registers associated with each hart. This chapter defines the full set
of CSR instructions that operate on these CSRs.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>While CSRs are primarily used by the privileged architecture, there are
several uses in unprivileged code including for counters and timers, and
for floating-point status.</p>
</div>
<div class="paragraph">
<p>The counters and timers are no longer considered mandatory parts of the
standard base ISAs, and so the CSR instructions required to access them
have been moved out of <a href="#rv32">[rv32]</a> into this separate
chapter.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="sect2">
<h3 id="_csr_instructions">1.1. CSR Instructions</h3>
<div class="paragraph">
<p>All CSR instructions atomically read-modify-write a single CSR, whose
CSR specifier is encoded in the 12-bit <em>csr</em> field of the instruction
held in bits 31-20. The immediate forms use a 5-bit zero-extended
immediate encoded in the <em>rs1</em> field.</p>
</div>
<div class="imageblock">
<div class="content">
<img src="data:image/svg+xml;base64,<svg class='WaveDrom' height='154' preserveAspectRatio='xMidYMid meet' viewBox='0 0 800 154' width='800' xmlns='http://www.w3.org/2000/svg'><g font-family='sans-serif' font-size='14' font-weight='normal' text-anchor='middle' transform='translate(0.5,0.5)'><g transform='translate(4,21)'><g stroke='black' stroke-linecap='round' stroke-width='1'><line x2='791'/><line y2='31'/><line x2='791' y1='31' y2='31'/><line x1='791' x2='791' y2='31'/><line x1='766' x2='766' y2='3'/><line x1='766' x2='766' y1='31' y2='28'/><line x1='742' x2='742' y2='3'/><line x1='742' x2='742' y1='31' y2='28'/><line x1='717' x2='717' y2='3'/><line x1='717' x2='717' y1='31' y2='28'/><line x1='692' x2='692' y2='3'/><line x1='692' x2='692' y1='31' y2='28'/><line x1='667' x2='667' y2='3'/><line x1='667' x2='667' y1='31' y2='28'/><line x1='643' x2='643' y2='3'/><line x1='643' x2='643' y1='31' y2='28'/><line x1='618' x2='618' y2='31'/><line x1='593' x2='593' y2='3'/><line x1='593' x2='593' y1='31' y2='28'/><line x1='569' x2='569' y2='3'/><line x1='569' x2='569' y1='31' y2='28'/><line x1='544' x2='544' y2='3'/><line x1='544' x2='544' y1='31' y2='28'/><line x1='519' x2='519' y2='3'/><line x1='519' x2='519' y1='31' y2='28'/><line x1='494' x2='494' y2='31'/><line x1='470' x2='470' y2='3'/><line x1='470' x2='470' y1='31' y2='28'/><line x1='445' x2='445' y2='3'/><line x1='445' x2='445' y1='31' y2='28'/><line x1='420' x2='420' y2='31'/><line x1='396' x2='396' y2='3'/><line x1='396' x2='396' y1='31' y2='28'/><line x1='371' x2='371' y2='3'/><line x1='371' x2='371' y1='31' y2='28'/><line x1='346' x2='346' y2='3'/><line x1='346' x2='346' y1='31' y2='28'/><line x1='321' x2='321' y2='3'/><line x1='321' x2='321' y1='31' y2='28'/><line x1='297' x2='297' y2='31'/><line x1='272' x2='272' y2='3'/><line x1='272' x2='272' y1='31' y2='28'/><line x1='247' x2='247' y2='3'/><line x1='247' x2='247' y1='31' y2='28'/><line x1='222' x2='222' y2='3'/><line x1='222' x2='222' y1='31' y2='28'/><line x1='198' x2='198' y2='3'/><line x1='198' x2='198' y1='31' y2='28'/><line x1='173' x2='173' y2='3'/><line x1='173' x2='173' y1='31' y2='28'/><line x1='148' x2='148' y2='3'/><line x1='148' x2='148' y1='31' y2='28'/><line x1='124' x2='124' y2='3'/><line x1='124' x2='124' y1='31' y2='28'/><line x1='99' x2='99' y2='3'/><line x1='99' x2='99' y1='31' y2='28'/><line x1='74' x2='74' y2='3'/><line x1='74' x2='74' y1='31' y2='28'/><line x1='49' x2='49' y2='3'/><line x1='49' x2='49' y1='31' y2='28'/><line x1='25' x2='25' y2='3'/><line x1='25' x2='25' y1='31' y2='28'/></g><g><g><rect field='opcode' height='31' style='fill-opacity:0.1' width='173' x='618'/><rect field='rd' height='31' style='fill-opacity:0.1;fill:hsl(0,100%,50%)' width='124' x='494'/><rect field='funct3' height='31' style='fill-opacity:0.1' width='74' x='420'/><rect field='rs1' height='31' style='fill-opacity:0.1;fill:hsl(170,100%,50%)' width='124' x='297'/><rect field='csr' height='31' style='fill-opacity:0.1;fill:hsl(170,100%,50%)' width='297'/></g><g transform='translate(12,-11)'><g transform='translate(766)'><text y='6'>0</text></g><g transform='translate(618)'><text y='6'>6</text></g><g transform='translate(593)'><text y='6'>7</text></g><g transform='translate(494)'><text y='6'>11</text></g><g transform='translate(470)'><text y='6'>12</text></g><g transform='translate(420)'><text y='6'>14</text></g><g transform='translate(396)'><text y='6'>15</text></g><g transform='translate(297)'><text y='6'>19</text></g><g transform='translate(272)'><text y='6'>20</text></g><g transform='translate(0)'><text y='6'>31</text></g></g><g transform='translate(12,15)'><g transform='translate(692)'><text y='6'><tspan>opcode</tspan></text></g><g transform='translate(544)'><text y='6'><tspan>rd</tspan></text></g><g transform='translate(445)'><text y='6'><tspan>funct3</tspan></text></g><g transform='translate(346)'><text y='6'><tspan>rs1</tspan></text></g><g transform='translate(136)'><text y='6'><tspan>csr</tspan></text></g></g><g transform='translate(12,39)'><g><g transform='translate(692)'><text y='6'><tspan>7</tspan></text></g><g transform='translate(692,14)'><text y='6'><tspan>SYSTEM</tspan></text></g><g transform='translate(692,28)'><text y='6'><tspan>SYSTEM</tspan></text></g><g transform='translate(692,42)'><text y='6'><tspan>SYSTEM</tspan></text></g><g transform='translate(692,56)'><text y='6'><tspan>SYSTEM</tspan></text></g><g transform='translate(692,70)'><text y='6'><tspan>SYSTEM</tspan></text></g><g transform='translate(692,84)'><text y='6'><tspan>SYSTEM</tspan></text></g></g><g><g transform='translate(544)'><text y='6'><tspan>3</tspan></text></g><g transform='translate(544,14)'><text y='6'><tspan>dest</tspan></text></g><g transform='translate(544,28)'><text y='6'><tspan>dest</tspan></text></g><g transform='translate(544,42)'><text y='6'><tspan>dest</tspan></text></g><g transform='translate(544,56)'><text y='6'><tspan>dest</tspan></text></g><g transform='translate(544,70)'><text y='6'><tspan>dest</tspan></text></g><g transform='translate(544,84)'><text y='6'><tspan>dest</tspan></text></g></g><g><g transform='translate(445)'><text y='6'><tspan>3</tspan></text></g><g transform='translate(445,14)'><text y='6'><tspan>CSRRW</tspan></text></g><g transform='translate(445,28)'><text y='6'><tspan>CSRRS</tspan></text></g><g transform='translate(445,42)'><text y='6'><tspan>CSRRC</tspan></text></g><g transform='translate(445,56)'><text y='6'><tspan>CSRRWI</tspan></text></g><g transform='translate(445,70)'><text y='6'><tspan>CSRRSI</tspan></text></g><g transform='translate(445,84)'><text y='6'><tspan>CSRRCI</tspan></text></g></g><g><g transform='translate(346)'><text y='6'><tspan>5</tspan></text></g><g transform='translate(346,14)'><text y='6'><tspan>source</tspan></text></g><g transform='translate(346,28)'><text y='6'><tspan>source</tspan></text></g><g transform='translate(346,42)'><text y='6'><tspan>source</tspan></text></g><g transform='translate(346,56)'><text y='6'><tspan>uimm[4:0]</tspan></text></g><g transform='translate(346,70)'><text y='6'><tspan>uimm[4:0]</tspan></text></g><g transform='translate(346,84)'><text y='6'><tspan>uimm[4:0]</tspan></text></g></g><g><g transform='translate(136)'><text y='6'><tspan>12</tspan></text></g><g transform='translate(136,14)'><text y='6'><tspan>source/dest</tspan></text></g><g transform='translate(136,28)'><text y='6'><tspan>source/dest</tspan></text></g><g transform='translate(136,42)'><text y='6'><tspan>source/dest</tspan></text></g><g transform='translate(136,56)'><text y='6'><tspan>source/dest</tspan></text></g><g transform='translate(136,70)'><text y='6'><tspan>source/dest</tspan></text></g><g transform='translate(136,84)'><text y='6'><tspan>source/dest</tspan></text></g></g></g></g></g></g></svg>" alt="Diagram" width="800" height="154">
</div>
</div>
<div class="paragraph">
<p>The CSRRW (Atomic Read/Write CSR) instruction atomically swaps values in
the CSRs and integer registers. CSRRW reads the old value of the CSR,
zero-extends the value to XLEN bits, then writes it to integer register
<em>rd</em>. The initial value in <em>rs1</em> is written to the CSR. If <em>rd</em>=<code>x0</code>,
then the instruction shall not read the CSR and shall not cause any of
the side effects that might occur on a CSR read.</p>
</div>
<div class="paragraph">
<p>The CSRRS (Atomic Read and Set Bits in CSR) instruction reads the value
of the CSR, zero-extends the value to XLEN bits, and writes it to
integer register <em>rd</em>. The initial value in integer register <em>rs1</em> is
treated as a bit mask that specifies bit positions to be set in the CSR.
Any bit that is high in <em>rs1</em> will cause the corresponding bit to be set
in the CSR, if that CSR bit is writable. Other bits in the CSR are not
explicitly written.</p>
</div>
<div class="paragraph">
<p>The CSRRC (Atomic Read and Clear Bits in CSR) instruction reads the
value of the CSR, zero-extends the value to XLEN bits, and writes it to
integer register <em>rd</em>. The initial value in integer register <em>rs1</em> is
treated as a bit mask that specifies bit positions to be cleared in the
CSR. Any bit that is high in <em>rs1</em> will cause the corresponding bit to
be cleared in the CSR, if that CSR bit is writable. Other bits in the
CSR are not explicitly written.</p>
</div>
<div class="paragraph">
<p>For both CSRRS and CSRRC, if <em>rs1</em>=<code>x0</code>, then the instruction will not
write to the CSR at all, and so shall not cause any of the side effects
that might otherwise occur on a CSR write, nor raise illegal-instruction
exceptions on accesses to read-only CSRs. Both CSRRS and CSRRC always
read the addressed CSR and cause any read side effects regardless of
<em>rs1</em> and <em>rd</em> fields. Note that if <em>rs1</em> specifies a register holding a
zero value other than <code>x0</code>, the instruction will still attempt to write
the unmodified value back to the CSR and will cause any attendant side
effects. A CSRRW with <em>rs1</em>=<code>x0</code> will attempt to write zero to the
destination CSR.</p>
</div>
<div class="paragraph">
<p>The CSRRWI, CSRRSI, and CSRRCI variants are similar to CSRRW, CSRRS, and
CSRRC respectively, except they update the CSR using an XLEN-bit value
obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field
encoded in the <em>rs1</em> field instead of a value from an integer register.
For CSRRSI and CSRRCI, if the uimm[4:0] field is zero, then these
instructions will not write to the CSR, and shall not cause any of the
side effects that might otherwise occur on a CSR write, nor raise
illegal-instruction exceptions on accesses to read-only CSRs. For
CSRRWI, if <em>rd</em>=<code>x0</code>, then the instruction shall not read the CSR and
shall not cause any of the side effects that might occur on a CSR read.
Both CSRRSI and CSRRCI will always read the CSR and cause any read side
effects regardless of <em>rd</em> and <em>rs1</em> fields.</p>
</div>
<table id="csrsideeffects" class="tableblock frame-all grid-all fit-content center">
<caption class="title">Table 1. Conditions determining whether a CSR instruction reads or writes the specified CSR.</caption>
<colgroup>
<col>
<col>
<col>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top" colspan="5"><strong>Register operand</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Instruction</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><em>rd</em> is <code>x0</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><em>rs1</em> is <code>x0</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Reads CSR</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Writes CSR</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">CSRRW</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">No</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">CSRRW</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">No</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">CSRRS/CSRRC</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">No</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">CSRRS/CSRRC</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">No</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="5"><p class="tableblock"><strong>Immediate operand</strong></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Instruction</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><em>rd</em> is <code>x0</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><em>uimm</em>\(=\)0</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Reads CSR</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Writes
CSR</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">CSRRWI</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">No</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">CSRRWI</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">No</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">CSRRSI/CSRRCI</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">No</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">CSRRSI/CSRRCI</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">No</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Yes</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p><a href="#csrsideeffects">Table 1</a> summarizes the behavior of the CSR
instructions with respect to whether they read and/or write the CSR.</p>
</div>
<div class="paragraph">
<p>For any event or consequence that occurs due to a CSR having a
particular value, if a write to the CSR gives it that value, the
resulting event or consequence is said to be an <em>indirect effect</em> of the
write. Indirect effects of a CSR write are not considered by the RISC-V
ISA to be side effects of that write.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>An example of side effects for CSR accesses would be if reading from a
specific CSR causes a light bulb to turn on, while writing an odd value
to the same CSR causes the light to turn off. Assume writing an even
value has no effect. In this case, both the read and write have side
effects controlling whether the bulb is lit, as this condition is not
determined solely from the CSR value. (Note that after writing an odd
value to the CSR to turn off the light, then reading to turn the light
on, writing again the same odd value causes the light to turn off again.
Hence, on the last write, it is not a change in the CSR value that turns
off the light.)</p>
</div>
<div class="paragraph">
<p>On the other hand, if a bulb is rigged to light whenever the value of a
particular CSR is odd, then turning the light on and off is not
considered a side effect of writing to the CSR but merely an indirect
effect of such writes.</p>
</div>
<div class="paragraph">
<p>More concretely, the RISC-V privileged architecture defined in Volume II
specifies that certain combinations of CSR values cause a trap to occur.
When an explicit write to a CSR creates the conditions that trigger the
trap, the trap is not considered a side effect of the write but merely
an indirect effect.</p>
</div>
<div class="paragraph">
<p>Standard CSRs do not have any side effects on reads. Standard CSRs may
have side effects on writes. Custom extensions might add CSRs for which
accesses have side effects on either reads or writes.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Some CSRs, such as the instructions-retired counter, <code>instret</code>, may be
modified as side effects of instruction execution. In these cases, if a
CSR access instruction reads a CSR, it reads the value prior to the
execution of the instruction. If a CSR access instruction writes such a
CSR, the write is done instead of the increment. In particular, a value
written to <code>instret</code> by one instruction will be the value read by the
following instruction.</p>
</div>
<div class="paragraph">
<p>The assembler pseudoinstruction to read a CSR, CSRR <em>rd, csr</em>, is
encoded as CSRRS <em>rd, csr, x0</em>. The assembler pseudoinstruction to write
a CSR, CSRW <em>csr, rs1</em>, is encoded as CSRRW <em>x0, csr, rs1</em>, while CSRWI
<em>csr, uimm</em>, is encoded as CSRRWI <em>x0, csr, uimm</em>.</p>
</div>
<div class="paragraph">
<p>Further assembler pseudoinstructions are defined to set and clear bits
in the CSR when the old value is not required: CSRS/CSRC <em>csr, rs1</em>;
CSRSI/CSRCI <em>csr, uimm</em>.</p>
</div>
<div class="sect3">
<h4 id="_csr_access_ordering">1.1.1. CSR Access Ordering</h4>
<div class="paragraph">
<p>Each RISC-V hart normally observes its own CSR accesses, including its
implicit CSR accesses, as performed in program order. In particular,
unless specified otherwise, a CSR access is performed after the
execution of any prior instructions in program order whose behavior
modifies or is modified by the CSR state and before the execution of any
subsequent instructions in program order whose behavior modifies or is
modified by the CSR state. Furthermore, an explicit CSR read returns the
CSR state before the execution of the instruction, while an explicit CSR
write suppresses and overrides any implicit writes or modifications to
the same CSR by the same instruction.</p>
</div>
<div class="paragraph">
<p>Likewise, any side effects from an explicit CSR access are normally
observed to occur synchronously in program order. Unless specified
otherwise, the full consequences of any such side effects are observable
by the very next instruction, and no consequences may be observed
out-of-order by preceding instructions. (Note the distinction made
earlier between side effects and indirect effects of CSR writes.)</p>
</div>
<div class="paragraph">
<p>For the RVWMO memory consistency model (<a href="#memorymodel">[memorymodel]</a>), CSR accesses are weakly
ordered by default, so other harts or devices may observe CSR accesses
in an order different from program order. In addition, CSR accesses are
not ordered with respect to explicit memory accesses, unless a CSR
access modifies the execution behavior of the instruction that performs
the explicit memory access or unless a CSR access and an explicit memory
access are ordered by either the syntactic dependencies defined by the
memory model or the ordering requirements defined by the Memory-Ordering
PMAs section in Volume II of this manual. To enforce ordering in all
other cases, software should execute a FENCE instruction between the
relevant accesses. For the purposes of the FENCE instruction, CSR read
accesses are classified as device input (I), and CSR write accesses are
classified as device output (O).</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>Informally, the CSR space acts as a weakly ordered memory-mapped I/O
region, as defined by the Memory-Ordering PMAs section in Volume II of
this manual. As a result, the order of CSR accesses with respect to all
other accesses is constrained by the same mechanisms that constrain the
order of memory-mapped I/O accesses to such a region.</p>
</div>
<div class="paragraph">
<p>These CSR-ordering constraints are imposed to support ordering main
memory and memory-mapped I/O accesses with respect to CSR accesses that
are visible to, or affected by, devices or other harts. Examples include
the <code>time</code>, <code>cycle</code>, and <code>mcycle</code> CSRs, in addition to CSRs that reflect
pending interrupts, like <code>mip</code> and <code>sip</code>. Note that implicit reads of
such CSRs (e.g., taking an interrupt because of a change in <code>mip</code>) are
also ordered as device input.</p>
</div>
<div class="paragraph">
<p>Most CSRs (including, e.g., the <code>fcsr</code>) are not visible to other harts;
their accesses can be freely reordered in the global memory order with
respect to FENCE instructions without violating this specification.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The hardware platform may define that accesses to certain CSRs are
strongly ordered, as defined by the Memory-Ordering PMAs section in
Volume II of this manual. Accesses to strongly ordered CSRs have
stronger ordering constraints with respect to accesses to both weakly
ordered CSRs and accesses to memory-mapped I/O regions.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The rules for the reordering of CSR accesses in the global memory order
should probably be moved to <a href="#memorymodel">[memorymodel]</a> concerning the RVWMO memory consistency model.</p>
</div>
</td>
</tr>
</table>
</div>
</div>
</div>
</div>
</div>

</body>
</html>