/***************************************************************************

    pc_vga.h

    PC standard VGA adaptor

***************************************************************************/

#ifndef PC_VGA_H
#define PC_VGA_H

MACHINE_CONFIG_EXTERN( pcvideo_vga );
MACHINE_CONFIG_EXTERN( pcvideo_trident_vga );
MACHINE_CONFIG_EXTERN( pcvideo_gamtor_vga );
MACHINE_CONFIG_EXTERN( pcvideo_cirrus_vga );
MACHINE_CONFIG_EXTERN( pcvideo_s3_vga );

// ======================> vga_device

class vga_device :  public device_t
{
	friend class ibm8514a_device;

public:
	// construction/destruction
	vga_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
	vga_device(const machine_config &mconfig, device_type type, const char *name, const char *tag, device_t *owner, UINT32 clock, const char *shortname, const char *source);


	virtual UINT32 screen_update(screen_device &screen, bitmap_rgb32 &bitmap, const rectangle &cliprect);

	virtual READ8_MEMBER(port_03b0_r);
	virtual WRITE8_MEMBER(port_03b0_w);
	virtual READ8_MEMBER(port_03c0_r);
	virtual WRITE8_MEMBER(port_03c0_w);
	virtual READ8_MEMBER(port_03d0_r);
	virtual WRITE8_MEMBER(port_03d0_w);
	virtual READ8_MEMBER(mem_r);
	virtual WRITE8_MEMBER(mem_w);
	virtual READ8_MEMBER(mem_linear_r);
	virtual WRITE8_MEMBER(mem_linear_w);
	virtual TIMER_CALLBACK_MEMBER(vblank_timer_cb);
protected:
	// device-level overrides
	virtual void device_start();
	virtual void device_reset();

	void vga_vh_text(bitmap_rgb32 &bitmap, const rectangle &cliprect);
	void vga_vh_ega(bitmap_rgb32 &bitmap,  const rectangle &cliprect);
	void vga_vh_vga(bitmap_rgb32 &bitmap, const rectangle &cliprect);
	void vga_vh_cga(bitmap_rgb32 &bitmap, const rectangle &cliprect);
	void vga_vh_mono(bitmap_rgb32 &bitmap, const rectangle &cliprect);
	virtual UINT8 pc_vga_choosevideomode();
	void recompute_params_clock(int divisor, int xtal);
	UINT8 crtc_reg_read(UINT8 index);
	void recompute_params();
	void crtc_reg_write(UINT8 index, UINT8 data);
	void seq_reg_write(UINT8 index, UINT8 data);
	UINT8 vga_vblank();
	READ8_MEMBER(vga_crtc_r);
	WRITE8_MEMBER(vga_crtc_w);
	UINT8 gc_reg_read(UINT8 index);
	void attribute_reg_write(UINT8 index, UINT8 data);
	void gc_reg_write(UINT8 index,UINT8 data);
	virtual UINT16 offset();
private:
	inline UINT8 rotate_right(UINT8 val);
	inline UINT8 vga_logical_op(UINT8 data, UINT8 plane, UINT8 mask);
	inline UINT8 vga_latch_write(int offs, UINT8 data);

protected:
	struct
	{
		read8_delegate read_dipswitch;
		struct
		{
			size_t vram_size;
			int seq_regcount;
			int crtc_regcount;
		} svga_intf;

		dynamic_buffer memory;
		UINT32 pens[16]; /* the current 16 pens */

		UINT8 miscellaneous_output;
		UINT8 feature_control;

		struct
		{
			UINT8 index;
			UINT8 data[0x100];
			UINT8 map_mask;
			struct
			{
				UINT8 A, B;
			}char_sel;
		} sequencer;

		/* An empty comment at the start of the line indicates that register is currently unused */
		struct
		{
			UINT8 index;
			UINT8 data[0x100];
			UINT16 horz_total;
			UINT16 horz_disp_end;
	/**/    UINT8 horz_blank_start;
	/**/    UINT8 horz_blank_end;
	/**/    UINT8 horz_retrace_start;
	/**/    UINT8 horz_retrace_skew;
	/**/    UINT8 horz_retrace_end;
	/**/    UINT8 disp_enable_skew;
	/**/    UINT8 evra;
			UINT16 vert_total;
			UINT16 vert_disp_end;
	/**/    UINT16 vert_retrace_start;
	/**/    UINT8 vert_retrace_end;
	/**/    UINT16 vert_blank_start;
			UINT16 line_compare;
	/**/    UINT32 cursor_addr;
	/**/    UINT8 byte_panning;
	/**/    UINT8 preset_row_scan;
			UINT8 scan_doubling;
	/**/    UINT8 maximum_scan_line;
	/**/    UINT8 cursor_enable;
	/**/    UINT8 cursor_scan_start;
	/**/    UINT8 cursor_skew;
	/**/    UINT8 cursor_scan_end;
			UINT32 start_addr;
			UINT32 start_addr_latch;
	/**/    UINT8 protect_enable;
	/**/    UINT8 bandwidth;
	/**/    UINT16 offset;
	/**/    UINT8 word_mode;
	/**/    UINT8 dw;
	/**/    UINT8 div4;
	/**/    UINT8 underline_loc;
	/**/    UINT8 vert_blank_end;
			UINT8 sync_en;
	/**/    UINT8 aw;
	/**/    UINT8 div2;
	/**/    UINT8 sldiv;
	/**/    UINT8 map14;
	/**/    UINT8 map13;
		} crtc;

		struct
		{
			UINT8 index;
			UINT8 latch[4];
			UINT8 set_reset;
			UINT8 enable_set_reset;
			UINT8 color_compare;
			UINT8 logical_op;
			UINT8 rotate_count;
			UINT8 shift256;
			UINT8 shift_reg;
			UINT8 read_map_sel;
			UINT8 read_mode;
			UINT8 write_mode;
			UINT8 color_dont_care;
			UINT8 bit_mask;
			UINT8 alpha_dis;
			UINT8 memory_map_sel;
			UINT8 host_oe;
			UINT8 chain_oe;
		} gc;

		struct
		{
			UINT8 index, data[0x15]; int state;
			UINT8 prot_bit;
			UINT8 pel_shift;
		} attribute;


		struct {
			UINT8 read_index, write_index, mask;
			int read;
			int state;
			struct { UINT8 red, green, blue; } color[0x100];
			int dirty;
		} dac;

		struct {
			UINT8 visible;
		} cursor;

		/* oak vga */
		struct { UINT8 reg; } oak;
	} vga;

	emu_timer *m_vblank_timer;
	required_device<palette_device> m_palette;
};


// device type definition
extern const device_type VGA;

// ======================> svga_device

class svga_device :  public vga_device
{
public:
	// construction/destruction
	svga_device(const machine_config &mconfig, device_type type, const char *name, const char *tag, device_t *owner, UINT32 clock, const char *shortname, const char *source);

	virtual UINT32 screen_update(screen_device &screen, bitmap_rgb32 &bitmap, const rectangle &cliprect);
protected:
	void svga_vh_rgb8(bitmap_rgb32 &bitmap, const rectangle &cliprect);
	void svga_vh_rgb15(bitmap_rgb32 &bitmap, const rectangle &cliprect);
	void svga_vh_rgb16(bitmap_rgb32 &bitmap, const rectangle &cliprect);
	void svga_vh_rgb24(bitmap_rgb32 &bitmap, const rectangle &cliprect);
	void svga_vh_rgb32(bitmap_rgb32 &bitmap, const rectangle &cliprect);
	virtual UINT8 pc_vga_choosevideomode();
	virtual void device_start();
	struct
	{
		UINT8 bank_r,bank_w;
		UINT8 rgb8_en;
		UINT8 rgb15_en;
		UINT8 rgb16_en;
		UINT8 rgb24_en;
		UINT8 rgb32_en;
		UINT8 id;
	}svga;
private:
};

// ======================> ibm8514_device

class ibm8514a_device :  public device_t
{
public:
	ibm8514a_device(const machine_config &mconfig, device_type type, const char *name, const char *tag, device_t *owner, UINT32 clock, const char *shortname, const char *source);
	ibm8514a_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);

	void set_vga(const char* tag) { m_vga_tag.cpy(tag); }
	void set_vga_owner() { m_vga = dynamic_cast<vga_device*>(owner()); }

	void enabled();

	READ16_MEMBER(ibm8514_gpstatus_r);
	WRITE16_MEMBER(ibm8514_cmd_w);
	READ16_MEMBER(ibm8514_line_error_r);
	WRITE16_MEMBER(ibm8514_line_error_w);
	READ16_MEMBER(ibm8514_status_r);
	WRITE16_MEMBER(ibm8514_htotal_w);
	READ16_MEMBER(ibm8514_substatus_r);
	WRITE16_MEMBER(ibm8514_subcontrol_w);
	READ16_MEMBER(ibm8514_subcontrol_r);
	READ16_MEMBER(ibm8514_htotal_r);
	READ16_MEMBER(ibm8514_vtotal_r);
	WRITE16_MEMBER(ibm8514_vtotal_w);
	READ16_MEMBER(ibm8514_vdisp_r);
	WRITE16_MEMBER(ibm8514_vdisp_w);
	READ16_MEMBER(ibm8514_vsync_r);
	WRITE16_MEMBER(ibm8514_vsync_w);
	READ16_MEMBER(ibm8514_desty_r);
	WRITE16_MEMBER(ibm8514_desty_w);
	READ16_MEMBER(ibm8514_destx_r);
	WRITE16_MEMBER(ibm8514_destx_w);
	READ16_MEMBER(ibm8514_ssv_r);
	WRITE16_MEMBER(ibm8514_ssv_w);
	READ16_MEMBER(ibm8514_currentx_r);
	WRITE16_MEMBER(ibm8514_currentx_w);
	READ16_MEMBER(ibm8514_currenty_r);
	WRITE16_MEMBER(ibm8514_currenty_w);
	READ16_MEMBER(ibm8514_width_r);
	WRITE16_MEMBER(ibm8514_width_w);
	READ16_MEMBER(ibm8514_fgcolour_r);
	WRITE16_MEMBER(ibm8514_fgcolour_w);
	READ16_MEMBER(ibm8514_bgcolour_r);
	WRITE16_MEMBER(ibm8514_bgcolour_w);
	READ16_MEMBER(ibm8514_multifunc_r);
	WRITE16_MEMBER(ibm8514_multifunc_w);
	READ16_MEMBER(ibm8514_backmix_r);
	WRITE16_MEMBER(ibm8514_backmix_w);
	READ16_MEMBER(ibm8514_foremix_r);
	WRITE16_MEMBER(ibm8514_foremix_w);
	READ16_MEMBER(ibm8514_pixel_xfer_r);
	WRITE16_MEMBER(ibm8514_pixel_xfer_w);
	READ16_MEMBER(ibm8514_read_mask_r);
	WRITE16_MEMBER(ibm8514_read_mask_w);
	READ16_MEMBER(ibm8514_write_mask_r);
	WRITE16_MEMBER(ibm8514_write_mask_w);
	void ibm8514_wait_draw();
	struct
	{
		UINT16 htotal;  // Horizontal total (9 bits)
		UINT16 vtotal;  // Vertical total adjust (3 bits), Vertical total base (9 bit)
		UINT16 vdisp;
		UINT16 vsync;
		UINT16 subctrl;
		UINT16 substatus;
		UINT16 ssv;
		UINT16 ec0;
		UINT16 ec1;
		UINT16 ec2;
		UINT16 ec3;
		bool gpbusy;
		bool data_avail;
		INT16 dest_x;
		INT16 dest_y;
		INT16 curr_x;
		INT16 curr_y;
		INT16 prev_x;
		INT16 prev_y;
		INT16 line_axial_step;
		INT16 line_diagonal_step;
		INT16 line_errorterm;
		UINT16 current_cmd;
		UINT16 src_x;
		UINT16 src_y;
		INT16 scissors_left;
		INT16 scissors_right;
		INT16 scissors_top;
		INT16 scissors_bottom;
		UINT16 rect_width;
		UINT16 rect_height;
		UINT32 fgcolour;
		UINT32 bgcolour;
		UINT16 fgmix;
		UINT16 bgmix;
		UINT32 pixel_xfer;
		UINT16 pixel_control;
		UINT8 bus_size;
		UINT8 multifunc_sel;
		UINT16 multifunc_misc;
		UINT32 read_mask;
		UINT32 write_mask;

		int state;
		UINT8 wait_vector_len;
		UINT8 wait_vector_dir;
		bool wait_vector_draw;
		UINT8 wait_vector_count;

	} ibm8514;
protected:
	virtual void device_start();
	virtual void device_config_complete();
private:
	void ibm8514_draw_vector(UINT8 len, UINT8 dir, bool draw);
	void ibm8514_wait_draw_ssv();
	void ibm8514_draw_ssv(UINT8 data);
	void ibm8514_wait_draw_vector();
	void ibm8514_write_fg(UINT32 offset);
	void ibm8514_write_bg(UINT32 offset);
	void ibm8514_write(UINT32 offset, UINT32 src);

	vga_device* m_vga;  // for pass-through
	astring m_vga_tag;  // pass-through device tag
	//UINT8* m_vram;  // the original 8514/A has it's own VRAM, but most VGA+8514 combination cards will have
					// only one set of VRAM, so this will only be needed in standalone 8514/A cards
	//UINT32 m_vramsize;
};

// device type definition
extern const device_type IBM8514A;

#define MCFG_8514A_ADD(_tag, _param) \
		MCFG_DEVICE_ADD(_tag, IBM8514A, 0) \
		downcast<ibm8514a_device*>(device)->set_vga(_param);

#define MCFG_8514A_ADD_OWNER(_tag) \
		MCFG_DEVICE_ADD(_tag, IBM8514A, 0) \
		downcast<ibm8514a_device*>(device)->set_vga_owner();


class mach8_device :  public ibm8514a_device
{
public:
	mach8_device(const machine_config &mconfig, device_type type, const char *name, const char *tag, device_t *owner, UINT32 clock, const char *shortname, const char *source);
	mach8_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);

	READ16_MEMBER(mach8_ec0_r);
	WRITE16_MEMBER(mach8_ec0_w);
	READ16_MEMBER(mach8_ec1_r);
	WRITE16_MEMBER(mach8_ec1_w);
	READ16_MEMBER(mach8_ec2_r);
	WRITE16_MEMBER(mach8_ec2_w);
	READ16_MEMBER(mach8_ec3_r);
	WRITE16_MEMBER(mach8_ec3_w);
	READ16_MEMBER(mach8_ext_fifo_r);
	WRITE16_MEMBER(mach8_linedraw_index_w);
	READ16_MEMBER(mach8_bresenham_count_r);
	WRITE16_MEMBER(mach8_bresenham_count_w);
	WRITE16_MEMBER(mach8_linedraw_w);
	READ16_MEMBER(mach8_linedraw_r);
	READ16_MEMBER(mach8_scratch0_r);
	WRITE16_MEMBER(mach8_scratch0_w);
	READ16_MEMBER(mach8_scratch1_r);
	WRITE16_MEMBER(mach8_scratch1_w);
	READ16_MEMBER(mach8_config1_r);
	READ16_MEMBER(mach8_config2_r);
	READ16_MEMBER(mach8_sourcex_r);
	READ16_MEMBER(mach8_sourcey_r);
	WRITE16_MEMBER(mach8_ext_leftscissor_w);
	WRITE16_MEMBER(mach8_ext_topscissor_w);
	READ16_MEMBER(mach8_clksel_r) { return mach8.clksel; }

protected:
	virtual void device_start();
	struct
	{
		UINT16 scratch0;
		UINT16 scratch1;
		UINT16 linedraw;
		UINT16 clksel;
	} mach8;
};

// device type definition
extern const device_type MACH8;

#define MCFG_MACH8_ADD(_tag, _param) \
		MCFG_DEVICE_ADD(_tag, MACH8, 0) \
		downcast<mach8_device*>(device)->set_vga(_param);

#define MCFG_MACH8_ADD_OWNER(_tag) \
		MCFG_DEVICE_ADD(_tag, MACH8, 0) \
		downcast<mach8_device*>(device)->set_vga_owner();

// ======================> tseng_vga_device

class tseng_vga_device :  public svga_device
{
public:
	// construction/destruction
	tseng_vga_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);

	virtual READ8_MEMBER(port_03b0_r);
	virtual WRITE8_MEMBER(port_03b0_w);
	virtual READ8_MEMBER(port_03c0_r);
	virtual WRITE8_MEMBER(port_03c0_w);
	virtual READ8_MEMBER(port_03d0_r);
	virtual WRITE8_MEMBER(port_03d0_w);
	virtual READ8_MEMBER(mem_r);
	virtual WRITE8_MEMBER(mem_w);

protected:
	virtual void device_start();

private:
	void tseng_define_video_mode();
	UINT8 tseng_crtc_reg_read(UINT8 index);
	void tseng_crtc_reg_write(UINT8 index, UINT8 data);
	UINT8 tseng_seq_reg_read(UINT8 index);
	void tseng_seq_reg_write(UINT8 index, UINT8 data);
	void tseng_attribute_reg_write(UINT8 index, UINT8 data);

	struct
	{
		UINT8 reg_3d8;
		UINT8 dac_ctrl;
		UINT8 dac_state;
		UINT8 horz_overflow;
		UINT8 aux_ctrl;
		bool ext_reg_ena;
		UINT8 misc1;
		UINT8 misc2;
	}et4k;

};


// device type definition
extern const device_type TSENG_VGA;


// ======================> ati_vga_device

class ati_vga_device :  public svga_device
{
public:
	// construction/destruction
	ati_vga_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
	ati_vga_device(const machine_config &mconfig, device_type type, const char *name, const char *tag, device_t *owner, UINT32 clock, const char *shortname, const char *source);

	virtual READ8_MEMBER(mem_r);
	virtual WRITE8_MEMBER(mem_w);

	// VGA registers
	virtual READ8_MEMBER(port_03c0_r);
	READ8_MEMBER(ati_port_ext_r);
	WRITE8_MEMBER(ati_port_ext_w);

	virtual machine_config_constructor device_mconfig_additions() const;
	virtual UINT16 offset();

	mach8_device* get_8514() { return m_8514; }
protected:
	virtual void device_start();
private:
	void ati_define_video_mode();
	struct
	{
		UINT8 ext_reg[64];
		UINT8 ext_reg_select;
		UINT8 vga_chip_id;
	} ati;
	mach8_device* m_8514;
};

// device type definition
extern const device_type ATI_VGA;


// ======================> s3_vga_device

class s3_vga_device :  public ati_vga_device
{
public:
	// construction/destruction
	s3_vga_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);
	s3_vga_device(const machine_config &mconfig, device_type type, const char *name, const char *tag, device_t *owner, UINT32 clock, const char *shortname, const char *source);

	virtual READ8_MEMBER(port_03b0_r);
	virtual WRITE8_MEMBER(port_03b0_w);
	virtual READ8_MEMBER(port_03c0_r);
	virtual WRITE8_MEMBER(port_03c0_w);
	virtual READ8_MEMBER(port_03d0_r);
	virtual WRITE8_MEMBER(port_03d0_w);
	virtual READ8_MEMBER(mem_r);
	virtual WRITE8_MEMBER(mem_w);

	virtual UINT32 screen_update(screen_device &screen, bitmap_rgb32 &bitmap, const rectangle &cliprect);

	virtual machine_config_constructor device_mconfig_additions() const;

	ibm8514a_device* get_8514() { return m_8514; }
protected:
	// device-level overrides
	virtual void device_start();
	virtual void device_reset();
	struct
	{
		UINT8 memory_config;
		UINT8 ext_misc_ctrl_2;
		UINT8 crt_reg_lock;
		UINT8 reg_lock1;
		UINT8 reg_lock2;
		UINT8 enable_8514;
		UINT8 enable_s3d;
		UINT8 cr3a;
		UINT8 cr42;
		UINT8 cr43;
		UINT8 cr53;
		UINT8 id_high;
		UINT8 id_low;
		UINT8 revision;
		UINT8 id_cr30;
		UINT32 strapping;  // power-on strapping bits
		UINT8 sr10;   // MCLK PLL
		UINT8 sr11;   // MCLK PLL
		UINT8 sr12;   // DCLK PLL
		UINT8 sr13;   // DCLK PLL
		UINT8 sr15;   // CLKSYN control 2
		UINT8 sr17;   // CLKSYN test
		UINT8 clk_pll_r;  // individual DCLK PLL values
		UINT8 clk_pll_m;
		UINT8 clk_pll_n;

		// data for memory-mapped I/O
		UINT16 mmio_9ae8;
		UINT16 mmio_bee8;
		UINT16 mmio_96e8;

		// hardware graphics cursor
		UINT8 cursor_mode;
		UINT16 cursor_x;
		UINT16 cursor_y;
		UINT16 cursor_start_addr;
		UINT8 cursor_pattern_x;  // cursor pattern origin
		UINT8 cursor_pattern_y;
		UINT8 cursor_fg[4];
		UINT8 cursor_bg[4];
		UINT8 cursor_fg_ptr;
		UINT8 cursor_bg_ptr;
		UINT8 extended_dac_ctrl;
	} s3;
	virtual UINT16 offset();

private:
	UINT8 s3_crtc_reg_read(UINT8 index);
	void s3_define_video_mode(void);
	void s3_crtc_reg_write(UINT8 index, UINT8 data);
	UINT8 s3_seq_reg_read(UINT8 index);
	void s3_seq_reg_write(UINT8 index, UINT8 data);
	ibm8514a_device* m_8514;
};

// device type definition
extern const device_type S3_VGA;

// ======================> gamtor_vga_device

class gamtor_vga_device :  public svga_device
{
public:
	// construction/destruction
	gamtor_vga_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);


	virtual READ8_MEMBER(port_03b0_r);
	virtual WRITE8_MEMBER(port_03b0_w);
	virtual READ8_MEMBER(port_03c0_r);
	virtual WRITE8_MEMBER(port_03c0_w);
	virtual READ8_MEMBER(port_03d0_r);
	virtual WRITE8_MEMBER(port_03d0_w);
	virtual READ8_MEMBER(mem_r);
	virtual WRITE8_MEMBER(mem_w);

protected:
private:
};


// device type definition
extern const device_type GAMTOR_VGA;

// ======================> cirrus_vga_device

class cirrus_vga_device :  public svga_device
{
public:
	// construction/destruction
	cirrus_vga_device(const machine_config &mconfig, const char *tag, device_t *owner, UINT32 clock);

	virtual READ8_MEMBER(port_03c0_r);
	virtual WRITE8_MEMBER(port_03c0_w);
	virtual READ8_MEMBER(port_03b0_r);
	virtual WRITE8_MEMBER(port_03b0_w);
	virtual READ8_MEMBER(port_03d0_r);
	virtual WRITE8_MEMBER(port_03d0_w);
	virtual READ8_MEMBER(mem_r);
	virtual WRITE8_MEMBER(mem_w);
protected:
	// device-level overrides
	virtual void device_start();
	virtual UINT16 offset();

	UINT8 gc_mode_ext;
	UINT8 gc_bank_0;
	UINT8 gc_bank_1;
private:
	void cirrus_define_video_mode();
	UINT8 cirrus_seq_reg_read(UINT8 index);
	void cirrus_seq_reg_write(UINT8 index, UINT8 data);
	UINT8 cirrus_gc_reg_read(UINT8 index);
	void cirrus_gc_reg_write(UINT8 index, UINT8 data);
	UINT8 cirrus_crtc_reg_read(UINT8 index);
	void cirrus_crtc_reg_write(UINT8 index, UINT8 data);
};

// device type definition
extern const device_type CIRRUS_VGA;
/*
  pega notes (paradise)
  build in amstrad pc1640

  ROM_LOAD("40100", 0xc0000, 0x8000, CRC(d2d1f1ae))

  4 additional dipswitches
  seems to have emulation modes at register level
  (mda/hgc lines bit 8 not identical to ega/vga)

  standard ega/vga dipswitches
  00000000  320x200
  00000001  640x200 hanging
  00000010  640x200 hanging
  00000011  640x200 hanging

  00000100  640x350 hanging
  00000101  640x350 hanging EGA mono
  00000110  320x200
  00000111  640x200

  00001000  640x200
  00001001  640x200
  00001010  720x350 partial visible
  00001011  720x350 partial visible

  00001100  320x200
  00001101  320x200
  00001110  320x200
  00001111  320x200

*/

/*
  oak vga (oti 037 chip)
  (below bios patch needed for running)

  ROM_LOAD("oakvga.bin", 0xc0000, 0x8000, CRC(318c5f43))
*/


#endif /* PC_VGA_H */
