ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_cfft_radix8_f32.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c"
  20              		.section	.text.arm_radix8_butterfly_f32,"ax",%progbits
  21              		.align	1
  22              		.global	arm_radix8_butterfly_f32
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_radix8_butterfly_f32:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Title:        arm_cfft_radix8_f32.c
   4:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Description:  Radix-8 Decimation in Frequency CFFT & CIFFT Floating point processing function
   5:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  *
   6:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * $Date:        27. January 2017
   7:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  *
   9:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** /*
  12:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  *
  14:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  *
  16:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * You may obtain a copy of the License at
  19:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  *
  20:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  *
  22:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * limitations under the License.
  27:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  */
  28:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  29:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 2


  30:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  31:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  32:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** /* ----------------------------------------------------------------------
  33:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Internal helper function used by the FFTs
  34:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * -------------------------------------------------------------------- */
  35:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  36:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** /*
  37:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** * @brief  Core function for the floating-point CFFT butterfly process.
  38:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** * @param[in, out] *pSrc            points to the in-place buffer of floating-point data type.
  39:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** * @param[in]      fftLen           length of the FFT.
  40:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** * @param[in]      *pCoef           points to the twiddle coefficient buffer.
  41:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** * @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs w
  42:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** * @return none.
  43:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** */
  44:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  45:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** void arm_radix8_butterfly_f32(
  46:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** float32_t * pSrc,
  47:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** uint16_t fftLen,
  48:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** const float32_t * pCoef,
  49:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** uint16_t twidCoefModifier)
  50:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** {
  30              		.loc 1 50 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 48
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 50 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 2DED0E8B 		vpush.64	{d8, d9, d10, d11, d12, d13, d14}
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 92
  50              		.cfi_offset 80, -92
  51              		.cfi_offset 81, -88
  52              		.cfi_offset 82, -84
  53              		.cfi_offset 83, -80
  54              		.cfi_offset 84, -76
  55              		.cfi_offset 85, -72
  56              		.cfi_offset 86, -68
  57              		.cfi_offset 87, -64
  58              		.cfi_offset 88, -60
  59              		.cfi_offset 89, -56
  60              		.cfi_offset 90, -52
  61              		.cfi_offset 91, -48
  62              		.cfi_offset 92, -44
  63              		.cfi_offset 93, -40
  64 0008 8DB0     		sub	sp, sp, #52
  65              	.LCFI2:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 3


  66              		.cfi_def_cfa_offset 144
  67 000a 0691     		str	r1, [sp, #24]
  68 000c 1546     		mov	r5, r2
  51:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    uint32_t ia1, ia2, ia3, ia4, ia5, ia6, ia7;
  69              		.loc 1 51 4 is_stmt 1 view .LVU2
  52:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    uint32_t i1, i2, i3, i4, i5, i6, i7, i8;
  70              		.loc 1 52 4 view .LVU3
  53:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    uint32_t id;
  71              		.loc 1 53 4 view .LVU4
  54:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    uint32_t n1, n2, j;
  72              		.loc 1 54 4 view .LVU5
  55:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  56:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    float32_t r1, r2, r3, r4, r5, r6, r7, r8;
  73              		.loc 1 56 4 view .LVU6
  57:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    float32_t t1, t2;
  74              		.loc 1 57 4 view .LVU7
  58:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    float32_t s1, s2, s3, s4, s5, s6, s7, s8;
  75              		.loc 1 58 4 view .LVU8
  59:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    float32_t p1, p2, p3, p4;
  76              		.loc 1 59 4 view .LVU9
  60:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    float32_t co2, co3, co4, co5, co6, co7, co8;
  77              		.loc 1 60 4 view .LVU10
  61:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    float32_t si2, si3, si4, si5, si6, si7, si8;
  78              		.loc 1 61 4 view .LVU11
  62:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    const float32_t C81 = 0.70710678118f;
  79              		.loc 1 62 4 view .LVU12
  80              	.LVL1:
  63:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  64:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    n2 = fftLen;
  81              		.loc 1 64 4 view .LVU13
  82              		.loc 1 64 7 is_stmt 0 view .LVU14
  83 000e 0591     		str	r1, [sp, #20]
  84 0010 8146     		mov	r9, r0
  85 0012 0A93     		str	r3, [sp, #40]
  86              	.LVL2:
  87              	.L6:
  65:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  66:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    do
  88              		.loc 1 66 4 is_stmt 1 view .LVU15
  67:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    {
  68:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       n1 = n2;
  89              		.loc 1 68 7 view .LVU16
  69:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       n2 = n2 >> 3;
  90              		.loc 1 69 7 view .LVU17
  91              		.loc 1 69 10 is_stmt 0 view .LVU18
  92 0014 059B     		ldr	r3, [sp, #20]
  93 0016 DA08     		lsrs	r2, r3, #3
  94 0018 0B92     		str	r2, [sp, #44]
  95              	.LVL3:
  70:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       i1 = 0;
  96              		.loc 1 70 7 is_stmt 1 view .LVU19
  97              		.loc 1 70 10 is_stmt 0 view .LVU20
  98 001a 4FF0000E 		mov	lr, #0
  99 001e 0995     		str	r5, [sp, #36]
 100              	.LVL4:
 101              	.L2:
  71:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 4


  72:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       do
 102              		.loc 1 72 7 is_stmt 1 view .LVU21
  73:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       {
  74:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i2 = i1 + n2;
 103              		.loc 1 74 10 view .LVU22
 104              		.loc 1 74 13 is_stmt 0 view .LVU23
 105 0020 0EEB0200 		add	r0, lr, r2
 106              	.LVL5:
  75:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i3 = i2 + n2;
 107              		.loc 1 75 10 is_stmt 1 view .LVU24
 108              		.loc 1 75 13 is_stmt 0 view .LVU25
 109 0024 0EEB4203 		add	r3, lr, r2, lsl #1
 110              	.LVL6:
  76:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i4 = i3 + n2;
 111              		.loc 1 76 10 is_stmt 1 view .LVU26
 112              		.loc 1 76 13 is_stmt 0 view .LVU27
 113 0028 D618     		adds	r6, r2, r3
 114              	.LVL7:
  77:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i5 = i4 + n2;
 115              		.loc 1 77 10 is_stmt 1 view .LVU28
 116              		.loc 1 77 13 is_stmt 0 view .LVU29
 117 002a 03EB4201 		add	r1, r3, r2, lsl #1
 118              	.LVL8:
  78:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i6 = i5 + n2;
 119              		.loc 1 78 10 is_stmt 1 view .LVU30
 120              		.loc 1 78 13 is_stmt 0 view .LVU31
 121 002e 5718     		adds	r7, r2, r1
 122              	.LVL9:
  79:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i7 = i6 + n2;
 123              		.loc 1 79 10 is_stmt 1 view .LVU32
 124              		.loc 1 79 13 is_stmt 0 view .LVU33
 125 0030 01EB420C 		add	ip, r1, r2, lsl #1
 126              	.LVL10:
  80:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i8 = i7 + n2;
 127              		.loc 1 80 10 is_stmt 1 view .LVU34
 128              		.loc 1 80 13 is_stmt 0 view .LVU35
 129 0034 02EB0C0B 		add	fp, r2, ip
 130              	.LVL11:
  81:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r1 = pSrc[2 * i1] + pSrc[2 * i5];
 131              		.loc 1 81 10 is_stmt 1 view .LVU36
 132              		.loc 1 81 19 is_stmt 0 view .LVU37
 133 0038 4FEACE0A 		lsl	r10, lr, #3
 134 003c 09EBCE04 		add	r4, r9, lr, lsl #3
 135 0040 94ED007A 		vldr.32	s14, [r4]
 136              		.loc 1 81 34 view .LVU38
 137 0044 4FEAC108 		lsl	r8, r1, #3
 138 0048 09EBC101 		add	r1, r9, r1, lsl #3
 139              	.LVL12:
 140              		.loc 1 81 34 view .LVU39
 141 004c D1ED007A 		vldr.32	s15, [r1]
 142              		.loc 1 81 13 view .LVU40
 143 0050 77EE276A 		vadd.f32	s13, s14, s15
 144              	.LVL13:
  82:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r5 = pSrc[2 * i1] - pSrc[2 * i5];
 145              		.loc 1 82 10 is_stmt 1 view .LVU41
 146              		.loc 1 82 13 is_stmt 0 view .LVU42
 147 0054 37EE677A 		vsub.f32	s14, s14, s15
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 5


 148              	.LVL14:
  83:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r2 = pSrc[2 * i2] + pSrc[2 * i6];
 149              		.loc 1 83 10 is_stmt 1 view .LVU43
 150              		.loc 1 83 19 is_stmt 0 view .LVU44
 151 0058 C500     		lsls	r5, r0, #3
 152 005a 0095     		str	r5, [sp]
 153 005c 09EBC000 		add	r0, r9, r0, lsl #3
 154              	.LVL15:
 155              		.loc 1 83 19 view .LVU45
 156 0060 0190     		str	r0, [sp, #4]
 157 0062 90ED006A 		vldr.32	s12, [r0]
 158              		.loc 1 83 34 view .LVU46
 159 0066 F800     		lsls	r0, r7, #3
 160 0068 09EBC707 		add	r7, r9, r7, lsl #3
 161              	.LVL16:
 162              		.loc 1 83 34 view .LVU47
 163 006c 0297     		str	r7, [sp, #8]
 164 006e D7ED007A 		vldr.32	s15, [r7]
 165              		.loc 1 83 13 view .LVU48
 166 0072 76EE275A 		vadd.f32	s11, s12, s15
 167              	.LVL17:
  84:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r6 = pSrc[2 * i2] - pSrc[2 * i6];
 168              		.loc 1 84 10 is_stmt 1 view .LVU49
 169              		.loc 1 84 13 is_stmt 0 view .LVU50
 170 0076 36EE676A 		vsub.f32	s12, s12, s15
 171              	.LVL18:
  85:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r3 = pSrc[2 * i3] + pSrc[2 * i7];
 172              		.loc 1 85 10 is_stmt 1 view .LVU51
 173              		.loc 1 85 19 is_stmt 0 view .LVU52
 174 007a DF00     		lsls	r7, r3, #3
 175 007c 09EBC303 		add	r3, r9, r3, lsl #3
 176              	.LVL19:
 177              		.loc 1 85 19 view .LVU53
 178 0080 D3ED007A 		vldr.32	s15, [r3]
 179              		.loc 1 85 34 view .LVU54
 180 0084 4FEACC05 		lsl	r5, ip, #3
 181 0088 0395     		str	r5, [sp, #12]
 182 008a 09EBCC0C 		add	ip, r9, ip, lsl #3
 183              	.LVL20:
 184              		.loc 1 85 34 view .LVU55
 185 008e 9CED005A 		vldr.32	s10, [ip]
 186              		.loc 1 85 13 view .LVU56
 187 0092 77EE854A 		vadd.f32	s9, s15, s10
 188              	.LVL21:
  86:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r7 = pSrc[2 * i3] - pSrc[2 * i7];
 189              		.loc 1 86 10 is_stmt 1 view .LVU57
 190              		.loc 1 86 13 is_stmt 0 view .LVU58
 191 0096 77EEC57A 		vsub.f32	s15, s15, s10
 192              	.LVL22:
  87:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r4 = pSrc[2 * i4] + pSrc[2 * i8];
 193              		.loc 1 87 10 is_stmt 1 view .LVU59
 194              		.loc 1 87 19 is_stmt 0 view .LVU60
 195 009a F500     		lsls	r5, r6, #3
 196 009c 0495     		str	r5, [sp, #16]
 197 009e 09EBC606 		add	r6, r9, r6, lsl #3
 198              	.LVL23:
 199              		.loc 1 87 19 view .LVU61
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 6


 200 00a2 0796     		str	r6, [sp, #28]
 201 00a4 D6ED003A 		vldr.32	s7, [r6]
 202              		.loc 1 87 34 view .LVU62
 203 00a8 4FEACB05 		lsl	r5, fp, #3
 204 00ac 0895     		str	r5, [sp, #32]
 205 00ae 09EBCB0B 		add	fp, r9, fp, lsl #3
 206              	.LVL24:
 207              		.loc 1 87 34 view .LVU63
 208 00b2 9BED004A 		vldr.32	s8, [fp]
 209              		.loc 1 87 13 view .LVU64
 210 00b6 33EE845A 		vadd.f32	s10, s7, s8
 211              	.LVL25:
  88:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r8 = pSrc[2 * i4] - pSrc[2 * i8];
 212              		.loc 1 88 10 is_stmt 1 view .LVU65
 213              		.loc 1 88 13 is_stmt 0 view .LVU66
 214 00ba 73EEC43A 		vsub.f32	s7, s7, s8
 215              	.LVL26:
  89:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          t1 = r1 - r3;
 216              		.loc 1 89 10 is_stmt 1 view .LVU67
 217              		.loc 1 89 13 is_stmt 0 view .LVU68
 218 00be 76EEE40A 		vsub.f32	s1, s13, s9
 219              	.LVL27:
  90:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r1 = r1 + r3;
 220              		.loc 1 90 10 is_stmt 1 view .LVU69
 221              		.loc 1 90 13 is_stmt 0 view .LVU70
 222 00c2 76EEA46A 		vadd.f32	s13, s13, s9
 223              	.LVL28:
  91:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r3 = r2 - r4;
 224              		.loc 1 91 10 is_stmt 1 view .LVU71
 225              		.loc 1 91 13 is_stmt 0 view .LVU72
 226 00c6 35EEC51A 		vsub.f32	s2, s11, s10
 227              	.LVL29:
  92:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r2 = r2 + r4;
 228              		.loc 1 92 10 is_stmt 1 view .LVU73
 229              		.loc 1 92 13 is_stmt 0 view .LVU74
 230 00ca 75EE855A 		vadd.f32	s11, s11, s10
 231              	.LVL30:
  93:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i1] = r1 + r2;
 232              		.loc 1 93 10 is_stmt 1 view .LVU75
 233              		.loc 1 93 28 is_stmt 0 view .LVU76
 234 00ce 36EEA55A 		vadd.f32	s10, s13, s11
 235              	.LVL31:
 236              		.loc 1 93 23 view .LVU77
 237 00d2 84ED005A 		vstr.32	s10, [r4]
 238              	.LVL32:
  94:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i5] = r1 - r2;
 239              		.loc 1 94 10 is_stmt 1 view .LVU78
 240              		.loc 1 94 28 is_stmt 0 view .LVU79
 241 00d6 76EEE56A 		vsub.f32	s13, s13, s11
 242              	.LVL33:
 243              		.loc 1 94 23 view .LVU80
 244 00da C1ED006A 		vstr.32	s13, [r1]
  95:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 245              		.loc 1 95 10 is_stmt 1 view .LVU81
 246              		.loc 1 95 19 is_stmt 0 view .LVU82
 247 00de 0AF1040A 		add	r10, r10, #4
 248 00e2 CA44     		add	r10, r10, r9
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 7


 249 00e4 9AED005A 		vldr.32	s10, [r10]
 250              		.loc 1 95 38 view .LVU83
 251 00e8 08F10408 		add	r8, r8, #4
 252 00ec C844     		add	r8, r8, r9
 253 00ee D8ED006A 		vldr.32	s13, [r8]
 254              		.loc 1 95 13 view .LVU84
 255 00f2 75EE265A 		vadd.f32	s11, s10, s13
 256              	.LVL34:
  96:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 257              		.loc 1 96 10 is_stmt 1 view .LVU85
 258              		.loc 1 96 13 is_stmt 0 view .LVU86
 259 00f6 35EE665A 		vsub.f32	s10, s10, s13
 260              	.LVL35:
  97:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 261              		.loc 1 97 10 is_stmt 1 view .LVU87
 262              		.loc 1 97 19 is_stmt 0 view .LVU88
 263 00fa 009D     		ldr	r5, [sp]
 264 00fc 0435     		adds	r5, r5, #4
 265 00fe 4D44     		add	r5, r5, r9
 266 0100 D5ED006A 		vldr.32	s13, [r5]
 267              		.loc 1 97 38 view .LVU89
 268 0104 0430     		adds	r0, r0, #4
 269 0106 4844     		add	r0, r0, r9
 270 0108 D0ED004A 		vldr.32	s9, [r0]
 271              		.loc 1 97 13 view .LVU90
 272 010c 36EEA43A 		vadd.f32	s6, s13, s9
 273              	.LVL36:
  98:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 274              		.loc 1 98 10 is_stmt 1 view .LVU91
 275              		.loc 1 98 13 is_stmt 0 view .LVU92
 276 0110 76EEE46A 		vsub.f32	s13, s13, s9
 277              	.LVL37:
  99:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 278              		.loc 1 99 10 is_stmt 1 view .LVU93
 279              		.loc 1 99 19 is_stmt 0 view .LVU94
 280 0114 0437     		adds	r7, r7, #4
 281 0116 4F44     		add	r7, r7, r9
 282 0118 D7ED004A 		vldr.32	s9, [r7]
 283              		.loc 1 99 38 view .LVU95
 284 011c 0399     		ldr	r1, [sp, #12]
 285 011e 0E1D     		adds	r6, r1, #4
 286 0120 4E44     		add	r6, r6, r9
 287 0122 96ED004A 		vldr.32	s8, [r6]
 288              		.loc 1 99 13 view .LVU96
 289 0126 34EE842A 		vadd.f32	s4, s9, s8
 290              	.LVL38:
 100:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 291              		.loc 1 100 10 is_stmt 1 view .LVU97
 292              		.loc 1 100 13 is_stmt 0 view .LVU98
 293 012a 74EEC44A 		vsub.f32	s9, s9, s8
 294              	.LVL39:
 101:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 295              		.loc 1 101 10 is_stmt 1 view .LVU99
 296              		.loc 1 101 19 is_stmt 0 view .LVU100
 297 012e 0499     		ldr	r1, [sp, #16]
 298 0130 0431     		adds	r1, r1, #4
 299 0132 4944     		add	r1, r1, r9
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 8


 300 0134 91ED004A 		vldr.32	s8, [r1]
 301              		.loc 1 101 38 view .LVU101
 302 0138 089C     		ldr	r4, [sp, #32]
 303 013a 0434     		adds	r4, r4, #4
 304 013c 4C44     		add	r4, r4, r9
 305 013e D4ED002A 		vldr.32	s5, [r4]
 306              		.loc 1 101 13 view .LVU102
 307 0142 74EE221A 		vadd.f32	s3, s8, s5
 308              	.LVL40:
 102:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 309              		.loc 1 102 10 is_stmt 1 view .LVU103
 310              		.loc 1 102 13 is_stmt 0 view .LVU104
 311 0146 34EE624A 		vsub.f32	s8, s8, s5
 312              	.LVL41:
 103:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          t2 = r1 - s3;
 313              		.loc 1 103 10 is_stmt 1 view .LVU105
 314              		.loc 1 103 13 is_stmt 0 view .LVU106
 315 014a 75EEC22A 		vsub.f32	s5, s11, s4
 316              	.LVL42:
 104:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r1 = r1 + s3;
 317              		.loc 1 104 10 is_stmt 1 view .LVU107
 318              		.loc 1 104 13 is_stmt 0 view .LVU108
 319 014e 75EE825A 		vadd.f32	s11, s11, s4
 320              	.LVL43:
 105:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s3 = r2 - r4;
 321              		.loc 1 105 10 is_stmt 1 view .LVU109
 322              		.loc 1 105 13 is_stmt 0 view .LVU110
 323 0152 33EE612A 		vsub.f32	s4, s6, s3
 324              	.LVL44:
 106:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r2 = r2 + r4;
 325              		.loc 1 106 10 is_stmt 1 view .LVU111
 326              		.loc 1 106 13 is_stmt 0 view .LVU112
 327 0156 33EE213A 		vadd.f32	s6, s6, s3
 328              	.LVL45:
 107:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i1 + 1] = r1 + r2;
 329              		.loc 1 107 10 is_stmt 1 view .LVU113
 330              		.loc 1 107 32 is_stmt 0 view .LVU114
 331 015a 75EE831A 		vadd.f32	s3, s11, s6
 332              	.LVL46:
 333              		.loc 1 107 27 view .LVU115
 334 015e CAED001A 		vstr.32	s3, [r10]
 335              	.LVL47:
 108:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i5 + 1] = r1 - r2;
 336              		.loc 1 108 10 is_stmt 1 view .LVU116
 337              		.loc 1 108 32 is_stmt 0 view .LVU117
 338 0162 75EEC35A 		vsub.f32	s11, s11, s6
 339              	.LVL48:
 340              		.loc 1 108 27 view .LVU118
 341 0166 C8ED005A 		vstr.32	s11, [r8]
 109:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i3]     = t1 + s3;
 342              		.loc 1 109 10 is_stmt 1 view .LVU119
 343              		.loc 1 109 32 is_stmt 0 view .LVU120
 344 016a 70EE825A 		vadd.f32	s11, s1, s4
 345              		.loc 1 109 27 view .LVU121
 346 016e C3ED005A 		vstr.32	s11, [r3]
 110:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i7]     = t1 - s3;
 347              		.loc 1 110 10 is_stmt 1 view .LVU122
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 9


 348              		.loc 1 110 32 is_stmt 0 view .LVU123
 349 0172 30EEC23A 		vsub.f32	s6, s1, s4
 350              	.LVL49:
 351              		.loc 1 110 27 view .LVU124
 352 0176 8CED003A 		vstr.32	s6, [ip]
 111:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i3 + 1] = t2 - r3;
 353              		.loc 1 111 10 is_stmt 1 view .LVU125
 354              		.loc 1 111 32 is_stmt 0 view .LVU126
 355 017a 72EEC15A 		vsub.f32	s11, s5, s2
 356              		.loc 1 111 27 view .LVU127
 357 017e C7ED005A 		vstr.32	s11, [r7]
 112:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i7 + 1] = t2 + r3;
 358              		.loc 1 112 10 is_stmt 1 view .LVU128
 359              		.loc 1 112 32 is_stmt 0 view .LVU129
 360 0182 71EE225A 		vadd.f32	s11, s2, s5
 361              		.loc 1 112 27 view .LVU130
 362 0186 C6ED005A 		vstr.32	s11, [r6]
 113:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r1 = (r6 - r8) * C81;
 363              		.loc 1 113 10 is_stmt 1 view .LVU131
 364              		.loc 1 113 19 is_stmt 0 view .LVU132
 365 018a 76EE635A 		vsub.f32	s11, s12, s7
 366              		.loc 1 113 13 view .LVU133
 367 018e 9FEDF33A 		vldr.32	s6, .L8
 368 0192 65EE835A 		vmul.f32	s11, s11, s6
 369              	.LVL50:
 114:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r6 = (r6 + r8) * C81;
 370              		.loc 1 114 10 is_stmt 1 view .LVU134
 371              		.loc 1 114 19 is_stmt 0 view .LVU135
 372 0196 36EE236A 		vadd.f32	s12, s12, s7
 373              	.LVL51:
 374              		.loc 1 114 13 view .LVU136
 375 019a 26EE036A 		vmul.f32	s12, s12, s6
 376              	.LVL52:
 115:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r2 = (s6 - s8) * C81;
 377              		.loc 1 115 10 is_stmt 1 view .LVU137
 378              		.loc 1 115 19 is_stmt 0 view .LVU138
 379 019e 76EEC43A 		vsub.f32	s7, s13, s8
 380              	.LVL53:
 381              		.loc 1 115 13 view .LVU139
 382 01a2 63EE833A 		vmul.f32	s7, s7, s6
 383              	.LVL54:
 116:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s6 = (s6 + s8) * C81;
 384              		.loc 1 116 10 is_stmt 1 view .LVU140
 385              		.loc 1 116 19 is_stmt 0 view .LVU141
 386 01a6 76EE846A 		vadd.f32	s13, s13, s8
 387              	.LVL55:
 388              		.loc 1 116 13 view .LVU142
 389 01aa 66EE836A 		vmul.f32	s13, s13, s6
 390              	.LVL56:
 117:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          t1 = r5 - r1;
 391              		.loc 1 117 10 is_stmt 1 view .LVU143
 392              		.loc 1 117 13 is_stmt 0 view .LVU144
 393 01ae 37EE654A 		vsub.f32	s8, s14, s11
 394              	.LVL57:
 118:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r5 = r5 + r1;
 395              		.loc 1 118 10 is_stmt 1 view .LVU145
 396              		.loc 1 118 13 is_stmt 0 view .LVU146
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 10


 397 01b2 37EE257A 		vadd.f32	s14, s14, s11
 398              	.LVL58:
 119:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r8 = r7 - r6;
 399              		.loc 1 119 10 is_stmt 1 view .LVU147
 400              		.loc 1 119 13 is_stmt 0 view .LVU148
 401 01b6 77EEC65A 		vsub.f32	s11, s15, s12
 402              	.LVL59:
 120:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r7 = r7 + r6;
 403              		.loc 1 120 10 is_stmt 1 view .LVU149
 404              		.loc 1 120 13 is_stmt 0 view .LVU150
 405 01ba 77EE867A 		vadd.f32	s15, s15, s12
 406              	.LVL60:
 121:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          t2 = s5 - r2;
 407              		.loc 1 121 10 is_stmt 1 view .LVU151
 408              		.loc 1 121 13 is_stmt 0 view .LVU152
 409 01be 35EE633A 		vsub.f32	s6, s10, s7
 410              	.LVL61:
 122:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s5 = s5 + r2;
 411              		.loc 1 122 10 is_stmt 1 view .LVU153
 412              		.loc 1 122 13 is_stmt 0 view .LVU154
 413 01c2 35EE236A 		vadd.f32	s12, s10, s7
 414              	.LVL62:
 123:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s8 = s7 - s6;
 415              		.loc 1 123 10 is_stmt 1 view .LVU155
 416              		.loc 1 123 13 is_stmt 0 view .LVU156
 417 01c6 34EEE65A 		vsub.f32	s10, s9, s13
 418              	.LVL63:
 124:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s7 = s7 + s6;
 419              		.loc 1 124 10 is_stmt 1 view .LVU157
 420              		.loc 1 124 13 is_stmt 0 view .LVU158
 421 01ca 74EEA66A 		vadd.f32	s13, s9, s13
 422              	.LVL64:
 125:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i2]     = r5 + s7;
 423              		.loc 1 125 10 is_stmt 1 view .LVU159
 424              		.loc 1 125 32 is_stmt 0 view .LVU160
 425 01ce 77EE264A 		vadd.f32	s9, s14, s13
 426              		.loc 1 125 27 view .LVU161
 427 01d2 019B     		ldr	r3, [sp, #4]
 428 01d4 C3ED004A 		vstr.32	s9, [r3]
 126:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i8]     = r5 - s7;
 429              		.loc 1 126 10 is_stmt 1 view .LVU162
 430              		.loc 1 126 32 is_stmt 0 view .LVU163
 431 01d8 37EE667A 		vsub.f32	s14, s14, s13
 432              	.LVL65:
 433              		.loc 1 126 27 view .LVU164
 434 01dc 8BED007A 		vstr.32	s14, [fp]
 127:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i6]     = t1 + s8;
 435              		.loc 1 127 10 is_stmt 1 view .LVU165
 436              		.loc 1 127 32 is_stmt 0 view .LVU166
 437 01e0 34EE057A 		vadd.f32	s14, s8, s10
 438              		.loc 1 127 27 view .LVU167
 439 01e4 029F     		ldr	r7, [sp, #8]
 440 01e6 87ED007A 		vstr.32	s14, [r7]
 128:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i4]     = t1 - s8;
 441              		.loc 1 128 10 is_stmt 1 view .LVU168
 442              		.loc 1 128 32 is_stmt 0 view .LVU169
 443 01ea 34EE454A 		vsub.f32	s8, s8, s10
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 11


 444              	.LVL66:
 445              		.loc 1 128 27 view .LVU170
 446 01ee 079E     		ldr	r6, [sp, #28]
 447 01f0 86ED004A 		vstr.32	s8, [r6]
 129:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i2 + 1] = s5 - r7;
 448              		.loc 1 129 10 is_stmt 1 view .LVU171
 449              		.loc 1 129 32 is_stmt 0 view .LVU172
 450 01f4 36EE677A 		vsub.f32	s14, s12, s15
 451              		.loc 1 129 27 view .LVU173
 452 01f8 85ED007A 		vstr.32	s14, [r5]
 130:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i8 + 1] = s5 + r7;
 453              		.loc 1 130 10 is_stmt 1 view .LVU174
 454              		.loc 1 130 32 is_stmt 0 view .LVU175
 455 01fc 77EE867A 		vadd.f32	s15, s15, s12
 456              	.LVL67:
 457              		.loc 1 130 27 view .LVU176
 458 0200 C4ED007A 		vstr.32	s15, [r4]
 131:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i6 + 1] = t2 - r8;
 459              		.loc 1 131 10 is_stmt 1 view .LVU177
 460              		.loc 1 131 32 is_stmt 0 view .LVU178
 461 0204 73EE657A 		vsub.f32	s15, s6, s11
 462              		.loc 1 131 27 view .LVU179
 463 0208 C0ED007A 		vstr.32	s15, [r0]
 132:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i4 + 1] = t2 + r8;
 464              		.loc 1 132 10 is_stmt 1 view .LVU180
 465              		.loc 1 132 32 is_stmt 0 view .LVU181
 466 020c 75EE835A 		vadd.f32	s11, s11, s6
 467              	.LVL68:
 468              		.loc 1 132 27 view .LVU182
 469 0210 C1ED005A 		vstr.32	s11, [r1]
 133:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 134:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i1 += n1;
 470              		.loc 1 134 10 is_stmt 1 view .LVU183
 471              		.loc 1 134 13 is_stmt 0 view .LVU184
 472 0214 059B     		ldr	r3, [sp, #20]
 473 0216 9E44     		add	lr, lr, r3
 474              	.LVL69:
 135:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       } while (i1 < fftLen);
 475              		.loc 1 135 19 is_stmt 1 discriminator 1 view .LVU185
 476 0218 069B     		ldr	r3, [sp, #24]
 477 021a 7345     		cmp	r3, lr
 478 021c 3FF600AF 		bhi	.L2
 136:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 137:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       if (n2 < 8)
 479              		.loc 1 137 10 is_stmt 0 view .LVU186
 480 0220 099D     		ldr	r5, [sp, #36]
 481              		.loc 1 137 7 is_stmt 1 view .LVU187
 482              		.loc 1 137 10 is_stmt 0 view .LVU188
 483 0222 0B9A     		ldr	r2, [sp, #44]
 484              	.LVL70:
 485              		.loc 1 137 10 view .LVU189
 486 0224 072A     		cmp	r2, #7
 487 0226 40F2BB81 		bls	.L1
 138:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          break;
 139:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 140:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       ia1 = 0;
 141:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       j = 1;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 12


 488              		.loc 1 141 9 view .LVU190
 489 022a 4FF00108 		mov	r8, #1
 140:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       j = 1;
 490              		.loc 1 140 11 view .LVU191
 491 022e 0023     		movs	r3, #0
 492 0230 CB46     		mov	fp, r9
 493 0232 C146     		mov	r9, r8
 494              	.LVL71:
 140:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       j = 1;
 495              		.loc 1 140 11 view .LVU192
 496 0234 9046     		mov	r8, r2
 497              	.LVL72:
 498              	.L5:
 142:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 143:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       do
 499              		.loc 1 143 7 is_stmt 1 view .LVU193
 144:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       {
 145:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          /*  index calculation for the coefficients */
 146:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          id  = ia1 + twidCoefModifier;
 500              		.loc 1 146 10 view .LVU194
 501              		.loc 1 146 14 is_stmt 0 view .LVU195
 502 0236 0A9A     		ldr	r2, [sp, #40]
 503 0238 1344     		add	r3, r3, r2
 504              	.LVL73:
 147:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia1 = id;
 505              		.loc 1 147 10 is_stmt 1 view .LVU196
 148:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia2 = ia1 + id;
 506              		.loc 1 148 10 view .LVU197
 149:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia3 = ia2 + id;
 507              		.loc 1 149 10 view .LVU198
 508              		.loc 1 149 14 is_stmt 0 view .LVU199
 509 023a 03EB4301 		add	r1, r3, r3, lsl #1
 510              	.LVL74:
 150:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia4 = ia3 + id;
 511              		.loc 1 150 10 is_stmt 1 view .LVU200
 151:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia5 = ia4 + id;
 512              		.loc 1 151 10 view .LVU201
 513              		.loc 1 151 14 is_stmt 0 view .LVU202
 514 023e 03EB8302 		add	r2, r3, r3, lsl #2
 515              	.LVL75:
 152:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia6 = ia5 + id;
 516              		.loc 1 152 10 is_stmt 1 view .LVU203
 517              		.loc 1 152 14 is_stmt 0 view .LVU204
 518 0242 03EB020E 		add	lr, r3, r2
 519              	.LVL76:
 153:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia7 = ia6 + id;
 520              		.loc 1 153 10 is_stmt 1 view .LVU205
 521              		.loc 1 153 14 is_stmt 0 view .LVU206
 522 0246 02EB430C 		add	ip, r2, r3, lsl #1
 523              	.LVL77:
 154:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 155:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co2 = pCoef[2 * ia1];
 524              		.loc 1 155 10 is_stmt 1 view .LVU207
 525              		.loc 1 155 21 is_stmt 0 view .LVU208
 526 024a DF00     		lsls	r7, r3, #3
 527 024c 05EBC300 		add	r0, r5, r3, lsl #3
 528              		.loc 1 155 14 view .LVU209
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 13


 529 0250 D0ED008A 		vldr.32	s17, [r0]
 530              	.LVL78:
 156:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co3 = pCoef[2 * ia2];
 531              		.loc 1 156 10 is_stmt 1 view .LVU210
 532              		.loc 1 156 21 is_stmt 0 view .LVU211
 533 0254 1E01     		lsls	r6, r3, #4
 534 0256 05EB0310 		add	r0, r5, r3, lsl #4
 535              		.loc 1 156 14 view .LVU212
 536 025a 90ED008A 		vldr.32	s16, [r0]
 537              	.LVL79:
 157:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co4 = pCoef[2 * ia3];
 538              		.loc 1 157 10 is_stmt 1 view .LVU213
 539              		.loc 1 157 21 is_stmt 0 view .LVU214
 540 025e CC00     		lsls	r4, r1, #3
 541 0260 05EBC101 		add	r1, r5, r1, lsl #3
 542              	.LVL80:
 543              		.loc 1 157 14 view .LVU215
 544 0264 91ED000A 		vldr.32	s0, [r1]
 545              	.LVL81:
 158:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co5 = pCoef[2 * ia4];
 546              		.loc 1 158 10 is_stmt 1 view .LVU216
 547              		.loc 1 158 21 is_stmt 0 view .LVU217
 548 0268 5801     		lsls	r0, r3, #5
 549 026a 05EB4311 		add	r1, r5, r3, lsl #5
 550              		.loc 1 158 14 view .LVU218
 551 026e D1ED000A 		vldr.32	s1, [r1]
 552              	.LVL82:
 159:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co6 = pCoef[2 * ia5];
 553              		.loc 1 159 10 is_stmt 1 view .LVU219
 554              		.loc 1 159 21 is_stmt 0 view .LVU220
 555 0272 D100     		lsls	r1, r2, #3
 556 0274 05EBC202 		add	r2, r5, r2, lsl #3
 557              	.LVL83:
 558              		.loc 1 159 14 view .LVU221
 559 0278 92ED001A 		vldr.32	s2, [r2]
 560              	.LVL84:
 160:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co7 = pCoef[2 * ia6];
 561              		.loc 1 160 10 is_stmt 1 view .LVU222
 562              		.loc 1 160 21 is_stmt 0 view .LVU223
 563 027c 4FEACE02 		lsl	r2, lr, #3
 564 0280 05EBCE0E 		add	lr, r5, lr, lsl #3
 565              	.LVL85:
 566              		.loc 1 160 14 view .LVU224
 567 0284 DEED001A 		vldr.32	s3, [lr]
 568              	.LVL86:
 161:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co8 = pCoef[2 * ia7];
 569              		.loc 1 161 10 is_stmt 1 view .LVU225
 570              		.loc 1 161 21 is_stmt 0 view .LVU226
 571 0288 4FEACC0E 		lsl	lr, ip, #3
 572 028c 05EBCC0C 		add	ip, r5, ip, lsl #3
 573              	.LVL87:
 574              		.loc 1 161 14 view .LVU227
 575 0290 9CED002A 		vldr.32	s4, [ip]
 576              	.LVL88:
 162:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si2 = pCoef[2 * ia1 + 1];
 577              		.loc 1 162 10 is_stmt 1 view .LVU228
 578              		.loc 1 162 21 is_stmt 0 view .LVU229
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 14


 579 0294 0437     		adds	r7, r7, #4
 580 0296 2F44     		add	r7, r7, r5
 581              		.loc 1 162 14 view .LVU230
 582 0298 D7ED002A 		vldr.32	s5, [r7]
 583              	.LVL89:
 163:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si3 = pCoef[2 * ia2 + 1];
 584              		.loc 1 163 10 is_stmt 1 view .LVU231
 585              		.loc 1 163 21 is_stmt 0 view .LVU232
 586 029c 0436     		adds	r6, r6, #4
 587 029e 2E44     		add	r6, r6, r5
 588              		.loc 1 163 14 view .LVU233
 589 02a0 96ED003A 		vldr.32	s6, [r6]
 590              	.LVL90:
 164:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si4 = pCoef[2 * ia3 + 1];
 591              		.loc 1 164 10 is_stmt 1 view .LVU234
 592              		.loc 1 164 21 is_stmt 0 view .LVU235
 593 02a4 0434     		adds	r4, r4, #4
 594 02a6 2C44     		add	r4, r4, r5
 595              		.loc 1 164 14 view .LVU236
 596 02a8 D4ED003A 		vldr.32	s7, [r4]
 597              	.LVL91:
 165:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si5 = pCoef[2 * ia4 + 1];
 598              		.loc 1 165 10 is_stmt 1 view .LVU237
 599              		.loc 1 165 21 is_stmt 0 view .LVU238
 600 02ac 0430     		adds	r0, r0, #4
 601 02ae 2844     		add	r0, r0, r5
 602              		.loc 1 165 14 view .LVU239
 603 02b0 90ED004A 		vldr.32	s8, [r0]
 604              	.LVL92:
 166:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si6 = pCoef[2 * ia5 + 1];
 605              		.loc 1 166 10 is_stmt 1 view .LVU240
 606              		.loc 1 166 21 is_stmt 0 view .LVU241
 607 02b4 0431     		adds	r1, r1, #4
 608 02b6 2944     		add	r1, r1, r5
 609              		.loc 1 166 14 view .LVU242
 610 02b8 D1ED004A 		vldr.32	s9, [r1]
 611              	.LVL93:
 167:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si7 = pCoef[2 * ia6 + 1];
 612              		.loc 1 167 10 is_stmt 1 view .LVU243
 613              		.loc 1 167 21 is_stmt 0 view .LVU244
 614 02bc 0432     		adds	r2, r2, #4
 615 02be 2A44     		add	r2, r2, r5
 616              		.loc 1 167 14 view .LVU245
 617 02c0 92ED005A 		vldr.32	s10, [r2]
 618              	.LVL94:
 168:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si8 = pCoef[2 * ia7 + 1];
 619              		.loc 1 168 10 is_stmt 1 view .LVU246
 620              		.loc 1 168 21 is_stmt 0 view .LVU247
 621 02c4 0EF1040E 		add	lr, lr, #4
 622 02c8 AE44     		add	lr, lr, r5
 623              		.loc 1 168 14 view .LVU248
 624 02ca DEED005A 		vldr.32	s11, [lr]
 625              	.LVL95:
 169:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 170:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i1 = j;
 626              		.loc 1 170 10 is_stmt 1 view .LVU249
 627              		.loc 1 170 13 is_stmt 0 view .LVU250
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 15


 628 02ce 0793     		str	r3, [sp, #28]
 629 02d0 CDF82090 		str	r9, [sp, #32]
 630 02d4 0995     		str	r5, [sp, #36]
 631              	.LVL96:
 632              	.L4:
 171:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 172:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          do
 633              		.loc 1 172 10 is_stmt 1 view .LVU251
 173:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          {
 174:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             /*  index calculation for the input */
 175:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i2 = i1 + n2;
 634              		.loc 1 175 13 view .LVU252
 635              		.loc 1 175 16 is_stmt 0 view .LVU253
 636 02d6 09EB0800 		add	r0, r9, r8
 637              	.LVL97:
 176:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i3 = i2 + n2;
 638              		.loc 1 176 13 is_stmt 1 view .LVU254
 639              		.loc 1 176 16 is_stmt 0 view .LVU255
 640 02da 09EB4803 		add	r3, r9, r8, lsl #1
 641              	.LVL98:
 177:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i4 = i3 + n2;
 642              		.loc 1 177 13 is_stmt 1 view .LVU256
 643              		.loc 1 177 16 is_stmt 0 view .LVU257
 644 02de 08EB0304 		add	r4, r8, r3
 645              	.LVL99:
 178:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i5 = i4 + n2;
 646              		.loc 1 178 13 is_stmt 1 view .LVU258
 647              		.loc 1 178 16 is_stmt 0 view .LVU259
 648 02e2 03EB4802 		add	r2, r3, r8, lsl #1
 649              	.LVL100:
 179:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i6 = i5 + n2;
 650              		.loc 1 179 13 is_stmt 1 view .LVU260
 651              		.loc 1 179 16 is_stmt 0 view .LVU261
 652 02e6 08EB0206 		add	r6, r8, r2
 653              	.LVL101:
 180:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i7 = i6 + n2;
 654              		.loc 1 180 13 is_stmt 1 view .LVU262
 655              		.loc 1 180 16 is_stmt 0 view .LVU263
 656 02ea 02EB4801 		add	r1, r2, r8, lsl #1
 657              	.LVL102:
 181:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i8 = i7 + n2;
 658              		.loc 1 181 13 is_stmt 1 view .LVU264
 659              		.loc 1 181 16 is_stmt 0 view .LVU265
 660 02ee 08EB010A 		add	r10, r8, r1
 661              	.LVL103:
 182:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r1 = pSrc[2 * i1] + pSrc[2 * i5];
 662              		.loc 1 182 13 is_stmt 1 view .LVU266
 663              		.loc 1 182 22 is_stmt 0 view .LVU267
 664 02f2 4FEAC90E 		lsl	lr, r9, #3
 665 02f6 0BEBC905 		add	r5, fp, r9, lsl #3
 666 02fa 95ED007A 		vldr.32	s14, [r5]
 667              		.loc 1 182 37 view .LVU268
 668 02fe 4FEAC20C 		lsl	ip, r2, #3
 669 0302 0BEBC202 		add	r2, fp, r2, lsl #3
 670              	.LVL104:
 671              		.loc 1 182 37 view .LVU269
 672 0306 D2ED007A 		vldr.32	s15, [r2]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 16


 673              		.loc 1 182 16 view .LVU270
 674 030a 77EE276A 		vadd.f32	s13, s14, s15
 675              	.LVL105:
 183:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r5 = pSrc[2 * i1] - pSrc[2 * i5];
 676              		.loc 1 183 13 is_stmt 1 view .LVU271
 677              		.loc 1 183 16 is_stmt 0 view .LVU272
 678 030e 37EE67AA 		vsub.f32	s20, s14, s15
 679              	.LVL106:
 184:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r2 = pSrc[2 * i2] + pSrc[2 * i6];
 680              		.loc 1 184 13 is_stmt 1 view .LVU273
 681              		.loc 1 184 22 is_stmt 0 view .LVU274
 682 0312 C700     		lsls	r7, r0, #3
 683 0314 0097     		str	r7, [sp]
 684 0316 0BEBC000 		add	r0, fp, r0, lsl #3
 685              	.LVL107:
 686              		.loc 1 184 22 view .LVU275
 687 031a 0190     		str	r0, [sp, #4]
 688 031c 90ED006A 		vldr.32	s12, [r0]
 689              		.loc 1 184 37 view .LVU276
 690 0320 F000     		lsls	r0, r6, #3
 691 0322 0BEBC606 		add	r6, fp, r6, lsl #3
 692              	.LVL108:
 693              		.loc 1 184 37 view .LVU277
 694 0326 0296     		str	r6, [sp, #8]
 695 0328 D6ED007A 		vldr.32	s15, [r6]
 696              		.loc 1 184 16 view .LVU278
 697 032c 36EE277A 		vadd.f32	s14, s12, s15
 698              	.LVL109:
 185:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r6 = pSrc[2 * i2] - pSrc[2 * i6];
 699              		.loc 1 185 13 is_stmt 1 view .LVU279
 700              		.loc 1 185 16 is_stmt 0 view .LVU280
 701 0330 36EE676A 		vsub.f32	s12, s12, s15
 702              	.LVL110:
 186:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r3 = pSrc[2 * i3] + pSrc[2 * i7];
 703              		.loc 1 186 13 is_stmt 1 view .LVU281
 704              		.loc 1 186 22 is_stmt 0 view .LVU282
 705 0334 DF00     		lsls	r7, r3, #3
 706 0336 0BEBC303 		add	r3, fp, r3, lsl #3
 707              	.LVL111:
 708              		.loc 1 186 22 view .LVU283
 709 033a D3ED007A 		vldr.32	s15, [r3]
 710              		.loc 1 186 37 view .LVU284
 711 033e CE00     		lsls	r6, r1, #3
 712 0340 0BEBC101 		add	r1, fp, r1, lsl #3
 713              	.LVL112:
 714              		.loc 1 186 37 view .LVU285
 715 0344 0391     		str	r1, [sp, #12]
 716 0346 91ED009A 		vldr.32	s18, [r1]
 717              		.loc 1 186 16 view .LVU286
 718 034a 77EE899A 		vadd.f32	s19, s15, s18
 719              	.LVL113:
 187:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r7 = pSrc[2 * i3] - pSrc[2 * i7];
 720              		.loc 1 187 13 is_stmt 1 view .LVU287
 721              		.loc 1 187 16 is_stmt 0 view .LVU288
 722 034e 77EEC97A 		vsub.f32	s15, s15, s18
 723              	.LVL114:
 188:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r4 = pSrc[2 * i4] + pSrc[2 * i8];
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 17


 724              		.loc 1 188 13 is_stmt 1 view .LVU289
 725              		.loc 1 188 22 is_stmt 0 view .LVU290
 726 0352 E100     		lsls	r1, r4, #3
 727 0354 0BEBC404 		add	r4, fp, r4, lsl #3
 728              	.LVL115:
 729              		.loc 1 188 22 view .LVU291
 730 0358 0494     		str	r4, [sp, #16]
 731 035a 94ED00CA 		vldr.32	s24, [r4]
 732              		.loc 1 188 37 view .LVU292
 733 035e 4FEACA04 		lsl	r4, r10, #3
 734 0362 0BEBCA0A 		add	r10, fp, r10, lsl #3
 735              	.LVL116:
 736              		.loc 1 188 37 view .LVU293
 737 0366 DAED00AA 		vldr.32	s21, [r10]
 738              		.loc 1 188 16 view .LVU294
 739 036a 3CEE2A9A 		vadd.f32	s18, s24, s21
 740              	.LVL117:
 189:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r8 = pSrc[2 * i4] - pSrc[2 * i8];
 741              		.loc 1 189 13 is_stmt 1 view .LVU295
 742              		.loc 1 189 16 is_stmt 0 view .LVU296
 743 036e 3CEE6ACA 		vsub.f32	s24, s24, s21
 744              	.LVL118:
 190:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t1 = r1 - r3;
 745              		.loc 1 190 13 is_stmt 1 view .LVU297
 746              		.loc 1 190 16 is_stmt 0 view .LVU298
 747 0372 76EEE9CA 		vsub.f32	s25, s13, s19
 748              	.LVL119:
 191:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r1 = r1 + r3;
 749              		.loc 1 191 13 is_stmt 1 view .LVU299
 750              		.loc 1 191 16 is_stmt 0 view .LVU300
 751 0376 76EEA96A 		vadd.f32	s13, s13, s19
 752              	.LVL120:
 192:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r3 = r2 - r4;
 753              		.loc 1 192 13 is_stmt 1 view .LVU301
 754              		.loc 1 192 16 is_stmt 0 view .LVU302
 755 037a 77EE49DA 		vsub.f32	s27, s14, s18
 756              	.LVL121:
 193:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r2 = r2 + r4;
 757              		.loc 1 193 13 is_stmt 1 view .LVU303
 758              		.loc 1 193 16 is_stmt 0 view .LVU304
 759 037e 37EE097A 		vadd.f32	s14, s14, s18
 760              	.LVL122:
 194:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i1] = r1 + r2;
 761              		.loc 1 194 13 is_stmt 1 view .LVU305
 762              		.loc 1 194 31 is_stmt 0 view .LVU306
 763 0382 36EE879A 		vadd.f32	s18, s13, s14
 764              	.LVL123:
 765              		.loc 1 194 26 view .LVU307
 766 0386 85ED009A 		vstr.32	s18, [r5]
 767              	.LVL124:
 195:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r2 = r1 - r2;
 768              		.loc 1 195 13 is_stmt 1 view .LVU308
 769              		.loc 1 195 16 is_stmt 0 view .LVU309
 770 038a 36EEC7EA 		vsub.f32	s28, s13, s14
 771              	.LVL125:
 196:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 772              		.loc 1 196 13 is_stmt 1 view .LVU310
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 18


 773              		.loc 1 196 22 is_stmt 0 view .LVU311
 774 038e 0EF1040E 		add	lr, lr, #4
 775 0392 DE44     		add	lr, lr, fp
 776 0394 9EED00BA 		vldr.32	s22, [lr]
 777              		.loc 1 196 41 view .LVU312
 778 0398 0CF1040C 		add	ip, ip, #4
 779 039c DC44     		add	ip, ip, fp
 780 039e DCED006A 		vldr.32	s13, [ip]
 781              	.LVL126:
 782              		.loc 1 196 16 view .LVU313
 783 03a2 3BEE267A 		vadd.f32	s14, s22, s13
 784              	.LVL127:
 197:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 785              		.loc 1 197 13 is_stmt 1 view .LVU314
 786              		.loc 1 197 16 is_stmt 0 view .LVU315
 787 03a6 3BEE66BA 		vsub.f32	s22, s22, s13
 788              	.LVL128:
 198:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 789              		.loc 1 198 13 is_stmt 1 view .LVU316
 790              		.loc 1 198 22 is_stmt 0 view .LVU317
 791 03aa 009D     		ldr	r5, [sp]
 792 03ac 0435     		adds	r5, r5, #4
 793 03ae 5D44     		add	r5, r5, fp
 794 03b0 D5ED006A 		vldr.32	s13, [r5]
 795              		.loc 1 198 41 view .LVU318
 796 03b4 0430     		adds	r0, r0, #4
 797 03b6 5844     		add	r0, r0, fp
 798 03b8 90ED009A 		vldr.32	s18, [r0]
 799              		.loc 1 198 16 view .LVU319
 800 03bc 76EE899A 		vadd.f32	s19, s13, s18
 801              	.LVL129:
 199:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 802              		.loc 1 199 13 is_stmt 1 view .LVU320
 803              		.loc 1 199 16 is_stmt 0 view .LVU321
 804 03c0 76EEC96A 		vsub.f32	s13, s13, s18
 805              	.LVL130:
 200:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 806              		.loc 1 200 13 is_stmt 1 view .LVU322
 807              		.loc 1 200 22 is_stmt 0 view .LVU323
 808 03c4 0437     		adds	r7, r7, #4
 809 03c6 5F44     		add	r7, r7, fp
 810 03c8 D7ED00AA 		vldr.32	s21, [r7]
 811              		.loc 1 200 41 view .LVU324
 812 03cc 0436     		adds	r6, r6, #4
 813 03ce 5E44     		add	r6, r6, fp
 814 03d0 96ED009A 		vldr.32	s18, [r6]
 815              		.loc 1 200 16 view .LVU325
 816 03d4 7AEE89EA 		vadd.f32	s29, s21, s18
 817              	.LVL131:
 201:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 818              		.loc 1 201 13 is_stmt 1 view .LVU326
 819              		.loc 1 201 16 is_stmt 0 view .LVU327
 820 03d8 7AEEC9AA 		vsub.f32	s21, s21, s18
 821              	.LVL132:
 202:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 822              		.loc 1 202 13 is_stmt 1 view .LVU328
 823              		.loc 1 202 22 is_stmt 0 view .LVU329
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 19


 824 03dc 0431     		adds	r1, r1, #4
 825 03de 5944     		add	r1, r1, fp
 826 03e0 D1ED00BA 		vldr.32	s23, [r1]
 827              		.loc 1 202 41 view .LVU330
 828 03e4 0434     		adds	r4, r4, #4
 829 03e6 5C44     		add	r4, r4, fp
 830 03e8 94ED009A 		vldr.32	s18, [r4]
 831              		.loc 1 202 16 view .LVU331
 832 03ec 3BEE89DA 		vadd.f32	s26, s23, s18
 833              	.LVL133:
 203:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 834              		.loc 1 203 13 is_stmt 1 view .LVU332
 835              		.loc 1 203 16 is_stmt 0 view .LVU333
 836 03f0 7BEEC9BA 		vsub.f32	s23, s23, s18
 837              	.LVL134:
 204:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t2 = s1 - s3;
 838              		.loc 1 204 13 is_stmt 1 view .LVU334
 839              		.loc 1 204 16 is_stmt 0 view .LVU335
 840 03f4 37EE6E9A 		vsub.f32	s18, s14, s29
 841              	.LVL135:
 205:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s1 = s1 + s3;
 842              		.loc 1 205 13 is_stmt 1 view .LVU336
 843              		.loc 1 205 16 is_stmt 0 view .LVU337
 844 03f8 37EE2E7A 		vadd.f32	s14, s14, s29
 845              	.LVL136:
 206:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s3 = s2 - s4;
 846              		.loc 1 206 13 is_stmt 1 view .LVU338
 847              		.loc 1 206 16 is_stmt 0 view .LVU339
 848 03fc 79EECDEA 		vsub.f32	s29, s19, s26
 849              	.LVL137:
 207:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s2 = s2 + s4;
 850              		.loc 1 207 13 is_stmt 1 view .LVU340
 851              		.loc 1 207 16 is_stmt 0 view .LVU341
 852 0400 79EE8D9A 		vadd.f32	s19, s19, s26
 853              	.LVL138:
 208:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r1 = t1 + s3;
 854              		.loc 1 208 13 is_stmt 1 view .LVU342
 855              		.loc 1 208 16 is_stmt 0 view .LVU343
 856 0404 3CEEAEDA 		vadd.f32	s26, s25, s29
 857              	.LVL139:
 209:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t1 = t1 - s3;
 858              		.loc 1 209 13 is_stmt 1 view .LVU344
 859              		.loc 1 209 16 is_stmt 0 view .LVU345
 860 0408 7CEEEECA 		vsub.f32	s25, s25, s29
 861              	.LVL140:
 210:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i1 + 1] = s1 + s2;
 862              		.loc 1 210 13 is_stmt 1 view .LVU346
 863              		.loc 1 210 35 is_stmt 0 view .LVU347
 864 040c 77EE29EA 		vadd.f32	s29, s14, s19
 865              	.LVL141:
 866              		.loc 1 210 30 view .LVU348
 867 0410 CEED00EA 		vstr.32	s29, [lr]
 868              	.LVL142:
 211:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s2 = s1 - s2;
 869              		.loc 1 211 13 is_stmt 1 view .LVU349
 870              		.loc 1 211 16 is_stmt 0 view .LVU350
 871 0414 37EE697A 		vsub.f32	s14, s14, s19
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 20


 872              	.LVL143:
 212:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s1 = t2 - r3;
 873              		.loc 1 212 13 is_stmt 1 view .LVU351
 874              		.loc 1 212 16 is_stmt 0 view .LVU352
 875 0418 79EE6D9A 		vsub.f32	s19, s18, s27
 876              	.LVL144:
 213:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t2 = t2 + r3;
 877              		.loc 1 213 13 is_stmt 1 view .LVU353
 878              		.loc 1 213 16 is_stmt 0 view .LVU354
 879 041c 3DEE899A 		vadd.f32	s18, s27, s18
 880              	.LVL145:
 214:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co5 * r2;
 881              		.loc 1 214 13 is_stmt 1 view .LVU355
 882              		.loc 1 214 16 is_stmt 0 view .LVU356
 883 0420 60EE8EDA 		vmul.f32	s27, s1, s28
 884              	.LVL146:
 215:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si5 * s2;
 885              		.loc 1 215 13 is_stmt 1 view .LVU357
 886              		.loc 1 215 16 is_stmt 0 view .LVU358
 887 0424 64EE07EA 		vmul.f32	s29, s8, s14
 888              	.LVL147:
 216:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co5 * s2;
 889              		.loc 1 216 13 is_stmt 1 view .LVU359
 890              		.loc 1 216 16 is_stmt 0 view .LVU360
 891 0428 20EE877A 		vmul.f32	s14, s1, s14
 892              	.LVL148:
 217:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si5 * r2;
 893              		.loc 1 217 13 is_stmt 1 view .LVU361
 894              		.loc 1 217 16 is_stmt 0 view .LVU362
 895 042c 24EE0EEA 		vmul.f32	s28, s8, s28
 896              	.LVL149:
 218:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i5]     = p1 + p2;
 897              		.loc 1 218 13 is_stmt 1 view .LVU363
 898              		.loc 1 218 35 is_stmt 0 view .LVU364
 899 0430 7DEEAEDA 		vadd.f32	s27, s27, s29
 900              	.LVL150:
 901              		.loc 1 218 30 view .LVU365
 902 0434 C2ED00DA 		vstr.32	s27, [r2]
 219:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i5 + 1] = p3 - p4;
 903              		.loc 1 219 13 is_stmt 1 view .LVU366
 904              		.loc 1 219 35 is_stmt 0 view .LVU367
 905 0438 37EE4E7A 		vsub.f32	s14, s14, s28
 906              	.LVL151:
 907              		.loc 1 219 30 view .LVU368
 908 043c 8CED007A 		vstr.32	s14, [ip]
 220:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co3 * r1;
 909              		.loc 1 220 13 is_stmt 1 view .LVU369
 910              		.loc 1 220 16 is_stmt 0 view .LVU370
 911 0440 28EE0D7A 		vmul.f32	s14, s16, s26
 912              	.LVL152:
 221:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si3 * s1;
 913              		.loc 1 221 13 is_stmt 1 view .LVU371
 914              		.loc 1 221 16 is_stmt 0 view .LVU372
 915 0444 63EE29DA 		vmul.f32	s27, s6, s19
 916              	.LVL153:
 222:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co3 * s1;
 917              		.loc 1 222 13 is_stmt 1 view .LVU373
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 21


 918              		.loc 1 222 16 is_stmt 0 view .LVU374
 919 0448 68EE299A 		vmul.f32	s19, s16, s19
 920              	.LVL154:
 223:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si3 * r1;
 921              		.loc 1 223 13 is_stmt 1 view .LVU375
 922              		.loc 1 223 16 is_stmt 0 view .LVU376
 923 044c 23EE0DDA 		vmul.f32	s26, s6, s26
 924              	.LVL155:
 224:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i3]     = p1 + p2;
 925              		.loc 1 224 13 is_stmt 1 view .LVU377
 926              		.loc 1 224 35 is_stmt 0 view .LVU378
 927 0450 37EE2D7A 		vadd.f32	s14, s14, s27
 928              	.LVL156:
 929              		.loc 1 224 30 view .LVU379
 930 0454 83ED007A 		vstr.32	s14, [r3]
 225:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i3 + 1] = p3 - p4;
 931              		.loc 1 225 13 is_stmt 1 view .LVU380
 932              		.loc 1 225 35 is_stmt 0 view .LVU381
 933 0458 79EECD9A 		vsub.f32	s19, s19, s26
 934              	.LVL157:
 935              		.loc 1 225 30 view .LVU382
 936 045c C7ED009A 		vstr.32	s19, [r7]
 226:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co7 * t1;
 937              		.loc 1 226 13 is_stmt 1 view .LVU383
 938              		.loc 1 226 16 is_stmt 0 view .LVU384
 939 0460 21EEAC7A 		vmul.f32	s14, s3, s25
 940              	.LVL158:
 227:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si7 * t2;
 941              		.loc 1 227 13 is_stmt 1 view .LVU385
 942              		.loc 1 227 16 is_stmt 0 view .LVU386
 943 0464 65EE099A 		vmul.f32	s19, s10, s18
 944              	.LVL159:
 228:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co7 * t2;
 945              		.loc 1 228 13 is_stmt 1 view .LVU387
 946              		.loc 1 228 16 is_stmt 0 view .LVU388
 947 0468 21EE899A 		vmul.f32	s18, s3, s18
 948              	.LVL160:
 229:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si7 * t1;
 949              		.loc 1 229 13 is_stmt 1 view .LVU389
 950              		.loc 1 229 16 is_stmt 0 view .LVU390
 951 046c 65EE2CCA 		vmul.f32	s25, s10, s25
 952              	.LVL161:
 230:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i7]     = p1 + p2;
 953              		.loc 1 230 13 is_stmt 1 view .LVU391
 954              		.loc 1 230 35 is_stmt 0 view .LVU392
 955 0470 37EE297A 		vadd.f32	s14, s14, s19
 956              	.LVL162:
 957              		.loc 1 230 30 view .LVU393
 958 0474 039A     		ldr	r2, [sp, #12]
 959 0476 82ED007A 		vstr.32	s14, [r2]
 231:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i7 + 1] = p3 - p4;
 960              		.loc 1 231 13 is_stmt 1 view .LVU394
 961              		.loc 1 231 35 is_stmt 0 view .LVU395
 962 047a 39EE6C9A 		vsub.f32	s18, s18, s25
 963              	.LVL163:
 964              		.loc 1 231 30 view .LVU396
 965 047e 86ED009A 		vstr.32	s18, [r6]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 22


 232:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r1 = (r6 - r8) * C81;
 966              		.loc 1 232 13 is_stmt 1 view .LVU397
 967              		.loc 1 232 22 is_stmt 0 view .LVU398
 968 0482 36EE4C9A 		vsub.f32	s18, s12, s24
 969              		.loc 1 232 16 view .LVU399
 970 0486 9FED357A 		vldr.32	s14, .L8
 971 048a 29EE079A 		vmul.f32	s18, s18, s14
 972              	.LVL164:
 233:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r6 = (r6 + r8) * C81;
 973              		.loc 1 233 13 is_stmt 1 view .LVU400
 974              		.loc 1 233 22 is_stmt 0 view .LVU401
 975 048e 36EE0C6A 		vadd.f32	s12, s12, s24
 976              	.LVL165:
 977              		.loc 1 233 16 view .LVU402
 978 0492 26EE076A 		vmul.f32	s12, s12, s14
 979              	.LVL166:
 234:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s1 = (s6 - s8) * C81;
 980              		.loc 1 234 13 is_stmt 1 view .LVU403
 981              		.loc 1 234 22 is_stmt 0 view .LVU404
 982 0496 36EEEBCA 		vsub.f32	s24, s13, s23
 983              	.LVL167:
 984              		.loc 1 234 16 view .LVU405
 985 049a 2CEE07CA 		vmul.f32	s24, s24, s14
 986              	.LVL168:
 235:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s6 = (s6 + s8) * C81;
 987              		.loc 1 235 13 is_stmt 1 view .LVU406
 988              		.loc 1 235 22 is_stmt 0 view .LVU407
 989 049e 76EEAB6A 		vadd.f32	s13, s13, s23
 990              	.LVL169:
 991              		.loc 1 235 16 view .LVU408
 992 04a2 66EE876A 		vmul.f32	s13, s13, s14
 993              	.LVL170:
 236:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t1 = r5 - r1;
 994              		.loc 1 236 13 is_stmt 1 view .LVU409
 995              		.loc 1 236 16 is_stmt 0 view .LVU410
 996 04a6 7AEE499A 		vsub.f32	s19, s20, s18
 997              	.LVL171:
 237:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r5 = r5 + r1;
 998              		.loc 1 237 13 is_stmt 1 view .LVU411
 999              		.loc 1 237 16 is_stmt 0 view .LVU412
 1000 04aa 3AEE097A 		vadd.f32	s14, s20, s18
 1001              	.LVL172:
 238:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r8 = r7 - r6;
 1002              		.loc 1 238 13 is_stmt 1 view .LVU413
 1003              		.loc 1 238 16 is_stmt 0 view .LVU414
 1004 04ae 37EEC69A 		vsub.f32	s18, s15, s12
 1005              	.LVL173:
 239:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r7 = r7 + r6;
 1006              		.loc 1 239 13 is_stmt 1 view .LVU415
 1007              		.loc 1 239 16 is_stmt 0 view .LVU416
 1008 04b2 77EE867A 		vadd.f32	s15, s15, s12
 1009              	.LVL174:
 240:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t2 = s5 - s1;
 1010              		.loc 1 240 13 is_stmt 1 view .LVU417
 1011              		.loc 1 240 16 is_stmt 0 view .LVU418
 1012 04b6 7BEE4CBA 		vsub.f32	s23, s22, s24
 1013              	.LVL175:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 23


 241:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s5 = s5 + s1;
 1014              		.loc 1 241 13 is_stmt 1 view .LVU419
 1015              		.loc 1 241 16 is_stmt 0 view .LVU420
 1016 04ba 3BEE0C6A 		vadd.f32	s12, s22, s24
 1017              	.LVL176:
 242:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s8 = s7 - s6;
 1018              		.loc 1 242 13 is_stmt 1 view .LVU421
 1019              		.loc 1 242 16 is_stmt 0 view .LVU422
 1020 04be 3AEEE6AA 		vsub.f32	s20, s21, s13
 1021              	.LVL177:
 243:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s7 = s7 + s6;
 1022              		.loc 1 243 13 is_stmt 1 view .LVU423
 1023              		.loc 1 243 16 is_stmt 0 view .LVU424
 1024 04c2 7AEEA66A 		vadd.f32	s13, s21, s13
 1025              	.LVL178:
 244:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r1 = r5 + s7;
 1026              		.loc 1 244 13 is_stmt 1 view .LVU425
 1027              		.loc 1 244 16 is_stmt 0 view .LVU426
 1028 04c6 37EE26BA 		vadd.f32	s22, s14, s13
 1029              	.LVL179:
 245:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r5 = r5 - s7;
 1030              		.loc 1 245 13 is_stmt 1 view .LVU427
 1031              		.loc 1 245 16 is_stmt 0 view .LVU428
 1032 04ca 37EE667A 		vsub.f32	s14, s14, s13
 1033              	.LVL180:
 246:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r6 = t1 + s8;
 1034              		.loc 1 246 13 is_stmt 1 view .LVU429
 1035              		.loc 1 246 16 is_stmt 0 view .LVU430
 1036 04ce 79EE8AAA 		vadd.f32	s21, s19, s20
 1037              	.LVL181:
 247:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t1 = t1 - s8;
 1038              		.loc 1 247 13 is_stmt 1 view .LVU431
 1039              		.loc 1 247 16 is_stmt 0 view .LVU432
 1040 04d2 79EECA9A 		vsub.f32	s19, s19, s20
 1041              	.LVL182:
 248:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s1 = s5 - r7;
 1042              		.loc 1 248 13 is_stmt 1 view .LVU433
 1043              		.loc 1 248 16 is_stmt 0 view .LVU434
 1044 04d6 76EE676A 		vsub.f32	s13, s12, s15
 1045              	.LVL183:
 249:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s5 = s5 + r7;
 1046              		.loc 1 249 13 is_stmt 1 view .LVU435
 1047              		.loc 1 249 16 is_stmt 0 view .LVU436
 1048 04da 77EE867A 		vadd.f32	s15, s15, s12
 1049              	.LVL184:
 250:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s6 = t2 - r8;
 1050              		.loc 1 250 13 is_stmt 1 view .LVU437
 1051              		.loc 1 250 16 is_stmt 0 view .LVU438
 1052 04de 3BEEC9AA 		vsub.f32	s20, s23, s18
 1053              	.LVL185:
 251:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t2 = t2 + r8;
 1054              		.loc 1 251 13 is_stmt 1 view .LVU439
 1055              		.loc 1 251 16 is_stmt 0 view .LVU440
 1056 04e2 39EE2B9A 		vadd.f32	s18, s18, s23
 1057              	.LVL186:
 252:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co2 * r1;
 1058              		.loc 1 252 13 is_stmt 1 view .LVU441
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 24


 1059              		.loc 1 252 16 is_stmt 0 view .LVU442
 1060 04e6 28EE8B6A 		vmul.f32	s12, s17, s22
 1061              	.LVL187:
 253:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si2 * s1;
 1062              		.loc 1 253 13 is_stmt 1 view .LVU443
 1063              		.loc 1 253 16 is_stmt 0 view .LVU444
 1064 04ea 62EEA6BA 		vmul.f32	s23, s5, s13
 1065              	.LVL188:
 254:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co2 * s1;
 1066              		.loc 1 254 13 is_stmt 1 view .LVU445
 1067              		.loc 1 254 16 is_stmt 0 view .LVU446
 1068 04ee 68EEA66A 		vmul.f32	s13, s17, s13
 1069              	.LVL189:
 255:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si2 * r1;
 1070              		.loc 1 255 13 is_stmt 1 view .LVU447
 1071              		.loc 1 255 16 is_stmt 0 view .LVU448
 1072 04f2 22EE8BBA 		vmul.f32	s22, s5, s22
 1073              	.LVL190:
 256:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i2]     = p1 + p2;
 1074              		.loc 1 256 13 is_stmt 1 view .LVU449
 1075              		.loc 1 256 35 is_stmt 0 view .LVU450
 1076 04f6 36EE2B6A 		vadd.f32	s12, s12, s23
 1077              	.LVL191:
 1078              		.loc 1 256 30 view .LVU451
 1079 04fa 019B     		ldr	r3, [sp, #4]
 1080 04fc 83ED006A 		vstr.32	s12, [r3]
 257:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i2 + 1] = p3 - p4;
 1081              		.loc 1 257 13 is_stmt 1 view .LVU452
 1082              		.loc 1 257 35 is_stmt 0 view .LVU453
 1083 0500 76EECB6A 		vsub.f32	s13, s13, s22
 1084              	.LVL192:
 1085              		.loc 1 257 30 view .LVU454
 1086 0504 C5ED006A 		vstr.32	s13, [r5]
 258:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co8 * r5;
 1087              		.loc 1 258 13 is_stmt 1 view .LVU455
 1088              		.loc 1 258 16 is_stmt 0 view .LVU456
 1089 0508 62EE076A 		vmul.f32	s13, s4, s14
 1090              	.LVL193:
 259:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si8 * s5;
 1091              		.loc 1 259 13 is_stmt 1 view .LVU457
 1092              		.loc 1 259 16 is_stmt 0 view .LVU458
 1093 050c 25EEA7BA 		vmul.f32	s22, s11, s15
 1094              	.LVL194:
 260:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co8 * s5;
 1095              		.loc 1 260 13 is_stmt 1 view .LVU459
 1096              		.loc 1 260 16 is_stmt 0 view .LVU460
 1097 0510 62EE277A 		vmul.f32	s15, s4, s15
 1098              	.LVL195:
 261:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si8 * r5;
 1099              		.loc 1 261 13 is_stmt 1 view .LVU461
 1100              		.loc 1 261 16 is_stmt 0 view .LVU462
 1101 0514 25EE876A 		vmul.f32	s12, s11, s14
 1102              	.LVL196:
 262:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i8]     = p1 + p2;
 1103              		.loc 1 262 13 is_stmt 1 view .LVU463
 1104              		.loc 1 262 35 is_stmt 0 view .LVU464
 1105 0518 36EE8B7A 		vadd.f32	s14, s13, s22
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 25


 1106              	.LVL197:
 1107              		.loc 1 262 30 view .LVU465
 1108 051c 8AED007A 		vstr.32	s14, [r10]
 263:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i8 + 1] = p3 - p4;
 1109              		.loc 1 263 13 is_stmt 1 view .LVU466
 1110              		.loc 1 263 35 is_stmt 0 view .LVU467
 1111 0520 77EEC67A 		vsub.f32	s15, s15, s12
 1112              	.LVL198:
 1113              		.loc 1 263 30 view .LVU468
 1114 0524 C4ED007A 		vstr.32	s15, [r4]
 264:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co6 * r6;
 1115              		.loc 1 264 13 is_stmt 1 view .LVU469
 1116              		.loc 1 264 16 is_stmt 0 view .LVU470
 1117 0528 61EE2A7A 		vmul.f32	s15, s2, s21
 1118              	.LVL199:
 265:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si6 * s6;
 1119              		.loc 1 265 13 is_stmt 1 view .LVU471
 1120              		.loc 1 265 16 is_stmt 0 view .LVU472
 1121 052c 24EE8A6A 		vmul.f32	s12, s9, s20
 1122              	.LVL200:
 266:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co6 * s6;
 1123              		.loc 1 266 13 is_stmt 1 view .LVU473
 1124              		.loc 1 266 16 is_stmt 0 view .LVU474
 1125 0530 21EE0A7A 		vmul.f32	s14, s2, s20
 1126              	.LVL201:
 267:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si6 * r6;
 1127              		.loc 1 267 13 is_stmt 1 view .LVU475
 1128              		.loc 1 267 16 is_stmt 0 view .LVU476
 1129 0534 64EEAA6A 		vmul.f32	s13, s9, s21
 1130              	.LVL202:
 268:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i6]     = p1 + p2;
 1131              		.loc 1 268 13 is_stmt 1 view .LVU477
 1132              		.loc 1 268 35 is_stmt 0 view .LVU478
 1133 0538 77EE867A 		vadd.f32	s15, s15, s12
 1134              	.LVL203:
 1135              		.loc 1 268 30 view .LVU479
 1136 053c 029E     		ldr	r6, [sp, #8]
 1137 053e C6ED007A 		vstr.32	s15, [r6]
 269:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i6 + 1] = p3 - p4;
 1138              		.loc 1 269 13 is_stmt 1 view .LVU480
 1139              		.loc 1 269 35 is_stmt 0 view .LVU481
 1140 0542 37EE667A 		vsub.f32	s14, s14, s13
 1141              	.LVL204:
 1142              		.loc 1 269 30 view .LVU482
 1143 0546 80ED007A 		vstr.32	s14, [r0]
 270:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co4 * t1;
 1144              		.loc 1 270 13 is_stmt 1 view .LVU483
 1145              		.loc 1 270 16 is_stmt 0 view .LVU484
 1146 054a 60EE296A 		vmul.f32	s13, s0, s19
 1147              	.LVL205:
 271:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si4 * t2;
 1148              		.loc 1 271 13 is_stmt 1 view .LVU485
 1149              		.loc 1 271 16 is_stmt 0 view .LVU486
 1150 054e 23EE896A 		vmul.f32	s12, s7, s18
 1151              	.LVL206:
 272:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co4 * t2;
 1152              		.loc 1 272 13 is_stmt 1 view .LVU487
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 26


 1153              		.loc 1 272 16 is_stmt 0 view .LVU488
 1154 0552 60EE097A 		vmul.f32	s15, s0, s18
 1155              	.LVL207:
 273:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si4 * t1;
 1156              		.loc 1 273 13 is_stmt 1 view .LVU489
 1157              		.loc 1 273 16 is_stmt 0 view .LVU490
 1158 0556 23EEA97A 		vmul.f32	s14, s7, s19
 1159 055a 01E0     		b	.L9
 1160              	.L10:
 1161              		.align	2
 1162              	.L8:
 1163 055c F304353F 		.word	1060439283
 1164              	.L9:
 1165              	.LVL208:
 274:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i4]     = p1 + p2;
 1166              		.loc 1 274 13 is_stmt 1 view .LVU491
 1167              		.loc 1 274 35 is_stmt 0 view .LVU492
 1168 0560 76EE866A 		vadd.f32	s13, s13, s12
 1169              	.LVL209:
 1170              		.loc 1 274 30 view .LVU493
 1171 0564 049C     		ldr	r4, [sp, #16]
 1172 0566 C4ED006A 		vstr.32	s13, [r4]
 275:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i4 + 1] = p3 - p4;
 1173              		.loc 1 275 13 is_stmt 1 view .LVU494
 1174              		.loc 1 275 35 is_stmt 0 view .LVU495
 1175 056a 77EEC77A 		vsub.f32	s15, s15, s14
 1176              	.LVL210:
 1177              		.loc 1 275 30 view .LVU496
 1178 056e C1ED007A 		vstr.32	s15, [r1]
 276:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 277:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i1 += n1;
 1179              		.loc 1 277 13 is_stmt 1 view .LVU497
 1180              		.loc 1 277 16 is_stmt 0 view .LVU498
 1181 0572 059B     		ldr	r3, [sp, #20]
 1182 0574 9944     		add	r9, r9, r3
 1183              	.LVL211:
 278:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          } while (i1 < fftLen);
 1184              		.loc 1 278 22 is_stmt 1 discriminator 1 view .LVU499
 1185 0576 069B     		ldr	r3, [sp, #24]
 1186 0578 4B45     		cmp	r3, r9
 1187 057a 3FF6ACAE 		bhi	.L4
 279:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 280:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          j++;
 1188              		.loc 1 280 11 is_stmt 0 view .LVU500
 1189 057e 079B     		ldr	r3, [sp, #28]
 1190 0580 DDF82090 		ldr	r9, [sp, #32]
 1191              	.LVL212:
 1192              		.loc 1 280 11 view .LVU501
 1193 0584 099D     		ldr	r5, [sp, #36]
 1194              		.loc 1 280 10 is_stmt 1 view .LVU502
 1195              		.loc 1 280 11 is_stmt 0 view .LVU503
 1196 0586 09F10109 		add	r9, r9, #1
 1197              	.LVL213:
 281:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       } while (j < n2);
 1198              		.loc 1 281 18 is_stmt 1 view .LVU504
 1199 058a C845     		cmp	r8, r9
 1200 058c 3FF653AE 		bhi	.L5
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 27


 282:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 283:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       twidCoefModifier <<= 3;
 1201              		.loc 1 283 24 is_stmt 0 view .LVU505
 1202 0590 D946     		mov	r9, fp
 1203              	.LVL214:
 1204              		.loc 1 283 7 is_stmt 1 view .LVU506
 1205              		.loc 1 283 24 is_stmt 0 view .LVU507
 1206 0592 0A9B     		ldr	r3, [sp, #40]
 1207 0594 DB00     		lsls	r3, r3, #3
 1208 0596 9BB2     		uxth	r3, r3
 1209 0598 0A93     		str	r3, [sp, #40]
 1210              	.LVL215:
 284:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    } while (n2 > 7);
 1211              		.loc 1 284 16 is_stmt 1 view .LVU508
  69:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       i1 = 0;
 1212              		.loc 1 69 10 is_stmt 0 view .LVU509
 1213 059a 0B9B     		ldr	r3, [sp, #44]
 1214 059c 0593     		str	r3, [sp, #20]
 1215              	.LVL216:
  69:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       i1 = 0;
 1216              		.loc 1 69 10 view .LVU510
 1217 059e 39E5     		b	.L6
 1218              	.LVL217:
 1219              	.L1:
 285:DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** }
 1220              		.loc 1 285 1 view .LVU511
 1221 05a0 0DB0     		add	sp, sp, #52
 1222              	.LCFI3:
 1223              		.cfi_def_cfa_offset 92
 1224              		@ sp needed
 1225 05a2 BDEC0E8B 		vldm	sp!, {d8-d14}
 1226              	.LCFI4:
 1227              		.cfi_restore 92
 1228              		.cfi_restore 93
 1229              		.cfi_restore 90
 1230              		.cfi_restore 91
 1231              		.cfi_restore 88
 1232              		.cfi_restore 89
 1233              		.cfi_restore 86
 1234              		.cfi_restore 87
 1235              		.cfi_restore 84
 1236              		.cfi_restore 85
 1237              		.cfi_restore 82
 1238              		.cfi_restore 83
 1239              		.cfi_restore 80
 1240              		.cfi_restore 81
 1241              		.cfi_def_cfa_offset 36
 1242 05a6 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1243              		.loc 1 285 1 view .LVU512
 1244              		.cfi_endproc
 1245              	.LFE139:
 1247 05aa 00BF     		.text
 1248              	.Letext0:
 1249              		.file 2 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 1250              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 1251              		.file 4 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 arm_cfft_radix8_f32.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s:21     .text.arm_radix8_butterfly_f32:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s:27     .text.arm_radix8_butterfly_f32:00000000 arm_radix8_butterfly_f32
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s:1163   .text.arm_radix8_butterfly_f32:0000055c $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccs27jJQ.s:1168   .text.arm_radix8_butterfly_f32:00000560 $t

NO UNDEFINED SYMBOLS
