// Seed: 1146543454
module module_0;
  assign id_1 = 1;
  assign module_1.id_3 = 0;
  tri0 id_2;
  assign id_1 = id_1 & id_1;
  assign id_1 = id_2;
  wire id_3;
  id_4(
      .id_0(~id_1)
  );
  wire id_5;
  wire id_6;
  wire id_7 = 1;
  generate
    wire id_8;
  endgenerate
  wire id_9;
  wire id_10, id_11;
  initial id_12;
  tri0 id_13 = id_7;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    input supply0 id_2
    , id_13,
    output wire id_3,
    input supply0 id_4,
    input wor id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri id_8,
    input tri id_9,
    output wor id_10,
    output wand id_11
);
  wire id_14;
  module_0 modCall_1 ();
endmodule
