#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Sep 10 16:23:16 2025
# Process ID         : 96215
# Current directory  : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1
# Command line       : vivado -log soc_watch_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_watch_wrapper.tcl -notrace
# Log file           : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_watch_wrapper.vdi
# Journal file       : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/vivado.jou
# Running On         : user16-B70TV-AN5TB8W
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-6400 CPU @ 2.70GHz
# CPU Frequency      : 2700.030 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16648 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20943 MB
# Available Virtual  : 12593 MB
#-----------------------------------------------------------
source soc_watch_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_watch_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_stop_watch_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_keypad_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_iic_txtlcd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_ultrasonic_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_dht11_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_fnd_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user16/Tools/Vivado/2024.2/data/ip'.
Command: link_design -top soc_watch_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1507.727 ; gain = 0.000 ; free physical = 1876 ; free virtual = 11553
INFO: [Netlist 29-17] Analyzing 301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_proc_sys_reset_0_0/soc_watch_proc_sys_reset_0_0_board.xdc] for cell 'soc_watch_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_proc_sys_reset_0_0/soc_watch_proc_sys_reset_0_0_board.xdc] for cell 'soc_watch_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_proc_sys_reset_0_0/soc_watch_proc_sys_reset_0_0.xdc] for cell 'soc_watch_i/proc_sys_reset_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_proc_sys_reset_0_0/soc_watch_proc_sys_reset_0_0.xdc:50]
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_proc_sys_reset_0_0/soc_watch_proc_sys_reset_0_0.xdc] for cell 'soc_watch_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_clk_wiz_0/soc_watch_clk_wiz_0_board.xdc] for cell 'soc_watch_i/clk_wiz/inst'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_clk_wiz_0/soc_watch_clk_wiz_0_board.xdc] for cell 'soc_watch_i/clk_wiz/inst'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_clk_wiz_0/soc_watch_clk_wiz_0.xdc] for cell 'soc_watch_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_clk_wiz_0/soc_watch_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_clk_wiz_0/soc_watch_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2205.910 ; gain = 478.672 ; free physical = 1295 ; free virtual = 10972
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_clk_wiz_0/soc_watch_clk_wiz_0.xdc] for cell 'soc_watch_i/clk_wiz/inst'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_microblaze_riscv_0_0/soc_watch_microblaze_riscv_0_0.xdc] for cell 'soc_watch_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_microblaze_riscv_0_0/soc_watch_microblaze_riscv_0_0.xdc] for cell 'soc_watch_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_uartlite_0_0/soc_watch_axi_uartlite_0_0_board.xdc] for cell 'soc_watch_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_uartlite_0_0/soc_watch_axi_uartlite_0_0_board.xdc] for cell 'soc_watch_i/axi_uartlite_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_uartlite_0_0/soc_watch_axi_uartlite_0_0.xdc] for cell 'soc_watch_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_uartlite_0_0/soc_watch_axi_uartlite_0_0.xdc] for cell 'soc_watch_i/axi_uartlite_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_smc_0/bd_0/ip/ip_1/bd_2391_psr_aclk_0_board.xdc] for cell 'soc_watch_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_smc_0/bd_0/ip/ip_1/bd_2391_psr_aclk_0_board.xdc] for cell 'soc_watch_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_smc_0/bd_0/ip/ip_1/bd_2391_psr_aclk_0.xdc] for cell 'soc_watch_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_smc_0/bd_0/ip/ip_1/bd_2391_psr_aclk_0.xdc] for cell 'soc_watch_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_smc_0/smartconnect.xdc] for cell 'soc_watch_i/axi_smc/inst'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_smc_0/smartconnect.xdc] for cell 'soc_watch_i/axi_smc/inst'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_iic_0_0/soc_watch_axi_iic_0_0_board.xdc] for cell 'soc_watch_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_iic_0_0/soc_watch_axi_iic_0_0_board.xdc] for cell 'soc_watch_i/axi_iic_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_gpio_0_0/soc_watch_axi_gpio_0_0_board.xdc] for cell 'soc_watch_i/axi_btn_gpio_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_gpio_0_0/soc_watch_axi_gpio_0_0_board.xdc] for cell 'soc_watch_i/axi_btn_gpio_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_gpio_0_0/soc_watch_axi_gpio_0_0.xdc] for cell 'soc_watch_i/axi_btn_gpio_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_axi_gpio_0_0/soc_watch_axi_gpio_0_0.xdc] for cell 'soc_watch_i/axi_btn_gpio_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_mdm_1_0/soc_watch_mdm_1_0.xdc] for cell 'soc_watch_i/mdm_1/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_mdm_1_0/soc_watch_mdm_1_0.xdc] for cell 'soc_watch_i/mdm_1/U0'
INFO: [Project 1-1714] 67 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'soc_watch_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_watch/ip/soc_watch_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2205.910 ; gain = 0.000 ; free physical = 1287 ; free virtual = 10964
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2205.910 ; gain = 763.590 ; free physical = 1287 ; free virtual = 10964
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2234.660 ; gain = 28.750 ; free physical = 1256 ; free virtual = 10934

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 189fa6abf

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2241.598 ; gain = 6.938 ; free physical = 1254 ; free virtual = 10932

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 189fa6abf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2574.551 ; gain = 0.000 ; free physical = 912 ; free virtual = 10590

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 189fa6abf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2574.551 ; gain = 0.000 ; free physical = 912 ; free virtual = 10590
Phase 1 Initialization | Checksum: 189fa6abf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2574.551 ; gain = 0.000 ; free physical = 912 ; free virtual = 10590

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 189fa6abf

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2574.551 ; gain = 0.000 ; free physical = 912 ; free virtual = 10590

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 189fa6abf

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2574.551 ; gain = 0.000 ; free physical = 908 ; free virtual = 10586
Phase 2 Timer Update And Timing Data Collection | Checksum: 189fa6abf

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2574.551 ; gain = 0.000 ; free physical = 908 ; free virtual = 10586

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 54 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 228dc4007

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2574.551 ; gain = 0.000 ; free physical = 908 ; free virtual = 10586
Retarget | Checksum: 228dc4007
INFO: [Opt 31-389] Phase Retarget created 62 cells and removed 132 cells
INFO: [Opt 31-1021] In phase Retarget, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1dc68be60

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2574.551 ; gain = 0.000 ; free physical = 908 ; free virtual = 10586
Constant propagation | Checksum: 1dc68be60
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Constant propagation, 121 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2574.551 ; gain = 0.000 ; free physical = 908 ; free virtual = 10586
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2574.551 ; gain = 0.000 ; free physical = 908 ; free virtual = 10586
Phase 5 Sweep | Checksum: 1dfe8431d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2574.551 ; gain = 0.000 ; free physical = 908 ; free virtual = 10586
Sweep | Checksum: 1dfe8431d
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 175 cells
INFO: [Opt 31-1021] In phase Sweep, 151 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1dfe8431d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2606.566 ; gain = 32.016 ; free physical = 908 ; free virtual = 10586
BUFG optimization | Checksum: 1dfe8431d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1dfe8431d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2606.566 ; gain = 32.016 ; free physical = 908 ; free virtual = 10586
Shift Register Optimization | Checksum: 1dfe8431d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1dfe8431d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2606.566 ; gain = 32.016 ; free physical = 908 ; free virtual = 10586
Post Processing Netlist | Checksum: 1dfe8431d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 146 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1bc37ea2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2606.566 ; gain = 32.016 ; free physical = 908 ; free virtual = 10586

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2606.566 ; gain = 0.000 ; free physical = 908 ; free virtual = 10586
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1bc37ea2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2606.566 ; gain = 32.016 ; free physical = 908 ; free virtual = 10586
Phase 9 Finalization | Checksum: 1bc37ea2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2606.566 ; gain = 32.016 ; free physical = 908 ; free virtual = 10586
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              62  |             132  |                                            127  |
|  Constant propagation         |              10  |              10  |                                            121  |
|  Sweep                        |               2  |             175  |                                            151  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            146  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1bc37ea2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2606.566 ; gain = 32.016 ; free physical = 908 ; free virtual = 10586

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1bc37ea2f

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 803 ; free virtual = 10481
Ending Power Optimization Task | Checksum: 1bc37ea2f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2782.418 ; gain = 175.852 ; free physical = 803 ; free virtual = 10481

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bc37ea2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 803 ; free virtual = 10481

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 803 ; free virtual = 10481
Ending Netlist Obfuscation Task | Checksum: 1bc37ea2f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 803 ; free virtual = 10481
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2782.418 ; gain = 576.508 ; free physical = 803 ; free virtual = 10481
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_watch_wrapper_drc_opted.rpt -pb soc_watch_wrapper_drc_opted.pb -rpx soc_watch_wrapper_drc_opted.rpx
Command: report_drc -file soc_watch_wrapper_drc_opted.rpt -pb soc_watch_wrapper_drc_opted.pb -rpx soc_watch_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_watch_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 806 ; free virtual = 10484
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 806 ; free virtual = 10484
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 806 ; free virtual = 10484
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 806 ; free virtual = 10484
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 806 ; free virtual = 10484
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 806 ; free virtual = 10484
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 806 ; free virtual = 10484
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_watch_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 792 ; free virtual = 10472
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1aec52fb3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 792 ; free virtual = 10472
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 792 ; free virtual = 10472

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18d6ea625

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 801 ; free virtual = 10482

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25a8b5544

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 799 ; free virtual = 10480

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25a8b5544

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 799 ; free virtual = 10480
Phase 1 Placer Initialization | Checksum: 25a8b5544

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 799 ; free virtual = 10480

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a644fdd1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 797 ; free virtual = 10478

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 206418a3e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 796 ; free virtual = 10476

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 206418a3e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 796 ; free virtual = 10476

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2679f525a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 796 ; free virtual = 10476

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2b81527d9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 796 ; free virtual = 10476

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 268 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 2, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 110 nets or LUTs. Breaked 4 LUTs, combined 106 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 795 ; free virtual = 10476

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |            106  |                   110  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |            106  |                   110  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2eec6bbc0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 794 ; free virtual = 10474
Phase 2.5 Global Place Phase2 | Checksum: 2b8770270

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 794 ; free virtual = 10474
Phase 2 Global Placement | Checksum: 2b8770270

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 794 ; free virtual = 10474

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2d6888013

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 792 ; free virtual = 10473

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26c88c749

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 792 ; free virtual = 10473

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2a738cfcc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 792 ; free virtual = 10473

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26420f766

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 792 ; free virtual = 10472

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 260bb88a0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 795 ; free virtual = 10475

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 290905cac

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 792 ; free virtual = 10473

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 27acf454a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 793 ; free virtual = 10474

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b7da3332

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 793 ; free virtual = 10474
Phase 3 Detail Placement | Checksum: 1b7da3332

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 793 ; free virtual = 10474

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15e193405

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.332 | TNS=-2.436 |
Phase 1 Physical Synthesis Initialization | Checksum: c8251001

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10490
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 14448c7a0

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10490
Phase 4.1.1.1 BUFG Insertion | Checksum: 15e193405

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10490

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.547. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f1e96cb0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10491

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10491
Phase 4.1 Post Commit Optimization | Checksum: 1f1e96cb0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10491

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f1e96cb0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10491

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f1e96cb0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10491
Phase 4.3 Placer Reporting | Checksum: 1f1e96cb0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10491

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10491

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10491
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21b39d205

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10491
Ending Placer Task | Checksum: 21377af29

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10491
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 810 ; free virtual = 10491
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file soc_watch_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 800 ; free virtual = 10480
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_watch_wrapper_utilization_placed.rpt -pb soc_watch_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file soc_watch_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 801 ; free virtual = 10482
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 801 ; free virtual = 10483
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 781 ; free virtual = 10470
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 781 ; free virtual = 10470
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 781 ; free virtual = 10470
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 781 ; free virtual = 10470
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 781 ; free virtual = 10471
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 781 ; free virtual = 10471
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_watch_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 775 ; free virtual = 10459
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.547 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 775 ; free virtual = 10460
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 764 ; free virtual = 10455
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 764 ; free virtual = 10455
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 764 ; free virtual = 10456
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 760 ; free virtual = 10452
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 760 ; free virtual = 10453
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 760 ; free virtual = 10453
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_watch_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b636bed9 ConstDB: 0 ShapeSum: bcbf93f9 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 68bd383d | NumContArr: 5f2116db | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24d304452

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 722 ; free virtual = 10409

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24d304452

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 722 ; free virtual = 10409

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24d304452

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2782.418 ; gain = 0.000 ; free physical = 722 ; free virtual = 10409
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 203929267

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2787.469 ; gain = 5.051 ; free physical = 707 ; free virtual = 10394
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.703  | TNS=0.000  | WHS=-0.148 | THS=-44.338|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00661724 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5793
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5793
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23f1b6a86

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2787.469 ; gain = 5.051 ; free physical = 702 ; free virtual = 10389

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 23f1b6a86

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2787.469 ; gain = 5.051 ; free physical = 702 ; free virtual = 10389

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23e39c1ea

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 666 ; free virtual = 10353
Phase 4 Initial Routing | Checksum: 23e39c1ea

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 666 ; free virtual = 10353

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1381
 Number of Nodes with overlaps = 350
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.259  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2bb33769e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 663 ; free virtual = 10350

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.514  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2472da808

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351
Phase 5 Rip-up And Reroute | Checksum: 2472da808

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27ee1b9a8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.593  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 27ee1b9a8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 27ee1b9a8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351
Phase 6 Delay and Skew Optimization | Checksum: 27ee1b9a8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 663 ; free virtual = 10350

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.593  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 277a4fc79

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351
Phase 7 Post Hold Fix | Checksum: 277a4fc79

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.52731 %
  Global Horizontal Routing Utilization  = 3.00846 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 277a4fc79

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 277a4fc79

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 262a77c24

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 262a77c24

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.593  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 262a77c24

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351
Total Elapsed time in route_design: 33.48 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 15db01848

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 15db01848

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2816.469 ; gain = 34.051 ; free physical = 664 ; free virtual = 10351
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_watch_wrapper_drc_routed.rpt -pb soc_watch_wrapper_drc_routed.pb -rpx soc_watch_wrapper_drc_routed.rpx
Command: report_drc -file soc_watch_wrapper_drc_routed.rpt -pb soc_watch_wrapper_drc_routed.pb -rpx soc_watch_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_watch_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file soc_watch_wrapper_methodology_drc_routed.rpt -pb soc_watch_wrapper_methodology_drc_routed.pb -rpx soc_watch_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file soc_watch_wrapper_methodology_drc_routed.rpt -pb soc_watch_wrapper_methodology_drc_routed.pb -rpx soc_watch_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_watch_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file soc_watch_wrapper_timing_summary_routed.rpt -pb soc_watch_wrapper_timing_summary_routed.pb -rpx soc_watch_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file soc_watch_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file soc_watch_wrapper_route_status.rpt -pb soc_watch_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file soc_watch_wrapper_bus_skew_routed.rpt -pb soc_watch_wrapper_bus_skew_routed.pb -rpx soc_watch_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file soc_watch_wrapper_power_routed.rpt -pb soc_watch_wrapper_power_summary_routed.pb -rpx soc_watch_wrapper_power_routed.rpx
Command: report_power -file soc_watch_wrapper_power_routed.rpt -pb soc_watch_wrapper_power_summary_routed.pb -rpx soc_watch_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
139 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file soc_watch_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2900.918 ; gain = 84.449 ; free physical = 603 ; free virtual = 10300
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2900.918 ; gain = 0.000 ; free physical = 603 ; free virtual = 10301
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2900.918 ; gain = 0.000 ; free physical = 596 ; free virtual = 10298
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2900.918 ; gain = 0.000 ; free physical = 596 ; free virtual = 10298
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2900.918 ; gain = 0.000 ; free physical = 596 ; free virtual = 10299
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2900.918 ; gain = 0.000 ; free physical = 596 ; free virtual = 10300
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2900.918 ; gain = 0.000 ; free physical = 596 ; free virtual = 10300
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2900.918 ; gain = 0.000 ; free physical = 596 ; free virtual = 10300
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_watch_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 16:24:57 2025...
