INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab1_mod/project_1_3/project_1_3.srcs/sources_1/new/Lab1_dataFlow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_dataFlow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab1_mod/lab1_given/mux_2bit_2_to_1_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2bit_2_to_1_dataflow_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab1_mod/project_1_3/project_1_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
