<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW5A-25A" pn="GW5A-LV25MG121NES">gw5a25a-000</Device>
    <FileList>
        <File path="src/bus.v" type="file.verilog" enable="1"/>
        <File path="src/buttonModule.v" type="file.verilog" enable="1"/>
        <File path="src/config.vh" type="file.verilog" enable="1"/>
        <File path="src/constants.vh" type="file.verilog" enable="1"/>
        <File path="src/cpu/ALUCPU.v" type="file.verilog" enable="1"/>
        <File path="src/cpu/RegFile.v" type="file.verilog" enable="1"/>
        <File path="src/cpu/SignExtendSelector.v" type="file.verilog" enable="1"/>
        <File path="src/cpu/control_alu.v" type="file.verilog" enable="1"/>
        <File path="src/cpu/control_branch.v" type="file.verilog" enable="1"/>
        <File path="src/cpu/control_bypass_ex.v" type="file.verilog" enable="1"/>
        <File path="src/cpu/control_main.v" type="file.verilog" enable="1"/>
        <File path="src/cpu/control_stall_id.v" type="file.verilog" enable="1"/>
        <File path="src/cpu/cpu.v" type="file.verilog" enable="1"/>
        <File path="src/cpu/mem_read_selector.v" type="file.verilog" enable="1"/>
        <File path="src/cpu/mem_write_selector.v" type="file.verilog" enable="1"/>
        <File path="src/cpu/signExtend.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/config.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/gowin_clkdiv/gowin_clkdiv.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/gowin_pll480/gowin_pll480.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/hdmi2/audio_clock_regeneration_packet.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/hdmi2/audio_info_frame.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/hdmi2/audio_sample_packet.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/hdmi2/auxiliary_video_information_info_frame.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/hdmi2/hdmi.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/hdmi2/packet_assembler.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/hdmi2/packet_picker.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/hdmi2/serializer.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/hdmi2/source_product_description_info_frame.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/hdmi2/tmds_channel.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/nes2hdmi.sv" type="file.verilog" enable="1"/>
        <File path="src/hdmi/nes_tang25k.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/nes_tang25k.vh" type="file.verilog" enable="1"/>
        <File path="src/i2c.v" type="file.verilog" enable="1"/>
        <File path="src/i2capi.v" type="file.verilog" enable="1"/>
        <File path="src/memory.v" type="file.verilog" enable="1"/>
        <File path="src/screen.v" type="file.verilog" enable="1"/>
        <File path="src/seven_segment.v" type="file.verilog" enable="1"/>
        <File path="src/soc.v" type="file.verilog" enable="1"/>
        <File path="src/soctb.v" type="file.verilog" enable="1"/>
        <File path="src/textEngine.v" type="file.verilog" enable="1"/>
        <File path="src/tang25k.cst" type="file.cst" enable="1"/>
        <File path="src/timing25k.sdc" type="file.sdc" enable="1"/>
        <File path="src/data.hex" type="file.other" enable="1"/>
        <File path="src/text.hex" type="file.other" enable="1"/>
    </FileList>
</Project>
