<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `cranelift/codegen/src/isa/aarch64/lower.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>lower.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../../../normalize.css"><link rel="stylesheet" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../../../ayu.css" disabled><link rel="stylesheet" href="../../../../dark.css" disabled><link rel="stylesheet" href="../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../storage.js"></script><script defer src="../../../../source-script.js"></script><script defer src="../../../../source-files.js"></script><script defer src="../../../../main.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../../cranelift_codegen/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../../../cranelift_codegen/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../cranelift_codegen/index.html"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
<span id="761">761</span>
<span id="762">762</span>
<span id="763">763</span>
<span id="764">764</span>
<span id="765">765</span>
<span id="766">766</span>
<span id="767">767</span>
<span id="768">768</span>
<span id="769">769</span>
<span id="770">770</span>
<span id="771">771</span>
<span id="772">772</span>
<span id="773">773</span>
<span id="774">774</span>
<span id="775">775</span>
<span id="776">776</span>
<span id="777">777</span>
<span id="778">778</span>
<span id="779">779</span>
<span id="780">780</span>
<span id="781">781</span>
<span id="782">782</span>
<span id="783">783</span>
<span id="784">784</span>
<span id="785">785</span>
<span id="786">786</span>
<span id="787">787</span>
<span id="788">788</span>
<span id="789">789</span>
<span id="790">790</span>
<span id="791">791</span>
<span id="792">792</span>
<span id="793">793</span>
<span id="794">794</span>
<span id="795">795</span>
<span id="796">796</span>
<span id="797">797</span>
<span id="798">798</span>
<span id="799">799</span>
</pre><pre class="rust"><code><span class="doccomment">//! Lowering rules for AArch64.
//!
//! TODO: opportunities for better code generation:
//!
//! - Smarter use of addressing modes. Recognize a+SCALE*b patterns. Recognize
//!   pre/post-index opportunities.
//!
//! - Floating-point immediates (FIMM instruction).

</span><span class="kw">use </span><span class="kw">super</span>::lower_inst;
<span class="kw">use </span><span class="kw">crate</span>::ir::condcodes::{FloatCC, IntCC};
<span class="kw">use </span><span class="kw">crate</span>::ir::types::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::ir::Inst <span class="kw">as </span>IRInst;
<span class="kw">use </span><span class="kw">crate</span>::ir::{Opcode, Type, Value};
<span class="kw">use </span><span class="kw">crate</span>::isa::aarch64::inst::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::isa::aarch64::AArch64Backend;
<span class="kw">use </span><span class="kw">crate</span>::machinst::lower::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::machinst::{Reg, Writable};
<span class="kw">use </span><span class="kw">crate</span>::CodegenResult;
<span class="kw">use crate</span>::{machinst::<span class="kw-2">*</span>, trace};
<span class="kw">use </span>smallvec::{smallvec, SmallVec};

<span class="kw">pub mod </span>isle;

<span class="comment">//============================================================================
// Lowering: convert instruction inputs to forms that we can use.

</span><span class="doccomment">/// How to handle narrow values loaded into registers; see note on `narrow_mode`
/// parameter to `put_input_in_*` below.
</span><span class="attribute">#[derive(Clone, Copy, Debug, PartialEq, Eq)]
</span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">enum </span>NarrowValueMode {
    <span class="prelude-val">None</span>,
    <span class="doccomment">/// Zero-extend to 64 bits if original is &lt; 64 bits.
    </span>ZeroExtend64,
}

<span class="kw">impl </span>NarrowValueMode {
    <span class="kw">fn </span>is_32bit(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="kw">match </span><span class="self">self </span>{
            NarrowValueMode::None =&gt; <span class="bool-val">false</span>,
            NarrowValueMode::ZeroExtend64 =&gt; <span class="bool-val">false</span>,
        }
    }
}

<span class="doccomment">/// Emits instruction(s) to generate the given constant value into newly-allocated
/// temporary registers, returning these registers.
</span><span class="kw">fn </span>generate_constant(ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;, ty: Type, c: u128) -&gt; ValueRegs&lt;Reg&gt; {
    <span class="kw">let </span>from_bits = ty_bits(ty);
    <span class="kw">let </span>masked = <span class="kw">if </span>from_bits &lt; <span class="number">128 </span>{
        c &amp; ((<span class="number">1u128 </span>&lt;&lt; from_bits) - <span class="number">1</span>)
    } <span class="kw">else </span>{
        c
    };

    <span class="kw">let </span>cst_copy = ctx.alloc_tmp(ty);
    <span class="kw">for </span>inst <span class="kw">in </span>Inst::gen_constant(cst_copy, masked, ty, |ty| {
        ctx.alloc_tmp(ty).only_reg().unwrap()
    })
    .into_iter()
    {
        ctx.emit(inst);
    }
    non_writable_value_regs(cst_copy)
}

<span class="doccomment">/// Extends a register according to `narrow_mode`.
/// If extended, the value is always extended to 64 bits, for simplicity.
</span><span class="kw">fn </span>extend_reg(
    ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;,
    ty: Type,
    in_reg: Reg,
    is_const: bool,
    narrow_mode: NarrowValueMode,
) -&gt; Reg {
    <span class="kw">let </span>from_bits = ty_bits(ty) <span class="kw">as </span>u8;
    <span class="kw">match </span>(narrow_mode, from_bits) {
        (NarrowValueMode::None, <span class="kw">_</span>) =&gt; in_reg,

        (NarrowValueMode::ZeroExtend64, n) <span class="kw">if </span>n &lt; <span class="number">64 </span>=&gt; {
            <span class="kw">if </span>is_const {
                <span class="comment">// Constants are zero-extended to full 64-bit width on load already.
                </span>in_reg
            } <span class="kw">else </span>{
                <span class="kw">let </span>tmp = ctx.alloc_tmp(I32).only_reg().unwrap();
                ctx.emit(Inst::Extend {
                    rd: tmp,
                    rn: in_reg,
                    signed: <span class="bool-val">false</span>,
                    from_bits,
                    to_bits: <span class="number">64</span>,
                });
                tmp.to_reg()
            }
        }
        (<span class="kw">_</span>, <span class="number">64</span>) =&gt; in_reg,
        (<span class="kw">_</span>, <span class="number">128</span>) =&gt; in_reg,

        <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(
            <span class="string">&quot;Unsupported input width: input ty {} bits {} mode {:?}&quot;</span>,
            ty, from_bits, narrow_mode
        ),
    }
}

<span class="doccomment">/// Lowers an instruction input to multiple regs
</span><span class="kw">fn </span>lower_value_to_regs(ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;, value: Value) -&gt; (ValueRegs&lt;Reg&gt;, Type, bool) {
    <span class="macro">trace!</span>(<span class="string">&quot;lower_value_to_regs: value {:?}&quot;</span>, value);
    <span class="kw">let </span>ty = ctx.value_ty(value);
    <span class="kw">let </span>inputs = ctx.get_value_as_source_or_const(value);
    <span class="kw">let </span>is_const = inputs.constant.is_some();

    <span class="kw">let </span>in_regs = <span class="kw">if let </span><span class="prelude-val">Some</span>(c) = inputs.constant {
        <span class="comment">// Generate constants fresh at each use to minimize long-range register pressure.
        </span>generate_constant(ctx, ty, c <span class="kw">as </span>u128)
    } <span class="kw">else </span>{
        ctx.put_value_in_regs(value)
    };

    (in_regs, ty, is_const)
}

<span class="doccomment">/// Lower an instruction input to a register
///
/// The given register will be extended appropriately, according to
/// `narrow_mode` and the input&#39;s type. If extended, the value is
/// always extended to 64 bits, for simplicity.
</span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>put_input_in_reg(
    ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;,
    input: InsnInput,
    narrow_mode: NarrowValueMode,
) -&gt; Reg {
    <span class="kw">let </span>value = ctx.input_as_value(input.insn, input.input);
    put_value_in_reg(ctx, value, narrow_mode)
}

<span class="doccomment">/// Like above, only for values
</span><span class="kw">fn </span>put_value_in_reg(ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;, value: Value, narrow_mode: NarrowValueMode) -&gt; Reg {
    <span class="kw">let </span>(in_regs, ty, is_const) = lower_value_to_regs(ctx, value);
    <span class="kw">let </span>reg = in_regs
        .only_reg()
        .expect(<span class="string">&quot;Multi-register value not expected&quot;</span>);

    extend_reg(ctx, ty, reg, is_const, narrow_mode)
}

<span class="kw">fn </span>get_as_extended_value(
    ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;,
    val: Value,
    narrow_mode: NarrowValueMode,
) -&gt; <span class="prelude-ty">Option</span>&lt;(Value, ExtendOp)&gt; {
    <span class="kw">let </span>inputs = ctx.get_value_as_source_or_const(val);
    <span class="kw">let </span>(insn, n) = inputs.inst.as_inst()<span class="question-mark">?</span>;
    <span class="kw">if </span>n != <span class="number">0 </span>{
        <span class="kw">return </span><span class="prelude-val">None</span>;
    }
    <span class="kw">let </span>op = ctx.data(insn).opcode();
    <span class="kw">let </span>out_ty = ctx.output_ty(insn, <span class="number">0</span>);
    <span class="kw">let </span>out_bits = ty_bits(out_ty);

    <span class="comment">// Is this a zero-extend or sign-extend and can we handle that with a register-mode operator?
    </span><span class="kw">if </span>op == Opcode::Uextend || op == Opcode::Sextend {
        <span class="kw">let </span>sign_extend = op == Opcode::Sextend;
        <span class="kw">let </span>inner_ty = ctx.input_ty(insn, <span class="number">0</span>);
        <span class="kw">let </span>inner_bits = ty_bits(inner_ty);
        <span class="macro">assert!</span>(inner_bits &lt; out_bits);
        <span class="kw">if match </span>(sign_extend, narrow_mode) {
            <span class="comment">// A single zero-extend or sign-extend is equal to itself.
            </span>(<span class="kw">_</span>, NarrowValueMode::None) =&gt; <span class="bool-val">true</span>,
            <span class="comment">// Two zero-extends or sign-extends in a row is equal to a single zero-extend or sign-extend.
            </span>(<span class="bool-val">false</span>, NarrowValueMode::ZeroExtend64) =&gt; <span class="bool-val">true</span>,
            (<span class="bool-val">true</span>, NarrowValueMode::ZeroExtend64) =&gt; <span class="bool-val">false</span>,
        } {
            <span class="kw">let </span>extendop = <span class="kw">match </span>(sign_extend, inner_bits) {
                (<span class="bool-val">true</span>, <span class="number">8</span>) =&gt; ExtendOp::SXTB,
                (<span class="bool-val">false</span>, <span class="number">8</span>) =&gt; ExtendOp::UXTB,
                (<span class="bool-val">true</span>, <span class="number">16</span>) =&gt; ExtendOp::SXTH,
                (<span class="bool-val">false</span>, <span class="number">16</span>) =&gt; ExtendOp::UXTH,
                (<span class="bool-val">true</span>, <span class="number">32</span>) =&gt; ExtendOp::SXTW,
                (<span class="bool-val">false</span>, <span class="number">32</span>) =&gt; ExtendOp::UXTW,
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };
            <span class="kw">return </span><span class="prelude-val">Some</span>((ctx.input_as_value(insn, <span class="number">0</span>), extendop));
        }
    }

    <span class="comment">// If `out_ty` is smaller than 32 bits and we need to zero- or sign-extend,
    // then get the result into a register and return an Extend-mode operand on
    // that register.
    </span><span class="kw">if </span>narrow_mode != NarrowValueMode::None
        &amp;&amp; ((narrow_mode.is_32bit() &amp;&amp; out_bits &lt; <span class="number">32</span>) || (!narrow_mode.is_32bit() &amp;&amp; out_bits &lt; <span class="number">64</span>))
    {
        <span class="kw">let </span>extendop = <span class="kw">match </span>(narrow_mode, out_bits) {
            (NarrowValueMode::ZeroExtend64, <span class="number">1</span>) =&gt; ExtendOp::UXTB,
            (NarrowValueMode::ZeroExtend64, <span class="number">8</span>) =&gt; ExtendOp::UXTB,
            (NarrowValueMode::ZeroExtend64, <span class="number">16</span>) =&gt; ExtendOp::UXTH,
            (NarrowValueMode::ZeroExtend64, <span class="number">32</span>) =&gt; ExtendOp::UXTW,
            <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
        };
        <span class="kw">return </span><span class="prelude-val">Some</span>((val, extendop));
    }
    <span class="prelude-val">None
</span>}

<span class="comment">//============================================================================
// Lowering: addressing mode support. Takes instruction directly, rather
// than an `InsnInput`, to do more introspection.

</span><span class="doccomment">/// 32-bit addends that make up an address: an input, and an extension mode on that
/// input.
</span><span class="kw">type </span>AddressAddend32List = SmallVec&lt;[(Reg, ExtendOp); <span class="number">4</span>]&gt;;
<span class="doccomment">/// 64-bit addends that make up an address: just an input.
</span><span class="kw">type </span>AddressAddend64List = SmallVec&lt;[Reg; <span class="number">4</span>]&gt;;

<span class="doccomment">/// Collect all addends that feed into an address computation, with extend-modes
/// on each.  Note that a load/store may have multiple address components (and
/// the CLIF semantics are that these components are added to form the final
/// address), but sometimes the CLIF that we receive still has arguments that
/// refer to `iadd` instructions. We also want to handle uextend/sextend below
/// the add(s).
///
/// We match any 64-bit add (and descend into its inputs), and we match any
/// 32-to-64-bit sign or zero extension. The returned addend-list will use
/// NarrowValueMode values to indicate how to extend each input:
///
/// - NarrowValueMode::None: the associated input is 64 bits wide; no extend.
/// - NarrowValueMode::SignExtend64: the associated input is 32 bits wide;
///                                  do a sign-extension.
/// - NarrowValueMode::ZeroExtend64: the associated input is 32 bits wide;
///                                  do a zero-extension.
///
/// We do not descend further into the inputs of extensions (unless it is a constant),
/// because supporting (e.g.) a 32-bit add that is later extended would require
/// additional masking of high-order bits, which is too complex. So, in essence, we
/// descend any number of adds from the roots, collecting all 64-bit address addends;
/// then possibly support extensions at these leaves.
</span><span class="kw">fn </span>collect_address_addends(
    ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;,
    root: Value,
) -&gt; (AddressAddend64List, AddressAddend32List, i64) {
    <span class="kw">let </span><span class="kw-2">mut </span>result32: AddressAddend32List = SmallVec::new();
    <span class="kw">let </span><span class="kw-2">mut </span>result64: AddressAddend64List = SmallVec::new();
    <span class="kw">let </span><span class="kw-2">mut </span>offset: i64 = <span class="number">0</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>workqueue: SmallVec&lt;[Value; <span class="number">4</span>]&gt; = <span class="macro">smallvec!</span>[root];

    <span class="kw">while let </span><span class="prelude-val">Some</span>(value) = workqueue.pop() {
        <span class="macro">debug_assert_eq!</span>(ty_bits(ctx.value_ty(value)), <span class="number">64</span>);
        <span class="kw">if let </span><span class="prelude-val">Some</span>((op, insn)) = maybe_value_multi(
            ctx,
            value,
            <span class="kw-2">&amp;</span>[
                Opcode::Uextend,
                Opcode::Sextend,
                Opcode::Iadd,
                Opcode::Iconst,
            ],
        ) {
            <span class="kw">match </span>op {
                Opcode::Uextend | Opcode::Sextend <span class="kw">if </span>ty_bits(ctx.input_ty(insn, <span class="number">0</span>)) == <span class="number">32 </span>=&gt; {
                    <span class="kw">let </span>extendop = <span class="kw">if </span>op == Opcode::Uextend {
                        ExtendOp::UXTW
                    } <span class="kw">else </span>{
                        ExtendOp::SXTW
                    };
                    <span class="kw">let </span>extendee_input = InsnInput { insn, input: <span class="number">0 </span>};
                    <span class="comment">// If the input is a zero-extension of a constant, add the value to the known
                    // offset.
                    // Only do this for zero-extension, as generating a sign-extended
                    // constant may be more instructions than using the &#39;SXTW&#39; addressing mode.
                    </span><span class="kw">if let </span>(<span class="prelude-val">Some</span>(insn), ExtendOp::UXTW) = (
                        maybe_input_insn(ctx, extendee_input, Opcode::Iconst),
                        extendop,
                    ) {
                        <span class="kw">let </span>value = (ctx.get_constant(insn).unwrap() &amp; <span class="number">0xFFFF_FFFF_u64</span>) <span class="kw">as </span>i64;
                        offset += value;
                    } <span class="kw">else </span>{
                        <span class="kw">let </span>reg = put_input_in_reg(ctx, extendee_input, NarrowValueMode::None);
                        result32.push((reg, extendop));
                    }
                }
                Opcode::Uextend | Opcode::Sextend =&gt; {
                    <span class="kw">let </span>reg = put_value_in_reg(ctx, value, NarrowValueMode::None);
                    result64.push(reg);
                }
                Opcode::Iadd =&gt; {
                    <span class="kw">for </span>input <span class="kw">in </span><span class="number">0</span>..ctx.num_inputs(insn) {
                        <span class="kw">let </span>addend = ctx.input_as_value(insn, input);
                        workqueue.push(addend);
                    }
                }
                Opcode::Iconst =&gt; {
                    <span class="kw">let </span>value: i64 = ctx.get_constant(insn).unwrap() <span class="kw">as </span>i64;
                    offset += value;
                }
                <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unexpected opcode from maybe_input_insn_multi&quot;</span>),
            }
        } <span class="kw">else </span>{
            <span class="kw">let </span>reg = put_value_in_reg(ctx, value, NarrowValueMode::ZeroExtend64);
            result64.push(reg);
        }
    }

    (result64, result32, offset)
}

<span class="doccomment">/// Lower the address of a pair load or store.
</span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>lower_pair_address(ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;, addr: Value, offset: i32) -&gt; PairAMode {
    <span class="comment">// Collect addends through an arbitrary tree of 32-to-64-bit sign/zero
    // extends and addition ops. We update these as we consume address
    // components, so they represent the remaining addends not yet handled.
    </span><span class="kw">let </span>(<span class="kw-2">mut </span>addends64, <span class="kw-2">mut </span>addends32, args_offset) = collect_address_addends(ctx, addr);
    <span class="kw">let </span>offset = args_offset + (offset <span class="kw">as </span>i64);

    <span class="macro">trace!</span>(
        <span class="string">&quot;lower_pair_address: addends64 {:?}, addends32 {:?}, offset {}&quot;</span>,
        addends64,
        addends32,
        offset
    );

    <span class="comment">// Pairs basically only have reg + imm formats so we only have to worry about those

    </span><span class="kw">let </span>base_reg = <span class="kw">if let </span><span class="prelude-val">Some</span>(reg64) = addends64.pop() {
        reg64
    } <span class="kw">else if let </span><span class="prelude-val">Some</span>((reg32, extendop)) = addends32.pop() {
        <span class="kw">let </span>tmp = ctx.alloc_tmp(I64).only_reg().unwrap();
        <span class="kw">let </span>signed = <span class="kw">match </span>extendop {
            ExtendOp::SXTW =&gt; <span class="bool-val">true</span>,
            ExtendOp::UXTW =&gt; <span class="bool-val">false</span>,
            <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
        };
        ctx.emit(Inst::Extend {
            rd: tmp,
            rn: reg32,
            signed,
            from_bits: <span class="number">32</span>,
            to_bits: <span class="number">64</span>,
        });
        tmp.to_reg()
    } <span class="kw">else </span>{
        zero_reg()
    };

    <span class="kw">let </span>addr = ctx.alloc_tmp(I64).only_reg().unwrap();
    ctx.emit(Inst::gen_move(addr, base_reg, I64));

    <span class="comment">// We have the base register, if we have any others, we need to add them
    </span>lower_add_addends(ctx, addr, addends64, addends32);

    <span class="comment">// Figure out what offset we should emit
    </span><span class="kw">let </span>imm7 = SImm7Scaled::maybe_from_i64(offset, I64).unwrap_or_else(|| {
        lower_add_immediate(ctx, addr, addr.to_reg(), offset);
        SImm7Scaled::maybe_from_i64(<span class="number">0</span>, I64).unwrap()
    });

    PairAMode::SignedOffset(addr.to_reg(), imm7)
}

<span class="doccomment">/// Lower the address of a load or store.
</span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>lower_address(
    ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;,
    elem_ty: Type,
    addr: Value,
    offset: i32,
) -&gt; AMode {
    <span class="comment">// TODO: support base_reg + scale * index_reg. For this, we would need to
    // pattern-match shl or mul instructions.

    // Collect addends through an arbitrary tree of 32-to-64-bit sign/zero
    // extends and addition ops. We update these as we consume address
    // components, so they represent the remaining addends not yet handled.
    </span><span class="kw">let </span>(<span class="kw-2">mut </span>addends64, <span class="kw-2">mut </span>addends32, args_offset) = collect_address_addends(ctx, addr);
    <span class="kw">let </span><span class="kw-2">mut </span>offset = args_offset + (offset <span class="kw">as </span>i64);

    <span class="macro">trace!</span>(
        <span class="string">&quot;lower_address: addends64 {:?}, addends32 {:?}, offset {}&quot;</span>,
        addends64,
        addends32,
        offset
    );

    <span class="comment">// First, decide what the `AMode` will be. Take one extendee and one 64-bit
    // reg, or two 64-bit regs, or a 64-bit reg and a 32-bit reg with extension,
    // or some other combination as appropriate.
    </span><span class="kw">let </span>memarg = <span class="kw">if </span>addends64.len() &gt; <span class="number">0 </span>{
        <span class="kw">if </span>addends32.len() &gt; <span class="number">0 </span>{
            <span class="kw">let </span>(reg32, extendop) = addends32.pop().unwrap();
            <span class="kw">let </span>reg64 = addends64.pop().unwrap();
            AMode::RegExtended {
                rn: reg64,
                rm: reg32,
                extendop,
            }
        } <span class="kw">else if </span>offset &gt; <span class="number">0 </span>&amp;&amp; offset &lt; <span class="number">0x1000 </span>{
            <span class="kw">let </span>reg64 = addends64.pop().unwrap();
            <span class="kw">let </span>off = offset;
            offset = <span class="number">0</span>;
            AMode::RegOffset {
                rn: reg64,
                off,
                ty: elem_ty,
            }
        } <span class="kw">else if </span>addends64.len() &gt;= <span class="number">2 </span>{
            <span class="kw">let </span>reg1 = addends64.pop().unwrap();
            <span class="kw">let </span>reg2 = addends64.pop().unwrap();
            AMode::RegReg { rn: reg1, rm: reg2 }
        } <span class="kw">else </span>{
            <span class="kw">let </span>reg1 = addends64.pop().unwrap();
            AMode::reg(reg1)
        }
    } <span class="kw">else
    </span><span class="comment">/* addends64.len() == 0 */
    </span>{
        <span class="kw">if </span>addends32.len() &gt; <span class="number">0 </span>{
            <span class="kw">let </span>tmp = ctx.alloc_tmp(I64).only_reg().unwrap();
            <span class="kw">let </span>(reg1, extendop) = addends32.pop().unwrap();
            <span class="kw">let </span>signed = <span class="kw">match </span>extendop {
                ExtendOp::SXTW =&gt; <span class="bool-val">true</span>,
                ExtendOp::UXTW =&gt; <span class="bool-val">false</span>,
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };
            ctx.emit(Inst::Extend {
                rd: tmp,
                rn: reg1,
                signed,
                from_bits: <span class="number">32</span>,
                to_bits: <span class="number">64</span>,
            });
            <span class="kw">if let </span><span class="prelude-val">Some</span>((reg2, extendop)) = addends32.pop() {
                AMode::RegExtended {
                    rn: tmp.to_reg(),
                    rm: reg2,
                    extendop,
                }
            } <span class="kw">else </span>{
                AMode::reg(tmp.to_reg())
            }
        } <span class="kw">else
        </span><span class="comment">/* addends32.len() == 0 */
        </span>{
            <span class="kw">let </span>off_reg = ctx.alloc_tmp(I64).only_reg().unwrap();
            lower_constant_u64(ctx, off_reg, offset <span class="kw">as </span>u64);
            offset = <span class="number">0</span>;
            AMode::reg(off_reg.to_reg())
        }
    };

    <span class="comment">// At this point, if we have any remaining components, we need to allocate a
    // temp, replace one of the registers in the AMode with the temp, and emit
    // instructions to add together the remaining components. Return immediately
    // if this is *not* the case.
    </span><span class="kw">if </span>offset == <span class="number">0 </span>&amp;&amp; addends32.len() == <span class="number">0 </span>&amp;&amp; addends64.len() == <span class="number">0 </span>{
        <span class="kw">return </span>memarg;
    }

    <span class="comment">// Allocate the temp and shoehorn it into the AMode.
    </span><span class="kw">let </span>addr = ctx.alloc_tmp(I64).only_reg().unwrap();
    <span class="kw">let </span>(reg, memarg) = <span class="kw">match </span>memarg {
        AMode::RegExtended { rn, rm, extendop } =&gt; (
            rn,
            AMode::RegExtended {
                rn: addr.to_reg(),
                rm,
                extendop,
            },
        ),
        AMode::RegOffset { rn, off, ty } =&gt; (
            rn,
            AMode::RegOffset {
                rn: addr.to_reg(),
                off,
                ty,
            },
        ),
        AMode::RegReg { rn, rm } =&gt; (
            rm,
            AMode::RegReg {
                rn: addr.to_reg(),
                rm: rn,
            },
        ),
        AMode::UnsignedOffset { rn, uimm12 } =&gt; (
            rn,
            AMode::UnsignedOffset {
                rn: addr.to_reg(),
                uimm12,
            },
        ),
        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
    };

    <span class="comment">// If there is any offset, load that first into `addr`, and add the `reg`
    // that we kicked out of the `AMode`; otherwise, start with that reg.
    </span><span class="kw">if </span>offset != <span class="number">0 </span>{
        lower_add_immediate(ctx, addr, reg, offset)
    } <span class="kw">else </span>{
        ctx.emit(Inst::gen_move(addr, reg, I64));
    }

    <span class="comment">// Now handle reg64 and reg32-extended components.
    </span>lower_add_addends(ctx, addr, addends64, addends32);

    memarg
}

<span class="kw">fn </span>lower_add_addends(
    ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;,
    rd: Writable&lt;Reg&gt;,
    addends64: AddressAddend64List,
    addends32: AddressAddend32List,
) {
    <span class="kw">for </span>reg <span class="kw">in </span>addends64 {
        <span class="comment">// If the register is the stack reg, we must move it to another reg
        // before adding it.
        </span><span class="kw">let </span>reg = <span class="kw">if </span>reg == stack_reg() {
            <span class="kw">let </span>tmp = ctx.alloc_tmp(I64).only_reg().unwrap();
            ctx.emit(Inst::gen_move(tmp, stack_reg(), I64));
            tmp.to_reg()
        } <span class="kw">else </span>{
            reg
        };
        ctx.emit(Inst::AluRRR {
            alu_op: ALUOp::Add,
            size: OperandSize::Size64,
            rd,
            rn: rd.to_reg(),
            rm: reg,
        });
    }
    <span class="kw">for </span>(reg, extendop) <span class="kw">in </span>addends32 {
        <span class="macro">assert!</span>(reg != stack_reg());
        ctx.emit(Inst::AluRRRExtend {
            alu_op: ALUOp::Add,
            size: OperandSize::Size64,
            rd,
            rn: rd.to_reg(),
            rm: reg,
            extendop,
        });
    }
}

<span class="doccomment">/// Adds into `rd` a signed imm pattern matching the best instruction for it.
</span><span class="comment">// TODO: This function is duplicated in ctx.gen_add_imm
</span><span class="kw">fn </span>lower_add_immediate(ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;, dst: Writable&lt;Reg&gt;, src: Reg, imm: i64) {
    <span class="comment">// If we can fit offset or -offset in an imm12, use an add-imm
    // Otherwise, lower the constant first then add.
    </span><span class="kw">if let </span><span class="prelude-val">Some</span>(imm12) = Imm12::maybe_from_u64(imm <span class="kw">as </span>u64) {
        ctx.emit(Inst::AluRRImm12 {
            alu_op: ALUOp::Add,
            size: OperandSize::Size64,
            rd: dst,
            rn: src,
            imm12,
        });
    } <span class="kw">else if let </span><span class="prelude-val">Some</span>(imm12) = Imm12::maybe_from_u64(imm.wrapping_neg() <span class="kw">as </span>u64) {
        ctx.emit(Inst::AluRRImm12 {
            alu_op: ALUOp::Sub,
            size: OperandSize::Size64,
            rd: dst,
            rn: src,
            imm12,
        });
    } <span class="kw">else </span>{
        lower_constant_u64(ctx, dst, imm <span class="kw">as </span>u64);
        ctx.emit(Inst::AluRRR {
            alu_op: ALUOp::Add,
            size: OperandSize::Size64,
            rd: dst,
            rn: dst.to_reg(),
            rm: src,
        });
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>lower_constant_u64(ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;, rd: Writable&lt;Reg&gt;, value: u64) {
    <span class="kw">for </span>inst <span class="kw">in </span>Inst::load_constant(rd, value) {
        ctx.emit(inst);
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>lower_constant_f32(ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;, rd: Writable&lt;Reg&gt;, value: f32) {
    <span class="kw">let </span>alloc_tmp = |ty| ctx.alloc_tmp(ty).only_reg().unwrap();

    <span class="kw">for </span>inst <span class="kw">in </span>Inst::load_fp_constant32(rd, value.to_bits(), alloc_tmp) {
        ctx.emit(inst);
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>lower_constant_f64(ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;, rd: Writable&lt;Reg&gt;, value: f64) {
    <span class="kw">let </span>alloc_tmp = |ty| ctx.alloc_tmp(ty).only_reg().unwrap();

    <span class="kw">for </span>inst <span class="kw">in </span>Inst::load_fp_constant64(rd, value.to_bits(), alloc_tmp) {
        ctx.emit(inst);
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>lower_constant_f128(ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;, rd: Writable&lt;Reg&gt;, value: u128) {
    <span class="kw">if </span>value == <span class="number">0 </span>{
        <span class="comment">// Fast-track a common case.  The general case, viz, calling `Inst::load_fp_constant128`,
        // is potentially expensive.
        </span>ctx.emit(Inst::VecDupImm {
            rd,
            imm: ASIMDMovModImm::zero(ScalarSize::Size8),
            invert: <span class="bool-val">false</span>,
            size: VectorSize::Size8x16,
        });
    } <span class="kw">else </span>{
        <span class="kw">let </span>alloc_tmp = |ty| ctx.alloc_tmp(ty).only_reg().unwrap();
        <span class="kw">for </span>inst <span class="kw">in </span>Inst::load_fp_constant128(rd, value, alloc_tmp) {
            ctx.emit(inst);
        }
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>lower_splat_const(
    ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;,
    rd: Writable&lt;Reg&gt;,
    value: u64,
    size: VectorSize,
) {
    <span class="kw">let </span>(value, narrow_size) = <span class="kw">match </span>size.lane_size() {
        ScalarSize::Size8 =&gt; (value <span class="kw">as </span>u8 <span class="kw">as </span>u64, ScalarSize::Size128),
        ScalarSize::Size16 =&gt; (value <span class="kw">as </span>u16 <span class="kw">as </span>u64, ScalarSize::Size8),
        ScalarSize::Size32 =&gt; (value <span class="kw">as </span>u32 <span class="kw">as </span>u64, ScalarSize::Size16),
        ScalarSize::Size64 =&gt; (value, ScalarSize::Size32),
        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
    };
    <span class="kw">let </span>(value, size) = <span class="kw">match </span>Inst::get_replicated_vector_pattern(value <span class="kw">as </span>u128, narrow_size) {
        <span class="prelude-val">Some</span>((value, lane_size)) =&gt; (
            value,
            VectorSize::from_lane_size(lane_size, size.is_128bits()),
        ),
        <span class="prelude-val">None </span>=&gt; (value, size),
    };
    <span class="kw">let </span>alloc_tmp = |ty| ctx.alloc_tmp(ty).only_reg().unwrap();

    <span class="kw">for </span>inst <span class="kw">in </span>Inst::load_replicated_vector_pattern(rd, value, size, alloc_tmp) {
        ctx.emit(inst);
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>lower_condcode(cc: IntCC) -&gt; Cond {
    <span class="kw">match </span>cc {
        IntCC::Equal =&gt; Cond::Eq,
        IntCC::NotEqual =&gt; Cond::Ne,
        IntCC::SignedGreaterThanOrEqual =&gt; Cond::Ge,
        IntCC::SignedGreaterThan =&gt; Cond::Gt,
        IntCC::SignedLessThanOrEqual =&gt; Cond::Le,
        IntCC::SignedLessThan =&gt; Cond::Lt,
        IntCC::UnsignedGreaterThanOrEqual =&gt; Cond::Hs,
        IntCC::UnsignedGreaterThan =&gt; Cond::Hi,
        IntCC::UnsignedLessThanOrEqual =&gt; Cond::Ls,
        IntCC::UnsignedLessThan =&gt; Cond::Lo,
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>lower_fp_condcode(cc: FloatCC) -&gt; Cond {
    <span class="comment">// Refer to `codegen/shared/src/condcodes.rs` and to the `FCMP` AArch64 docs.
    // The FCMP instruction sets:
    //               NZCV
    // - PCSR.NZCV = 0011 on UN (unordered),
    //               0110 on EQ,
    //               1000 on LT,
    //               0010 on GT.
    </span><span class="kw">match </span>cc {
        <span class="comment">// EQ | LT | GT. Vc =&gt; V clear.
        </span>FloatCC::Ordered =&gt; Cond::Vc,
        <span class="comment">// UN. Vs =&gt; V set.
        </span>FloatCC::Unordered =&gt; Cond::Vs,
        <span class="comment">// EQ. Eq =&gt; Z set.
        </span>FloatCC::Equal =&gt; Cond::Eq,
        <span class="comment">// UN | LT | GT. Ne =&gt; Z clear.
        </span>FloatCC::NotEqual =&gt; Cond::Ne,
        <span class="comment">// LT | GT.
        </span>FloatCC::OrderedNotEqual =&gt; <span class="macro">unimplemented!</span>(),
        <span class="comment">//  UN | EQ
        </span>FloatCC::UnorderedOrEqual =&gt; <span class="macro">unimplemented!</span>(),
        <span class="comment">// LT. Mi =&gt; N set.
        </span>FloatCC::LessThan =&gt; Cond::Mi,
        <span class="comment">// LT | EQ. Ls =&gt; C clear or Z set.
        </span>FloatCC::LessThanOrEqual =&gt; Cond::Ls,
        <span class="comment">// GT. Gt =&gt; Z clear, N = V.
        </span>FloatCC::GreaterThan =&gt; Cond::Gt,
        <span class="comment">// GT | EQ. Ge =&gt; N = V.
        </span>FloatCC::GreaterThanOrEqual =&gt; Cond::Ge,
        <span class="comment">// UN | LT
        </span>FloatCC::UnorderedOrLessThan =&gt; <span class="macro">unimplemented!</span>(),
        <span class="comment">// UN | LT | EQ
        </span>FloatCC::UnorderedOrLessThanOrEqual =&gt; <span class="macro">unimplemented!</span>(),
        <span class="comment">// UN | GT
        </span>FloatCC::UnorderedOrGreaterThan =&gt; <span class="macro">unimplemented!</span>(),
        <span class="comment">// UN | GT | EQ
        </span>FloatCC::UnorderedOrGreaterThanOrEqual =&gt; <span class="macro">unimplemented!</span>(),
    }
}

<span class="comment">//=============================================================================
// Helpers for instruction lowering.

</span><span class="doccomment">/// Checks for an instance of `op` feeding the given input.
</span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>maybe_input_insn(
    c: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;,
    input: InsnInput,
    op: Opcode,
) -&gt; <span class="prelude-ty">Option</span>&lt;IRInst&gt; {
    <span class="kw">let </span>inputs = c.get_input_as_source_or_const(input.insn, input.input);
    <span class="macro">trace!</span>(
        <span class="string">&quot;maybe_input_insn: input {:?} has options {:?}; looking for op {:?}&quot;</span>,
        input,
        inputs,
        op
    );
    <span class="kw">if let </span><span class="prelude-val">Some</span>((src_inst, <span class="kw">_</span>)) = inputs.inst.as_inst() {
        <span class="kw">let </span>data = c.data(src_inst);
        <span class="macro">trace!</span>(<span class="string">&quot; -&gt; input inst {:?}&quot;</span>, data);
        <span class="kw">if </span>data.opcode() == op {
            <span class="kw">return </span><span class="prelude-val">Some</span>(src_inst);
        }
    }
    <span class="prelude-val">None
</span>}

<span class="doccomment">/// Checks for an instance of `op` defining the given value.
</span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>maybe_value(c: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;, value: Value, op: Opcode) -&gt; <span class="prelude-ty">Option</span>&lt;IRInst&gt; {
    <span class="kw">let </span>inputs = c.get_value_as_source_or_const(value);
    <span class="kw">if let </span><span class="prelude-val">Some</span>((src_inst, <span class="kw">_</span>)) = inputs.inst.as_inst() {
        <span class="kw">let </span>data = c.data(src_inst);
        <span class="kw">if </span>data.opcode() == op {
            <span class="kw">return </span><span class="prelude-val">Some</span>(src_inst);
        }
    }
    <span class="prelude-val">None
</span>}

<span class="doccomment">/// Checks for an instance of any one of `ops` defining the given value.
</span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>maybe_value_multi(
    c: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;,
    value: Value,
    ops: <span class="kw-2">&amp;</span>[Opcode],
) -&gt; <span class="prelude-ty">Option</span>&lt;(Opcode, IRInst)&gt; {
    <span class="kw">for </span><span class="kw-2">&amp;</span>op <span class="kw">in </span>ops {
        <span class="kw">if let </span><span class="prelude-val">Some</span>(inst) = maybe_value(c, value, op) {
            <span class="kw">return </span><span class="prelude-val">Some</span>((op, inst));
        }
    }
    <span class="prelude-val">None
</span>}

<span class="comment">//=============================================================================
// Lowering-backend trait implementation.

</span><span class="kw">impl </span>LowerBackend <span class="kw">for </span>AArch64Backend {
    <span class="kw">type </span>MInst = Inst;

    <span class="kw">fn </span>lower(<span class="kw-2">&amp;</span><span class="self">self</span>, ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;, ir_inst: IRInst) -&gt; CodegenResult&lt;()&gt; {
        lower_inst::lower_insn_to_regs(ctx, ir_inst, <span class="kw-2">&amp;</span><span class="self">self</span>.triple, <span class="kw-2">&amp;</span><span class="self">self</span>.flags, <span class="kw-2">&amp;</span><span class="self">self</span>.isa_flags)
    }

    <span class="kw">fn </span>lower_branch_group(
        <span class="kw-2">&amp;</span><span class="self">self</span>,
        ctx: <span class="kw-2">&amp;mut </span>Lower&lt;Inst&gt;,
        branches: <span class="kw-2">&amp;</span>[IRInst],
        targets: <span class="kw-2">&amp;</span>[MachLabel],
    ) -&gt; CodegenResult&lt;()&gt; {
        <span class="comment">// A block should end with at most two branches. The first may be a
        // conditional branch; a conditional branch can be followed only by an
        // unconditional branch or fallthrough. Otherwise, if only one branch,
        // it may be an unconditional branch, a fallthrough, a return, or a
        // trap. These conditions are verified by `is_ebb_basic()` during the
        // verifier pass.
        </span><span class="macro">assert!</span>(branches.len() &lt;= <span class="number">2</span>);
        <span class="kw">if </span>branches.len() == <span class="number">2 </span>{
            <span class="kw">let </span>op1 = ctx.data(branches[<span class="number">1</span>]).opcode();
            <span class="macro">assert!</span>(op1 == Opcode::Jump);
        }

        <span class="kw">if let </span><span class="prelude-val">Ok</span>(()) = <span class="kw">super</span>::lower::isle::lower_branch(
            ctx,
            <span class="kw-2">&amp;</span><span class="self">self</span>.triple,
            <span class="kw-2">&amp;</span><span class="self">self</span>.flags,
            <span class="kw-2">&amp;</span><span class="self">self</span>.isa_flags,
            branches[<span class="number">0</span>],
            targets,
        ) {
            <span class="kw">return </span><span class="prelude-val">Ok</span>(());
        }

        <span class="macro">unreachable!</span>(
            <span class="string">&quot;implemented in ISLE: branch = `{}`&quot;</span>,
            ctx.dfg().display_inst(branches[<span class="number">0</span>]),
        );
    }

    <span class="kw">fn </span>maybe_pinned_reg(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="prelude-ty">Option</span>&lt;Reg&gt; {
        <span class="prelude-val">Some</span>(xreg(PINNED_REG))
    }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="cranelift_codegen" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.65.0-nightly (78a891d36 2022-09-06)" ></div></body></html>