{"Source Block": ["hdl/library/axi_dmac/axi_dmac_transfer.v@208:218@HdlIdDef", "wire src_enabled;\n\nwire req_valid_gated;\nwire req_ready_gated;\n\nwire abort_req;\n\naxi_dmac_reset_manager #(\n  .ASYNC_CLK_REQ_SRC (ASYNC_CLK_REQ_SRC),\n  .ASYNC_CLK_SRC_DEST (ASYNC_CLK_SRC_DEST),\n  .ASYNC_CLK_DEST_REQ (ASYNC_CLK_DEST_REQ)\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_transfer.v@206:216", "wire src_resetn;\nwire src_enable;\nwire src_enabled;\n\nwire req_valid_gated;\nwire req_ready_gated;\n\nwire abort_req;\n\naxi_dmac_reset_manager #(\n  .ASYNC_CLK_REQ_SRC (ASYNC_CLK_REQ_SRC),\n"]], "Diff Content": {"Delete": [[213, "wire abort_req;\n"]], "Add": []}}