#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 28 16:25:47 2020
# Process ID: 13816
# Current directory: C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.runs/design_1_sim_clk_gen_0_0_synth_1
# Command line: vivado.exe -log design_1_sim_clk_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sim_clk_gen_0_0.tcl
# Log file: C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.runs/design_1_sim_clk_gen_0_0_synth_1/design_1_sim_clk_gen_0_0.vds
# Journal file: C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.runs/design_1_sim_clk_gen_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_sim_clk_gen_0_0.tcl -notrace
