#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar  3 15:05:19 2021
# Process ID: 1620
# Current directory: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3016 C:\Users\Lauri\Desktop\Spring2021\4304VHDL\Labs\Lab4\ECE4304L_Lab4_VHDL\ECE4304L_Lab4_VHDL\ECE4304L_Lab4_VHDL.xpr
# Log file: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/vivado.log
# Journal file: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL'
INFO: [Project 1-313] Project file moved from 'C:/Users/Lauri/Downloads/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1106.887 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1609.121 ; gain = 220.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:45]
	Parameter WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'upcounter' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:37' bound to instance 'CLKDIV' of component 'upcounter' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'upcounter' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
	Parameter WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcounter' (1#1) [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
	Parameter CLKDIV bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ctrl7seg' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:34' bound to instance 'C7S' of component 'ctrl7seg' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'ctrl7seg' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:54]
	Parameter CLKDIV bound to: 0 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'muxNbits8x1' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:34' bound to instance 'MUX' of component 'muxNbits8x1' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:98]
INFO: [Synth 8-638] synthesizing module 'muxNbits8x1' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:50]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'muxNbits8x1' (2#1) [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:50]
INFO: [Synth 8-3491] module 'decoder8bit' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/decoder8bit.vhd:37' bound to instance 'DEC' of component 'decoder8bit' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:114]
INFO: [Synth 8-638] synthesizing module 'decoder8bit' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/decoder8bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder8bit' (3#1) [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/decoder8bit.vhd:44]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'upcounter' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:37' bound to instance 'CNT' of component 'upcounter' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:121]
INFO: [Synth 8-638] synthesizing module 'upcounter__parameterized1' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcounter__parameterized1' (3#1) [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
INFO: [Synth 8-3491] module 'hex7seg' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:34' bound to instance 'H7S' of component 'hex7seg' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:130]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (4#1) [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ctrl7seg' (5#1) [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:54]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-638] synthesizing module 'bcd_counter' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:45]
WARNING: [Synth 8-614] signal 'bcd_ud' is read in the process but is not in the sensitivity list [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:89]
WARNING: [Synth 8-614] signal 'bcd_ud' is read in the process but is not in the sensitivity list [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'bcd_counter' (6#1) [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:45]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-3491] module 'bcd_counter' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/bcd_counter.vhd:34' bound to instance 'BCD_UNIT' of component 'bcd_counter' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/top.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.562 ; gain = 273.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.562 ; gain = 273.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.562 ; gain = 273.703
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1662.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
Finished Parsing XDC File [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1771.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1939.699 ; gain = 550.840
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1939.699 ; gain = 832.812
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Mar  3 15:57:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Mar  3 15:58:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar  3 15:59:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1939.699 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD33D4A
set_property PROGRAM.FILE {C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  3 18:22:47 2021...
