
stm32_plant_monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a774  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000914  0800a944  0800a944  0001a944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b258  0800b258  0002003c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b258  0800b258  0001b258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b260  0800b260  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b260  0800b260  0001b260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b264  0800b264  0001b264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  0800b268  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004dbc  2000003c  0800b2a4  0002003c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004df8  0800b2a4  00024df8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022acf  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003f98  00000000  00000000  00042b3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ba0  00000000  00000000  00046ad8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000019f8  00000000  00000000  00048678  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00005242  00000000  00000000  0004a070  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001665a  00000000  00000000  0004f2b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e3296  00000000  00000000  0006590c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00148ba2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000075a4  00000000  00000000  00148c20  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000003c 	.word	0x2000003c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a92c 	.word	0x0800a92c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000040 	.word	0x20000040
 800020c:	0800a92c 	.word	0x0800a92c

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b972 	b.w	800050c <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9e08      	ldr	r6, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	4688      	mov	r8, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d14b      	bne.n	80002e6 <__udivmoddi4+0xa6>
 800024e:	428a      	cmp	r2, r1
 8000250:	4615      	mov	r5, r2
 8000252:	d967      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000254:	fab2 f282 	clz	r2, r2
 8000258:	b14a      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025a:	f1c2 0720 	rsb	r7, r2, #32
 800025e:	fa01 f302 	lsl.w	r3, r1, r2
 8000262:	fa20 f707 	lsr.w	r7, r0, r7
 8000266:	4095      	lsls	r5, r2
 8000268:	ea47 0803 	orr.w	r8, r7, r3
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbb8 f7fe 	udiv	r7, r8, lr
 8000278:	fa1f fc85 	uxth.w	ip, r5
 800027c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000280:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000284:	fb07 f10c 	mul.w	r1, r7, ip
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18eb      	adds	r3, r5, r3
 800028e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000292:	f080 811b 	bcs.w	80004cc <__udivmoddi4+0x28c>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8118 	bls.w	80004cc <__udivmoddi4+0x28c>
 800029c:	3f02      	subs	r7, #2
 800029e:	442b      	add	r3, r5
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80002a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b4:	45a4      	cmp	ip, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	192c      	adds	r4, r5, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8107 	bcs.w	80004d0 <__udivmoddi4+0x290>
 80002c2:	45a4      	cmp	ip, r4
 80002c4:	f240 8104 	bls.w	80004d0 <__udivmoddi4+0x290>
 80002c8:	3802      	subs	r0, #2
 80002ca:	442c      	add	r4, r5
 80002cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d0:	eba4 040c 	sub.w	r4, r4, ip
 80002d4:	2700      	movs	r7, #0
 80002d6:	b11e      	cbz	r6, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c6 4300 	strd	r4, r3, [r6]
 80002e0:	4639      	mov	r1, r7
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d909      	bls.n	80002fe <__udivmoddi4+0xbe>
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f000 80eb 	beq.w	80004c6 <__udivmoddi4+0x286>
 80002f0:	2700      	movs	r7, #0
 80002f2:	e9c6 0100 	strd	r0, r1, [r6]
 80002f6:	4638      	mov	r0, r7
 80002f8:	4639      	mov	r1, r7
 80002fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fe:	fab3 f783 	clz	r7, r3
 8000302:	2f00      	cmp	r7, #0
 8000304:	d147      	bne.n	8000396 <__udivmoddi4+0x156>
 8000306:	428b      	cmp	r3, r1
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xd0>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 80fa 	bhi.w	8000504 <__udivmoddi4+0x2c4>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb61 0303 	sbc.w	r3, r1, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4698      	mov	r8, r3
 800031a:	2e00      	cmp	r6, #0
 800031c:	d0e0      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800031e:	e9c6 4800 	strd	r4, r8, [r6]
 8000322:	e7dd      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000324:	b902      	cbnz	r2, 8000328 <__udivmoddi4+0xe8>
 8000326:	deff      	udf	#255	; 0xff
 8000328:	fab2 f282 	clz	r2, r2
 800032c:	2a00      	cmp	r2, #0
 800032e:	f040 808f 	bne.w	8000450 <__udivmoddi4+0x210>
 8000332:	1b49      	subs	r1, r1, r5
 8000334:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000338:	fa1f f885 	uxth.w	r8, r5
 800033c:	2701      	movs	r7, #1
 800033e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fb0e 111c 	mls	r1, lr, ip, r1
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb08 f10c 	mul.w	r1, r8, ip
 8000350:	4299      	cmp	r1, r3
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x124>
 8000354:	18eb      	adds	r3, r5, r3
 8000356:	f10c 30ff 	add.w	r0, ip, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x122>
 800035c:	4299      	cmp	r1, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 8000362:	4684      	mov	ip, r0
 8000364:	1a59      	subs	r1, r3, r1
 8000366:	b2a3      	uxth	r3, r4
 8000368:	fbb1 f0fe 	udiv	r0, r1, lr
 800036c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000370:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000374:	fb08 f800 	mul.w	r8, r8, r0
 8000378:	45a0      	cmp	r8, r4
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x14c>
 800037c:	192c      	adds	r4, r5, r4
 800037e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x14a>
 8000384:	45a0      	cmp	r8, r4
 8000386:	f200 80b6 	bhi.w	80004f6 <__udivmoddi4+0x2b6>
 800038a:	4618      	mov	r0, r3
 800038c:	eba4 0408 	sub.w	r4, r4, r8
 8000390:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000394:	e79f      	b.n	80002d6 <__udivmoddi4+0x96>
 8000396:	f1c7 0c20 	rsb	ip, r7, #32
 800039a:	40bb      	lsls	r3, r7
 800039c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80003a4:	fa01 f407 	lsl.w	r4, r1, r7
 80003a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80003ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003b4:	4325      	orrs	r5, r4
 80003b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ba:	0c2c      	lsrs	r4, r5, #16
 80003bc:	fb08 3319 	mls	r3, r8, r9, r3
 80003c0:	fa1f fa8e 	uxth.w	sl, lr
 80003c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003c8:	fb09 f40a 	mul.w	r4, r9, sl
 80003cc:	429c      	cmp	r4, r3
 80003ce:	fa02 f207 	lsl.w	r2, r2, r7
 80003d2:	fa00 f107 	lsl.w	r1, r0, r7
 80003d6:	d90b      	bls.n	80003f0 <__udivmoddi4+0x1b0>
 80003d8:	eb1e 0303 	adds.w	r3, lr, r3
 80003dc:	f109 30ff 	add.w	r0, r9, #4294967295
 80003e0:	f080 8087 	bcs.w	80004f2 <__udivmoddi4+0x2b2>
 80003e4:	429c      	cmp	r4, r3
 80003e6:	f240 8084 	bls.w	80004f2 <__udivmoddi4+0x2b2>
 80003ea:	f1a9 0902 	sub.w	r9, r9, #2
 80003ee:	4473      	add	r3, lr
 80003f0:	1b1b      	subs	r3, r3, r4
 80003f2:	b2ad      	uxth	r5, r5
 80003f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003f8:	fb08 3310 	mls	r3, r8, r0, r3
 80003fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000400:	fb00 fa0a 	mul.w	sl, r0, sl
 8000404:	45a2      	cmp	sl, r4
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1da>
 8000408:	eb1e 0404 	adds.w	r4, lr, r4
 800040c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000410:	d26b      	bcs.n	80004ea <__udivmoddi4+0x2aa>
 8000412:	45a2      	cmp	sl, r4
 8000414:	d969      	bls.n	80004ea <__udivmoddi4+0x2aa>
 8000416:	3802      	subs	r0, #2
 8000418:	4474      	add	r4, lr
 800041a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800041e:	fba0 8902 	umull	r8, r9, r0, r2
 8000422:	eba4 040a 	sub.w	r4, r4, sl
 8000426:	454c      	cmp	r4, r9
 8000428:	46c2      	mov	sl, r8
 800042a:	464b      	mov	r3, r9
 800042c:	d354      	bcc.n	80004d8 <__udivmoddi4+0x298>
 800042e:	d051      	beq.n	80004d4 <__udivmoddi4+0x294>
 8000430:	2e00      	cmp	r6, #0
 8000432:	d069      	beq.n	8000508 <__udivmoddi4+0x2c8>
 8000434:	ebb1 050a 	subs.w	r5, r1, sl
 8000438:	eb64 0403 	sbc.w	r4, r4, r3
 800043c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000440:	40fd      	lsrs	r5, r7
 8000442:	40fc      	lsrs	r4, r7
 8000444:	ea4c 0505 	orr.w	r5, ip, r5
 8000448:	e9c6 5400 	strd	r5, r4, [r6]
 800044c:	2700      	movs	r7, #0
 800044e:	e747      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000450:	f1c2 0320 	rsb	r3, r2, #32
 8000454:	fa20 f703 	lsr.w	r7, r0, r3
 8000458:	4095      	lsls	r5, r2
 800045a:	fa01 f002 	lsl.w	r0, r1, r2
 800045e:	fa21 f303 	lsr.w	r3, r1, r3
 8000462:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000466:	4338      	orrs	r0, r7
 8000468:	0c01      	lsrs	r1, r0, #16
 800046a:	fbb3 f7fe 	udiv	r7, r3, lr
 800046e:	fa1f f885 	uxth.w	r8, r5
 8000472:	fb0e 3317 	mls	r3, lr, r7, r3
 8000476:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047a:	fb07 f308 	mul.w	r3, r7, r8
 800047e:	428b      	cmp	r3, r1
 8000480:	fa04 f402 	lsl.w	r4, r4, r2
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x256>
 8000486:	1869      	adds	r1, r5, r1
 8000488:	f107 3cff 	add.w	ip, r7, #4294967295
 800048c:	d22f      	bcs.n	80004ee <__udivmoddi4+0x2ae>
 800048e:	428b      	cmp	r3, r1
 8000490:	d92d      	bls.n	80004ee <__udivmoddi4+0x2ae>
 8000492:	3f02      	subs	r7, #2
 8000494:	4429      	add	r1, r5
 8000496:	1acb      	subs	r3, r1, r3
 8000498:	b281      	uxth	r1, r0
 800049a:	fbb3 f0fe 	udiv	r0, r3, lr
 800049e:	fb0e 3310 	mls	r3, lr, r0, r3
 80004a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a6:	fb00 f308 	mul.w	r3, r0, r8
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d907      	bls.n	80004be <__udivmoddi4+0x27e>
 80004ae:	1869      	adds	r1, r5, r1
 80004b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80004b4:	d217      	bcs.n	80004e6 <__udivmoddi4+0x2a6>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d915      	bls.n	80004e6 <__udivmoddi4+0x2a6>
 80004ba:	3802      	subs	r0, #2
 80004bc:	4429      	add	r1, r5
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004c4:	e73b      	b.n	800033e <__udivmoddi4+0xfe>
 80004c6:	4637      	mov	r7, r6
 80004c8:	4630      	mov	r0, r6
 80004ca:	e709      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004cc:	4607      	mov	r7, r0
 80004ce:	e6e7      	b.n	80002a0 <__udivmoddi4+0x60>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6fb      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d4:	4541      	cmp	r1, r8
 80004d6:	d2ab      	bcs.n	8000430 <__udivmoddi4+0x1f0>
 80004d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004dc:	eb69 020e 	sbc.w	r2, r9, lr
 80004e0:	3801      	subs	r0, #1
 80004e2:	4613      	mov	r3, r2
 80004e4:	e7a4      	b.n	8000430 <__udivmoddi4+0x1f0>
 80004e6:	4660      	mov	r0, ip
 80004e8:	e7e9      	b.n	80004be <__udivmoddi4+0x27e>
 80004ea:	4618      	mov	r0, r3
 80004ec:	e795      	b.n	800041a <__udivmoddi4+0x1da>
 80004ee:	4667      	mov	r7, ip
 80004f0:	e7d1      	b.n	8000496 <__udivmoddi4+0x256>
 80004f2:	4681      	mov	r9, r0
 80004f4:	e77c      	b.n	80003f0 <__udivmoddi4+0x1b0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	442c      	add	r4, r5
 80004fa:	e747      	b.n	800038c <__udivmoddi4+0x14c>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	442b      	add	r3, r5
 8000502:	e72f      	b.n	8000364 <__udivmoddi4+0x124>
 8000504:	4638      	mov	r0, r7
 8000506:	e708      	b.n	800031a <__udivmoddi4+0xda>
 8000508:	4637      	mov	r7, r6
 800050a:	e6e9      	b.n	80002e0 <__udivmoddi4+0xa0>

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b08a      	sub	sp, #40	; 0x28
 8000514:	af02      	add	r7, sp, #8
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000516:	f001 fae9 	bl	8001aec <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 800051a:	f000 f8d5 	bl	80006c8 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051e:	f000 fa6b 	bl	80009f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000522:	f000 fa33 	bl	800098c <MX_DMA_Init>
  MX_ADC1_Init();
 8000526:	f000 f941 	bl	80007ac <MX_ADC1_Init>
  MX_I2C1_Init();
 800052a:	f000 f99f 	bl	800086c <MX_I2C1_Init>
  MX_SPI2_Init();
 800052e:	f000 f9cb 	bl	80008c8 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8000532:	f000 fa01 	bl	8000938 <MX_USART2_UART_Init>

  /* Initialize OLED display */
  configASSERT(SSD1306_Init() == SSD1306_OK);
 8000536:	f001 f85d 	bl	80015f4 <SSD1306_Init>
 800053a:	4603      	mov	r3, r0
 800053c:	2b01      	cmp	r3, #1
 800053e:	d009      	beq.n	8000554 <main+0x44>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000544:	f383 8811 	msr	BASEPRI, r3
 8000548:	f3bf 8f6f 	isb	sy
 800054c:	f3bf 8f4f 	dsb	sy
 8000550:	61fb      	str	r3, [r7, #28]
 8000552:	e7fe      	b.n	8000552 <main+0x42>

  /* Binary semaphores */
  Sensor_Sema_Handle = xSemaphoreCreateBinary();
 8000554:	2203      	movs	r2, #3
 8000556:	2100      	movs	r1, #0
 8000558:	2001      	movs	r0, #1
 800055a:	f007 fbed 	bl	8007d38 <xQueueGenericCreate>
 800055e:	4602      	mov	r2, r0
 8000560:	4b49      	ldr	r3, [pc, #292]	; (8000688 <main+0x178>)
 8000562:	601a      	str	r2, [r3, #0]
  Oled_Buffer_Sema_Handle = xSemaphoreCreateBinary();
 8000564:	2203      	movs	r2, #3
 8000566:	2100      	movs	r1, #0
 8000568:	2001      	movs	r0, #1
 800056a:	f007 fbe5 	bl	8007d38 <xQueueGenericCreate>
 800056e:	4602      	mov	r2, r0
 8000570:	4b46      	ldr	r3, [pc, #280]	; (800068c <main+0x17c>)
 8000572:	601a      	str	r2, [r3, #0]
  Setpoint_Sema_Handle = xSemaphoreCreateBinary();
 8000574:	2203      	movs	r2, #3
 8000576:	2100      	movs	r1, #0
 8000578:	2001      	movs	r0, #1
 800057a:	f007 fbdd 	bl	8007d38 <xQueueGenericCreate>
 800057e:	4602      	mov	r2, r0
 8000580:	4b43      	ldr	r3, [pc, #268]	; (8000690 <main+0x180>)
 8000582:	601a      	str	r2, [r3, #0]
  Tolerance_Sema_Handle = xSemaphoreCreateBinary();
 8000584:	2203      	movs	r2, #3
 8000586:	2100      	movs	r1, #0
 8000588:	2001      	movs	r0, #1
 800058a:	f007 fbd5 	bl	8007d38 <xQueueGenericCreate>
 800058e:	4602      	mov	r2, r0
 8000590:	4b40      	ldr	r3, [pc, #256]	; (8000694 <main+0x184>)
 8000592:	601a      	str	r2, [r3, #0]

  /* Assert correct initialization of semaphores */
  configASSERT(Sensor_Sema_Handle && Oled_Buffer_Sema_Handle && Setpoint_Sema_Handle && Tolerance_Sema_Handle);
 8000594:	4b3c      	ldr	r3, [pc, #240]	; (8000688 <main+0x178>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	2b00      	cmp	r3, #0
 800059a:	d00d      	beq.n	80005b8 <main+0xa8>
 800059c:	4b3b      	ldr	r3, [pc, #236]	; (800068c <main+0x17c>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d009      	beq.n	80005b8 <main+0xa8>
 80005a4:	4b3a      	ldr	r3, [pc, #232]	; (8000690 <main+0x180>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d005      	beq.n	80005b8 <main+0xa8>
 80005ac:	4b39      	ldr	r3, [pc, #228]	; (8000694 <main+0x184>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d001      	beq.n	80005b8 <main+0xa8>
 80005b4:	2301      	movs	r3, #1
 80005b6:	e000      	b.n	80005ba <main+0xaa>
 80005b8:	2300      	movs	r3, #0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d109      	bne.n	80005d2 <main+0xc2>
 80005be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005c2:	f383 8811 	msr	BASEPRI, r3
 80005c6:	f3bf 8f6f 	isb	sy
 80005ca:	f3bf 8f4f 	dsb	sy
 80005ce:	61bb      	str	r3, [r7, #24]
 80005d0:	e7fe      	b.n	80005d0 <main+0xc0>

  /* Initialize semaphore by giving */
  xSemaphoreGive(Sensor_Sema_Handle);
 80005d2:	4b2d      	ldr	r3, [pc, #180]	; (8000688 <main+0x178>)
 80005d4:	6818      	ldr	r0, [r3, #0]
 80005d6:	2300      	movs	r3, #0
 80005d8:	2200      	movs	r2, #0
 80005da:	2100      	movs	r1, #0
 80005dc:	f007 fc0c 	bl	8007df8 <xQueueGenericSend>
  xSemaphoreGive(Oled_Buffer_Sema_Handle);
 80005e0:	4b2a      	ldr	r3, [pc, #168]	; (800068c <main+0x17c>)
 80005e2:	6818      	ldr	r0, [r3, #0]
 80005e4:	2300      	movs	r3, #0
 80005e6:	2200      	movs	r2, #0
 80005e8:	2100      	movs	r1, #0
 80005ea:	f007 fc05 	bl	8007df8 <xQueueGenericSend>
  xSemaphoreGive(Setpoint_Sema_Handle);
 80005ee:	4b28      	ldr	r3, [pc, #160]	; (8000690 <main+0x180>)
 80005f0:	6818      	ldr	r0, [r3, #0]
 80005f2:	2300      	movs	r3, #0
 80005f4:	2200      	movs	r2, #0
 80005f6:	2100      	movs	r1, #0
 80005f8:	f007 fbfe 	bl	8007df8 <xQueueGenericSend>
  xSemaphoreGive(Tolerance_Sema_Handle);
 80005fc:	4b25      	ldr	r3, [pc, #148]	; (8000694 <main+0x184>)
 80005fe:	6818      	ldr	r0, [r3, #0]
 8000600:	2300      	movs	r3, #0
 8000602:	2200      	movs	r2, #0
 8000604:	2100      	movs	r1, #0
 8000606:	f007 fbf7 	bl	8007df8 <xQueueGenericSend>
  TaskHandle_t OLED_Data_Write_TaskHandle;
  TaskHandle_t OLED_Bitmap_Flip_TaskHandle;
  TaskHandle_t Water_Plant_TaskHandle;

  /* Register tasks (each with 128 byte stack size) */
  xTaskCreate(Sensor_Read, "Sensor_Read", 32, NULL, 9, &Sensor_Read_TaskHandle);
 800060a:	f107 0314 	add.w	r3, r7, #20
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	2309      	movs	r3, #9
 8000612:	9300      	str	r3, [sp, #0]
 8000614:	2300      	movs	r3, #0
 8000616:	2220      	movs	r2, #32
 8000618:	491f      	ldr	r1, [pc, #124]	; (8000698 <main+0x188>)
 800061a:	4820      	ldr	r0, [pc, #128]	; (800069c <main+0x18c>)
 800061c:	f008 fa43 	bl	8008aa6 <xTaskCreate>
  xTaskCreate(OLED_Update, "OLED_Update", 32, NULL, 5, &OLED_Update_TaskHandle);
 8000620:	f107 0310 	add.w	r3, r7, #16
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	2305      	movs	r3, #5
 8000628:	9300      	str	r3, [sp, #0]
 800062a:	2300      	movs	r3, #0
 800062c:	2220      	movs	r2, #32
 800062e:	491c      	ldr	r1, [pc, #112]	; (80006a0 <main+0x190>)
 8000630:	481c      	ldr	r0, [pc, #112]	; (80006a4 <main+0x194>)
 8000632:	f008 fa38 	bl	8008aa6 <xTaskCreate>
  xTaskCreate(OLED_Data_Write, "OLED_Data_Write", 64, NULL, 7, &OLED_Data_Write_TaskHandle);
 8000636:	f107 030c 	add.w	r3, r7, #12
 800063a:	9301      	str	r3, [sp, #4]
 800063c:	2307      	movs	r3, #7
 800063e:	9300      	str	r3, [sp, #0]
 8000640:	2300      	movs	r3, #0
 8000642:	2240      	movs	r2, #64	; 0x40
 8000644:	4918      	ldr	r1, [pc, #96]	; (80006a8 <main+0x198>)
 8000646:	4819      	ldr	r0, [pc, #100]	; (80006ac <main+0x19c>)
 8000648:	f008 fa2d 	bl	8008aa6 <xTaskCreate>
  xTaskCreate(OLED_Bitmap_Flip, "OLED_Bitmap_Flip", 32, NULL, 6, &OLED_Bitmap_Flip_TaskHandle);
 800064c:	f107 0308 	add.w	r3, r7, #8
 8000650:	9301      	str	r3, [sp, #4]
 8000652:	2306      	movs	r3, #6
 8000654:	9300      	str	r3, [sp, #0]
 8000656:	2300      	movs	r3, #0
 8000658:	2220      	movs	r2, #32
 800065a:	4915      	ldr	r1, [pc, #84]	; (80006b0 <main+0x1a0>)
 800065c:	4815      	ldr	r0, [pc, #84]	; (80006b4 <main+0x1a4>)
 800065e:	f008 fa22 	bl	8008aa6 <xTaskCreate>
  xTaskCreate(Water_Plant, "Water_Plant", 32, NULL, 10, &Water_Plant_TaskHandle);
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	9301      	str	r3, [sp, #4]
 8000666:	230a      	movs	r3, #10
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	2300      	movs	r3, #0
 800066c:	2220      	movs	r2, #32
 800066e:	4912      	ldr	r1, [pc, #72]	; (80006b8 <main+0x1a8>)
 8000670:	4812      	ldr	r0, [pc, #72]	; (80006bc <main+0x1ac>)
 8000672:	f008 fa18 	bl	8008aa6 <xTaskCreate>

  /* Listen for commands from ESP I2C master (Need to always be listening for this) */
  HAL_I2C_Slave_Receive_IT(&hi2c1, &espCmdCode, 1);
 8000676:	2201      	movs	r2, #1
 8000678:	4911      	ldr	r1, [pc, #68]	; (80006c0 <main+0x1b0>)
 800067a:	4812      	ldr	r0, [pc, #72]	; (80006c4 <main+0x1b4>)
 800067c:	f003 f990 	bl	80039a0 <HAL_I2C_Slave_Receive_IT>

  /* Start scheduler */
  vTaskStartScheduler();
 8000680:	f008 fb80 	bl	8008d84 <vTaskStartScheduler>
 
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000684:	e7fe      	b.n	8000684 <main+0x174>
 8000686:	bf00      	nop
 8000688:	20004c1c 	.word	0x20004c1c
 800068c:	20004bb8 	.word	0x20004bb8
 8000690:	20004c68 	.word	0x20004c68
 8000694:	20004c18 	.word	0x20004c18
 8000698:	0800a944 	.word	0x0800a944
 800069c:	08000c61 	.word	0x08000c61
 80006a0:	0800a950 	.word	0x0800a950
 80006a4:	08000af5 	.word	0x08000af5
 80006a8:	0800a95c 	.word	0x0800a95c
 80006ac:	08000ba1 	.word	0x08000ba1
 80006b0:	0800a96c 	.word	0x0800a96c
 80006b4:	08000b21 	.word	0x08000b21
 80006b8:	0800a980 	.word	0x0800a980
 80006bc:	08000c9d 	.word	0x08000c9d
 80006c0:	20004bb4 	.word	0x20004bb4
 80006c4:	20004b60 	.word	0x20004b60

080006c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b094      	sub	sp, #80	; 0x50
 80006cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ce:	f107 031c 	add.w	r3, r7, #28
 80006d2:	2234      	movs	r2, #52	; 0x34
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f00a f8e1 	bl	800a89e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006dc:	f107 0308 	add.w	r3, r7, #8
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	605a      	str	r2, [r3, #4]
 80006e6:	609a      	str	r2, [r3, #8]
 80006e8:	60da      	str	r2, [r3, #12]
 80006ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ec:	2300      	movs	r3, #0
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	4b2c      	ldr	r3, [pc, #176]	; (80007a4 <SystemClock_Config+0xdc>)
 80006f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f4:	4a2b      	ldr	r2, [pc, #172]	; (80007a4 <SystemClock_Config+0xdc>)
 80006f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006fa:	6413      	str	r3, [r2, #64]	; 0x40
 80006fc:	4b29      	ldr	r3, [pc, #164]	; (80007a4 <SystemClock_Config+0xdc>)
 80006fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000704:	607b      	str	r3, [r7, #4]
 8000706:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000708:	2300      	movs	r3, #0
 800070a:	603b      	str	r3, [r7, #0]
 800070c:	4b26      	ldr	r3, [pc, #152]	; (80007a8 <SystemClock_Config+0xe0>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a25      	ldr	r2, [pc, #148]	; (80007a8 <SystemClock_Config+0xe0>)
 8000712:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000716:	6013      	str	r3, [r2, #0]
 8000718:	4b23      	ldr	r3, [pc, #140]	; (80007a8 <SystemClock_Config+0xe0>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000720:	603b      	str	r3, [r7, #0]
 8000722:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000724:	2302      	movs	r3, #2
 8000726:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000728:	2301      	movs	r3, #1
 800072a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800072c:	2310      	movs	r3, #16
 800072e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000730:	2302      	movs	r3, #2
 8000732:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000734:	2300      	movs	r3, #0
 8000736:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000738:	2308      	movs	r3, #8
 800073a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800073c:	23b4      	movs	r3, #180	; 0xb4
 800073e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000740:	2302      	movs	r3, #2
 8000742:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000744:	2302      	movs	r3, #2
 8000746:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000748:	2302      	movs	r3, #2
 800074a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800074c:	f107 031c 	add.w	r3, r7, #28
 8000750:	4618      	mov	r0, r3
 8000752:	f005 f9e3 	bl	8005b1c <HAL_RCC_OscConfig>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800075c:	f000 fbd6 	bl	8000f0c <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000760:	f004 feee 	bl	8005540 <HAL_PWREx_EnableOverDrive>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800076a:	f000 fbcf 	bl	8000f0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800076e:	230f      	movs	r3, #15
 8000770:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000772:	2302      	movs	r3, #2
 8000774:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000776:	2300      	movs	r3, #0
 8000778:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800077a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800077e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000780:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000784:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000786:	f107 0308 	add.w	r3, r7, #8
 800078a:	2105      	movs	r1, #5
 800078c:	4618      	mov	r0, r3
 800078e:	f004 ff27 	bl	80055e0 <HAL_RCC_ClockConfig>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000798:	f000 fbb8 	bl	8000f0c <Error_Handler>
  }
}
 800079c:	bf00      	nop
 800079e:	3750      	adds	r7, #80	; 0x50
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40023800 	.word	0x40023800
 80007a8:	40007000 	.word	0x40007000

080007ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80007b2:	463b      	mov	r3, r7
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	605a      	str	r2, [r3, #4]
 80007ba:	609a      	str	r2, [r3, #8]
 80007bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80007be:	4b28      	ldr	r3, [pc, #160]	; (8000860 <MX_ADC1_Init+0xb4>)
 80007c0:	4a28      	ldr	r2, [pc, #160]	; (8000864 <MX_ADC1_Init+0xb8>)
 80007c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007c4:	4b26      	ldr	r3, [pc, #152]	; (8000860 <MX_ADC1_Init+0xb4>)
 80007c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80007ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007cc:	4b24      	ldr	r3, [pc, #144]	; (8000860 <MX_ADC1_Init+0xb4>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80007d2:	4b23      	ldr	r3, [pc, #140]	; (8000860 <MX_ADC1_Init+0xb4>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007d8:	4b21      	ldr	r3, [pc, #132]	; (8000860 <MX_ADC1_Init+0xb4>)
 80007da:	2200      	movs	r2, #0
 80007dc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007de:	4b20      	ldr	r3, [pc, #128]	; (8000860 <MX_ADC1_Init+0xb4>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007e6:	4b1e      	ldr	r3, [pc, #120]	; (8000860 <MX_ADC1_Init+0xb4>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007ec:	4b1c      	ldr	r3, [pc, #112]	; (8000860 <MX_ADC1_Init+0xb4>)
 80007ee:	4a1e      	ldr	r2, [pc, #120]	; (8000868 <MX_ADC1_Init+0xbc>)
 80007f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007f2:	4b1b      	ldr	r3, [pc, #108]	; (8000860 <MX_ADC1_Init+0xb4>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80007f8:	4b19      	ldr	r3, [pc, #100]	; (8000860 <MX_ADC1_Init+0xb4>)
 80007fa:	2202      	movs	r2, #2
 80007fc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80007fe:	4b18      	ldr	r3, [pc, #96]	; (8000860 <MX_ADC1_Init+0xb4>)
 8000800:	2201      	movs	r2, #1
 8000802:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000806:	4b16      	ldr	r3, [pc, #88]	; (8000860 <MX_ADC1_Init+0xb4>)
 8000808:	2201      	movs	r2, #1
 800080a:	615a      	str	r2, [r3, #20]

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800080c:	4814      	ldr	r0, [pc, #80]	; (8000860 <MX_ADC1_Init+0xb4>)
 800080e:	f001 f9d1 	bl	8001bb4 <HAL_ADC_Init>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000818:	f000 fb78 	bl	8000f0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. */
  sConfig.Channel = ADC_CHANNEL_0;
 800081c:	2300      	movs	r3, #0
 800081e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000820:	2301      	movs	r3, #1
 8000822:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000824:	2300      	movs	r3, #0
 8000826:	60bb      	str	r3, [r7, #8]

  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000828:	463b      	mov	r3, r7
 800082a:	4619      	mov	r1, r3
 800082c:	480c      	ldr	r0, [pc, #48]	; (8000860 <MX_ADC1_Init+0xb4>)
 800082e:	f001 fc55 	bl	80020dc <HAL_ADC_ConfigChannel>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000838:	f000 fb68 	bl	8000f0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. */
  sConfig.Channel = ADC_CHANNEL_1;
 800083c:	2301      	movs	r3, #1
 800083e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000840:	2302      	movs	r3, #2
 8000842:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000844:	463b      	mov	r3, r7
 8000846:	4619      	mov	r1, r3
 8000848:	4805      	ldr	r0, [pc, #20]	; (8000860 <MX_ADC1_Init+0xb4>)
 800084a:	f001 fc47 	bl	80020dc <HAL_ADC_ConfigChannel>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000854:	f000 fb5a 	bl	8000f0c <Error_Handler>
  }
}
 8000858:	bf00      	nop
 800085a:	3710      	adds	r7, #16
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	20004c20 	.word	0x20004c20
 8000864:	40012000 	.word	0x40012000
 8000868:	0f000001 	.word	0x0f000001

0800086c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8000870:	4b12      	ldr	r3, [pc, #72]	; (80008bc <MX_I2C1_Init+0x50>)
 8000872:	4a13      	ldr	r2, [pc, #76]	; (80008c0 <MX_I2C1_Init+0x54>)
 8000874:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000876:	4b11      	ldr	r3, [pc, #68]	; (80008bc <MX_I2C1_Init+0x50>)
 8000878:	4a12      	ldr	r2, [pc, #72]	; (80008c4 <MX_I2C1_Init+0x58>)
 800087a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800087c:	4b0f      	ldr	r3, [pc, #60]	; (80008bc <MX_I2C1_Init+0x50>)
 800087e:	2200      	movs	r2, #0
 8000880:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = STM32_I2C_ADDR;
 8000882:	4b0e      	ldr	r3, [pc, #56]	; (80008bc <MX_I2C1_Init+0x50>)
 8000884:	22d0      	movs	r2, #208	; 0xd0
 8000886:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000888:	4b0c      	ldr	r3, [pc, #48]	; (80008bc <MX_I2C1_Init+0x50>)
 800088a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800088e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000890:	4b0a      	ldr	r3, [pc, #40]	; (80008bc <MX_I2C1_Init+0x50>)
 8000892:	2200      	movs	r2, #0
 8000894:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000896:	4b09      	ldr	r3, [pc, #36]	; (80008bc <MX_I2C1_Init+0x50>)
 8000898:	2200      	movs	r2, #0
 800089a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800089c:	4b07      	ldr	r3, [pc, #28]	; (80008bc <MX_I2C1_Init+0x50>)
 800089e:	2200      	movs	r2, #0
 80008a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008a2:	4b06      	ldr	r3, [pc, #24]	; (80008bc <MX_I2C1_Init+0x50>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008a8:	4804      	ldr	r0, [pc, #16]	; (80008bc <MX_I2C1_Init+0x50>)
 80008aa:	f002 fd21 	bl	80032f0 <HAL_I2C_Init>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008b4:	f000 fb2a 	bl	8000f0c <Error_Handler>
  }
}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	20004b60 	.word	0x20004b60
 80008c0:	40005400 	.word	0x40005400
 80008c4:	000186a0 	.word	0x000186a0

080008c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  Spi_ssd1306Write.Instance = SPI2;
 80008cc:	4b18      	ldr	r3, [pc, #96]	; (8000930 <MX_SPI2_Init+0x68>)
 80008ce:	4a19      	ldr	r2, [pc, #100]	; (8000934 <MX_SPI2_Init+0x6c>)
 80008d0:	601a      	str	r2, [r3, #0]
  Spi_ssd1306Write.Init.Mode = SPI_MODE_MASTER;
 80008d2:	4b17      	ldr	r3, [pc, #92]	; (8000930 <MX_SPI2_Init+0x68>)
 80008d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008d8:	605a      	str	r2, [r3, #4]
  Spi_ssd1306Write.Init.Direction = SPI_DIRECTION_1LINE;
 80008da:	4b15      	ldr	r3, [pc, #84]	; (8000930 <MX_SPI2_Init+0x68>)
 80008dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80008e0:	609a      	str	r2, [r3, #8]
  Spi_ssd1306Write.Init.DataSize = SPI_DATASIZE_8BIT;
 80008e2:	4b13      	ldr	r3, [pc, #76]	; (8000930 <MX_SPI2_Init+0x68>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	60da      	str	r2, [r3, #12]
  Spi_ssd1306Write.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008e8:	4b11      	ldr	r3, [pc, #68]	; (8000930 <MX_SPI2_Init+0x68>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	611a      	str	r2, [r3, #16]
  Spi_ssd1306Write.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008ee:	4b10      	ldr	r3, [pc, #64]	; (8000930 <MX_SPI2_Init+0x68>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	615a      	str	r2, [r3, #20]
  Spi_ssd1306Write.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80008f4:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <MX_SPI2_Init+0x68>)
 80008f6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80008fa:	619a      	str	r2, [r3, #24]
  Spi_ssd1306Write.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008fc:	4b0c      	ldr	r3, [pc, #48]	; (8000930 <MX_SPI2_Init+0x68>)
 80008fe:	2200      	movs	r2, #0
 8000900:	61da      	str	r2, [r3, #28]
  Spi_ssd1306Write.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000902:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <MX_SPI2_Init+0x68>)
 8000904:	2200      	movs	r2, #0
 8000906:	621a      	str	r2, [r3, #32]
  Spi_ssd1306Write.Init.TIMode = SPI_TIMODE_DISABLE;
 8000908:	4b09      	ldr	r3, [pc, #36]	; (8000930 <MX_SPI2_Init+0x68>)
 800090a:	2200      	movs	r2, #0
 800090c:	625a      	str	r2, [r3, #36]	; 0x24
  Spi_ssd1306Write.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800090e:	4b08      	ldr	r3, [pc, #32]	; (8000930 <MX_SPI2_Init+0x68>)
 8000910:	2200      	movs	r2, #0
 8000912:	629a      	str	r2, [r3, #40]	; 0x28
  Spi_ssd1306Write.Init.CRCPolynomial = 10;
 8000914:	4b06      	ldr	r3, [pc, #24]	; (8000930 <MX_SPI2_Init+0x68>)
 8000916:	220a      	movs	r2, #10
 8000918:	62da      	str	r2, [r3, #44]	; 0x2c

  if (HAL_SPI_Init(&Spi_ssd1306Write) != HAL_OK)
 800091a:	4805      	ldr	r0, [pc, #20]	; (8000930 <MX_SPI2_Init+0x68>)
 800091c:	f005 fb58 	bl	8005fd0 <HAL_SPI_Init>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8000926:	f000 faf1 	bl	8000f0c <Error_Handler>
  }
}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20004bbc 	.word	0x20004bbc
 8000934:	40003800 	.word	0x40003800

08000938 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 800093c:	4b11      	ldr	r3, [pc, #68]	; (8000984 <MX_USART2_UART_Init+0x4c>)
 800093e:	4a12      	ldr	r2, [pc, #72]	; (8000988 <MX_USART2_UART_Init+0x50>)
 8000940:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 14400;
 8000942:	4b10      	ldr	r3, [pc, #64]	; (8000984 <MX_USART2_UART_Init+0x4c>)
 8000944:	f44f 5261 	mov.w	r2, #14400	; 0x3840
 8000948:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800094a:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <MX_USART2_UART_Init+0x4c>)
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000950:	4b0c      	ldr	r3, [pc, #48]	; (8000984 <MX_USART2_UART_Init+0x4c>)
 8000952:	2200      	movs	r2, #0
 8000954:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <MX_USART2_UART_Init+0x4c>)
 8000958:	2200      	movs	r2, #0
 800095a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800095c:	4b09      	ldr	r3, [pc, #36]	; (8000984 <MX_USART2_UART_Init+0x4c>)
 800095e:	220c      	movs	r2, #12
 8000960:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000962:	4b08      	ldr	r3, [pc, #32]	; (8000984 <MX_USART2_UART_Init+0x4c>)
 8000964:	2200      	movs	r2, #0
 8000966:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000968:	4b06      	ldr	r3, [pc, #24]	; (8000984 <MX_USART2_UART_Init+0x4c>)
 800096a:	2200      	movs	r2, #0
 800096c:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart2) != HAL_OK)
 800096e:	4805      	ldr	r0, [pc, #20]	; (8000984 <MX_USART2_UART_Init+0x4c>)
 8000970:	f006 fa16 	bl	8006da0 <HAL_UART_Init>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800097a:	f000 fac7 	bl	8000f0c <Error_Handler>
  }
}
 800097e:	bf00      	nop
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	20004ccc 	.word	0x20004ccc
 8000988:	40004400 	.word	0x40004400

0800098c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000992:	2300      	movs	r3, #0
 8000994:	607b      	str	r3, [r7, #4]
 8000996:	4b17      	ldr	r3, [pc, #92]	; (80009f4 <MX_DMA_Init+0x68>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099a:	4a16      	ldr	r2, [pc, #88]	; (80009f4 <MX_DMA_Init+0x68>)
 800099c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009a0:	6313      	str	r3, [r2, #48]	; 0x30
 80009a2:	4b14      	ldr	r3, [pc, #80]	; (80009f4 <MX_DMA_Init+0x68>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009aa:	607b      	str	r3, [r7, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	603b      	str	r3, [r7, #0]
 80009b2:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <MX_DMA_Init+0x68>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b6:	4a0f      	ldr	r2, [pc, #60]	; (80009f4 <MX_DMA_Init+0x68>)
 80009b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009bc:	6313      	str	r3, [r2, #48]	; 0x30
 80009be:	4b0d      	ldr	r3, [pc, #52]	; (80009f4 <MX_DMA_Init+0x68>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80009c6:	603b      	str	r3, [r7, #0]
 80009c8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 80009ca:	2200      	movs	r2, #0
 80009cc:	2105      	movs	r1, #5
 80009ce:	200f      	movs	r0, #15
 80009d0:	f001 fef6 	bl	80027c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80009d4:	200f      	movs	r0, #15
 80009d6:	f001 ff0f 	bl	80027f8 <HAL_NVIC_EnableIRQ>

  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80009da:	2200      	movs	r2, #0
 80009dc:	2105      	movs	r1, #5
 80009de:	2038      	movs	r0, #56	; 0x38
 80009e0:	f001 feee 	bl	80027c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80009e4:	2038      	movs	r0, #56	; 0x38
 80009e6:	f001 ff07 	bl	80027f8 <HAL_NVIC_EnableIRQ>
}
 80009ea:	bf00      	nop
 80009ec:	3708      	adds	r7, #8
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	40023800 	.word	0x40023800

080009f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b088      	sub	sp, #32
 80009fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fe:	f107 030c 	add.w	r3, r7, #12
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	605a      	str	r2, [r3, #4]
 8000a08:	609a      	str	r2, [r3, #8]
 8000a0a:	60da      	str	r2, [r3, #12]
 8000a0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0e:	2300      	movs	r3, #0
 8000a10:	60bb      	str	r3, [r7, #8]
 8000a12:	4b34      	ldr	r3, [pc, #208]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a16:	4a33      	ldr	r2, [pc, #204]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a18:	f043 0304 	orr.w	r3, r3, #4
 8000a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1e:	4b31      	ldr	r3, [pc, #196]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	f003 0304 	and.w	r3, r3, #4
 8000a26:	60bb      	str	r3, [r7, #8]
 8000a28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	607b      	str	r3, [r7, #4]
 8000a2e:	4b2d      	ldr	r3, [pc, #180]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	4a2c      	ldr	r2, [pc, #176]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a34:	f043 0301 	orr.w	r3, r3, #1
 8000a38:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3a:	4b2a      	ldr	r3, [pc, #168]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3e:	f003 0301 	and.w	r3, r3, #1
 8000a42:	607b      	str	r3, [r7, #4]
 8000a44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	603b      	str	r3, [r7, #0]
 8000a4a:	4b26      	ldr	r3, [pc, #152]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	4a25      	ldr	r2, [pc, #148]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a50:	f043 0302 	orr.w	r3, r3, #2
 8000a54:	6313      	str	r3, [r2, #48]	; 0x30
 8000a56:	4b23      	ldr	r3, [pc, #140]	; (8000ae4 <MX_GPIO_Init+0xec>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	f003 0302 	and.w	r3, r3, #2
 8000a5e:	603b      	str	r3, [r7, #0]
 8000a60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000a62:	2200      	movs	r2, #0
 8000a64:	2120      	movs	r1, #32
 8000a66:	4820      	ldr	r0, [pc, #128]	; (8000ae8 <MX_GPIO_Init+0xf0>)
 8000a68:	f002 fc04 	bl	8003274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8000a72:	481e      	ldr	r0, [pc, #120]	; (8000aec <MX_GPIO_Init+0xf4>)
 8000a74:	f002 fbfe 	bl	8003274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a7e:	4b1c      	ldr	r3, [pc, #112]	; (8000af0 <MX_GPIO_Init+0xf8>)
 8000a80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a86:	f107 030c 	add.w	r3, r7, #12
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4817      	ldr	r0, [pc, #92]	; (8000aec <MX_GPIO_Init+0xf4>)
 8000a8e:	f002 fa5f 	bl	8002f50 <HAL_GPIO_Init>

  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000a92:	2200      	movs	r2, #0
 8000a94:	2105      	movs	r1, #5
 8000a96:	2028      	movs	r0, #40	; 0x28
 8000a98:	f001 fe92 	bl	80027c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a9c:	2028      	movs	r0, #40	; 0x28
 8000a9e:	f001 feab 	bl	80027f8 <HAL_NVIC_EnableIRQ>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000aa2:	2320      	movs	r3, #32
 8000aa4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab2:	f107 030c 	add.w	r3, r7, #12
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	480b      	ldr	r0, [pc, #44]	; (8000ae8 <MX_GPIO_Init+0xf0>)
 8000aba:	f002 fa49 	bl	8002f50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC7 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8000abe:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8000ac2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad0:	f107 030c 	add.w	r3, r7, #12
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4805      	ldr	r0, [pc, #20]	; (8000aec <MX_GPIO_Init+0xf4>)
 8000ad8:	f002 fa3a 	bl	8002f50 <HAL_GPIO_Init>

}
 8000adc:	bf00      	nop
 8000ade:	3720      	adds	r7, #32
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40020000 	.word	0x40020000
 8000aec:	40020800 	.word	0x40020800
 8000af0:	10210000 	.word	0x10210000

08000af4 <OLED_Update>:
  * @brief  Update the OLED screen by writing contents of the buffer.
  * @param  argument: Not used
  * @retval None
  */
void OLED_Update(void *pvParameters)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		if ( xSemaphoreTake( Oled_Buffer_Sema_Handle, (TickType_t) 0 ) == pdTRUE )
 8000afc:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <OLED_Update+0x28>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	2100      	movs	r1, #0
 8000b02:	4618      	mov	r0, r3
 8000b04:	f007 fc6c 	bl	80083e0 <xQueueSemaphoreTake>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d101      	bne.n	8000b12 <OLED_Update+0x1e>
		{
			SSD1306_UpdateScreen();
 8000b0e:	f000 fe39 	bl	8001784 <SSD1306_UpdateScreen>
		}

		vTaskDelay(50);
 8000b12:	2032      	movs	r0, #50	; 0x32
 8000b14:	f008 f902 	bl	8008d1c <vTaskDelay>
		if ( xSemaphoreTake( Oled_Buffer_Sema_Handle, (TickType_t) 0 ) == pdTRUE )
 8000b18:	e7f0      	b.n	8000afc <OLED_Update+0x8>
 8000b1a:	bf00      	nop
 8000b1c:	20004bb8 	.word	0x20004bb8

08000b20 <OLED_Bitmap_Flip>:
  * @brief  Switch between the 2 bitmaps on OLED display.
  * @param  argument: Not used
  * @retval None
  */
void OLED_Bitmap_Flip(void *pvParameters)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af02      	add	r7, sp, #8
 8000b26:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		static bool sudoFlip = true;

		if (xSemaphoreTake( Oled_Buffer_Sema_Handle, (TickType_t) 10 ) == pdTRUE )
 8000b28:	4b19      	ldr	r3, [pc, #100]	; (8000b90 <OLED_Bitmap_Flip+0x70>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	210a      	movs	r1, #10
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f007 fc56 	bl	80083e0 <xQueueSemaphoreTake>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d125      	bne.n	8000b86 <OLED_Bitmap_Flip+0x66>
		{
			SSD1306_DrawBitmap(0, 0, sudoFlip ? sudowoodopose1 : sudowoodopose2, 32, 32, SSD1306_PX_CLR_WHITE);
 8000b3a:	4b16      	ldr	r3, [pc, #88]	; (8000b94 <OLED_Bitmap_Flip+0x74>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <OLED_Bitmap_Flip+0x26>
 8000b42:	4a15      	ldr	r2, [pc, #84]	; (8000b98 <OLED_Bitmap_Flip+0x78>)
 8000b44:	e000      	b.n	8000b48 <OLED_Bitmap_Flip+0x28>
 8000b46:	4a15      	ldr	r2, [pc, #84]	; (8000b9c <OLED_Bitmap_Flip+0x7c>)
 8000b48:	2301      	movs	r3, #1
 8000b4a:	9301      	str	r3, [sp, #4]
 8000b4c:	2320      	movs	r3, #32
 8000b4e:	9300      	str	r3, [sp, #0]
 8000b50:	2320      	movs	r3, #32
 8000b52:	2100      	movs	r1, #0
 8000b54:	2000      	movs	r0, #0
 8000b56:	f000 fcd6 	bl	8001506 <SSD1306_DrawBitmap>

			sudoFlip = !sudoFlip;
 8000b5a:	4b0e      	ldr	r3, [pc, #56]	; (8000b94 <OLED_Bitmap_Flip+0x74>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	bf14      	ite	ne
 8000b62:	2301      	movne	r3, #1
 8000b64:	2300      	moveq	r3, #0
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	f083 0301 	eor.w	r3, r3, #1
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	b2da      	uxtb	r2, r3
 8000b74:	4b07      	ldr	r3, [pc, #28]	; (8000b94 <OLED_Bitmap_Flip+0x74>)
 8000b76:	701a      	strb	r2, [r3, #0]

			xSemaphoreGive(Oled_Buffer_Sema_Handle);
 8000b78:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <OLED_Bitmap_Flip+0x70>)
 8000b7a:	6818      	ldr	r0, [r3, #0]
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2100      	movs	r1, #0
 8000b82:	f007 f939 	bl	8007df8 <xQueueGenericSend>
		}

		vTaskDelay(1000);
 8000b86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b8a:	f008 f8c7 	bl	8008d1c <vTaskDelay>
	{
 8000b8e:	e7cb      	b.n	8000b28 <OLED_Bitmap_Flip+0x8>
 8000b90:	20004bb8 	.word	0x20004bb8
 8000b94:	20000020 	.word	0x20000020
 8000b98:	0800a9a4 	.word	0x0800a9a4
 8000b9c:	0800aa24 	.word	0x0800aa24

08000ba0 <OLED_Data_Write>:
  * @brief  Function implementing the Update_OLED thread.
  * @param  argument: Not used
  * @retval None
  */
void OLED_Data_Write(void *pvParameters)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		/* Append sensor values to display string */
		if( xSemaphoreTake( Sensor_Sema_Handle, (TickType_t) 10 ) == pdTRUE  )
 8000ba8:	4b25      	ldr	r3, [pc, #148]	; (8000c40 <OLED_Data_Write+0xa0>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	210a      	movs	r1, #10
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f007 fc16 	bl	80083e0 <xQueueSemaphoreTake>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d116      	bne.n	8000be8 <OLED_Data_Write+0x48>
		{
			itoa(plant_sensors[0], soilMoistureDisp + 6, 10);
 8000bba:	4b22      	ldr	r3, [pc, #136]	; (8000c44 <OLED_Data_Write+0xa4>)
 8000bbc:	881b      	ldrh	r3, [r3, #0]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	4b21      	ldr	r3, [pc, #132]	; (8000c48 <OLED_Data_Write+0xa8>)
 8000bc2:	220a      	movs	r2, #10
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	f009 fe5d 	bl	800a884 <itoa>
			itoa(plant_sensors[1], lightLevelDisp + 7, 10);
 8000bca:	4b1e      	ldr	r3, [pc, #120]	; (8000c44 <OLED_Data_Write+0xa4>)
 8000bcc:	885b      	ldrh	r3, [r3, #2]
 8000bce:	4618      	mov	r0, r3
 8000bd0:	4b1e      	ldr	r3, [pc, #120]	; (8000c4c <OLED_Data_Write+0xac>)
 8000bd2:	220a      	movs	r2, #10
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	f009 fe55 	bl	800a884 <itoa>

			xSemaphoreGive(Sensor_Sema_Handle);
 8000bda:	4b19      	ldr	r3, [pc, #100]	; (8000c40 <OLED_Data_Write+0xa0>)
 8000bdc:	6818      	ldr	r0, [r3, #0]
 8000bde:	2300      	movs	r3, #0
 8000be0:	2200      	movs	r2, #0
 8000be2:	2100      	movs	r1, #0
 8000be4:	f007 f908 	bl	8007df8 <xQueueGenericSend>
		}

		/* Write sensor values to OLED buffer */
		if (xSemaphoreTake( Oled_Buffer_Sema_Handle, (TickType_t) 10 ) == pdTRUE )
 8000be8:	4b19      	ldr	r3, [pc, #100]	; (8000c50 <OLED_Data_Write+0xb0>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	210a      	movs	r1, #10
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f007 fbf6 	bl	80083e0 <xQueueSemaphoreTake>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d11c      	bne.n	8000c34 <OLED_Data_Write+0x94>
		{
			SSD1306_Fill_ToRight(50, SSD1306_PX_CLR_BLACK);
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	2032      	movs	r0, #50	; 0x32
 8000bfe:	f000 fde3 	bl	80017c8 <SSD1306_Fill_ToRight>

			SSD1306_GotoXY(50, 5);
 8000c02:	2105      	movs	r1, #5
 8000c04:	2032      	movs	r0, #50	; 0x32
 8000c06:	f000 fe69 	bl	80018dc <SSD1306_GotoXY>
			SSD1306_Puts(soilMoistureDisp, &Font_7x10, SSD1306_PX_CLR_WHITE);
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	4911      	ldr	r1, [pc, #68]	; (8000c54 <OLED_Data_Write+0xb4>)
 8000c0e:	4812      	ldr	r0, [pc, #72]	; (8000c58 <OLED_Data_Write+0xb8>)
 8000c10:	f000 fefa 	bl	8001a08 <SSD1306_Puts>
			SSD1306_GotoXY(50, 21);
 8000c14:	2115      	movs	r1, #21
 8000c16:	2032      	movs	r0, #50	; 0x32
 8000c18:	f000 fe60 	bl	80018dc <SSD1306_GotoXY>
			SSD1306_Puts(lightLevelDisp, &Font_7x10, SSD1306_PX_CLR_WHITE);
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	490d      	ldr	r1, [pc, #52]	; (8000c54 <OLED_Data_Write+0xb4>)
 8000c20:	480e      	ldr	r0, [pc, #56]	; (8000c5c <OLED_Data_Write+0xbc>)
 8000c22:	f000 fef1 	bl	8001a08 <SSD1306_Puts>

			xSemaphoreGive(Oled_Buffer_Sema_Handle);
 8000c26:	4b0a      	ldr	r3, [pc, #40]	; (8000c50 <OLED_Data_Write+0xb0>)
 8000c28:	6818      	ldr	r0, [r3, #0]
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	2100      	movs	r1, #0
 8000c30:	f007 f8e2 	bl	8007df8 <xQueueGenericSend>
		}

		vTaskDelay(700);
 8000c34:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8000c38:	f008 f870 	bl	8008d1c <vTaskDelay>
		if( xSemaphoreTake( Sensor_Sema_Handle, (TickType_t) 10 ) == pdTRUE  )
 8000c3c:	e7b4      	b.n	8000ba8 <OLED_Data_Write+0x8>
 8000c3e:	bf00      	nop
 8000c40:	20004c1c 	.word	0x20004c1c
 8000c44:	20004c14 	.word	0x20004c14
 8000c48:	20000006 	.word	0x20000006
 8000c4c:	20000013 	.word	0x20000013
 8000c50:	20004bb8 	.word	0x20004bb8
 8000c54:	20000028 	.word	0x20000028
 8000c58:	20000000 	.word	0x20000000
 8000c5c:	2000000c 	.word	0x2000000c

08000c60 <Sensor_Read>:
* @brief Take analog readings from capacitive soil moisture sensor and photoresistor circuit.
* @param argument: Not used
* @retval None
*/
void Sensor_Read(void *pvParameters)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		/* Read value from ADCs into sensor value variables */
		if( xSemaphoreTake( Sensor_Sema_Handle, (TickType_t) 10 ) == pdTRUE  )
 8000c68:	4b09      	ldr	r3, [pc, #36]	; (8000c90 <Sensor_Read+0x30>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	210a      	movs	r1, #10
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f007 fbb6 	bl	80083e0 <xQueueSemaphoreTake>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	d104      	bne.n	8000c84 <Sensor_Read+0x24>
		{
			/* Read value from ADC1 at pin GPIO A0 */
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*)plant_sensors, 2);
 8000c7a:	2202      	movs	r2, #2
 8000c7c:	4905      	ldr	r1, [pc, #20]	; (8000c94 <Sensor_Read+0x34>)
 8000c7e:	4806      	ldr	r0, [pc, #24]	; (8000c98 <Sensor_Read+0x38>)
 8000c80:	f001 f91c 	bl	8001ebc <HAL_ADC_Start_DMA>
		}

		vTaskDelay(1000);
 8000c84:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c88:	f008 f848 	bl	8008d1c <vTaskDelay>
		if( xSemaphoreTake( Sensor_Sema_Handle, (TickType_t) 10 ) == pdTRUE  )
 8000c8c:	e7ec      	b.n	8000c68 <Sensor_Read+0x8>
 8000c8e:	bf00      	nop
 8000c90:	20004c1c 	.word	0x20004c1c
 8000c94:	20004c14 	.word	0x20004c14
 8000c98:	20004c20 	.word	0x20004c20

08000c9c <Water_Plant>:
* @brief Compare soil moisture readings to setpoints and water plant if necessary.
* @param argument: Not used
* @retval None
*/
void Water_Plant(void *pvParameters)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b088      	sub	sp, #32
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		/* Every 5 minutes beginning 5 min after initialization */
		vTaskDelay(300000);
 8000ca4:	4833      	ldr	r0, [pc, #204]	; (8000d74 <Water_Plant+0xd8>)
 8000ca6:	f008 f839 	bl	8008d1c <vTaskDelay>

		int16_t moistureError = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	83fb      	strh	r3, [r7, #30]

		/* If setpoint value is not the most recent, update it */


		/* PID calculation for how long to turn on water pump */
		if ((xSemaphoreTake(Sensor_Sema_Handle, (TickType_t) 10) == pdTRUE) && (xSemaphoreTake(Setpoint_Sema_Handle, (TickType_t) 10) == pdTRUE))
 8000cae:	4b32      	ldr	r3, [pc, #200]	; (8000d78 <Water_Plant+0xdc>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	210a      	movs	r1, #10
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f007 fb93 	bl	80083e0 <xQueueSemaphoreTake>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d11f      	bne.n	8000d00 <Water_Plant+0x64>
 8000cc0:	4b2e      	ldr	r3, [pc, #184]	; (8000d7c <Water_Plant+0xe0>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	210a      	movs	r1, #10
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f007 fb8a 	bl	80083e0 <xQueueSemaphoreTake>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b01      	cmp	r3, #1
 8000cd0:	d116      	bne.n	8000d00 <Water_Plant+0x64>
		{
			moistureError = ((plant_sensors[0] - moistureSetpoint) > 0) ? (plant_sensors[0] - moistureSetpoint) : 0;
 8000cd2:	4b2b      	ldr	r3, [pc, #172]	; (8000d80 <Water_Plant+0xe4>)
 8000cd4:	881b      	ldrh	r3, [r3, #0]
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	4b2a      	ldr	r3, [pc, #168]	; (8000d84 <Water_Plant+0xe8>)
 8000cda:	881b      	ldrh	r3, [r3, #0]
 8000cdc:	1ad3      	subs	r3, r2, r3
 8000cde:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8000ce2:	83fb      	strh	r3, [r7, #30]

			xSemaphoreGive(Sensor_Sema_Handle);
 8000ce4:	4b24      	ldr	r3, [pc, #144]	; (8000d78 <Water_Plant+0xdc>)
 8000ce6:	6818      	ldr	r0, [r3, #0]
 8000ce8:	2300      	movs	r3, #0
 8000cea:	2200      	movs	r2, #0
 8000cec:	2100      	movs	r1, #0
 8000cee:	f007 f883 	bl	8007df8 <xQueueGenericSend>
			xSemaphoreGive(Setpoint_Sema_Handle);
 8000cf2:	4b22      	ldr	r3, [pc, #136]	; (8000d7c <Water_Plant+0xe0>)
 8000cf4:	6818      	ldr	r0, [r3, #0]
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	f007 f87c 	bl	8007df8 <xQueueGenericSend>
		}

		PID_p = moistureError * proportionCoeff;
 8000d00:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000d04:	4a20      	ldr	r2, [pc, #128]	; (8000d88 <Water_Plant+0xec>)
 8000d06:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000d0a:	fb02 f303 	mul.w	r3, r2, r3
 8000d0e:	617b      	str	r3, [r7, #20]
		PID_d = (moistureError / RTOS_PLANT_WATER) * derivativeCoeff;
 8000d10:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000d14:	4a1d      	ldr	r2, [pc, #116]	; (8000d8c <Water_Plant+0xf0>)
 8000d16:	fba2 2303 	umull	r2, r3, r2, r3
 8000d1a:	0c9b      	lsrs	r3, r3, #18
 8000d1c:	4a1c      	ldr	r2, [pc, #112]	; (8000d90 <Water_Plant+0xf4>)
 8000d1e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000d22:	fb02 f303 	mul.w	r3, r2, r3
 8000d26:	613b      	str	r3, [r7, #16]
		PID_i = (moistureError > 50) ? (PID_i + moistureError * integralCoeff) : 0;
 8000d28:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000d2c:	2b32      	cmp	r3, #50	; 0x32
 8000d2e:	dd09      	ble.n	8000d44 <Water_Plant+0xa8>
 8000d30:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000d34:	4a17      	ldr	r2, [pc, #92]	; (8000d94 <Water_Plant+0xf8>)
 8000d36:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000d3a:	fb02 f203 	mul.w	r2, r2, r3
 8000d3e:	69bb      	ldr	r3, [r7, #24]
 8000d40:	4413      	add	r3, r2
 8000d42:	e000      	b.n	8000d46 <Water_Plant+0xaa>
 8000d44:	2300      	movs	r3, #0
 8000d46:	61bb      	str	r3, [r7, #24]

		if (xSemaphoreTake(Tolerance_Sema_Handle, (TickType_t) 10) == pdTRUE)
 8000d48:	4b13      	ldr	r3, [pc, #76]	; (8000d98 <Water_Plant+0xfc>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	210a      	movs	r1, #10
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f007 fb46 	bl	80083e0 <xQueueSemaphoreTake>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	d1a4      	bne.n	8000ca4 <Water_Plant+0x8>
		{
			if (moistureError > moistureTolerance)
 8000d5a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000d5e:	4a0f      	ldr	r2, [pc, #60]	; (8000d9c <Water_Plant+0x100>)
 8000d60:	8812      	ldrh	r2, [r2, #0]
 8000d62:	4293      	cmp	r3, r2
 8000d64:	dd9e      	ble.n	8000ca4 <Water_Plant+0x8>
			{
				int32_t plantPumpOnTime = PID_p + PID_d + PID_i;
 8000d66:	697a      	ldr	r2, [r7, #20]
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	69ba      	ldr	r2, [r7, #24]
 8000d6e:	4413      	add	r3, r2
 8000d70:	60fb      	str	r3, [r7, #12]
	{
 8000d72:	e797      	b.n	8000ca4 <Water_Plant+0x8>
 8000d74:	000493e0 	.word	0x000493e0
 8000d78:	20004c1c 	.word	0x20004c1c
 8000d7c:	20004c68 	.word	0x20004c68
 8000d80:	20004c14 	.word	0x20004c14
 8000d84:	20000018 	.word	0x20000018
 8000d88:	2000001c 	.word	0x2000001c
 8000d8c:	6fd91d85 	.word	0x6fd91d85
 8000d90:	2000001e 	.word	0x2000001e
 8000d94:	20000058 	.word	0x20000058
 8000d98:	20004c18 	.word	0x20004c18
 8000d9c:	2000001a 	.word	0x2000001a

08000da0 <HAL_ADC_ConvCpltCallback>:
/******************************************************************
**************** Interrupt routine callbacks **********************
*******************************************************************/

/* Called on completion of ADC readings from analog sensors */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* pAdc1_sensorsRead) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
	xSemaphoreGiveFromISR(Sensor_Sema_Handle, NULL);
 8000da8:	4b04      	ldr	r3, [pc, #16]	; (8000dbc <HAL_ADC_ConvCpltCallback+0x1c>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2100      	movs	r1, #0
 8000dae:	4618      	mov	r0, r3
 8000db0:	f007 f9b0 	bl	8008114 <xQueueGiveFromISR>
}
 8000db4:	bf00      	nop
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20004c1c 	.word	0x20004c1c

08000dc0 <HAL_SPI_TxCpltCallback>:

/* SPI transmission callback - called when UpdateScreen() completes to update OLED display from buffer */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef* pSpi2_oledWrite) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	SSD1306_Disp.state = SSD1306_STATE_READY;
 8000dc8:	4b08      	ldr	r3, [pc, #32]	; (8000dec <HAL_SPI_TxCpltCallback+0x2c>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	719a      	strb	r2, [r3, #6]

	/*
	 * This callback is run during SSD1306_Init() before scheduler gets control
	 * thus, we must check that scheduler has control before any RTOS operations
	 */
	if (xTaskGetSchedulerState() == taskSCHEDULER_RUNNING)
 8000dce:	f008 fc1b 	bl	8009608 <xTaskGetSchedulerState>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b02      	cmp	r3, #2
 8000dd6:	d105      	bne.n	8000de4 <HAL_SPI_TxCpltCallback+0x24>
	{
		/* Give semaphore held on OLED buffer */
		xSemaphoreGiveFromISR(Oled_Buffer_Sema_Handle, NULL);
 8000dd8:	4b05      	ldr	r3, [pc, #20]	; (8000df0 <HAL_SPI_TxCpltCallback+0x30>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4618      	mov	r0, r3
 8000de0:	f007 f998 	bl	8008114 <xQueueGiveFromISR>
	}
}
 8000de4:	bf00      	nop
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20004d0c 	.word	0x20004d0c
 8000df0:	20004bb8 	.word	0x20004bb8

08000df4 <HAL_I2C_SlaveRxCpltCallback>:

/* Received data from ESP8266 Master -> Read command and take appropriate action */
void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef* I2c1_espComm) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
	/* Turn on on-board LED for visual indication */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, SET);
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	2120      	movs	r1, #32
 8000e00:	4831      	ldr	r0, [pc, #196]	; (8000ec8 <HAL_I2C_SlaveRxCpltCallback+0xd4>)
 8000e02:	f002 fa37 	bl	8003274 <HAL_GPIO_WritePin>

	/* Check command code sent */
	if (espCmdCode == ESP_REQ_SENSOR_DATA) {
 8000e06:	4b31      	ldr	r3, [pc, #196]	; (8000ecc <HAL_I2C_SlaveRxCpltCallback+0xd8>)
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	2b51      	cmp	r3, #81	; 0x51
 8000e0c:	d117      	bne.n	8000e3e <HAL_I2C_SlaveRxCpltCallback+0x4a>
		/* Send soil moisture and light sensor data to ESP8266 (4 bytes) */
		if(xSemaphoreTakeFromISR(Sensor_Sema_Handle, NULL) == pdTRUE)
 8000e0e:	4b30      	ldr	r3, [pc, #192]	; (8000ed0 <HAL_I2C_SlaveRxCpltCallback+0xdc>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	2200      	movs	r2, #0
 8000e14:	2100      	movs	r1, #0
 8000e16:	4618      	mov	r0, r3
 8000e18:	f007 fbea 	bl	80085f0 <xQueueReceiveFromISR>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	d144      	bne.n	8000eac <HAL_I2C_SlaveRxCpltCallback+0xb8>
		{
			/* Transmit data to ESP8266 */
			HAL_I2C_Slave_Transmit(I2c1_espComm, (uint8_t*)plant_sensors, sizeof(plant_sensors)/sizeof(uint8_t), 2000);
 8000e22:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000e26:	2204      	movs	r2, #4
 8000e28:	492a      	ldr	r1, [pc, #168]	; (8000ed4 <HAL_I2C_SlaveRxCpltCallback+0xe0>)
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f002 fb98 	bl	8003560 <HAL_I2C_Slave_Transmit>

			xSemaphoreGiveFromISR(Sensor_Sema_Handle, NULL);
 8000e30:	4b27      	ldr	r3, [pc, #156]	; (8000ed0 <HAL_I2C_SlaveRxCpltCallback+0xdc>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	2100      	movs	r1, #0
 8000e36:	4618      	mov	r0, r3
 8000e38:	f007 f96c 	bl	8008114 <xQueueGiveFromISR>
 8000e3c:	e036      	b.n	8000eac <HAL_I2C_SlaveRxCpltCallback+0xb8>
		}
	}
	else if (espCmdCode == ESP_SEND_MOIS_SETPOINT) {
 8000e3e:	4b23      	ldr	r3, [pc, #140]	; (8000ecc <HAL_I2C_SlaveRxCpltCallback+0xd8>)
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	2b44      	cmp	r3, #68	; 0x44
 8000e44:	d117      	bne.n	8000e76 <HAL_I2C_SlaveRxCpltCallback+0x82>
		/* Read updated setpoint value */
		if(xSemaphoreTakeFromISR(Setpoint_Sema_Handle, NULL) == pdTRUE)
 8000e46:	4b24      	ldr	r3, [pc, #144]	; (8000ed8 <HAL_I2C_SlaveRxCpltCallback+0xe4>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f007 fbce 	bl	80085f0 <xQueueReceiveFromISR>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d128      	bne.n	8000eac <HAL_I2C_SlaveRxCpltCallback+0xb8>
		{
			/* Transmit data to ESP8266 */
			HAL_I2C_Slave_Receive(I2c1_espComm, (uint8_t*)&moistureSetpoint, 2, 2000);
 8000e5a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000e5e:	2202      	movs	r2, #2
 8000e60:	491e      	ldr	r1, [pc, #120]	; (8000edc <HAL_I2C_SlaveRxCpltCallback+0xe8>)
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f002 fc92 	bl	800378c <HAL_I2C_Slave_Receive>

			xSemaphoreGiveFromISR(Setpoint_Sema_Handle, NULL);
 8000e68:	4b1b      	ldr	r3, [pc, #108]	; (8000ed8 <HAL_I2C_SlaveRxCpltCallback+0xe4>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f007 f950 	bl	8008114 <xQueueGiveFromISR>
 8000e74:	e01a      	b.n	8000eac <HAL_I2C_SlaveRxCpltCallback+0xb8>
		}
	}
	else if (espCmdCode == ESP_SEND_MOIS_TOLERANCE) {
 8000e76:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <HAL_I2C_SlaveRxCpltCallback+0xd8>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	2b46      	cmp	r3, #70	; 0x46
 8000e7c:	d116      	bne.n	8000eac <HAL_I2C_SlaveRxCpltCallback+0xb8>
		/* Read updated tolerance value */
		if(xSemaphoreTakeFromISR(Tolerance_Sema_Handle, NULL) == pdTRUE)
 8000e7e:	4b18      	ldr	r3, [pc, #96]	; (8000ee0 <HAL_I2C_SlaveRxCpltCallback+0xec>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	2200      	movs	r2, #0
 8000e84:	2100      	movs	r1, #0
 8000e86:	4618      	mov	r0, r3
 8000e88:	f007 fbb2 	bl	80085f0 <xQueueReceiveFromISR>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d10c      	bne.n	8000eac <HAL_I2C_SlaveRxCpltCallback+0xb8>
		{
			/* Transmit data to ESP8266 */
			HAL_I2C_Slave_Receive(I2c1_espComm, (uint8_t*)&moistureTolerance, 2, 2000);
 8000e92:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000e96:	2202      	movs	r2, #2
 8000e98:	4912      	ldr	r1, [pc, #72]	; (8000ee4 <HAL_I2C_SlaveRxCpltCallback+0xf0>)
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f002 fc76 	bl	800378c <HAL_I2C_Slave_Receive>

			xSemaphoreGiveFromISR(Tolerance_Sema_Handle, NULL);
 8000ea0:	4b0f      	ldr	r3, [pc, #60]	; (8000ee0 <HAL_I2C_SlaveRxCpltCallback+0xec>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f007 f934 	bl	8008114 <xQueueGiveFromISR>
		}
	}

	/* Turn off on-board LED */

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, RESET);
 8000eac:	2200      	movs	r2, #0
 8000eae:	2120      	movs	r1, #32
 8000eb0:	4805      	ldr	r0, [pc, #20]	; (8000ec8 <HAL_I2C_SlaveRxCpltCallback+0xd4>)
 8000eb2:	f002 f9df 	bl	8003274 <HAL_GPIO_WritePin>

	/* Keep in slave receive mode - should always be listening for commands from ESP8266 */
	HAL_I2C_Slave_Receive_IT(I2c1_espComm, &espCmdCode, 1);
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	4904      	ldr	r1, [pc, #16]	; (8000ecc <HAL_I2C_SlaveRxCpltCallback+0xd8>)
 8000eba:	6878      	ldr	r0, [r7, #4]
 8000ebc:	f002 fd70 	bl	80039a0 <HAL_I2C_Slave_Receive_IT>
}
 8000ec0:	bf00      	nop
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40020000 	.word	0x40020000
 8000ecc:	20004bb4 	.word	0x20004bb4
 8000ed0:	20004c1c 	.word	0x20004c1c
 8000ed4:	20004c14 	.word	0x20004c14
 8000ed8:	20004c68 	.word	0x20004c68
 8000edc:	20000018 	.word	0x20000018
 8000ee0:	20004c18 	.word	0x20004c18
 8000ee4:	2000001a 	.word	0x2000001a

08000ee8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a04      	ldr	r2, [pc, #16]	; (8000f08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d101      	bne.n	8000efe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000efa:	f000 fe19 	bl	8001b30 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40001000 	.word	0x40001000

08000f0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000f10:	bf00      	nop
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
	...

08000f1c <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	607b      	str	r3, [r7, #4]
 8000f26:	4b12      	ldr	r3, [pc, #72]	; (8000f70 <HAL_MspInit+0x54>)
 8000f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f2a:	4a11      	ldr	r2, [pc, #68]	; (8000f70 <HAL_MspInit+0x54>)
 8000f2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f30:	6453      	str	r3, [r2, #68]	; 0x44
 8000f32:	4b0f      	ldr	r3, [pc, #60]	; (8000f70 <HAL_MspInit+0x54>)
 8000f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	603b      	str	r3, [r7, #0]
 8000f42:	4b0b      	ldr	r3, [pc, #44]	; (8000f70 <HAL_MspInit+0x54>)
 8000f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f46:	4a0a      	ldr	r2, [pc, #40]	; (8000f70 <HAL_MspInit+0x54>)
 8000f48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f4c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f4e:	4b08      	ldr	r3, [pc, #32]	; (8000f70 <HAL_MspInit+0x54>)
 8000f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f56:	603b      	str	r3, [r7, #0]
 8000f58:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	210f      	movs	r1, #15
 8000f5e:	f06f 0001 	mvn.w	r0, #1
 8000f62:	f001 fc2d 	bl	80027c0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40023800 	.word	0x40023800

08000f74 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08a      	sub	sp, #40	; 0x28
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a33      	ldr	r2, [pc, #204]	; (8001060 <HAL_ADC_MspInit+0xec>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d15f      	bne.n	8001056 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	613b      	str	r3, [r7, #16]
 8000f9a:	4b32      	ldr	r3, [pc, #200]	; (8001064 <HAL_ADC_MspInit+0xf0>)
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f9e:	4a31      	ldr	r2, [pc, #196]	; (8001064 <HAL_ADC_MspInit+0xf0>)
 8000fa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8000fa6:	4b2f      	ldr	r3, [pc, #188]	; (8001064 <HAL_ADC_MspInit+0xf0>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fae:	613b      	str	r3, [r7, #16]
 8000fb0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	4b2b      	ldr	r3, [pc, #172]	; (8001064 <HAL_ADC_MspInit+0xf0>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fba:	4a2a      	ldr	r2, [pc, #168]	; (8001064 <HAL_ADC_MspInit+0xf0>)
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc2:	4b28      	ldr	r3, [pc, #160]	; (8001064 <HAL_ADC_MspInit+0xf0>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000fce:	2303      	movs	r3, #3
 8000fd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fda:	f107 0314 	add.w	r3, r7, #20
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4821      	ldr	r0, [pc, #132]	; (8001068 <HAL_ADC_MspInit+0xf4>)
 8000fe2:	f001 ffb5 	bl	8002f50 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000fe6:	4b21      	ldr	r3, [pc, #132]	; (800106c <HAL_ADC_MspInit+0xf8>)
 8000fe8:	4a21      	ldr	r2, [pc, #132]	; (8001070 <HAL_ADC_MspInit+0xfc>)
 8000fea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000fec:	4b1f      	ldr	r3, [pc, #124]	; (800106c <HAL_ADC_MspInit+0xf8>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ff2:	4b1e      	ldr	r3, [pc, #120]	; (800106c <HAL_ADC_MspInit+0xf8>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ff8:	4b1c      	ldr	r3, [pc, #112]	; (800106c <HAL_ADC_MspInit+0xf8>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ffe:	4b1b      	ldr	r3, [pc, #108]	; (800106c <HAL_ADC_MspInit+0xf8>)
 8001000:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001004:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001006:	4b19      	ldr	r3, [pc, #100]	; (800106c <HAL_ADC_MspInit+0xf8>)
 8001008:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800100c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800100e:	4b17      	ldr	r3, [pc, #92]	; (800106c <HAL_ADC_MspInit+0xf8>)
 8001010:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001014:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001016:	4b15      	ldr	r3, [pc, #84]	; (800106c <HAL_ADC_MspInit+0xf8>)
 8001018:	2200      	movs	r2, #0
 800101a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800101c:	4b13      	ldr	r3, [pc, #76]	; (800106c <HAL_ADC_MspInit+0xf8>)
 800101e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001022:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001024:	4b11      	ldr	r3, [pc, #68]	; (800106c <HAL_ADC_MspInit+0xf8>)
 8001026:	2200      	movs	r2, #0
 8001028:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800102a:	4810      	ldr	r0, [pc, #64]	; (800106c <HAL_ADC_MspInit+0xf8>)
 800102c:	f001 fbf2 	bl	8002814 <HAL_DMA_Init>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001036:	f7ff ff69 	bl	8000f0c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4a0b      	ldr	r2, [pc, #44]	; (800106c <HAL_ADC_MspInit+0xf8>)
 800103e:	639a      	str	r2, [r3, #56]	; 0x38
 8001040:	4a0a      	ldr	r2, [pc, #40]	; (800106c <HAL_ADC_MspInit+0xf8>)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8001046:	2200      	movs	r2, #0
 8001048:	2105      	movs	r1, #5
 800104a:	2012      	movs	r0, #18
 800104c:	f001 fbb8 	bl	80027c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001050:	2012      	movs	r0, #18
 8001052:	f001 fbd1 	bl	80027f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001056:	bf00      	nop
 8001058:	3728      	adds	r7, #40	; 0x28
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40012000 	.word	0x40012000
 8001064:	40023800 	.word	0x40023800
 8001068:	40020000 	.word	0x40020000
 800106c:	20004c6c 	.word	0x20004c6c
 8001070:	40026410 	.word	0x40026410

08001074 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08a      	sub	sp, #40	; 0x28
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107c:	f107 0314 	add.w	r3, r7, #20
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a21      	ldr	r2, [pc, #132]	; (8001118 <HAL_I2C_MspInit+0xa4>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d13c      	bne.n	8001110 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]
 800109a:	4b20      	ldr	r3, [pc, #128]	; (800111c <HAL_I2C_MspInit+0xa8>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	4a1f      	ldr	r2, [pc, #124]	; (800111c <HAL_I2C_MspInit+0xa8>)
 80010a0:	f043 0302 	orr.w	r3, r3, #2
 80010a4:	6313      	str	r3, [r2, #48]	; 0x30
 80010a6:	4b1d      	ldr	r3, [pc, #116]	; (800111c <HAL_I2C_MspInit+0xa8>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	613b      	str	r3, [r7, #16]
 80010b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010b8:	2312      	movs	r3, #18
 80010ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010bc:	2301      	movs	r3, #1
 80010be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c0:	2303      	movs	r3, #3
 80010c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010c4:	2304      	movs	r3, #4
 80010c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c8:	f107 0314 	add.w	r3, r7, #20
 80010cc:	4619      	mov	r1, r3
 80010ce:	4814      	ldr	r0, [pc, #80]	; (8001120 <HAL_I2C_MspInit+0xac>)
 80010d0:	f001 ff3e 	bl	8002f50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010d4:	2300      	movs	r3, #0
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	4b10      	ldr	r3, [pc, #64]	; (800111c <HAL_I2C_MspInit+0xa8>)
 80010da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010dc:	4a0f      	ldr	r2, [pc, #60]	; (800111c <HAL_I2C_MspInit+0xa8>)
 80010de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010e2:	6413      	str	r3, [r2, #64]	; 0x40
 80010e4:	4b0d      	ldr	r3, [pc, #52]	; (800111c <HAL_I2C_MspInit+0xa8>)
 80010e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80010f0:	2200      	movs	r2, #0
 80010f2:	2105      	movs	r1, #5
 80010f4:	201f      	movs	r0, #31
 80010f6:	f001 fb63 	bl	80027c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80010fa:	201f      	movs	r0, #31
 80010fc:	f001 fb7c 	bl	80027f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001100:	2200      	movs	r2, #0
 8001102:	2105      	movs	r1, #5
 8001104:	2020      	movs	r0, #32
 8001106:	f001 fb5b 	bl	80027c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800110a:	2020      	movs	r0, #32
 800110c:	f001 fb74 	bl	80027f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001110:	bf00      	nop
 8001112:	3728      	adds	r7, #40	; 0x28
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40005400 	.word	0x40005400
 800111c:	40023800 	.word	0x40023800
 8001120:	40020400 	.word	0x40020400

08001124 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b08a      	sub	sp, #40	; 0x28
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
 800113a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a34      	ldr	r2, [pc, #208]	; (8001214 <HAL_SPI_MspInit+0xf0>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d162      	bne.n	800120c <HAL_SPI_MspInit+0xe8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	613b      	str	r3, [r7, #16]
 800114a:	4b33      	ldr	r3, [pc, #204]	; (8001218 <HAL_SPI_MspInit+0xf4>)
 800114c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114e:	4a32      	ldr	r2, [pc, #200]	; (8001218 <HAL_SPI_MspInit+0xf4>)
 8001150:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001154:	6413      	str	r3, [r2, #64]	; 0x40
 8001156:	4b30      	ldr	r3, [pc, #192]	; (8001218 <HAL_SPI_MspInit+0xf4>)
 8001158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	4b2c      	ldr	r3, [pc, #176]	; (8001218 <HAL_SPI_MspInit+0xf4>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	4a2b      	ldr	r2, [pc, #172]	; (8001218 <HAL_SPI_MspInit+0xf4>)
 800116c:	f043 0302 	orr.w	r3, r3, #2
 8001170:	6313      	str	r3, [r2, #48]	; 0x30
 8001172:	4b29      	ldr	r3, [pc, #164]	; (8001218 <HAL_SPI_MspInit+0xf4>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	f003 0302 	and.w	r3, r3, #2
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800117e:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8001182:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001184:	2302      	movs	r3, #2
 8001186:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001188:	2300      	movs	r3, #0
 800118a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800118c:	2303      	movs	r3, #3
 800118e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001190:	2305      	movs	r3, #5
 8001192:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001194:	f107 0314 	add.w	r3, r7, #20
 8001198:	4619      	mov	r1, r3
 800119a:	4820      	ldr	r0, [pc, #128]	; (800121c <HAL_SPI_MspInit+0xf8>)
 800119c:	f001 fed8 	bl	8002f50 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80011a0:	4b1f      	ldr	r3, [pc, #124]	; (8001220 <HAL_SPI_MspInit+0xfc>)
 80011a2:	4a20      	ldr	r2, [pc, #128]	; (8001224 <HAL_SPI_MspInit+0x100>)
 80011a4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80011a6:	4b1e      	ldr	r3, [pc, #120]	; (8001220 <HAL_SPI_MspInit+0xfc>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011ac:	4b1c      	ldr	r3, [pc, #112]	; (8001220 <HAL_SPI_MspInit+0xfc>)
 80011ae:	2240      	movs	r2, #64	; 0x40
 80011b0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011b2:	4b1b      	ldr	r3, [pc, #108]	; (8001220 <HAL_SPI_MspInit+0xfc>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011b8:	4b19      	ldr	r3, [pc, #100]	; (8001220 <HAL_SPI_MspInit+0xfc>)
 80011ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011be:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011c0:	4b17      	ldr	r3, [pc, #92]	; (8001220 <HAL_SPI_MspInit+0xfc>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011c6:	4b16      	ldr	r3, [pc, #88]	; (8001220 <HAL_SPI_MspInit+0xfc>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80011cc:	4b14      	ldr	r3, [pc, #80]	; (8001220 <HAL_SPI_MspInit+0xfc>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80011d2:	4b13      	ldr	r3, [pc, #76]	; (8001220 <HAL_SPI_MspInit+0xfc>)
 80011d4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011d8:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011da:	4b11      	ldr	r3, [pc, #68]	; (8001220 <HAL_SPI_MspInit+0xfc>)
 80011dc:	2200      	movs	r2, #0
 80011de:	625a      	str	r2, [r3, #36]	; 0x24

    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80011e0:	480f      	ldr	r0, [pc, #60]	; (8001220 <HAL_SPI_MspInit+0xfc>)
 80011e2:	f001 fb17 	bl	8002814 <HAL_DMA_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 80011ec:	f7ff fe8e 	bl	8000f0c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4a0b      	ldr	r2, [pc, #44]	; (8001220 <HAL_SPI_MspInit+0xfc>)
 80011f4:	649a      	str	r2, [r3, #72]	; 0x48
 80011f6:	4a0a      	ldr	r2, [pc, #40]	; (8001220 <HAL_SPI_MspInit+0xfc>)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80011fc:	2200      	movs	r2, #0
 80011fe:	2105      	movs	r1, #5
 8001200:	2024      	movs	r0, #36	; 0x24
 8001202:	f001 fadd 	bl	80027c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001206:	2024      	movs	r0, #36	; 0x24
 8001208:	f001 faf6 	bl	80027f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800120c:	bf00      	nop
 800120e:	3728      	adds	r7, #40	; 0x28
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40003800 	.word	0x40003800
 8001218:	40023800 	.word	0x40023800
 800121c:	40020400 	.word	0x40020400
 8001220:	20004d14 	.word	0x20004d14
 8001224:	40026070 	.word	0x40026070

08001228 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08a      	sub	sp, #40	; 0x28
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a1d      	ldr	r2, [pc, #116]	; (80012bc <HAL_UART_MspInit+0x94>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d133      	bne.n	80012b2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	4b1c      	ldr	r3, [pc, #112]	; (80012c0 <HAL_UART_MspInit+0x98>)
 8001250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001252:	4a1b      	ldr	r2, [pc, #108]	; (80012c0 <HAL_UART_MspInit+0x98>)
 8001254:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001258:	6413      	str	r3, [r2, #64]	; 0x40
 800125a:	4b19      	ldr	r3, [pc, #100]	; (80012c0 <HAL_UART_MspInit+0x98>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <HAL_UART_MspInit+0x98>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	4a14      	ldr	r2, [pc, #80]	; (80012c0 <HAL_UART_MspInit+0x98>)
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	6313      	str	r3, [r2, #48]	; 0x30
 8001276:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <HAL_UART_MspInit+0x98>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001282:	230c      	movs	r3, #12
 8001284:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001286:	2302      	movs	r3, #2
 8001288:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800128e:	2303      	movs	r3, #3
 8001290:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001292:	2307      	movs	r3, #7
 8001294:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001296:	f107 0314 	add.w	r3, r7, #20
 800129a:	4619      	mov	r1, r3
 800129c:	4809      	ldr	r0, [pc, #36]	; (80012c4 <HAL_UART_MspInit+0x9c>)
 800129e:	f001 fe57 	bl	8002f50 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2105      	movs	r1, #5
 80012a6:	2026      	movs	r0, #38	; 0x26
 80012a8:	f001 fa8a 	bl	80027c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012ac:	2026      	movs	r0, #38	; 0x26
 80012ae:	f001 faa3 	bl	80027f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012b2:	bf00      	nop
 80012b4:	3728      	adds	r7, #40	; 0x28
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40004400 	.word	0x40004400
 80012c0:	40023800 	.word	0x40023800
 80012c4:	40020000 	.word	0x40020000

080012c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08c      	sub	sp, #48	; 0x30
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 80012d8:	2200      	movs	r2, #0
 80012da:	6879      	ldr	r1, [r7, #4]
 80012dc:	2036      	movs	r0, #54	; 0x36
 80012de:	f001 fa6f 	bl	80027c0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 80012e2:	2036      	movs	r0, #54	; 0x36
 80012e4:	f001 fa88 	bl	80027f8 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	4b1f      	ldr	r3, [pc, #124]	; (800136c <HAL_InitTick+0xa4>)
 80012ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f0:	4a1e      	ldr	r2, [pc, #120]	; (800136c <HAL_InitTick+0xa4>)
 80012f2:	f043 0310 	orr.w	r3, r3, #16
 80012f6:	6413      	str	r3, [r2, #64]	; 0x40
 80012f8:	4b1c      	ldr	r3, [pc, #112]	; (800136c <HAL_InitTick+0xa4>)
 80012fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fc:	f003 0310 	and.w	r3, r3, #16
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001304:	f107 0210 	add.w	r2, r7, #16
 8001308:	f107 0314 	add.w	r3, r7, #20
 800130c:	4611      	mov	r1, r2
 800130e:	4618      	mov	r0, r3
 8001310:	f004 fa80 	bl	8005814 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001314:	f004 fa56 	bl	80057c4 <HAL_RCC_GetPCLK1Freq>
 8001318:	4603      	mov	r3, r0
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800131e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001320:	4a13      	ldr	r2, [pc, #76]	; (8001370 <HAL_InitTick+0xa8>)
 8001322:	fba2 2303 	umull	r2, r3, r2, r3
 8001326:	0c9b      	lsrs	r3, r3, #18
 8001328:	3b01      	subs	r3, #1
 800132a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800132c:	4b11      	ldr	r3, [pc, #68]	; (8001374 <HAL_InitTick+0xac>)
 800132e:	4a12      	ldr	r2, [pc, #72]	; (8001378 <HAL_InitTick+0xb0>)
 8001330:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8001332:	4b10      	ldr	r3, [pc, #64]	; (8001374 <HAL_InitTick+0xac>)
 8001334:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001338:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800133a:	4a0e      	ldr	r2, [pc, #56]	; (8001374 <HAL_InitTick+0xac>)
 800133c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800133e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001340:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <HAL_InitTick+0xac>)
 8001342:	2200      	movs	r2, #0
 8001344:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <HAL_InitTick+0xac>)
 8001348:	2200      	movs	r2, #0
 800134a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800134c:	4809      	ldr	r0, [pc, #36]	; (8001374 <HAL_InitTick+0xac>)
 800134e:	f005 fae9 	bl	8006924 <HAL_TIM_Base_Init>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d104      	bne.n	8001362 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001358:	4806      	ldr	r0, [pc, #24]	; (8001374 <HAL_InitTick+0xac>)
 800135a:	f005 fb18 	bl	800698e <HAL_TIM_Base_Start_IT>
 800135e:	4603      	mov	r3, r0
 8001360:	e000      	b.n	8001364 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
}
 8001364:	4618      	mov	r0, r3
 8001366:	3730      	adds	r7, #48	; 0x30
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40023800 	.word	0x40023800
 8001370:	431bde83 	.word	0x431bde83
 8001374:	20004d74 	.word	0x20004d74
 8001378:	40001000 	.word	0x40001000

0800137c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001380:	bf00      	nop
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr

0800138a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800138a:	b480      	push	{r7}
 800138c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800138e:	e7fe      	b.n	800138e <HardFault_Handler+0x4>

08001390 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001394:	e7fe      	b.n	8001394 <MemManage_Handler+0x4>

08001396 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001396:	b480      	push	{r7}
 8001398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800139a:	e7fe      	b.n	800139a <BusFault_Handler+0x4>

0800139c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013a0:	e7fe      	b.n	80013a0 <UsageFault_Handler+0x4>

080013a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013a2:	b480      	push	{r7}
 80013a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013a6:	bf00      	nop
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <EXTI15_10_IRQHandler>:

/**
  * @brief Interrupt handler used for PC13 falling edge -> on-board button press
  */
void EXTI15_10_IRQHandler(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
	/* Prevent button debouncing */
	HAL_Delay(200);
 80013b4:	20c8      	movs	r0, #200	; 0xc8
 80013b6:	f000 fbdb 	bl	8001b70 <HAL_Delay>

	/* If PC13 then toggle OLED power */
	if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_13)){
 80013ba:	4b07      	ldr	r3, [pc, #28]	; (80013d8 <EXTI15_10_IRQHandler+0x28>)
 80013bc:	695b      	ldr	r3, [r3, #20]
 80013be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <EXTI15_10_IRQHandler+0x1a>
		SSD1306_Switch();
 80013c6:	f000 f9cd 	bl	8001764 <SSD1306_Switch>
	}

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80013ca:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80013ce:	f001 ff6b 	bl	80032a8 <HAL_GPIO_EXTI_IRQHandler>
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40013c00 	.word	0x40013c00

080013dc <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80013e0:	4802      	ldr	r0, [pc, #8]	; (80013ec <DMA1_Stream4_IRQHandler+0x10>)
 80013e2:	f001 fb3f 	bl	8002a64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20004d14 	.word	0x20004d14

080013f0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80013f4:	4802      	ldr	r0, [pc, #8]	; (8001400 <ADC_IRQHandler+0x10>)
 80013f6:	f000 fc20 	bl	8001c3a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20004c20 	.word	0x20004c20

08001404 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001408:	4802      	ldr	r0, [pc, #8]	; (8001414 <I2C1_EV_IRQHandler+0x10>)
 800140a:	f002 fb39 	bl	8003a80 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20004b60 	.word	0x20004b60

08001418 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800141c:	4804      	ldr	r0, [pc, #16]	; (8001430 <I2C1_ER_IRQHandler+0x18>)
 800141e:	f002 fc95 	bl	8003d4c <HAL_I2C_ER_IRQHandler>

  /* Listen for next commands in case error occurs */
  HAL_I2C_Slave_Receive_IT(&hi2c1, &espCmdCode, 1);
 8001422:	2201      	movs	r2, #1
 8001424:	4903      	ldr	r1, [pc, #12]	; (8001434 <I2C1_ER_IRQHandler+0x1c>)
 8001426:	4802      	ldr	r0, [pc, #8]	; (8001430 <I2C1_ER_IRQHandler+0x18>)
 8001428:	f002 faba 	bl	80039a0 <HAL_I2C_Slave_Receive_IT>
}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20004b60 	.word	0x20004b60
 8001434:	20004bb4 	.word	0x20004bb4

08001438 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&Spi_ssd1306Write);
 800143c:	4802      	ldr	r0, [pc, #8]	; (8001448 <SPI2_IRQHandler+0x10>)
 800143e:	f005 f80d 	bl	800645c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20004bbc 	.word	0x20004bbc

0800144c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001450:	4802      	ldr	r0, [pc, #8]	; (800145c <USART2_IRQHandler+0x10>)
 8001452:	f005 fcf3 	bl	8006e3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20004ccc 	.word	0x20004ccc

08001460 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001464:	4802      	ldr	r0, [pc, #8]	; (8001470 <TIM6_DAC_IRQHandler+0x10>)
 8001466:	f005 fab6 	bl	80069d6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20004d74 	.word	0x20004d74

08001474 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001478:	4802      	ldr	r0, [pc, #8]	; (8001484 <DMA2_Stream0_IRQHandler+0x10>)
 800147a:	f001 faf3 	bl	8002a64 <HAL_DMA_IRQHandler>
}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20004c6c 	.word	0x20004c6c

08001488 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800148c:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <SystemInit+0x28>)
 800148e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001492:	4a07      	ldr	r2, [pc, #28]	; (80014b0 <SystemInit+0x28>)
 8001494:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001498:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800149c:	4b04      	ldr	r3, [pc, #16]	; (80014b0 <SystemInit+0x28>)
 800149e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80014a2:	609a      	str	r2, [r3, #8]
#endif
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80014b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80014b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80014ba:	e003      	b.n	80014c4 <LoopCopyDataInit>

080014bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80014bc:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80014be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80014c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80014c2:	3104      	adds	r1, #4

080014c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80014c4:	480b      	ldr	r0, [pc, #44]	; (80014f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80014c6:	4b0c      	ldr	r3, [pc, #48]	; (80014f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80014c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80014ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80014cc:	d3f6      	bcc.n	80014bc <CopyDataInit>
  ldr  r2, =_sbss
 80014ce:	4a0b      	ldr	r2, [pc, #44]	; (80014fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80014d0:	e002      	b.n	80014d8 <LoopFillZerobss>

080014d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80014d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80014d4:	f842 3b04 	str.w	r3, [r2], #4

080014d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80014d8:	4b09      	ldr	r3, [pc, #36]	; (8001500 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80014da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80014dc:	d3f9      	bcc.n	80014d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80014de:	f7ff ffd3 	bl	8001488 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014e2:	f009 f993 	bl	800a80c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014e6:	f7ff f813 	bl	8000510 <main>
  bx  lr    
 80014ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014ec:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80014f0:	0800b268 	.word	0x0800b268
  ldr  r0, =_sdata
 80014f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80014f8:	2000003c 	.word	0x2000003c
  ldr  r2, =_sbss
 80014fc:	2000003c 	.word	0x2000003c
  ldr  r3, = _ebss
 8001500:	20004df8 	.word	0x20004df8

08001504 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001504:	e7fe      	b.n	8001504 <CAN1_RX0_IRQHandler>

08001506 <SSD1306_DrawBitmap>:
/*********************************************************
********** SSD1306 Driver Functions API - Display Ctrl
*********************************************************/

void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char *bitmap, int16_t w, int16_t h, uint8_t colour)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b086      	sub	sp, #24
 800150a:	af00      	add	r7, sp, #0
 800150c:	60ba      	str	r2, [r7, #8]
 800150e:	461a      	mov	r2, r3
 8001510:	4603      	mov	r3, r0
 8001512:	81fb      	strh	r3, [r7, #14]
 8001514:	460b      	mov	r3, r1
 8001516:	81bb      	strh	r3, [r7, #12]
 8001518:	4613      	mov	r3, r2
 800151a:	80fb      	strh	r3, [r7, #6]
	int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800151c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001520:	3307      	adds	r3, #7
 8001522:	2b00      	cmp	r3, #0
 8001524:	da00      	bge.n	8001528 <SSD1306_DrawBitmap+0x22>
 8001526:	3307      	adds	r3, #7
 8001528:	10db      	asrs	r3, r3, #3
 800152a:	823b      	strh	r3, [r7, #16]
	uint8_t byte = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	75fb      	strb	r3, [r7, #23]

	for (int16_t j = 0; j < h; j++, y++)
 8001530:	2300      	movs	r3, #0
 8001532:	82bb      	strh	r3, [r7, #20]
 8001534:	e054      	b.n	80015e0 <SSD1306_DrawBitmap+0xda>
	{
		for (int16_t i = 0; i < w; i++)
 8001536:	2300      	movs	r3, #0
 8001538:	827b      	strh	r3, [r7, #18]
 800153a:	e03f      	b.n	80015bc <SSD1306_DrawBitmap+0xb6>
		{
			if (i & 7)
 800153c:	8a7b      	ldrh	r3, [r7, #18]
 800153e:	f003 0307 	and.w	r3, r3, #7
 8001542:	2b00      	cmp	r3, #0
 8001544:	d003      	beq.n	800154e <SSD1306_DrawBitmap+0x48>
			{
				byte <<= 1;
 8001546:	7dfb      	ldrb	r3, [r7, #23]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	75fb      	strb	r3, [r7, #23]
 800154c:	e012      	b.n	8001574 <SSD1306_DrawBitmap+0x6e>
			}
			else
			{
				byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 800154e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001552:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001556:	fb02 f203 	mul.w	r2, r2, r3
 800155a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800155e:	2b00      	cmp	r3, #0
 8001560:	da00      	bge.n	8001564 <SSD1306_DrawBitmap+0x5e>
 8001562:	3307      	adds	r3, #7
 8001564:	10db      	asrs	r3, r3, #3
 8001566:	b21b      	sxth	r3, r3
 8001568:	4413      	add	r3, r2
 800156a:	461a      	mov	r2, r3
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	4413      	add	r3, r2
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	75fb      	strb	r3, [r7, #23]
			}

			if (byte & 0x80)
 8001574:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001578:	2b00      	cmp	r3, #0
 800157a:	da0a      	bge.n	8001592 <SSD1306_DrawBitmap+0x8c>
			{
				SSD1306_DrawPixel(x + i, y, colour);
 800157c:	89fa      	ldrh	r2, [r7, #14]
 800157e:	8a7b      	ldrh	r3, [r7, #18]
 8001580:	4413      	add	r3, r2
 8001582:	b29b      	uxth	r3, r3
 8001584:	89b9      	ldrh	r1, [r7, #12]
 8001586:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800158a:	4618      	mov	r0, r3
 800158c:	f000 f946 	bl	800181c <SSD1306_DrawPixel>
 8001590:	e00e      	b.n	80015b0 <SSD1306_DrawBitmap+0xaa>
			}
			else
			{
				SSD1306_DrawPixel(x + i, y, !colour);
 8001592:	89fa      	ldrh	r2, [r7, #14]
 8001594:	8a7b      	ldrh	r3, [r7, #18]
 8001596:	4413      	add	r3, r2
 8001598:	b298      	uxth	r0, r3
 800159a:	89b9      	ldrh	r1, [r7, #12]
 800159c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	bf0c      	ite	eq
 80015a4:	2301      	moveq	r3, #1
 80015a6:	2300      	movne	r3, #0
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	461a      	mov	r2, r3
 80015ac:	f000 f936 	bl	800181c <SSD1306_DrawPixel>
		for (int16_t i = 0; i < w; i++)
 80015b0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	3301      	adds	r3, #1
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	827b      	strh	r3, [r7, #18]
 80015bc:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80015c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	dbb9      	blt.n	800153c <SSD1306_DrawBitmap+0x36>
	for (int16_t j = 0; j < h; j++, y++)
 80015c8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80015cc:	b29b      	uxth	r3, r3
 80015ce:	3301      	adds	r3, #1
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	82bb      	strh	r3, [r7, #20]
 80015d4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80015d8:	b29b      	uxth	r3, r3
 80015da:	3301      	adds	r3, #1
 80015dc:	b29b      	uxth	r3, r3
 80015de:	81bb      	strh	r3, [r7, #12]
 80015e0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80015e4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	dba4      	blt.n	8001536 <SSD1306_DrawBitmap+0x30>
			}
		}
	}
}
 80015ec:	bf00      	nop
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <SSD1306_Init>:
 * @retval Initialization status:
 *           - 0: SPI peripheral not initialized
 *           - 1: OLED initialized OK and ready to use
 */
uint8_t SSD1306_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
	/* Check that SPI peripheral is ready */
	if (HAL_SPI_GetState(&Spi_ssd1306Write) != HAL_SPI_STATE_READY)
 80015f8:	4839      	ldr	r0, [pc, #228]	; (80016e0 <SSD1306_Init+0xec>)
 80015fa:	f005 f843 	bl	8006684 <HAL_SPI_GetState>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b01      	cmp	r3, #1
 8001602:	d001      	beq.n	8001608 <SSD1306_Init+0x14>
	{
		return SSD1306_FAILED;
 8001604:	2300      	movs	r3, #0
 8001606:	e068      	b.n	80016da <SSD1306_Init+0xe6>
	}

	/* Prepare to send command bits */
	SSD1306_CMD_ACCESS();
 8001608:	2200      	movs	r2, #0
 800160a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800160e:	4835      	ldr	r0, [pc, #212]	; (80016e4 <SSD1306_Init+0xf0>)
 8001610:	f001 fe30 	bl	8003274 <HAL_GPIO_WritePin>

	/* Turn VDD (logic power) on and wait to come on */
	SSD1306_LOGIC_POWER_EN();
 8001614:	2200      	movs	r2, #0
 8001616:	2120      	movs	r1, #32
 8001618:	4832      	ldr	r0, [pc, #200]	; (80016e4 <SSD1306_Init+0xf0>)
 800161a:	f001 fe2b 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800161e:	200a      	movs	r0, #10
 8001620:	f000 faa6 	bl	8001b70 <HAL_Delay>

	/* Display off command */
	SSD1306_SPI_WRITE_CMD(SSD1306_CMD_DISP_OFF);
 8001624:	20ae      	movs	r0, #174	; 0xae
 8001626:	f000 fa1d 	bl	8001a64 <ssd1306_SPI_WriteCmd>

	/* Reset the screen */
	SSD1306_Reset();
 800162a:	f000 f887 	bl	800173c <SSD1306_Reset>

	/* Set up charge pump */
	SSD1306_SPI_WRITE_CMD(SSD1306_CMD_CHRG_PUMP_SET);
 800162e:	208d      	movs	r0, #141	; 0x8d
 8001630:	f000 fa18 	bl	8001a64 <ssd1306_SPI_WriteCmd>
	SSD1306_SPI_WRITE_CMD(SSD1306_CMD_CHRG_PUMP_EN);
 8001634:	2014      	movs	r0, #20
 8001636:	f000 fa15 	bl	8001a64 <ssd1306_SPI_WriteCmd>
	SSD1306_SPI_WRITE_CMD(SSD1306_CLK_CHRG_PRD_SET);
 800163a:	20d9      	movs	r0, #217	; 0xd9
 800163c:	f000 fa12 	bl	8001a64 <ssd1306_SPI_WriteCmd>
	SSD1306_SPI_WRITE_CMD(SSD1306_CLK_CHRG_PRD_VALUE);
 8001640:	20f1      	movs	r0, #241	; 0xf1
 8001642:	f000 fa0f 	bl	8001a64 <ssd1306_SPI_WriteCmd>

	/* Clear screen and update */
	SSD1306_Clear();
 8001646:	f000 fa04 	bl	8001a52 <SSD1306_Clear>

	/* Give power to display and wait to come on */
	SSD1306_DISP_POWER_EN();
 800164a:	2200      	movs	r2, #0
 800164c:	2140      	movs	r1, #64	; 0x40
 800164e:	4825      	ldr	r0, [pc, #148]	; (80016e4 <SSD1306_Init+0xf0>)
 8001650:	f001 fe10 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001654:	2064      	movs	r0, #100	; 0x64
 8001656:	f000 fa8b 	bl	8001b70 <HAL_Delay>

	/* Set oscillator frequency */
	SSD1306_SPI_WRITE_CMD(SSD1306_CLK_SET);
 800165a:	20d5      	movs	r0, #213	; 0xd5
 800165c:	f000 fa02 	bl	8001a64 <ssd1306_SPI_WriteCmd>
	SSD1306_SPI_WRITE_CMD(SSD1306_CLK_MAX);
 8001660:	20f0      	movs	r0, #240	; 0xf0
 8001662:	f000 f9ff 	bl	8001a64 <ssd1306_SPI_WriteCmd>

	/* Set display contrast */
	SSD1306_SPI_WRITE_CMD(SSD1306_CMD_CONTRAST_CTRL);
 8001666:	2081      	movs	r0, #129	; 0x81
 8001668:	f000 f9fc 	bl	8001a64 <ssd1306_SPI_WriteCmd>
	SSD1306_SPI_WRITE_CMD(SSD1306_CONTRAST_VALUE);
 800166c:	200f      	movs	r0, #15
 800166e:	f000 f9f9 	bl	8001a64 <ssd1306_SPI_WriteCmd>

	/* Multiplex ratio */
	SSD1306_SPI_WRITE_CMD(SSD1306_CMD_MUX_RATIO_SET);
 8001672:	20a8      	movs	r0, #168	; 0xa8
 8001674:	f000 f9f6 	bl	8001a64 <ssd1306_SPI_WriteCmd>
	SSD1306_SPI_WRITE_CMD(SSD1306_MUX_RATIO_VALUE);
 8001678:	203f      	movs	r0, #63	; 0x3f
 800167a:	f000 f9f3 	bl	8001a64 <ssd1306_SPI_WriteCmd>

	/* Set addressing mode (horizontal address mode) */
	SSD1306_SPI_WRITE_CMD(SSD1306_CMD_ADDR_MODE_SET);
 800167e:	2020      	movs	r0, #32
 8001680:	f000 f9f0 	bl	8001a64 <ssd1306_SPI_WriteCmd>
	SSD1306_SPI_WRITE_CMD(SSD1306_CMD_ADDR_MODE_HORZ);
 8001684:	2000      	movs	r0, #0
 8001686:	f000 f9ed 	bl	8001a64 <ssd1306_SPI_WriteCmd>

	/* Invert rows and columns */
	SSD1306_SPI_WRITE_CMD(SSD1306_REMAP_COL127_SEG0);
 800168a:	20a1      	movs	r0, #161	; 0xa1
 800168c:	f000 f9ea 	bl	8001a64 <ssd1306_SPI_WriteCmd>
	SSD1306_SPI_WRITE_CMD(SSD1306_REMAP_ROW_DEC);
 8001690:	20c8      	movs	r0, #200	; 0xc8
 8001692:	f000 f9e7 	bl	8001a64 <ssd1306_SPI_WriteCmd>

	/* COM pins hardware configuration */
	SSD1306_SPI_WRITE_CMD(SSD1306_COM_HW_CONFIG_SET);
 8001696:	20da      	movs	r0, #218	; 0xda
 8001698:	f000 f9e4 	bl	8001a64 <ssd1306_SPI_WriteCmd>
	SSD1306_SPI_WRITE_CMD(SSD1306_COM_HW_CONFIG_VALUE);
 800169c:	2020      	movs	r0, #32
 800169e:	f000 f9e1 	bl	8001a64 <ssd1306_SPI_WriteCmd>

	/* Display colours in normal mode */
	SSD1306_SPI_WRITE_CMD(SSD1306_CMD_NORM_DISP);
 80016a2:	20a6      	movs	r0, #166	; 0xa6
 80016a4:	f000 f9de 	bl	8001a64 <ssd1306_SPI_WriteCmd>

	/* Deactivate scrolling */
	SSD1306_SPI_WRITE_CMD(SSD1306_DEACTIVATE_SCROLL);
 80016a8:	202e      	movs	r0, #46	; 0x2e
 80016aa:	f000 f9db 	bl	8001a64 <ssd1306_SPI_WriteCmd>

	/* Display on */
	SSD1306_SPI_WRITE_CMD(SSD1306_CMD_DISP_ON);
 80016ae:	20af      	movs	r0, #175	; 0xaf
 80016b0:	f000 f9d8 	bl	8001a64 <ssd1306_SPI_WriteCmd>

	/* Initialize structure values */
	SSD1306_Disp.CurrentX = 0;
 80016b4:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <SSD1306_Init+0xf4>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	801a      	strh	r2, [r3, #0]
	SSD1306_Disp.CurrentY = 0;
 80016ba:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <SSD1306_Init+0xf4>)
 80016bc:	2200      	movs	r2, #0
 80016be:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306_Disp.Initialized = 1;
 80016c0:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <SSD1306_Init+0xf4>)
 80016c2:	2201      	movs	r2, #1
 80016c4:	715a      	strb	r2, [r3, #5]
	SSD1306_Disp.state = SSD1306_STATE_READY;
 80016c6:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <SSD1306_Init+0xf4>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	719a      	strb	r2, [r3, #6]

	/* Hang until screen has been updated */
	while (SSD1306_Disp.state != SSD1306_STATE_READY);
 80016cc:	bf00      	nop
 80016ce:	4b06      	ldr	r3, [pc, #24]	; (80016e8 <SSD1306_Init+0xf4>)
 80016d0:	799b      	ldrb	r3, [r3, #6]
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d1fa      	bne.n	80016ce <SSD1306_Init+0xda>

	/* Return OK */
	return SSD1306_OK;
 80016d8:	2301      	movs	r3, #1
}
 80016da:	4618      	mov	r0, r3
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20004bbc 	.word	0x20004bbc
 80016e4:	40020800 	.word	0x40020800
 80016e8:	20004d0c 	.word	0x20004d0c

080016ec <SSD1306_DeInit>:

/**
 * @brief  DeInitialize and power down SSD1306 OLED
 */
uint8_t SSD1306_DeInit(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
	/* Check that display is in initialized state */
	if (!SSD1306_Disp.Initialized)
 80016f0:	4b10      	ldr	r3, [pc, #64]	; (8001734 <SSD1306_DeInit+0x48>)
 80016f2:	795b      	ldrb	r3, [r3, #5]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d101      	bne.n	80016fc <SSD1306_DeInit+0x10>
	{
		return SSD1306_FAILED;
 80016f8:	2300      	movs	r3, #0
 80016fa:	e019      	b.n	8001730 <SSD1306_DeInit+0x44>
	}

	/* Prepare to send command bits */
	SSD1306_CMD_ACCESS();
 80016fc:	2200      	movs	r2, #0
 80016fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001702:	480d      	ldr	r0, [pc, #52]	; (8001738 <SSD1306_DeInit+0x4c>)
 8001704:	f001 fdb6 	bl	8003274 <HAL_GPIO_WritePin>

	/* Display off command */
	SSD1306_SPI_WRITE_CMD(SSD1306_CMD_DISP_OFF);
 8001708:	20ae      	movs	r0, #174	; 0xae
 800170a:	f000 f9ab 	bl	8001a64 <ssd1306_SPI_WriteCmd>

	/* VBAT off - cut power to display */
	SSD1306_DISP_POWER_DI();
 800170e:	2201      	movs	r2, #1
 8001710:	2140      	movs	r1, #64	; 0x40
 8001712:	4809      	ldr	r0, [pc, #36]	; (8001738 <SSD1306_DeInit+0x4c>)
 8001714:	f001 fdae 	bl	8003274 <HAL_GPIO_WritePin>

	/* 100 ms delay */
	HAL_Delay(100);
 8001718:	2064      	movs	r0, #100	; 0x64
 800171a:	f000 fa29 	bl	8001b70 <HAL_Delay>

	/* VDD off - cut power to logic */
	SSD1306_LOGIC_POWER_DI();
 800171e:	2201      	movs	r2, #1
 8001720:	2120      	movs	r1, #32
 8001722:	4805      	ldr	r0, [pc, #20]	; (8001738 <SSD1306_DeInit+0x4c>)
 8001724:	f001 fda6 	bl	8003274 <HAL_GPIO_WritePin>

	/* Set structure values */
	SSD1306_Disp.Initialized = 0;
 8001728:	4b02      	ldr	r3, [pc, #8]	; (8001734 <SSD1306_DeInit+0x48>)
 800172a:	2200      	movs	r2, #0
 800172c:	715a      	strb	r2, [r3, #5]

	return SSD1306_OK;
 800172e:	2301      	movs	r3, #1
}
 8001730:	4618      	mov	r0, r3
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20004d0c 	.word	0x20004d0c
 8001738:	40020800 	.word	0x40020800

0800173c <SSD1306_Reset>:

/**
 * @brief  Reset the OLED display
 */
void SSD1306_Reset(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
	SSD1306_RESET_LOW();
 8001740:	2200      	movs	r2, #0
 8001742:	2140      	movs	r1, #64	; 0x40
 8001744:	4806      	ldr	r0, [pc, #24]	; (8001760 <SSD1306_Reset+0x24>)
 8001746:	f001 fd95 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800174a:	2001      	movs	r0, #1
 800174c:	f000 fa10 	bl	8001b70 <HAL_Delay>
	SSD1306_RESET_HIGH();
 8001750:	2201      	movs	r2, #1
 8001752:	2180      	movs	r1, #128	; 0x80
 8001754:	4802      	ldr	r0, [pc, #8]	; (8001760 <SSD1306_Reset+0x24>)
 8001756:	f001 fd8d 	bl	8003274 <HAL_GPIO_WritePin>
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40020800 	.word	0x40020800

08001764 <SSD1306_Switch>:

/**
 * @brief  Toggle the display on and off
 */
void SSD1306_Switch(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
	if (SSD1306_Disp.Initialized)
 8001768:	4b05      	ldr	r3, [pc, #20]	; (8001780 <SSD1306_Switch+0x1c>)
 800176a:	795b      	ldrb	r3, [r3, #5]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d002      	beq.n	8001776 <SSD1306_Switch+0x12>
	{
		SSD1306_DeInit();
 8001770:	f7ff ffbc 	bl	80016ec <SSD1306_DeInit>
	}
	else
	{
		SSD1306_Init();
	}
}
 8001774:	e001      	b.n	800177a <SSD1306_Switch+0x16>
		SSD1306_Init();
 8001776:	f7ff ff3d 	bl	80015f4 <SSD1306_Init>
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20004d0c 	.word	0x20004d0c

08001784 <SSD1306_UpdateScreen>:
/**
 * @brief  Updates buffer from internal RAM to OLED with SSD1306 in horizontal addressing mode (blocks until interrupt function initialized)
 * @note   This function must be called each time you do some changes to OLED, to update buffer from RAM to OLED
 */
uint8_t SSD1306_UpdateScreen(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	/* Writing data to display buffer - non-blocking function with SPI and DMA */
	return ssd1306_SPI_WriteDisp(SSD1306_Buffer);
 8001788:	4802      	ldr	r0, [pc, #8]	; (8001794 <SSD1306_UpdateScreen+0x10>)
 800178a:	f000 f985 	bl	8001a98 <ssd1306_SPI_WriteDisp>
 800178e:	4603      	mov	r3, r0
}
 8001790:	4618      	mov	r0, r3
 8001792:	bd80      	pop	{r7, pc}
 8001794:	2000005c 	.word	0x2000005c

08001798 <SSD1306_Fill>:
 * @brief  Fills entire OLED buffer with desired color
 * @note   @ref SSD1306_UpdateScreen() must be called after that in order to see updated LCD screen
 * @param  Color: Color to be used for screen fill. This parameter can be a value of @ref SSD1306_COLOR_t enumeration
 */
void SSD1306_Fill(uint8_t colour)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (colour == SSD1306_PX_CLR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d101      	bne.n	80017ac <SSD1306_Fill+0x14>
 80017a8:	2300      	movs	r3, #0
 80017aa:	e000      	b.n	80017ae <SSD1306_Fill+0x16>
 80017ac:	23ff      	movs	r3, #255	; 0xff
 80017ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017b2:	4619      	mov	r1, r3
 80017b4:	4803      	ldr	r0, [pc, #12]	; (80017c4 <SSD1306_Fill+0x2c>)
 80017b6:	f009 f872 	bl	800a89e <memset>
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	2000005c 	.word	0x2000005c

080017c8 <SSD1306_Fill_ToRight>:
 * @brief  Fills OLED with desired colour to right of indicated column (for horizontal and page addressing modes)
 * @note   @ref SSD1306_UpdateScreen() must be called after that in order to see updated LCD screen
 * @param  Color: Color to be used for screen fill. This parameter can be a value of @ref SSD1306_COLOR_t enumeration
 */
void SSD1306_Fill_ToRight(uint8_t startCol, uint8_t colour)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	460a      	mov	r2, r1
 80017d2:	71fb      	strb	r3, [r7, #7]
 80017d4:	4613      	mov	r3, r2
 80017d6:	71bb      	strb	r3, [r7, #6]
	for (uint8_t i = 0; i < SSD1306_PAGES; i++)
 80017d8:	2300      	movs	r3, #0
 80017da:	73fb      	strb	r3, [r7, #15]
 80017dc:	e014      	b.n	8001808 <SSD1306_Fill_ToRight+0x40>
	{
		memset(SSD1306_Buffer + startCol + (i * SSD1306_WIDTH), (colour == SSD1306_PX_CLR_BLACK) ? 0x00 : 0xFF, SSD1306_WIDTH - startCol);
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	7bfa      	ldrb	r2, [r7, #15]
 80017e2:	01d2      	lsls	r2, r2, #7
 80017e4:	4413      	add	r3, r2
 80017e6:	4a0c      	ldr	r2, [pc, #48]	; (8001818 <SSD1306_Fill_ToRight+0x50>)
 80017e8:	1898      	adds	r0, r3, r2
 80017ea:	79bb      	ldrb	r3, [r7, #6]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <SSD1306_Fill_ToRight+0x2c>
 80017f0:	2100      	movs	r1, #0
 80017f2:	e000      	b.n	80017f6 <SSD1306_Fill_ToRight+0x2e>
 80017f4:	21ff      	movs	r1, #255	; 0xff
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80017fc:	461a      	mov	r2, r3
 80017fe:	f009 f84e 	bl	800a89e <memset>
	for (uint8_t i = 0; i < SSD1306_PAGES; i++)
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	3301      	adds	r3, #1
 8001806:	73fb      	strb	r3, [r7, #15]
 8001808:	7bfb      	ldrb	r3, [r7, #15]
 800180a:	2b03      	cmp	r3, #3
 800180c:	d9e7      	bls.n	80017de <SSD1306_Fill_ToRight+0x16>
	}
}
 800180e:	bf00      	nop
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	2000005c 	.word	0x2000005c

0800181c <SSD1306_DrawPixel>:
 * @param  x: X location. This parameter can be a value between 0 and SSD1306_WIDTH - 1
 * @param  y: Y location. This parameter can be a value between 0 and SSD1306_HEIGHT - 1
 * @param  color: Color to be used for screen fill. This parameter can be a value of @ref SSD1306_COLOR_t enumeration
 */
void SSD1306_DrawPixel(uint16_t x, uint16_t y, uint8_t colour)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	4603      	mov	r3, r0
 8001824:	80fb      	strh	r3, [r7, #6]
 8001826:	460b      	mov	r3, r1
 8001828:	80bb      	strh	r3, [r7, #4]
 800182a:	4613      	mov	r3, r2
 800182c:	70fb      	strb	r3, [r7, #3]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 800182e:	88fb      	ldrh	r3, [r7, #6]
 8001830:	2b7f      	cmp	r3, #127	; 0x7f
 8001832:	d848      	bhi.n	80018c6 <SSD1306_DrawPixel+0xaa>
 8001834:	88bb      	ldrh	r3, [r7, #4]
 8001836:	2b1f      	cmp	r3, #31
 8001838:	d845      	bhi.n	80018c6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306_Disp.Inverted)
 800183a:	4b26      	ldr	r3, [pc, #152]	; (80018d4 <SSD1306_DrawPixel+0xb8>)
 800183c:	791b      	ldrb	r3, [r3, #4]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d006      	beq.n	8001850 <SSD1306_DrawPixel+0x34>
	{
		colour = !colour;
 8001842:	78fb      	ldrb	r3, [r7, #3]
 8001844:	2b00      	cmp	r3, #0
 8001846:	bf0c      	ite	eq
 8001848:	2301      	moveq	r3, #1
 800184a:	2300      	movne	r3, #0
 800184c:	b2db      	uxtb	r3, r3
 800184e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (colour == SSD1306_PX_CLR_WHITE)
 8001850:	78fb      	ldrb	r3, [r7, #3]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d11a      	bne.n	800188c <SSD1306_DrawPixel+0x70>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001856:	88fa      	ldrh	r2, [r7, #6]
 8001858:	88bb      	ldrh	r3, [r7, #4]
 800185a:	08db      	lsrs	r3, r3, #3
 800185c:	b298      	uxth	r0, r3
 800185e:	4603      	mov	r3, r0
 8001860:	01db      	lsls	r3, r3, #7
 8001862:	4413      	add	r3, r2
 8001864:	4a1c      	ldr	r2, [pc, #112]	; (80018d8 <SSD1306_DrawPixel+0xbc>)
 8001866:	5cd3      	ldrb	r3, [r2, r3]
 8001868:	b25a      	sxtb	r2, r3
 800186a:	88bb      	ldrh	r3, [r7, #4]
 800186c:	f003 0307 	and.w	r3, r3, #7
 8001870:	2101      	movs	r1, #1
 8001872:	fa01 f303 	lsl.w	r3, r1, r3
 8001876:	b25b      	sxtb	r3, r3
 8001878:	4313      	orrs	r3, r2
 800187a:	b259      	sxtb	r1, r3
 800187c:	88fa      	ldrh	r2, [r7, #6]
 800187e:	4603      	mov	r3, r0
 8001880:	01db      	lsls	r3, r3, #7
 8001882:	4413      	add	r3, r2
 8001884:	b2c9      	uxtb	r1, r1
 8001886:	4a14      	ldr	r2, [pc, #80]	; (80018d8 <SSD1306_DrawPixel+0xbc>)
 8001888:	54d1      	strb	r1, [r2, r3]
 800188a:	e01d      	b.n	80018c8 <SSD1306_DrawPixel+0xac>
	}
	else
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800188c:	88fa      	ldrh	r2, [r7, #6]
 800188e:	88bb      	ldrh	r3, [r7, #4]
 8001890:	08db      	lsrs	r3, r3, #3
 8001892:	b298      	uxth	r0, r3
 8001894:	4603      	mov	r3, r0
 8001896:	01db      	lsls	r3, r3, #7
 8001898:	4413      	add	r3, r2
 800189a:	4a0f      	ldr	r2, [pc, #60]	; (80018d8 <SSD1306_DrawPixel+0xbc>)
 800189c:	5cd3      	ldrb	r3, [r2, r3]
 800189e:	b25a      	sxtb	r2, r3
 80018a0:	88bb      	ldrh	r3, [r7, #4]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	2101      	movs	r1, #1
 80018a8:	fa01 f303 	lsl.w	r3, r1, r3
 80018ac:	b25b      	sxtb	r3, r3
 80018ae:	43db      	mvns	r3, r3
 80018b0:	b25b      	sxtb	r3, r3
 80018b2:	4013      	ands	r3, r2
 80018b4:	b259      	sxtb	r1, r3
 80018b6:	88fa      	ldrh	r2, [r7, #6]
 80018b8:	4603      	mov	r3, r0
 80018ba:	01db      	lsls	r3, r3, #7
 80018bc:	4413      	add	r3, r2
 80018be:	b2c9      	uxtb	r1, r1
 80018c0:	4a05      	ldr	r2, [pc, #20]	; (80018d8 <SSD1306_DrawPixel+0xbc>)
 80018c2:	54d1      	strb	r1, [r2, r3]
 80018c4:	e000      	b.n	80018c8 <SSD1306_DrawPixel+0xac>
		return;
 80018c6:	bf00      	nop
	}
}
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	20004d0c 	.word	0x20004d0c
 80018d8:	2000005c 	.word	0x2000005c

080018dc <SSD1306_GotoXY>:
 * @brief  Sets cursor pointer to desired location for strings
 * @param  x: X location. This parameter can be a value between 0 and SSD1306_WIDTH - 1
 * @param  y: Y location. This parameter can be a value between 0 and SSD1306_HEIGHT - 1
 */
void SSD1306_GotoXY(uint16_t x, uint16_t y)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	460a      	mov	r2, r1
 80018e6:	80fb      	strh	r3, [r7, #6]
 80018e8:	4613      	mov	r3, r2
 80018ea:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306_Disp.CurrentX = x;
 80018ec:	4a05      	ldr	r2, [pc, #20]	; (8001904 <SSD1306_GotoXY+0x28>)
 80018ee:	88fb      	ldrh	r3, [r7, #6]
 80018f0:	8013      	strh	r3, [r2, #0]
	SSD1306_Disp.CurrentY = y;
 80018f2:	4a04      	ldr	r2, [pc, #16]	; (8001904 <SSD1306_GotoXY+0x28>)
 80018f4:	88bb      	ldrh	r3, [r7, #4]
 80018f6:	8053      	strh	r3, [r2, #2]
}
 80018f8:	bf00      	nop
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr
 8001904:	20004d0c 	.word	0x20004d0c

08001908 <SSD1306_Putc>:
 * @param  *Font: Pointer to @ref FontDef_t structure with used font
 * @param  color: Color used for drawing. This parameter can be a value of @ref SSD1306_COLOR_t enumeration
 * @retval Character written
 */
char SSD1306_Putc(char ch, FontDef_t *Font, uint8_t colour)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	6039      	str	r1, [r7, #0]
 8001912:	71fb      	strb	r3, [r7, #7]
 8001914:	4613      	mov	r3, r2
 8001916:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306_Disp.CurrentX + Font->FontWidth) ||
 8001918:	4b3a      	ldr	r3, [pc, #232]	; (8001a04 <SSD1306_Putc+0xfc>)
 800191a:	881b      	ldrh	r3, [r3, #0]
 800191c:	461a      	mov	r2, r3
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	4413      	add	r3, r2
	if (
 8001924:	2b7f      	cmp	r3, #127	; 0x7f
 8001926:	dc07      	bgt.n	8001938 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306_Disp.CurrentY + Font->FontHeight))
 8001928:	4b36      	ldr	r3, [pc, #216]	; (8001a04 <SSD1306_Putc+0xfc>)
 800192a:	885b      	ldrh	r3, [r3, #2]
 800192c:	461a      	mov	r2, r3
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	785b      	ldrb	r3, [r3, #1]
 8001932:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306_Disp.CurrentX + Font->FontWidth) ||
 8001934:	2b1f      	cmp	r3, #31
 8001936:	dd01      	ble.n	800193c <SSD1306_Putc+0x34>
	{
		/* Error */
		return 0;
 8001938:	2300      	movs	r3, #0
 800193a:	e05e      	b.n	80019fa <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++)
 800193c:	2300      	movs	r3, #0
 800193e:	617b      	str	r3, [r7, #20]
 8001940:	e04b      	b.n	80019da <SSD1306_Putc+0xd2>
	{
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685a      	ldr	r2, [r3, #4]
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	3b20      	subs	r3, #32
 800194a:	6839      	ldr	r1, [r7, #0]
 800194c:	7849      	ldrb	r1, [r1, #1]
 800194e:	fb01 f303 	mul.w	r3, r1, r3
 8001952:	4619      	mov	r1, r3
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	440b      	add	r3, r1
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	4413      	add	r3, r2
 800195c:	881b      	ldrh	r3, [r3, #0]
 800195e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++)
 8001960:	2300      	movs	r3, #0
 8001962:	613b      	str	r3, [r7, #16]
 8001964:	e030      	b.n	80019c8 <SSD1306_Putc+0xc0>
		{
			if ((b << j) & 0x8000)
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d010      	beq.n	8001998 <SSD1306_Putc+0x90>
			{
				SSD1306_DrawPixel(SSD1306_Disp.CurrentX + j, (SSD1306_Disp.CurrentY + i), colour);
 8001976:	4b23      	ldr	r3, [pc, #140]	; (8001a04 <SSD1306_Putc+0xfc>)
 8001978:	881a      	ldrh	r2, [r3, #0]
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	b29b      	uxth	r3, r3
 800197e:	4413      	add	r3, r2
 8001980:	b298      	uxth	r0, r3
 8001982:	4b20      	ldr	r3, [pc, #128]	; (8001a04 <SSD1306_Putc+0xfc>)
 8001984:	885a      	ldrh	r2, [r3, #2]
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	b29b      	uxth	r3, r3
 800198a:	4413      	add	r3, r2
 800198c:	b29b      	uxth	r3, r3
 800198e:	79ba      	ldrb	r2, [r7, #6]
 8001990:	4619      	mov	r1, r3
 8001992:	f7ff ff43 	bl	800181c <SSD1306_DrawPixel>
 8001996:	e014      	b.n	80019c2 <SSD1306_Putc+0xba>
			}
			else
			{
				SSD1306_DrawPixel(SSD1306_Disp.CurrentX + j, (SSD1306_Disp.CurrentY + i), !colour);
 8001998:	4b1a      	ldr	r3, [pc, #104]	; (8001a04 <SSD1306_Putc+0xfc>)
 800199a:	881a      	ldrh	r2, [r3, #0]
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	b29b      	uxth	r3, r3
 80019a0:	4413      	add	r3, r2
 80019a2:	b298      	uxth	r0, r3
 80019a4:	4b17      	ldr	r3, [pc, #92]	; (8001a04 <SSD1306_Putc+0xfc>)
 80019a6:	885a      	ldrh	r2, [r3, #2]
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	4413      	add	r3, r2
 80019ae:	b299      	uxth	r1, r3
 80019b0:	79bb      	ldrb	r3, [r7, #6]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	bf0c      	ite	eq
 80019b6:	2301      	moveq	r3, #1
 80019b8:	2300      	movne	r3, #0
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	461a      	mov	r2, r3
 80019be:	f7ff ff2d 	bl	800181c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++)
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	3301      	adds	r3, #1
 80019c6:	613b      	str	r3, [r7, #16]
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	461a      	mov	r2, r3
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d3c8      	bcc.n	8001966 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++)
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	3301      	adds	r3, #1
 80019d8:	617b      	str	r3, [r7, #20]
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	785b      	ldrb	r3, [r3, #1]
 80019de:	461a      	mov	r2, r3
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d3ad      	bcc.n	8001942 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306_Disp.CurrentX += Font->FontWidth;
 80019e6:	4b07      	ldr	r3, [pc, #28]	; (8001a04 <SSD1306_Putc+0xfc>)
 80019e8:	881a      	ldrh	r2, [r3, #0]
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	4413      	add	r3, r2
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	4b03      	ldr	r3, [pc, #12]	; (8001a04 <SSD1306_Putc+0xfc>)
 80019f6:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80019f8:	79fb      	ldrb	r3, [r7, #7]
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3718      	adds	r7, #24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20004d0c 	.word	0x20004d0c

08001a08 <SSD1306_Puts>:

char SSD1306_Puts(char *str, FontDef_t *Font, uint8_t colour)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	4613      	mov	r3, r2
 8001a14:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str)
 8001a16:	e012      	b.n	8001a3e <SSD1306_Puts+0x36>
	{
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, colour) != *str)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	79fa      	ldrb	r2, [r7, #7]
 8001a1e:	68b9      	ldr	r1, [r7, #8]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7ff ff71 	bl	8001908 <SSD1306_Putc>
 8001a26:	4603      	mov	r3, r0
 8001a28:	461a      	mov	r2, r3
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d002      	beq.n	8001a38 <SSD1306_Puts+0x30>
		{
			/* Return error */
			return *str;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	e008      	b.n	8001a4a <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	60fb      	str	r3, [r7, #12]
	while (*str)
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d1e8      	bne.n	8001a18 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	781b      	ldrb	r3, [r3, #0]
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <SSD1306_Clear>:

/**
 * @brief  Clears the screen
 */
void SSD1306_Clear(void)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	af00      	add	r7, sp, #0
	SSD1306_Fill(SSD1306_PX_CLR_BLACK);
 8001a56:	2000      	movs	r0, #0
 8001a58:	f7ff fe9e 	bl	8001798 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 8001a5c:	f7ff fe92 	bl	8001784 <SSD1306_UpdateScreen>
}
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <ssd1306_SPI_WriteCmd>:
 * @brief  Writes a 8-bit command to the ssd1306 - this function blocks while sending data
 * @param  uint8_t* pTxBuffer - pointer to the data buffer
 * @param  uint8_t len - length of data to be sent
 */
void ssd1306_SPI_WriteCmd(uint8_t command)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	71fb      	strb	r3, [r7, #7]
	SSD1306_CMD_ACCESS();
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a74:	4806      	ldr	r0, [pc, #24]	; (8001a90 <ssd1306_SPI_WriteCmd+0x2c>)
 8001a76:	f001 fbfd 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&Spi_ssd1306Write, &command, 1, SSD1306_SPI_TIMEOUT);
 8001a7a:	1df9      	adds	r1, r7, #7
 8001a7c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a80:	2201      	movs	r2, #1
 8001a82:	4804      	ldr	r0, [pc, #16]	; (8001a94 <ssd1306_SPI_WriteCmd+0x30>)
 8001a84:	f004 fb08 	bl	8006098 <HAL_SPI_Transmit>
}
 8001a88:	bf00      	nop
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40020800 	.word	0x40020800
 8001a94:	20004bbc 	.word	0x20004bbc

08001a98 <ssd1306_SPI_WriteDisp>:
/**
 * @brief  Fills the display data buffer with new screen using DMA to transfer (length is size of SSD1306 buffer defined in ssd1306.c)
 * @param  uint8_t* pTxBuffer - pointer to the data buffer
 */
uint8_t ssd1306_SPI_WriteDisp(uint8_t *pTxBuffer)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
	uint8_t state = SSD1306_Disp.state;
 8001aa0:	4b0f      	ldr	r3, [pc, #60]	; (8001ae0 <ssd1306_SPI_WriteDisp+0x48>)
 8001aa2:	799b      	ldrb	r3, [r3, #6]
 8001aa4:	73fb      	strb	r3, [r7, #15]

	if (state == SSD1306_STATE_READY)
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d114      	bne.n	8001ad6 <ssd1306_SPI_WriteDisp+0x3e>
	{
		/* Set state to busy */
		SSD1306_Disp.state = SSD1306_STATE_BUSY;
 8001aac:	4b0c      	ldr	r3, [pc, #48]	; (8001ae0 <ssd1306_SPI_WriteDisp+0x48>)
 8001aae:	2201      	movs	r2, #1
 8001ab0:	719a      	strb	r2, [r3, #6]

		/* Set D/C high for data buffer access */
		SSD1306_DISP_ACCESS();
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ab8:	480a      	ldr	r0, [pc, #40]	; (8001ae4 <ssd1306_SPI_WriteDisp+0x4c>)
 8001aba:	f001 fbdb 	bl	8003274 <HAL_GPIO_WritePin>

		/* DMA enabled send with SPI - callback function run when complete */
		if (HAL_SPI_Transmit_DMA(&Spi_ssd1306Write, pTxBuffer, (uint16_t)sizeof(SSD1306_Buffer)) != HAL_OK)
 8001abe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ac2:	6879      	ldr	r1, [r7, #4]
 8001ac4:	4808      	ldr	r0, [pc, #32]	; (8001ae8 <ssd1306_SPI_WriteDisp+0x50>)
 8001ac6:	f004 fc1b 	bl	8006300 <HAL_SPI_Transmit_DMA>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d002      	beq.n	8001ad6 <ssd1306_SPI_WriteDisp+0x3e>
		{
			SSD1306_Disp.state = SSD1306_SPI_ERROR;
 8001ad0:	4b03      	ldr	r3, [pc, #12]	; (8001ae0 <ssd1306_SPI_WriteDisp+0x48>)
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	719a      	strb	r2, [r3, #6]
		}
	}

	return state;
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20004d0c 	.word	0x20004d0c
 8001ae4:	40020800 	.word	0x40020800
 8001ae8:	20004bbc 	.word	0x20004bbc

08001aec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001af0:	4b0e      	ldr	r3, [pc, #56]	; (8001b2c <HAL_Init+0x40>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a0d      	ldr	r2, [pc, #52]	; (8001b2c <HAL_Init+0x40>)
 8001af6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001afa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001afc:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <HAL_Init+0x40>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a0a      	ldr	r2, [pc, #40]	; (8001b2c <HAL_Init+0x40>)
 8001b02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b08:	4b08      	ldr	r3, [pc, #32]	; (8001b2c <HAL_Init+0x40>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a07      	ldr	r2, [pc, #28]	; (8001b2c <HAL_Init+0x40>)
 8001b0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b14:	2003      	movs	r0, #3
 8001b16:	f000 fe48 	bl	80027aa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	f7ff fbd4 	bl	80012c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b20:	f7ff f9fc 	bl	8000f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40023c00 	.word	0x40023c00

08001b30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b34:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <HAL_IncTick+0x20>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	461a      	mov	r2, r3
 8001b3a:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <HAL_IncTick+0x24>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4413      	add	r3, r2
 8001b40:	4a04      	ldr	r2, [pc, #16]	; (8001b54 <HAL_IncTick+0x24>)
 8001b42:	6013      	str	r3, [r2, #0]
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	20000034 	.word	0x20000034
 8001b54:	20004db4 	.word	0x20004db4

08001b58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b5c:	4b03      	ldr	r3, [pc, #12]	; (8001b6c <HAL_GetTick+0x14>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	20004db4 	.word	0x20004db4

08001b70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b78:	f7ff ffee 	bl	8001b58 <HAL_GetTick>
 8001b7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b88:	d005      	beq.n	8001b96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b8a:	4b09      	ldr	r3, [pc, #36]	; (8001bb0 <HAL_Delay+0x40>)
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	461a      	mov	r2, r3
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	4413      	add	r3, r2
 8001b94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b96:	bf00      	nop
 8001b98:	f7ff ffde 	bl	8001b58 <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	68fa      	ldr	r2, [r7, #12]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d8f7      	bhi.n	8001b98 <HAL_Delay+0x28>
  {
  }
}
 8001ba8:	bf00      	nop
 8001baa:	3710      	adds	r7, #16
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	20000034 	.word	0x20000034

08001bb4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d101      	bne.n	8001bca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e033      	b.n	8001c32 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d109      	bne.n	8001be6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7ff f9ce 	bl	8000f74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bea:	f003 0310 	and.w	r3, r3, #16
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d118      	bne.n	8001c24 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001bfa:	f023 0302 	bic.w	r3, r3, #2
 8001bfe:	f043 0202 	orr.w	r2, r3, #2
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f000 fb9a 	bl	8002340 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	f023 0303 	bic.w	r3, r3, #3
 8001c1a:	f043 0201 	orr.w	r2, r3, #1
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	641a      	str	r2, [r3, #64]	; 0x40
 8001c22:	e001      	b.n	8001c28 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b084      	sub	sp, #16
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	2300      	movs	r3, #0
 8001c48:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	bf0c      	ite	eq
 8001c58:	2301      	moveq	r3, #1
 8001c5a:	2300      	movne	r3, #0
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f003 0320 	and.w	r3, r3, #32
 8001c6a:	2b20      	cmp	r3, #32
 8001c6c:	bf0c      	ite	eq
 8001c6e:	2301      	moveq	r3, #1
 8001c70:	2300      	movne	r3, #0
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d049      	beq.n	8001d10 <HAL_ADC_IRQHandler+0xd6>
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d046      	beq.n	8001d10 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	f003 0310 	and.w	r3, r3, #16
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d105      	bne.n	8001c9a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d12b      	bne.n	8001d00 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d127      	bne.n	8001d00 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cb6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d006      	beq.n	8001ccc <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d119      	bne.n	8001d00 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	685a      	ldr	r2, [r3, #4]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f022 0220 	bic.w	r2, r2, #32
 8001cda:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d105      	bne.n	8001d00 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf8:	f043 0201 	orr.w	r2, r3, #1
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f7ff f84d 	bl	8000da0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f06f 0212 	mvn.w	r2, #18
 8001d0e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0304 	and.w	r3, r3, #4
 8001d1a:	2b04      	cmp	r3, #4
 8001d1c:	bf0c      	ite	eq
 8001d1e:	2301      	moveq	r3, #1
 8001d20:	2300      	movne	r3, #0
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d30:	2b80      	cmp	r3, #128	; 0x80
 8001d32:	bf0c      	ite	eq
 8001d34:	2301      	moveq	r3, #1
 8001d36:	2300      	movne	r3, #0
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d057      	beq.n	8001df2 <HAL_ADC_IRQHandler+0x1b8>
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d054      	beq.n	8001df2 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4c:	f003 0310 	and.w	r3, r3, #16
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d105      	bne.n	8001d60 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d58:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d139      	bne.n	8001de2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d74:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d006      	beq.n	8001d8a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d12b      	bne.n	8001de2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d124      	bne.n	8001de2 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d11d      	bne.n	8001de2 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d119      	bne.n	8001de2 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	685a      	ldr	r2, [r3, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001dbc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d105      	bne.n	8001de2 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	f043 0201 	orr.w	r2, r3, #1
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f000 fc2a 	bl	800263c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f06f 020c 	mvn.w	r2, #12
 8001df0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	bf0c      	ite	eq
 8001e00:	2301      	moveq	r3, #1
 8001e02:	2300      	movne	r3, #0
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e12:	2b40      	cmp	r3, #64	; 0x40
 8001e14:	bf0c      	ite	eq
 8001e16:	2301      	moveq	r3, #1
 8001e18:	2300      	movne	r3, #0
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d017      	beq.n	8001e54 <HAL_ADC_IRQHandler+0x21a>
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d014      	beq.n	8001e54 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d10d      	bne.n	8001e54 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f000 f935 	bl	80020b4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f06f 0201 	mvn.w	r2, #1
 8001e52:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0320 	and.w	r3, r3, #32
 8001e5e:	2b20      	cmp	r3, #32
 8001e60:	bf0c      	ite	eq
 8001e62:	2301      	moveq	r3, #1
 8001e64:	2300      	movne	r3, #0
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e74:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001e78:	bf0c      	ite	eq
 8001e7a:	2301      	moveq	r3, #1
 8001e7c:	2300      	movne	r3, #0
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d015      	beq.n	8001eb4 <HAL_ADC_IRQHandler+0x27a>
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d012      	beq.n	8001eb4 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e92:	f043 0202 	orr.w	r2, r3, #2
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f06f 0220 	mvn.w	r2, #32
 8001ea2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f000 f90f 	bl	80020c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f06f 0220 	mvn.w	r2, #32
 8001eb2:	601a      	str	r2, [r3, #0]
  }
}
 8001eb4:	bf00      	nop
 8001eb6:	3710      	adds	r7, #16
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d101      	bne.n	8001eda <HAL_ADC_Start_DMA+0x1e>
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	e0cc      	b.n	8002074 <HAL_ADC_Start_DMA+0x1b8>
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2201      	movs	r2, #1
 8001ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	f003 0301 	and.w	r3, r3, #1
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d018      	beq.n	8001f22 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	689a      	ldr	r2, [r3, #8]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f042 0201 	orr.w	r2, r2, #1
 8001efe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f00:	4b5e      	ldr	r3, [pc, #376]	; (800207c <HAL_ADC_Start_DMA+0x1c0>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a5e      	ldr	r2, [pc, #376]	; (8002080 <HAL_ADC_Start_DMA+0x1c4>)
 8001f06:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0a:	0c9a      	lsrs	r2, r3, #18
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	4413      	add	r3, r2
 8001f12:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001f14:	e002      	b.n	8001f1c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d1f9      	bne.n	8001f16 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f003 0301 	and.w	r3, r3, #1
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	f040 80a0 	bne.w	8002072 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f36:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001f3a:	f023 0301 	bic.w	r3, r3, #1
 8001f3e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d007      	beq.n	8001f64 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f58:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f5c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f70:	d106      	bne.n	8001f80 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f76:	f023 0206 	bic.w	r2, r3, #6
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	645a      	str	r2, [r3, #68]	; 0x44
 8001f7e:	e002      	b.n	8001f86 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2200      	movs	r2, #0
 8001f84:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f8e:	4b3d      	ldr	r3, [pc, #244]	; (8002084 <HAL_ADC_Start_DMA+0x1c8>)
 8001f90:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f96:	4a3c      	ldr	r2, [pc, #240]	; (8002088 <HAL_ADC_Start_DMA+0x1cc>)
 8001f98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f9e:	4a3b      	ldr	r2, [pc, #236]	; (800208c <HAL_ADC_Start_DMA+0x1d0>)
 8001fa0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fa6:	4a3a      	ldr	r2, [pc, #232]	; (8002090 <HAL_ADC_Start_DMA+0x1d4>)
 8001fa8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001fb2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	685a      	ldr	r2, [r3, #4]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001fc2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	689a      	ldr	r2, [r3, #8]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fd2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	334c      	adds	r3, #76	; 0x4c
 8001fde:	4619      	mov	r1, r3
 8001fe0:	68ba      	ldr	r2, [r7, #8]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f000 fcc4 	bl	8002970 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f003 031f 	and.w	r3, r3, #31
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d12a      	bne.n	800204a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a26      	ldr	r2, [pc, #152]	; (8002094 <HAL_ADC_Start_DMA+0x1d8>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d015      	beq.n	800202a <HAL_ADC_Start_DMA+0x16e>
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a25      	ldr	r2, [pc, #148]	; (8002098 <HAL_ADC_Start_DMA+0x1dc>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d105      	bne.n	8002014 <HAL_ADC_Start_DMA+0x158>
 8002008:	4b1e      	ldr	r3, [pc, #120]	; (8002084 <HAL_ADC_Start_DMA+0x1c8>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f003 031f 	and.w	r3, r3, #31
 8002010:	2b00      	cmp	r3, #0
 8002012:	d00a      	beq.n	800202a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a20      	ldr	r2, [pc, #128]	; (800209c <HAL_ADC_Start_DMA+0x1e0>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d129      	bne.n	8002072 <HAL_ADC_Start_DMA+0x1b6>
 800201e:	4b19      	ldr	r3, [pc, #100]	; (8002084 <HAL_ADC_Start_DMA+0x1c8>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f003 031f 	and.w	r3, r3, #31
 8002026:	2b0f      	cmp	r3, #15
 8002028:	d823      	bhi.n	8002072 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d11c      	bne.n	8002072 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689a      	ldr	r2, [r3, #8]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	e013      	b.n	8002072 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a11      	ldr	r2, [pc, #68]	; (8002094 <HAL_ADC_Start_DMA+0x1d8>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d10e      	bne.n	8002072 <HAL_ADC_Start_DMA+0x1b6>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d107      	bne.n	8002072 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	689a      	ldr	r2, [r3, #8]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002070:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002072:	2300      	movs	r3, #0
}
 8002074:	4618      	mov	r0, r3
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	20000024 	.word	0x20000024
 8002080:	431bde83 	.word	0x431bde83
 8002084:	40012300 	.word	0x40012300
 8002088:	08002539 	.word	0x08002539
 800208c:	080025f3 	.word	0x080025f3
 8002090:	0800260f 	.word	0x0800260f
 8002094:	40012000 	.word	0x40012000
 8002098:	40012100 	.word	0x40012100
 800209c:	40012200 	.word	0x40012200

080020a0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80020bc:	bf00      	nop
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80020e6:	2300      	movs	r3, #0
 80020e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d101      	bne.n	80020f8 <HAL_ADC_ConfigChannel+0x1c>
 80020f4:	2302      	movs	r3, #2
 80020f6:	e113      	b.n	8002320 <HAL_ADC_ConfigChannel+0x244>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2b09      	cmp	r3, #9
 8002106:	d925      	bls.n	8002154 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68d9      	ldr	r1, [r3, #12]
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	b29b      	uxth	r3, r3
 8002114:	461a      	mov	r2, r3
 8002116:	4613      	mov	r3, r2
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	4413      	add	r3, r2
 800211c:	3b1e      	subs	r3, #30
 800211e:	2207      	movs	r2, #7
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	43da      	mvns	r2, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	400a      	ands	r2, r1
 800212c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68d9      	ldr	r1, [r3, #12]
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	689a      	ldr	r2, [r3, #8]
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	b29b      	uxth	r3, r3
 800213e:	4618      	mov	r0, r3
 8002140:	4603      	mov	r3, r0
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	4403      	add	r3, r0
 8002146:	3b1e      	subs	r3, #30
 8002148:	409a      	lsls	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	430a      	orrs	r2, r1
 8002150:	60da      	str	r2, [r3, #12]
 8002152:	e022      	b.n	800219a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	6919      	ldr	r1, [r3, #16]
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	b29b      	uxth	r3, r3
 8002160:	461a      	mov	r2, r3
 8002162:	4613      	mov	r3, r2
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	4413      	add	r3, r2
 8002168:	2207      	movs	r2, #7
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	43da      	mvns	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	400a      	ands	r2, r1
 8002176:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	6919      	ldr	r1, [r3, #16]
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	b29b      	uxth	r3, r3
 8002188:	4618      	mov	r0, r3
 800218a:	4603      	mov	r3, r0
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	4403      	add	r3, r0
 8002190:	409a      	lsls	r2, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	430a      	orrs	r2, r1
 8002198:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	2b06      	cmp	r3, #6
 80021a0:	d824      	bhi.n	80021ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685a      	ldr	r2, [r3, #4]
 80021ac:	4613      	mov	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	4413      	add	r3, r2
 80021b2:	3b05      	subs	r3, #5
 80021b4:	221f      	movs	r2, #31
 80021b6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ba:	43da      	mvns	r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	400a      	ands	r2, r1
 80021c2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	4618      	mov	r0, r3
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685a      	ldr	r2, [r3, #4]
 80021d6:	4613      	mov	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	3b05      	subs	r3, #5
 80021de:	fa00 f203 	lsl.w	r2, r0, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	635a      	str	r2, [r3, #52]	; 0x34
 80021ea:	e04c      	b.n	8002286 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	2b0c      	cmp	r3, #12
 80021f2:	d824      	bhi.n	800223e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	4613      	mov	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	4413      	add	r3, r2
 8002204:	3b23      	subs	r3, #35	; 0x23
 8002206:	221f      	movs	r2, #31
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	43da      	mvns	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	400a      	ands	r2, r1
 8002214:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	b29b      	uxth	r3, r3
 8002222:	4618      	mov	r0, r3
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	4613      	mov	r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	4413      	add	r3, r2
 800222e:	3b23      	subs	r3, #35	; 0x23
 8002230:	fa00 f203 	lsl.w	r2, r0, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	430a      	orrs	r2, r1
 800223a:	631a      	str	r2, [r3, #48]	; 0x30
 800223c:	e023      	b.n	8002286 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	4613      	mov	r3, r2
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	4413      	add	r3, r2
 800224e:	3b41      	subs	r3, #65	; 0x41
 8002250:	221f      	movs	r2, #31
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43da      	mvns	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	400a      	ands	r2, r1
 800225e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	b29b      	uxth	r3, r3
 800226c:	4618      	mov	r0, r3
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685a      	ldr	r2, [r3, #4]
 8002272:	4613      	mov	r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	4413      	add	r3, r2
 8002278:	3b41      	subs	r3, #65	; 0x41
 800227a:	fa00 f203 	lsl.w	r2, r0, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	430a      	orrs	r2, r1
 8002284:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002286:	4b29      	ldr	r3, [pc, #164]	; (800232c <HAL_ADC_ConfigChannel+0x250>)
 8002288:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a28      	ldr	r2, [pc, #160]	; (8002330 <HAL_ADC_ConfigChannel+0x254>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d10f      	bne.n	80022b4 <HAL_ADC_ConfigChannel+0x1d8>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2b12      	cmp	r3, #18
 800229a:	d10b      	bne.n	80022b4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a1d      	ldr	r2, [pc, #116]	; (8002330 <HAL_ADC_ConfigChannel+0x254>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d12b      	bne.n	8002316 <HAL_ADC_ConfigChannel+0x23a>
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a1c      	ldr	r2, [pc, #112]	; (8002334 <HAL_ADC_ConfigChannel+0x258>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d003      	beq.n	80022d0 <HAL_ADC_ConfigChannel+0x1f4>
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2b11      	cmp	r3, #17
 80022ce:	d122      	bne.n	8002316 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a11      	ldr	r2, [pc, #68]	; (8002334 <HAL_ADC_ConfigChannel+0x258>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d111      	bne.n	8002316 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022f2:	4b11      	ldr	r3, [pc, #68]	; (8002338 <HAL_ADC_ConfigChannel+0x25c>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a11      	ldr	r2, [pc, #68]	; (800233c <HAL_ADC_ConfigChannel+0x260>)
 80022f8:	fba2 2303 	umull	r2, r3, r2, r3
 80022fc:	0c9a      	lsrs	r2, r3, #18
 80022fe:	4613      	mov	r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	4413      	add	r3, r2
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002308:	e002      	b.n	8002310 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	3b01      	subs	r3, #1
 800230e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1f9      	bne.n	800230a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800231e:	2300      	movs	r3, #0
}
 8002320:	4618      	mov	r0, r3
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	40012300 	.word	0x40012300
 8002330:	40012000 	.word	0x40012000
 8002334:	10000012 	.word	0x10000012
 8002338:	20000024 	.word	0x20000024
 800233c:	431bde83 	.word	0x431bde83

08002340 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002340:	b480      	push	{r7}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002348:	4b79      	ldr	r3, [pc, #484]	; (8002530 <ADC_Init+0x1f0>)
 800234a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	685a      	ldr	r2, [r3, #4]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	431a      	orrs	r2, r3
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	685a      	ldr	r2, [r3, #4]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002374:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	6859      	ldr	r1, [r3, #4]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	021a      	lsls	r2, r3, #8
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	430a      	orrs	r2, r1
 8002388:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	685a      	ldr	r2, [r3, #4]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002398:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6859      	ldr	r1, [r3, #4]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	430a      	orrs	r2, r1
 80023aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6899      	ldr	r1, [r3, #8]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	68da      	ldr	r2, [r3, #12]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d2:	4a58      	ldr	r2, [pc, #352]	; (8002534 <ADC_Init+0x1f4>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d022      	beq.n	800241e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689a      	ldr	r2, [r3, #8]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80023e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6899      	ldr	r1, [r3, #8]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002408:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6899      	ldr	r1, [r3, #8]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	430a      	orrs	r2, r1
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	e00f      	b.n	800243e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800242c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689a      	ldr	r2, [r3, #8]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800243c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	689a      	ldr	r2, [r3, #8]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 0202 	bic.w	r2, r2, #2
 800244c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6899      	ldr	r1, [r3, #8]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	7e1b      	ldrb	r3, [r3, #24]
 8002458:	005a      	lsls	r2, r3, #1
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	430a      	orrs	r2, r1
 8002460:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d01b      	beq.n	80024a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	685a      	ldr	r2, [r3, #4]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800247a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800248a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6859      	ldr	r1, [r3, #4]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002496:	3b01      	subs	r3, #1
 8002498:	035a      	lsls	r2, r3, #13
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	430a      	orrs	r2, r1
 80024a0:	605a      	str	r2, [r3, #4]
 80024a2:	e007      	b.n	80024b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	685a      	ldr	r2, [r3, #4]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80024c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	3b01      	subs	r3, #1
 80024d0:	051a      	lsls	r2, r3, #20
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	430a      	orrs	r2, r1
 80024d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	689a      	ldr	r2, [r3, #8]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80024e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	6899      	ldr	r1, [r3, #8]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80024f6:	025a      	lsls	r2, r3, #9
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	430a      	orrs	r2, r1
 80024fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	689a      	ldr	r2, [r3, #8]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800250e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6899      	ldr	r1, [r3, #8]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	695b      	ldr	r3, [r3, #20]
 800251a:	029a      	lsls	r2, r3, #10
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	430a      	orrs	r2, r1
 8002522:	609a      	str	r2, [r3, #8]
}
 8002524:	bf00      	nop
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	40012300 	.word	0x40012300
 8002534:	0f000001 	.word	0x0f000001

08002538 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002544:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800254e:	2b00      	cmp	r3, #0
 8002550:	d13c      	bne.n	80025cc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002556:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d12b      	bne.n	80025c4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002570:	2b00      	cmp	r3, #0
 8002572:	d127      	bne.n	80025c4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800257a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800257e:	2b00      	cmp	r3, #0
 8002580:	d006      	beq.n	8002590 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800258c:	2b00      	cmp	r3, #0
 800258e:	d119      	bne.n	80025c4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	685a      	ldr	r2, [r3, #4]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f022 0220 	bic.w	r2, r2, #32
 800259e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d105      	bne.n	80025c4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025bc:	f043 0201 	orr.w	r2, r3, #1
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80025c4:	68f8      	ldr	r0, [r7, #12]
 80025c6:	f7fe fbeb 	bl	8000da0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80025ca:	e00e      	b.n	80025ea <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d0:	f003 0310 	and.w	r3, r3, #16
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d003      	beq.n	80025e0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80025d8:	68f8      	ldr	r0, [r7, #12]
 80025da:	f7ff fd75 	bl	80020c8 <HAL_ADC_ErrorCallback>
}
 80025de:	e004      	b.n	80025ea <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	4798      	blx	r3
}
 80025ea:	bf00      	nop
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b084      	sub	sp, #16
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025fe:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002600:	68f8      	ldr	r0, [r7, #12]
 8002602:	f7ff fd4d 	bl	80020a0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002606:	bf00      	nop
 8002608:	3710      	adds	r7, #16
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800260e:	b580      	push	{r7, lr}
 8002610:	b084      	sub	sp, #16
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800261a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2240      	movs	r2, #64	; 0x40
 8002620:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002626:	f043 0204 	orr.w	r2, r3, #4
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800262e:	68f8      	ldr	r0, [r7, #12]
 8002630:	f7ff fd4a 	bl	80020c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002634:	bf00      	nop
 8002636:	3710      	adds	r7, #16
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}

0800263c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f003 0307 	and.w	r3, r3, #7
 800265e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002660:	4b0c      	ldr	r3, [pc, #48]	; (8002694 <__NVIC_SetPriorityGrouping+0x44>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002666:	68ba      	ldr	r2, [r7, #8]
 8002668:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800266c:	4013      	ands	r3, r2
 800266e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002678:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800267c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002680:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002682:	4a04      	ldr	r2, [pc, #16]	; (8002694 <__NVIC_SetPriorityGrouping+0x44>)
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	60d3      	str	r3, [r2, #12]
}
 8002688:	bf00      	nop
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	e000ed00 	.word	0xe000ed00

08002698 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800269c:	4b04      	ldr	r3, [pc, #16]	; (80026b0 <__NVIC_GetPriorityGrouping+0x18>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	0a1b      	lsrs	r3, r3, #8
 80026a2:	f003 0307 	and.w	r3, r3, #7
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr
 80026b0:	e000ed00 	.word	0xe000ed00

080026b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	4603      	mov	r3, r0
 80026bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	db0b      	blt.n	80026de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026c6:	79fb      	ldrb	r3, [r7, #7]
 80026c8:	f003 021f 	and.w	r2, r3, #31
 80026cc:	4907      	ldr	r1, [pc, #28]	; (80026ec <__NVIC_EnableIRQ+0x38>)
 80026ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d2:	095b      	lsrs	r3, r3, #5
 80026d4:	2001      	movs	r0, #1
 80026d6:	fa00 f202 	lsl.w	r2, r0, r2
 80026da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026de:	bf00      	nop
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	e000e100 	.word	0xe000e100

080026f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	6039      	str	r1, [r7, #0]
 80026fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002700:	2b00      	cmp	r3, #0
 8002702:	db0a      	blt.n	800271a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	b2da      	uxtb	r2, r3
 8002708:	490c      	ldr	r1, [pc, #48]	; (800273c <__NVIC_SetPriority+0x4c>)
 800270a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270e:	0112      	lsls	r2, r2, #4
 8002710:	b2d2      	uxtb	r2, r2
 8002712:	440b      	add	r3, r1
 8002714:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002718:	e00a      	b.n	8002730 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	b2da      	uxtb	r2, r3
 800271e:	4908      	ldr	r1, [pc, #32]	; (8002740 <__NVIC_SetPriority+0x50>)
 8002720:	79fb      	ldrb	r3, [r7, #7]
 8002722:	f003 030f 	and.w	r3, r3, #15
 8002726:	3b04      	subs	r3, #4
 8002728:	0112      	lsls	r2, r2, #4
 800272a:	b2d2      	uxtb	r2, r2
 800272c:	440b      	add	r3, r1
 800272e:	761a      	strb	r2, [r3, #24]
}
 8002730:	bf00      	nop
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr
 800273c:	e000e100 	.word	0xe000e100
 8002740:	e000ed00 	.word	0xe000ed00

08002744 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002744:	b480      	push	{r7}
 8002746:	b089      	sub	sp, #36	; 0x24
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f003 0307 	and.w	r3, r3, #7
 8002756:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	f1c3 0307 	rsb	r3, r3, #7
 800275e:	2b04      	cmp	r3, #4
 8002760:	bf28      	it	cs
 8002762:	2304      	movcs	r3, #4
 8002764:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	3304      	adds	r3, #4
 800276a:	2b06      	cmp	r3, #6
 800276c:	d902      	bls.n	8002774 <NVIC_EncodePriority+0x30>
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	3b03      	subs	r3, #3
 8002772:	e000      	b.n	8002776 <NVIC_EncodePriority+0x32>
 8002774:	2300      	movs	r3, #0
 8002776:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002778:	f04f 32ff 	mov.w	r2, #4294967295
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	43da      	mvns	r2, r3
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	401a      	ands	r2, r3
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800278c:	f04f 31ff 	mov.w	r1, #4294967295
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	fa01 f303 	lsl.w	r3, r1, r3
 8002796:	43d9      	mvns	r1, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800279c:	4313      	orrs	r3, r2
         );
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3724      	adds	r7, #36	; 0x24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr

080027aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027aa:	b580      	push	{r7, lr}
 80027ac:	b082      	sub	sp, #8
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7ff ff4c 	bl	8002650 <__NVIC_SetPriorityGrouping>
}
 80027b8:	bf00      	nop
 80027ba:	3708      	adds	r7, #8
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b086      	sub	sp, #24
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
 80027cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027ce:	2300      	movs	r3, #0
 80027d0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027d2:	f7ff ff61 	bl	8002698 <__NVIC_GetPriorityGrouping>
 80027d6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	68b9      	ldr	r1, [r7, #8]
 80027dc:	6978      	ldr	r0, [r7, #20]
 80027de:	f7ff ffb1 	bl	8002744 <NVIC_EncodePriority>
 80027e2:	4602      	mov	r2, r0
 80027e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027e8:	4611      	mov	r1, r2
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff ff80 	bl	80026f0 <__NVIC_SetPriority>
}
 80027f0:	bf00      	nop
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	4603      	mov	r3, r0
 8002800:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff ff54 	bl	80026b4 <__NVIC_EnableIRQ>
}
 800280c:	bf00      	nop
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b086      	sub	sp, #24
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002820:	f7ff f99a 	bl	8001b58 <HAL_GetTick>
 8002824:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d101      	bne.n	8002830 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e099      	b.n	8002964 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2202      	movs	r2, #2
 800283c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f022 0201 	bic.w	r2, r2, #1
 800284e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002850:	e00f      	b.n	8002872 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002852:	f7ff f981 	bl	8001b58 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b05      	cmp	r3, #5
 800285e:	d908      	bls.n	8002872 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2220      	movs	r2, #32
 8002864:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2203      	movs	r2, #3
 800286a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e078      	b.n	8002964 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1e8      	bne.n	8002852 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002888:	697a      	ldr	r2, [r7, #20]
 800288a:	4b38      	ldr	r3, [pc, #224]	; (800296c <HAL_DMA_Init+0x158>)
 800288c:	4013      	ands	r3, r2
 800288e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800289e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	691b      	ldr	r3, [r3, #16]
 80028a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028be:	697a      	ldr	r2, [r7, #20]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c8:	2b04      	cmp	r3, #4
 80028ca:	d107      	bne.n	80028dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d4:	4313      	orrs	r3, r2
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	4313      	orrs	r3, r2
 80028da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	697a      	ldr	r2, [r7, #20]
 80028e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	f023 0307 	bic.w	r3, r3, #7
 80028f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f8:	697a      	ldr	r2, [r7, #20]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002902:	2b04      	cmp	r3, #4
 8002904:	d117      	bne.n	8002936 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800290a:	697a      	ldr	r2, [r7, #20]
 800290c:	4313      	orrs	r3, r2
 800290e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002914:	2b00      	cmp	r3, #0
 8002916:	d00e      	beq.n	8002936 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f000 fa9f 	bl	8002e5c <DMA_CheckFifoParam>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d008      	beq.n	8002936 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2240      	movs	r2, #64	; 0x40
 8002928:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2201      	movs	r2, #1
 800292e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002932:	2301      	movs	r3, #1
 8002934:	e016      	b.n	8002964 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 fa56 	bl	8002df0 <DMA_CalcBaseAndBitshift>
 8002944:	4603      	mov	r3, r0
 8002946:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800294c:	223f      	movs	r2, #63	; 0x3f
 800294e:	409a      	lsls	r2, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2201      	movs	r2, #1
 800295e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002962:	2300      	movs	r3, #0
}
 8002964:	4618      	mov	r0, r3
 8002966:	3718      	adds	r7, #24
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	f010803f 	.word	0xf010803f

08002970 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b086      	sub	sp, #24
 8002974:	af00      	add	r7, sp, #0
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	607a      	str	r2, [r7, #4]
 800297c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800297e:	2300      	movs	r3, #0
 8002980:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002986:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800298e:	2b01      	cmp	r3, #1
 8002990:	d101      	bne.n	8002996 <HAL_DMA_Start_IT+0x26>
 8002992:	2302      	movs	r3, #2
 8002994:	e040      	b.n	8002a18 <HAL_DMA_Start_IT+0xa8>
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2201      	movs	r2, #1
 800299a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d12f      	bne.n	8002a0a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2202      	movs	r2, #2
 80029ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	68b9      	ldr	r1, [r7, #8]
 80029be:	68f8      	ldr	r0, [r7, #12]
 80029c0:	f000 f9e8 	bl	8002d94 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029c8:	223f      	movs	r2, #63	; 0x3f
 80029ca:	409a      	lsls	r2, r3
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f042 0216 	orr.w	r2, r2, #22
 80029de:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d007      	beq.n	80029f8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f042 0208 	orr.w	r2, r2, #8
 80029f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f042 0201 	orr.w	r2, r2, #1
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	e005      	b.n	8002a16 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a12:	2302      	movs	r3, #2
 8002a14:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a16:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3718      	adds	r7, #24
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d004      	beq.n	8002a3e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2280      	movs	r2, #128	; 0x80
 8002a38:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e00c      	b.n	8002a58 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2205      	movs	r2, #5
 8002a42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f022 0201 	bic.w	r2, r2, #1
 8002a54:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a56:	2300      	movs	r3, #0
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a70:	4b92      	ldr	r3, [pc, #584]	; (8002cbc <HAL_DMA_IRQHandler+0x258>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a92      	ldr	r2, [pc, #584]	; (8002cc0 <HAL_DMA_IRQHandler+0x25c>)
 8002a76:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7a:	0a9b      	lsrs	r3, r3, #10
 8002a7c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a82:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a8e:	2208      	movs	r2, #8
 8002a90:	409a      	lsls	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	4013      	ands	r3, r2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d01a      	beq.n	8002ad0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0304 	and.w	r3, r3, #4
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d013      	beq.n	8002ad0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 0204 	bic.w	r2, r2, #4
 8002ab6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002abc:	2208      	movs	r2, #8
 8002abe:	409a      	lsls	r2, r3
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ac8:	f043 0201 	orr.w	r2, r3, #1
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	409a      	lsls	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	4013      	ands	r3, r2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d012      	beq.n	8002b06 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00b      	beq.n	8002b06 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af2:	2201      	movs	r2, #1
 8002af4:	409a      	lsls	r2, r3
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002afe:	f043 0202 	orr.w	r2, r3, #2
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b0a:	2204      	movs	r2, #4
 8002b0c:	409a      	lsls	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	4013      	ands	r3, r2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d012      	beq.n	8002b3c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0302 	and.w	r3, r3, #2
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d00b      	beq.n	8002b3c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b28:	2204      	movs	r2, #4
 8002b2a:	409a      	lsls	r2, r3
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b34:	f043 0204 	orr.w	r2, r3, #4
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b40:	2210      	movs	r2, #16
 8002b42:	409a      	lsls	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4013      	ands	r3, r2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d043      	beq.n	8002bd4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0308 	and.w	r3, r3, #8
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d03c      	beq.n	8002bd4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b5e:	2210      	movs	r2, #16
 8002b60:	409a      	lsls	r2, r3
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d018      	beq.n	8002ba6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d108      	bne.n	8002b94 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d024      	beq.n	8002bd4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	4798      	blx	r3
 8002b92:	e01f      	b.n	8002bd4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d01b      	beq.n	8002bd4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	4798      	blx	r3
 8002ba4:	e016      	b.n	8002bd4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d107      	bne.n	8002bc4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 0208 	bic.w	r2, r2, #8
 8002bc2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d003      	beq.n	8002bd4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd8:	2220      	movs	r2, #32
 8002bda:	409a      	lsls	r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	4013      	ands	r3, r2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f000 808e 	beq.w	8002d02 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0310 	and.w	r3, r3, #16
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f000 8086 	beq.w	8002d02 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bfa:	2220      	movs	r2, #32
 8002bfc:	409a      	lsls	r2, r3
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b05      	cmp	r3, #5
 8002c0c:	d136      	bne.n	8002c7c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f022 0216 	bic.w	r2, r2, #22
 8002c1c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	695a      	ldr	r2, [r3, #20]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c2c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d103      	bne.n	8002c3e <HAL_DMA_IRQHandler+0x1da>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d007      	beq.n	8002c4e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 0208 	bic.w	r2, r2, #8
 8002c4c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c52:	223f      	movs	r2, #63	; 0x3f
 8002c54:	409a      	lsls	r2, r3
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d07d      	beq.n	8002d6e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	4798      	blx	r3
        }
        return;
 8002c7a:	e078      	b.n	8002d6e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d01c      	beq.n	8002cc4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d108      	bne.n	8002caa <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d030      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	4798      	blx	r3
 8002ca8:	e02b      	b.n	8002d02 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d027      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	4798      	blx	r3
 8002cba:	e022      	b.n	8002d02 <HAL_DMA_IRQHandler+0x29e>
 8002cbc:	20000024 	.word	0x20000024
 8002cc0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10f      	bne.n	8002cf2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f022 0210 	bic.w	r2, r2, #16
 8002ce0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d003      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d032      	beq.n	8002d70 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d022      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2205      	movs	r2, #5
 8002d1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f022 0201 	bic.w	r2, r2, #1
 8002d2c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	3301      	adds	r3, #1
 8002d32:	60bb      	str	r3, [r7, #8]
 8002d34:	697a      	ldr	r2, [r7, #20]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d307      	bcc.n	8002d4a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d1f2      	bne.n	8002d2e <HAL_DMA_IRQHandler+0x2ca>
 8002d48:	e000      	b.n	8002d4c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002d4a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d005      	beq.n	8002d70 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	4798      	blx	r3
 8002d6c:	e000      	b.n	8002d70 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002d6e:	bf00      	nop
    }
  }
}
 8002d70:	3718      	adds	r7, #24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop

08002d78 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d86:	b2db      	uxtb	r3, r3
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b085      	sub	sp, #20
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	607a      	str	r2, [r7, #4]
 8002da0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002db0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	683a      	ldr	r2, [r7, #0]
 8002db8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	2b40      	cmp	r3, #64	; 0x40
 8002dc0:	d108      	bne.n	8002dd4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	68ba      	ldr	r2, [r7, #8]
 8002dd0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002dd2:	e007      	b.n	8002de4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	68ba      	ldr	r2, [r7, #8]
 8002dda:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	60da      	str	r2, [r3, #12]
}
 8002de4:	bf00      	nop
 8002de6:	3714      	adds	r7, #20
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	3b10      	subs	r3, #16
 8002e00:	4a14      	ldr	r2, [pc, #80]	; (8002e54 <DMA_CalcBaseAndBitshift+0x64>)
 8002e02:	fba2 2303 	umull	r2, r3, r2, r3
 8002e06:	091b      	lsrs	r3, r3, #4
 8002e08:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e0a:	4a13      	ldr	r2, [pc, #76]	; (8002e58 <DMA_CalcBaseAndBitshift+0x68>)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	4413      	add	r3, r2
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	461a      	mov	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2b03      	cmp	r3, #3
 8002e1c:	d909      	bls.n	8002e32 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e26:	f023 0303 	bic.w	r3, r3, #3
 8002e2a:	1d1a      	adds	r2, r3, #4
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	659a      	str	r2, [r3, #88]	; 0x58
 8002e30:	e007      	b.n	8002e42 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e3a:	f023 0303 	bic.w	r3, r3, #3
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3714      	adds	r7, #20
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	aaaaaaab 	.word	0xaaaaaaab
 8002e58:	0800b228 	.word	0x0800b228

08002e5c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e64:	2300      	movs	r3, #0
 8002e66:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	699b      	ldr	r3, [r3, #24]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d11f      	bne.n	8002eb6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	2b03      	cmp	r3, #3
 8002e7a:	d855      	bhi.n	8002f28 <DMA_CheckFifoParam+0xcc>
 8002e7c:	a201      	add	r2, pc, #4	; (adr r2, 8002e84 <DMA_CheckFifoParam+0x28>)
 8002e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e82:	bf00      	nop
 8002e84:	08002e95 	.word	0x08002e95
 8002e88:	08002ea7 	.word	0x08002ea7
 8002e8c:	08002e95 	.word	0x08002e95
 8002e90:	08002f29 	.word	0x08002f29
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d045      	beq.n	8002f2c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ea4:	e042      	b.n	8002f2c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eaa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002eae:	d13f      	bne.n	8002f30 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002eb4:	e03c      	b.n	8002f30 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	699b      	ldr	r3, [r3, #24]
 8002eba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ebe:	d121      	bne.n	8002f04 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	2b03      	cmp	r3, #3
 8002ec4:	d836      	bhi.n	8002f34 <DMA_CheckFifoParam+0xd8>
 8002ec6:	a201      	add	r2, pc, #4	; (adr r2, 8002ecc <DMA_CheckFifoParam+0x70>)
 8002ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ecc:	08002edd 	.word	0x08002edd
 8002ed0:	08002ee3 	.word	0x08002ee3
 8002ed4:	08002edd 	.word	0x08002edd
 8002ed8:	08002ef5 	.word	0x08002ef5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	73fb      	strb	r3, [r7, #15]
      break;
 8002ee0:	e02f      	b.n	8002f42 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d024      	beq.n	8002f38 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ef2:	e021      	b.n	8002f38 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002efc:	d11e      	bne.n	8002f3c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f02:	e01b      	b.n	8002f3c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d902      	bls.n	8002f10 <DMA_CheckFifoParam+0xb4>
 8002f0a:	2b03      	cmp	r3, #3
 8002f0c:	d003      	beq.n	8002f16 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f0e:	e018      	b.n	8002f42 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	73fb      	strb	r3, [r7, #15]
      break;
 8002f14:	e015      	b.n	8002f42 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00e      	beq.n	8002f40 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	73fb      	strb	r3, [r7, #15]
      break;
 8002f26:	e00b      	b.n	8002f40 <DMA_CheckFifoParam+0xe4>
      break;
 8002f28:	bf00      	nop
 8002f2a:	e00a      	b.n	8002f42 <DMA_CheckFifoParam+0xe6>
      break;
 8002f2c:	bf00      	nop
 8002f2e:	e008      	b.n	8002f42 <DMA_CheckFifoParam+0xe6>
      break;
 8002f30:	bf00      	nop
 8002f32:	e006      	b.n	8002f42 <DMA_CheckFifoParam+0xe6>
      break;
 8002f34:	bf00      	nop
 8002f36:	e004      	b.n	8002f42 <DMA_CheckFifoParam+0xe6>
      break;
 8002f38:	bf00      	nop
 8002f3a:	e002      	b.n	8002f42 <DMA_CheckFifoParam+0xe6>
      break;   
 8002f3c:	bf00      	nop
 8002f3e:	e000      	b.n	8002f42 <DMA_CheckFifoParam+0xe6>
      break;
 8002f40:	bf00      	nop
    }
  } 
  
  return status; 
 8002f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3714      	adds	r7, #20
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b089      	sub	sp, #36	; 0x24
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f62:	2300      	movs	r3, #0
 8002f64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f66:	2300      	movs	r3, #0
 8002f68:	61fb      	str	r3, [r7, #28]
 8002f6a:	e165      	b.n	8003238 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	697a      	ldr	r2, [r7, #20]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f80:	693a      	ldr	r2, [r7, #16]
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	f040 8154 	bne.w	8003232 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d00b      	beq.n	8002faa <HAL_GPIO_Init+0x5a>
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d007      	beq.n	8002faa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f9e:	2b11      	cmp	r3, #17
 8002fa0:	d003      	beq.n	8002faa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	2b12      	cmp	r3, #18
 8002fa8:	d130      	bne.n	800300c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	2203      	movs	r2, #3
 8002fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fba:	43db      	mvns	r3, r3
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	68da      	ldr	r2, [r3, #12]
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	fa02 f303 	lsl.w	r3, r2, r3
 8002fce:	69ba      	ldr	r2, [r7, #24]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	69ba      	ldr	r2, [r7, #24]
 8002fd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	4013      	ands	r3, r2
 8002fee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	091b      	lsrs	r3, r3, #4
 8002ff6:	f003 0201 	and.w	r2, r3, #1
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	4313      	orrs	r3, r2
 8003004:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	2203      	movs	r2, #3
 8003018:	fa02 f303 	lsl.w	r3, r2, r3
 800301c:	43db      	mvns	r3, r3
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	4013      	ands	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	689a      	ldr	r2, [r3, #8]
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	4313      	orrs	r3, r2
 8003034:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	2b02      	cmp	r3, #2
 8003042:	d003      	beq.n	800304c <HAL_GPIO_Init+0xfc>
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	2b12      	cmp	r3, #18
 800304a:	d123      	bne.n	8003094 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	08da      	lsrs	r2, r3, #3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	3208      	adds	r2, #8
 8003054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003058:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	220f      	movs	r2, #15
 8003064:	fa02 f303 	lsl.w	r3, r2, r3
 8003068:	43db      	mvns	r3, r3
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	4013      	ands	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	691a      	ldr	r2, [r3, #16]
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	f003 0307 	and.w	r3, r3, #7
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	fa02 f303 	lsl.w	r3, r2, r3
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	4313      	orrs	r3, r2
 8003084:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	08da      	lsrs	r2, r3, #3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	3208      	adds	r2, #8
 800308e:	69b9      	ldr	r1, [r7, #24]
 8003090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	005b      	lsls	r3, r3, #1
 800309e:	2203      	movs	r2, #3
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	43db      	mvns	r3, r3
 80030a6:	69ba      	ldr	r2, [r7, #24]
 80030a8:	4013      	ands	r3, r2
 80030aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 0203 	and.w	r2, r3, #3
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	fa02 f303 	lsl.w	r3, r2, r3
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	4313      	orrs	r3, r2
 80030c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	f000 80ae 	beq.w	8003232 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030d6:	2300      	movs	r3, #0
 80030d8:	60fb      	str	r3, [r7, #12]
 80030da:	4b5c      	ldr	r3, [pc, #368]	; (800324c <HAL_GPIO_Init+0x2fc>)
 80030dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030de:	4a5b      	ldr	r2, [pc, #364]	; (800324c <HAL_GPIO_Init+0x2fc>)
 80030e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030e4:	6453      	str	r3, [r2, #68]	; 0x44
 80030e6:	4b59      	ldr	r3, [pc, #356]	; (800324c <HAL_GPIO_Init+0x2fc>)
 80030e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030ee:	60fb      	str	r3, [r7, #12]
 80030f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030f2:	4a57      	ldr	r2, [pc, #348]	; (8003250 <HAL_GPIO_Init+0x300>)
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	089b      	lsrs	r3, r3, #2
 80030f8:	3302      	adds	r3, #2
 80030fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	f003 0303 	and.w	r3, r3, #3
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	220f      	movs	r2, #15
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	43db      	mvns	r3, r3
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	4013      	ands	r3, r2
 8003114:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a4e      	ldr	r2, [pc, #312]	; (8003254 <HAL_GPIO_Init+0x304>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d025      	beq.n	800316a <HAL_GPIO_Init+0x21a>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a4d      	ldr	r2, [pc, #308]	; (8003258 <HAL_GPIO_Init+0x308>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d01f      	beq.n	8003166 <HAL_GPIO_Init+0x216>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a4c      	ldr	r2, [pc, #304]	; (800325c <HAL_GPIO_Init+0x30c>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d019      	beq.n	8003162 <HAL_GPIO_Init+0x212>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a4b      	ldr	r2, [pc, #300]	; (8003260 <HAL_GPIO_Init+0x310>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d013      	beq.n	800315e <HAL_GPIO_Init+0x20e>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4a4a      	ldr	r2, [pc, #296]	; (8003264 <HAL_GPIO_Init+0x314>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d00d      	beq.n	800315a <HAL_GPIO_Init+0x20a>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a49      	ldr	r2, [pc, #292]	; (8003268 <HAL_GPIO_Init+0x318>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d007      	beq.n	8003156 <HAL_GPIO_Init+0x206>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a48      	ldr	r2, [pc, #288]	; (800326c <HAL_GPIO_Init+0x31c>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d101      	bne.n	8003152 <HAL_GPIO_Init+0x202>
 800314e:	2306      	movs	r3, #6
 8003150:	e00c      	b.n	800316c <HAL_GPIO_Init+0x21c>
 8003152:	2307      	movs	r3, #7
 8003154:	e00a      	b.n	800316c <HAL_GPIO_Init+0x21c>
 8003156:	2305      	movs	r3, #5
 8003158:	e008      	b.n	800316c <HAL_GPIO_Init+0x21c>
 800315a:	2304      	movs	r3, #4
 800315c:	e006      	b.n	800316c <HAL_GPIO_Init+0x21c>
 800315e:	2303      	movs	r3, #3
 8003160:	e004      	b.n	800316c <HAL_GPIO_Init+0x21c>
 8003162:	2302      	movs	r3, #2
 8003164:	e002      	b.n	800316c <HAL_GPIO_Init+0x21c>
 8003166:	2301      	movs	r3, #1
 8003168:	e000      	b.n	800316c <HAL_GPIO_Init+0x21c>
 800316a:	2300      	movs	r3, #0
 800316c:	69fa      	ldr	r2, [r7, #28]
 800316e:	f002 0203 	and.w	r2, r2, #3
 8003172:	0092      	lsls	r2, r2, #2
 8003174:	4093      	lsls	r3, r2
 8003176:	69ba      	ldr	r2, [r7, #24]
 8003178:	4313      	orrs	r3, r2
 800317a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800317c:	4934      	ldr	r1, [pc, #208]	; (8003250 <HAL_GPIO_Init+0x300>)
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	089b      	lsrs	r3, r3, #2
 8003182:	3302      	adds	r3, #2
 8003184:	69ba      	ldr	r2, [r7, #24]
 8003186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800318a:	4b39      	ldr	r3, [pc, #228]	; (8003270 <HAL_GPIO_Init+0x320>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	43db      	mvns	r3, r3
 8003194:	69ba      	ldr	r2, [r7, #24]
 8003196:	4013      	ands	r3, r2
 8003198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d003      	beq.n	80031ae <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80031a6:	69ba      	ldr	r2, [r7, #24]
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031ae:	4a30      	ldr	r2, [pc, #192]	; (8003270 <HAL_GPIO_Init+0x320>)
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80031b4:	4b2e      	ldr	r3, [pc, #184]	; (8003270 <HAL_GPIO_Init+0x320>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	43db      	mvns	r3, r3
 80031be:	69ba      	ldr	r2, [r7, #24]
 80031c0:	4013      	ands	r3, r2
 80031c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d003      	beq.n	80031d8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031d8:	4a25      	ldr	r2, [pc, #148]	; (8003270 <HAL_GPIO_Init+0x320>)
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031de:	4b24      	ldr	r3, [pc, #144]	; (8003270 <HAL_GPIO_Init+0x320>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	43db      	mvns	r3, r3
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	4013      	ands	r3, r2
 80031ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d003      	beq.n	8003202 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80031fa:	69ba      	ldr	r2, [r7, #24]
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	4313      	orrs	r3, r2
 8003200:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003202:	4a1b      	ldr	r2, [pc, #108]	; (8003270 <HAL_GPIO_Init+0x320>)
 8003204:	69bb      	ldr	r3, [r7, #24]
 8003206:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003208:	4b19      	ldr	r3, [pc, #100]	; (8003270 <HAL_GPIO_Init+0x320>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	43db      	mvns	r3, r3
 8003212:	69ba      	ldr	r2, [r7, #24]
 8003214:	4013      	ands	r3, r2
 8003216:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d003      	beq.n	800322c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	4313      	orrs	r3, r2
 800322a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800322c:	4a10      	ldr	r2, [pc, #64]	; (8003270 <HAL_GPIO_Init+0x320>)
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	3301      	adds	r3, #1
 8003236:	61fb      	str	r3, [r7, #28]
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	2b0f      	cmp	r3, #15
 800323c:	f67f ae96 	bls.w	8002f6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003240:	bf00      	nop
 8003242:	3724      	adds	r7, #36	; 0x24
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	40023800 	.word	0x40023800
 8003250:	40013800 	.word	0x40013800
 8003254:	40020000 	.word	0x40020000
 8003258:	40020400 	.word	0x40020400
 800325c:	40020800 	.word	0x40020800
 8003260:	40020c00 	.word	0x40020c00
 8003264:	40021000 	.word	0x40021000
 8003268:	40021400 	.word	0x40021400
 800326c:	40021800 	.word	0x40021800
 8003270:	40013c00 	.word	0x40013c00

08003274 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	460b      	mov	r3, r1
 800327e:	807b      	strh	r3, [r7, #2]
 8003280:	4613      	mov	r3, r2
 8003282:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003284:	787b      	ldrb	r3, [r7, #1]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800328a:	887a      	ldrh	r2, [r7, #2]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003290:	e003      	b.n	800329a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003292:	887b      	ldrh	r3, [r7, #2]
 8003294:	041a      	lsls	r2, r3, #16
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	619a      	str	r2, [r3, #24]
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
	...

080032a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80032b2:	4b08      	ldr	r3, [pc, #32]	; (80032d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032b4:	695a      	ldr	r2, [r3, #20]
 80032b6:	88fb      	ldrh	r3, [r7, #6]
 80032b8:	4013      	ands	r3, r2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d006      	beq.n	80032cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80032be:	4a05      	ldr	r2, [pc, #20]	; (80032d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032c0:	88fb      	ldrh	r3, [r7, #6]
 80032c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80032c4:	88fb      	ldrh	r3, [r7, #6]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f000 f806 	bl	80032d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80032cc:	bf00      	nop
 80032ce:	3708      	adds	r7, #8
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	40013c00 	.word	0x40013c00

080032d8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	4603      	mov	r3, r0
 80032e0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80032e2:	bf00      	nop
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
	...

080032f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d101      	bne.n	8003302 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e11f      	b.n	8003542 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d106      	bne.n	800331c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7fd feac 	bl	8001074 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2224      	movs	r2, #36	; 0x24
 8003320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f022 0201 	bic.w	r2, r2, #1
 8003332:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003342:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003352:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003354:	f002 fa36 	bl	80057c4 <HAL_RCC_GetPCLK1Freq>
 8003358:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	4a7b      	ldr	r2, [pc, #492]	; (800354c <HAL_I2C_Init+0x25c>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d807      	bhi.n	8003374 <HAL_I2C_Init+0x84>
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4a7a      	ldr	r2, [pc, #488]	; (8003550 <HAL_I2C_Init+0x260>)
 8003368:	4293      	cmp	r3, r2
 800336a:	bf94      	ite	ls
 800336c:	2301      	movls	r3, #1
 800336e:	2300      	movhi	r3, #0
 8003370:	b2db      	uxtb	r3, r3
 8003372:	e006      	b.n	8003382 <HAL_I2C_Init+0x92>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4a77      	ldr	r2, [pc, #476]	; (8003554 <HAL_I2C_Init+0x264>)
 8003378:	4293      	cmp	r3, r2
 800337a:	bf94      	ite	ls
 800337c:	2301      	movls	r3, #1
 800337e:	2300      	movhi	r3, #0
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e0db      	b.n	8003542 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	4a72      	ldr	r2, [pc, #456]	; (8003558 <HAL_I2C_Init+0x268>)
 800338e:	fba2 2303 	umull	r2, r3, r2, r3
 8003392:	0c9b      	lsrs	r3, r3, #18
 8003394:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68ba      	ldr	r2, [r7, #8]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	6a1b      	ldr	r3, [r3, #32]
 80033b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	4a64      	ldr	r2, [pc, #400]	; (800354c <HAL_I2C_Init+0x25c>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d802      	bhi.n	80033c4 <HAL_I2C_Init+0xd4>
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	3301      	adds	r3, #1
 80033c2:	e009      	b.n	80033d8 <HAL_I2C_Init+0xe8>
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80033ca:	fb02 f303 	mul.w	r3, r2, r3
 80033ce:	4a63      	ldr	r2, [pc, #396]	; (800355c <HAL_I2C_Init+0x26c>)
 80033d0:	fba2 2303 	umull	r2, r3, r2, r3
 80033d4:	099b      	lsrs	r3, r3, #6
 80033d6:	3301      	adds	r3, #1
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	6812      	ldr	r2, [r2, #0]
 80033dc:	430b      	orrs	r3, r1
 80033de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80033ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	4956      	ldr	r1, [pc, #344]	; (800354c <HAL_I2C_Init+0x25c>)
 80033f4:	428b      	cmp	r3, r1
 80033f6:	d80d      	bhi.n	8003414 <HAL_I2C_Init+0x124>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	1e59      	subs	r1, r3, #1
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	fbb1 f3f3 	udiv	r3, r1, r3
 8003406:	3301      	adds	r3, #1
 8003408:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800340c:	2b04      	cmp	r3, #4
 800340e:	bf38      	it	cc
 8003410:	2304      	movcc	r3, #4
 8003412:	e04f      	b.n	80034b4 <HAL_I2C_Init+0x1c4>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d111      	bne.n	8003440 <HAL_I2C_Init+0x150>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	1e58      	subs	r0, r3, #1
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6859      	ldr	r1, [r3, #4]
 8003424:	460b      	mov	r3, r1
 8003426:	005b      	lsls	r3, r3, #1
 8003428:	440b      	add	r3, r1
 800342a:	fbb0 f3f3 	udiv	r3, r0, r3
 800342e:	3301      	adds	r3, #1
 8003430:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003434:	2b00      	cmp	r3, #0
 8003436:	bf0c      	ite	eq
 8003438:	2301      	moveq	r3, #1
 800343a:	2300      	movne	r3, #0
 800343c:	b2db      	uxtb	r3, r3
 800343e:	e012      	b.n	8003466 <HAL_I2C_Init+0x176>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	1e58      	subs	r0, r3, #1
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6859      	ldr	r1, [r3, #4]
 8003448:	460b      	mov	r3, r1
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	440b      	add	r3, r1
 800344e:	0099      	lsls	r1, r3, #2
 8003450:	440b      	add	r3, r1
 8003452:	fbb0 f3f3 	udiv	r3, r0, r3
 8003456:	3301      	adds	r3, #1
 8003458:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800345c:	2b00      	cmp	r3, #0
 800345e:	bf0c      	ite	eq
 8003460:	2301      	moveq	r3, #1
 8003462:	2300      	movne	r3, #0
 8003464:	b2db      	uxtb	r3, r3
 8003466:	2b00      	cmp	r3, #0
 8003468:	d001      	beq.n	800346e <HAL_I2C_Init+0x17e>
 800346a:	2301      	movs	r3, #1
 800346c:	e022      	b.n	80034b4 <HAL_I2C_Init+0x1c4>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d10e      	bne.n	8003494 <HAL_I2C_Init+0x1a4>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	1e58      	subs	r0, r3, #1
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6859      	ldr	r1, [r3, #4]
 800347e:	460b      	mov	r3, r1
 8003480:	005b      	lsls	r3, r3, #1
 8003482:	440b      	add	r3, r1
 8003484:	fbb0 f3f3 	udiv	r3, r0, r3
 8003488:	3301      	adds	r3, #1
 800348a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800348e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003492:	e00f      	b.n	80034b4 <HAL_I2C_Init+0x1c4>
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	1e58      	subs	r0, r3, #1
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6859      	ldr	r1, [r3, #4]
 800349c:	460b      	mov	r3, r1
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	440b      	add	r3, r1
 80034a2:	0099      	lsls	r1, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80034aa:	3301      	adds	r3, #1
 80034ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80034b4:	6879      	ldr	r1, [r7, #4]
 80034b6:	6809      	ldr	r1, [r1, #0]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	69da      	ldr	r2, [r3, #28]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a1b      	ldr	r3, [r3, #32]
 80034ce:	431a      	orrs	r2, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	430a      	orrs	r2, r1
 80034d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80034e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6911      	ldr	r1, [r2, #16]
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	68d2      	ldr	r2, [r2, #12]
 80034ee:	4311      	orrs	r1, r2
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	6812      	ldr	r2, [r2, #0]
 80034f4:	430b      	orrs	r3, r1
 80034f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	695a      	ldr	r2, [r3, #20]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	431a      	orrs	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	430a      	orrs	r2, r1
 8003512:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f042 0201 	orr.w	r2, r2, #1
 8003522:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2220      	movs	r2, #32
 800352e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003540:	2300      	movs	r3, #0
}
 8003542:	4618      	mov	r0, r3
 8003544:	3710      	adds	r7, #16
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	000186a0 	.word	0x000186a0
 8003550:	001e847f 	.word	0x001e847f
 8003554:	003d08ff 	.word	0x003d08ff
 8003558:	431bde83 	.word	0x431bde83
 800355c:	10624dd3 	.word	0x10624dd3

08003560 <HAL_I2C_Slave_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b08a      	sub	sp, #40	; 0x28
 8003564:	af02      	add	r7, sp, #8
 8003566:	60f8      	str	r0, [r7, #12]
 8003568:	60b9      	str	r1, [r7, #8]
 800356a:	603b      	str	r3, [r7, #0]
 800356c:	4613      	mov	r3, r2
 800356e:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003570:	f7fe faf2 	bl	8001b58 <HAL_GetTick>
 8003574:	61f8      	str	r0, [r7, #28]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b20      	cmp	r3, #32
 8003580:	f040 80fb 	bne.w	800377a <HAL_I2C_Slave_Transmit+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d002      	beq.n	8003590 <HAL_I2C_Slave_Transmit+0x30>
 800358a:	88fb      	ldrh	r3, [r7, #6]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <HAL_I2C_Slave_Transmit+0x34>
    {
      return  HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e0f3      	b.n	800377c <HAL_I2C_Slave_Transmit+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800359a:	2b01      	cmp	r3, #1
 800359c:	d101      	bne.n	80035a2 <HAL_I2C_Slave_Transmit+0x42>
 800359e:	2302      	movs	r3, #2
 80035a0:	e0ec      	b.n	800377c <HAL_I2C_Slave_Transmit+0x21c>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d007      	beq.n	80035c8 <HAL_I2C_Slave_Transmit+0x68>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 0201 	orr.w	r2, r2, #1
 80035c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035d6:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2221      	movs	r2, #33	; 0x21
 80035dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2220      	movs	r2, #32
 80035e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	68ba      	ldr	r2, [r7, #8]
 80035f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	88fa      	ldrh	r2, [r7, #6]
 80035f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035fe:	b29a      	uxth	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	4a5f      	ldr	r2, [pc, #380]	; (8003784 <HAL_I2C_Slave_Transmit+0x224>)
 8003608:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003618:	601a      	str	r2, [r3, #0]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	9300      	str	r3, [sp, #0]
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	2200      	movs	r2, #0
 8003622:	4959      	ldr	r1, [pc, #356]	; (8003788 <HAL_I2C_Slave_Transmit+0x228>)
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f001 fe16 	bl	8005256 <I2C_WaitOnFlagUntilTimeout>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d001      	beq.n	8003634 <HAL_I2C_Slave_Transmit+0xd4>
    {
      return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e0a3      	b.n	800377c <HAL_I2C_Slave_Transmit+0x21c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003634:	2300      	movs	r3, #0
 8003636:	61bb      	str	r3, [r7, #24]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	695b      	ldr	r3, [r3, #20]
 800363e:	61bb      	str	r3, [r7, #24]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	61bb      	str	r3, [r7, #24]
 8003648:	69bb      	ldr	r3, [r7, #24]

    /* If 10bit addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003652:	d165      	bne.n	8003720 <HAL_I2C_Slave_Transmit+0x1c0>
    {
      /* Wait until ADDR flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	9300      	str	r3, [sp, #0]
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	2200      	movs	r2, #0
 800365c:	494a      	ldr	r1, [pc, #296]	; (8003788 <HAL_I2C_Slave_Transmit+0x228>)
 800365e:	68f8      	ldr	r0, [r7, #12]
 8003660:	f001 fdf9 	bl	8005256 <I2C_WaitOnFlagUntilTimeout>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <HAL_I2C_Slave_Transmit+0x10e>
      {
        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e086      	b.n	800377c <HAL_I2C_Slave_Transmit+0x21c>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800366e:	2300      	movs	r3, #0
 8003670:	617b      	str	r3, [r7, #20]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	695b      	ldr	r3, [r3, #20]
 8003678:	617b      	str	r3, [r7, #20]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	617b      	str	r3, [r7, #20]
 8003682:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003684:	e04c      	b.n	8003720 <HAL_I2C_Slave_Transmit+0x1c0>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003686:	69fa      	ldr	r2, [r7, #28]
 8003688:	6839      	ldr	r1, [r7, #0]
 800368a:	68f8      	ldr	r0, [r7, #12]
 800368c:	f001 fe3a 	bl	8005304 <I2C_WaitOnTXEFlagUntilTimeout>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d009      	beq.n	80036aa <HAL_I2C_Slave_Transmit+0x14a>
      {
        /* Disable Address Acknowledge */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036a4:	601a      	str	r2, [r3, #0]

        return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e068      	b.n	800377c <HAL_I2C_Slave_Transmit+0x21c>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ae:	781a      	ldrb	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ba:	1c5a      	adds	r2, r3, #1
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	3b01      	subs	r3, #1
 80036c8:	b29a      	uxth	r2, r3
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d2:	3b01      	subs	r3, #1
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	f003 0304 	and.w	r3, r3, #4
 80036e4:	2b04      	cmp	r3, #4
 80036e6:	d11b      	bne.n	8003720 <HAL_I2C_Slave_Transmit+0x1c0>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d017      	beq.n	8003720 <HAL_I2C_Slave_Transmit+0x1c0>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f4:	781a      	ldrb	r2, [r3, #0]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003700:	1c5a      	adds	r2, r3, #1
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800370a:	b29b      	uxth	r3, r3
 800370c:	3b01      	subs	r3, #1
 800370e:	b29a      	uxth	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003718:	3b01      	subs	r3, #1
 800371a:	b29a      	uxth	r2, r3
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	851a      	strh	r2, [r3, #40]	; 0x28
    while (hi2c->XferSize > 0U)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1ae      	bne.n	8003686 <HAL_I2C_Slave_Transmit+0x126>
      }
    }

    /* Wait until AF flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_AF, RESET, Timeout, tickstart) != HAL_OK)
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	9300      	str	r3, [sp, #0]
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	2200      	movs	r2, #0
 8003730:	f44f 3182 	mov.w	r1, #66560	; 0x10400
 8003734:	68f8      	ldr	r0, [r7, #12]
 8003736:	f001 fd8e 	bl	8005256 <I2C_WaitOnFlagUntilTimeout>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <HAL_I2C_Slave_Transmit+0x1e4>
    {
      return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e01b      	b.n	800377c <HAL_I2C_Slave_Transmit+0x21c>
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800374c:	615a      	str	r2, [r3, #20]

    /* Disable Address Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800375c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2220      	movs	r2, #32
 8003762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003776:	2300      	movs	r3, #0
 8003778:	e000      	b.n	800377c <HAL_I2C_Slave_Transmit+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800377a:	2302      	movs	r3, #2
  }
}
 800377c:	4618      	mov	r0, r3
 800377e:	3720      	adds	r7, #32
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	ffff0000 	.word	0xffff0000
 8003788:	00010002 	.word	0x00010002

0800378c <HAL_I2C_Slave_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b08a      	sub	sp, #40	; 0x28
 8003790:	af02      	add	r7, sp, #8
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	603b      	str	r3, [r7, #0]
 8003798:	4613      	mov	r3, r2
 800379a:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800379c:	f7fe f9dc 	bl	8001b58 <HAL_GetTick>
 80037a0:	61f8      	str	r0, [r7, #28]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b20      	cmp	r3, #32
 80037ac:	f040 80ee 	bne.w	800398c <HAL_I2C_Slave_Receive+0x200>
  {
    if ((pData == NULL) || (Size == (uint16_t)0))
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d002      	beq.n	80037bc <HAL_I2C_Slave_Receive+0x30>
 80037b6:	88fb      	ldrh	r3, [r7, #6]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d101      	bne.n	80037c0 <HAL_I2C_Slave_Receive+0x34>
    {
      return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e0e6      	b.n	800398e <HAL_I2C_Slave_Receive+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d101      	bne.n	80037ce <HAL_I2C_Slave_Receive+0x42>
 80037ca:	2302      	movs	r3, #2
 80037cc:	e0df      	b.n	800398e <HAL_I2C_Slave_Receive+0x202>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d007      	beq.n	80037f4 <HAL_I2C_Slave_Receive+0x68>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f042 0201 	orr.w	r2, r2, #1
 80037f2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003802:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2222      	movs	r2, #34	; 0x22
 8003808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2220      	movs	r2, #32
 8003810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2200      	movs	r2, #0
 8003818:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	88fa      	ldrh	r2, [r7, #6]
 8003824:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800382a:	b29a      	uxth	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	4a59      	ldr	r2, [pc, #356]	; (8003998 <HAL_I2C_Slave_Receive+0x20c>)
 8003834:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003844:	601a      	str	r2, [r3, #0]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	9300      	str	r3, [sp, #0]
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	2200      	movs	r2, #0
 800384e:	4953      	ldr	r1, [pc, #332]	; (800399c <HAL_I2C_Slave_Receive+0x210>)
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f001 fd00 	bl	8005256 <I2C_WaitOnFlagUntilTimeout>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d001      	beq.n	8003860 <HAL_I2C_Slave_Receive+0xd4>
    {
      return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e096      	b.n	800398e <HAL_I2C_Slave_Receive+0x202>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003860:	2300      	movs	r3, #0
 8003862:	61bb      	str	r3, [r7, #24]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	61bb      	str	r3, [r7, #24]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	61bb      	str	r3, [r7, #24]
 8003874:	69bb      	ldr	r3, [r7, #24]

    while (hi2c->XferSize > 0U)
 8003876:	e04e      	b.n	8003916 <HAL_I2C_Slave_Receive+0x18a>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003878:	69fa      	ldr	r2, [r7, #28]
 800387a:	6839      	ldr	r1, [r7, #0]
 800387c:	68f8      	ldr	r0, [r7, #12]
 800387e:	f001 fdbf 	bl	8005400 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d009      	beq.n	800389c <HAL_I2C_Slave_Receive+0x110>
      {
        /* Disable Address Acknowledge */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003896:	601a      	str	r2, [r3, #0]

        return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e078      	b.n	800398e <HAL_I2C_Slave_Receive+0x202>
      }

      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	691a      	ldr	r2, [r3, #16]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a6:	b2d2      	uxtb	r2, r2
 80038a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ae:	1c5a      	adds	r2, r3, #1
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b8:	3b01      	subs	r3, #1
 80038ba:	b29a      	uxth	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c4:	b29b      	uxth	r3, r3
 80038c6:	3b01      	subs	r3, #1
 80038c8:	b29a      	uxth	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	f003 0304 	and.w	r3, r3, #4
 80038d8:	2b04      	cmp	r3, #4
 80038da:	d11c      	bne.n	8003916 <HAL_I2C_Slave_Receive+0x18a>
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d018      	beq.n	8003916 <HAL_I2C_Slave_Receive+0x18a>
      {
        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	691a      	ldr	r2, [r3, #16]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ee:	b2d2      	uxtb	r2, r2
 80038f0:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f6:	1c5a      	adds	r2, r3, #1
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003900:	3b01      	subs	r3, #1
 8003902:	b29a      	uxth	r2, r3
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800390c:	b29b      	uxth	r3, r3
 800390e:	3b01      	subs	r3, #1
 8003910:	b29a      	uxth	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1ac      	bne.n	8003878 <HAL_I2C_Slave_Receive+0xec>
      }
    }

    /* Wait until STOP flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800391e:	69fa      	ldr	r2, [r7, #28]
 8003920:	6839      	ldr	r1, [r7, #0]
 8003922:	68f8      	ldr	r0, [r7, #12]
 8003924:	f001 fd2f 	bl	8005386 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d009      	beq.n	8003942 <HAL_I2C_Slave_Receive+0x1b6>
    {
      /* Disable Address Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800393c:	601a      	str	r2, [r3, #0]

      return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e025      	b.n	800398e <HAL_I2C_Slave_Receive+0x202>
    }

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003942:	2300      	movs	r3, #0
 8003944:	617b      	str	r3, [r7, #20]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	695b      	ldr	r3, [r3, #20]
 800394c:	617b      	str	r3, [r7, #20]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f042 0201 	orr.w	r2, r2, #1
 800395c:	601a      	str	r2, [r3, #0]
 800395e:	697b      	ldr	r3, [r7, #20]

    /* Disable Address Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800396e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2220      	movs	r2, #32
 8003974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003988:	2300      	movs	r3, #0
 800398a:	e000      	b.n	800398e <HAL_I2C_Slave_Receive+0x202>
  }
  else
  {
    return HAL_BUSY;
 800398c:	2302      	movs	r3, #2
  }
}
 800398e:	4618      	mov	r0, r3
 8003990:	3720      	adds	r7, #32
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	ffff0000 	.word	0xffff0000
 800399c:	00010002 	.word	0x00010002

080039a0 <HAL_I2C_Slave_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b085      	sub	sp, #20
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	4613      	mov	r3, r2
 80039ac:	80fb      	strh	r3, [r7, #6]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	2b20      	cmp	r3, #32
 80039b8:	d158      	bne.n	8003a6c <HAL_I2C_Slave_Receive_IT+0xcc>
  {
    if ((pData == NULL) || (Size == 0U))
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d002      	beq.n	80039c6 <HAL_I2C_Slave_Receive_IT+0x26>
 80039c0:	88fb      	ldrh	r3, [r7, #6]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_I2C_Slave_Receive_IT+0x2a>
    {
      return  HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e051      	b.n	8003a6e <HAL_I2C_Slave_Receive_IT+0xce>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d101      	bne.n	80039d8 <HAL_I2C_Slave_Receive_IT+0x38>
 80039d4:	2302      	movs	r3, #2
 80039d6:	e04a      	b.n	8003a6e <HAL_I2C_Slave_Receive_IT+0xce>
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0301 	and.w	r3, r3, #1
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d007      	beq.n	80039fe <HAL_I2C_Slave_Receive_IT+0x5e>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f042 0201 	orr.w	r2, r2, #1
 80039fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a0c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2222      	movs	r2, #34	; 0x22
 8003a12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2220      	movs	r2, #32
 8003a1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2200      	movs	r2, #0
 8003a22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	68ba      	ldr	r2, [r7, #8]
 8003a28:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	88fa      	ldrh	r2, [r7, #6]
 8003a2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a34:	b29a      	uxth	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	4a0f      	ldr	r2, [pc, #60]	; (8003a7c <HAL_I2C_Slave_Receive_IT+0xdc>)
 8003a3e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a4e:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	685a      	ldr	r2, [r3, #4]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8003a66:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	e000      	b.n	8003a6e <HAL_I2C_Slave_Receive_IT+0xce>
  }
  else
  {
    return HAL_BUSY;
 8003a6c:	2302      	movs	r3, #2
  }
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3714      	adds	r7, #20
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	ffff0000 	.word	0xffff0000

08003a80 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b088      	sub	sp, #32
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a98:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003aa0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aa8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003aaa:	7bfb      	ldrb	r3, [r7, #15]
 8003aac:	2b10      	cmp	r3, #16
 8003aae:	d003      	beq.n	8003ab8 <HAL_I2C_EV_IRQHandler+0x38>
 8003ab0:	7bfb      	ldrb	r3, [r7, #15]
 8003ab2:	2b40      	cmp	r3, #64	; 0x40
 8003ab4:	f040 80b6 	bne.w	8003c24 <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10d      	bne.n	8003aee <HAL_I2C_EV_IRQHandler+0x6e>
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003ad8:	d003      	beq.n	8003ae2 <HAL_I2C_EV_IRQHandler+0x62>
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003ae0:	d101      	bne.n	8003ae6 <HAL_I2C_EV_IRQHandler+0x66>
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e000      	b.n	8003ae8 <HAL_I2C_EV_IRQHandler+0x68>
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	f000 8127 	beq.w	8003d3c <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	f003 0301 	and.w	r3, r3, #1
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00c      	beq.n	8003b12 <HAL_I2C_EV_IRQHandler+0x92>
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	0a5b      	lsrs	r3, r3, #9
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d006      	beq.n	8003b12 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f001 fd00 	bl	800550a <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 fd12 	bl	8004534 <I2C_Master_SB>
 8003b10:	e087      	b.n	8003c22 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	08db      	lsrs	r3, r3, #3
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d009      	beq.n	8003b32 <HAL_I2C_EV_IRQHandler+0xb2>
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	0a5b      	lsrs	r3, r3, #9
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d003      	beq.n	8003b32 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 fd88 	bl	8004640 <I2C_Master_ADD10>
 8003b30:	e077      	b.n	8003c22 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	085b      	lsrs	r3, r3, #1
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d009      	beq.n	8003b52 <HAL_I2C_EV_IRQHandler+0xd2>
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	0a5b      	lsrs	r3, r3, #9
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 fda2 	bl	8004694 <I2C_Master_ADDR>
 8003b50:	e067      	b.n	8003c22 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	089b      	lsrs	r3, r3, #2
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d030      	beq.n	8003bc0 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b6c:	f000 80e8 	beq.w	8003d40 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	09db      	lsrs	r3, r3, #7
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00f      	beq.n	8003b9c <HAL_I2C_EV_IRQHandler+0x11c>
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	0a9b      	lsrs	r3, r3, #10
 8003b80:	f003 0301 	and.w	r3, r3, #1
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d009      	beq.n	8003b9c <HAL_I2C_EV_IRQHandler+0x11c>
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	089b      	lsrs	r3, r3, #2
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d103      	bne.n	8003b9c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f000 f9de 	bl	8003f56 <I2C_MasterTransmit_TXE>
 8003b9a:	e042      	b.n	8003c22 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	089b      	lsrs	r3, r3, #2
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	f000 80cb 	beq.w	8003d40 <HAL_I2C_EV_IRQHandler+0x2c0>
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	0a5b      	lsrs	r3, r3, #9
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	f000 80c4 	beq.w	8003d40 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f000 fa68 	bl	800408e <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bbe:	e0bf      	b.n	8003d40 <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bce:	f000 80b7 	beq.w	8003d40 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	099b      	lsrs	r3, r3, #6
 8003bd6:	f003 0301 	and.w	r3, r3, #1
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00f      	beq.n	8003bfe <HAL_I2C_EV_IRQHandler+0x17e>
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	0a9b      	lsrs	r3, r3, #10
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d009      	beq.n	8003bfe <HAL_I2C_EV_IRQHandler+0x17e>
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	089b      	lsrs	r3, r3, #2
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d103      	bne.n	8003bfe <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 fb30 	bl	800425c <I2C_MasterReceive_RXNE>
 8003bfc:	e011      	b.n	8003c22 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	089b      	lsrs	r3, r3, #2
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	f000 809a 	beq.w	8003d40 <HAL_I2C_EV_IRQHandler+0x2c0>
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	0a5b      	lsrs	r3, r3, #9
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f000 8093 	beq.w	8003d40 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f000 fba0 	bl	8004360 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c20:	e08e      	b.n	8003d40 <HAL_I2C_EV_IRQHandler+0x2c0>
 8003c22:	e08d      	b.n	8003d40 <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d004      	beq.n	8003c36 <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	695b      	ldr	r3, [r3, #20]
 8003c32:	61fb      	str	r3, [r7, #28]
 8003c34:	e007      	b.n	8003c46 <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	699b      	ldr	r3, [r3, #24]
 8003c3c:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	695b      	ldr	r3, [r3, #20]
 8003c44:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	085b      	lsrs	r3, r3, #1
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d012      	beq.n	8003c78 <HAL_I2C_EV_IRQHandler+0x1f8>
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	0a5b      	lsrs	r3, r3, #9
 8003c56:	f003 0301 	and.w	r3, r3, #1
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00c      	beq.n	8003c78 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d003      	beq.n	8003c6e <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003c6e:	69b9      	ldr	r1, [r7, #24]
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f000 ff5e 	bl	8004b32 <I2C_Slave_ADDR>
 8003c76:	e066      	b.n	8003d46 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	091b      	lsrs	r3, r3, #4
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d009      	beq.n	8003c98 <HAL_I2C_EV_IRQHandler+0x218>
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	0a5b      	lsrs	r3, r3, #9
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d003      	beq.n	8003c98 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f000 ff93 	bl	8004bbc <I2C_Slave_STOPF>
 8003c96:	e056      	b.n	8003d46 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003c98:	7bbb      	ldrb	r3, [r7, #14]
 8003c9a:	2b21      	cmp	r3, #33	; 0x21
 8003c9c:	d002      	beq.n	8003ca4 <HAL_I2C_EV_IRQHandler+0x224>
 8003c9e:	7bbb      	ldrb	r3, [r7, #14]
 8003ca0:	2b29      	cmp	r3, #41	; 0x29
 8003ca2:	d125      	bne.n	8003cf0 <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ca4:	69fb      	ldr	r3, [r7, #28]
 8003ca6:	09db      	lsrs	r3, r3, #7
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d00f      	beq.n	8003cd0 <HAL_I2C_EV_IRQHandler+0x250>
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	0a9b      	lsrs	r3, r3, #10
 8003cb4:	f003 0301 	and.w	r3, r3, #1
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d009      	beq.n	8003cd0 <HAL_I2C_EV_IRQHandler+0x250>
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	089b      	lsrs	r3, r3, #2
 8003cc0:	f003 0301 	and.w	r3, r3, #1
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d103      	bne.n	8003cd0 <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 fe74 	bl	80049b6 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003cce:	e039      	b.n	8003d44 <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	089b      	lsrs	r3, r3, #2
 8003cd4:	f003 0301 	and.w	r3, r3, #1
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d033      	beq.n	8003d44 <HAL_I2C_EV_IRQHandler+0x2c4>
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	0a5b      	lsrs	r3, r3, #9
 8003ce0:	f003 0301 	and.w	r3, r3, #1
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d02d      	beq.n	8003d44 <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f000 fea1 	bl	8004a30 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003cee:	e029      	b.n	8003d44 <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	099b      	lsrs	r3, r3, #6
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00f      	beq.n	8003d1c <HAL_I2C_EV_IRQHandler+0x29c>
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	0a9b      	lsrs	r3, r3, #10
 8003d00:	f003 0301 	and.w	r3, r3, #1
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d009      	beq.n	8003d1c <HAL_I2C_EV_IRQHandler+0x29c>
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	089b      	lsrs	r3, r3, #2
 8003d0c:	f003 0301 	and.w	r3, r3, #1
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d103      	bne.n	8003d1c <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 feac 	bl	8004a72 <I2C_SlaveReceive_RXNE>
 8003d1a:	e014      	b.n	8003d46 <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	089b      	lsrs	r3, r3, #2
 8003d20:	f003 0301 	and.w	r3, r3, #1
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d00e      	beq.n	8003d46 <HAL_I2C_EV_IRQHandler+0x2c6>
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	0a5b      	lsrs	r3, r3, #9
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d008      	beq.n	8003d46 <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f000 feda 	bl	8004aee <I2C_SlaveReceive_BTF>
 8003d3a:	e004      	b.n	8003d46 <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 8003d3c:	bf00      	nop
 8003d3e:	e002      	b.n	8003d46 <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d40:	bf00      	nop
 8003d42:	e000      	b.n	8003d46 <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d44:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003d46:	3720      	adds	r7, #32
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b08a      	sub	sp, #40	; 0x28
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003d64:	2300      	movs	r3, #0
 8003d66:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d6e:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003d70:	6a3b      	ldr	r3, [r7, #32]
 8003d72:	0a1b      	lsrs	r3, r3, #8
 8003d74:	f003 0301 	and.w	r3, r3, #1
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00e      	beq.n	8003d9a <HAL_I2C_ER_IRQHandler+0x4e>
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	0a1b      	lsrs	r3, r3, #8
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d008      	beq.n	8003d9a <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8a:	f043 0301 	orr.w	r3, r3, #1
 8003d8e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003d98:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003d9a:	6a3b      	ldr	r3, [r7, #32]
 8003d9c:	0a5b      	lsrs	r3, r3, #9
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00e      	beq.n	8003dc4 <HAL_I2C_ER_IRQHandler+0x78>
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	0a1b      	lsrs	r3, r3, #8
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d008      	beq.n	8003dc4 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db4:	f043 0302 	orr.w	r3, r3, #2
 8003db8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003dc2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003dc4:	6a3b      	ldr	r3, [r7, #32]
 8003dc6:	0a9b      	lsrs	r3, r3, #10
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d03f      	beq.n	8003e50 <HAL_I2C_ER_IRQHandler+0x104>
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	0a1b      	lsrs	r3, r3, #8
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d039      	beq.n	8003e50 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003ddc:	7efb      	ldrb	r3, [r7, #27]
 8003dde:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dee:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df4:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003df6:	7ebb      	ldrb	r3, [r7, #26]
 8003df8:	2b20      	cmp	r3, #32
 8003dfa:	d112      	bne.n	8003e22 <HAL_I2C_ER_IRQHandler+0xd6>
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d10f      	bne.n	8003e22 <HAL_I2C_ER_IRQHandler+0xd6>
 8003e02:	7cfb      	ldrb	r3, [r7, #19]
 8003e04:	2b21      	cmp	r3, #33	; 0x21
 8003e06:	d008      	beq.n	8003e1a <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003e08:	7cfb      	ldrb	r3, [r7, #19]
 8003e0a:	2b29      	cmp	r3, #41	; 0x29
 8003e0c:	d005      	beq.n	8003e1a <HAL_I2C_ER_IRQHandler+0xce>
 8003e0e:	7cfb      	ldrb	r3, [r7, #19]
 8003e10:	2b28      	cmp	r3, #40	; 0x28
 8003e12:	d106      	bne.n	8003e22 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2b21      	cmp	r3, #33	; 0x21
 8003e18:	d103      	bne.n	8003e22 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 fffe 	bl	8004e1c <I2C_Slave_AF>
 8003e20:	e016      	b.n	8003e50 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e2a:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2e:	f043 0304 	orr.w	r3, r3, #4
 8003e32:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003e34:	7efb      	ldrb	r3, [r7, #27]
 8003e36:	2b10      	cmp	r3, #16
 8003e38:	d002      	beq.n	8003e40 <HAL_I2C_ER_IRQHandler+0xf4>
 8003e3a:	7efb      	ldrb	r3, [r7, #27]
 8003e3c:	2b40      	cmp	r3, #64	; 0x40
 8003e3e:	d107      	bne.n	8003e50 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e4e:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e50:	6a3b      	ldr	r3, [r7, #32]
 8003e52:	0adb      	lsrs	r3, r3, #11
 8003e54:	f003 0301 	and.w	r3, r3, #1
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00e      	beq.n	8003e7a <HAL_I2C_ER_IRQHandler+0x12e>
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	0a1b      	lsrs	r3, r3, #8
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d008      	beq.n	8003e7a <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6a:	f043 0308 	orr.w	r3, r3, #8
 8003e6e:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003e78:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d008      	beq.n	8003e92 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e86:	431a      	orrs	r2, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f001 f835 	bl	8004efc <I2C_ITError>
  }
}
 8003e92:	bf00      	nop
 8003e94:	3728      	adds	r7, #40	; 0x28
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e9a:	b480      	push	{r7}
 8003e9c:	b083      	sub	sp, #12
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003ea2:	bf00      	nop
 8003ea4:	370c      	adds	r7, #12
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr

08003eae <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003eae:	b480      	push	{r7}
 8003eb0:	b083      	sub	sp, #12
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003eb6:	bf00      	nop
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr

08003ec2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ec2:	b480      	push	{r7}
 8003ec4:	b083      	sub	sp, #12
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003eca:	bf00      	nop
 8003ecc:	370c      	adds	r7, #12
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr

08003ed6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	b083      	sub	sp, #12
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
 8003ede:	460b      	mov	r3, r1
 8003ee0:	70fb      	strb	r3, [r7, #3]
 8003ee2:	4613      	mov	r3, r2
 8003ee4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003ee6:	bf00      	nop
 8003ee8:	370c      	adds	r7, #12
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr

08003ef2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ef2:	b480      	push	{r7}
 8003ef4:	b083      	sub	sp, #12
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003efa:	bf00      	nop
 8003efc:	370c      	adds	r7, #12
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr

08003f06 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f06:	b480      	push	{r7}
 8003f08:	b083      	sub	sp, #12
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003f0e:	bf00      	nop
 8003f10:	370c      	adds	r7, #12
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr

08003f1a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f1a:	b480      	push	{r7}
 8003f1c:	b083      	sub	sp, #12
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003f22:	bf00      	nop
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003f2e:	b480      	push	{r7}
 8003f30:	b083      	sub	sp, #12
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003f36:	bf00      	nop
 8003f38:	370c      	adds	r7, #12
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr

08003f42 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f42:	b480      	push	{r7}
 8003f44:	b083      	sub	sp, #12
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003f4a:	bf00      	nop
 8003f4c:	370c      	adds	r7, #12
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr

08003f56 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b084      	sub	sp, #16
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f64:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f6c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f72:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d150      	bne.n	800401e <I2C_MasterTransmit_TXE+0xc8>
 8003f7c:	7bfb      	ldrb	r3, [r7, #15]
 8003f7e:	2b21      	cmp	r3, #33	; 0x21
 8003f80:	d14d      	bne.n	800401e <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	2b08      	cmp	r3, #8
 8003f86:	d01d      	beq.n	8003fc4 <I2C_MasterTransmit_TXE+0x6e>
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	2b20      	cmp	r3, #32
 8003f8c:	d01a      	beq.n	8003fc4 <I2C_MasterTransmit_TXE+0x6e>
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f94:	d016      	beq.n	8003fc4 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	685a      	ldr	r2, [r3, #4]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003fa4:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2211      	movs	r2, #17
 8003faa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f7ff ff6c 	bl	8003e9a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003fc2:	e060      	b.n	8004086 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	685a      	ldr	r2, [r3, #4]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003fd2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fe2:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2220      	movs	r2, #32
 8003fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b40      	cmp	r3, #64	; 0x40
 8003ffc:	d107      	bne.n	800400e <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f7ff ff7d 	bl	8003f06 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800400c:	e03b      	b.n	8004086 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f7ff ff3f 	bl	8003e9a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800401c:	e033      	b.n	8004086 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800401e:	7bfb      	ldrb	r3, [r7, #15]
 8004020:	2b21      	cmp	r3, #33	; 0x21
 8004022:	d005      	beq.n	8004030 <I2C_MasterTransmit_TXE+0xda>
 8004024:	7bbb      	ldrb	r3, [r7, #14]
 8004026:	2b40      	cmp	r3, #64	; 0x40
 8004028:	d12d      	bne.n	8004086 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800402a:	7bfb      	ldrb	r3, [r7, #15]
 800402c:	2b22      	cmp	r3, #34	; 0x22
 800402e:	d12a      	bne.n	8004086 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004034:	b29b      	uxth	r3, r3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d108      	bne.n	800404c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	685a      	ldr	r2, [r3, #4]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004048:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800404a:	e01c      	b.n	8004086 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004052:	b2db      	uxtb	r3, r3
 8004054:	2b40      	cmp	r3, #64	; 0x40
 8004056:	d103      	bne.n	8004060 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f000 f898 	bl	800418e <I2C_MemoryTransmit_TXE_BTF>
}
 800405e:	e012      	b.n	8004086 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004064:	781a      	ldrb	r2, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004070:	1c5a      	adds	r2, r3, #1
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800407a:	b29b      	uxth	r3, r3
 800407c:	3b01      	subs	r3, #1
 800407e:	b29a      	uxth	r2, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004084:	e7ff      	b.n	8004086 <I2C_MasterTransmit_TXE+0x130>
 8004086:	bf00      	nop
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}

0800408e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800408e:	b580      	push	{r7, lr}
 8004090:	b084      	sub	sp, #16
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409a:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	2b21      	cmp	r3, #33	; 0x21
 80040a6:	d165      	bne.n	8004174 <I2C_MasterTransmit_BTF+0xe6>
  {
    if (hi2c->XferCount != 0U)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d012      	beq.n	80040d8 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b6:	781a      	ldrb	r2, [r3, #0]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c2:	1c5a      	adds	r2, r3, #1
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	3b01      	subs	r3, #1
 80040d0:	b29a      	uxth	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80040d6:	e056      	b.n	8004186 <I2C_MasterTransmit_BTF+0xf8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2b08      	cmp	r3, #8
 80040dc:	d01d      	beq.n	800411a <I2C_MasterTransmit_BTF+0x8c>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2b20      	cmp	r3, #32
 80040e2:	d01a      	beq.n	800411a <I2C_MasterTransmit_BTF+0x8c>
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80040ea:	d016      	beq.n	800411a <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	685a      	ldr	r2, [r3, #4]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80040fa:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2211      	movs	r2, #17
 8004100:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2220      	movs	r2, #32
 800410e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7ff fec1 	bl	8003e9a <HAL_I2C_MasterTxCpltCallback>
}
 8004118:	e035      	b.n	8004186 <I2C_MasterTransmit_BTF+0xf8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	685a      	ldr	r2, [r3, #4]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004128:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004138:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2220      	movs	r2, #32
 8004144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b40      	cmp	r3, #64	; 0x40
 8004152:	d107      	bne.n	8004164 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f7ff fed2 	bl	8003f06 <HAL_I2C_MemTxCpltCallback>
}
 8004162:	e010      	b.n	8004186 <I2C_MasterTransmit_BTF+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f7ff fe94 	bl	8003e9a <HAL_I2C_MasterTxCpltCallback>
}
 8004172:	e008      	b.n	8004186 <I2C_MasterTransmit_BTF+0xf8>
  else if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800417a:	b2db      	uxtb	r3, r3
 800417c:	2b40      	cmp	r3, #64	; 0x40
 800417e:	d102      	bne.n	8004186 <I2C_MasterTransmit_BTF+0xf8>
    I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 f804 	bl	800418e <I2C_MemoryTransmit_TXE_BTF>
}
 8004186:	bf00      	nop
 8004188:	3710      	adds	r7, #16
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}

0800418e <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800418e:	b480      	push	{r7}
 8004190:	b083      	sub	sp, #12
 8004192:	af00      	add	r7, sp, #0
 8004194:	6078      	str	r0, [r7, #4]
  if (hi2c->EventCount == 0U)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800419a:	2b00      	cmp	r3, #0
 800419c:	d11d      	bne.n	80041da <I2C_MemoryTransmit_TXE_BTF+0x4c>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d10b      	bne.n	80041be <I2C_MemoryTransmit_TXE_BTF+0x30>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041aa:	b2da      	uxtb	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041b6:	1c9a      	adds	r2, r3, #2
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80041bc:	e048      	b.n	8004250 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	121b      	asrs	r3, r3, #8
 80041c6:	b2da      	uxtb	r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041d2:	1c5a      	adds	r2, r3, #1
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80041d8:	e03a      	b.n	8004250 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 1U)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d10b      	bne.n	80041fa <I2C_MemoryTransmit_TXE_BTF+0x6c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041e6:	b2da      	uxtb	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041f2:	1c5a      	adds	r2, r3, #1
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80041f8:	e02a      	b.n	8004250 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 2U)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d126      	bne.n	8004250 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b22      	cmp	r3, #34	; 0x22
 800420c:	d108      	bne.n	8004220 <I2C_MemoryTransmit_TXE_BTF+0x92>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800421c:	601a      	str	r2, [r3, #0]
}
 800421e:	e017      	b.n	8004250 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004226:	b2db      	uxtb	r3, r3
 8004228:	2b21      	cmp	r3, #33	; 0x21
 800422a:	d111      	bne.n	8004250 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004230:	781a      	ldrb	r2, [r3, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423c:	1c5a      	adds	r2, r3, #1
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004246:	b29b      	uxth	r3, r3
 8004248:	3b01      	subs	r3, #1
 800424a:	b29a      	uxth	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b084      	sub	sp, #16
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b22      	cmp	r3, #34	; 0x22
 800426e:	d173      	bne.n	8004358 <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004274:	b29b      	uxth	r3, r3
 8004276:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2b03      	cmp	r3, #3
 800427c:	d920      	bls.n	80042c0 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	691a      	ldr	r2, [r3, #16]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004288:	b2d2      	uxtb	r2, r2
 800428a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800429a:	b29b      	uxth	r3, r3
 800429c:	3b01      	subs	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	2b03      	cmp	r3, #3
 80042ac:	d154      	bne.n	8004358 <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	685a      	ldr	r2, [r3, #4]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042bc:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80042be:	e04b      	b.n	8004358 <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d047      	beq.n	8004358 <I2C_MasterReceive_RXNE+0xfc>
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d002      	beq.n	80042d4 <I2C_MasterReceive_RXNE+0x78>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d141      	bne.n	8004358 <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042e2:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	685a      	ldr	r2, [r3, #4]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80042f2:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	691a      	ldr	r2, [r3, #16]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004306:	1c5a      	adds	r2, r3, #1
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004310:	b29b      	uxth	r3, r3
 8004312:	3b01      	subs	r3, #1
 8004314:	b29a      	uxth	r2, r3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2220      	movs	r2, #32
 800431e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004328:	b2db      	uxtb	r3, r3
 800432a:	2b40      	cmp	r3, #64	; 0x40
 800432c:	d10a      	bne.n	8004344 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f7ff fdec 	bl	8003f1a <HAL_I2C_MemRxCpltCallback>
}
 8004342:	e009      	b.n	8004358 <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2212      	movs	r2, #18
 8004350:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7ff fdab 	bl	8003eae <HAL_I2C_MasterRxCpltCallback>
}
 8004358:	bf00      	nop
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800436c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004372:	b29b      	uxth	r3, r3
 8004374:	2b04      	cmp	r3, #4
 8004376:	d11b      	bne.n	80043b0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	685a      	ldr	r2, [r3, #4]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004386:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	691a      	ldr	r2, [r3, #16]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004392:	b2d2      	uxtb	r2, r2
 8004394:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439a:	1c5a      	adds	r2, r3, #1
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	3b01      	subs	r3, #1
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80043ae:	e0bd      	b.n	800452c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	2b03      	cmp	r3, #3
 80043b8:	d129      	bne.n	800440e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043c8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2b04      	cmp	r3, #4
 80043ce:	d00a      	beq.n	80043e6 <I2C_MasterReceive_BTF+0x86>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d007      	beq.n	80043e6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043e4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	691a      	ldr	r2, [r3, #16]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f0:	b2d2      	uxtb	r2, r2
 80043f2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f8:	1c5a      	adds	r2, r3, #1
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004402:	b29b      	uxth	r3, r3
 8004404:	3b01      	subs	r3, #1
 8004406:	b29a      	uxth	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800440c:	e08e      	b.n	800452c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004412:	b29b      	uxth	r3, r3
 8004414:	2b02      	cmp	r3, #2
 8004416:	d176      	bne.n	8004506 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2b01      	cmp	r3, #1
 800441c:	d002      	beq.n	8004424 <I2C_MasterReceive_BTF+0xc4>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2b10      	cmp	r3, #16
 8004422:	d108      	bne.n	8004436 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004432:	601a      	str	r2, [r3, #0]
 8004434:	e019      	b.n	800446a <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2b04      	cmp	r3, #4
 800443a:	d002      	beq.n	8004442 <I2C_MasterReceive_BTF+0xe2>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2b02      	cmp	r3, #2
 8004440:	d108      	bne.n	8004454 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004450:	601a      	str	r2, [r3, #0]
 8004452:	e00a      	b.n	800446a <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2b10      	cmp	r3, #16
 8004458:	d007      	beq.n	800446a <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004468:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	691a      	ldr	r2, [r3, #16]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004474:	b2d2      	uxtb	r2, r2
 8004476:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447c:	1c5a      	adds	r2, r3, #1
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004486:	b29b      	uxth	r3, r3
 8004488:	3b01      	subs	r3, #1
 800448a:	b29a      	uxth	r2, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	691a      	ldr	r2, [r3, #16]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449a:	b2d2      	uxtb	r2, r2
 800449c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a2:	1c5a      	adds	r2, r3, #1
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	3b01      	subs	r3, #1
 80044b0:	b29a      	uxth	r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80044c4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2220      	movs	r2, #32
 80044ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	2b40      	cmp	r3, #64	; 0x40
 80044d8:	d10a      	bne.n	80044f0 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f7ff fd16 	bl	8003f1a <HAL_I2C_MemRxCpltCallback>
}
 80044ee:	e01d      	b.n	800452c <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2212      	movs	r2, #18
 80044fc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f7ff fcd5 	bl	8003eae <HAL_I2C_MasterRxCpltCallback>
}
 8004504:	e012      	b.n	800452c <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	691a      	ldr	r2, [r3, #16]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004510:	b2d2      	uxtb	r2, r2
 8004512:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004518:	1c5a      	adds	r2, r3, #1
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004522:	b29b      	uxth	r3, r3
 8004524:	3b01      	subs	r3, #1
 8004526:	b29a      	uxth	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800452c:	bf00      	nop
 800452e:	3710      	adds	r7, #16
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004542:	b2db      	uxtb	r3, r3
 8004544:	2b40      	cmp	r3, #64	; 0x40
 8004546:	d117      	bne.n	8004578 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800454c:	2b00      	cmp	r3, #0
 800454e:	d109      	bne.n	8004564 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004554:	b2db      	uxtb	r3, r3
 8004556:	461a      	mov	r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004560:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004562:	e067      	b.n	8004634 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004568:	b2db      	uxtb	r3, r3
 800456a:	f043 0301 	orr.w	r3, r3, #1
 800456e:	b2da      	uxtb	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	611a      	str	r2, [r3, #16]
}
 8004576:	e05d      	b.n	8004634 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004580:	d133      	bne.n	80045ea <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004588:	b2db      	uxtb	r3, r3
 800458a:	2b21      	cmp	r3, #33	; 0x21
 800458c:	d109      	bne.n	80045a2 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004592:	b2db      	uxtb	r3, r3
 8004594:	461a      	mov	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800459e:	611a      	str	r2, [r3, #16]
 80045a0:	e008      	b.n	80045b4 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	f043 0301 	orr.w	r3, r3, #1
 80045ac:	b2da      	uxtb	r2, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d004      	beq.n	80045c6 <I2C_Master_SB+0x92>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d108      	bne.n	80045d8 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d032      	beq.n	8004634 <I2C_Master_SB+0x100>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d02d      	beq.n	8004634 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	685a      	ldr	r2, [r3, #4]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045e6:	605a      	str	r2, [r3, #4]
}
 80045e8:	e024      	b.n	8004634 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10e      	bne.n	8004610 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	11db      	asrs	r3, r3, #7
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	f003 0306 	and.w	r3, r3, #6
 8004600:	b2db      	uxtb	r3, r3
 8004602:	f063 030f 	orn	r3, r3, #15
 8004606:	b2da      	uxtb	r2, r3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	611a      	str	r2, [r3, #16]
}
 800460e:	e011      	b.n	8004634 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004614:	2b01      	cmp	r3, #1
 8004616:	d10d      	bne.n	8004634 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800461c:	b29b      	uxth	r3, r3
 800461e:	11db      	asrs	r3, r3, #7
 8004620:	b2db      	uxtb	r3, r3
 8004622:	f003 0306 	and.w	r3, r3, #6
 8004626:	b2db      	uxtb	r3, r3
 8004628:	f063 030e 	orn	r3, r3, #14
 800462c:	b2da      	uxtb	r2, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	611a      	str	r2, [r3, #16]
}
 8004634:	bf00      	nop
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004640:	b480      	push	{r7}
 8004642:	b083      	sub	sp, #12
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800464c:	b2da      	uxtb	r2, r3
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004658:	2b00      	cmp	r3, #0
 800465a:	d103      	bne.n	8004664 <I2C_Master_ADD10+0x24>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004660:	2b00      	cmp	r3, #0
 8004662:	d011      	beq.n	8004688 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800466a:	2b00      	cmp	r3, #0
 800466c:	d104      	bne.n	8004678 <I2C_Master_ADD10+0x38>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004672:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004674:	2b00      	cmp	r3, #0
 8004676:	d007      	beq.n	8004688 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	685a      	ldr	r2, [r3, #4]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004686:	605a      	str	r2, [r3, #4]
    }
  }
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004694:	b480      	push	{r7}
 8004696:	b091      	sub	sp, #68	; 0x44
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046aa:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b0:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b22      	cmp	r3, #34	; 0x22
 80046bc:	f040 8169 	bne.w	8004992 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d10f      	bne.n	80046e8 <I2C_Master_ADDR+0x54>
 80046c8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80046cc:	2b40      	cmp	r3, #64	; 0x40
 80046ce:	d10b      	bne.n	80046e8 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046d0:	2300      	movs	r3, #0
 80046d2:	633b      	str	r3, [r7, #48]	; 0x30
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	633b      	str	r3, [r7, #48]	; 0x30
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	633b      	str	r3, [r7, #48]	; 0x30
 80046e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e6:	e160      	b.n	80049aa <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d11d      	bne.n	800472c <I2C_Master_ADDR+0x98>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	691b      	ldr	r3, [r3, #16]
 80046f4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80046f8:	d118      	bne.n	800472c <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046fa:	2300      	movs	r3, #0
 80046fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	695b      	ldr	r3, [r3, #20]
 8004704:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800470e:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800471e:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004724:	1c5a      	adds	r2, r3, #1
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	651a      	str	r2, [r3, #80]	; 0x50
 800472a:	e13e      	b.n	80049aa <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004730:	b29b      	uxth	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	d113      	bne.n	800475e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004736:	2300      	movs	r3, #0
 8004738:	62bb      	str	r3, [r7, #40]	; 0x28
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	695b      	ldr	r3, [r3, #20]
 8004740:	62bb      	str	r3, [r7, #40]	; 0x28
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	62bb      	str	r3, [r7, #40]	; 0x28
 800474a:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800475a:	601a      	str	r2, [r3, #0]
 800475c:	e115      	b.n	800498a <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004762:	b29b      	uxth	r3, r3
 8004764:	2b01      	cmp	r3, #1
 8004766:	f040 808a 	bne.w	800487e <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800476a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800476c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004770:	d137      	bne.n	80047e2 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004780:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800478c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004790:	d113      	bne.n	80047ba <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047a0:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047a2:	2300      	movs	r3, #0
 80047a4:	627b      	str	r3, [r7, #36]	; 0x24
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	695b      	ldr	r3, [r3, #20]
 80047ac:	627b      	str	r3, [r7, #36]	; 0x24
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	627b      	str	r3, [r7, #36]	; 0x24
 80047b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b8:	e0e7      	b.n	800498a <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ba:	2300      	movs	r3, #0
 80047bc:	623b      	str	r3, [r7, #32]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	695b      	ldr	r3, [r3, #20]
 80047c4:	623b      	str	r3, [r7, #32]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	699b      	ldr	r3, [r3, #24]
 80047cc:	623b      	str	r3, [r7, #32]
 80047ce:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	e0d3      	b.n	800498a <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80047e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	d02e      	beq.n	8004846 <I2C_Master_ADDR+0x1b2>
 80047e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ea:	2b20      	cmp	r3, #32
 80047ec:	d02b      	beq.n	8004846 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80047ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047f0:	2b12      	cmp	r3, #18
 80047f2:	d102      	bne.n	80047fa <I2C_Master_ADDR+0x166>
 80047f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d125      	bne.n	8004846 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80047fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047fc:	2b04      	cmp	r3, #4
 80047fe:	d00e      	beq.n	800481e <I2C_Master_ADDR+0x18a>
 8004800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004802:	2b02      	cmp	r3, #2
 8004804:	d00b      	beq.n	800481e <I2C_Master_ADDR+0x18a>
 8004806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004808:	2b10      	cmp	r3, #16
 800480a:	d008      	beq.n	800481e <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800481a:	601a      	str	r2, [r3, #0]
 800481c:	e007      	b.n	800482e <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800482c:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800482e:	2300      	movs	r3, #0
 8004830:	61fb      	str	r3, [r7, #28]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	695b      	ldr	r3, [r3, #20]
 8004838:	61fb      	str	r3, [r7, #28]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	61fb      	str	r3, [r7, #28]
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	e0a1      	b.n	800498a <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004854:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004856:	2300      	movs	r3, #0
 8004858:	61bb      	str	r3, [r7, #24]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	695b      	ldr	r3, [r3, #20]
 8004860:	61bb      	str	r3, [r7, #24]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	699b      	ldr	r3, [r3, #24]
 8004868:	61bb      	str	r3, [r7, #24]
 800486a:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800487a:	601a      	str	r2, [r3, #0]
 800487c:	e085      	b.n	800498a <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004882:	b29b      	uxth	r3, r3
 8004884:	2b02      	cmp	r3, #2
 8004886:	d14d      	bne.n	8004924 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800488a:	2b04      	cmp	r3, #4
 800488c:	d016      	beq.n	80048bc <I2C_Master_ADDR+0x228>
 800488e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004890:	2b02      	cmp	r3, #2
 8004892:	d013      	beq.n	80048bc <I2C_Master_ADDR+0x228>
 8004894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004896:	2b10      	cmp	r3, #16
 8004898:	d010      	beq.n	80048bc <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048a8:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	e007      	b.n	80048cc <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80048ca:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048da:	d117      	bne.n	800490c <I2C_Master_ADDR+0x278>
 80048dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048de:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80048e2:	d00b      	beq.n	80048fc <I2C_Master_ADDR+0x268>
 80048e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d008      	beq.n	80048fc <I2C_Master_ADDR+0x268>
 80048ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048ec:	2b08      	cmp	r3, #8
 80048ee:	d005      	beq.n	80048fc <I2C_Master_ADDR+0x268>
 80048f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048f2:	2b10      	cmp	r3, #16
 80048f4:	d002      	beq.n	80048fc <I2C_Master_ADDR+0x268>
 80048f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048f8:	2b20      	cmp	r3, #32
 80048fa:	d107      	bne.n	800490c <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800490a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800490c:	2300      	movs	r3, #0
 800490e:	617b      	str	r3, [r7, #20]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	617b      	str	r3, [r7, #20]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	617b      	str	r3, [r7, #20]
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	e032      	b.n	800498a <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004932:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800493e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004942:	d117      	bne.n	8004974 <I2C_Master_ADDR+0x2e0>
 8004944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004946:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800494a:	d00b      	beq.n	8004964 <I2C_Master_ADDR+0x2d0>
 800494c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800494e:	2b01      	cmp	r3, #1
 8004950:	d008      	beq.n	8004964 <I2C_Master_ADDR+0x2d0>
 8004952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004954:	2b08      	cmp	r3, #8
 8004956:	d005      	beq.n	8004964 <I2C_Master_ADDR+0x2d0>
 8004958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800495a:	2b10      	cmp	r3, #16
 800495c:	d002      	beq.n	8004964 <I2C_Master_ADDR+0x2d0>
 800495e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004960:	2b20      	cmp	r3, #32
 8004962:	d107      	bne.n	8004974 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	685a      	ldr	r2, [r3, #4]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004972:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004974:	2300      	movs	r3, #0
 8004976:	613b      	str	r3, [r7, #16]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	695b      	ldr	r3, [r3, #20]
 800497e:	613b      	str	r3, [r7, #16]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	613b      	str	r3, [r7, #16]
 8004988:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004990:	e00b      	b.n	80049aa <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004992:	2300      	movs	r3, #0
 8004994:	60fb      	str	r3, [r7, #12]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	60fb      	str	r3, [r7, #12]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	699b      	ldr	r3, [r3, #24]
 80049a4:	60fb      	str	r3, [r7, #12]
 80049a6:	68fb      	ldr	r3, [r7, #12]
}
 80049a8:	e7ff      	b.n	80049aa <I2C_Master_ADDR+0x316>
 80049aa:	bf00      	nop
 80049ac:	3744      	adds	r7, #68	; 0x44
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr

080049b6 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80049b6:	b580      	push	{r7, lr}
 80049b8:	b084      	sub	sp, #16
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049c4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d02b      	beq.n	8004a28 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d4:	781a      	ldrb	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e0:	1c5a      	adds	r2, r3, #1
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	3b01      	subs	r3, #1
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d114      	bne.n	8004a28 <I2C_SlaveTransmit_TXE+0x72>
 80049fe:	7bfb      	ldrb	r3, [r7, #15]
 8004a00:	2b29      	cmp	r3, #41	; 0x29
 8004a02:	d111      	bne.n	8004a28 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	685a      	ldr	r2, [r3, #4]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a12:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2221      	movs	r2, #33	; 0x21
 8004a18:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2228      	movs	r2, #40	; 0x28
 8004a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f7ff fa4d 	bl	8003ec2 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004a28:	bf00      	nop
 8004a2a:	3710      	adds	r7, #16
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d011      	beq.n	8004a66 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a46:	781a      	ldrb	r2, [r3, #0]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a52:	1c5a      	adds	r2, r3, #1
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	b29a      	uxth	r2, r3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004a66:	bf00      	nop
 8004a68:	370c      	adds	r7, #12
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr

08004a72 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004a72:	b580      	push	{r7, lr}
 8004a74:	b084      	sub	sp, #16
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a80:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d02c      	beq.n	8004ae6 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	691a      	ldr	r2, [r3, #16]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a96:	b2d2      	uxtb	r2, r2
 8004a98:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9e:	1c5a      	adds	r2, r3, #1
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	3b01      	subs	r3, #1
 8004aac:	b29a      	uxth	r2, r3
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d114      	bne.n	8004ae6 <I2C_SlaveReceive_RXNE+0x74>
 8004abc:	7bfb      	ldrb	r3, [r7, #15]
 8004abe:	2b2a      	cmp	r3, #42	; 0x2a
 8004ac0:	d111      	bne.n	8004ae6 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	685a      	ldr	r2, [r3, #4]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ad0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2222      	movs	r2, #34	; 0x22
 8004ad6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2228      	movs	r2, #40	; 0x28
 8004adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f7fc f987 	bl	8000df4 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004ae6:	bf00      	nop
 8004ae8:	3710      	adds	r7, #16
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}

08004aee <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b083      	sub	sp, #12
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d012      	beq.n	8004b26 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	691a      	ldr	r2, [r3, #16]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0a:	b2d2      	uxtb	r2, r2
 8004b0c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b12:	1c5a      	adds	r2, r3, #1
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004b26:	bf00      	nop
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b084      	sub	sp, #16
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
 8004b3a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004b4c:	2b28      	cmp	r3, #40	; 0x28
 8004b4e:	d127      	bne.n	8004ba0 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b5e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	089b      	lsrs	r3, r3, #2
 8004b64:	f003 0301 	and.w	r3, r3, #1
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d101      	bne.n	8004b70 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	09db      	lsrs	r3, r3, #7
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d103      	bne.n	8004b84 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	81bb      	strh	r3, [r7, #12]
 8004b82:	e002      	b.n	8004b8a <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004b92:	89ba      	ldrh	r2, [r7, #12]
 8004b94:	7bfb      	ldrb	r3, [r7, #15]
 8004b96:	4619      	mov	r1, r3
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f7ff f99c 	bl	8003ed6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004b9e:	e008      	b.n	8004bb2 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f06f 0202 	mvn.w	r2, #2
 8004ba8:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004bb2:	bf00      	nop
 8004bb4:	3710      	adds	r7, #16
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
	...

08004bbc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bca:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	685a      	ldr	r2, [r3, #4]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004bda:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004bdc:	2300      	movs	r3, #0
 8004bde:	60bb      	str	r3, [r7, #8]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	60bb      	str	r3, [r7, #8]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f042 0201 	orr.w	r2, r2, #1
 8004bf6:	601a      	str	r2, [r3, #0]
 8004bf8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c08:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c18:	d172      	bne.n	8004d00 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004c1a:	7bfb      	ldrb	r3, [r7, #15]
 8004c1c:	2b22      	cmp	r3, #34	; 0x22
 8004c1e:	d002      	beq.n	8004c26 <I2C_Slave_STOPF+0x6a>
 8004c20:	7bfb      	ldrb	r3, [r7, #15]
 8004c22:	2b2a      	cmp	r3, #42	; 0x2a
 8004c24:	d135      	bne.n	8004c92 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	b29a      	uxth	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d005      	beq.n	8004c4a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c42:	f043 0204 	orr.w	r2, r3, #4
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	685a      	ldr	r2, [r3, #4]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c58:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7fe f88a 	bl	8002d78 <HAL_DMA_GetState>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d049      	beq.n	8004cfe <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c6e:	4a69      	ldr	r2, [pc, #420]	; (8004e14 <I2C_Slave_STOPF+0x258>)
 8004c70:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c76:	4618      	mov	r0, r3
 8004c78:	f7fd fed2 	bl	8002a20 <HAL_DMA_Abort_IT>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d03d      	beq.n	8004cfe <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c8c:	4610      	mov	r0, r2
 8004c8e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c90:	e035      	b.n	8004cfe <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	b29a      	uxth	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d005      	beq.n	8004cb6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cae:	f043 0204 	orr.w	r2, r3, #4
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	685a      	ldr	r2, [r3, #4]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cc4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7fe f854 	bl	8002d78 <HAL_DMA_GetState>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d014      	beq.n	8004d00 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cda:	4a4e      	ldr	r2, [pc, #312]	; (8004e14 <I2C_Slave_STOPF+0x258>)
 8004cdc:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7fd fe9c 	bl	8002a20 <HAL_DMA_Abort_IT>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d008      	beq.n	8004d00 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004cf8:	4610      	mov	r0, r2
 8004cfa:	4798      	blx	r3
 8004cfc:	e000      	b.n	8004d00 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004cfe:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d03e      	beq.n	8004d88 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	f003 0304 	and.w	r3, r3, #4
 8004d14:	2b04      	cmp	r3, #4
 8004d16:	d112      	bne.n	8004d3e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	691a      	ldr	r2, [r3, #16]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d22:	b2d2      	uxtb	r2, r2
 8004d24:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2a:	1c5a      	adds	r2, r3, #1
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	3b01      	subs	r3, #1
 8004d38:	b29a      	uxth	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	695b      	ldr	r3, [r3, #20]
 8004d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d48:	2b40      	cmp	r3, #64	; 0x40
 8004d4a:	d112      	bne.n	8004d72 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	691a      	ldr	r2, [r3, #16]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d56:	b2d2      	uxtb	r2, r2
 8004d58:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5e:	1c5a      	adds	r2, r3, #1
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	b29a      	uxth	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d005      	beq.n	8004d88 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d80:	f043 0204 	orr.w	r2, r3, #4
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d003      	beq.n	8004d98 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f000 f8b3 	bl	8004efc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004d96:	e039      	b.n	8004e0c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004d98:	7bfb      	ldrb	r3, [r7, #15]
 8004d9a:	2b2a      	cmp	r3, #42	; 0x2a
 8004d9c:	d109      	bne.n	8004db2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2228      	movs	r2, #40	; 0x28
 8004da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f7fc f821 	bl	8000df4 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	2b28      	cmp	r3, #40	; 0x28
 8004dbc:	d111      	bne.n	8004de2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a15      	ldr	r2, [pc, #84]	; (8004e18 <I2C_Slave_STOPF+0x25c>)
 8004dc2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2220      	movs	r2, #32
 8004dce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f7ff f889 	bl	8003ef2 <HAL_I2C_ListenCpltCallback>
}
 8004de0:	e014      	b.n	8004e0c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de6:	2b22      	cmp	r3, #34	; 0x22
 8004de8:	d002      	beq.n	8004df0 <I2C_Slave_STOPF+0x234>
 8004dea:	7bfb      	ldrb	r3, [r7, #15]
 8004dec:	2b22      	cmp	r3, #34	; 0x22
 8004dee:	d10d      	bne.n	8004e0c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2220      	movs	r2, #32
 8004dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f7fb fff4 	bl	8000df4 <HAL_I2C_SlaveRxCpltCallback>
}
 8004e0c:	bf00      	nop
 8004e0e:	3710      	adds	r7, #16
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	08005159 	.word	0x08005159
 8004e18:	ffff0000 	.word	0xffff0000

08004e1c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e30:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	2b08      	cmp	r3, #8
 8004e36:	d002      	beq.n	8004e3e <I2C_Slave_AF+0x22>
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	2b20      	cmp	r3, #32
 8004e3c:	d129      	bne.n	8004e92 <I2C_Slave_AF+0x76>
 8004e3e:	7bfb      	ldrb	r3, [r7, #15]
 8004e40:	2b28      	cmp	r3, #40	; 0x28
 8004e42:	d126      	bne.n	8004e92 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a2c      	ldr	r2, [pc, #176]	; (8004ef8 <I2C_Slave_AF+0xdc>)
 8004e48:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e58:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e62:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e72:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f7ff f831 	bl	8003ef2 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004e90:	e02e      	b.n	8004ef0 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004e92:	7bfb      	ldrb	r3, [r7, #15]
 8004e94:	2b21      	cmp	r3, #33	; 0x21
 8004e96:	d126      	bne.n	8004ee6 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a17      	ldr	r2, [pc, #92]	; (8004ef8 <I2C_Slave_AF+0xdc>)
 8004e9c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2221      	movs	r2, #33	; 0x21
 8004ea2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2220      	movs	r2, #32
 8004ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	685a      	ldr	r2, [r3, #4]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004ec2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ecc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004edc:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f7fe ffef 	bl	8003ec2 <HAL_I2C_SlaveTxCpltCallback>
}
 8004ee4:	e004      	b.n	8004ef0 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004eee:	615a      	str	r2, [r3, #20]
}
 8004ef0:	bf00      	nop
 8004ef2:	3710      	adds	r7, #16
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	ffff0000 	.word	0xffff0000

08004efc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentError;

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b10      	cmp	r3, #16
 8004f16:	d10a      	bne.n	8004f2e <I2C_ITError+0x32>
 8004f18:	7bfb      	ldrb	r3, [r7, #15]
 8004f1a:	2b22      	cmp	r3, #34	; 0x22
 8004f1c:	d107      	bne.n	8004f2e <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f2c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004f2e:	7bfb      	ldrb	r3, [r7, #15]
 8004f30:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004f34:	2b28      	cmp	r3, #40	; 0x28
 8004f36:	d107      	bne.n	8004f48 <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2228      	movs	r2, #40	; 0x28
 8004f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004f46:	e015      	b.n	8004f74 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f56:	d006      	beq.n	8004f66 <I2C_ITError+0x6a>
 8004f58:	7bfb      	ldrb	r3, [r7, #15]
 8004f5a:	2b60      	cmp	r3, #96	; 0x60
 8004f5c:	d003      	beq.n	8004f66 <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2220      	movs	r2, #32
 8004f62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f82:	d162      	bne.n	800504a <I2C_ITError+0x14e>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	685a      	ldr	r2, [r3, #4]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f92:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d020      	beq.n	8004fe4 <I2C_ITError+0xe8>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fa6:	4a6a      	ldr	r2, [pc, #424]	; (8005150 <I2C_ITError+0x254>)
 8004fa8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f7fd fd36 	bl	8002a20 <HAL_DMA_Abort_IT>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	f000 8089 	beq.w	80050ce <I2C_ITError+0x1d2>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0201 	bic.w	r2, r2, #1
 8004fca:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2220      	movs	r2, #32
 8004fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004fde:	4610      	mov	r0, r2
 8004fe0:	4798      	blx	r3
 8004fe2:	e074      	b.n	80050ce <I2C_ITError+0x1d2>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe8:	4a59      	ldr	r2, [pc, #356]	; (8005150 <I2C_ITError+0x254>)
 8004fea:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f7fd fd15 	bl	8002a20 <HAL_DMA_Abort_IT>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d068      	beq.n	80050ce <I2C_ITError+0x1d2>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005006:	2b40      	cmp	r3, #64	; 0x40
 8005008:	d10b      	bne.n	8005022 <I2C_ITError+0x126>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	691a      	ldr	r2, [r3, #16]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005014:	b2d2      	uxtb	r2, r2
 8005016:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501c:	1c5a      	adds	r2, r3, #1
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f022 0201 	bic.w	r2, r2, #1
 8005030:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2220      	movs	r2, #32
 8005036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005044:	4610      	mov	r0, r2
 8005046:	4798      	blx	r3
 8005048:	e041      	b.n	80050ce <I2C_ITError+0x1d2>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005050:	b2db      	uxtb	r3, r3
 8005052:	2b60      	cmp	r3, #96	; 0x60
 8005054:	d125      	bne.n	80050a2 <I2C_ITError+0x1a6>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2220      	movs	r2, #32
 800505a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	695b      	ldr	r3, [r3, #20]
 800506a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800506e:	2b40      	cmp	r3, #64	; 0x40
 8005070:	d10b      	bne.n	800508a <I2C_ITError+0x18e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	691a      	ldr	r2, [r3, #16]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507c:	b2d2      	uxtb	r2, r2
 800507e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005084:	1c5a      	adds	r2, r3, #1
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f022 0201 	bic.w	r2, r2, #1
 8005098:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f7fe ff51 	bl	8003f42 <HAL_I2C_AbortCpltCallback>
 80050a0:	e015      	b.n	80050ce <I2C_ITError+0x1d2>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	695b      	ldr	r3, [r3, #20]
 80050a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ac:	2b40      	cmp	r3, #64	; 0x40
 80050ae:	d10b      	bne.n	80050c8 <I2C_ITError+0x1cc>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	691a      	ldr	r2, [r3, #16]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ba:	b2d2      	uxtb	r2, r2
 80050bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c2:	1c5a      	adds	r2, r3, #1
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f7fe ff30 	bl	8003f2e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	f003 0301 	and.w	r3, r3, #1
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d10e      	bne.n	80050fc <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d109      	bne.n	80050fc <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d104      	bne.n	80050fc <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d007      	beq.n	800510c <I2C_ITError+0x210>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	685a      	ldr	r2, [r3, #4]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800510a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005112:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005118:	f003 0304 	and.w	r3, r3, #4
 800511c:	2b04      	cmp	r3, #4
 800511e:	d113      	bne.n	8005148 <I2C_ITError+0x24c>
 8005120:	7bfb      	ldrb	r3, [r7, #15]
 8005122:	2b28      	cmp	r3, #40	; 0x28
 8005124:	d110      	bne.n	8005148 <I2C_ITError+0x24c>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a0a      	ldr	r2, [pc, #40]	; (8005154 <I2C_ITError+0x258>)
 800512a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2220      	movs	r2, #32
 8005136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f7fe fed5 	bl	8003ef2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005148:	bf00      	nop
 800514a:	3710      	adds	r7, #16
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}
 8005150:	08005159 	.word	0x08005159
 8005154:	ffff0000 	.word	0xffff0000

08005158 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005164:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800516c:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005172:	2b00      	cmp	r3, #0
 8005174:	d003      	beq.n	800517e <I2C_DMAAbort+0x26>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800517a:	2200      	movs	r2, #0
 800517c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005182:	2b00      	cmp	r3, #0
 8005184:	d003      	beq.n	800518e <I2C_DMAAbort+0x36>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800518a:	2200      	movs	r2, #0
 800518c:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800519c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d003      	beq.n	80051b4 <I2C_DMAAbort+0x5c>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051b0:	2200      	movs	r2, #0
 80051b2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d003      	beq.n	80051c4 <I2C_DMAAbort+0x6c>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c0:	2200      	movs	r2, #0
 80051c2:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f022 0201 	bic.w	r2, r2, #1
 80051d2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	2b60      	cmp	r3, #96	; 0x60
 80051de:	d10e      	bne.n	80051fe <I2C_DMAAbort+0xa6>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2220      	movs	r2, #32
 80051e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2200      	movs	r2, #0
 80051f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80051f6:	68f8      	ldr	r0, [r7, #12]
 80051f8:	f7fe fea3 	bl	8003f42 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80051fc:	e027      	b.n	800524e <I2C_DMAAbort+0xf6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80051fe:	7afb      	ldrb	r3, [r7, #11]
 8005200:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005204:	2b28      	cmp	r3, #40	; 0x28
 8005206:	d117      	bne.n	8005238 <I2C_DMAAbort+0xe0>
      __HAL_I2C_ENABLE(hi2c);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f042 0201 	orr.w	r2, r2, #1
 8005216:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005226:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2200      	movs	r2, #0
 800522c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2228      	movs	r2, #40	; 0x28
 8005232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005236:	e007      	b.n	8005248 <I2C_DMAAbort+0xf0>
      hi2c->State = HAL_I2C_STATE_READY;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2220      	movs	r2, #32
 800523c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f7fe fe70 	bl	8003f2e <HAL_I2C_ErrorCallback>
}
 800524e:	bf00      	nop
 8005250:	3710      	adds	r7, #16
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}

08005256 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005256:	b580      	push	{r7, lr}
 8005258:	b084      	sub	sp, #16
 800525a:	af00      	add	r7, sp, #0
 800525c:	60f8      	str	r0, [r7, #12]
 800525e:	60b9      	str	r1, [r7, #8]
 8005260:	603b      	str	r3, [r7, #0]
 8005262:	4613      	mov	r3, r2
 8005264:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005266:	e025      	b.n	80052b4 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800526e:	d021      	beq.n	80052b4 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005270:	f7fc fc72 	bl	8001b58 <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	429a      	cmp	r2, r3
 800527e:	d302      	bcc.n	8005286 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d116      	bne.n	80052b4 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2200      	movs	r2, #0
 800528a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2220      	movs	r2, #32
 8005290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2200      	movs	r2, #0
 8005298:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a0:	f043 0220 	orr.w	r2, r3, #32
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e023      	b.n	80052fc <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	0c1b      	lsrs	r3, r3, #16
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d10d      	bne.n	80052da <I2C_WaitOnFlagUntilTimeout+0x84>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	695b      	ldr	r3, [r3, #20]
 80052c4:	43da      	mvns	r2, r3
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	4013      	ands	r3, r2
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	bf0c      	ite	eq
 80052d0:	2301      	moveq	r3, #1
 80052d2:	2300      	movne	r3, #0
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	461a      	mov	r2, r3
 80052d8:	e00c      	b.n	80052f4 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	43da      	mvns	r2, r3
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	4013      	ands	r3, r2
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	bf0c      	ite	eq
 80052ec:	2301      	moveq	r3, #1
 80052ee:	2300      	movne	r3, #0
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	461a      	mov	r2, r3
 80052f4:	79fb      	ldrb	r3, [r7, #7]
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d0b6      	beq.n	8005268 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3710      	adds	r7, #16
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}

08005304 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005310:	e02d      	b.n	800536e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005312:	68f8      	ldr	r0, [r7, #12]
 8005314:	f000 f8ca 	bl	80054ac <I2C_IsAcknowledgeFailed>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d001      	beq.n	8005322 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e02d      	b.n	800537e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005328:	d021      	beq.n	800536e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800532a:	f7fc fc15 	bl	8001b58 <HAL_GetTick>
 800532e:	4602      	mov	r2, r0
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	1ad3      	subs	r3, r2, r3
 8005334:	68ba      	ldr	r2, [r7, #8]
 8005336:	429a      	cmp	r2, r3
 8005338:	d302      	bcc.n	8005340 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d116      	bne.n	800536e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2200      	movs	r2, #0
 8005344:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2220      	movs	r2, #32
 800534a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535a:	f043 0220 	orr.w	r2, r3, #32
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2200      	movs	r2, #0
 8005366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e007      	b.n	800537e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	695b      	ldr	r3, [r3, #20]
 8005374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005378:	2b80      	cmp	r3, #128	; 0x80
 800537a:	d1ca      	bne.n	8005312 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800537c:	2300      	movs	r3, #0
}
 800537e:	4618      	mov	r0, r3
 8005380:	3710      	adds	r7, #16
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}

08005386 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005386:	b580      	push	{r7, lr}
 8005388:	b084      	sub	sp, #16
 800538a:	af00      	add	r7, sp, #0
 800538c:	60f8      	str	r0, [r7, #12]
 800538e:	60b9      	str	r1, [r7, #8]
 8005390:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005392:	e029      	b.n	80053e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f000 f889 	bl	80054ac <I2C_IsAcknowledgeFailed>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d001      	beq.n	80053a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e029      	b.n	80053f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053a4:	f7fc fbd8 	bl	8001b58 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	68ba      	ldr	r2, [r7, #8]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d302      	bcc.n	80053ba <I2C_WaitOnSTOPFlagUntilTimeout+0x34>
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d116      	bne.n	80053e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x62>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2220      	movs	r2, #32
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d4:	f043 0220 	orr.w	r2, r3, #32
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e007      	b.n	80053f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x72>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	695b      	ldr	r3, [r3, #20]
 80053ee:	f003 0310 	and.w	r3, r3, #16
 80053f2:	2b10      	cmp	r3, #16
 80053f4:	d1ce      	bne.n	8005394 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80053f6:	2300      	movs	r3, #0
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3710      	adds	r7, #16
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}

08005400 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800540c:	e042      	b.n	8005494 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	695b      	ldr	r3, [r3, #20]
 8005414:	f003 0310 	and.w	r3, r3, #16
 8005418:	2b10      	cmp	r3, #16
 800541a:	d119      	bne.n	8005450 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f06f 0210 	mvn.w	r2, #16
 8005424:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2220      	movs	r2, #32
 8005430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e029      	b.n	80054a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005450:	f7fc fb82 	bl	8001b58 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	68ba      	ldr	r2, [r7, #8]
 800545c:	429a      	cmp	r2, r3
 800545e:	d302      	bcc.n	8005466 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d116      	bne.n	8005494 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2200      	movs	r2, #0
 800546a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2220      	movs	r2, #32
 8005470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005480:	f043 0220 	orr.w	r2, r3, #32
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e007      	b.n	80054a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	695b      	ldr	r3, [r3, #20]
 800549a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800549e:	2b40      	cmp	r3, #64	; 0x40
 80054a0:	d1b5      	bne.n	800540e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	695b      	ldr	r3, [r3, #20]
 80054ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054c2:	d11b      	bne.n	80054fc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80054cc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2220      	movs	r2, #32
 80054d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e8:	f043 0204 	orr.w	r2, r3, #4
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e000      	b.n	80054fe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	370c      	adds	r7, #12
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr

0800550a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800550a:	b480      	push	{r7}
 800550c:	b083      	sub	sp, #12
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005516:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800551a:	d103      	bne.n	8005524 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005522:	e007      	b.n	8005534 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005528:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800552c:	d102      	bne.n	8005534 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2208      	movs	r2, #8
 8005532:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005534:	bf00      	nop
 8005536:	370c      	adds	r7, #12
 8005538:	46bd      	mov	sp, r7
 800553a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553e:	4770      	bx	lr

08005540 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b082      	sub	sp, #8
 8005544:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005546:	2300      	movs	r3, #0
 8005548:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800554a:	2300      	movs	r3, #0
 800554c:	603b      	str	r3, [r7, #0]
 800554e:	4b20      	ldr	r3, [pc, #128]	; (80055d0 <HAL_PWREx_EnableOverDrive+0x90>)
 8005550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005552:	4a1f      	ldr	r2, [pc, #124]	; (80055d0 <HAL_PWREx_EnableOverDrive+0x90>)
 8005554:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005558:	6413      	str	r3, [r2, #64]	; 0x40
 800555a:	4b1d      	ldr	r3, [pc, #116]	; (80055d0 <HAL_PWREx_EnableOverDrive+0x90>)
 800555c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005562:	603b      	str	r3, [r7, #0]
 8005564:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005566:	4b1b      	ldr	r3, [pc, #108]	; (80055d4 <HAL_PWREx_EnableOverDrive+0x94>)
 8005568:	2201      	movs	r2, #1
 800556a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800556c:	f7fc faf4 	bl	8001b58 <HAL_GetTick>
 8005570:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005572:	e009      	b.n	8005588 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005574:	f7fc faf0 	bl	8001b58 <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005582:	d901      	bls.n	8005588 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e01f      	b.n	80055c8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005588:	4b13      	ldr	r3, [pc, #76]	; (80055d8 <HAL_PWREx_EnableOverDrive+0x98>)
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005594:	d1ee      	bne.n	8005574 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005596:	4b11      	ldr	r3, [pc, #68]	; (80055dc <HAL_PWREx_EnableOverDrive+0x9c>)
 8005598:	2201      	movs	r2, #1
 800559a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800559c:	f7fc fadc 	bl	8001b58 <HAL_GetTick>
 80055a0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80055a2:	e009      	b.n	80055b8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80055a4:	f7fc fad8 	bl	8001b58 <HAL_GetTick>
 80055a8:	4602      	mov	r2, r0
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055b2:	d901      	bls.n	80055b8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80055b4:	2303      	movs	r3, #3
 80055b6:	e007      	b.n	80055c8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80055b8:	4b07      	ldr	r3, [pc, #28]	; (80055d8 <HAL_PWREx_EnableOverDrive+0x98>)
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80055c4:	d1ee      	bne.n	80055a4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3708      	adds	r7, #8
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}
 80055d0:	40023800 	.word	0x40023800
 80055d4:	420e0040 	.word	0x420e0040
 80055d8:	40007000 	.word	0x40007000
 80055dc:	420e0044 	.word	0x420e0044

080055e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d101      	bne.n	80055f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e0cc      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80055f4:	4b68      	ldr	r3, [pc, #416]	; (8005798 <HAL_RCC_ClockConfig+0x1b8>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 030f 	and.w	r3, r3, #15
 80055fc:	683a      	ldr	r2, [r7, #0]
 80055fe:	429a      	cmp	r2, r3
 8005600:	d90c      	bls.n	800561c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005602:	4b65      	ldr	r3, [pc, #404]	; (8005798 <HAL_RCC_ClockConfig+0x1b8>)
 8005604:	683a      	ldr	r2, [r7, #0]
 8005606:	b2d2      	uxtb	r2, r2
 8005608:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800560a:	4b63      	ldr	r3, [pc, #396]	; (8005798 <HAL_RCC_ClockConfig+0x1b8>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 030f 	and.w	r3, r3, #15
 8005612:	683a      	ldr	r2, [r7, #0]
 8005614:	429a      	cmp	r2, r3
 8005616:	d001      	beq.n	800561c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	e0b8      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0302 	and.w	r3, r3, #2
 8005624:	2b00      	cmp	r3, #0
 8005626:	d020      	beq.n	800566a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0304 	and.w	r3, r3, #4
 8005630:	2b00      	cmp	r3, #0
 8005632:	d005      	beq.n	8005640 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005634:	4b59      	ldr	r3, [pc, #356]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	4a58      	ldr	r2, [pc, #352]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 800563a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800563e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0308 	and.w	r3, r3, #8
 8005648:	2b00      	cmp	r3, #0
 800564a:	d005      	beq.n	8005658 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800564c:	4b53      	ldr	r3, [pc, #332]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	4a52      	ldr	r2, [pc, #328]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005652:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005656:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005658:	4b50      	ldr	r3, [pc, #320]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	494d      	ldr	r1, [pc, #308]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005666:	4313      	orrs	r3, r2
 8005668:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 0301 	and.w	r3, r3, #1
 8005672:	2b00      	cmp	r3, #0
 8005674:	d044      	beq.n	8005700 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	2b01      	cmp	r3, #1
 800567c:	d107      	bne.n	800568e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800567e:	4b47      	ldr	r3, [pc, #284]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d119      	bne.n	80056be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e07f      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	2b02      	cmp	r3, #2
 8005694:	d003      	beq.n	800569e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800569a:	2b03      	cmp	r3, #3
 800569c:	d107      	bne.n	80056ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800569e:	4b3f      	ldr	r3, [pc, #252]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d109      	bne.n	80056be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	e06f      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056ae:	4b3b      	ldr	r3, [pc, #236]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0302 	and.w	r3, r3, #2
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d101      	bne.n	80056be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e067      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056be:	4b37      	ldr	r3, [pc, #220]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f023 0203 	bic.w	r2, r3, #3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	4934      	ldr	r1, [pc, #208]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 80056cc:	4313      	orrs	r3, r2
 80056ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056d0:	f7fc fa42 	bl	8001b58 <HAL_GetTick>
 80056d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056d6:	e00a      	b.n	80056ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056d8:	f7fc fa3e 	bl	8001b58 <HAL_GetTick>
 80056dc:	4602      	mov	r2, r0
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d901      	bls.n	80056ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e04f      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056ee:	4b2b      	ldr	r3, [pc, #172]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f003 020c 	and.w	r2, r3, #12
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d1eb      	bne.n	80056d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005700:	4b25      	ldr	r3, [pc, #148]	; (8005798 <HAL_RCC_ClockConfig+0x1b8>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 030f 	and.w	r3, r3, #15
 8005708:	683a      	ldr	r2, [r7, #0]
 800570a:	429a      	cmp	r2, r3
 800570c:	d20c      	bcs.n	8005728 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800570e:	4b22      	ldr	r3, [pc, #136]	; (8005798 <HAL_RCC_ClockConfig+0x1b8>)
 8005710:	683a      	ldr	r2, [r7, #0]
 8005712:	b2d2      	uxtb	r2, r2
 8005714:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005716:	4b20      	ldr	r3, [pc, #128]	; (8005798 <HAL_RCC_ClockConfig+0x1b8>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 030f 	and.w	r3, r3, #15
 800571e:	683a      	ldr	r2, [r7, #0]
 8005720:	429a      	cmp	r2, r3
 8005722:	d001      	beq.n	8005728 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	e032      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	2b00      	cmp	r3, #0
 8005732:	d008      	beq.n	8005746 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005734:	4b19      	ldr	r3, [pc, #100]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	4916      	ldr	r1, [pc, #88]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005742:	4313      	orrs	r3, r2
 8005744:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0308 	and.w	r3, r3, #8
 800574e:	2b00      	cmp	r3, #0
 8005750:	d009      	beq.n	8005766 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005752:	4b12      	ldr	r3, [pc, #72]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	00db      	lsls	r3, r3, #3
 8005760:	490e      	ldr	r1, [pc, #56]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005762:	4313      	orrs	r3, r2
 8005764:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005766:	f000 f887 	bl	8005878 <HAL_RCC_GetSysClockFreq>
 800576a:	4601      	mov	r1, r0
 800576c:	4b0b      	ldr	r3, [pc, #44]	; (800579c <HAL_RCC_ClockConfig+0x1bc>)
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	091b      	lsrs	r3, r3, #4
 8005772:	f003 030f 	and.w	r3, r3, #15
 8005776:	4a0a      	ldr	r2, [pc, #40]	; (80057a0 <HAL_RCC_ClockConfig+0x1c0>)
 8005778:	5cd3      	ldrb	r3, [r2, r3]
 800577a:	fa21 f303 	lsr.w	r3, r1, r3
 800577e:	4a09      	ldr	r2, [pc, #36]	; (80057a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005780:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005782:	4b09      	ldr	r3, [pc, #36]	; (80057a8 <HAL_RCC_ClockConfig+0x1c8>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4618      	mov	r0, r3
 8005788:	f7fb fd9e 	bl	80012c8 <HAL_InitTick>

  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3710      	adds	r7, #16
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	40023c00 	.word	0x40023c00
 800579c:	40023800 	.word	0x40023800
 80057a0:	0800aaa4 	.word	0x0800aaa4
 80057a4:	20000024 	.word	0x20000024
 80057a8:	20000030 	.word	0x20000030

080057ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057ac:	b480      	push	{r7}
 80057ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057b0:	4b03      	ldr	r3, [pc, #12]	; (80057c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80057b2:	681b      	ldr	r3, [r3, #0]
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	46bd      	mov	sp, r7
 80057b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057bc:	4770      	bx	lr
 80057be:	bf00      	nop
 80057c0:	20000024 	.word	0x20000024

080057c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80057c8:	f7ff fff0 	bl	80057ac <HAL_RCC_GetHCLKFreq>
 80057cc:	4601      	mov	r1, r0
 80057ce:	4b05      	ldr	r3, [pc, #20]	; (80057e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	0a9b      	lsrs	r3, r3, #10
 80057d4:	f003 0307 	and.w	r3, r3, #7
 80057d8:	4a03      	ldr	r2, [pc, #12]	; (80057e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80057da:	5cd3      	ldrb	r3, [r2, r3]
 80057dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	bd80      	pop	{r7, pc}
 80057e4:	40023800 	.word	0x40023800
 80057e8:	0800aab4 	.word	0x0800aab4

080057ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80057f0:	f7ff ffdc 	bl	80057ac <HAL_RCC_GetHCLKFreq>
 80057f4:	4601      	mov	r1, r0
 80057f6:	4b05      	ldr	r3, [pc, #20]	; (800580c <HAL_RCC_GetPCLK2Freq+0x20>)
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	0b5b      	lsrs	r3, r3, #13
 80057fc:	f003 0307 	and.w	r3, r3, #7
 8005800:	4a03      	ldr	r2, [pc, #12]	; (8005810 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005802:	5cd3      	ldrb	r3, [r2, r3]
 8005804:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005808:	4618      	mov	r0, r3
 800580a:	bd80      	pop	{r7, pc}
 800580c:	40023800 	.word	0x40023800
 8005810:	0800aab4 	.word	0x0800aab4

08005814 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	220f      	movs	r2, #15
 8005822:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005824:	4b12      	ldr	r3, [pc, #72]	; (8005870 <HAL_RCC_GetClockConfig+0x5c>)
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f003 0203 	and.w	r2, r3, #3
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005830:	4b0f      	ldr	r3, [pc, #60]	; (8005870 <HAL_RCC_GetClockConfig+0x5c>)
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800583c:	4b0c      	ldr	r3, [pc, #48]	; (8005870 <HAL_RCC_GetClockConfig+0x5c>)
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005848:	4b09      	ldr	r3, [pc, #36]	; (8005870 <HAL_RCC_GetClockConfig+0x5c>)
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	08db      	lsrs	r3, r3, #3
 800584e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005856:	4b07      	ldr	r3, [pc, #28]	; (8005874 <HAL_RCC_GetClockConfig+0x60>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 020f 	and.w	r2, r3, #15
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	601a      	str	r2, [r3, #0]
}
 8005862:	bf00      	nop
 8005864:	370c      	adds	r7, #12
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr
 800586e:	bf00      	nop
 8005870:	40023800 	.word	0x40023800
 8005874:	40023c00 	.word	0x40023c00

08005878 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800587a:	b087      	sub	sp, #28
 800587c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800587e:	2300      	movs	r3, #0
 8005880:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8005882:	2300      	movs	r3, #0
 8005884:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8005886:	2300      	movs	r3, #0
 8005888:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 800588a:	2300      	movs	r3, #0
 800588c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800588e:	2300      	movs	r3, #0
 8005890:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005892:	4b9f      	ldr	r3, [pc, #636]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x298>)
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f003 030c 	and.w	r3, r3, #12
 800589a:	2b0c      	cmp	r3, #12
 800589c:	f200 8130 	bhi.w	8005b00 <HAL_RCC_GetSysClockFreq+0x288>
 80058a0:	a201      	add	r2, pc, #4	; (adr r2, 80058a8 <HAL_RCC_GetSysClockFreq+0x30>)
 80058a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a6:	bf00      	nop
 80058a8:	080058dd 	.word	0x080058dd
 80058ac:	08005b01 	.word	0x08005b01
 80058b0:	08005b01 	.word	0x08005b01
 80058b4:	08005b01 	.word	0x08005b01
 80058b8:	080058e3 	.word	0x080058e3
 80058bc:	08005b01 	.word	0x08005b01
 80058c0:	08005b01 	.word	0x08005b01
 80058c4:	08005b01 	.word	0x08005b01
 80058c8:	080058e9 	.word	0x080058e9
 80058cc:	08005b01 	.word	0x08005b01
 80058d0:	08005b01 	.word	0x08005b01
 80058d4:	08005b01 	.word	0x08005b01
 80058d8:	080059f7 	.word	0x080059f7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058dc:	4b8d      	ldr	r3, [pc, #564]	; (8005b14 <HAL_RCC_GetSysClockFreq+0x29c>)
 80058de:	613b      	str	r3, [r7, #16]
       break;
 80058e0:	e111      	b.n	8005b06 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058e2:	4b8d      	ldr	r3, [pc, #564]	; (8005b18 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80058e4:	613b      	str	r3, [r7, #16]
      break;
 80058e6:	e10e      	b.n	8005b06 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058e8:	4b89      	ldr	r3, [pc, #548]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x298>)
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058f0:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058f2:	4b87      	ldr	r3, [pc, #540]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x298>)
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d023      	beq.n	8005946 <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058fe:	4b84      	ldr	r3, [pc, #528]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x298>)
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	099b      	lsrs	r3, r3, #6
 8005904:	f04f 0400 	mov.w	r4, #0
 8005908:	f240 11ff 	movw	r1, #511	; 0x1ff
 800590c:	f04f 0200 	mov.w	r2, #0
 8005910:	ea03 0501 	and.w	r5, r3, r1
 8005914:	ea04 0602 	and.w	r6, r4, r2
 8005918:	4a7f      	ldr	r2, [pc, #508]	; (8005b18 <HAL_RCC_GetSysClockFreq+0x2a0>)
 800591a:	fb02 f106 	mul.w	r1, r2, r6
 800591e:	2200      	movs	r2, #0
 8005920:	fb02 f205 	mul.w	r2, r2, r5
 8005924:	440a      	add	r2, r1
 8005926:	497c      	ldr	r1, [pc, #496]	; (8005b18 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8005928:	fba5 0101 	umull	r0, r1, r5, r1
 800592c:	1853      	adds	r3, r2, r1
 800592e:	4619      	mov	r1, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f04f 0400 	mov.w	r4, #0
 8005936:	461a      	mov	r2, r3
 8005938:	4623      	mov	r3, r4
 800593a:	f7fa fc69 	bl	8000210 <__aeabi_uldivmod>
 800593e:	4603      	mov	r3, r0
 8005940:	460c      	mov	r4, r1
 8005942:	617b      	str	r3, [r7, #20]
 8005944:	e049      	b.n	80059da <HAL_RCC_GetSysClockFreq+0x162>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005946:	4b72      	ldr	r3, [pc, #456]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x298>)
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	099b      	lsrs	r3, r3, #6
 800594c:	f04f 0400 	mov.w	r4, #0
 8005950:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005954:	f04f 0200 	mov.w	r2, #0
 8005958:	ea03 0501 	and.w	r5, r3, r1
 800595c:	ea04 0602 	and.w	r6, r4, r2
 8005960:	4629      	mov	r1, r5
 8005962:	4632      	mov	r2, r6
 8005964:	f04f 0300 	mov.w	r3, #0
 8005968:	f04f 0400 	mov.w	r4, #0
 800596c:	0154      	lsls	r4, r2, #5
 800596e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005972:	014b      	lsls	r3, r1, #5
 8005974:	4619      	mov	r1, r3
 8005976:	4622      	mov	r2, r4
 8005978:	1b49      	subs	r1, r1, r5
 800597a:	eb62 0206 	sbc.w	r2, r2, r6
 800597e:	f04f 0300 	mov.w	r3, #0
 8005982:	f04f 0400 	mov.w	r4, #0
 8005986:	0194      	lsls	r4, r2, #6
 8005988:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800598c:	018b      	lsls	r3, r1, #6
 800598e:	1a5b      	subs	r3, r3, r1
 8005990:	eb64 0402 	sbc.w	r4, r4, r2
 8005994:	f04f 0100 	mov.w	r1, #0
 8005998:	f04f 0200 	mov.w	r2, #0
 800599c:	00e2      	lsls	r2, r4, #3
 800599e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80059a2:	00d9      	lsls	r1, r3, #3
 80059a4:	460b      	mov	r3, r1
 80059a6:	4614      	mov	r4, r2
 80059a8:	195b      	adds	r3, r3, r5
 80059aa:	eb44 0406 	adc.w	r4, r4, r6
 80059ae:	f04f 0100 	mov.w	r1, #0
 80059b2:	f04f 0200 	mov.w	r2, #0
 80059b6:	02a2      	lsls	r2, r4, #10
 80059b8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80059bc:	0299      	lsls	r1, r3, #10
 80059be:	460b      	mov	r3, r1
 80059c0:	4614      	mov	r4, r2
 80059c2:	4618      	mov	r0, r3
 80059c4:	4621      	mov	r1, r4
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	f04f 0400 	mov.w	r4, #0
 80059cc:	461a      	mov	r2, r3
 80059ce:	4623      	mov	r3, r4
 80059d0:	f7fa fc1e 	bl	8000210 <__aeabi_uldivmod>
 80059d4:	4603      	mov	r3, r0
 80059d6:	460c      	mov	r4, r1
 80059d8:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80059da:	4b4d      	ldr	r3, [pc, #308]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x298>)
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	0c1b      	lsrs	r3, r3, #16
 80059e0:	f003 0303 	and.w	r3, r3, #3
 80059e4:	3301      	adds	r3, #1
 80059e6:	005b      	lsls	r3, r3, #1
 80059e8:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80059ea:	697a      	ldr	r2, [r7, #20]
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80059f2:	613b      	str	r3, [r7, #16]
      break;
 80059f4:	e087      	b.n	8005b06 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80059f6:	4b46      	ldr	r3, [pc, #280]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x298>)
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80059fe:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a00:	4b43      	ldr	r3, [pc, #268]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x298>)
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d023      	beq.n	8005a54 <HAL_RCC_GetSysClockFreq+0x1dc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a0c:	4b40      	ldr	r3, [pc, #256]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x298>)
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	099b      	lsrs	r3, r3, #6
 8005a12:	f04f 0400 	mov.w	r4, #0
 8005a16:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005a1a:	f04f 0200 	mov.w	r2, #0
 8005a1e:	ea03 0501 	and.w	r5, r3, r1
 8005a22:	ea04 0602 	and.w	r6, r4, r2
 8005a26:	4a3c      	ldr	r2, [pc, #240]	; (8005b18 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8005a28:	fb02 f106 	mul.w	r1, r2, r6
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	fb02 f205 	mul.w	r2, r2, r5
 8005a32:	440a      	add	r2, r1
 8005a34:	4938      	ldr	r1, [pc, #224]	; (8005b18 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8005a36:	fba5 0101 	umull	r0, r1, r5, r1
 8005a3a:	1853      	adds	r3, r2, r1
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	f04f 0400 	mov.w	r4, #0
 8005a44:	461a      	mov	r2, r3
 8005a46:	4623      	mov	r3, r4
 8005a48:	f7fa fbe2 	bl	8000210 <__aeabi_uldivmod>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	460c      	mov	r4, r1
 8005a50:	617b      	str	r3, [r7, #20]
 8005a52:	e049      	b.n	8005ae8 <HAL_RCC_GetSysClockFreq+0x270>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a54:	4b2e      	ldr	r3, [pc, #184]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x298>)
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	099b      	lsrs	r3, r3, #6
 8005a5a:	f04f 0400 	mov.w	r4, #0
 8005a5e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005a62:	f04f 0200 	mov.w	r2, #0
 8005a66:	ea03 0501 	and.w	r5, r3, r1
 8005a6a:	ea04 0602 	and.w	r6, r4, r2
 8005a6e:	4629      	mov	r1, r5
 8005a70:	4632      	mov	r2, r6
 8005a72:	f04f 0300 	mov.w	r3, #0
 8005a76:	f04f 0400 	mov.w	r4, #0
 8005a7a:	0154      	lsls	r4, r2, #5
 8005a7c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005a80:	014b      	lsls	r3, r1, #5
 8005a82:	4619      	mov	r1, r3
 8005a84:	4622      	mov	r2, r4
 8005a86:	1b49      	subs	r1, r1, r5
 8005a88:	eb62 0206 	sbc.w	r2, r2, r6
 8005a8c:	f04f 0300 	mov.w	r3, #0
 8005a90:	f04f 0400 	mov.w	r4, #0
 8005a94:	0194      	lsls	r4, r2, #6
 8005a96:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005a9a:	018b      	lsls	r3, r1, #6
 8005a9c:	1a5b      	subs	r3, r3, r1
 8005a9e:	eb64 0402 	sbc.w	r4, r4, r2
 8005aa2:	f04f 0100 	mov.w	r1, #0
 8005aa6:	f04f 0200 	mov.w	r2, #0
 8005aaa:	00e2      	lsls	r2, r4, #3
 8005aac:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005ab0:	00d9      	lsls	r1, r3, #3
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	4614      	mov	r4, r2
 8005ab6:	195b      	adds	r3, r3, r5
 8005ab8:	eb44 0406 	adc.w	r4, r4, r6
 8005abc:	f04f 0100 	mov.w	r1, #0
 8005ac0:	f04f 0200 	mov.w	r2, #0
 8005ac4:	02a2      	lsls	r2, r4, #10
 8005ac6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005aca:	0299      	lsls	r1, r3, #10
 8005acc:	460b      	mov	r3, r1
 8005ace:	4614      	mov	r4, r2
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	4621      	mov	r1, r4
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f04f 0400 	mov.w	r4, #0
 8005ada:	461a      	mov	r2, r3
 8005adc:	4623      	mov	r3, r4
 8005ade:	f7fa fb97 	bl	8000210 <__aeabi_uldivmod>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	460c      	mov	r4, r1
 8005ae6:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005ae8:	4b09      	ldr	r3, [pc, #36]	; (8005b10 <HAL_RCC_GetSysClockFreq+0x298>)
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	0f1b      	lsrs	r3, r3, #28
 8005aee:	f003 0307 	and.w	r3, r3, #7
 8005af2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8005af4:	697a      	ldr	r2, [r7, #20]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005afc:	613b      	str	r3, [r7, #16]
      break;
 8005afe:	e002      	b.n	8005b06 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b00:	4b04      	ldr	r3, [pc, #16]	; (8005b14 <HAL_RCC_GetSysClockFreq+0x29c>)
 8005b02:	613b      	str	r3, [r7, #16]
      break;
 8005b04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b06:	693b      	ldr	r3, [r7, #16]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	371c      	adds	r7, #28
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b10:	40023800 	.word	0x40023800
 8005b14:	00f42400 	.word	0x00f42400
 8005b18:	017d7840 	.word	0x017d7840

08005b1c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b086      	sub	sp, #24
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b24:	2300      	movs	r3, #0
 8005b26:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0301 	and.w	r3, r3, #1
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	f000 8083 	beq.w	8005c3c <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005b36:	4b95      	ldr	r3, [pc, #596]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	f003 030c 	and.w	r3, r3, #12
 8005b3e:	2b04      	cmp	r3, #4
 8005b40:	d019      	beq.n	8005b76 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005b42:	4b92      	ldr	r3, [pc, #584]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005b4a:	2b08      	cmp	r3, #8
 8005b4c:	d106      	bne.n	8005b5c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005b4e:	4b8f      	ldr	r3, [pc, #572]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b5a:	d00c      	beq.n	8005b76 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b5c:	4b8b      	ldr	r3, [pc, #556]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005b64:	2b0c      	cmp	r3, #12
 8005b66:	d112      	bne.n	8005b8e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b68:	4b88      	ldr	r3, [pc, #544]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b74:	d10b      	bne.n	8005b8e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b76:	4b85      	ldr	r3, [pc, #532]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d05b      	beq.n	8005c3a <HAL_RCC_OscConfig+0x11e>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d157      	bne.n	8005c3a <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e216      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b96:	d106      	bne.n	8005ba6 <HAL_RCC_OscConfig+0x8a>
 8005b98:	4b7c      	ldr	r3, [pc, #496]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a7b      	ldr	r2, [pc, #492]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005b9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ba2:	6013      	str	r3, [r2, #0]
 8005ba4:	e01d      	b.n	8005be2 <HAL_RCC_OscConfig+0xc6>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005bae:	d10c      	bne.n	8005bca <HAL_RCC_OscConfig+0xae>
 8005bb0:	4b76      	ldr	r3, [pc, #472]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a75      	ldr	r2, [pc, #468]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005bb6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005bba:	6013      	str	r3, [r2, #0]
 8005bbc:	4b73      	ldr	r3, [pc, #460]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a72      	ldr	r2, [pc, #456]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005bc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005bc6:	6013      	str	r3, [r2, #0]
 8005bc8:	e00b      	b.n	8005be2 <HAL_RCC_OscConfig+0xc6>
 8005bca:	4b70      	ldr	r3, [pc, #448]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a6f      	ldr	r2, [pc, #444]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005bd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bd4:	6013      	str	r3, [r2, #0]
 8005bd6:	4b6d      	ldr	r3, [pc, #436]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a6c      	ldr	r2, [pc, #432]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005bdc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005be0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d013      	beq.n	8005c12 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bea:	f7fb ffb5 	bl	8001b58 <HAL_GetTick>
 8005bee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bf0:	e008      	b.n	8005c04 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005bf2:	f7fb ffb1 	bl	8001b58 <HAL_GetTick>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	2b64      	cmp	r3, #100	; 0x64
 8005bfe:	d901      	bls.n	8005c04 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e1db      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c04:	4b61      	ldr	r3, [pc, #388]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d0f0      	beq.n	8005bf2 <HAL_RCC_OscConfig+0xd6>
 8005c10:	e014      	b.n	8005c3c <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c12:	f7fb ffa1 	bl	8001b58 <HAL_GetTick>
 8005c16:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c18:	e008      	b.n	8005c2c <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c1a:	f7fb ff9d 	bl	8001b58 <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	2b64      	cmp	r3, #100	; 0x64
 8005c26:	d901      	bls.n	8005c2c <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e1c7      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c2c:	4b57      	ldr	r3, [pc, #348]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1f0      	bne.n	8005c1a <HAL_RCC_OscConfig+0xfe>
 8005c38:	e000      	b.n	8005c3c <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c3a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f003 0302 	and.w	r3, r3, #2
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d06f      	beq.n	8005d28 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005c48:	4b50      	ldr	r3, [pc, #320]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	f003 030c 	and.w	r3, r3, #12
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d017      	beq.n	8005c84 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005c54:	4b4d      	ldr	r3, [pc, #308]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005c5c:	2b08      	cmp	r3, #8
 8005c5e:	d105      	bne.n	8005c6c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005c60:	4b4a      	ldr	r3, [pc, #296]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d00b      	beq.n	8005c84 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c6c:	4b47      	ldr	r3, [pc, #284]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005c74:	2b0c      	cmp	r3, #12
 8005c76:	d11c      	bne.n	8005cb2 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c78:	4b44      	ldr	r3, [pc, #272]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d116      	bne.n	8005cb2 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c84:	4b41      	ldr	r3, [pc, #260]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f003 0302 	and.w	r3, r3, #2
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d005      	beq.n	8005c9c <HAL_RCC_OscConfig+0x180>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d001      	beq.n	8005c9c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e18f      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c9c:	4b3b      	ldr	r3, [pc, #236]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	00db      	lsls	r3, r3, #3
 8005caa:	4938      	ldr	r1, [pc, #224]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005cac:	4313      	orrs	r3, r2
 8005cae:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cb0:	e03a      	b.n	8005d28 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d020      	beq.n	8005cfc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005cba:	4b35      	ldr	r3, [pc, #212]	; (8005d90 <HAL_RCC_OscConfig+0x274>)
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cc0:	f7fb ff4a 	bl	8001b58 <HAL_GetTick>
 8005cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005cc8:	f7fb ff46 	bl	8001b58 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e170      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cda:	4b2c      	ldr	r3, [pc, #176]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 0302 	and.w	r3, r3, #2
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d0f0      	beq.n	8005cc8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ce6:	4b29      	ldr	r3, [pc, #164]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	00db      	lsls	r3, r3, #3
 8005cf4:	4925      	ldr	r1, [pc, #148]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	600b      	str	r3, [r1, #0]
 8005cfa:	e015      	b.n	8005d28 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005cfc:	4b24      	ldr	r3, [pc, #144]	; (8005d90 <HAL_RCC_OscConfig+0x274>)
 8005cfe:	2200      	movs	r2, #0
 8005d00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d02:	f7fb ff29 	bl	8001b58 <HAL_GetTick>
 8005d06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d08:	e008      	b.n	8005d1c <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d0a:	f7fb ff25 	bl	8001b58 <HAL_GetTick>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	1ad3      	subs	r3, r2, r3
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d901      	bls.n	8005d1c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8005d18:	2303      	movs	r3, #3
 8005d1a:	e14f      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d1c:	4b1b      	ldr	r3, [pc, #108]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f003 0302 	and.w	r3, r3, #2
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d1f0      	bne.n	8005d0a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0308 	and.w	r3, r3, #8
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d037      	beq.n	8005da4 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	695b      	ldr	r3, [r3, #20]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d016      	beq.n	8005d6a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d3c:	4b15      	ldr	r3, [pc, #84]	; (8005d94 <HAL_RCC_OscConfig+0x278>)
 8005d3e:	2201      	movs	r2, #1
 8005d40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d42:	f7fb ff09 	bl	8001b58 <HAL_GetTick>
 8005d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d48:	e008      	b.n	8005d5c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005d4a:	f7fb ff05 	bl	8001b58 <HAL_GetTick>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	2b02      	cmp	r3, #2
 8005d56:	d901      	bls.n	8005d5c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e12f      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d5c:	4b0b      	ldr	r3, [pc, #44]	; (8005d8c <HAL_RCC_OscConfig+0x270>)
 8005d5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d60:	f003 0302 	and.w	r3, r3, #2
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d0f0      	beq.n	8005d4a <HAL_RCC_OscConfig+0x22e>
 8005d68:	e01c      	b.n	8005da4 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d6a:	4b0a      	ldr	r3, [pc, #40]	; (8005d94 <HAL_RCC_OscConfig+0x278>)
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d70:	f7fb fef2 	bl	8001b58 <HAL_GetTick>
 8005d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d76:	e00f      	b.n	8005d98 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005d78:	f7fb feee 	bl	8001b58 <HAL_GetTick>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	1ad3      	subs	r3, r2, r3
 8005d82:	2b02      	cmp	r3, #2
 8005d84:	d908      	bls.n	8005d98 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8005d86:	2303      	movs	r3, #3
 8005d88:	e118      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
 8005d8a:	bf00      	nop
 8005d8c:	40023800 	.word	0x40023800
 8005d90:	42470000 	.word	0x42470000
 8005d94:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d98:	4b8a      	ldr	r3, [pc, #552]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005d9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d9c:	f003 0302 	and.w	r3, r3, #2
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d1e9      	bne.n	8005d78 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0304 	and.w	r3, r3, #4
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f000 8097 	beq.w	8005ee0 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005db2:	2300      	movs	r3, #0
 8005db4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005db6:	4b83      	ldr	r3, [pc, #524]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d10f      	bne.n	8005de2 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	60fb      	str	r3, [r7, #12]
 8005dc6:	4b7f      	ldr	r3, [pc, #508]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dca:	4a7e      	ldr	r2, [pc, #504]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005dd0:	6413      	str	r3, [r2, #64]	; 0x40
 8005dd2:	4b7c      	ldr	r3, [pc, #496]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dda:	60fb      	str	r3, [r7, #12]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005dde:	2301      	movs	r3, #1
 8005de0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005de2:	4b79      	ldr	r3, [pc, #484]	; (8005fc8 <HAL_RCC_OscConfig+0x4ac>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d118      	bne.n	8005e20 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005dee:	4b76      	ldr	r3, [pc, #472]	; (8005fc8 <HAL_RCC_OscConfig+0x4ac>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a75      	ldr	r2, [pc, #468]	; (8005fc8 <HAL_RCC_OscConfig+0x4ac>)
 8005df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005df8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005dfa:	f7fb fead 	bl	8001b58 <HAL_GetTick>
 8005dfe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e00:	e008      	b.n	8005e14 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e02:	f7fb fea9 	bl	8001b58 <HAL_GetTick>
 8005e06:	4602      	mov	r2, r0
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	1ad3      	subs	r3, r2, r3
 8005e0c:	2b02      	cmp	r3, #2
 8005e0e:	d901      	bls.n	8005e14 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005e10:	2303      	movs	r3, #3
 8005e12:	e0d3      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e14:	4b6c      	ldr	r3, [pc, #432]	; (8005fc8 <HAL_RCC_OscConfig+0x4ac>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d0f0      	beq.n	8005e02 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d106      	bne.n	8005e36 <HAL_RCC_OscConfig+0x31a>
 8005e28:	4b66      	ldr	r3, [pc, #408]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005e2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e2c:	4a65      	ldr	r2, [pc, #404]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005e2e:	f043 0301 	orr.w	r3, r3, #1
 8005e32:	6713      	str	r3, [r2, #112]	; 0x70
 8005e34:	e01c      	b.n	8005e70 <HAL_RCC_OscConfig+0x354>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	2b05      	cmp	r3, #5
 8005e3c:	d10c      	bne.n	8005e58 <HAL_RCC_OscConfig+0x33c>
 8005e3e:	4b61      	ldr	r3, [pc, #388]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e42:	4a60      	ldr	r2, [pc, #384]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005e44:	f043 0304 	orr.w	r3, r3, #4
 8005e48:	6713      	str	r3, [r2, #112]	; 0x70
 8005e4a:	4b5e      	ldr	r3, [pc, #376]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e4e:	4a5d      	ldr	r2, [pc, #372]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005e50:	f043 0301 	orr.w	r3, r3, #1
 8005e54:	6713      	str	r3, [r2, #112]	; 0x70
 8005e56:	e00b      	b.n	8005e70 <HAL_RCC_OscConfig+0x354>
 8005e58:	4b5a      	ldr	r3, [pc, #360]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005e5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e5c:	4a59      	ldr	r2, [pc, #356]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005e5e:	f023 0301 	bic.w	r3, r3, #1
 8005e62:	6713      	str	r3, [r2, #112]	; 0x70
 8005e64:	4b57      	ldr	r3, [pc, #348]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e68:	4a56      	ldr	r2, [pc, #344]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005e6a:	f023 0304 	bic.w	r3, r3, #4
 8005e6e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d015      	beq.n	8005ea4 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e78:	f7fb fe6e 	bl	8001b58 <HAL_GetTick>
 8005e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e7e:	e00a      	b.n	8005e96 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e80:	f7fb fe6a 	bl	8001b58 <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d901      	bls.n	8005e96 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8005e92:	2303      	movs	r3, #3
 8005e94:	e092      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e96:	4b4b      	ldr	r3, [pc, #300]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e9a:	f003 0302 	and.w	r3, r3, #2
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d0ee      	beq.n	8005e80 <HAL_RCC_OscConfig+0x364>
 8005ea2:	e014      	b.n	8005ece <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ea4:	f7fb fe58 	bl	8001b58 <HAL_GetTick>
 8005ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005eaa:	e00a      	b.n	8005ec2 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005eac:	f7fb fe54 	bl	8001b58 <HAL_GetTick>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	1ad3      	subs	r3, r2, r3
 8005eb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d901      	bls.n	8005ec2 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e07c      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ec2:	4b40      	ldr	r3, [pc, #256]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ec6:	f003 0302 	and.w	r3, r3, #2
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d1ee      	bne.n	8005eac <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ece:	7dfb      	ldrb	r3, [r7, #23]
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	d105      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ed4:	4b3b      	ldr	r3, [pc, #236]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed8:	4a3a      	ldr	r2, [pc, #232]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005eda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ede:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d068      	beq.n	8005fba <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ee8:	4b36      	ldr	r3, [pc, #216]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f003 030c 	and.w	r3, r3, #12
 8005ef0:	2b08      	cmp	r3, #8
 8005ef2:	d060      	beq.n	8005fb6 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	699b      	ldr	r3, [r3, #24]
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d145      	bne.n	8005f88 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005efc:	4b33      	ldr	r3, [pc, #204]	; (8005fcc <HAL_RCC_OscConfig+0x4b0>)
 8005efe:	2200      	movs	r2, #0
 8005f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f02:	f7fb fe29 	bl	8001b58 <HAL_GetTick>
 8005f06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f08:	e008      	b.n	8005f1c <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f0a:	f7fb fe25 	bl	8001b58 <HAL_GetTick>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	1ad3      	subs	r3, r2, r3
 8005f14:	2b02      	cmp	r3, #2
 8005f16:	d901      	bls.n	8005f1c <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8005f18:	2303      	movs	r3, #3
 8005f1a:	e04f      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f1c:	4b29      	ldr	r3, [pc, #164]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d1f0      	bne.n	8005f0a <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	69da      	ldr	r2, [r3, #28]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a1b      	ldr	r3, [r3, #32]
 8005f30:	431a      	orrs	r2, r3
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f36:	019b      	lsls	r3, r3, #6
 8005f38:	431a      	orrs	r2, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f3e:	085b      	lsrs	r3, r3, #1
 8005f40:	3b01      	subs	r3, #1
 8005f42:	041b      	lsls	r3, r3, #16
 8005f44:	431a      	orrs	r2, r3
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f4a:	061b      	lsls	r3, r3, #24
 8005f4c:	431a      	orrs	r2, r3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f52:	071b      	lsls	r3, r3, #28
 8005f54:	491b      	ldr	r1, [pc, #108]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005f56:	4313      	orrs	r3, r2
 8005f58:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f5a:	4b1c      	ldr	r3, [pc, #112]	; (8005fcc <HAL_RCC_OscConfig+0x4b0>)
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f60:	f7fb fdfa 	bl	8001b58 <HAL_GetTick>
 8005f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f66:	e008      	b.n	8005f7a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f68:	f7fb fdf6 	bl	8001b58 <HAL_GetTick>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	2b02      	cmp	r3, #2
 8005f74:	d901      	bls.n	8005f7a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e020      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f7a:	4b12      	ldr	r3, [pc, #72]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d0f0      	beq.n	8005f68 <HAL_RCC_OscConfig+0x44c>
 8005f86:	e018      	b.n	8005fba <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f88:	4b10      	ldr	r3, [pc, #64]	; (8005fcc <HAL_RCC_OscConfig+0x4b0>)
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f8e:	f7fb fde3 	bl	8001b58 <HAL_GetTick>
 8005f92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f94:	e008      	b.n	8005fa8 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f96:	f7fb fddf 	bl	8001b58 <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	2b02      	cmp	r3, #2
 8005fa2:	d901      	bls.n	8005fa8 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	e009      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fa8:	4b06      	ldr	r3, [pc, #24]	; (8005fc4 <HAL_RCC_OscConfig+0x4a8>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d1f0      	bne.n	8005f96 <HAL_RCC_OscConfig+0x47a>
 8005fb4:	e001      	b.n	8005fba <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e000      	b.n	8005fbc <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3718      	adds	r7, #24
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	40023800 	.word	0x40023800
 8005fc8:	40007000 	.word	0x40007000
 8005fcc:	42470060 	.word	0x42470060

08005fd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b082      	sub	sp, #8
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d101      	bne.n	8005fe2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e056      	b.n	8006090 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d106      	bne.n	8006002 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f7fb f891 	bl	8001124 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2202      	movs	r2, #2
 8006006:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006018:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	685a      	ldr	r2, [r3, #4]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	431a      	orrs	r2, r3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	431a      	orrs	r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	691b      	ldr	r3, [r3, #16]
 800602e:	431a      	orrs	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	695b      	ldr	r3, [r3, #20]
 8006034:	431a      	orrs	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	699b      	ldr	r3, [r3, #24]
 800603a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800603e:	431a      	orrs	r2, r3
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	69db      	ldr	r3, [r3, #28]
 8006044:	431a      	orrs	r2, r3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	ea42 0103 	orr.w	r1, r2, r3
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	430a      	orrs	r2, r1
 8006058:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	699b      	ldr	r3, [r3, #24]
 800605e:	0c1b      	lsrs	r3, r3, #16
 8006060:	f003 0104 	and.w	r1, r3, #4
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	430a      	orrs	r2, r1
 800606e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	69da      	ldr	r2, [r3, #28]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800607e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2201      	movs	r2, #1
 800608a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800608e:	2300      	movs	r3, #0
}
 8006090:	4618      	mov	r0, r3
 8006092:	3708      	adds	r7, #8
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}

08006098 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b088      	sub	sp, #32
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	603b      	str	r3, [r7, #0]
 80060a4:	4613      	mov	r3, r2
 80060a6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060a8:	2300      	movs	r3, #0
 80060aa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d101      	bne.n	80060ba <HAL_SPI_Transmit+0x22>
 80060b6:	2302      	movs	r3, #2
 80060b8:	e11e      	b.n	80062f8 <HAL_SPI_Transmit+0x260>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060c2:	f7fb fd49 	bl	8001b58 <HAL_GetTick>
 80060c6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80060c8:	88fb      	ldrh	r3, [r7, #6]
 80060ca:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d002      	beq.n	80060de <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80060d8:	2302      	movs	r3, #2
 80060da:	77fb      	strb	r3, [r7, #31]
    goto error;
 80060dc:	e103      	b.n	80062e6 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d002      	beq.n	80060ea <HAL_SPI_Transmit+0x52>
 80060e4:	88fb      	ldrh	r3, [r7, #6]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d102      	bne.n	80060f0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	77fb      	strb	r3, [r7, #31]
    goto error;
 80060ee:	e0fa      	b.n	80062e6 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2203      	movs	r2, #3
 80060f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	68ba      	ldr	r2, [r7, #8]
 8006102:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	88fa      	ldrh	r2, [r7, #6]
 8006108:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	88fa      	ldrh	r2, [r7, #6]
 800610e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2200      	movs	r2, #0
 800611a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2200      	movs	r2, #0
 8006120:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2200      	movs	r2, #0
 8006126:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006136:	d107      	bne.n	8006148 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006146:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006152:	2b40      	cmp	r3, #64	; 0x40
 8006154:	d007      	beq.n	8006166 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006164:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800616e:	d14b      	bne.n	8006208 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d002      	beq.n	800617e <HAL_SPI_Transmit+0xe6>
 8006178:	8afb      	ldrh	r3, [r7, #22]
 800617a:	2b01      	cmp	r3, #1
 800617c:	d13e      	bne.n	80061fc <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006182:	881a      	ldrh	r2, [r3, #0]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800618e:	1c9a      	adds	r2, r3, #2
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006198:	b29b      	uxth	r3, r3
 800619a:	3b01      	subs	r3, #1
 800619c:	b29a      	uxth	r2, r3
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80061a2:	e02b      	b.n	80061fc <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	f003 0302 	and.w	r3, r3, #2
 80061ae:	2b02      	cmp	r3, #2
 80061b0:	d112      	bne.n	80061d8 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061b6:	881a      	ldrh	r2, [r3, #0]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c2:	1c9a      	adds	r2, r3, #2
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	3b01      	subs	r3, #1
 80061d0:	b29a      	uxth	r2, r3
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	86da      	strh	r2, [r3, #54]	; 0x36
 80061d6:	e011      	b.n	80061fc <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061d8:	f7fb fcbe 	bl	8001b58 <HAL_GetTick>
 80061dc:	4602      	mov	r2, r0
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	683a      	ldr	r2, [r7, #0]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d803      	bhi.n	80061f0 <HAL_SPI_Transmit+0x158>
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ee:	d102      	bne.n	80061f6 <HAL_SPI_Transmit+0x15e>
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d102      	bne.n	80061fc <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80061f6:	2303      	movs	r3, #3
 80061f8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80061fa:	e074      	b.n	80062e6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006200:	b29b      	uxth	r3, r3
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1ce      	bne.n	80061a4 <HAL_SPI_Transmit+0x10c>
 8006206:	e04c      	b.n	80062a2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d002      	beq.n	8006216 <HAL_SPI_Transmit+0x17e>
 8006210:	8afb      	ldrh	r3, [r7, #22]
 8006212:	2b01      	cmp	r3, #1
 8006214:	d140      	bne.n	8006298 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	330c      	adds	r3, #12
 8006220:	7812      	ldrb	r2, [r2, #0]
 8006222:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006228:	1c5a      	adds	r2, r3, #1
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006232:	b29b      	uxth	r3, r3
 8006234:	3b01      	subs	r3, #1
 8006236:	b29a      	uxth	r2, r3
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800623c:	e02c      	b.n	8006298 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f003 0302 	and.w	r3, r3, #2
 8006248:	2b02      	cmp	r3, #2
 800624a:	d113      	bne.n	8006274 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	330c      	adds	r3, #12
 8006256:	7812      	ldrb	r2, [r2, #0]
 8006258:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800625e:	1c5a      	adds	r2, r3, #1
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006268:	b29b      	uxth	r3, r3
 800626a:	3b01      	subs	r3, #1
 800626c:	b29a      	uxth	r2, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	86da      	strh	r2, [r3, #54]	; 0x36
 8006272:	e011      	b.n	8006298 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006274:	f7fb fc70 	bl	8001b58 <HAL_GetTick>
 8006278:	4602      	mov	r2, r0
 800627a:	69bb      	ldr	r3, [r7, #24]
 800627c:	1ad3      	subs	r3, r2, r3
 800627e:	683a      	ldr	r2, [r7, #0]
 8006280:	429a      	cmp	r2, r3
 8006282:	d803      	bhi.n	800628c <HAL_SPI_Transmit+0x1f4>
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800628a:	d102      	bne.n	8006292 <HAL_SPI_Transmit+0x1fa>
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d102      	bne.n	8006298 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8006292:	2303      	movs	r3, #3
 8006294:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006296:	e026      	b.n	80062e6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800629c:	b29b      	uxth	r3, r3
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d1cd      	bne.n	800623e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062a2:	69ba      	ldr	r2, [r7, #24]
 80062a4:	6839      	ldr	r1, [r7, #0]
 80062a6:	68f8      	ldr	r0, [r7, #12]
 80062a8:	f000 fafa 	bl	80068a0 <SPI_EndRxTxTransaction>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d002      	beq.n	80062b8 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2220      	movs	r2, #32
 80062b6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d10a      	bne.n	80062d6 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062c0:	2300      	movs	r3, #0
 80062c2:	613b      	str	r3, [r7, #16]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	613b      	str	r3, [r7, #16]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	613b      	str	r3, [r7, #16]
 80062d4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d002      	beq.n	80062e4 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	77fb      	strb	r3, [r7, #31]
 80062e2:	e000      	b.n	80062e6 <HAL_SPI_Transmit+0x24e>
  }

error:
 80062e4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2201      	movs	r2, #1
 80062ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80062f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3720      	adds	r7, #32
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}

08006300 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b086      	sub	sp, #24
 8006304:	af00      	add	r7, sp, #0
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	4613      	mov	r3, r2
 800630c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800630e:	2300      	movs	r3, #0
 8006310:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006318:	2b01      	cmp	r3, #1
 800631a:	d101      	bne.n	8006320 <HAL_SPI_Transmit_DMA+0x20>
 800631c:	2302      	movs	r3, #2
 800631e:	e093      	b.n	8006448 <HAL_SPI_Transmit_DMA+0x148>
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800632e:	b2db      	uxtb	r3, r3
 8006330:	2b01      	cmp	r3, #1
 8006332:	d002      	beq.n	800633a <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8006334:	2302      	movs	r3, #2
 8006336:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006338:	e081      	b.n	800643e <HAL_SPI_Transmit_DMA+0x13e>
  }

  if ((pData == NULL) || (Size == 0U))
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d002      	beq.n	8006346 <HAL_SPI_Transmit_DMA+0x46>
 8006340:	88fb      	ldrh	r3, [r7, #6]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d102      	bne.n	800634c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	75fb      	strb	r3, [r7, #23]
    goto error;
 800634a:	e078      	b.n	800643e <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2203      	movs	r2, #3
 8006350:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2200      	movs	r2, #0
 8006358:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	68ba      	ldr	r2, [r7, #8]
 800635e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	88fa      	ldrh	r2, [r7, #6]
 8006364:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	88fa      	ldrh	r2, [r7, #6]
 800636a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2200      	movs	r2, #0
 8006370:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2200      	movs	r2, #0
 800637c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2200      	movs	r2, #0
 8006388:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006392:	d107      	bne.n	80063a4 <HAL_SPI_Transmit_DMA+0xa4>
  {
    SPI_1LINE_TX(hspi);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063a2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063a8:	4a29      	ldr	r2, [pc, #164]	; (8006450 <HAL_SPI_Transmit_DMA+0x150>)
 80063aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063b0:	4a28      	ldr	r2, [pc, #160]	; (8006454 <HAL_SPI_Transmit_DMA+0x154>)
 80063b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063b8:	4a27      	ldr	r2, [pc, #156]	; (8006458 <HAL_SPI_Transmit_DMA+0x158>)
 80063ba:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063c0:	2200      	movs	r2, #0
 80063c2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063cc:	4619      	mov	r1, r3
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	330c      	adds	r3, #12
 80063d4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063da:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80063dc:	f7fc fac8 	bl	8002970 <HAL_DMA_Start_IT>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00c      	beq.n	8006400 <HAL_SPI_Transmit_DMA+0x100>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063ea:	f043 0210 	orr.w	r2, r3, #16
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80063fe:	e01e      	b.n	800643e <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800640a:	2b40      	cmp	r3, #64	; 0x40
 800640c:	d007      	beq.n	800641e <HAL_SPI_Transmit_DMA+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800641c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	685a      	ldr	r2, [r3, #4]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f042 0220 	orr.w	r2, r2, #32
 800642c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	685a      	ldr	r2, [r3, #4]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f042 0202 	orr.w	r2, r2, #2
 800643c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006446:	7dfb      	ldrb	r3, [r7, #23]
}
 8006448:	4618      	mov	r0, r3
 800644a:	3718      	adds	r7, #24
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}
 8006450:	08006749 	.word	0x08006749
 8006454:	080066a1 	.word	0x080066a1
 8006458:	08006765 	.word	0x08006765

0800645c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b088      	sub	sp, #32
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	099b      	lsrs	r3, r3, #6
 8006478:	f003 0301 	and.w	r3, r3, #1
 800647c:	2b00      	cmp	r3, #0
 800647e:	d10f      	bne.n	80064a0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00a      	beq.n	80064a0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	099b      	lsrs	r3, r3, #6
 800648e:	f003 0301 	and.w	r3, r3, #1
 8006492:	2b00      	cmp	r3, #0
 8006494:	d004      	beq.n	80064a0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	4798      	blx	r3
    return;
 800649e:	e0d8      	b.n	8006652 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80064a0:	69bb      	ldr	r3, [r7, #24]
 80064a2:	085b      	lsrs	r3, r3, #1
 80064a4:	f003 0301 	and.w	r3, r3, #1
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00a      	beq.n	80064c2 <HAL_SPI_IRQHandler+0x66>
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	09db      	lsrs	r3, r3, #7
 80064b0:	f003 0301 	and.w	r3, r3, #1
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d004      	beq.n	80064c2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	4798      	blx	r3
    return;
 80064c0:	e0c7      	b.n	8006652 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80064c2:	69bb      	ldr	r3, [r7, #24]
 80064c4:	095b      	lsrs	r3, r3, #5
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d10c      	bne.n	80064e8 <HAL_SPI_IRQHandler+0x8c>
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	099b      	lsrs	r3, r3, #6
 80064d2:	f003 0301 	and.w	r3, r3, #1
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d106      	bne.n	80064e8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	0a1b      	lsrs	r3, r3, #8
 80064de:	f003 0301 	and.w	r3, r3, #1
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f000 80b5 	beq.w	8006652 <HAL_SPI_IRQHandler+0x1f6>
 80064e8:	69fb      	ldr	r3, [r7, #28]
 80064ea:	095b      	lsrs	r3, r3, #5
 80064ec:	f003 0301 	and.w	r3, r3, #1
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	f000 80ae 	beq.w	8006652 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	099b      	lsrs	r3, r3, #6
 80064fa:	f003 0301 	and.w	r3, r3, #1
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d023      	beq.n	800654a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006508:	b2db      	uxtb	r3, r3
 800650a:	2b03      	cmp	r3, #3
 800650c:	d011      	beq.n	8006532 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006512:	f043 0204 	orr.w	r2, r3, #4
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800651a:	2300      	movs	r3, #0
 800651c:	617b      	str	r3, [r7, #20]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	617b      	str	r3, [r7, #20]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	617b      	str	r3, [r7, #20]
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	e00b      	b.n	800654a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006532:	2300      	movs	r3, #0
 8006534:	613b      	str	r3, [r7, #16]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	613b      	str	r3, [r7, #16]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	613b      	str	r3, [r7, #16]
 8006546:	693b      	ldr	r3, [r7, #16]
        return;
 8006548:	e083      	b.n	8006652 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	095b      	lsrs	r3, r3, #5
 800654e:	f003 0301 	and.w	r3, r3, #1
 8006552:	2b00      	cmp	r3, #0
 8006554:	d014      	beq.n	8006580 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800655a:	f043 0201 	orr.w	r2, r3, #1
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006562:	2300      	movs	r3, #0
 8006564:	60fb      	str	r3, [r7, #12]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	60fb      	str	r3, [r7, #12]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800657c:	601a      	str	r2, [r3, #0]
 800657e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	0a1b      	lsrs	r3, r3, #8
 8006584:	f003 0301 	and.w	r3, r3, #1
 8006588:	2b00      	cmp	r3, #0
 800658a:	d00c      	beq.n	80065a6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006590:	f043 0208 	orr.w	r2, r3, #8
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006598:	2300      	movs	r3, #0
 800659a:	60bb      	str	r3, [r7, #8]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	60bb      	str	r3, [r7, #8]
 80065a4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d050      	beq.n	8006650 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	685a      	ldr	r2, [r3, #4]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80065bc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	f003 0302 	and.w	r3, r3, #2
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d104      	bne.n	80065da <HAL_SPI_IRQHandler+0x17e>
 80065d0:	69fb      	ldr	r3, [r7, #28]
 80065d2:	f003 0301 	and.w	r3, r3, #1
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d034      	beq.n	8006644 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	685a      	ldr	r2, [r3, #4]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f022 0203 	bic.w	r2, r2, #3
 80065e8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d011      	beq.n	8006616 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065f6:	4a18      	ldr	r2, [pc, #96]	; (8006658 <HAL_SPI_IRQHandler+0x1fc>)
 80065f8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065fe:	4618      	mov	r0, r3
 8006600:	f7fc fa0e 	bl	8002a20 <HAL_DMA_Abort_IT>
 8006604:	4603      	mov	r3, r0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d005      	beq.n	8006616 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800660e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800661a:	2b00      	cmp	r3, #0
 800661c:	d016      	beq.n	800664c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006622:	4a0d      	ldr	r2, [pc, #52]	; (8006658 <HAL_SPI_IRQHandler+0x1fc>)
 8006624:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800662a:	4618      	mov	r0, r3
 800662c:	f7fc f9f8 	bl	8002a20 <HAL_DMA_Abort_IT>
 8006630:	4603      	mov	r3, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	d00a      	beq.n	800664c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800663a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006642:	e003      	b.n	800664c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f000 f813 	bl	8006670 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800664a:	e000      	b.n	800664e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800664c:	bf00      	nop
    return;
 800664e:	bf00      	nop
 8006650:	bf00      	nop
  }
}
 8006652:	3720      	adds	r7, #32
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}
 8006658:	080067a5 	.word	0x080067a5

0800665c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006664:	bf00      	nop
 8006666:	370c      	adds	r7, #12
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006678:	bf00      	nop
 800667a:	370c      	adds	r7, #12
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr

08006684 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006692:	b2db      	uxtb	r3, r3
}
 8006694:	4618      	mov	r0, r3
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b086      	sub	sp, #24
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ac:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066ae:	f7fb fa53 	bl	8001b58 <HAL_GetTick>
 80066b2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066c2:	d03b      	beq.n	800673c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	685a      	ldr	r2, [r3, #4]
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f022 0220 	bic.w	r2, r2, #32
 80066d2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	685a      	ldr	r2, [r3, #4]
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f022 0202 	bic.w	r2, r2, #2
 80066e2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80066e4:	693a      	ldr	r2, [r7, #16]
 80066e6:	2164      	movs	r1, #100	; 0x64
 80066e8:	6978      	ldr	r0, [r7, #20]
 80066ea:	f000 f8d9 	bl	80068a0 <SPI_EndRxTxTransaction>
 80066ee:	4603      	mov	r3, r0
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d005      	beq.n	8006700 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066f8:	f043 0220 	orr.w	r2, r3, #32
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d10a      	bne.n	800671e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006708:	2300      	movs	r3, #0
 800670a:	60fb      	str	r3, [r7, #12]
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	60fb      	str	r3, [r7, #12]
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	60fb      	str	r3, [r7, #12]
 800671c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	2200      	movs	r2, #0
 8006722:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006730:	2b00      	cmp	r3, #0
 8006732:	d003      	beq.n	800673c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006734:	6978      	ldr	r0, [r7, #20]
 8006736:	f7ff ff9b 	bl	8006670 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800673a:	e002      	b.n	8006742 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800673c:	6978      	ldr	r0, [r7, #20]
 800673e:	f7fa fb3f 	bl	8000dc0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006742:	3718      	adds	r7, #24
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}

08006748 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006754:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006756:	68f8      	ldr	r0, [r7, #12]
 8006758:	f7ff ff80 	bl	800665c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800675c:	bf00      	nop
 800675e:	3710      	adds	r7, #16
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}

08006764 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006770:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	685a      	ldr	r2, [r3, #4]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f022 0203 	bic.w	r2, r2, #3
 8006780:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006786:	f043 0210 	orr.w	r2, r3, #16
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006796:	68f8      	ldr	r0, [r7, #12]
 8006798:	f7ff ff6a 	bl	8006670 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800679c:	bf00      	nop
 800679e:	3710      	adds	r7, #16
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2200      	movs	r2, #0
 80067bc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80067be:	68f8      	ldr	r0, [r7, #12]
 80067c0:	f7ff ff56 	bl	8006670 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80067c4:	bf00      	nop
 80067c6:	3710      	adds	r7, #16
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	603b      	str	r3, [r7, #0]
 80067d8:	4613      	mov	r3, r2
 80067da:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067dc:	e04c      	b.n	8006878 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e4:	d048      	beq.n	8006878 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80067e6:	f7fb f9b7 	bl	8001b58 <HAL_GetTick>
 80067ea:	4602      	mov	r2, r0
 80067ec:	69bb      	ldr	r3, [r7, #24]
 80067ee:	1ad3      	subs	r3, r2, r3
 80067f0:	683a      	ldr	r2, [r7, #0]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d902      	bls.n	80067fc <SPI_WaitFlagStateUntilTimeout+0x30>
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d13d      	bne.n	8006878 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800680a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006814:	d111      	bne.n	800683a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800681e:	d004      	beq.n	800682a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006828:	d107      	bne.n	800683a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006838:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800683e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006842:	d10f      	bne.n	8006864 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006852:	601a      	str	r2, [r3, #0]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006862:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2201      	movs	r2, #1
 8006868:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006874:	2303      	movs	r3, #3
 8006876:	e00f      	b.n	8006898 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	689a      	ldr	r2, [r3, #8]
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	4013      	ands	r3, r2
 8006882:	68ba      	ldr	r2, [r7, #8]
 8006884:	429a      	cmp	r2, r3
 8006886:	bf0c      	ite	eq
 8006888:	2301      	moveq	r3, #1
 800688a:	2300      	movne	r3, #0
 800688c:	b2db      	uxtb	r3, r3
 800688e:	461a      	mov	r2, r3
 8006890:	79fb      	ldrb	r3, [r7, #7]
 8006892:	429a      	cmp	r2, r3
 8006894:	d1a3      	bne.n	80067de <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006896:	2300      	movs	r3, #0
}
 8006898:	4618      	mov	r0, r3
 800689a:	3710      	adds	r7, #16
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b088      	sub	sp, #32
 80068a4:	af02      	add	r7, sp, #8
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80068ac:	4b1b      	ldr	r3, [pc, #108]	; (800691c <SPI_EndRxTxTransaction+0x7c>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a1b      	ldr	r2, [pc, #108]	; (8006920 <SPI_EndRxTxTransaction+0x80>)
 80068b2:	fba2 2303 	umull	r2, r3, r2, r3
 80068b6:	0d5b      	lsrs	r3, r3, #21
 80068b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80068bc:	fb02 f303 	mul.w	r3, r2, r3
 80068c0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068ca:	d112      	bne.n	80068f2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	9300      	str	r3, [sp, #0]
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	2200      	movs	r2, #0
 80068d4:	2180      	movs	r1, #128	; 0x80
 80068d6:	68f8      	ldr	r0, [r7, #12]
 80068d8:	f7ff ff78 	bl	80067cc <SPI_WaitFlagStateUntilTimeout>
 80068dc:	4603      	mov	r3, r0
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d016      	beq.n	8006910 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068e6:	f043 0220 	orr.w	r2, r3, #32
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	e00f      	b.n	8006912 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d00a      	beq.n	800690e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	3b01      	subs	r3, #1
 80068fc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006908:	2b80      	cmp	r3, #128	; 0x80
 800690a:	d0f2      	beq.n	80068f2 <SPI_EndRxTxTransaction+0x52>
 800690c:	e000      	b.n	8006910 <SPI_EndRxTxTransaction+0x70>
        break;
 800690e:	bf00      	nop
  }

  return HAL_OK;
 8006910:	2300      	movs	r3, #0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3718      	adds	r7, #24
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	20000024 	.word	0x20000024
 8006920:	165e9f81 	.word	0x165e9f81

08006924 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b082      	sub	sp, #8
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d101      	bne.n	8006936 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006932:	2301      	movs	r3, #1
 8006934:	e01d      	b.n	8006972 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800693c:	b2db      	uxtb	r3, r3
 800693e:	2b00      	cmp	r3, #0
 8006940:	d106      	bne.n	8006950 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f815 	bl	800697a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2202      	movs	r2, #2
 8006954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	3304      	adds	r3, #4
 8006960:	4619      	mov	r1, r3
 8006962:	4610      	mov	r0, r2
 8006964:	f000 f968 	bl	8006c38 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006970:	2300      	movs	r3, #0
}
 8006972:	4618      	mov	r0, r3
 8006974:	3708      	adds	r7, #8
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}

0800697a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800697a:	b480      	push	{r7}
 800697c:	b083      	sub	sp, #12
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006982:	bf00      	nop
 8006984:	370c      	adds	r7, #12
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr

0800698e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800698e:	b480      	push	{r7}
 8006990:	b085      	sub	sp, #20
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68da      	ldr	r2, [r3, #12]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f042 0201 	orr.w	r2, r2, #1
 80069a4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	f003 0307 	and.w	r3, r3, #7
 80069b0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2b06      	cmp	r3, #6
 80069b6:	d007      	beq.n	80069c8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f042 0201 	orr.w	r2, r2, #1
 80069c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	3714      	adds	r7, #20
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr

080069d6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b082      	sub	sp, #8
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	691b      	ldr	r3, [r3, #16]
 80069e4:	f003 0302 	and.w	r3, r3, #2
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d122      	bne.n	8006a32 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	f003 0302 	and.w	r3, r3, #2
 80069f6:	2b02      	cmp	r3, #2
 80069f8:	d11b      	bne.n	8006a32 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f06f 0202 	mvn.w	r2, #2
 8006a02:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	699b      	ldr	r3, [r3, #24]
 8006a10:	f003 0303 	and.w	r3, r3, #3
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d003      	beq.n	8006a20 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 f8ee 	bl	8006bfa <HAL_TIM_IC_CaptureCallback>
 8006a1e:	e005      	b.n	8006a2c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 f8e0 	bl	8006be6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 f8f1 	bl	8006c0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	691b      	ldr	r3, [r3, #16]
 8006a38:	f003 0304 	and.w	r3, r3, #4
 8006a3c:	2b04      	cmp	r3, #4
 8006a3e:	d122      	bne.n	8006a86 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	68db      	ldr	r3, [r3, #12]
 8006a46:	f003 0304 	and.w	r3, r3, #4
 8006a4a:	2b04      	cmp	r3, #4
 8006a4c:	d11b      	bne.n	8006a86 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f06f 0204 	mvn.w	r2, #4
 8006a56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2202      	movs	r2, #2
 8006a5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	699b      	ldr	r3, [r3, #24]
 8006a64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d003      	beq.n	8006a74 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 f8c4 	bl	8006bfa <HAL_TIM_IC_CaptureCallback>
 8006a72:	e005      	b.n	8006a80 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f000 f8b6 	bl	8006be6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 f8c7 	bl	8006c0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	f003 0308 	and.w	r3, r3, #8
 8006a90:	2b08      	cmp	r3, #8
 8006a92:	d122      	bne.n	8006ada <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	f003 0308 	and.w	r3, r3, #8
 8006a9e:	2b08      	cmp	r3, #8
 8006aa0:	d11b      	bne.n	8006ada <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f06f 0208 	mvn.w	r2, #8
 8006aaa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2204      	movs	r2, #4
 8006ab0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	69db      	ldr	r3, [r3, #28]
 8006ab8:	f003 0303 	and.w	r3, r3, #3
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d003      	beq.n	8006ac8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f000 f89a 	bl	8006bfa <HAL_TIM_IC_CaptureCallback>
 8006ac6:	e005      	b.n	8006ad4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f000 f88c 	bl	8006be6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 f89d 	bl	8006c0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	691b      	ldr	r3, [r3, #16]
 8006ae0:	f003 0310 	and.w	r3, r3, #16
 8006ae4:	2b10      	cmp	r3, #16
 8006ae6:	d122      	bne.n	8006b2e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	f003 0310 	and.w	r3, r3, #16
 8006af2:	2b10      	cmp	r3, #16
 8006af4:	d11b      	bne.n	8006b2e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f06f 0210 	mvn.w	r2, #16
 8006afe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2208      	movs	r2, #8
 8006b04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	69db      	ldr	r3, [r3, #28]
 8006b0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d003      	beq.n	8006b1c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f000 f870 	bl	8006bfa <HAL_TIM_IC_CaptureCallback>
 8006b1a:	e005      	b.n	8006b28 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 f862 	bl	8006be6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f000 f873 	bl	8006c0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	691b      	ldr	r3, [r3, #16]
 8006b34:	f003 0301 	and.w	r3, r3, #1
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d10e      	bne.n	8006b5a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	68db      	ldr	r3, [r3, #12]
 8006b42:	f003 0301 	and.w	r3, r3, #1
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d107      	bne.n	8006b5a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f06f 0201 	mvn.w	r2, #1
 8006b52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f7fa f9c7 	bl	8000ee8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	691b      	ldr	r3, [r3, #16]
 8006b60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b64:	2b80      	cmp	r3, #128	; 0x80
 8006b66:	d10e      	bne.n	8006b86 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b72:	2b80      	cmp	r3, #128	; 0x80
 8006b74:	d107      	bne.n	8006b86 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006b7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f000 f903 	bl	8006d8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	691b      	ldr	r3, [r3, #16]
 8006b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b90:	2b40      	cmp	r3, #64	; 0x40
 8006b92:	d10e      	bne.n	8006bb2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	68db      	ldr	r3, [r3, #12]
 8006b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b9e:	2b40      	cmp	r3, #64	; 0x40
 8006ba0:	d107      	bne.n	8006bb2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006baa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f000 f838 	bl	8006c22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	f003 0320 	and.w	r3, r3, #32
 8006bbc:	2b20      	cmp	r3, #32
 8006bbe:	d10e      	bne.n	8006bde <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	68db      	ldr	r3, [r3, #12]
 8006bc6:	f003 0320 	and.w	r3, r3, #32
 8006bca:	2b20      	cmp	r3, #32
 8006bcc:	d107      	bne.n	8006bde <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f06f 0220 	mvn.w	r2, #32
 8006bd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f000 f8cd 	bl	8006d78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006bde:	bf00      	nop
 8006be0:	3708      	adds	r7, #8
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}

08006be6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006be6:	b480      	push	{r7}
 8006be8:	b083      	sub	sp, #12
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006bee:	bf00      	nop
 8006bf0:	370c      	adds	r7, #12
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr

08006bfa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006bfa:	b480      	push	{r7}
 8006bfc:	b083      	sub	sp, #12
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c02:	bf00      	nop
 8006c04:	370c      	adds	r7, #12
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr

08006c0e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c0e:	b480      	push	{r7}
 8006c10:	b083      	sub	sp, #12
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c16:	bf00      	nop
 8006c18:	370c      	adds	r7, #12
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr

08006c22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c22:	b480      	push	{r7}
 8006c24:	b083      	sub	sp, #12
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c2a:	bf00      	nop
 8006c2c:	370c      	adds	r7, #12
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c34:	4770      	bx	lr
	...

08006c38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b085      	sub	sp, #20
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4a40      	ldr	r2, [pc, #256]	; (8006d4c <TIM_Base_SetConfig+0x114>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d013      	beq.n	8006c78 <TIM_Base_SetConfig+0x40>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c56:	d00f      	beq.n	8006c78 <TIM_Base_SetConfig+0x40>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	4a3d      	ldr	r2, [pc, #244]	; (8006d50 <TIM_Base_SetConfig+0x118>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d00b      	beq.n	8006c78 <TIM_Base_SetConfig+0x40>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	4a3c      	ldr	r2, [pc, #240]	; (8006d54 <TIM_Base_SetConfig+0x11c>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d007      	beq.n	8006c78 <TIM_Base_SetConfig+0x40>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	4a3b      	ldr	r2, [pc, #236]	; (8006d58 <TIM_Base_SetConfig+0x120>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d003      	beq.n	8006c78 <TIM_Base_SetConfig+0x40>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	4a3a      	ldr	r2, [pc, #232]	; (8006d5c <TIM_Base_SetConfig+0x124>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d108      	bne.n	8006c8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	4a2f      	ldr	r2, [pc, #188]	; (8006d4c <TIM_Base_SetConfig+0x114>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d02b      	beq.n	8006cea <TIM_Base_SetConfig+0xb2>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c98:	d027      	beq.n	8006cea <TIM_Base_SetConfig+0xb2>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a2c      	ldr	r2, [pc, #176]	; (8006d50 <TIM_Base_SetConfig+0x118>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d023      	beq.n	8006cea <TIM_Base_SetConfig+0xb2>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	4a2b      	ldr	r2, [pc, #172]	; (8006d54 <TIM_Base_SetConfig+0x11c>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d01f      	beq.n	8006cea <TIM_Base_SetConfig+0xb2>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	4a2a      	ldr	r2, [pc, #168]	; (8006d58 <TIM_Base_SetConfig+0x120>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d01b      	beq.n	8006cea <TIM_Base_SetConfig+0xb2>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	4a29      	ldr	r2, [pc, #164]	; (8006d5c <TIM_Base_SetConfig+0x124>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d017      	beq.n	8006cea <TIM_Base_SetConfig+0xb2>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	4a28      	ldr	r2, [pc, #160]	; (8006d60 <TIM_Base_SetConfig+0x128>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d013      	beq.n	8006cea <TIM_Base_SetConfig+0xb2>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4a27      	ldr	r2, [pc, #156]	; (8006d64 <TIM_Base_SetConfig+0x12c>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d00f      	beq.n	8006cea <TIM_Base_SetConfig+0xb2>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a26      	ldr	r2, [pc, #152]	; (8006d68 <TIM_Base_SetConfig+0x130>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d00b      	beq.n	8006cea <TIM_Base_SetConfig+0xb2>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a25      	ldr	r2, [pc, #148]	; (8006d6c <TIM_Base_SetConfig+0x134>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d007      	beq.n	8006cea <TIM_Base_SetConfig+0xb2>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a24      	ldr	r2, [pc, #144]	; (8006d70 <TIM_Base_SetConfig+0x138>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d003      	beq.n	8006cea <TIM_Base_SetConfig+0xb2>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a23      	ldr	r2, [pc, #140]	; (8006d74 <TIM_Base_SetConfig+0x13c>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d108      	bne.n	8006cfc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cf0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	68fa      	ldr	r2, [r7, #12]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	695b      	ldr	r3, [r3, #20]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	689a      	ldr	r2, [r3, #8]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	4a0a      	ldr	r2, [pc, #40]	; (8006d4c <TIM_Base_SetConfig+0x114>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d003      	beq.n	8006d30 <TIM_Base_SetConfig+0xf8>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	4a0c      	ldr	r2, [pc, #48]	; (8006d5c <TIM_Base_SetConfig+0x124>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d103      	bne.n	8006d38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	691a      	ldr	r2, [r3, #16]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	615a      	str	r2, [r3, #20]
}
 8006d3e:	bf00      	nop
 8006d40:	3714      	adds	r7, #20
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
 8006d4a:	bf00      	nop
 8006d4c:	40010000 	.word	0x40010000
 8006d50:	40000400 	.word	0x40000400
 8006d54:	40000800 	.word	0x40000800
 8006d58:	40000c00 	.word	0x40000c00
 8006d5c:	40010400 	.word	0x40010400
 8006d60:	40014000 	.word	0x40014000
 8006d64:	40014400 	.word	0x40014400
 8006d68:	40014800 	.word	0x40014800
 8006d6c:	40001800 	.word	0x40001800
 8006d70:	40001c00 	.word	0x40001c00
 8006d74:	40002000 	.word	0x40002000

08006d78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d80:	bf00      	nop
 8006d82:	370c      	adds	r7, #12
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d94:	bf00      	nop
 8006d96:	370c      	adds	r7, #12
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr

08006da0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b082      	sub	sp, #8
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d101      	bne.n	8006db2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e03f      	b.n	8006e32 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d106      	bne.n	8006dcc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f7fa fa2e 	bl	8001228 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2224      	movs	r2, #36	; 0x24
 8006dd0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	68da      	ldr	r2, [r3, #12]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006de2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f000 fa69 	bl	80072bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	691a      	ldr	r2, [r3, #16]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006df8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	695a      	ldr	r2, [r3, #20]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006e08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	68da      	ldr	r2, [r3, #12]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2220      	movs	r2, #32
 8006e24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2220      	movs	r2, #32
 8006e2c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006e30:	2300      	movs	r3, #0
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3708      	adds	r7, #8
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}
	...

08006e3c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b088      	sub	sp, #32
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006e60:	2300      	movs	r3, #0
 8006e62:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006e64:	69fb      	ldr	r3, [r7, #28]
 8006e66:	f003 030f 	and.w	r3, r3, #15
 8006e6a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d10d      	bne.n	8006e8e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	f003 0320 	and.w	r3, r3, #32
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d008      	beq.n	8006e8e <HAL_UART_IRQHandler+0x52>
 8006e7c:	69bb      	ldr	r3, [r7, #24]
 8006e7e:	f003 0320 	and.w	r3, r3, #32
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d003      	beq.n	8006e8e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f000 f996 	bl	80071b8 <UART_Receive_IT>
      return;
 8006e8c:	e0d1      	b.n	8007032 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	f000 80b0 	beq.w	8006ff6 <HAL_UART_IRQHandler+0x1ba>
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	f003 0301 	and.w	r3, r3, #1
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d105      	bne.n	8006eac <HAL_UART_IRQHandler+0x70>
 8006ea0:	69bb      	ldr	r3, [r7, #24]
 8006ea2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f000 80a5 	beq.w	8006ff6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006eac:	69fb      	ldr	r3, [r7, #28]
 8006eae:	f003 0301 	and.w	r3, r3, #1
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d00a      	beq.n	8006ecc <HAL_UART_IRQHandler+0x90>
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d005      	beq.n	8006ecc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ec4:	f043 0201 	orr.w	r2, r3, #1
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	f003 0304 	and.w	r3, r3, #4
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d00a      	beq.n	8006eec <HAL_UART_IRQHandler+0xb0>
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	f003 0301 	and.w	r3, r3, #1
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d005      	beq.n	8006eec <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ee4:	f043 0202 	orr.w	r2, r3, #2
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	f003 0302 	and.w	r3, r3, #2
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d00a      	beq.n	8006f0c <HAL_UART_IRQHandler+0xd0>
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	f003 0301 	and.w	r3, r3, #1
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d005      	beq.n	8006f0c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f04:	f043 0204 	orr.w	r2, r3, #4
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f0c:	69fb      	ldr	r3, [r7, #28]
 8006f0e:	f003 0308 	and.w	r3, r3, #8
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d00f      	beq.n	8006f36 <HAL_UART_IRQHandler+0xfa>
 8006f16:	69bb      	ldr	r3, [r7, #24]
 8006f18:	f003 0320 	and.w	r3, r3, #32
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d104      	bne.n	8006f2a <HAL_UART_IRQHandler+0xee>
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	f003 0301 	and.w	r3, r3, #1
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d005      	beq.n	8006f36 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f2e:	f043 0208 	orr.w	r2, r3, #8
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d078      	beq.n	8007030 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	f003 0320 	and.w	r3, r3, #32
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d007      	beq.n	8006f58 <HAL_UART_IRQHandler+0x11c>
 8006f48:	69bb      	ldr	r3, [r7, #24]
 8006f4a:	f003 0320 	and.w	r3, r3, #32
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d002      	beq.n	8006f58 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 f930 	bl	80071b8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f62:	2b40      	cmp	r3, #64	; 0x40
 8006f64:	bf0c      	ite	eq
 8006f66:	2301      	moveq	r3, #1
 8006f68:	2300      	movne	r3, #0
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f72:	f003 0308 	and.w	r3, r3, #8
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d102      	bne.n	8006f80 <HAL_UART_IRQHandler+0x144>
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d031      	beq.n	8006fe4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f000 f879 	bl	8007078 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	695b      	ldr	r3, [r3, #20]
 8006f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f90:	2b40      	cmp	r3, #64	; 0x40
 8006f92:	d123      	bne.n	8006fdc <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	695a      	ldr	r2, [r3, #20]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fa2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d013      	beq.n	8006fd4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fb0:	4a21      	ldr	r2, [pc, #132]	; (8007038 <HAL_UART_IRQHandler+0x1fc>)
 8006fb2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f7fb fd31 	bl	8002a20 <HAL_DMA_Abort_IT>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d016      	beq.n	8006ff2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006fce:	4610      	mov	r0, r2
 8006fd0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fd2:	e00e      	b.n	8006ff2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 f845 	bl	8007064 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fda:	e00a      	b.n	8006ff2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f000 f841 	bl	8007064 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fe2:	e006      	b.n	8006ff2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f000 f83d 	bl	8007064 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006ff0:	e01e      	b.n	8007030 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ff2:	bf00      	nop
    return;
 8006ff4:	e01c      	b.n	8007030 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006ff6:	69fb      	ldr	r3, [r7, #28]
 8006ff8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d008      	beq.n	8007012 <HAL_UART_IRQHandler+0x1d6>
 8007000:	69bb      	ldr	r3, [r7, #24]
 8007002:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007006:	2b00      	cmp	r3, #0
 8007008:	d003      	beq.n	8007012 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 f866 	bl	80070dc <UART_Transmit_IT>
    return;
 8007010:	e00f      	b.n	8007032 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007018:	2b00      	cmp	r3, #0
 800701a:	d00a      	beq.n	8007032 <HAL_UART_IRQHandler+0x1f6>
 800701c:	69bb      	ldr	r3, [r7, #24]
 800701e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007022:	2b00      	cmp	r3, #0
 8007024:	d005      	beq.n	8007032 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 f8ae 	bl	8007188 <UART_EndTransmit_IT>
    return;
 800702c:	bf00      	nop
 800702e:	e000      	b.n	8007032 <HAL_UART_IRQHandler+0x1f6>
    return;
 8007030:	bf00      	nop
  }
}
 8007032:	3720      	adds	r7, #32
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}
 8007038:	080070b5 	.word	0x080070b5

0800703c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007044:	bf00      	nop
 8007046:	370c      	adds	r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704e:	4770      	bx	lr

08007050 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007058:	bf00      	nop
 800705a:	370c      	adds	r7, #12
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr

08007064 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007064:	b480      	push	{r7}
 8007066:	b083      	sub	sp, #12
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800706c:	bf00      	nop
 800706e:	370c      	adds	r7, #12
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr

08007078 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	68da      	ldr	r2, [r3, #12]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800708e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	695a      	ldr	r2, [r3, #20]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f022 0201 	bic.w	r2, r2, #1
 800709e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2220      	movs	r2, #32
 80070a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80070a8:	bf00      	nop
 80070aa:	370c      	adds	r7, #12
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr

080070b4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2200      	movs	r2, #0
 80070c6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2200      	movs	r2, #0
 80070cc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80070ce:	68f8      	ldr	r0, [r7, #12]
 80070d0:	f7ff ffc8 	bl	8007064 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070d4:	bf00      	nop
 80070d6:	3710      	adds	r7, #16
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}

080070dc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80070dc:	b480      	push	{r7}
 80070de:	b085      	sub	sp, #20
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	2b21      	cmp	r3, #33	; 0x21
 80070ee:	d144      	bne.n	800717a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070f8:	d11a      	bne.n	8007130 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6a1b      	ldr	r3, [r3, #32]
 80070fe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	881b      	ldrh	r3, [r3, #0]
 8007104:	461a      	mov	r2, r3
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800710e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	691b      	ldr	r3, [r3, #16]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d105      	bne.n	8007124 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6a1b      	ldr	r3, [r3, #32]
 800711c:	1c9a      	adds	r2, r3, #2
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	621a      	str	r2, [r3, #32]
 8007122:	e00e      	b.n	8007142 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a1b      	ldr	r3, [r3, #32]
 8007128:	1c5a      	adds	r2, r3, #1
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	621a      	str	r2, [r3, #32]
 800712e:	e008      	b.n	8007142 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6a1b      	ldr	r3, [r3, #32]
 8007134:	1c59      	adds	r1, r3, #1
 8007136:	687a      	ldr	r2, [r7, #4]
 8007138:	6211      	str	r1, [r2, #32]
 800713a:	781a      	ldrb	r2, [r3, #0]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007146:	b29b      	uxth	r3, r3
 8007148:	3b01      	subs	r3, #1
 800714a:	b29b      	uxth	r3, r3
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	4619      	mov	r1, r3
 8007150:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007152:	2b00      	cmp	r3, #0
 8007154:	d10f      	bne.n	8007176 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68da      	ldr	r2, [r3, #12]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007164:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68da      	ldr	r2, [r3, #12]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007174:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007176:	2300      	movs	r3, #0
 8007178:	e000      	b.n	800717c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800717a:	2302      	movs	r3, #2
  }
}
 800717c:	4618      	mov	r0, r3
 800717e:	3714      	adds	r7, #20
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr

08007188 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	68da      	ldr	r2, [r3, #12]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800719e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2220      	movs	r2, #32
 80071a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f7ff ff47 	bl	800703c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80071ae:	2300      	movs	r3, #0
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3708      	adds	r7, #8
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}

080071b8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b084      	sub	sp, #16
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	2b22      	cmp	r3, #34	; 0x22
 80071ca:	d171      	bne.n	80072b0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071d4:	d123      	bne.n	800721e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071da:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	691b      	ldr	r3, [r3, #16]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d10e      	bne.n	8007202 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071f0:	b29a      	uxth	r2, r3
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071fa:	1c9a      	adds	r2, r3, #2
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	629a      	str	r2, [r3, #40]	; 0x28
 8007200:	e029      	b.n	8007256 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	b29b      	uxth	r3, r3
 800720a:	b2db      	uxtb	r3, r3
 800720c:	b29a      	uxth	r2, r3
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007216:	1c5a      	adds	r2, r3, #1
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	629a      	str	r2, [r3, #40]	; 0x28
 800721c:	e01b      	b.n	8007256 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	691b      	ldr	r3, [r3, #16]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10a      	bne.n	800723c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	6858      	ldr	r0, [r3, #4]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007230:	1c59      	adds	r1, r3, #1
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	6291      	str	r1, [r2, #40]	; 0x28
 8007236:	b2c2      	uxtb	r2, r0
 8007238:	701a      	strb	r2, [r3, #0]
 800723a:	e00c      	b.n	8007256 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	b2da      	uxtb	r2, r3
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007248:	1c58      	adds	r0, r3, #1
 800724a:	6879      	ldr	r1, [r7, #4]
 800724c:	6288      	str	r0, [r1, #40]	; 0x28
 800724e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007252:	b2d2      	uxtb	r2, r2
 8007254:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800725a:	b29b      	uxth	r3, r3
 800725c:	3b01      	subs	r3, #1
 800725e:	b29b      	uxth	r3, r3
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	4619      	mov	r1, r3
 8007264:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007266:	2b00      	cmp	r3, #0
 8007268:	d120      	bne.n	80072ac <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68da      	ldr	r2, [r3, #12]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f022 0220 	bic.w	r2, r2, #32
 8007278:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	68da      	ldr	r2, [r3, #12]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007288:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	695a      	ldr	r2, [r3, #20]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f022 0201 	bic.w	r2, r2, #1
 8007298:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2220      	movs	r2, #32
 800729e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f7ff fed4 	bl	8007050 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80072a8:	2300      	movs	r3, #0
 80072aa:	e002      	b.n	80072b2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80072ac:	2300      	movs	r3, #0
 80072ae:	e000      	b.n	80072b2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80072b0:	2302      	movs	r3, #2
  }
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3710      	adds	r7, #16
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
	...

080072bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c0:	b085      	sub	sp, #20
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	691b      	ldr	r3, [r3, #16]
 80072cc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	68da      	ldr	r2, [r3, #12]
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	430a      	orrs	r2, r1
 80072da:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	689a      	ldr	r2, [r3, #8]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	691b      	ldr	r3, [r3, #16]
 80072e4:	431a      	orrs	r2, r3
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	431a      	orrs	r2, r3
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	69db      	ldr	r3, [r3, #28]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68db      	ldr	r3, [r3, #12]
 80072fa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80072fe:	f023 030c 	bic.w	r3, r3, #12
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	6812      	ldr	r2, [r2, #0]
 8007306:	68f9      	ldr	r1, [r7, #12]
 8007308:	430b      	orrs	r3, r1
 800730a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	695b      	ldr	r3, [r3, #20]
 8007312:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	699a      	ldr	r2, [r3, #24]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	430a      	orrs	r2, r1
 8007320:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	69db      	ldr	r3, [r3, #28]
 8007326:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800732a:	f040 818b 	bne.w	8007644 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4ac1      	ldr	r2, [pc, #772]	; (8007638 <UART_SetConfig+0x37c>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d005      	beq.n	8007344 <UART_SetConfig+0x88>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4abf      	ldr	r2, [pc, #764]	; (800763c <UART_SetConfig+0x380>)
 800733e:	4293      	cmp	r3, r2
 8007340:	f040 80bd 	bne.w	80074be <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007344:	f7fe fa52 	bl	80057ec <HAL_RCC_GetPCLK2Freq>
 8007348:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	461d      	mov	r5, r3
 800734e:	f04f 0600 	mov.w	r6, #0
 8007352:	46a8      	mov	r8, r5
 8007354:	46b1      	mov	r9, r6
 8007356:	eb18 0308 	adds.w	r3, r8, r8
 800735a:	eb49 0409 	adc.w	r4, r9, r9
 800735e:	4698      	mov	r8, r3
 8007360:	46a1      	mov	r9, r4
 8007362:	eb18 0805 	adds.w	r8, r8, r5
 8007366:	eb49 0906 	adc.w	r9, r9, r6
 800736a:	f04f 0100 	mov.w	r1, #0
 800736e:	f04f 0200 	mov.w	r2, #0
 8007372:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007376:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800737a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800737e:	4688      	mov	r8, r1
 8007380:	4691      	mov	r9, r2
 8007382:	eb18 0005 	adds.w	r0, r8, r5
 8007386:	eb49 0106 	adc.w	r1, r9, r6
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	461d      	mov	r5, r3
 8007390:	f04f 0600 	mov.w	r6, #0
 8007394:	196b      	adds	r3, r5, r5
 8007396:	eb46 0406 	adc.w	r4, r6, r6
 800739a:	461a      	mov	r2, r3
 800739c:	4623      	mov	r3, r4
 800739e:	f7f8 ff37 	bl	8000210 <__aeabi_uldivmod>
 80073a2:	4603      	mov	r3, r0
 80073a4:	460c      	mov	r4, r1
 80073a6:	461a      	mov	r2, r3
 80073a8:	4ba5      	ldr	r3, [pc, #660]	; (8007640 <UART_SetConfig+0x384>)
 80073aa:	fba3 2302 	umull	r2, r3, r3, r2
 80073ae:	095b      	lsrs	r3, r3, #5
 80073b0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	461d      	mov	r5, r3
 80073b8:	f04f 0600 	mov.w	r6, #0
 80073bc:	46a9      	mov	r9, r5
 80073be:	46b2      	mov	sl, r6
 80073c0:	eb19 0309 	adds.w	r3, r9, r9
 80073c4:	eb4a 040a 	adc.w	r4, sl, sl
 80073c8:	4699      	mov	r9, r3
 80073ca:	46a2      	mov	sl, r4
 80073cc:	eb19 0905 	adds.w	r9, r9, r5
 80073d0:	eb4a 0a06 	adc.w	sl, sl, r6
 80073d4:	f04f 0100 	mov.w	r1, #0
 80073d8:	f04f 0200 	mov.w	r2, #0
 80073dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80073e0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80073e4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80073e8:	4689      	mov	r9, r1
 80073ea:	4692      	mov	sl, r2
 80073ec:	eb19 0005 	adds.w	r0, r9, r5
 80073f0:	eb4a 0106 	adc.w	r1, sl, r6
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	461d      	mov	r5, r3
 80073fa:	f04f 0600 	mov.w	r6, #0
 80073fe:	196b      	adds	r3, r5, r5
 8007400:	eb46 0406 	adc.w	r4, r6, r6
 8007404:	461a      	mov	r2, r3
 8007406:	4623      	mov	r3, r4
 8007408:	f7f8 ff02 	bl	8000210 <__aeabi_uldivmod>
 800740c:	4603      	mov	r3, r0
 800740e:	460c      	mov	r4, r1
 8007410:	461a      	mov	r2, r3
 8007412:	4b8b      	ldr	r3, [pc, #556]	; (8007640 <UART_SetConfig+0x384>)
 8007414:	fba3 1302 	umull	r1, r3, r3, r2
 8007418:	095b      	lsrs	r3, r3, #5
 800741a:	2164      	movs	r1, #100	; 0x64
 800741c:	fb01 f303 	mul.w	r3, r1, r3
 8007420:	1ad3      	subs	r3, r2, r3
 8007422:	00db      	lsls	r3, r3, #3
 8007424:	3332      	adds	r3, #50	; 0x32
 8007426:	4a86      	ldr	r2, [pc, #536]	; (8007640 <UART_SetConfig+0x384>)
 8007428:	fba2 2303 	umull	r2, r3, r2, r3
 800742c:	095b      	lsrs	r3, r3, #5
 800742e:	005b      	lsls	r3, r3, #1
 8007430:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007434:	4498      	add	r8, r3
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	461d      	mov	r5, r3
 800743a:	f04f 0600 	mov.w	r6, #0
 800743e:	46a9      	mov	r9, r5
 8007440:	46b2      	mov	sl, r6
 8007442:	eb19 0309 	adds.w	r3, r9, r9
 8007446:	eb4a 040a 	adc.w	r4, sl, sl
 800744a:	4699      	mov	r9, r3
 800744c:	46a2      	mov	sl, r4
 800744e:	eb19 0905 	adds.w	r9, r9, r5
 8007452:	eb4a 0a06 	adc.w	sl, sl, r6
 8007456:	f04f 0100 	mov.w	r1, #0
 800745a:	f04f 0200 	mov.w	r2, #0
 800745e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007462:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007466:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800746a:	4689      	mov	r9, r1
 800746c:	4692      	mov	sl, r2
 800746e:	eb19 0005 	adds.w	r0, r9, r5
 8007472:	eb4a 0106 	adc.w	r1, sl, r6
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	461d      	mov	r5, r3
 800747c:	f04f 0600 	mov.w	r6, #0
 8007480:	196b      	adds	r3, r5, r5
 8007482:	eb46 0406 	adc.w	r4, r6, r6
 8007486:	461a      	mov	r2, r3
 8007488:	4623      	mov	r3, r4
 800748a:	f7f8 fec1 	bl	8000210 <__aeabi_uldivmod>
 800748e:	4603      	mov	r3, r0
 8007490:	460c      	mov	r4, r1
 8007492:	461a      	mov	r2, r3
 8007494:	4b6a      	ldr	r3, [pc, #424]	; (8007640 <UART_SetConfig+0x384>)
 8007496:	fba3 1302 	umull	r1, r3, r3, r2
 800749a:	095b      	lsrs	r3, r3, #5
 800749c:	2164      	movs	r1, #100	; 0x64
 800749e:	fb01 f303 	mul.w	r3, r1, r3
 80074a2:	1ad3      	subs	r3, r2, r3
 80074a4:	00db      	lsls	r3, r3, #3
 80074a6:	3332      	adds	r3, #50	; 0x32
 80074a8:	4a65      	ldr	r2, [pc, #404]	; (8007640 <UART_SetConfig+0x384>)
 80074aa:	fba2 2303 	umull	r2, r3, r2, r3
 80074ae:	095b      	lsrs	r3, r3, #5
 80074b0:	f003 0207 	and.w	r2, r3, #7
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4442      	add	r2, r8
 80074ba:	609a      	str	r2, [r3, #8]
 80074bc:	e26f      	b.n	800799e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80074be:	f7fe f981 	bl	80057c4 <HAL_RCC_GetPCLK1Freq>
 80074c2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	461d      	mov	r5, r3
 80074c8:	f04f 0600 	mov.w	r6, #0
 80074cc:	46a8      	mov	r8, r5
 80074ce:	46b1      	mov	r9, r6
 80074d0:	eb18 0308 	adds.w	r3, r8, r8
 80074d4:	eb49 0409 	adc.w	r4, r9, r9
 80074d8:	4698      	mov	r8, r3
 80074da:	46a1      	mov	r9, r4
 80074dc:	eb18 0805 	adds.w	r8, r8, r5
 80074e0:	eb49 0906 	adc.w	r9, r9, r6
 80074e4:	f04f 0100 	mov.w	r1, #0
 80074e8:	f04f 0200 	mov.w	r2, #0
 80074ec:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80074f0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80074f4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80074f8:	4688      	mov	r8, r1
 80074fa:	4691      	mov	r9, r2
 80074fc:	eb18 0005 	adds.w	r0, r8, r5
 8007500:	eb49 0106 	adc.w	r1, r9, r6
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	461d      	mov	r5, r3
 800750a:	f04f 0600 	mov.w	r6, #0
 800750e:	196b      	adds	r3, r5, r5
 8007510:	eb46 0406 	adc.w	r4, r6, r6
 8007514:	461a      	mov	r2, r3
 8007516:	4623      	mov	r3, r4
 8007518:	f7f8 fe7a 	bl	8000210 <__aeabi_uldivmod>
 800751c:	4603      	mov	r3, r0
 800751e:	460c      	mov	r4, r1
 8007520:	461a      	mov	r2, r3
 8007522:	4b47      	ldr	r3, [pc, #284]	; (8007640 <UART_SetConfig+0x384>)
 8007524:	fba3 2302 	umull	r2, r3, r3, r2
 8007528:	095b      	lsrs	r3, r3, #5
 800752a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	461d      	mov	r5, r3
 8007532:	f04f 0600 	mov.w	r6, #0
 8007536:	46a9      	mov	r9, r5
 8007538:	46b2      	mov	sl, r6
 800753a:	eb19 0309 	adds.w	r3, r9, r9
 800753e:	eb4a 040a 	adc.w	r4, sl, sl
 8007542:	4699      	mov	r9, r3
 8007544:	46a2      	mov	sl, r4
 8007546:	eb19 0905 	adds.w	r9, r9, r5
 800754a:	eb4a 0a06 	adc.w	sl, sl, r6
 800754e:	f04f 0100 	mov.w	r1, #0
 8007552:	f04f 0200 	mov.w	r2, #0
 8007556:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800755a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800755e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007562:	4689      	mov	r9, r1
 8007564:	4692      	mov	sl, r2
 8007566:	eb19 0005 	adds.w	r0, r9, r5
 800756a:	eb4a 0106 	adc.w	r1, sl, r6
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	461d      	mov	r5, r3
 8007574:	f04f 0600 	mov.w	r6, #0
 8007578:	196b      	adds	r3, r5, r5
 800757a:	eb46 0406 	adc.w	r4, r6, r6
 800757e:	461a      	mov	r2, r3
 8007580:	4623      	mov	r3, r4
 8007582:	f7f8 fe45 	bl	8000210 <__aeabi_uldivmod>
 8007586:	4603      	mov	r3, r0
 8007588:	460c      	mov	r4, r1
 800758a:	461a      	mov	r2, r3
 800758c:	4b2c      	ldr	r3, [pc, #176]	; (8007640 <UART_SetConfig+0x384>)
 800758e:	fba3 1302 	umull	r1, r3, r3, r2
 8007592:	095b      	lsrs	r3, r3, #5
 8007594:	2164      	movs	r1, #100	; 0x64
 8007596:	fb01 f303 	mul.w	r3, r1, r3
 800759a:	1ad3      	subs	r3, r2, r3
 800759c:	00db      	lsls	r3, r3, #3
 800759e:	3332      	adds	r3, #50	; 0x32
 80075a0:	4a27      	ldr	r2, [pc, #156]	; (8007640 <UART_SetConfig+0x384>)
 80075a2:	fba2 2303 	umull	r2, r3, r2, r3
 80075a6:	095b      	lsrs	r3, r3, #5
 80075a8:	005b      	lsls	r3, r3, #1
 80075aa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80075ae:	4498      	add	r8, r3
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	461d      	mov	r5, r3
 80075b4:	f04f 0600 	mov.w	r6, #0
 80075b8:	46a9      	mov	r9, r5
 80075ba:	46b2      	mov	sl, r6
 80075bc:	eb19 0309 	adds.w	r3, r9, r9
 80075c0:	eb4a 040a 	adc.w	r4, sl, sl
 80075c4:	4699      	mov	r9, r3
 80075c6:	46a2      	mov	sl, r4
 80075c8:	eb19 0905 	adds.w	r9, r9, r5
 80075cc:	eb4a 0a06 	adc.w	sl, sl, r6
 80075d0:	f04f 0100 	mov.w	r1, #0
 80075d4:	f04f 0200 	mov.w	r2, #0
 80075d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80075dc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80075e0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80075e4:	4689      	mov	r9, r1
 80075e6:	4692      	mov	sl, r2
 80075e8:	eb19 0005 	adds.w	r0, r9, r5
 80075ec:	eb4a 0106 	adc.w	r1, sl, r6
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	461d      	mov	r5, r3
 80075f6:	f04f 0600 	mov.w	r6, #0
 80075fa:	196b      	adds	r3, r5, r5
 80075fc:	eb46 0406 	adc.w	r4, r6, r6
 8007600:	461a      	mov	r2, r3
 8007602:	4623      	mov	r3, r4
 8007604:	f7f8 fe04 	bl	8000210 <__aeabi_uldivmod>
 8007608:	4603      	mov	r3, r0
 800760a:	460c      	mov	r4, r1
 800760c:	461a      	mov	r2, r3
 800760e:	4b0c      	ldr	r3, [pc, #48]	; (8007640 <UART_SetConfig+0x384>)
 8007610:	fba3 1302 	umull	r1, r3, r3, r2
 8007614:	095b      	lsrs	r3, r3, #5
 8007616:	2164      	movs	r1, #100	; 0x64
 8007618:	fb01 f303 	mul.w	r3, r1, r3
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	00db      	lsls	r3, r3, #3
 8007620:	3332      	adds	r3, #50	; 0x32
 8007622:	4a07      	ldr	r2, [pc, #28]	; (8007640 <UART_SetConfig+0x384>)
 8007624:	fba2 2303 	umull	r2, r3, r2, r3
 8007628:	095b      	lsrs	r3, r3, #5
 800762a:	f003 0207 	and.w	r2, r3, #7
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4442      	add	r2, r8
 8007634:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8007636:	e1b2      	b.n	800799e <UART_SetConfig+0x6e2>
 8007638:	40011000 	.word	0x40011000
 800763c:	40011400 	.word	0x40011400
 8007640:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4ad7      	ldr	r2, [pc, #860]	; (80079a8 <UART_SetConfig+0x6ec>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d005      	beq.n	800765a <UART_SetConfig+0x39e>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4ad6      	ldr	r2, [pc, #856]	; (80079ac <UART_SetConfig+0x6f0>)
 8007654:	4293      	cmp	r3, r2
 8007656:	f040 80d1 	bne.w	80077fc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800765a:	f7fe f8c7 	bl	80057ec <HAL_RCC_GetPCLK2Freq>
 800765e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	469a      	mov	sl, r3
 8007664:	f04f 0b00 	mov.w	fp, #0
 8007668:	46d0      	mov	r8, sl
 800766a:	46d9      	mov	r9, fp
 800766c:	eb18 0308 	adds.w	r3, r8, r8
 8007670:	eb49 0409 	adc.w	r4, r9, r9
 8007674:	4698      	mov	r8, r3
 8007676:	46a1      	mov	r9, r4
 8007678:	eb18 080a 	adds.w	r8, r8, sl
 800767c:	eb49 090b 	adc.w	r9, r9, fp
 8007680:	f04f 0100 	mov.w	r1, #0
 8007684:	f04f 0200 	mov.w	r2, #0
 8007688:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800768c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007690:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007694:	4688      	mov	r8, r1
 8007696:	4691      	mov	r9, r2
 8007698:	eb1a 0508 	adds.w	r5, sl, r8
 800769c:	eb4b 0609 	adc.w	r6, fp, r9
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	4619      	mov	r1, r3
 80076a6:	f04f 0200 	mov.w	r2, #0
 80076aa:	f04f 0300 	mov.w	r3, #0
 80076ae:	f04f 0400 	mov.w	r4, #0
 80076b2:	0094      	lsls	r4, r2, #2
 80076b4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80076b8:	008b      	lsls	r3, r1, #2
 80076ba:	461a      	mov	r2, r3
 80076bc:	4623      	mov	r3, r4
 80076be:	4628      	mov	r0, r5
 80076c0:	4631      	mov	r1, r6
 80076c2:	f7f8 fda5 	bl	8000210 <__aeabi_uldivmod>
 80076c6:	4603      	mov	r3, r0
 80076c8:	460c      	mov	r4, r1
 80076ca:	461a      	mov	r2, r3
 80076cc:	4bb8      	ldr	r3, [pc, #736]	; (80079b0 <UART_SetConfig+0x6f4>)
 80076ce:	fba3 2302 	umull	r2, r3, r3, r2
 80076d2:	095b      	lsrs	r3, r3, #5
 80076d4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	469b      	mov	fp, r3
 80076dc:	f04f 0c00 	mov.w	ip, #0
 80076e0:	46d9      	mov	r9, fp
 80076e2:	46e2      	mov	sl, ip
 80076e4:	eb19 0309 	adds.w	r3, r9, r9
 80076e8:	eb4a 040a 	adc.w	r4, sl, sl
 80076ec:	4699      	mov	r9, r3
 80076ee:	46a2      	mov	sl, r4
 80076f0:	eb19 090b 	adds.w	r9, r9, fp
 80076f4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80076f8:	f04f 0100 	mov.w	r1, #0
 80076fc:	f04f 0200 	mov.w	r2, #0
 8007700:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007704:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007708:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800770c:	4689      	mov	r9, r1
 800770e:	4692      	mov	sl, r2
 8007710:	eb1b 0509 	adds.w	r5, fp, r9
 8007714:	eb4c 060a 	adc.w	r6, ip, sl
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	4619      	mov	r1, r3
 800771e:	f04f 0200 	mov.w	r2, #0
 8007722:	f04f 0300 	mov.w	r3, #0
 8007726:	f04f 0400 	mov.w	r4, #0
 800772a:	0094      	lsls	r4, r2, #2
 800772c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007730:	008b      	lsls	r3, r1, #2
 8007732:	461a      	mov	r2, r3
 8007734:	4623      	mov	r3, r4
 8007736:	4628      	mov	r0, r5
 8007738:	4631      	mov	r1, r6
 800773a:	f7f8 fd69 	bl	8000210 <__aeabi_uldivmod>
 800773e:	4603      	mov	r3, r0
 8007740:	460c      	mov	r4, r1
 8007742:	461a      	mov	r2, r3
 8007744:	4b9a      	ldr	r3, [pc, #616]	; (80079b0 <UART_SetConfig+0x6f4>)
 8007746:	fba3 1302 	umull	r1, r3, r3, r2
 800774a:	095b      	lsrs	r3, r3, #5
 800774c:	2164      	movs	r1, #100	; 0x64
 800774e:	fb01 f303 	mul.w	r3, r1, r3
 8007752:	1ad3      	subs	r3, r2, r3
 8007754:	011b      	lsls	r3, r3, #4
 8007756:	3332      	adds	r3, #50	; 0x32
 8007758:	4a95      	ldr	r2, [pc, #596]	; (80079b0 <UART_SetConfig+0x6f4>)
 800775a:	fba2 2303 	umull	r2, r3, r2, r3
 800775e:	095b      	lsrs	r3, r3, #5
 8007760:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007764:	4498      	add	r8, r3
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	469b      	mov	fp, r3
 800776a:	f04f 0c00 	mov.w	ip, #0
 800776e:	46d9      	mov	r9, fp
 8007770:	46e2      	mov	sl, ip
 8007772:	eb19 0309 	adds.w	r3, r9, r9
 8007776:	eb4a 040a 	adc.w	r4, sl, sl
 800777a:	4699      	mov	r9, r3
 800777c:	46a2      	mov	sl, r4
 800777e:	eb19 090b 	adds.w	r9, r9, fp
 8007782:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007786:	f04f 0100 	mov.w	r1, #0
 800778a:	f04f 0200 	mov.w	r2, #0
 800778e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007792:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007796:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800779a:	4689      	mov	r9, r1
 800779c:	4692      	mov	sl, r2
 800779e:	eb1b 0509 	adds.w	r5, fp, r9
 80077a2:	eb4c 060a 	adc.w	r6, ip, sl
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	4619      	mov	r1, r3
 80077ac:	f04f 0200 	mov.w	r2, #0
 80077b0:	f04f 0300 	mov.w	r3, #0
 80077b4:	f04f 0400 	mov.w	r4, #0
 80077b8:	0094      	lsls	r4, r2, #2
 80077ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80077be:	008b      	lsls	r3, r1, #2
 80077c0:	461a      	mov	r2, r3
 80077c2:	4623      	mov	r3, r4
 80077c4:	4628      	mov	r0, r5
 80077c6:	4631      	mov	r1, r6
 80077c8:	f7f8 fd22 	bl	8000210 <__aeabi_uldivmod>
 80077cc:	4603      	mov	r3, r0
 80077ce:	460c      	mov	r4, r1
 80077d0:	461a      	mov	r2, r3
 80077d2:	4b77      	ldr	r3, [pc, #476]	; (80079b0 <UART_SetConfig+0x6f4>)
 80077d4:	fba3 1302 	umull	r1, r3, r3, r2
 80077d8:	095b      	lsrs	r3, r3, #5
 80077da:	2164      	movs	r1, #100	; 0x64
 80077dc:	fb01 f303 	mul.w	r3, r1, r3
 80077e0:	1ad3      	subs	r3, r2, r3
 80077e2:	011b      	lsls	r3, r3, #4
 80077e4:	3332      	adds	r3, #50	; 0x32
 80077e6:	4a72      	ldr	r2, [pc, #456]	; (80079b0 <UART_SetConfig+0x6f4>)
 80077e8:	fba2 2303 	umull	r2, r3, r2, r3
 80077ec:	095b      	lsrs	r3, r3, #5
 80077ee:	f003 020f 	and.w	r2, r3, #15
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4442      	add	r2, r8
 80077f8:	609a      	str	r2, [r3, #8]
 80077fa:	e0d0      	b.n	800799e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80077fc:	f7fd ffe2 	bl	80057c4 <HAL_RCC_GetPCLK1Freq>
 8007800:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	469a      	mov	sl, r3
 8007806:	f04f 0b00 	mov.w	fp, #0
 800780a:	46d0      	mov	r8, sl
 800780c:	46d9      	mov	r9, fp
 800780e:	eb18 0308 	adds.w	r3, r8, r8
 8007812:	eb49 0409 	adc.w	r4, r9, r9
 8007816:	4698      	mov	r8, r3
 8007818:	46a1      	mov	r9, r4
 800781a:	eb18 080a 	adds.w	r8, r8, sl
 800781e:	eb49 090b 	adc.w	r9, r9, fp
 8007822:	f04f 0100 	mov.w	r1, #0
 8007826:	f04f 0200 	mov.w	r2, #0
 800782a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800782e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007832:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007836:	4688      	mov	r8, r1
 8007838:	4691      	mov	r9, r2
 800783a:	eb1a 0508 	adds.w	r5, sl, r8
 800783e:	eb4b 0609 	adc.w	r6, fp, r9
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	4619      	mov	r1, r3
 8007848:	f04f 0200 	mov.w	r2, #0
 800784c:	f04f 0300 	mov.w	r3, #0
 8007850:	f04f 0400 	mov.w	r4, #0
 8007854:	0094      	lsls	r4, r2, #2
 8007856:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800785a:	008b      	lsls	r3, r1, #2
 800785c:	461a      	mov	r2, r3
 800785e:	4623      	mov	r3, r4
 8007860:	4628      	mov	r0, r5
 8007862:	4631      	mov	r1, r6
 8007864:	f7f8 fcd4 	bl	8000210 <__aeabi_uldivmod>
 8007868:	4603      	mov	r3, r0
 800786a:	460c      	mov	r4, r1
 800786c:	461a      	mov	r2, r3
 800786e:	4b50      	ldr	r3, [pc, #320]	; (80079b0 <UART_SetConfig+0x6f4>)
 8007870:	fba3 2302 	umull	r2, r3, r3, r2
 8007874:	095b      	lsrs	r3, r3, #5
 8007876:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	469b      	mov	fp, r3
 800787e:	f04f 0c00 	mov.w	ip, #0
 8007882:	46d9      	mov	r9, fp
 8007884:	46e2      	mov	sl, ip
 8007886:	eb19 0309 	adds.w	r3, r9, r9
 800788a:	eb4a 040a 	adc.w	r4, sl, sl
 800788e:	4699      	mov	r9, r3
 8007890:	46a2      	mov	sl, r4
 8007892:	eb19 090b 	adds.w	r9, r9, fp
 8007896:	eb4a 0a0c 	adc.w	sl, sl, ip
 800789a:	f04f 0100 	mov.w	r1, #0
 800789e:	f04f 0200 	mov.w	r2, #0
 80078a2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078a6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80078aa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80078ae:	4689      	mov	r9, r1
 80078b0:	4692      	mov	sl, r2
 80078b2:	eb1b 0509 	adds.w	r5, fp, r9
 80078b6:	eb4c 060a 	adc.w	r6, ip, sl
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	4619      	mov	r1, r3
 80078c0:	f04f 0200 	mov.w	r2, #0
 80078c4:	f04f 0300 	mov.w	r3, #0
 80078c8:	f04f 0400 	mov.w	r4, #0
 80078cc:	0094      	lsls	r4, r2, #2
 80078ce:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80078d2:	008b      	lsls	r3, r1, #2
 80078d4:	461a      	mov	r2, r3
 80078d6:	4623      	mov	r3, r4
 80078d8:	4628      	mov	r0, r5
 80078da:	4631      	mov	r1, r6
 80078dc:	f7f8 fc98 	bl	8000210 <__aeabi_uldivmod>
 80078e0:	4603      	mov	r3, r0
 80078e2:	460c      	mov	r4, r1
 80078e4:	461a      	mov	r2, r3
 80078e6:	4b32      	ldr	r3, [pc, #200]	; (80079b0 <UART_SetConfig+0x6f4>)
 80078e8:	fba3 1302 	umull	r1, r3, r3, r2
 80078ec:	095b      	lsrs	r3, r3, #5
 80078ee:	2164      	movs	r1, #100	; 0x64
 80078f0:	fb01 f303 	mul.w	r3, r1, r3
 80078f4:	1ad3      	subs	r3, r2, r3
 80078f6:	011b      	lsls	r3, r3, #4
 80078f8:	3332      	adds	r3, #50	; 0x32
 80078fa:	4a2d      	ldr	r2, [pc, #180]	; (80079b0 <UART_SetConfig+0x6f4>)
 80078fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007900:	095b      	lsrs	r3, r3, #5
 8007902:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007906:	4498      	add	r8, r3
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	469b      	mov	fp, r3
 800790c:	f04f 0c00 	mov.w	ip, #0
 8007910:	46d9      	mov	r9, fp
 8007912:	46e2      	mov	sl, ip
 8007914:	eb19 0309 	adds.w	r3, r9, r9
 8007918:	eb4a 040a 	adc.w	r4, sl, sl
 800791c:	4699      	mov	r9, r3
 800791e:	46a2      	mov	sl, r4
 8007920:	eb19 090b 	adds.w	r9, r9, fp
 8007924:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007928:	f04f 0100 	mov.w	r1, #0
 800792c:	f04f 0200 	mov.w	r2, #0
 8007930:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007934:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007938:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800793c:	4689      	mov	r9, r1
 800793e:	4692      	mov	sl, r2
 8007940:	eb1b 0509 	adds.w	r5, fp, r9
 8007944:	eb4c 060a 	adc.w	r6, ip, sl
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	4619      	mov	r1, r3
 800794e:	f04f 0200 	mov.w	r2, #0
 8007952:	f04f 0300 	mov.w	r3, #0
 8007956:	f04f 0400 	mov.w	r4, #0
 800795a:	0094      	lsls	r4, r2, #2
 800795c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007960:	008b      	lsls	r3, r1, #2
 8007962:	461a      	mov	r2, r3
 8007964:	4623      	mov	r3, r4
 8007966:	4628      	mov	r0, r5
 8007968:	4631      	mov	r1, r6
 800796a:	f7f8 fc51 	bl	8000210 <__aeabi_uldivmod>
 800796e:	4603      	mov	r3, r0
 8007970:	460c      	mov	r4, r1
 8007972:	461a      	mov	r2, r3
 8007974:	4b0e      	ldr	r3, [pc, #56]	; (80079b0 <UART_SetConfig+0x6f4>)
 8007976:	fba3 1302 	umull	r1, r3, r3, r2
 800797a:	095b      	lsrs	r3, r3, #5
 800797c:	2164      	movs	r1, #100	; 0x64
 800797e:	fb01 f303 	mul.w	r3, r1, r3
 8007982:	1ad3      	subs	r3, r2, r3
 8007984:	011b      	lsls	r3, r3, #4
 8007986:	3332      	adds	r3, #50	; 0x32
 8007988:	4a09      	ldr	r2, [pc, #36]	; (80079b0 <UART_SetConfig+0x6f4>)
 800798a:	fba2 2303 	umull	r2, r3, r2, r3
 800798e:	095b      	lsrs	r3, r3, #5
 8007990:	f003 020f 	and.w	r2, r3, #15
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4442      	add	r2, r8
 800799a:	609a      	str	r2, [r3, #8]
}
 800799c:	e7ff      	b.n	800799e <UART_SetConfig+0x6e2>
 800799e:	bf00      	nop
 80079a0:	3714      	adds	r7, #20
 80079a2:	46bd      	mov	sp, r7
 80079a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079a8:	40011000 	.word	0x40011000
 80079ac:	40011400 	.word	0x40011400
 80079b0:	51eb851f 	.word	0x51eb851f

080079b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80079b4:	b480      	push	{r7}
 80079b6:	b085      	sub	sp, #20
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	60f8      	str	r0, [r7, #12]
 80079bc:	60b9      	str	r1, [r7, #8]
 80079be:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	4a07      	ldr	r2, [pc, #28]	; (80079e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80079c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	4a06      	ldr	r2, [pc, #24]	; (80079e4 <vApplicationGetIdleTaskMemory+0x30>)
 80079ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2280      	movs	r2, #128	; 0x80
 80079d0:	601a      	str	r2, [r3, #0]
}
 80079d2:	bf00      	nop
 80079d4:	3714      	adds	r7, #20
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr
 80079de:	bf00      	nop
 80079e0:	2000025c 	.word	0x2000025c
 80079e4:	200002b8 	.word	0x200002b8

080079e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80079e8:	b480      	push	{r7}
 80079ea:	b085      	sub	sp, #20
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	4a07      	ldr	r2, [pc, #28]	; (8007a14 <vApplicationGetTimerTaskMemory+0x2c>)
 80079f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	4a06      	ldr	r2, [pc, #24]	; (8007a18 <vApplicationGetTimerTaskMemory+0x30>)
 80079fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007a06:	601a      	str	r2, [r3, #0]
}
 8007a08:	bf00      	nop
 8007a0a:	3714      	adds	r7, #20
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a12:	4770      	bx	lr
 8007a14:	200004b8 	.word	0x200004b8
 8007a18:	20000514 	.word	0x20000514

08007a1c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f103 0208 	add.w	r2, r3, #8
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f04f 32ff 	mov.w	r2, #4294967295
 8007a34:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f103 0208 	add.w	r2, r3, #8
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f103 0208 	add.w	r2, r3, #8
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007a50:	bf00      	nop
 8007a52:	370c      	adds	r7, #12
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2200      	movs	r2, #0
 8007a68:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007a6a:	bf00      	nop
 8007a6c:	370c      	adds	r7, #12
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr

08007a76 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a76:	b480      	push	{r7}
 8007a78:	b085      	sub	sp, #20
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	6078      	str	r0, [r7, #4]
 8007a7e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	689a      	ldr	r2, [r3, #8]
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	683a      	ldr	r2, [r7, #0]
 8007a9a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	683a      	ldr	r2, [r7, #0]
 8007aa0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	687a      	ldr	r2, [r7, #4]
 8007aa6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	1c5a      	adds	r2, r3, #1
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	601a      	str	r2, [r3, #0]
}
 8007ab2:	bf00      	nop
 8007ab4:	3714      	adds	r7, #20
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr

08007abe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007abe:	b480      	push	{r7}
 8007ac0:	b085      	sub	sp, #20
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
 8007ac6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ad4:	d103      	bne.n	8007ade <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	691b      	ldr	r3, [r3, #16]
 8007ada:	60fb      	str	r3, [r7, #12]
 8007adc:	e00c      	b.n	8007af8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	3308      	adds	r3, #8
 8007ae2:	60fb      	str	r3, [r7, #12]
 8007ae4:	e002      	b.n	8007aec <vListInsert+0x2e>
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	60fb      	str	r3, [r7, #12]
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	68ba      	ldr	r2, [r7, #8]
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d2f6      	bcs.n	8007ae6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	683a      	ldr	r2, [r7, #0]
 8007b06:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	68fa      	ldr	r2, [r7, #12]
 8007b0c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	683a      	ldr	r2, [r7, #0]
 8007b12:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	1c5a      	adds	r2, r3, #1
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	601a      	str	r2, [r3, #0]
}
 8007b24:	bf00      	nop
 8007b26:	3714      	adds	r7, #20
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr

08007b30 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007b30:	b480      	push	{r7}
 8007b32:	b085      	sub	sp, #20
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	691b      	ldr	r3, [r3, #16]
 8007b3c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	685b      	ldr	r3, [r3, #4]
 8007b42:	687a      	ldr	r2, [r7, #4]
 8007b44:	6892      	ldr	r2, [r2, #8]
 8007b46:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	687a      	ldr	r2, [r7, #4]
 8007b4e:	6852      	ldr	r2, [r2, #4]
 8007b50:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d103      	bne.n	8007b64 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	689a      	ldr	r2, [r3, #8]
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	1e5a      	subs	r2, r3, #1
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3714      	adds	r7, #20
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b82:	4770      	bx	lr

08007b84 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b084      	sub	sp, #16
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d109      	bne.n	8007bac <xQueueGenericReset+0x28>
 8007b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b9c:	f383 8811 	msr	BASEPRI, r3
 8007ba0:	f3bf 8f6f 	isb	sy
 8007ba4:	f3bf 8f4f 	dsb	sy
 8007ba8:	60bb      	str	r3, [r7, #8]
 8007baa:	e7fe      	b.n	8007baa <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8007bac:	f002 fb3e 	bl	800a22c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bb8:	68f9      	ldr	r1, [r7, #12]
 8007bba:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007bbc:	fb01 f303 	mul.w	r3, r1, r3
 8007bc0:	441a      	add	r2, r3
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681a      	ldr	r2, [r3, #0]
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bdc:	3b01      	subs	r3, #1
 8007bde:	68f9      	ldr	r1, [r7, #12]
 8007be0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007be2:	fb01 f303 	mul.w	r3, r1, r3
 8007be6:	441a      	add	r2, r3
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	22ff      	movs	r2, #255	; 0xff
 8007bf0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	22ff      	movs	r2, #255	; 0xff
 8007bf8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d114      	bne.n	8007c2c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	691b      	ldr	r3, [r3, #16]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d01a      	beq.n	8007c40 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	3310      	adds	r3, #16
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f001 fb3e 	bl	8009290 <xTaskRemoveFromEventList>
 8007c14:	4603      	mov	r3, r0
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d012      	beq.n	8007c40 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007c1a:	4b0d      	ldr	r3, [pc, #52]	; (8007c50 <xQueueGenericReset+0xcc>)
 8007c1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c20:	601a      	str	r2, [r3, #0]
 8007c22:	f3bf 8f4f 	dsb	sy
 8007c26:	f3bf 8f6f 	isb	sy
 8007c2a:	e009      	b.n	8007c40 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	3310      	adds	r3, #16
 8007c30:	4618      	mov	r0, r3
 8007c32:	f7ff fef3 	bl	8007a1c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	3324      	adds	r3, #36	; 0x24
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f7ff feee 	bl	8007a1c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007c40:	f002 fb22 	bl	800a288 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007c44:	2301      	movs	r3, #1
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3710      	adds	r7, #16
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
 8007c4e:	bf00      	nop
 8007c50:	e000ed04 	.word	0xe000ed04

08007c54 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b08e      	sub	sp, #56	; 0x38
 8007c58:	af02      	add	r7, sp, #8
 8007c5a:	60f8      	str	r0, [r7, #12]
 8007c5c:	60b9      	str	r1, [r7, #8]
 8007c5e:	607a      	str	r2, [r7, #4]
 8007c60:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d109      	bne.n	8007c7c <xQueueGenericCreateStatic+0x28>
 8007c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c6c:	f383 8811 	msr	BASEPRI, r3
 8007c70:	f3bf 8f6f 	isb	sy
 8007c74:	f3bf 8f4f 	dsb	sy
 8007c78:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c7a:	e7fe      	b.n	8007c7a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d109      	bne.n	8007c96 <xQueueGenericCreateStatic+0x42>
 8007c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c86:	f383 8811 	msr	BASEPRI, r3
 8007c8a:	f3bf 8f6f 	isb	sy
 8007c8e:	f3bf 8f4f 	dsb	sy
 8007c92:	627b      	str	r3, [r7, #36]	; 0x24
 8007c94:	e7fe      	b.n	8007c94 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d002      	beq.n	8007ca2 <xQueueGenericCreateStatic+0x4e>
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d001      	beq.n	8007ca6 <xQueueGenericCreateStatic+0x52>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e000      	b.n	8007ca8 <xQueueGenericCreateStatic+0x54>
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d109      	bne.n	8007cc0 <xQueueGenericCreateStatic+0x6c>
 8007cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb0:	f383 8811 	msr	BASEPRI, r3
 8007cb4:	f3bf 8f6f 	isb	sy
 8007cb8:	f3bf 8f4f 	dsb	sy
 8007cbc:	623b      	str	r3, [r7, #32]
 8007cbe:	e7fe      	b.n	8007cbe <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d102      	bne.n	8007ccc <xQueueGenericCreateStatic+0x78>
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d101      	bne.n	8007cd0 <xQueueGenericCreateStatic+0x7c>
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e000      	b.n	8007cd2 <xQueueGenericCreateStatic+0x7e>
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d109      	bne.n	8007cea <xQueueGenericCreateStatic+0x96>
 8007cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cda:	f383 8811 	msr	BASEPRI, r3
 8007cde:	f3bf 8f6f 	isb	sy
 8007ce2:	f3bf 8f4f 	dsb	sy
 8007ce6:	61fb      	str	r3, [r7, #28]
 8007ce8:	e7fe      	b.n	8007ce8 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007cea:	2350      	movs	r3, #80	; 0x50
 8007cec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	2b50      	cmp	r3, #80	; 0x50
 8007cf2:	d009      	beq.n	8007d08 <xQueueGenericCreateStatic+0xb4>
 8007cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf8:	f383 8811 	msr	BASEPRI, r3
 8007cfc:	f3bf 8f6f 	isb	sy
 8007d00:	f3bf 8f4f 	dsb	sy
 8007d04:	61bb      	str	r3, [r7, #24]
 8007d06:	e7fe      	b.n	8007d06 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d00d      	beq.n	8007d2e <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d14:	2201      	movs	r2, #1
 8007d16:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007d1a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d20:	9300      	str	r3, [sp, #0]
 8007d22:	4613      	mov	r3, r2
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	68b9      	ldr	r1, [r7, #8]
 8007d28:	68f8      	ldr	r0, [r7, #12]
 8007d2a:	f000 f842 	bl	8007db2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8007d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3730      	adds	r7, #48	; 0x30
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b08a      	sub	sp, #40	; 0x28
 8007d3c:	af02      	add	r7, sp, #8
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	60b9      	str	r1, [r7, #8]
 8007d42:	4613      	mov	r3, r2
 8007d44:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d109      	bne.n	8007d60 <xQueueGenericCreate+0x28>
 8007d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d50:	f383 8811 	msr	BASEPRI, r3
 8007d54:	f3bf 8f6f 	isb	sy
 8007d58:	f3bf 8f4f 	dsb	sy
 8007d5c:	613b      	str	r3, [r7, #16]
 8007d5e:	e7fe      	b.n	8007d5e <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d102      	bne.n	8007d6c <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8007d66:	2300      	movs	r3, #0
 8007d68:	61fb      	str	r3, [r7, #28]
 8007d6a:	e004      	b.n	8007d76 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	68ba      	ldr	r2, [r7, #8]
 8007d70:	fb02 f303 	mul.w	r3, r2, r3
 8007d74:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8007d76:	69fb      	ldr	r3, [r7, #28]
 8007d78:	3350      	adds	r3, #80	; 0x50
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f002 fb70 	bl	800a460 <pvPortMalloc>
 8007d80:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007d82:	69bb      	ldr	r3, [r7, #24]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d00f      	beq.n	8007da8 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8007d88:	69bb      	ldr	r3, [r7, #24]
 8007d8a:	3350      	adds	r3, #80	; 0x50
 8007d8c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007d8e:	69bb      	ldr	r3, [r7, #24]
 8007d90:	2200      	movs	r2, #0
 8007d92:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007d96:	79fa      	ldrb	r2, [r7, #7]
 8007d98:	69bb      	ldr	r3, [r7, #24]
 8007d9a:	9300      	str	r3, [sp, #0]
 8007d9c:	4613      	mov	r3, r2
 8007d9e:	697a      	ldr	r2, [r7, #20]
 8007da0:	68b9      	ldr	r1, [r7, #8]
 8007da2:	68f8      	ldr	r0, [r7, #12]
 8007da4:	f000 f805 	bl	8007db2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8007da8:	69bb      	ldr	r3, [r7, #24]
	}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3720      	adds	r7, #32
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}

08007db2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007db2:	b580      	push	{r7, lr}
 8007db4:	b084      	sub	sp, #16
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	60f8      	str	r0, [r7, #12]
 8007dba:	60b9      	str	r1, [r7, #8]
 8007dbc:	607a      	str	r2, [r7, #4]
 8007dbe:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d103      	bne.n	8007dce <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007dc6:	69bb      	ldr	r3, [r7, #24]
 8007dc8:	69ba      	ldr	r2, [r7, #24]
 8007dca:	601a      	str	r2, [r3, #0]
 8007dcc:	e002      	b.n	8007dd4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007dce:	69bb      	ldr	r3, [r7, #24]
 8007dd0:	687a      	ldr	r2, [r7, #4]
 8007dd2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	68fa      	ldr	r2, [r7, #12]
 8007dd8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007dda:	69bb      	ldr	r3, [r7, #24]
 8007ddc:	68ba      	ldr	r2, [r7, #8]
 8007dde:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007de0:	2101      	movs	r1, #1
 8007de2:	69b8      	ldr	r0, [r7, #24]
 8007de4:	f7ff fece 	bl	8007b84 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007de8:	69bb      	ldr	r3, [r7, #24]
 8007dea:	78fa      	ldrb	r2, [r7, #3]
 8007dec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007df0:	bf00      	nop
 8007df2:	3710      	adds	r7, #16
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}

08007df8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b08e      	sub	sp, #56	; 0x38
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	60f8      	str	r0, [r7, #12]
 8007e00:	60b9      	str	r1, [r7, #8]
 8007e02:	607a      	str	r2, [r7, #4]
 8007e04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007e06:	2300      	movs	r3, #0
 8007e08:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d109      	bne.n	8007e28 <xQueueGenericSend+0x30>
 8007e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e18:	f383 8811 	msr	BASEPRI, r3
 8007e1c:	f3bf 8f6f 	isb	sy
 8007e20:	f3bf 8f4f 	dsb	sy
 8007e24:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e26:	e7fe      	b.n	8007e26 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d103      	bne.n	8007e36 <xQueueGenericSend+0x3e>
 8007e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d101      	bne.n	8007e3a <xQueueGenericSend+0x42>
 8007e36:	2301      	movs	r3, #1
 8007e38:	e000      	b.n	8007e3c <xQueueGenericSend+0x44>
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d109      	bne.n	8007e54 <xQueueGenericSend+0x5c>
 8007e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e44:	f383 8811 	msr	BASEPRI, r3
 8007e48:	f3bf 8f6f 	isb	sy
 8007e4c:	f3bf 8f4f 	dsb	sy
 8007e50:	627b      	str	r3, [r7, #36]	; 0x24
 8007e52:	e7fe      	b.n	8007e52 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	2b02      	cmp	r3, #2
 8007e58:	d103      	bne.n	8007e62 <xQueueGenericSend+0x6a>
 8007e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d101      	bne.n	8007e66 <xQueueGenericSend+0x6e>
 8007e62:	2301      	movs	r3, #1
 8007e64:	e000      	b.n	8007e68 <xQueueGenericSend+0x70>
 8007e66:	2300      	movs	r3, #0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d109      	bne.n	8007e80 <xQueueGenericSend+0x88>
 8007e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e70:	f383 8811 	msr	BASEPRI, r3
 8007e74:	f3bf 8f6f 	isb	sy
 8007e78:	f3bf 8f4f 	dsb	sy
 8007e7c:	623b      	str	r3, [r7, #32]
 8007e7e:	e7fe      	b.n	8007e7e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e80:	f001 fbc2 	bl	8009608 <xTaskGetSchedulerState>
 8007e84:	4603      	mov	r3, r0
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d102      	bne.n	8007e90 <xQueueGenericSend+0x98>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d101      	bne.n	8007e94 <xQueueGenericSend+0x9c>
 8007e90:	2301      	movs	r3, #1
 8007e92:	e000      	b.n	8007e96 <xQueueGenericSend+0x9e>
 8007e94:	2300      	movs	r3, #0
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d109      	bne.n	8007eae <xQueueGenericSend+0xb6>
 8007e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e9e:	f383 8811 	msr	BASEPRI, r3
 8007ea2:	f3bf 8f6f 	isb	sy
 8007ea6:	f3bf 8f4f 	dsb	sy
 8007eaa:	61fb      	str	r3, [r7, #28]
 8007eac:	e7fe      	b.n	8007eac <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007eae:	f002 f9bd 	bl	800a22c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eba:	429a      	cmp	r2, r3
 8007ebc:	d302      	bcc.n	8007ec4 <xQueueGenericSend+0xcc>
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	2b02      	cmp	r3, #2
 8007ec2:	d129      	bne.n	8007f18 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ec4:	683a      	ldr	r2, [r7, #0]
 8007ec6:	68b9      	ldr	r1, [r7, #8]
 8007ec8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007eca:	f000 fc26 	bl	800871a <prvCopyDataToQueue>
 8007ece:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d010      	beq.n	8007efa <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eda:	3324      	adds	r3, #36	; 0x24
 8007edc:	4618      	mov	r0, r3
 8007ede:	f001 f9d7 	bl	8009290 <xTaskRemoveFromEventList>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d013      	beq.n	8007f10 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007ee8:	4b3f      	ldr	r3, [pc, #252]	; (8007fe8 <xQueueGenericSend+0x1f0>)
 8007eea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007eee:	601a      	str	r2, [r3, #0]
 8007ef0:	f3bf 8f4f 	dsb	sy
 8007ef4:	f3bf 8f6f 	isb	sy
 8007ef8:	e00a      	b.n	8007f10 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d007      	beq.n	8007f10 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007f00:	4b39      	ldr	r3, [pc, #228]	; (8007fe8 <xQueueGenericSend+0x1f0>)
 8007f02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f06:	601a      	str	r2, [r3, #0]
 8007f08:	f3bf 8f4f 	dsb	sy
 8007f0c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007f10:	f002 f9ba 	bl	800a288 <vPortExitCritical>
				return pdPASS;
 8007f14:	2301      	movs	r3, #1
 8007f16:	e063      	b.n	8007fe0 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d103      	bne.n	8007f26 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007f1e:	f002 f9b3 	bl	800a288 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007f22:	2300      	movs	r3, #0
 8007f24:	e05c      	b.n	8007fe0 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007f26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d106      	bne.n	8007f3a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007f2c:	f107 0314 	add.w	r3, r7, #20
 8007f30:	4618      	mov	r0, r3
 8007f32:	f001 fa0f 	bl	8009354 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007f36:	2301      	movs	r3, #1
 8007f38:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007f3a:	f002 f9a5 	bl	800a288 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007f3e:	f000 ff85 	bl	8008e4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f42:	f002 f973 	bl	800a22c <vPortEnterCritical>
 8007f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f4c:	b25b      	sxtb	r3, r3
 8007f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f52:	d103      	bne.n	8007f5c <xQueueGenericSend+0x164>
 8007f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f56:	2200      	movs	r2, #0
 8007f58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f62:	b25b      	sxtb	r3, r3
 8007f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f68:	d103      	bne.n	8007f72 <xQueueGenericSend+0x17a>
 8007f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007f72:	f002 f989 	bl	800a288 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f76:	1d3a      	adds	r2, r7, #4
 8007f78:	f107 0314 	add.w	r3, r7, #20
 8007f7c:	4611      	mov	r1, r2
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f001 f9fe 	bl	8009380 <xTaskCheckForTimeOut>
 8007f84:	4603      	mov	r3, r0
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d124      	bne.n	8007fd4 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007f8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f8c:	f000 fcbd 	bl	800890a <prvIsQueueFull>
 8007f90:	4603      	mov	r3, r0
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d018      	beq.n	8007fc8 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f98:	3310      	adds	r3, #16
 8007f9a:	687a      	ldr	r2, [r7, #4]
 8007f9c:	4611      	mov	r1, r2
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f001 f928 	bl	80091f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007fa4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007fa6:	f000 fc48 	bl	800883a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007faa:	f000 ff5d 	bl	8008e68 <xTaskResumeAll>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	f47f af7c 	bne.w	8007eae <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8007fb6:	4b0c      	ldr	r3, [pc, #48]	; (8007fe8 <xQueueGenericSend+0x1f0>)
 8007fb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fbc:	601a      	str	r2, [r3, #0]
 8007fbe:	f3bf 8f4f 	dsb	sy
 8007fc2:	f3bf 8f6f 	isb	sy
 8007fc6:	e772      	b.n	8007eae <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007fc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007fca:	f000 fc36 	bl	800883a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007fce:	f000 ff4b 	bl	8008e68 <xTaskResumeAll>
 8007fd2:	e76c      	b.n	8007eae <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007fd4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007fd6:	f000 fc30 	bl	800883a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007fda:	f000 ff45 	bl	8008e68 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007fde:	2300      	movs	r3, #0
		}
	}
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	3738      	adds	r7, #56	; 0x38
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}
 8007fe8:	e000ed04 	.word	0xe000ed04

08007fec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b08e      	sub	sp, #56	; 0x38
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	607a      	str	r2, [r7, #4]
 8007ff8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008000:	2b00      	cmp	r3, #0
 8008002:	d109      	bne.n	8008018 <xQueueGenericSendFromISR+0x2c>
 8008004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008008:	f383 8811 	msr	BASEPRI, r3
 800800c:	f3bf 8f6f 	isb	sy
 8008010:	f3bf 8f4f 	dsb	sy
 8008014:	627b      	str	r3, [r7, #36]	; 0x24
 8008016:	e7fe      	b.n	8008016 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d103      	bne.n	8008026 <xQueueGenericSendFromISR+0x3a>
 800801e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008022:	2b00      	cmp	r3, #0
 8008024:	d101      	bne.n	800802a <xQueueGenericSendFromISR+0x3e>
 8008026:	2301      	movs	r3, #1
 8008028:	e000      	b.n	800802c <xQueueGenericSendFromISR+0x40>
 800802a:	2300      	movs	r3, #0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d109      	bne.n	8008044 <xQueueGenericSendFromISR+0x58>
 8008030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008034:	f383 8811 	msr	BASEPRI, r3
 8008038:	f3bf 8f6f 	isb	sy
 800803c:	f3bf 8f4f 	dsb	sy
 8008040:	623b      	str	r3, [r7, #32]
 8008042:	e7fe      	b.n	8008042 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	2b02      	cmp	r3, #2
 8008048:	d103      	bne.n	8008052 <xQueueGenericSendFromISR+0x66>
 800804a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800804c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800804e:	2b01      	cmp	r3, #1
 8008050:	d101      	bne.n	8008056 <xQueueGenericSendFromISR+0x6a>
 8008052:	2301      	movs	r3, #1
 8008054:	e000      	b.n	8008058 <xQueueGenericSendFromISR+0x6c>
 8008056:	2300      	movs	r3, #0
 8008058:	2b00      	cmp	r3, #0
 800805a:	d109      	bne.n	8008070 <xQueueGenericSendFromISR+0x84>
 800805c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008060:	f383 8811 	msr	BASEPRI, r3
 8008064:	f3bf 8f6f 	isb	sy
 8008068:	f3bf 8f4f 	dsb	sy
 800806c:	61fb      	str	r3, [r7, #28]
 800806e:	e7fe      	b.n	800806e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008070:	f002 f9b8 	bl	800a3e4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008074:	f3ef 8211 	mrs	r2, BASEPRI
 8008078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800807c:	f383 8811 	msr	BASEPRI, r3
 8008080:	f3bf 8f6f 	isb	sy
 8008084:	f3bf 8f4f 	dsb	sy
 8008088:	61ba      	str	r2, [r7, #24]
 800808a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800808c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800808e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008092:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008098:	429a      	cmp	r2, r3
 800809a:	d302      	bcc.n	80080a2 <xQueueGenericSendFromISR+0xb6>
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	2b02      	cmp	r3, #2
 80080a0:	d12c      	bne.n	80080fc <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80080a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80080a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80080ac:	683a      	ldr	r2, [r7, #0]
 80080ae:	68b9      	ldr	r1, [r7, #8]
 80080b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80080b2:	f000 fb32 	bl	800871a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80080b6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80080ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080be:	d112      	bne.n	80080e6 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80080c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d016      	beq.n	80080f6 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80080c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080ca:	3324      	adds	r3, #36	; 0x24
 80080cc:	4618      	mov	r0, r3
 80080ce:	f001 f8df 	bl	8009290 <xTaskRemoveFromEventList>
 80080d2:	4603      	mov	r3, r0
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d00e      	beq.n	80080f6 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d00b      	beq.n	80080f6 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2201      	movs	r2, #1
 80080e2:	601a      	str	r2, [r3, #0]
 80080e4:	e007      	b.n	80080f6 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80080e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80080ea:	3301      	adds	r3, #1
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	b25a      	sxtb	r2, r3
 80080f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80080f6:	2301      	movs	r3, #1
 80080f8:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80080fa:	e001      	b.n	8008100 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80080fc:	2300      	movs	r3, #0
 80080fe:	637b      	str	r3, [r7, #52]	; 0x34
 8008100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008102:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800810a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800810c:	4618      	mov	r0, r3
 800810e:	3738      	adds	r7, #56	; 0x38
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b08e      	sub	sp, #56	; 0x38
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008124:	2b00      	cmp	r3, #0
 8008126:	d109      	bne.n	800813c <xQueueGiveFromISR+0x28>
	__asm volatile
 8008128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800812c:	f383 8811 	msr	BASEPRI, r3
 8008130:	f3bf 8f6f 	isb	sy
 8008134:	f3bf 8f4f 	dsb	sy
 8008138:	623b      	str	r3, [r7, #32]
 800813a:	e7fe      	b.n	800813a <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800813c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800813e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008140:	2b00      	cmp	r3, #0
 8008142:	d009      	beq.n	8008158 <xQueueGiveFromISR+0x44>
 8008144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008148:	f383 8811 	msr	BASEPRI, r3
 800814c:	f3bf 8f6f 	isb	sy
 8008150:	f3bf 8f4f 	dsb	sy
 8008154:	61fb      	str	r3, [r7, #28]
 8008156:	e7fe      	b.n	8008156 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8008158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d103      	bne.n	8008168 <xQueueGiveFromISR+0x54>
 8008160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d101      	bne.n	800816c <xQueueGiveFromISR+0x58>
 8008168:	2301      	movs	r3, #1
 800816a:	e000      	b.n	800816e <xQueueGiveFromISR+0x5a>
 800816c:	2300      	movs	r3, #0
 800816e:	2b00      	cmp	r3, #0
 8008170:	d109      	bne.n	8008186 <xQueueGiveFromISR+0x72>
 8008172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008176:	f383 8811 	msr	BASEPRI, r3
 800817a:	f3bf 8f6f 	isb	sy
 800817e:	f3bf 8f4f 	dsb	sy
 8008182:	61bb      	str	r3, [r7, #24]
 8008184:	e7fe      	b.n	8008184 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008186:	f002 f92d 	bl	800a3e4 <vPortValidateInterruptPriority>
	__asm volatile
 800818a:	f3ef 8211 	mrs	r2, BASEPRI
 800818e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008192:	f383 8811 	msr	BASEPRI, r3
 8008196:	f3bf 8f6f 	isb	sy
 800819a:	f3bf 8f4f 	dsb	sy
 800819e:	617a      	str	r2, [r7, #20]
 80081a0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80081a2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80081a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80081a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081aa:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80081ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d22b      	bcs.n	800820e <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80081b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80081bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80081c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c2:	1c5a      	adds	r2, r3, #1
 80081c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081c6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80081c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80081cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081d0:	d112      	bne.n	80081f8 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80081d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d016      	beq.n	8008208 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80081da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081dc:	3324      	adds	r3, #36	; 0x24
 80081de:	4618      	mov	r0, r3
 80081e0:	f001 f856 	bl	8009290 <xTaskRemoveFromEventList>
 80081e4:	4603      	mov	r3, r0
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d00e      	beq.n	8008208 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d00b      	beq.n	8008208 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	2201      	movs	r2, #1
 80081f4:	601a      	str	r2, [r3, #0]
 80081f6:	e007      	b.n	8008208 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80081f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80081fc:	3301      	adds	r3, #1
 80081fe:	b2db      	uxtb	r3, r3
 8008200:	b25a      	sxtb	r2, r3
 8008202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008204:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008208:	2301      	movs	r3, #1
 800820a:	637b      	str	r3, [r7, #52]	; 0x34
 800820c:	e001      	b.n	8008212 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800820e:	2300      	movs	r3, #0
 8008210:	637b      	str	r3, [r7, #52]	; 0x34
 8008212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008214:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800821c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800821e:	4618      	mov	r0, r3
 8008220:	3738      	adds	r7, #56	; 0x38
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}
	...

08008228 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b08c      	sub	sp, #48	; 0x30
 800822c:	af00      	add	r7, sp, #0
 800822e:	60f8      	str	r0, [r7, #12]
 8008230:	60b9      	str	r1, [r7, #8]
 8008232:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008234:	2300      	movs	r3, #0
 8008236:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800823c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800823e:	2b00      	cmp	r3, #0
 8008240:	d109      	bne.n	8008256 <xQueueReceive+0x2e>
	__asm volatile
 8008242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008246:	f383 8811 	msr	BASEPRI, r3
 800824a:	f3bf 8f6f 	isb	sy
 800824e:	f3bf 8f4f 	dsb	sy
 8008252:	623b      	str	r3, [r7, #32]
 8008254:	e7fe      	b.n	8008254 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d103      	bne.n	8008264 <xQueueReceive+0x3c>
 800825c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800825e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008260:	2b00      	cmp	r3, #0
 8008262:	d101      	bne.n	8008268 <xQueueReceive+0x40>
 8008264:	2301      	movs	r3, #1
 8008266:	e000      	b.n	800826a <xQueueReceive+0x42>
 8008268:	2300      	movs	r3, #0
 800826a:	2b00      	cmp	r3, #0
 800826c:	d109      	bne.n	8008282 <xQueueReceive+0x5a>
 800826e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008272:	f383 8811 	msr	BASEPRI, r3
 8008276:	f3bf 8f6f 	isb	sy
 800827a:	f3bf 8f4f 	dsb	sy
 800827e:	61fb      	str	r3, [r7, #28]
 8008280:	e7fe      	b.n	8008280 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008282:	f001 f9c1 	bl	8009608 <xTaskGetSchedulerState>
 8008286:	4603      	mov	r3, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	d102      	bne.n	8008292 <xQueueReceive+0x6a>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d101      	bne.n	8008296 <xQueueReceive+0x6e>
 8008292:	2301      	movs	r3, #1
 8008294:	e000      	b.n	8008298 <xQueueReceive+0x70>
 8008296:	2300      	movs	r3, #0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d109      	bne.n	80082b0 <xQueueReceive+0x88>
 800829c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a0:	f383 8811 	msr	BASEPRI, r3
 80082a4:	f3bf 8f6f 	isb	sy
 80082a8:	f3bf 8f4f 	dsb	sy
 80082ac:	61bb      	str	r3, [r7, #24]
 80082ae:	e7fe      	b.n	80082ae <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80082b0:	f001 ffbc 	bl	800a22c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80082b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082b8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80082ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d01f      	beq.n	8008300 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80082c0:	68b9      	ldr	r1, [r7, #8]
 80082c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80082c4:	f000 fa93 	bl	80087ee <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80082c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ca:	1e5a      	subs	r2, r3, #1
 80082cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082ce:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082d2:	691b      	ldr	r3, [r3, #16]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d00f      	beq.n	80082f8 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80082d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082da:	3310      	adds	r3, #16
 80082dc:	4618      	mov	r0, r3
 80082de:	f000 ffd7 	bl	8009290 <xTaskRemoveFromEventList>
 80082e2:	4603      	mov	r3, r0
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d007      	beq.n	80082f8 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80082e8:	4b3c      	ldr	r3, [pc, #240]	; (80083dc <xQueueReceive+0x1b4>)
 80082ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082ee:	601a      	str	r2, [r3, #0]
 80082f0:	f3bf 8f4f 	dsb	sy
 80082f4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80082f8:	f001 ffc6 	bl	800a288 <vPortExitCritical>
				return pdPASS;
 80082fc:	2301      	movs	r3, #1
 80082fe:	e069      	b.n	80083d4 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d103      	bne.n	800830e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008306:	f001 ffbf 	bl	800a288 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800830a:	2300      	movs	r3, #0
 800830c:	e062      	b.n	80083d4 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800830e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008310:	2b00      	cmp	r3, #0
 8008312:	d106      	bne.n	8008322 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008314:	f107 0310 	add.w	r3, r7, #16
 8008318:	4618      	mov	r0, r3
 800831a:	f001 f81b 	bl	8009354 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800831e:	2301      	movs	r3, #1
 8008320:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008322:	f001 ffb1 	bl	800a288 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008326:	f000 fd91 	bl	8008e4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800832a:	f001 ff7f 	bl	800a22c <vPortEnterCritical>
 800832e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008330:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008334:	b25b      	sxtb	r3, r3
 8008336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800833a:	d103      	bne.n	8008344 <xQueueReceive+0x11c>
 800833c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800833e:	2200      	movs	r2, #0
 8008340:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008346:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800834a:	b25b      	sxtb	r3, r3
 800834c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008350:	d103      	bne.n	800835a <xQueueReceive+0x132>
 8008352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008354:	2200      	movs	r2, #0
 8008356:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800835a:	f001 ff95 	bl	800a288 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800835e:	1d3a      	adds	r2, r7, #4
 8008360:	f107 0310 	add.w	r3, r7, #16
 8008364:	4611      	mov	r1, r2
 8008366:	4618      	mov	r0, r3
 8008368:	f001 f80a 	bl	8009380 <xTaskCheckForTimeOut>
 800836c:	4603      	mov	r3, r0
 800836e:	2b00      	cmp	r3, #0
 8008370:	d123      	bne.n	80083ba <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008372:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008374:	f000 fab3 	bl	80088de <prvIsQueueEmpty>
 8008378:	4603      	mov	r3, r0
 800837a:	2b00      	cmp	r3, #0
 800837c:	d017      	beq.n	80083ae <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800837e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008380:	3324      	adds	r3, #36	; 0x24
 8008382:	687a      	ldr	r2, [r7, #4]
 8008384:	4611      	mov	r1, r2
 8008386:	4618      	mov	r0, r3
 8008388:	f000 ff34 	bl	80091f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800838c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800838e:	f000 fa54 	bl	800883a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008392:	f000 fd69 	bl	8008e68 <xTaskResumeAll>
 8008396:	4603      	mov	r3, r0
 8008398:	2b00      	cmp	r3, #0
 800839a:	d189      	bne.n	80082b0 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800839c:	4b0f      	ldr	r3, [pc, #60]	; (80083dc <xQueueReceive+0x1b4>)
 800839e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083a2:	601a      	str	r2, [r3, #0]
 80083a4:	f3bf 8f4f 	dsb	sy
 80083a8:	f3bf 8f6f 	isb	sy
 80083ac:	e780      	b.n	80082b0 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80083ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083b0:	f000 fa43 	bl	800883a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80083b4:	f000 fd58 	bl	8008e68 <xTaskResumeAll>
 80083b8:	e77a      	b.n	80082b0 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80083ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083bc:	f000 fa3d 	bl	800883a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80083c0:	f000 fd52 	bl	8008e68 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80083c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083c6:	f000 fa8a 	bl	80088de <prvIsQueueEmpty>
 80083ca:	4603      	mov	r3, r0
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	f43f af6f 	beq.w	80082b0 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80083d2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3730      	adds	r7, #48	; 0x30
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}
 80083dc:	e000ed04 	.word	0xe000ed04

080083e0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b08e      	sub	sp, #56	; 0x38
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80083ea:	2300      	movs	r3, #0
 80083ec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80083f2:	2300      	movs	r3, #0
 80083f4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80083f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d109      	bne.n	8008410 <xQueueSemaphoreTake+0x30>
 80083fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008400:	f383 8811 	msr	BASEPRI, r3
 8008404:	f3bf 8f6f 	isb	sy
 8008408:	f3bf 8f4f 	dsb	sy
 800840c:	623b      	str	r3, [r7, #32]
 800840e:	e7fe      	b.n	800840e <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008414:	2b00      	cmp	r3, #0
 8008416:	d009      	beq.n	800842c <xQueueSemaphoreTake+0x4c>
 8008418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800841c:	f383 8811 	msr	BASEPRI, r3
 8008420:	f3bf 8f6f 	isb	sy
 8008424:	f3bf 8f4f 	dsb	sy
 8008428:	61fb      	str	r3, [r7, #28]
 800842a:	e7fe      	b.n	800842a <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800842c:	f001 f8ec 	bl	8009608 <xTaskGetSchedulerState>
 8008430:	4603      	mov	r3, r0
 8008432:	2b00      	cmp	r3, #0
 8008434:	d102      	bne.n	800843c <xQueueSemaphoreTake+0x5c>
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d101      	bne.n	8008440 <xQueueSemaphoreTake+0x60>
 800843c:	2301      	movs	r3, #1
 800843e:	e000      	b.n	8008442 <xQueueSemaphoreTake+0x62>
 8008440:	2300      	movs	r3, #0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d109      	bne.n	800845a <xQueueSemaphoreTake+0x7a>
 8008446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800844a:	f383 8811 	msr	BASEPRI, r3
 800844e:	f3bf 8f6f 	isb	sy
 8008452:	f3bf 8f4f 	dsb	sy
 8008456:	61bb      	str	r3, [r7, #24]
 8008458:	e7fe      	b.n	8008458 <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800845a:	f001 fee7 	bl	800a22c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800845e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008462:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008466:	2b00      	cmp	r3, #0
 8008468:	d024      	beq.n	80084b4 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800846a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800846c:	1e5a      	subs	r2, r3, #1
 800846e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008470:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d104      	bne.n	8008484 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800847a:	f001 fa41 	bl	8009900 <pvTaskIncrementMutexHeldCount>
 800847e:	4602      	mov	r2, r0
 8008480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008482:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008486:	691b      	ldr	r3, [r3, #16]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d00f      	beq.n	80084ac <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800848c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800848e:	3310      	adds	r3, #16
 8008490:	4618      	mov	r0, r3
 8008492:	f000 fefd 	bl	8009290 <xTaskRemoveFromEventList>
 8008496:	4603      	mov	r3, r0
 8008498:	2b00      	cmp	r3, #0
 800849a:	d007      	beq.n	80084ac <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800849c:	4b53      	ldr	r3, [pc, #332]	; (80085ec <xQueueSemaphoreTake+0x20c>)
 800849e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084a2:	601a      	str	r2, [r3, #0]
 80084a4:	f3bf 8f4f 	dsb	sy
 80084a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80084ac:	f001 feec 	bl	800a288 <vPortExitCritical>
				return pdPASS;
 80084b0:	2301      	movs	r3, #1
 80084b2:	e096      	b.n	80085e2 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d110      	bne.n	80084dc <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80084ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d009      	beq.n	80084d4 <xQueueSemaphoreTake+0xf4>
 80084c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c4:	f383 8811 	msr	BASEPRI, r3
 80084c8:	f3bf 8f6f 	isb	sy
 80084cc:	f3bf 8f4f 	dsb	sy
 80084d0:	617b      	str	r3, [r7, #20]
 80084d2:	e7fe      	b.n	80084d2 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80084d4:	f001 fed8 	bl	800a288 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80084d8:	2300      	movs	r3, #0
 80084da:	e082      	b.n	80085e2 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 80084dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d106      	bne.n	80084f0 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80084e2:	f107 030c 	add.w	r3, r7, #12
 80084e6:	4618      	mov	r0, r3
 80084e8:	f000 ff34 	bl	8009354 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80084ec:	2301      	movs	r3, #1
 80084ee:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80084f0:	f001 feca 	bl	800a288 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80084f4:	f000 fcaa 	bl	8008e4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80084f8:	f001 fe98 	bl	800a22c <vPortEnterCritical>
 80084fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008502:	b25b      	sxtb	r3, r3
 8008504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008508:	d103      	bne.n	8008512 <xQueueSemaphoreTake+0x132>
 800850a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800850c:	2200      	movs	r2, #0
 800850e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008514:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008518:	b25b      	sxtb	r3, r3
 800851a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800851e:	d103      	bne.n	8008528 <xQueueSemaphoreTake+0x148>
 8008520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008522:	2200      	movs	r2, #0
 8008524:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008528:	f001 feae 	bl	800a288 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800852c:	463a      	mov	r2, r7
 800852e:	f107 030c 	add.w	r3, r7, #12
 8008532:	4611      	mov	r1, r2
 8008534:	4618      	mov	r0, r3
 8008536:	f000 ff23 	bl	8009380 <xTaskCheckForTimeOut>
 800853a:	4603      	mov	r3, r0
 800853c:	2b00      	cmp	r3, #0
 800853e:	d132      	bne.n	80085a6 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008540:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008542:	f000 f9cc 	bl	80088de <prvIsQueueEmpty>
 8008546:	4603      	mov	r3, r0
 8008548:	2b00      	cmp	r3, #0
 800854a:	d026      	beq.n	800859a <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800854c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d109      	bne.n	8008568 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8008554:	f001 fe6a 	bl	800a22c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8008558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	4618      	mov	r0, r3
 800855e:	f001 f871 	bl	8009644 <xTaskPriorityInherit>
 8008562:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008564:	f001 fe90 	bl	800a288 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800856a:	3324      	adds	r3, #36	; 0x24
 800856c:	683a      	ldr	r2, [r7, #0]
 800856e:	4611      	mov	r1, r2
 8008570:	4618      	mov	r0, r3
 8008572:	f000 fe3f 	bl	80091f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008576:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008578:	f000 f95f 	bl	800883a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800857c:	f000 fc74 	bl	8008e68 <xTaskResumeAll>
 8008580:	4603      	mov	r3, r0
 8008582:	2b00      	cmp	r3, #0
 8008584:	f47f af69 	bne.w	800845a <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8008588:	4b18      	ldr	r3, [pc, #96]	; (80085ec <xQueueSemaphoreTake+0x20c>)
 800858a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800858e:	601a      	str	r2, [r3, #0]
 8008590:	f3bf 8f4f 	dsb	sy
 8008594:	f3bf 8f6f 	isb	sy
 8008598:	e75f      	b.n	800845a <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800859a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800859c:	f000 f94d 	bl	800883a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80085a0:	f000 fc62 	bl	8008e68 <xTaskResumeAll>
 80085a4:	e759      	b.n	800845a <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80085a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80085a8:	f000 f947 	bl	800883a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80085ac:	f000 fc5c 	bl	8008e68 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80085b0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80085b2:	f000 f994 	bl	80088de <prvIsQueueEmpty>
 80085b6:	4603      	mov	r3, r0
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	f43f af4e 	beq.w	800845a <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80085be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d00d      	beq.n	80085e0 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 80085c4:	f001 fe32 	bl	800a22c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80085c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80085ca:	f000 f88e 	bl	80086ea <prvGetDisinheritPriorityAfterTimeout>
 80085ce:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80085d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80085d6:	4618      	mov	r0, r3
 80085d8:	f001 f90e 	bl	80097f8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80085dc:	f001 fe54 	bl	800a288 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80085e0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80085e2:	4618      	mov	r0, r3
 80085e4:	3738      	adds	r7, #56	; 0x38
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}
 80085ea:	bf00      	nop
 80085ec:	e000ed04 	.word	0xe000ed04

080085f0 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b08e      	sub	sp, #56	; 0x38
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008602:	2b00      	cmp	r3, #0
 8008604:	d109      	bne.n	800861a <xQueueReceiveFromISR+0x2a>
 8008606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800860a:	f383 8811 	msr	BASEPRI, r3
 800860e:	f3bf 8f6f 	isb	sy
 8008612:	f3bf 8f4f 	dsb	sy
 8008616:	623b      	str	r3, [r7, #32]
 8008618:	e7fe      	b.n	8008618 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d103      	bne.n	8008628 <xQueueReceiveFromISR+0x38>
 8008620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008624:	2b00      	cmp	r3, #0
 8008626:	d101      	bne.n	800862c <xQueueReceiveFromISR+0x3c>
 8008628:	2301      	movs	r3, #1
 800862a:	e000      	b.n	800862e <xQueueReceiveFromISR+0x3e>
 800862c:	2300      	movs	r3, #0
 800862e:	2b00      	cmp	r3, #0
 8008630:	d109      	bne.n	8008646 <xQueueReceiveFromISR+0x56>
 8008632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008636:	f383 8811 	msr	BASEPRI, r3
 800863a:	f3bf 8f6f 	isb	sy
 800863e:	f3bf 8f4f 	dsb	sy
 8008642:	61fb      	str	r3, [r7, #28]
 8008644:	e7fe      	b.n	8008644 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008646:	f001 fecd 	bl	800a3e4 <vPortValidateInterruptPriority>
	__asm volatile
 800864a:	f3ef 8211 	mrs	r2, BASEPRI
 800864e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008652:	f383 8811 	msr	BASEPRI, r3
 8008656:	f3bf 8f6f 	isb	sy
 800865a:	f3bf 8f4f 	dsb	sy
 800865e:	61ba      	str	r2, [r7, #24]
 8008660:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008662:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008664:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800866a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800866c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800866e:	2b00      	cmp	r3, #0
 8008670:	d02f      	beq.n	80086d2 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008674:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008678:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800867c:	68b9      	ldr	r1, [r7, #8]
 800867e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008680:	f000 f8b5 	bl	80087ee <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008686:	1e5a      	subs	r2, r3, #1
 8008688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800868a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800868c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008694:	d112      	bne.n	80086bc <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008698:	691b      	ldr	r3, [r3, #16]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d016      	beq.n	80086cc <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800869e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086a0:	3310      	adds	r3, #16
 80086a2:	4618      	mov	r0, r3
 80086a4:	f000 fdf4 	bl	8009290 <xTaskRemoveFromEventList>
 80086a8:	4603      	mov	r3, r0
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d00e      	beq.n	80086cc <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d00b      	beq.n	80086cc <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2201      	movs	r2, #1
 80086b8:	601a      	str	r2, [r3, #0]
 80086ba:	e007      	b.n	80086cc <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80086bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80086c0:	3301      	adds	r3, #1
 80086c2:	b2db      	uxtb	r3, r3
 80086c4:	b25a      	sxtb	r2, r3
 80086c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80086cc:	2301      	movs	r3, #1
 80086ce:	637b      	str	r3, [r7, #52]	; 0x34
 80086d0:	e001      	b.n	80086d6 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 80086d2:	2300      	movs	r3, #0
 80086d4:	637b      	str	r3, [r7, #52]	; 0x34
 80086d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086d8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80086e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3738      	adds	r7, #56	; 0x38
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}

080086ea <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80086ea:	b480      	push	{r7}
 80086ec:	b085      	sub	sp, #20
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d006      	beq.n	8008708 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8008704:	60fb      	str	r3, [r7, #12]
 8008706:	e001      	b.n	800870c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008708:	2300      	movs	r3, #0
 800870a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800870c:	68fb      	ldr	r3, [r7, #12]
	}
 800870e:	4618      	mov	r0, r3
 8008710:	3714      	adds	r7, #20
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr

0800871a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800871a:	b580      	push	{r7, lr}
 800871c:	b086      	sub	sp, #24
 800871e:	af00      	add	r7, sp, #0
 8008720:	60f8      	str	r0, [r7, #12]
 8008722:	60b9      	str	r1, [r7, #8]
 8008724:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008726:	2300      	movs	r3, #0
 8008728:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800872e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008734:	2b00      	cmp	r3, #0
 8008736:	d10d      	bne.n	8008754 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d14d      	bne.n	80087dc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	4618      	mov	r0, r3
 8008746:	f000 ffeb 	bl	8009720 <xTaskPriorityDisinherit>
 800874a:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	2200      	movs	r2, #0
 8008750:	605a      	str	r2, [r3, #4]
 8008752:	e043      	b.n	80087dc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d119      	bne.n	800878e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	6898      	ldr	r0, [r3, #8]
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008762:	461a      	mov	r2, r3
 8008764:	68b9      	ldr	r1, [r7, #8]
 8008766:	f002 f88f 	bl	800a888 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	689a      	ldr	r2, [r3, #8]
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008772:	441a      	add	r2, r3
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	689a      	ldr	r2, [r3, #8]
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	429a      	cmp	r2, r3
 8008782:	d32b      	bcc.n	80087dc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681a      	ldr	r2, [r3, #0]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	609a      	str	r2, [r3, #8]
 800878c:	e026      	b.n	80087dc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	68d8      	ldr	r0, [r3, #12]
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008796:	461a      	mov	r2, r3
 8008798:	68b9      	ldr	r1, [r7, #8]
 800879a:	f002 f875 	bl	800a888 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	68da      	ldr	r2, [r3, #12]
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087a6:	425b      	negs	r3, r3
 80087a8:	441a      	add	r2, r3
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	68da      	ldr	r2, [r3, #12]
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d207      	bcs.n	80087ca <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	685a      	ldr	r2, [r3, #4]
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c2:	425b      	negs	r3, r3
 80087c4:	441a      	add	r2, r3
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2b02      	cmp	r3, #2
 80087ce:	d105      	bne.n	80087dc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d002      	beq.n	80087dc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	3b01      	subs	r3, #1
 80087da:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	1c5a      	adds	r2, r3, #1
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80087e4:	697b      	ldr	r3, [r7, #20]
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3718      	adds	r7, #24
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}

080087ee <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80087ee:	b580      	push	{r7, lr}
 80087f0:	b082      	sub	sp, #8
 80087f2:	af00      	add	r7, sp, #0
 80087f4:	6078      	str	r0, [r7, #4]
 80087f6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d018      	beq.n	8008832 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	68da      	ldr	r2, [r3, #12]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008808:	441a      	add	r2, r3
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	68da      	ldr	r2, [r3, #12]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	429a      	cmp	r2, r3
 8008818:	d303      	bcc.n	8008822 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	68d9      	ldr	r1, [r3, #12]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800882a:	461a      	mov	r2, r3
 800882c:	6838      	ldr	r0, [r7, #0]
 800882e:	f002 f82b 	bl	800a888 <memcpy>
	}
}
 8008832:	bf00      	nop
 8008834:	3708      	adds	r7, #8
 8008836:	46bd      	mov	sp, r7
 8008838:	bd80      	pop	{r7, pc}

0800883a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800883a:	b580      	push	{r7, lr}
 800883c:	b084      	sub	sp, #16
 800883e:	af00      	add	r7, sp, #0
 8008840:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008842:	f001 fcf3 	bl	800a22c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800884c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800884e:	e011      	b.n	8008874 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008854:	2b00      	cmp	r3, #0
 8008856:	d012      	beq.n	800887e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	3324      	adds	r3, #36	; 0x24
 800885c:	4618      	mov	r0, r3
 800885e:	f000 fd17 	bl	8009290 <xTaskRemoveFromEventList>
 8008862:	4603      	mov	r3, r0
 8008864:	2b00      	cmp	r3, #0
 8008866:	d001      	beq.n	800886c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008868:	f000 fdea 	bl	8009440 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800886c:	7bfb      	ldrb	r3, [r7, #15]
 800886e:	3b01      	subs	r3, #1
 8008870:	b2db      	uxtb	r3, r3
 8008872:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008874:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008878:	2b00      	cmp	r3, #0
 800887a:	dce9      	bgt.n	8008850 <prvUnlockQueue+0x16>
 800887c:	e000      	b.n	8008880 <prvUnlockQueue+0x46>
					break;
 800887e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	22ff      	movs	r2, #255	; 0xff
 8008884:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008888:	f001 fcfe 	bl	800a288 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800888c:	f001 fcce 	bl	800a22c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008896:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008898:	e011      	b.n	80088be <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	691b      	ldr	r3, [r3, #16]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d012      	beq.n	80088c8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	3310      	adds	r3, #16
 80088a6:	4618      	mov	r0, r3
 80088a8:	f000 fcf2 	bl	8009290 <xTaskRemoveFromEventList>
 80088ac:	4603      	mov	r3, r0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d001      	beq.n	80088b6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80088b2:	f000 fdc5 	bl	8009440 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80088b6:	7bbb      	ldrb	r3, [r7, #14]
 80088b8:	3b01      	subs	r3, #1
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80088be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	dce9      	bgt.n	800889a <prvUnlockQueue+0x60>
 80088c6:	e000      	b.n	80088ca <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80088c8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	22ff      	movs	r2, #255	; 0xff
 80088ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80088d2:	f001 fcd9 	bl	800a288 <vPortExitCritical>
}
 80088d6:	bf00      	nop
 80088d8:	3710      	adds	r7, #16
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}

080088de <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80088de:	b580      	push	{r7, lr}
 80088e0:	b084      	sub	sp, #16
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80088e6:	f001 fca1 	bl	800a22c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d102      	bne.n	80088f8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80088f2:	2301      	movs	r3, #1
 80088f4:	60fb      	str	r3, [r7, #12]
 80088f6:	e001      	b.n	80088fc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80088f8:	2300      	movs	r3, #0
 80088fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80088fc:	f001 fcc4 	bl	800a288 <vPortExitCritical>

	return xReturn;
 8008900:	68fb      	ldr	r3, [r7, #12]
}
 8008902:	4618      	mov	r0, r3
 8008904:	3710      	adds	r7, #16
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}

0800890a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800890a:	b580      	push	{r7, lr}
 800890c:	b084      	sub	sp, #16
 800890e:	af00      	add	r7, sp, #0
 8008910:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008912:	f001 fc8b 	bl	800a22c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800891e:	429a      	cmp	r2, r3
 8008920:	d102      	bne.n	8008928 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008922:	2301      	movs	r3, #1
 8008924:	60fb      	str	r3, [r7, #12]
 8008926:	e001      	b.n	800892c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008928:	2300      	movs	r3, #0
 800892a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800892c:	f001 fcac 	bl	800a288 <vPortExitCritical>

	return xReturn;
 8008930:	68fb      	ldr	r3, [r7, #12]
}
 8008932:	4618      	mov	r0, r3
 8008934:	3710      	adds	r7, #16
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}
	...

0800893c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800893c:	b480      	push	{r7}
 800893e:	b085      	sub	sp, #20
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008946:	2300      	movs	r3, #0
 8008948:	60fb      	str	r3, [r7, #12]
 800894a:	e014      	b.n	8008976 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800894c:	4a0e      	ldr	r2, [pc, #56]	; (8008988 <vQueueAddToRegistry+0x4c>)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d10b      	bne.n	8008970 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008958:	490b      	ldr	r1, [pc, #44]	; (8008988 <vQueueAddToRegistry+0x4c>)
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	683a      	ldr	r2, [r7, #0]
 800895e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008962:	4a09      	ldr	r2, [pc, #36]	; (8008988 <vQueueAddToRegistry+0x4c>)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	00db      	lsls	r3, r3, #3
 8008968:	4413      	add	r3, r2
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800896e:	e005      	b.n	800897c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	3301      	adds	r3, #1
 8008974:	60fb      	str	r3, [r7, #12]
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2b07      	cmp	r3, #7
 800897a:	d9e7      	bls.n	800894c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800897c:	bf00      	nop
 800897e:	3714      	adds	r7, #20
 8008980:	46bd      	mov	sp, r7
 8008982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008986:	4770      	bx	lr
 8008988:	20004db8 	.word	0x20004db8

0800898c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800898c:	b580      	push	{r7, lr}
 800898e:	b086      	sub	sp, #24
 8008990:	af00      	add	r7, sp, #0
 8008992:	60f8      	str	r0, [r7, #12]
 8008994:	60b9      	str	r1, [r7, #8]
 8008996:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800899c:	f001 fc46 	bl	800a22c <vPortEnterCritical>
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80089a6:	b25b      	sxtb	r3, r3
 80089a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ac:	d103      	bne.n	80089b6 <vQueueWaitForMessageRestricted+0x2a>
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	2200      	movs	r2, #0
 80089b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80089bc:	b25b      	sxtb	r3, r3
 80089be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089c2:	d103      	bne.n	80089cc <vQueueWaitForMessageRestricted+0x40>
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	2200      	movs	r2, #0
 80089c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80089cc:	f001 fc5c 	bl	800a288 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d106      	bne.n	80089e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	3324      	adds	r3, #36	; 0x24
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	68b9      	ldr	r1, [r7, #8]
 80089e0:	4618      	mov	r0, r3
 80089e2:	f000 fc2b 	bl	800923c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80089e6:	6978      	ldr	r0, [r7, #20]
 80089e8:	f7ff ff27 	bl	800883a <prvUnlockQueue>
	}
 80089ec:	bf00      	nop
 80089ee:	3718      	adds	r7, #24
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bd80      	pop	{r7, pc}

080089f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b08e      	sub	sp, #56	; 0x38
 80089f8:	af04      	add	r7, sp, #16
 80089fa:	60f8      	str	r0, [r7, #12]
 80089fc:	60b9      	str	r1, [r7, #8]
 80089fe:	607a      	str	r2, [r7, #4]
 8008a00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008a02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d109      	bne.n	8008a1c <xTaskCreateStatic+0x28>
	__asm volatile
 8008a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a0c:	f383 8811 	msr	BASEPRI, r3
 8008a10:	f3bf 8f6f 	isb	sy
 8008a14:	f3bf 8f4f 	dsb	sy
 8008a18:	623b      	str	r3, [r7, #32]
 8008a1a:	e7fe      	b.n	8008a1a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8008a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d109      	bne.n	8008a36 <xTaskCreateStatic+0x42>
 8008a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a26:	f383 8811 	msr	BASEPRI, r3
 8008a2a:	f3bf 8f6f 	isb	sy
 8008a2e:	f3bf 8f4f 	dsb	sy
 8008a32:	61fb      	str	r3, [r7, #28]
 8008a34:	e7fe      	b.n	8008a34 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008a36:	235c      	movs	r3, #92	; 0x5c
 8008a38:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008a3a:	693b      	ldr	r3, [r7, #16]
 8008a3c:	2b5c      	cmp	r3, #92	; 0x5c
 8008a3e:	d009      	beq.n	8008a54 <xTaskCreateStatic+0x60>
 8008a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a44:	f383 8811 	msr	BASEPRI, r3
 8008a48:	f3bf 8f6f 	isb	sy
 8008a4c:	f3bf 8f4f 	dsb	sy
 8008a50:	61bb      	str	r3, [r7, #24]
 8008a52:	e7fe      	b.n	8008a52 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d01e      	beq.n	8008a98 <xTaskCreateStatic+0xa4>
 8008a5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d01b      	beq.n	8008a98 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a62:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a68:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a6c:	2202      	movs	r2, #2
 8008a6e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008a72:	2300      	movs	r3, #0
 8008a74:	9303      	str	r3, [sp, #12]
 8008a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a78:	9302      	str	r3, [sp, #8]
 8008a7a:	f107 0314 	add.w	r3, r7, #20
 8008a7e:	9301      	str	r3, [sp, #4]
 8008a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a82:	9300      	str	r3, [sp, #0]
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	68b9      	ldr	r1, [r7, #8]
 8008a8a:	68f8      	ldr	r0, [r7, #12]
 8008a8c:	f000 f850 	bl	8008b30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008a90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008a92:	f000 f8d3 	bl	8008c3c <prvAddNewTaskToReadyList>
 8008a96:	e001      	b.n	8008a9c <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008a9c:	697b      	ldr	r3, [r7, #20]
	}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3728      	adds	r7, #40	; 0x28
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}

08008aa6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008aa6:	b580      	push	{r7, lr}
 8008aa8:	b08c      	sub	sp, #48	; 0x30
 8008aaa:	af04      	add	r7, sp, #16
 8008aac:	60f8      	str	r0, [r7, #12]
 8008aae:	60b9      	str	r1, [r7, #8]
 8008ab0:	603b      	str	r3, [r7, #0]
 8008ab2:	4613      	mov	r3, r2
 8008ab4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ab6:	88fb      	ldrh	r3, [r7, #6]
 8008ab8:	009b      	lsls	r3, r3, #2
 8008aba:	4618      	mov	r0, r3
 8008abc:	f001 fcd0 	bl	800a460 <pvPortMalloc>
 8008ac0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d00e      	beq.n	8008ae6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8008ac8:	205c      	movs	r0, #92	; 0x5c
 8008aca:	f001 fcc9 	bl	800a460 <pvPortMalloc>
 8008ace:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008ad0:	69fb      	ldr	r3, [r7, #28]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d003      	beq.n	8008ade <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008ad6:	69fb      	ldr	r3, [r7, #28]
 8008ad8:	697a      	ldr	r2, [r7, #20]
 8008ada:	631a      	str	r2, [r3, #48]	; 0x30
 8008adc:	e005      	b.n	8008aea <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008ade:	6978      	ldr	r0, [r7, #20]
 8008ae0:	f001 fd80 	bl	800a5e4 <vPortFree>
 8008ae4:	e001      	b.n	8008aea <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008aea:	69fb      	ldr	r3, [r7, #28]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d017      	beq.n	8008b20 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008af8:	88fa      	ldrh	r2, [r7, #6]
 8008afa:	2300      	movs	r3, #0
 8008afc:	9303      	str	r3, [sp, #12]
 8008afe:	69fb      	ldr	r3, [r7, #28]
 8008b00:	9302      	str	r3, [sp, #8]
 8008b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b04:	9301      	str	r3, [sp, #4]
 8008b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b08:	9300      	str	r3, [sp, #0]
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	68b9      	ldr	r1, [r7, #8]
 8008b0e:	68f8      	ldr	r0, [r7, #12]
 8008b10:	f000 f80e 	bl	8008b30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b14:	69f8      	ldr	r0, [r7, #28]
 8008b16:	f000 f891 	bl	8008c3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	61bb      	str	r3, [r7, #24]
 8008b1e:	e002      	b.n	8008b26 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008b20:	f04f 33ff 	mov.w	r3, #4294967295
 8008b24:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008b26:	69bb      	ldr	r3, [r7, #24]
	}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3720      	adds	r7, #32
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}

08008b30 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b088      	sub	sp, #32
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	60f8      	str	r0, [r7, #12]
 8008b38:	60b9      	str	r1, [r7, #8]
 8008b3a:	607a      	str	r2, [r7, #4]
 8008b3c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b40:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	461a      	mov	r2, r3
 8008b48:	21a5      	movs	r1, #165	; 0xa5
 8008b4a:	f001 fea8 	bl	800a89e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008b58:	3b01      	subs	r3, #1
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	4413      	add	r3, r2
 8008b5e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008b60:	69bb      	ldr	r3, [r7, #24]
 8008b62:	f023 0307 	bic.w	r3, r3, #7
 8008b66:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008b68:	69bb      	ldr	r3, [r7, #24]
 8008b6a:	f003 0307 	and.w	r3, r3, #7
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d009      	beq.n	8008b86 <prvInitialiseNewTask+0x56>
 8008b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b76:	f383 8811 	msr	BASEPRI, r3
 8008b7a:	f3bf 8f6f 	isb	sy
 8008b7e:	f3bf 8f4f 	dsb	sy
 8008b82:	617b      	str	r3, [r7, #20]
 8008b84:	e7fe      	b.n	8008b84 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008b86:	2300      	movs	r3, #0
 8008b88:	61fb      	str	r3, [r7, #28]
 8008b8a:	e012      	b.n	8008bb2 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008b8c:	68ba      	ldr	r2, [r7, #8]
 8008b8e:	69fb      	ldr	r3, [r7, #28]
 8008b90:	4413      	add	r3, r2
 8008b92:	7819      	ldrb	r1, [r3, #0]
 8008b94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b96:	69fb      	ldr	r3, [r7, #28]
 8008b98:	4413      	add	r3, r2
 8008b9a:	3334      	adds	r3, #52	; 0x34
 8008b9c:	460a      	mov	r2, r1
 8008b9e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8008ba0:	68ba      	ldr	r2, [r7, #8]
 8008ba2:	69fb      	ldr	r3, [r7, #28]
 8008ba4:	4413      	add	r3, r2
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d006      	beq.n	8008bba <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008bac:	69fb      	ldr	r3, [r7, #28]
 8008bae:	3301      	adds	r3, #1
 8008bb0:	61fb      	str	r3, [r7, #28]
 8008bb2:	69fb      	ldr	r3, [r7, #28]
 8008bb4:	2b0f      	cmp	r3, #15
 8008bb6:	d9e9      	bls.n	8008b8c <prvInitialiseNewTask+0x5c>
 8008bb8:	e000      	b.n	8008bbc <prvInitialiseNewTask+0x8c>
		{
			break;
 8008bba:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bc6:	2b37      	cmp	r3, #55	; 0x37
 8008bc8:	d901      	bls.n	8008bce <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008bca:	2337      	movs	r3, #55	; 0x37
 8008bcc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008bd2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008bd8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bdc:	2200      	movs	r2, #0
 8008bde:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008be2:	3304      	adds	r3, #4
 8008be4:	4618      	mov	r0, r3
 8008be6:	f7fe ff39 	bl	8007a5c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bec:	3318      	adds	r3, #24
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f7fe ff34 	bl	8007a5c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bf6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bf8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bfc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c02:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c08:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c12:	2200      	movs	r2, #0
 8008c14:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008c18:	683a      	ldr	r2, [r7, #0]
 8008c1a:	68f9      	ldr	r1, [r7, #12]
 8008c1c:	69b8      	ldr	r0, [r7, #24]
 8008c1e:	f001 f9e1 	bl	8009fe4 <pxPortInitialiseStack>
 8008c22:	4602      	mov	r2, r0
 8008c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c26:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8008c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d002      	beq.n	8008c34 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c32:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c34:	bf00      	nop
 8008c36:	3720      	adds	r7, #32
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008c44:	f001 faf2 	bl	800a22c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008c48:	4b2d      	ldr	r3, [pc, #180]	; (8008d00 <prvAddNewTaskToReadyList+0xc4>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	3301      	adds	r3, #1
 8008c4e:	4a2c      	ldr	r2, [pc, #176]	; (8008d00 <prvAddNewTaskToReadyList+0xc4>)
 8008c50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008c52:	4b2c      	ldr	r3, [pc, #176]	; (8008d04 <prvAddNewTaskToReadyList+0xc8>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d109      	bne.n	8008c6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008c5a:	4a2a      	ldr	r2, [pc, #168]	; (8008d04 <prvAddNewTaskToReadyList+0xc8>)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008c60:	4b27      	ldr	r3, [pc, #156]	; (8008d00 <prvAddNewTaskToReadyList+0xc4>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d110      	bne.n	8008c8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008c68:	f000 fc0e 	bl	8009488 <prvInitialiseTaskLists>
 8008c6c:	e00d      	b.n	8008c8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008c6e:	4b26      	ldr	r3, [pc, #152]	; (8008d08 <prvAddNewTaskToReadyList+0xcc>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d109      	bne.n	8008c8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008c76:	4b23      	ldr	r3, [pc, #140]	; (8008d04 <prvAddNewTaskToReadyList+0xc8>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c80:	429a      	cmp	r2, r3
 8008c82:	d802      	bhi.n	8008c8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008c84:	4a1f      	ldr	r2, [pc, #124]	; (8008d04 <prvAddNewTaskToReadyList+0xc8>)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008c8a:	4b20      	ldr	r3, [pc, #128]	; (8008d0c <prvAddNewTaskToReadyList+0xd0>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	3301      	adds	r3, #1
 8008c90:	4a1e      	ldr	r2, [pc, #120]	; (8008d0c <prvAddNewTaskToReadyList+0xd0>)
 8008c92:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008c94:	4b1d      	ldr	r3, [pc, #116]	; (8008d0c <prvAddNewTaskToReadyList+0xd0>)
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ca0:	4b1b      	ldr	r3, [pc, #108]	; (8008d10 <prvAddNewTaskToReadyList+0xd4>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d903      	bls.n	8008cb0 <prvAddNewTaskToReadyList+0x74>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cac:	4a18      	ldr	r2, [pc, #96]	; (8008d10 <prvAddNewTaskToReadyList+0xd4>)
 8008cae:	6013      	str	r3, [r2, #0]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cb4:	4613      	mov	r3, r2
 8008cb6:	009b      	lsls	r3, r3, #2
 8008cb8:	4413      	add	r3, r2
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	4a15      	ldr	r2, [pc, #84]	; (8008d14 <prvAddNewTaskToReadyList+0xd8>)
 8008cbe:	441a      	add	r2, r3
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	3304      	adds	r3, #4
 8008cc4:	4619      	mov	r1, r3
 8008cc6:	4610      	mov	r0, r2
 8008cc8:	f7fe fed5 	bl	8007a76 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008ccc:	f001 fadc 	bl	800a288 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008cd0:	4b0d      	ldr	r3, [pc, #52]	; (8008d08 <prvAddNewTaskToReadyList+0xcc>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d00e      	beq.n	8008cf6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008cd8:	4b0a      	ldr	r3, [pc, #40]	; (8008d04 <prvAddNewTaskToReadyList+0xc8>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	d207      	bcs.n	8008cf6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008ce6:	4b0c      	ldr	r3, [pc, #48]	; (8008d18 <prvAddNewTaskToReadyList+0xdc>)
 8008ce8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cec:	601a      	str	r2, [r3, #0]
 8008cee:	f3bf 8f4f 	dsb	sy
 8008cf2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008cf6:	bf00      	nop
 8008cf8:	3708      	adds	r7, #8
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}
 8008cfe:	bf00      	nop
 8008d00:	20000de8 	.word	0x20000de8
 8008d04:	20000914 	.word	0x20000914
 8008d08:	20000df4 	.word	0x20000df4
 8008d0c:	20000e04 	.word	0x20000e04
 8008d10:	20000df0 	.word	0x20000df0
 8008d14:	20000918 	.word	0x20000918
 8008d18:	e000ed04 	.word	0xe000ed04

08008d1c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008d24:	2300      	movs	r3, #0
 8008d26:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d016      	beq.n	8008d5c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008d2e:	4b13      	ldr	r3, [pc, #76]	; (8008d7c <vTaskDelay+0x60>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d009      	beq.n	8008d4a <vTaskDelay+0x2e>
 8008d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d3a:	f383 8811 	msr	BASEPRI, r3
 8008d3e:	f3bf 8f6f 	isb	sy
 8008d42:	f3bf 8f4f 	dsb	sy
 8008d46:	60bb      	str	r3, [r7, #8]
 8008d48:	e7fe      	b.n	8008d48 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8008d4a:	f000 f87f 	bl	8008e4c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008d4e:	2100      	movs	r1, #0
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f000 fde9 	bl	8009928 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008d56:	f000 f887 	bl	8008e68 <xTaskResumeAll>
 8008d5a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d107      	bne.n	8008d72 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8008d62:	4b07      	ldr	r3, [pc, #28]	; (8008d80 <vTaskDelay+0x64>)
 8008d64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d68:	601a      	str	r2, [r3, #0]
 8008d6a:	f3bf 8f4f 	dsb	sy
 8008d6e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008d72:	bf00      	nop
 8008d74:	3710      	adds	r7, #16
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}
 8008d7a:	bf00      	nop
 8008d7c:	20000e10 	.word	0x20000e10
 8008d80:	e000ed04 	.word	0xe000ed04

08008d84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b08a      	sub	sp, #40	; 0x28
 8008d88:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008d92:	463a      	mov	r2, r7
 8008d94:	1d39      	adds	r1, r7, #4
 8008d96:	f107 0308 	add.w	r3, r7, #8
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f7fe fe0a 	bl	80079b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008da0:	6839      	ldr	r1, [r7, #0]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	68ba      	ldr	r2, [r7, #8]
 8008da6:	9202      	str	r2, [sp, #8]
 8008da8:	9301      	str	r3, [sp, #4]
 8008daa:	2300      	movs	r3, #0
 8008dac:	9300      	str	r3, [sp, #0]
 8008dae:	2300      	movs	r3, #0
 8008db0:	460a      	mov	r2, r1
 8008db2:	4920      	ldr	r1, [pc, #128]	; (8008e34 <vTaskStartScheduler+0xb0>)
 8008db4:	4820      	ldr	r0, [pc, #128]	; (8008e38 <vTaskStartScheduler+0xb4>)
 8008db6:	f7ff fe1d 	bl	80089f4 <xTaskCreateStatic>
 8008dba:	4602      	mov	r2, r0
 8008dbc:	4b1f      	ldr	r3, [pc, #124]	; (8008e3c <vTaskStartScheduler+0xb8>)
 8008dbe:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008dc0:	4b1e      	ldr	r3, [pc, #120]	; (8008e3c <vTaskStartScheduler+0xb8>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	617b      	str	r3, [r7, #20]
 8008dcc:	e001      	b.n	8008dd2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	d102      	bne.n	8008dde <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008dd8:	f000 fdfa 	bl	80099d0 <xTimerCreateTimerTask>
 8008ddc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	d115      	bne.n	8008e10 <vTaskStartScheduler+0x8c>
 8008de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008de8:	f383 8811 	msr	BASEPRI, r3
 8008dec:	f3bf 8f6f 	isb	sy
 8008df0:	f3bf 8f4f 	dsb	sy
 8008df4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008df6:	4b12      	ldr	r3, [pc, #72]	; (8008e40 <vTaskStartScheduler+0xbc>)
 8008df8:	f04f 32ff 	mov.w	r2, #4294967295
 8008dfc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008dfe:	4b11      	ldr	r3, [pc, #68]	; (8008e44 <vTaskStartScheduler+0xc0>)
 8008e00:	2201      	movs	r2, #1
 8008e02:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8008e04:	4b10      	ldr	r3, [pc, #64]	; (8008e48 <vTaskStartScheduler+0xc4>)
 8008e06:	2200      	movs	r2, #0
 8008e08:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008e0a:	f001 f971 	bl	800a0f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008e0e:	e00d      	b.n	8008e2c <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e16:	d109      	bne.n	8008e2c <vTaskStartScheduler+0xa8>
 8008e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e1c:	f383 8811 	msr	BASEPRI, r3
 8008e20:	f3bf 8f6f 	isb	sy
 8008e24:	f3bf 8f4f 	dsb	sy
 8008e28:	60fb      	str	r3, [r7, #12]
 8008e2a:	e7fe      	b.n	8008e2a <vTaskStartScheduler+0xa6>
}
 8008e2c:	bf00      	nop
 8008e2e:	3718      	adds	r7, #24
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}
 8008e34:	0800a98c 	.word	0x0800a98c
 8008e38:	08009459 	.word	0x08009459
 8008e3c:	20000e0c 	.word	0x20000e0c
 8008e40:	20000e08 	.word	0x20000e08
 8008e44:	20000df4 	.word	0x20000df4
 8008e48:	20000dec 	.word	0x20000dec

08008e4c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008e50:	4b04      	ldr	r3, [pc, #16]	; (8008e64 <vTaskSuspendAll+0x18>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	3301      	adds	r3, #1
 8008e56:	4a03      	ldr	r2, [pc, #12]	; (8008e64 <vTaskSuspendAll+0x18>)
 8008e58:	6013      	str	r3, [r2, #0]
}
 8008e5a:	bf00      	nop
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr
 8008e64:	20000e10 	.word	0x20000e10

08008e68 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008e6e:	2300      	movs	r3, #0
 8008e70:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008e72:	2300      	movs	r3, #0
 8008e74:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008e76:	4b41      	ldr	r3, [pc, #260]	; (8008f7c <xTaskResumeAll+0x114>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d109      	bne.n	8008e92 <xTaskResumeAll+0x2a>
 8008e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e82:	f383 8811 	msr	BASEPRI, r3
 8008e86:	f3bf 8f6f 	isb	sy
 8008e8a:	f3bf 8f4f 	dsb	sy
 8008e8e:	603b      	str	r3, [r7, #0]
 8008e90:	e7fe      	b.n	8008e90 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008e92:	f001 f9cb 	bl	800a22c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008e96:	4b39      	ldr	r3, [pc, #228]	; (8008f7c <xTaskResumeAll+0x114>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	3b01      	subs	r3, #1
 8008e9c:	4a37      	ldr	r2, [pc, #220]	; (8008f7c <xTaskResumeAll+0x114>)
 8008e9e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ea0:	4b36      	ldr	r3, [pc, #216]	; (8008f7c <xTaskResumeAll+0x114>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d162      	bne.n	8008f6e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008ea8:	4b35      	ldr	r3, [pc, #212]	; (8008f80 <xTaskResumeAll+0x118>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d05e      	beq.n	8008f6e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008eb0:	e02f      	b.n	8008f12 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8008eb2:	4b34      	ldr	r3, [pc, #208]	; (8008f84 <xTaskResumeAll+0x11c>)
 8008eb4:	68db      	ldr	r3, [r3, #12]
 8008eb6:	68db      	ldr	r3, [r3, #12]
 8008eb8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	3318      	adds	r3, #24
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	f7fe fe36 	bl	8007b30 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	3304      	adds	r3, #4
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f7fe fe31 	bl	8007b30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ed2:	4b2d      	ldr	r3, [pc, #180]	; (8008f88 <xTaskResumeAll+0x120>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d903      	bls.n	8008ee2 <xTaskResumeAll+0x7a>
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ede:	4a2a      	ldr	r2, [pc, #168]	; (8008f88 <xTaskResumeAll+0x120>)
 8008ee0:	6013      	str	r3, [r2, #0]
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ee6:	4613      	mov	r3, r2
 8008ee8:	009b      	lsls	r3, r3, #2
 8008eea:	4413      	add	r3, r2
 8008eec:	009b      	lsls	r3, r3, #2
 8008eee:	4a27      	ldr	r2, [pc, #156]	; (8008f8c <xTaskResumeAll+0x124>)
 8008ef0:	441a      	add	r2, r3
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	3304      	adds	r3, #4
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	4610      	mov	r0, r2
 8008efa:	f7fe fdbc 	bl	8007a76 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f02:	4b23      	ldr	r3, [pc, #140]	; (8008f90 <xTaskResumeAll+0x128>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	d302      	bcc.n	8008f12 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8008f0c:	4b21      	ldr	r3, [pc, #132]	; (8008f94 <xTaskResumeAll+0x12c>)
 8008f0e:	2201      	movs	r2, #1
 8008f10:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f12:	4b1c      	ldr	r3, [pc, #112]	; (8008f84 <xTaskResumeAll+0x11c>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d1cb      	bne.n	8008eb2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d001      	beq.n	8008f24 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008f20:	f000 fb4c 	bl	80095bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008f24:	4b1c      	ldr	r3, [pc, #112]	; (8008f98 <xTaskResumeAll+0x130>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d010      	beq.n	8008f52 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008f30:	f000 f846 	bl	8008fc0 <xTaskIncrementTick>
 8008f34:	4603      	mov	r3, r0
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d002      	beq.n	8008f40 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8008f3a:	4b16      	ldr	r3, [pc, #88]	; (8008f94 <xTaskResumeAll+0x12c>)
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	3b01      	subs	r3, #1
 8008f44:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d1f1      	bne.n	8008f30 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8008f4c:	4b12      	ldr	r3, [pc, #72]	; (8008f98 <xTaskResumeAll+0x130>)
 8008f4e:	2200      	movs	r2, #0
 8008f50:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008f52:	4b10      	ldr	r3, [pc, #64]	; (8008f94 <xTaskResumeAll+0x12c>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d009      	beq.n	8008f6e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008f5e:	4b0f      	ldr	r3, [pc, #60]	; (8008f9c <xTaskResumeAll+0x134>)
 8008f60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f64:	601a      	str	r2, [r3, #0]
 8008f66:	f3bf 8f4f 	dsb	sy
 8008f6a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008f6e:	f001 f98b 	bl	800a288 <vPortExitCritical>

	return xAlreadyYielded;
 8008f72:	68bb      	ldr	r3, [r7, #8]
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3710      	adds	r7, #16
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}
 8008f7c:	20000e10 	.word	0x20000e10
 8008f80:	20000de8 	.word	0x20000de8
 8008f84:	20000da8 	.word	0x20000da8
 8008f88:	20000df0 	.word	0x20000df0
 8008f8c:	20000918 	.word	0x20000918
 8008f90:	20000914 	.word	0x20000914
 8008f94:	20000dfc 	.word	0x20000dfc
 8008f98:	20000df8 	.word	0x20000df8
 8008f9c:	e000ed04 	.word	0xe000ed04

08008fa0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b083      	sub	sp, #12
 8008fa4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008fa6:	4b05      	ldr	r3, [pc, #20]	; (8008fbc <xTaskGetTickCount+0x1c>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008fac:	687b      	ldr	r3, [r7, #4]
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	370c      	adds	r7, #12
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb8:	4770      	bx	lr
 8008fba:	bf00      	nop
 8008fbc:	20000dec 	.word	0x20000dec

08008fc0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b086      	sub	sp, #24
 8008fc4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008fca:	4b51      	ldr	r3, [pc, #324]	; (8009110 <xTaskIncrementTick+0x150>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	f040 808d 	bne.w	80090ee <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008fd4:	4b4f      	ldr	r3, [pc, #316]	; (8009114 <xTaskIncrementTick+0x154>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	3301      	adds	r3, #1
 8008fda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008fdc:	4a4d      	ldr	r2, [pc, #308]	; (8009114 <xTaskIncrementTick+0x154>)
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d11f      	bne.n	8009028 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008fe8:	4b4b      	ldr	r3, [pc, #300]	; (8009118 <xTaskIncrementTick+0x158>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d009      	beq.n	8009006 <xTaskIncrementTick+0x46>
 8008ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ff6:	f383 8811 	msr	BASEPRI, r3
 8008ffa:	f3bf 8f6f 	isb	sy
 8008ffe:	f3bf 8f4f 	dsb	sy
 8009002:	603b      	str	r3, [r7, #0]
 8009004:	e7fe      	b.n	8009004 <xTaskIncrementTick+0x44>
 8009006:	4b44      	ldr	r3, [pc, #272]	; (8009118 <xTaskIncrementTick+0x158>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	60fb      	str	r3, [r7, #12]
 800900c:	4b43      	ldr	r3, [pc, #268]	; (800911c <xTaskIncrementTick+0x15c>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4a41      	ldr	r2, [pc, #260]	; (8009118 <xTaskIncrementTick+0x158>)
 8009012:	6013      	str	r3, [r2, #0]
 8009014:	4a41      	ldr	r2, [pc, #260]	; (800911c <xTaskIncrementTick+0x15c>)
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	6013      	str	r3, [r2, #0]
 800901a:	4b41      	ldr	r3, [pc, #260]	; (8009120 <xTaskIncrementTick+0x160>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	3301      	adds	r3, #1
 8009020:	4a3f      	ldr	r2, [pc, #252]	; (8009120 <xTaskIncrementTick+0x160>)
 8009022:	6013      	str	r3, [r2, #0]
 8009024:	f000 faca 	bl	80095bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009028:	4b3e      	ldr	r3, [pc, #248]	; (8009124 <xTaskIncrementTick+0x164>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	693a      	ldr	r2, [r7, #16]
 800902e:	429a      	cmp	r2, r3
 8009030:	d34e      	bcc.n	80090d0 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009032:	4b39      	ldr	r3, [pc, #228]	; (8009118 <xTaskIncrementTick+0x158>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d101      	bne.n	8009040 <xTaskIncrementTick+0x80>
 800903c:	2301      	movs	r3, #1
 800903e:	e000      	b.n	8009042 <xTaskIncrementTick+0x82>
 8009040:	2300      	movs	r3, #0
 8009042:	2b00      	cmp	r3, #0
 8009044:	d004      	beq.n	8009050 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009046:	4b37      	ldr	r3, [pc, #220]	; (8009124 <xTaskIncrementTick+0x164>)
 8009048:	f04f 32ff 	mov.w	r2, #4294967295
 800904c:	601a      	str	r2, [r3, #0]
					break;
 800904e:	e03f      	b.n	80090d0 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009050:	4b31      	ldr	r3, [pc, #196]	; (8009118 <xTaskIncrementTick+0x158>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	68db      	ldr	r3, [r3, #12]
 8009056:	68db      	ldr	r3, [r3, #12]
 8009058:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009060:	693a      	ldr	r2, [r7, #16]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	429a      	cmp	r2, r3
 8009066:	d203      	bcs.n	8009070 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009068:	4a2e      	ldr	r2, [pc, #184]	; (8009124 <xTaskIncrementTick+0x164>)
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6013      	str	r3, [r2, #0]
						break;
 800906e:	e02f      	b.n	80090d0 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	3304      	adds	r3, #4
 8009074:	4618      	mov	r0, r3
 8009076:	f7fe fd5b 	bl	8007b30 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800907e:	2b00      	cmp	r3, #0
 8009080:	d004      	beq.n	800908c <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	3318      	adds	r3, #24
 8009086:	4618      	mov	r0, r3
 8009088:	f7fe fd52 	bl	8007b30 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009090:	4b25      	ldr	r3, [pc, #148]	; (8009128 <xTaskIncrementTick+0x168>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	429a      	cmp	r2, r3
 8009096:	d903      	bls.n	80090a0 <xTaskIncrementTick+0xe0>
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800909c:	4a22      	ldr	r2, [pc, #136]	; (8009128 <xTaskIncrementTick+0x168>)
 800909e:	6013      	str	r3, [r2, #0]
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090a4:	4613      	mov	r3, r2
 80090a6:	009b      	lsls	r3, r3, #2
 80090a8:	4413      	add	r3, r2
 80090aa:	009b      	lsls	r3, r3, #2
 80090ac:	4a1f      	ldr	r2, [pc, #124]	; (800912c <xTaskIncrementTick+0x16c>)
 80090ae:	441a      	add	r2, r3
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	3304      	adds	r3, #4
 80090b4:	4619      	mov	r1, r3
 80090b6:	4610      	mov	r0, r2
 80090b8:	f7fe fcdd 	bl	8007a76 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090c0:	4b1b      	ldr	r3, [pc, #108]	; (8009130 <xTaskIncrementTick+0x170>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d3b3      	bcc.n	8009032 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80090ca:	2301      	movs	r3, #1
 80090cc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80090ce:	e7b0      	b.n	8009032 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80090d0:	4b17      	ldr	r3, [pc, #92]	; (8009130 <xTaskIncrementTick+0x170>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090d6:	4915      	ldr	r1, [pc, #84]	; (800912c <xTaskIncrementTick+0x16c>)
 80090d8:	4613      	mov	r3, r2
 80090da:	009b      	lsls	r3, r3, #2
 80090dc:	4413      	add	r3, r2
 80090de:	009b      	lsls	r3, r3, #2
 80090e0:	440b      	add	r3, r1
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2b01      	cmp	r3, #1
 80090e6:	d907      	bls.n	80090f8 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80090e8:	2301      	movs	r3, #1
 80090ea:	617b      	str	r3, [r7, #20]
 80090ec:	e004      	b.n	80090f8 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80090ee:	4b11      	ldr	r3, [pc, #68]	; (8009134 <xTaskIncrementTick+0x174>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	3301      	adds	r3, #1
 80090f4:	4a0f      	ldr	r2, [pc, #60]	; (8009134 <xTaskIncrementTick+0x174>)
 80090f6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80090f8:	4b0f      	ldr	r3, [pc, #60]	; (8009138 <xTaskIncrementTick+0x178>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d001      	beq.n	8009104 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8009100:	2301      	movs	r3, #1
 8009102:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009104:	697b      	ldr	r3, [r7, #20]
}
 8009106:	4618      	mov	r0, r3
 8009108:	3718      	adds	r7, #24
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}
 800910e:	bf00      	nop
 8009110:	20000e10 	.word	0x20000e10
 8009114:	20000dec 	.word	0x20000dec
 8009118:	20000da0 	.word	0x20000da0
 800911c:	20000da4 	.word	0x20000da4
 8009120:	20000e00 	.word	0x20000e00
 8009124:	20000e08 	.word	0x20000e08
 8009128:	20000df0 	.word	0x20000df0
 800912c:	20000918 	.word	0x20000918
 8009130:	20000914 	.word	0x20000914
 8009134:	20000df8 	.word	0x20000df8
 8009138:	20000dfc 	.word	0x20000dfc

0800913c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800913c:	b480      	push	{r7}
 800913e:	b085      	sub	sp, #20
 8009140:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009142:	4b27      	ldr	r3, [pc, #156]	; (80091e0 <vTaskSwitchContext+0xa4>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d003      	beq.n	8009152 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800914a:	4b26      	ldr	r3, [pc, #152]	; (80091e4 <vTaskSwitchContext+0xa8>)
 800914c:	2201      	movs	r2, #1
 800914e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009150:	e040      	b.n	80091d4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8009152:	4b24      	ldr	r3, [pc, #144]	; (80091e4 <vTaskSwitchContext+0xa8>)
 8009154:	2200      	movs	r2, #0
 8009156:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8009158:	4b23      	ldr	r3, [pc, #140]	; (80091e8 <vTaskSwitchContext+0xac>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	60fb      	str	r3, [r7, #12]
 800915e:	e00f      	b.n	8009180 <vTaskSwitchContext+0x44>
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d109      	bne.n	800917a <vTaskSwitchContext+0x3e>
 8009166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800916a:	f383 8811 	msr	BASEPRI, r3
 800916e:	f3bf 8f6f 	isb	sy
 8009172:	f3bf 8f4f 	dsb	sy
 8009176:	607b      	str	r3, [r7, #4]
 8009178:	e7fe      	b.n	8009178 <vTaskSwitchContext+0x3c>
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	3b01      	subs	r3, #1
 800917e:	60fb      	str	r3, [r7, #12]
 8009180:	491a      	ldr	r1, [pc, #104]	; (80091ec <vTaskSwitchContext+0xb0>)
 8009182:	68fa      	ldr	r2, [r7, #12]
 8009184:	4613      	mov	r3, r2
 8009186:	009b      	lsls	r3, r3, #2
 8009188:	4413      	add	r3, r2
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	440b      	add	r3, r1
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d0e5      	beq.n	8009160 <vTaskSwitchContext+0x24>
 8009194:	68fa      	ldr	r2, [r7, #12]
 8009196:	4613      	mov	r3, r2
 8009198:	009b      	lsls	r3, r3, #2
 800919a:	4413      	add	r3, r2
 800919c:	009b      	lsls	r3, r3, #2
 800919e:	4a13      	ldr	r2, [pc, #76]	; (80091ec <vTaskSwitchContext+0xb0>)
 80091a0:	4413      	add	r3, r2
 80091a2:	60bb      	str	r3, [r7, #8]
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	685a      	ldr	r2, [r3, #4]
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	605a      	str	r2, [r3, #4]
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	685a      	ldr	r2, [r3, #4]
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	3308      	adds	r3, #8
 80091b6:	429a      	cmp	r2, r3
 80091b8:	d104      	bne.n	80091c4 <vTaskSwitchContext+0x88>
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	685a      	ldr	r2, [r3, #4]
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	605a      	str	r2, [r3, #4]
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	68db      	ldr	r3, [r3, #12]
 80091ca:	4a09      	ldr	r2, [pc, #36]	; (80091f0 <vTaskSwitchContext+0xb4>)
 80091cc:	6013      	str	r3, [r2, #0]
 80091ce:	4a06      	ldr	r2, [pc, #24]	; (80091e8 <vTaskSwitchContext+0xac>)
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	6013      	str	r3, [r2, #0]
}
 80091d4:	bf00      	nop
 80091d6:	3714      	adds	r7, #20
 80091d8:	46bd      	mov	sp, r7
 80091da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091de:	4770      	bx	lr
 80091e0:	20000e10 	.word	0x20000e10
 80091e4:	20000dfc 	.word	0x20000dfc
 80091e8:	20000df0 	.word	0x20000df0
 80091ec:	20000918 	.word	0x20000918
 80091f0:	20000914 	.word	0x20000914

080091f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b084      	sub	sp, #16
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
 80091fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d109      	bne.n	8009218 <vTaskPlaceOnEventList+0x24>
 8009204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009208:	f383 8811 	msr	BASEPRI, r3
 800920c:	f3bf 8f6f 	isb	sy
 8009210:	f3bf 8f4f 	dsb	sy
 8009214:	60fb      	str	r3, [r7, #12]
 8009216:	e7fe      	b.n	8009216 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009218:	4b07      	ldr	r3, [pc, #28]	; (8009238 <vTaskPlaceOnEventList+0x44>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	3318      	adds	r3, #24
 800921e:	4619      	mov	r1, r3
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f7fe fc4c 	bl	8007abe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009226:	2101      	movs	r1, #1
 8009228:	6838      	ldr	r0, [r7, #0]
 800922a:	f000 fb7d 	bl	8009928 <prvAddCurrentTaskToDelayedList>
}
 800922e:	bf00      	nop
 8009230:	3710      	adds	r7, #16
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}
 8009236:	bf00      	nop
 8009238:	20000914 	.word	0x20000914

0800923c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800923c:	b580      	push	{r7, lr}
 800923e:	b086      	sub	sp, #24
 8009240:	af00      	add	r7, sp, #0
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	60b9      	str	r1, [r7, #8]
 8009246:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d109      	bne.n	8009262 <vTaskPlaceOnEventListRestricted+0x26>
 800924e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009252:	f383 8811 	msr	BASEPRI, r3
 8009256:	f3bf 8f6f 	isb	sy
 800925a:	f3bf 8f4f 	dsb	sy
 800925e:	617b      	str	r3, [r7, #20]
 8009260:	e7fe      	b.n	8009260 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009262:	4b0a      	ldr	r3, [pc, #40]	; (800928c <vTaskPlaceOnEventListRestricted+0x50>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	3318      	adds	r3, #24
 8009268:	4619      	mov	r1, r3
 800926a:	68f8      	ldr	r0, [r7, #12]
 800926c:	f7fe fc03 	bl	8007a76 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d002      	beq.n	800927c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8009276:	f04f 33ff 	mov.w	r3, #4294967295
 800927a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800927c:	6879      	ldr	r1, [r7, #4]
 800927e:	68b8      	ldr	r0, [r7, #8]
 8009280:	f000 fb52 	bl	8009928 <prvAddCurrentTaskToDelayedList>
	}
 8009284:	bf00      	nop
 8009286:	3718      	adds	r7, #24
 8009288:	46bd      	mov	sp, r7
 800928a:	bd80      	pop	{r7, pc}
 800928c:	20000914 	.word	0x20000914

08009290 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b086      	sub	sp, #24
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	68db      	ldr	r3, [r3, #12]
 800929c:	68db      	ldr	r3, [r3, #12]
 800929e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d109      	bne.n	80092ba <xTaskRemoveFromEventList+0x2a>
 80092a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092aa:	f383 8811 	msr	BASEPRI, r3
 80092ae:	f3bf 8f6f 	isb	sy
 80092b2:	f3bf 8f4f 	dsb	sy
 80092b6:	60fb      	str	r3, [r7, #12]
 80092b8:	e7fe      	b.n	80092b8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	3318      	adds	r3, #24
 80092be:	4618      	mov	r0, r3
 80092c0:	f7fe fc36 	bl	8007b30 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80092c4:	4b1d      	ldr	r3, [pc, #116]	; (800933c <xTaskRemoveFromEventList+0xac>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d11d      	bne.n	8009308 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	3304      	adds	r3, #4
 80092d0:	4618      	mov	r0, r3
 80092d2:	f7fe fc2d 	bl	8007b30 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80092d6:	693b      	ldr	r3, [r7, #16]
 80092d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092da:	4b19      	ldr	r3, [pc, #100]	; (8009340 <xTaskRemoveFromEventList+0xb0>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	429a      	cmp	r2, r3
 80092e0:	d903      	bls.n	80092ea <xTaskRemoveFromEventList+0x5a>
 80092e2:	693b      	ldr	r3, [r7, #16]
 80092e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092e6:	4a16      	ldr	r2, [pc, #88]	; (8009340 <xTaskRemoveFromEventList+0xb0>)
 80092e8:	6013      	str	r3, [r2, #0]
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092ee:	4613      	mov	r3, r2
 80092f0:	009b      	lsls	r3, r3, #2
 80092f2:	4413      	add	r3, r2
 80092f4:	009b      	lsls	r3, r3, #2
 80092f6:	4a13      	ldr	r2, [pc, #76]	; (8009344 <xTaskRemoveFromEventList+0xb4>)
 80092f8:	441a      	add	r2, r3
 80092fa:	693b      	ldr	r3, [r7, #16]
 80092fc:	3304      	adds	r3, #4
 80092fe:	4619      	mov	r1, r3
 8009300:	4610      	mov	r0, r2
 8009302:	f7fe fbb8 	bl	8007a76 <vListInsertEnd>
 8009306:	e005      	b.n	8009314 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	3318      	adds	r3, #24
 800930c:	4619      	mov	r1, r3
 800930e:	480e      	ldr	r0, [pc, #56]	; (8009348 <xTaskRemoveFromEventList+0xb8>)
 8009310:	f7fe fbb1 	bl	8007a76 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009318:	4b0c      	ldr	r3, [pc, #48]	; (800934c <xTaskRemoveFromEventList+0xbc>)
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800931e:	429a      	cmp	r2, r3
 8009320:	d905      	bls.n	800932e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009322:	2301      	movs	r3, #1
 8009324:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009326:	4b0a      	ldr	r3, [pc, #40]	; (8009350 <xTaskRemoveFromEventList+0xc0>)
 8009328:	2201      	movs	r2, #1
 800932a:	601a      	str	r2, [r3, #0]
 800932c:	e001      	b.n	8009332 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800932e:	2300      	movs	r3, #0
 8009330:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8009332:	697b      	ldr	r3, [r7, #20]
}
 8009334:	4618      	mov	r0, r3
 8009336:	3718      	adds	r7, #24
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}
 800933c:	20000e10 	.word	0x20000e10
 8009340:	20000df0 	.word	0x20000df0
 8009344:	20000918 	.word	0x20000918
 8009348:	20000da8 	.word	0x20000da8
 800934c:	20000914 	.word	0x20000914
 8009350:	20000dfc 	.word	0x20000dfc

08009354 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009354:	b480      	push	{r7}
 8009356:	b083      	sub	sp, #12
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800935c:	4b06      	ldr	r3, [pc, #24]	; (8009378 <vTaskInternalSetTimeOutState+0x24>)
 800935e:	681a      	ldr	r2, [r3, #0]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009364:	4b05      	ldr	r3, [pc, #20]	; (800937c <vTaskInternalSetTimeOutState+0x28>)
 8009366:	681a      	ldr	r2, [r3, #0]
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	605a      	str	r2, [r3, #4]
}
 800936c:	bf00      	nop
 800936e:	370c      	adds	r7, #12
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr
 8009378:	20000e00 	.word	0x20000e00
 800937c:	20000dec 	.word	0x20000dec

08009380 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b088      	sub	sp, #32
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
 8009388:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d109      	bne.n	80093a4 <xTaskCheckForTimeOut+0x24>
 8009390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009394:	f383 8811 	msr	BASEPRI, r3
 8009398:	f3bf 8f6f 	isb	sy
 800939c:	f3bf 8f4f 	dsb	sy
 80093a0:	613b      	str	r3, [r7, #16]
 80093a2:	e7fe      	b.n	80093a2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d109      	bne.n	80093be <xTaskCheckForTimeOut+0x3e>
 80093aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ae:	f383 8811 	msr	BASEPRI, r3
 80093b2:	f3bf 8f6f 	isb	sy
 80093b6:	f3bf 8f4f 	dsb	sy
 80093ba:	60fb      	str	r3, [r7, #12]
 80093bc:	e7fe      	b.n	80093bc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80093be:	f000 ff35 	bl	800a22c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80093c2:	4b1d      	ldr	r3, [pc, #116]	; (8009438 <xTaskCheckForTimeOut+0xb8>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	69ba      	ldr	r2, [r7, #24]
 80093ce:	1ad3      	subs	r3, r2, r3
 80093d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093da:	d102      	bne.n	80093e2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80093dc:	2300      	movs	r3, #0
 80093de:	61fb      	str	r3, [r7, #28]
 80093e0:	e023      	b.n	800942a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681a      	ldr	r2, [r3, #0]
 80093e6:	4b15      	ldr	r3, [pc, #84]	; (800943c <xTaskCheckForTimeOut+0xbc>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	429a      	cmp	r2, r3
 80093ec:	d007      	beq.n	80093fe <xTaskCheckForTimeOut+0x7e>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	685b      	ldr	r3, [r3, #4]
 80093f2:	69ba      	ldr	r2, [r7, #24]
 80093f4:	429a      	cmp	r2, r3
 80093f6:	d302      	bcc.n	80093fe <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80093f8:	2301      	movs	r3, #1
 80093fa:	61fb      	str	r3, [r7, #28]
 80093fc:	e015      	b.n	800942a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	697a      	ldr	r2, [r7, #20]
 8009404:	429a      	cmp	r2, r3
 8009406:	d20b      	bcs.n	8009420 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	681a      	ldr	r2, [r3, #0]
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	1ad2      	subs	r2, r2, r3
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f7ff ff9d 	bl	8009354 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800941a:	2300      	movs	r3, #0
 800941c:	61fb      	str	r3, [r7, #28]
 800941e:	e004      	b.n	800942a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	2200      	movs	r2, #0
 8009424:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009426:	2301      	movs	r3, #1
 8009428:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800942a:	f000 ff2d 	bl	800a288 <vPortExitCritical>

	return xReturn;
 800942e:	69fb      	ldr	r3, [r7, #28]
}
 8009430:	4618      	mov	r0, r3
 8009432:	3720      	adds	r7, #32
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}
 8009438:	20000dec 	.word	0x20000dec
 800943c:	20000e00 	.word	0x20000e00

08009440 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009440:	b480      	push	{r7}
 8009442:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009444:	4b03      	ldr	r3, [pc, #12]	; (8009454 <vTaskMissedYield+0x14>)
 8009446:	2201      	movs	r2, #1
 8009448:	601a      	str	r2, [r3, #0]
}
 800944a:	bf00      	nop
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr
 8009454:	20000dfc 	.word	0x20000dfc

08009458 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b082      	sub	sp, #8
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009460:	f000 f852 	bl	8009508 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009464:	4b06      	ldr	r3, [pc, #24]	; (8009480 <prvIdleTask+0x28>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	2b01      	cmp	r3, #1
 800946a:	d9f9      	bls.n	8009460 <prvIdleTask+0x8>
			{
				taskYIELD();
 800946c:	4b05      	ldr	r3, [pc, #20]	; (8009484 <prvIdleTask+0x2c>)
 800946e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009472:	601a      	str	r2, [r3, #0]
 8009474:	f3bf 8f4f 	dsb	sy
 8009478:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800947c:	e7f0      	b.n	8009460 <prvIdleTask+0x8>
 800947e:	bf00      	nop
 8009480:	20000918 	.word	0x20000918
 8009484:	e000ed04 	.word	0xe000ed04

08009488 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b082      	sub	sp, #8
 800948c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800948e:	2300      	movs	r3, #0
 8009490:	607b      	str	r3, [r7, #4]
 8009492:	e00c      	b.n	80094ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009494:	687a      	ldr	r2, [r7, #4]
 8009496:	4613      	mov	r3, r2
 8009498:	009b      	lsls	r3, r3, #2
 800949a:	4413      	add	r3, r2
 800949c:	009b      	lsls	r3, r3, #2
 800949e:	4a12      	ldr	r2, [pc, #72]	; (80094e8 <prvInitialiseTaskLists+0x60>)
 80094a0:	4413      	add	r3, r2
 80094a2:	4618      	mov	r0, r3
 80094a4:	f7fe faba 	bl	8007a1c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	3301      	adds	r3, #1
 80094ac:	607b      	str	r3, [r7, #4]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2b37      	cmp	r3, #55	; 0x37
 80094b2:	d9ef      	bls.n	8009494 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80094b4:	480d      	ldr	r0, [pc, #52]	; (80094ec <prvInitialiseTaskLists+0x64>)
 80094b6:	f7fe fab1 	bl	8007a1c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80094ba:	480d      	ldr	r0, [pc, #52]	; (80094f0 <prvInitialiseTaskLists+0x68>)
 80094bc:	f7fe faae 	bl	8007a1c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80094c0:	480c      	ldr	r0, [pc, #48]	; (80094f4 <prvInitialiseTaskLists+0x6c>)
 80094c2:	f7fe faab 	bl	8007a1c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80094c6:	480c      	ldr	r0, [pc, #48]	; (80094f8 <prvInitialiseTaskLists+0x70>)
 80094c8:	f7fe faa8 	bl	8007a1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80094cc:	480b      	ldr	r0, [pc, #44]	; (80094fc <prvInitialiseTaskLists+0x74>)
 80094ce:	f7fe faa5 	bl	8007a1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80094d2:	4b0b      	ldr	r3, [pc, #44]	; (8009500 <prvInitialiseTaskLists+0x78>)
 80094d4:	4a05      	ldr	r2, [pc, #20]	; (80094ec <prvInitialiseTaskLists+0x64>)
 80094d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80094d8:	4b0a      	ldr	r3, [pc, #40]	; (8009504 <prvInitialiseTaskLists+0x7c>)
 80094da:	4a05      	ldr	r2, [pc, #20]	; (80094f0 <prvInitialiseTaskLists+0x68>)
 80094dc:	601a      	str	r2, [r3, #0]
}
 80094de:	bf00      	nop
 80094e0:	3708      	adds	r7, #8
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	bf00      	nop
 80094e8:	20000918 	.word	0x20000918
 80094ec:	20000d78 	.word	0x20000d78
 80094f0:	20000d8c 	.word	0x20000d8c
 80094f4:	20000da8 	.word	0x20000da8
 80094f8:	20000dbc 	.word	0x20000dbc
 80094fc:	20000dd4 	.word	0x20000dd4
 8009500:	20000da0 	.word	0x20000da0
 8009504:	20000da4 	.word	0x20000da4

08009508 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b082      	sub	sp, #8
 800950c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800950e:	e019      	b.n	8009544 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009510:	f000 fe8c 	bl	800a22c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8009514:	4b0f      	ldr	r3, [pc, #60]	; (8009554 <prvCheckTasksWaitingTermination+0x4c>)
 8009516:	68db      	ldr	r3, [r3, #12]
 8009518:	68db      	ldr	r3, [r3, #12]
 800951a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	3304      	adds	r3, #4
 8009520:	4618      	mov	r0, r3
 8009522:	f7fe fb05 	bl	8007b30 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009526:	4b0c      	ldr	r3, [pc, #48]	; (8009558 <prvCheckTasksWaitingTermination+0x50>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	3b01      	subs	r3, #1
 800952c:	4a0a      	ldr	r2, [pc, #40]	; (8009558 <prvCheckTasksWaitingTermination+0x50>)
 800952e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009530:	4b0a      	ldr	r3, [pc, #40]	; (800955c <prvCheckTasksWaitingTermination+0x54>)
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	3b01      	subs	r3, #1
 8009536:	4a09      	ldr	r2, [pc, #36]	; (800955c <prvCheckTasksWaitingTermination+0x54>)
 8009538:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800953a:	f000 fea5 	bl	800a288 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f000 f80e 	bl	8009560 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009544:	4b05      	ldr	r3, [pc, #20]	; (800955c <prvCheckTasksWaitingTermination+0x54>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d1e1      	bne.n	8009510 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800954c:	bf00      	nop
 800954e:	3708      	adds	r7, #8
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}
 8009554:	20000dbc 	.word	0x20000dbc
 8009558:	20000de8 	.word	0x20000de8
 800955c:	20000dd0 	.word	0x20000dd0

08009560 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009560:	b580      	push	{r7, lr}
 8009562:	b084      	sub	sp, #16
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800956e:	2b00      	cmp	r3, #0
 8009570:	d108      	bne.n	8009584 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009576:	4618      	mov	r0, r3
 8009578:	f001 f834 	bl	800a5e4 <vPortFree>
				vPortFree( pxTCB );
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f001 f831 	bl	800a5e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009582:	e017      	b.n	80095b4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800958a:	2b01      	cmp	r3, #1
 800958c:	d103      	bne.n	8009596 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f001 f828 	bl	800a5e4 <vPortFree>
	}
 8009594:	e00e      	b.n	80095b4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800959c:	2b02      	cmp	r3, #2
 800959e:	d009      	beq.n	80095b4 <prvDeleteTCB+0x54>
 80095a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095a4:	f383 8811 	msr	BASEPRI, r3
 80095a8:	f3bf 8f6f 	isb	sy
 80095ac:	f3bf 8f4f 	dsb	sy
 80095b0:	60fb      	str	r3, [r7, #12]
 80095b2:	e7fe      	b.n	80095b2 <prvDeleteTCB+0x52>
	}
 80095b4:	bf00      	nop
 80095b6:	3710      	adds	r7, #16
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd80      	pop	{r7, pc}

080095bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80095bc:	b480      	push	{r7}
 80095be:	b083      	sub	sp, #12
 80095c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095c2:	4b0f      	ldr	r3, [pc, #60]	; (8009600 <prvResetNextTaskUnblockTime+0x44>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d101      	bne.n	80095d0 <prvResetNextTaskUnblockTime+0x14>
 80095cc:	2301      	movs	r3, #1
 80095ce:	e000      	b.n	80095d2 <prvResetNextTaskUnblockTime+0x16>
 80095d0:	2300      	movs	r3, #0
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d004      	beq.n	80095e0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80095d6:	4b0b      	ldr	r3, [pc, #44]	; (8009604 <prvResetNextTaskUnblockTime+0x48>)
 80095d8:	f04f 32ff 	mov.w	r2, #4294967295
 80095dc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80095de:	e008      	b.n	80095f2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80095e0:	4b07      	ldr	r3, [pc, #28]	; (8009600 <prvResetNextTaskUnblockTime+0x44>)
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	68db      	ldr	r3, [r3, #12]
 80095e6:	68db      	ldr	r3, [r3, #12]
 80095e8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	685b      	ldr	r3, [r3, #4]
 80095ee:	4a05      	ldr	r2, [pc, #20]	; (8009604 <prvResetNextTaskUnblockTime+0x48>)
 80095f0:	6013      	str	r3, [r2, #0]
}
 80095f2:	bf00      	nop
 80095f4:	370c      	adds	r7, #12
 80095f6:	46bd      	mov	sp, r7
 80095f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fc:	4770      	bx	lr
 80095fe:	bf00      	nop
 8009600:	20000da0 	.word	0x20000da0
 8009604:	20000e08 	.word	0x20000e08

08009608 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800960e:	4b0b      	ldr	r3, [pc, #44]	; (800963c <xTaskGetSchedulerState+0x34>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d102      	bne.n	800961c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009616:	2301      	movs	r3, #1
 8009618:	607b      	str	r3, [r7, #4]
 800961a:	e008      	b.n	800962e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800961c:	4b08      	ldr	r3, [pc, #32]	; (8009640 <xTaskGetSchedulerState+0x38>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d102      	bne.n	800962a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009624:	2302      	movs	r3, #2
 8009626:	607b      	str	r3, [r7, #4]
 8009628:	e001      	b.n	800962e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800962a:	2300      	movs	r3, #0
 800962c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800962e:	687b      	ldr	r3, [r7, #4]
	}
 8009630:	4618      	mov	r0, r3
 8009632:	370c      	adds	r7, #12
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr
 800963c:	20000df4 	.word	0x20000df4
 8009640:	20000e10 	.word	0x20000e10

08009644 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009644:	b580      	push	{r7, lr}
 8009646:	b084      	sub	sp, #16
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009650:	2300      	movs	r3, #0
 8009652:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d056      	beq.n	8009708 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800965e:	4b2d      	ldr	r3, [pc, #180]	; (8009714 <xTaskPriorityInherit+0xd0>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009664:	429a      	cmp	r2, r3
 8009666:	d246      	bcs.n	80096f6 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	699b      	ldr	r3, [r3, #24]
 800966c:	2b00      	cmp	r3, #0
 800966e:	db06      	blt.n	800967e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009670:	4b28      	ldr	r3, [pc, #160]	; (8009714 <xTaskPriorityInherit+0xd0>)
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009676:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	6959      	ldr	r1, [r3, #20]
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009686:	4613      	mov	r3, r2
 8009688:	009b      	lsls	r3, r3, #2
 800968a:	4413      	add	r3, r2
 800968c:	009b      	lsls	r3, r3, #2
 800968e:	4a22      	ldr	r2, [pc, #136]	; (8009718 <xTaskPriorityInherit+0xd4>)
 8009690:	4413      	add	r3, r2
 8009692:	4299      	cmp	r1, r3
 8009694:	d101      	bne.n	800969a <xTaskPriorityInherit+0x56>
 8009696:	2301      	movs	r3, #1
 8009698:	e000      	b.n	800969c <xTaskPriorityInherit+0x58>
 800969a:	2300      	movs	r3, #0
 800969c:	2b00      	cmp	r3, #0
 800969e:	d022      	beq.n	80096e6 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	3304      	adds	r3, #4
 80096a4:	4618      	mov	r0, r3
 80096a6:	f7fe fa43 	bl	8007b30 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80096aa:	4b1a      	ldr	r3, [pc, #104]	; (8009714 <xTaskPriorityInherit+0xd0>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096b8:	4b18      	ldr	r3, [pc, #96]	; (800971c <xTaskPriorityInherit+0xd8>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	429a      	cmp	r2, r3
 80096be:	d903      	bls.n	80096c8 <xTaskPriorityInherit+0x84>
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096c4:	4a15      	ldr	r2, [pc, #84]	; (800971c <xTaskPriorityInherit+0xd8>)
 80096c6:	6013      	str	r3, [r2, #0]
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096cc:	4613      	mov	r3, r2
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	4413      	add	r3, r2
 80096d2:	009b      	lsls	r3, r3, #2
 80096d4:	4a10      	ldr	r2, [pc, #64]	; (8009718 <xTaskPriorityInherit+0xd4>)
 80096d6:	441a      	add	r2, r3
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	3304      	adds	r3, #4
 80096dc:	4619      	mov	r1, r3
 80096de:	4610      	mov	r0, r2
 80096e0:	f7fe f9c9 	bl	8007a76 <vListInsertEnd>
 80096e4:	e004      	b.n	80096f0 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80096e6:	4b0b      	ldr	r3, [pc, #44]	; (8009714 <xTaskPriorityInherit+0xd0>)
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80096f0:	2301      	movs	r3, #1
 80096f2:	60fb      	str	r3, [r7, #12]
 80096f4:	e008      	b.n	8009708 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80096fa:	4b06      	ldr	r3, [pc, #24]	; (8009714 <xTaskPriorityInherit+0xd0>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009700:	429a      	cmp	r2, r3
 8009702:	d201      	bcs.n	8009708 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009704:	2301      	movs	r3, #1
 8009706:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009708:	68fb      	ldr	r3, [r7, #12]
	}
 800970a:	4618      	mov	r0, r3
 800970c:	3710      	adds	r7, #16
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}
 8009712:	bf00      	nop
 8009714:	20000914 	.word	0x20000914
 8009718:	20000918 	.word	0x20000918
 800971c:	20000df0 	.word	0x20000df0

08009720 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009720:	b580      	push	{r7, lr}
 8009722:	b086      	sub	sp, #24
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800972c:	2300      	movs	r3, #0
 800972e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d054      	beq.n	80097e0 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009736:	4b2d      	ldr	r3, [pc, #180]	; (80097ec <xTaskPriorityDisinherit+0xcc>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	693a      	ldr	r2, [r7, #16]
 800973c:	429a      	cmp	r2, r3
 800973e:	d009      	beq.n	8009754 <xTaskPriorityDisinherit+0x34>
 8009740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009744:	f383 8811 	msr	BASEPRI, r3
 8009748:	f3bf 8f6f 	isb	sy
 800974c:	f3bf 8f4f 	dsb	sy
 8009750:	60fb      	str	r3, [r7, #12]
 8009752:	e7fe      	b.n	8009752 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009758:	2b00      	cmp	r3, #0
 800975a:	d109      	bne.n	8009770 <xTaskPriorityDisinherit+0x50>
 800975c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009760:	f383 8811 	msr	BASEPRI, r3
 8009764:	f3bf 8f6f 	isb	sy
 8009768:	f3bf 8f4f 	dsb	sy
 800976c:	60bb      	str	r3, [r7, #8]
 800976e:	e7fe      	b.n	800976e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8009770:	693b      	ldr	r3, [r7, #16]
 8009772:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009774:	1e5a      	subs	r2, r3, #1
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800977a:	693b      	ldr	r3, [r7, #16]
 800977c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800977e:	693b      	ldr	r3, [r7, #16]
 8009780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009782:	429a      	cmp	r2, r3
 8009784:	d02c      	beq.n	80097e0 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009786:	693b      	ldr	r3, [r7, #16]
 8009788:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800978a:	2b00      	cmp	r3, #0
 800978c:	d128      	bne.n	80097e0 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	3304      	adds	r3, #4
 8009792:	4618      	mov	r0, r3
 8009794:	f7fe f9cc 	bl	8007b30 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009798:	693b      	ldr	r3, [r7, #16]
 800979a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800979c:	693b      	ldr	r3, [r7, #16]
 800979e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097a4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097b0:	4b0f      	ldr	r3, [pc, #60]	; (80097f0 <xTaskPriorityDisinherit+0xd0>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	429a      	cmp	r2, r3
 80097b6:	d903      	bls.n	80097c0 <xTaskPriorityDisinherit+0xa0>
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097bc:	4a0c      	ldr	r2, [pc, #48]	; (80097f0 <xTaskPriorityDisinherit+0xd0>)
 80097be:	6013      	str	r3, [r2, #0]
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097c4:	4613      	mov	r3, r2
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	4413      	add	r3, r2
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	4a09      	ldr	r2, [pc, #36]	; (80097f4 <xTaskPriorityDisinherit+0xd4>)
 80097ce:	441a      	add	r2, r3
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	3304      	adds	r3, #4
 80097d4:	4619      	mov	r1, r3
 80097d6:	4610      	mov	r0, r2
 80097d8:	f7fe f94d 	bl	8007a76 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80097dc:	2301      	movs	r3, #1
 80097de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80097e0:	697b      	ldr	r3, [r7, #20]
	}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3718      	adds	r7, #24
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	20000914 	.word	0x20000914
 80097f0:	20000df0 	.word	0x20000df0
 80097f4:	20000918 	.word	0x20000918

080097f8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b088      	sub	sp, #32
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
 8009800:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009806:	2301      	movs	r3, #1
 8009808:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d06d      	beq.n	80098ec <vTaskPriorityDisinheritAfterTimeout+0xf4>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009810:	69bb      	ldr	r3, [r7, #24]
 8009812:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009814:	2b00      	cmp	r3, #0
 8009816:	d109      	bne.n	800982c <vTaskPriorityDisinheritAfterTimeout+0x34>
 8009818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800981c:	f383 8811 	msr	BASEPRI, r3
 8009820:	f3bf 8f6f 	isb	sy
 8009824:	f3bf 8f4f 	dsb	sy
 8009828:	60fb      	str	r3, [r7, #12]
 800982a:	e7fe      	b.n	800982a <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800982c:	69bb      	ldr	r3, [r7, #24]
 800982e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009830:	683a      	ldr	r2, [r7, #0]
 8009832:	429a      	cmp	r2, r3
 8009834:	d902      	bls.n	800983c <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	61fb      	str	r3, [r7, #28]
 800983a:	e002      	b.n	8009842 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800983c:	69bb      	ldr	r3, [r7, #24]
 800983e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009840:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009842:	69bb      	ldr	r3, [r7, #24]
 8009844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009846:	69fa      	ldr	r2, [r7, #28]
 8009848:	429a      	cmp	r2, r3
 800984a:	d04f      	beq.n	80098ec <vTaskPriorityDisinheritAfterTimeout+0xf4>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800984c:	69bb      	ldr	r3, [r7, #24]
 800984e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009850:	697a      	ldr	r2, [r7, #20]
 8009852:	429a      	cmp	r2, r3
 8009854:	d14a      	bne.n	80098ec <vTaskPriorityDisinheritAfterTimeout+0xf4>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009856:	4b27      	ldr	r3, [pc, #156]	; (80098f4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	69ba      	ldr	r2, [r7, #24]
 800985c:	429a      	cmp	r2, r3
 800985e:	d109      	bne.n	8009874 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 8009860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009864:	f383 8811 	msr	BASEPRI, r3
 8009868:	f3bf 8f6f 	isb	sy
 800986c:	f3bf 8f4f 	dsb	sy
 8009870:	60bb      	str	r3, [r7, #8]
 8009872:	e7fe      	b.n	8009872 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009874:	69bb      	ldr	r3, [r7, #24]
 8009876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009878:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800987a:	69bb      	ldr	r3, [r7, #24]
 800987c:	69fa      	ldr	r2, [r7, #28]
 800987e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009880:	69bb      	ldr	r3, [r7, #24]
 8009882:	699b      	ldr	r3, [r3, #24]
 8009884:	2b00      	cmp	r3, #0
 8009886:	db04      	blt.n	8009892 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009888:	69fb      	ldr	r3, [r7, #28]
 800988a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800988e:	69bb      	ldr	r3, [r7, #24]
 8009890:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009892:	69bb      	ldr	r3, [r7, #24]
 8009894:	6959      	ldr	r1, [r3, #20]
 8009896:	693a      	ldr	r2, [r7, #16]
 8009898:	4613      	mov	r3, r2
 800989a:	009b      	lsls	r3, r3, #2
 800989c:	4413      	add	r3, r2
 800989e:	009b      	lsls	r3, r3, #2
 80098a0:	4a15      	ldr	r2, [pc, #84]	; (80098f8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80098a2:	4413      	add	r3, r2
 80098a4:	4299      	cmp	r1, r3
 80098a6:	d101      	bne.n	80098ac <vTaskPriorityDisinheritAfterTimeout+0xb4>
 80098a8:	2301      	movs	r3, #1
 80098aa:	e000      	b.n	80098ae <vTaskPriorityDisinheritAfterTimeout+0xb6>
 80098ac:	2300      	movs	r3, #0
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d01c      	beq.n	80098ec <vTaskPriorityDisinheritAfterTimeout+0xf4>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80098b2:	69bb      	ldr	r3, [r7, #24]
 80098b4:	3304      	adds	r3, #4
 80098b6:	4618      	mov	r0, r3
 80098b8:	f7fe f93a 	bl	8007b30 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80098bc:	69bb      	ldr	r3, [r7, #24]
 80098be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098c0:	4b0e      	ldr	r3, [pc, #56]	; (80098fc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	429a      	cmp	r2, r3
 80098c6:	d903      	bls.n	80098d0 <vTaskPriorityDisinheritAfterTimeout+0xd8>
 80098c8:	69bb      	ldr	r3, [r7, #24]
 80098ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098cc:	4a0b      	ldr	r2, [pc, #44]	; (80098fc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80098ce:	6013      	str	r3, [r2, #0]
 80098d0:	69bb      	ldr	r3, [r7, #24]
 80098d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098d4:	4613      	mov	r3, r2
 80098d6:	009b      	lsls	r3, r3, #2
 80098d8:	4413      	add	r3, r2
 80098da:	009b      	lsls	r3, r3, #2
 80098dc:	4a06      	ldr	r2, [pc, #24]	; (80098f8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80098de:	441a      	add	r2, r3
 80098e0:	69bb      	ldr	r3, [r7, #24]
 80098e2:	3304      	adds	r3, #4
 80098e4:	4619      	mov	r1, r3
 80098e6:	4610      	mov	r0, r2
 80098e8:	f7fe f8c5 	bl	8007a76 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80098ec:	bf00      	nop
 80098ee:	3720      	adds	r7, #32
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}
 80098f4:	20000914 	.word	0x20000914
 80098f8:	20000918 	.word	0x20000918
 80098fc:	20000df0 	.word	0x20000df0

08009900 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8009900:	b480      	push	{r7}
 8009902:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009904:	4b07      	ldr	r3, [pc, #28]	; (8009924 <pvTaskIncrementMutexHeldCount+0x24>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d004      	beq.n	8009916 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800990c:	4b05      	ldr	r3, [pc, #20]	; (8009924 <pvTaskIncrementMutexHeldCount+0x24>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009912:	3201      	adds	r2, #1
 8009914:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8009916:	4b03      	ldr	r3, [pc, #12]	; (8009924 <pvTaskIncrementMutexHeldCount+0x24>)
 8009918:	681b      	ldr	r3, [r3, #0]
	}
 800991a:	4618      	mov	r0, r3
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr
 8009924:	20000914 	.word	0x20000914

08009928 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b084      	sub	sp, #16
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
 8009930:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009932:	4b21      	ldr	r3, [pc, #132]	; (80099b8 <prvAddCurrentTaskToDelayedList+0x90>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009938:	4b20      	ldr	r3, [pc, #128]	; (80099bc <prvAddCurrentTaskToDelayedList+0x94>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	3304      	adds	r3, #4
 800993e:	4618      	mov	r0, r3
 8009940:	f7fe f8f6 	bl	8007b30 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800994a:	d10a      	bne.n	8009962 <prvAddCurrentTaskToDelayedList+0x3a>
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d007      	beq.n	8009962 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009952:	4b1a      	ldr	r3, [pc, #104]	; (80099bc <prvAddCurrentTaskToDelayedList+0x94>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	3304      	adds	r3, #4
 8009958:	4619      	mov	r1, r3
 800995a:	4819      	ldr	r0, [pc, #100]	; (80099c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800995c:	f7fe f88b 	bl	8007a76 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009960:	e026      	b.n	80099b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009962:	68fa      	ldr	r2, [r7, #12]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	4413      	add	r3, r2
 8009968:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800996a:	4b14      	ldr	r3, [pc, #80]	; (80099bc <prvAddCurrentTaskToDelayedList+0x94>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	68ba      	ldr	r2, [r7, #8]
 8009970:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009972:	68ba      	ldr	r2, [r7, #8]
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	429a      	cmp	r2, r3
 8009978:	d209      	bcs.n	800998e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800997a:	4b12      	ldr	r3, [pc, #72]	; (80099c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800997c:	681a      	ldr	r2, [r3, #0]
 800997e:	4b0f      	ldr	r3, [pc, #60]	; (80099bc <prvAddCurrentTaskToDelayedList+0x94>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	3304      	adds	r3, #4
 8009984:	4619      	mov	r1, r3
 8009986:	4610      	mov	r0, r2
 8009988:	f7fe f899 	bl	8007abe <vListInsert>
}
 800998c:	e010      	b.n	80099b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800998e:	4b0e      	ldr	r3, [pc, #56]	; (80099c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009990:	681a      	ldr	r2, [r3, #0]
 8009992:	4b0a      	ldr	r3, [pc, #40]	; (80099bc <prvAddCurrentTaskToDelayedList+0x94>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	3304      	adds	r3, #4
 8009998:	4619      	mov	r1, r3
 800999a:	4610      	mov	r0, r2
 800999c:	f7fe f88f 	bl	8007abe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80099a0:	4b0a      	ldr	r3, [pc, #40]	; (80099cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	68ba      	ldr	r2, [r7, #8]
 80099a6:	429a      	cmp	r2, r3
 80099a8:	d202      	bcs.n	80099b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80099aa:	4a08      	ldr	r2, [pc, #32]	; (80099cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	6013      	str	r3, [r2, #0]
}
 80099b0:	bf00      	nop
 80099b2:	3710      	adds	r7, #16
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}
 80099b8:	20000dec 	.word	0x20000dec
 80099bc:	20000914 	.word	0x20000914
 80099c0:	20000dd4 	.word	0x20000dd4
 80099c4:	20000da4 	.word	0x20000da4
 80099c8:	20000da0 	.word	0x20000da0
 80099cc:	20000e08 	.word	0x20000e08

080099d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b08a      	sub	sp, #40	; 0x28
 80099d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80099d6:	2300      	movs	r3, #0
 80099d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80099da:	f000 fac3 	bl	8009f64 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80099de:	4b1c      	ldr	r3, [pc, #112]	; (8009a50 <xTimerCreateTimerTask+0x80>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d021      	beq.n	8009a2a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80099e6:	2300      	movs	r3, #0
 80099e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80099ea:	2300      	movs	r3, #0
 80099ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80099ee:	1d3a      	adds	r2, r7, #4
 80099f0:	f107 0108 	add.w	r1, r7, #8
 80099f4:	f107 030c 	add.w	r3, r7, #12
 80099f8:	4618      	mov	r0, r3
 80099fa:	f7fd fff5 	bl	80079e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80099fe:	6879      	ldr	r1, [r7, #4]
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	68fa      	ldr	r2, [r7, #12]
 8009a04:	9202      	str	r2, [sp, #8]
 8009a06:	9301      	str	r3, [sp, #4]
 8009a08:	2302      	movs	r3, #2
 8009a0a:	9300      	str	r3, [sp, #0]
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	460a      	mov	r2, r1
 8009a10:	4910      	ldr	r1, [pc, #64]	; (8009a54 <xTimerCreateTimerTask+0x84>)
 8009a12:	4811      	ldr	r0, [pc, #68]	; (8009a58 <xTimerCreateTimerTask+0x88>)
 8009a14:	f7fe ffee 	bl	80089f4 <xTaskCreateStatic>
 8009a18:	4602      	mov	r2, r0
 8009a1a:	4b10      	ldr	r3, [pc, #64]	; (8009a5c <xTimerCreateTimerTask+0x8c>)
 8009a1c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009a1e:	4b0f      	ldr	r3, [pc, #60]	; (8009a5c <xTimerCreateTimerTask+0x8c>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d001      	beq.n	8009a2a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009a26:	2301      	movs	r3, #1
 8009a28:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d109      	bne.n	8009a44 <xTimerCreateTimerTask+0x74>
 8009a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a34:	f383 8811 	msr	BASEPRI, r3
 8009a38:	f3bf 8f6f 	isb	sy
 8009a3c:	f3bf 8f4f 	dsb	sy
 8009a40:	613b      	str	r3, [r7, #16]
 8009a42:	e7fe      	b.n	8009a42 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8009a44:	697b      	ldr	r3, [r7, #20]
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3718      	adds	r7, #24
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
 8009a4e:	bf00      	nop
 8009a50:	20000e44 	.word	0x20000e44
 8009a54:	0800a994 	.word	0x0800a994
 8009a58:	08009b79 	.word	0x08009b79
 8009a5c:	20000e48 	.word	0x20000e48

08009a60 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b08a      	sub	sp, #40	; 0x28
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	60f8      	str	r0, [r7, #12]
 8009a68:	60b9      	str	r1, [r7, #8]
 8009a6a:	607a      	str	r2, [r7, #4]
 8009a6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d109      	bne.n	8009a8c <xTimerGenericCommand+0x2c>
 8009a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a7c:	f383 8811 	msr	BASEPRI, r3
 8009a80:	f3bf 8f6f 	isb	sy
 8009a84:	f3bf 8f4f 	dsb	sy
 8009a88:	623b      	str	r3, [r7, #32]
 8009a8a:	e7fe      	b.n	8009a8a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009a8c:	4b19      	ldr	r3, [pc, #100]	; (8009af4 <xTimerGenericCommand+0x94>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d02a      	beq.n	8009aea <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	2b05      	cmp	r3, #5
 8009aa4:	dc18      	bgt.n	8009ad8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009aa6:	f7ff fdaf 	bl	8009608 <xTaskGetSchedulerState>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	2b02      	cmp	r3, #2
 8009aae:	d109      	bne.n	8009ac4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009ab0:	4b10      	ldr	r3, [pc, #64]	; (8009af4 <xTimerGenericCommand+0x94>)
 8009ab2:	6818      	ldr	r0, [r3, #0]
 8009ab4:	f107 0110 	add.w	r1, r7, #16
 8009ab8:	2300      	movs	r3, #0
 8009aba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009abc:	f7fe f99c 	bl	8007df8 <xQueueGenericSend>
 8009ac0:	6278      	str	r0, [r7, #36]	; 0x24
 8009ac2:	e012      	b.n	8009aea <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009ac4:	4b0b      	ldr	r3, [pc, #44]	; (8009af4 <xTimerGenericCommand+0x94>)
 8009ac6:	6818      	ldr	r0, [r3, #0]
 8009ac8:	f107 0110 	add.w	r1, r7, #16
 8009acc:	2300      	movs	r3, #0
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f7fe f992 	bl	8007df8 <xQueueGenericSend>
 8009ad4:	6278      	str	r0, [r7, #36]	; 0x24
 8009ad6:	e008      	b.n	8009aea <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009ad8:	4b06      	ldr	r3, [pc, #24]	; (8009af4 <xTimerGenericCommand+0x94>)
 8009ada:	6818      	ldr	r0, [r3, #0]
 8009adc:	f107 0110 	add.w	r1, r7, #16
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	683a      	ldr	r2, [r7, #0]
 8009ae4:	f7fe fa82 	bl	8007fec <xQueueGenericSendFromISR>
 8009ae8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	3728      	adds	r7, #40	; 0x28
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}
 8009af4:	20000e44 	.word	0x20000e44

08009af8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b088      	sub	sp, #32
 8009afc:	af02      	add	r7, sp, #8
 8009afe:	6078      	str	r0, [r7, #4]
 8009b00:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009b02:	4b1c      	ldr	r3, [pc, #112]	; (8009b74 <prvProcessExpiredTimer+0x7c>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	68db      	ldr	r3, [r3, #12]
 8009b08:	68db      	ldr	r3, [r3, #12]
 8009b0a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	3304      	adds	r3, #4
 8009b10:	4618      	mov	r0, r3
 8009b12:	f7fe f80d 	bl	8007b30 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	69db      	ldr	r3, [r3, #28]
 8009b1a:	2b01      	cmp	r3, #1
 8009b1c:	d121      	bne.n	8009b62 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	699a      	ldr	r2, [r3, #24]
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	18d1      	adds	r1, r2, r3
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	683a      	ldr	r2, [r7, #0]
 8009b2a:	6978      	ldr	r0, [r7, #20]
 8009b2c:	f000 f8c8 	bl	8009cc0 <prvInsertTimerInActiveList>
 8009b30:	4603      	mov	r3, r0
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d015      	beq.n	8009b62 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009b36:	2300      	movs	r3, #0
 8009b38:	9300      	str	r3, [sp, #0]
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	687a      	ldr	r2, [r7, #4]
 8009b3e:	2100      	movs	r1, #0
 8009b40:	6978      	ldr	r0, [r7, #20]
 8009b42:	f7ff ff8d 	bl	8009a60 <xTimerGenericCommand>
 8009b46:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d109      	bne.n	8009b62 <prvProcessExpiredTimer+0x6a>
 8009b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b52:	f383 8811 	msr	BASEPRI, r3
 8009b56:	f3bf 8f6f 	isb	sy
 8009b5a:	f3bf 8f4f 	dsb	sy
 8009b5e:	60fb      	str	r3, [r7, #12]
 8009b60:	e7fe      	b.n	8009b60 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b66:	6978      	ldr	r0, [r7, #20]
 8009b68:	4798      	blx	r3
}
 8009b6a:	bf00      	nop
 8009b6c:	3718      	adds	r7, #24
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}
 8009b72:	bf00      	nop
 8009b74:	20000e3c 	.word	0x20000e3c

08009b78 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b084      	sub	sp, #16
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009b80:	f107 0308 	add.w	r3, r7, #8
 8009b84:	4618      	mov	r0, r3
 8009b86:	f000 f857 	bl	8009c38 <prvGetNextExpireTime>
 8009b8a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	4619      	mov	r1, r3
 8009b90:	68f8      	ldr	r0, [r7, #12]
 8009b92:	f000 f803 	bl	8009b9c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009b96:	f000 f8d5 	bl	8009d44 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009b9a:	e7f1      	b.n	8009b80 <prvTimerTask+0x8>

08009b9c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b084      	sub	sp, #16
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
 8009ba4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009ba6:	f7ff f951 	bl	8008e4c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009baa:	f107 0308 	add.w	r3, r7, #8
 8009bae:	4618      	mov	r0, r3
 8009bb0:	f000 f866 	bl	8009c80 <prvSampleTimeNow>
 8009bb4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009bb6:	68bb      	ldr	r3, [r7, #8]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d130      	bne.n	8009c1e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d10a      	bne.n	8009bd8 <prvProcessTimerOrBlockTask+0x3c>
 8009bc2:	687a      	ldr	r2, [r7, #4]
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	429a      	cmp	r2, r3
 8009bc8:	d806      	bhi.n	8009bd8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009bca:	f7ff f94d 	bl	8008e68 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009bce:	68f9      	ldr	r1, [r7, #12]
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f7ff ff91 	bl	8009af8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009bd6:	e024      	b.n	8009c22 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d008      	beq.n	8009bf0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009bde:	4b13      	ldr	r3, [pc, #76]	; (8009c2c <prvProcessTimerOrBlockTask+0x90>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	bf0c      	ite	eq
 8009be8:	2301      	moveq	r3, #1
 8009bea:	2300      	movne	r3, #0
 8009bec:	b2db      	uxtb	r3, r3
 8009bee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009bf0:	4b0f      	ldr	r3, [pc, #60]	; (8009c30 <prvProcessTimerOrBlockTask+0x94>)
 8009bf2:	6818      	ldr	r0, [r3, #0]
 8009bf4:	687a      	ldr	r2, [r7, #4]
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	1ad3      	subs	r3, r2, r3
 8009bfa:	683a      	ldr	r2, [r7, #0]
 8009bfc:	4619      	mov	r1, r3
 8009bfe:	f7fe fec5 	bl	800898c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009c02:	f7ff f931 	bl	8008e68 <xTaskResumeAll>
 8009c06:	4603      	mov	r3, r0
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d10a      	bne.n	8009c22 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009c0c:	4b09      	ldr	r3, [pc, #36]	; (8009c34 <prvProcessTimerOrBlockTask+0x98>)
 8009c0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c12:	601a      	str	r2, [r3, #0]
 8009c14:	f3bf 8f4f 	dsb	sy
 8009c18:	f3bf 8f6f 	isb	sy
}
 8009c1c:	e001      	b.n	8009c22 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009c1e:	f7ff f923 	bl	8008e68 <xTaskResumeAll>
}
 8009c22:	bf00      	nop
 8009c24:	3710      	adds	r7, #16
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}
 8009c2a:	bf00      	nop
 8009c2c:	20000e40 	.word	0x20000e40
 8009c30:	20000e44 	.word	0x20000e44
 8009c34:	e000ed04 	.word	0xe000ed04

08009c38 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b085      	sub	sp, #20
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009c40:	4b0e      	ldr	r3, [pc, #56]	; (8009c7c <prvGetNextExpireTime+0x44>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	bf0c      	ite	eq
 8009c4a:	2301      	moveq	r3, #1
 8009c4c:	2300      	movne	r3, #0
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	461a      	mov	r2, r3
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d105      	bne.n	8009c6a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c5e:	4b07      	ldr	r3, [pc, #28]	; (8009c7c <prvGetNextExpireTime+0x44>)
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	68db      	ldr	r3, [r3, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	60fb      	str	r3, [r7, #12]
 8009c68:	e001      	b.n	8009c6e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	3714      	adds	r7, #20
 8009c74:	46bd      	mov	sp, r7
 8009c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7a:	4770      	bx	lr
 8009c7c:	20000e3c 	.word	0x20000e3c

08009c80 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b084      	sub	sp, #16
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009c88:	f7ff f98a 	bl	8008fa0 <xTaskGetTickCount>
 8009c8c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009c8e:	4b0b      	ldr	r3, [pc, #44]	; (8009cbc <prvSampleTimeNow+0x3c>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	68fa      	ldr	r2, [r7, #12]
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d205      	bcs.n	8009ca4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009c98:	f000 f904 	bl	8009ea4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	601a      	str	r2, [r3, #0]
 8009ca2:	e002      	b.n	8009caa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009caa:	4a04      	ldr	r2, [pc, #16]	; (8009cbc <prvSampleTimeNow+0x3c>)
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3710      	adds	r7, #16
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}
 8009cba:	bf00      	nop
 8009cbc:	20000e4c 	.word	0x20000e4c

08009cc0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b086      	sub	sp, #24
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	60f8      	str	r0, [r7, #12]
 8009cc8:	60b9      	str	r1, [r7, #8]
 8009cca:	607a      	str	r2, [r7, #4]
 8009ccc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009cce:	2300      	movs	r3, #0
 8009cd0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	68ba      	ldr	r2, [r7, #8]
 8009cd6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	68fa      	ldr	r2, [r7, #12]
 8009cdc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009cde:	68ba      	ldr	r2, [r7, #8]
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	429a      	cmp	r2, r3
 8009ce4:	d812      	bhi.n	8009d0c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ce6:	687a      	ldr	r2, [r7, #4]
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	1ad2      	subs	r2, r2, r3
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	699b      	ldr	r3, [r3, #24]
 8009cf0:	429a      	cmp	r2, r3
 8009cf2:	d302      	bcc.n	8009cfa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	617b      	str	r3, [r7, #20]
 8009cf8:	e01b      	b.n	8009d32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009cfa:	4b10      	ldr	r3, [pc, #64]	; (8009d3c <prvInsertTimerInActiveList+0x7c>)
 8009cfc:	681a      	ldr	r2, [r3, #0]
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	3304      	adds	r3, #4
 8009d02:	4619      	mov	r1, r3
 8009d04:	4610      	mov	r0, r2
 8009d06:	f7fd feda 	bl	8007abe <vListInsert>
 8009d0a:	e012      	b.n	8009d32 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009d0c:	687a      	ldr	r2, [r7, #4]
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	429a      	cmp	r2, r3
 8009d12:	d206      	bcs.n	8009d22 <prvInsertTimerInActiveList+0x62>
 8009d14:	68ba      	ldr	r2, [r7, #8]
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d302      	bcc.n	8009d22 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	617b      	str	r3, [r7, #20]
 8009d20:	e007      	b.n	8009d32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009d22:	4b07      	ldr	r3, [pc, #28]	; (8009d40 <prvInsertTimerInActiveList+0x80>)
 8009d24:	681a      	ldr	r2, [r3, #0]
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	3304      	adds	r3, #4
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	4610      	mov	r0, r2
 8009d2e:	f7fd fec6 	bl	8007abe <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009d32:	697b      	ldr	r3, [r7, #20]
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	3718      	adds	r7, #24
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}
 8009d3c:	20000e40 	.word	0x20000e40
 8009d40:	20000e3c 	.word	0x20000e3c

08009d44 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b08e      	sub	sp, #56	; 0x38
 8009d48:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009d4a:	e099      	b.n	8009e80 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	da17      	bge.n	8009d82 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009d52:	1d3b      	adds	r3, r7, #4
 8009d54:	3304      	adds	r3, #4
 8009d56:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d109      	bne.n	8009d72 <prvProcessReceivedCommands+0x2e>
 8009d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d62:	f383 8811 	msr	BASEPRI, r3
 8009d66:	f3bf 8f6f 	isb	sy
 8009d6a:	f3bf 8f4f 	dsb	sy
 8009d6e:	61fb      	str	r3, [r7, #28]
 8009d70:	e7fe      	b.n	8009d70 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d78:	6850      	ldr	r0, [r2, #4]
 8009d7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d7c:	6892      	ldr	r2, [r2, #8]
 8009d7e:	4611      	mov	r1, r2
 8009d80:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	db7a      	blt.n	8009e7e <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d8e:	695b      	ldr	r3, [r3, #20]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d004      	beq.n	8009d9e <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d96:	3304      	adds	r3, #4
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f7fd fec9 	bl	8007b30 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009d9e:	463b      	mov	r3, r7
 8009da0:	4618      	mov	r0, r3
 8009da2:	f7ff ff6d 	bl	8009c80 <prvSampleTimeNow>
 8009da6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2b09      	cmp	r3, #9
 8009dac:	d868      	bhi.n	8009e80 <prvProcessReceivedCommands+0x13c>
 8009dae:	a201      	add	r2, pc, #4	; (adr r2, 8009db4 <prvProcessReceivedCommands+0x70>)
 8009db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009db4:	08009ddd 	.word	0x08009ddd
 8009db8:	08009ddd 	.word	0x08009ddd
 8009dbc:	08009ddd 	.word	0x08009ddd
 8009dc0:	08009e81 	.word	0x08009e81
 8009dc4:	08009e37 	.word	0x08009e37
 8009dc8:	08009e6d 	.word	0x08009e6d
 8009dcc:	08009ddd 	.word	0x08009ddd
 8009dd0:	08009ddd 	.word	0x08009ddd
 8009dd4:	08009e81 	.word	0x08009e81
 8009dd8:	08009e37 	.word	0x08009e37
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009ddc:	68ba      	ldr	r2, [r7, #8]
 8009dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009de0:	699b      	ldr	r3, [r3, #24]
 8009de2:	18d1      	adds	r1, r2, r3
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009de8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009dea:	f7ff ff69 	bl	8009cc0 <prvInsertTimerInActiveList>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d045      	beq.n	8009e80 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009df8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009dfa:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dfe:	69db      	ldr	r3, [r3, #28]
 8009e00:	2b01      	cmp	r3, #1
 8009e02:	d13d      	bne.n	8009e80 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009e04:	68ba      	ldr	r2, [r7, #8]
 8009e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e08:	699b      	ldr	r3, [r3, #24]
 8009e0a:	441a      	add	r2, r3
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	9300      	str	r3, [sp, #0]
 8009e10:	2300      	movs	r3, #0
 8009e12:	2100      	movs	r1, #0
 8009e14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e16:	f7ff fe23 	bl	8009a60 <xTimerGenericCommand>
 8009e1a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009e1c:	6a3b      	ldr	r3, [r7, #32]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d12e      	bne.n	8009e80 <prvProcessReceivedCommands+0x13c>
 8009e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e26:	f383 8811 	msr	BASEPRI, r3
 8009e2a:	f3bf 8f6f 	isb	sy
 8009e2e:	f3bf 8f4f 	dsb	sy
 8009e32:	61bb      	str	r3, [r7, #24]
 8009e34:	e7fe      	b.n	8009e34 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009e36:	68ba      	ldr	r2, [r7, #8]
 8009e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e3a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e3e:	699b      	ldr	r3, [r3, #24]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d109      	bne.n	8009e58 <prvProcessReceivedCommands+0x114>
 8009e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e48:	f383 8811 	msr	BASEPRI, r3
 8009e4c:	f3bf 8f6f 	isb	sy
 8009e50:	f3bf 8f4f 	dsb	sy
 8009e54:	617b      	str	r3, [r7, #20]
 8009e56:	e7fe      	b.n	8009e56 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e5a:	699a      	ldr	r2, [r3, #24]
 8009e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e5e:	18d1      	adds	r1, r2, r3
 8009e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e66:	f7ff ff2b 	bl	8009cc0 <prvInsertTimerInActiveList>
					break;
 8009e6a:	e009      	b.n	8009e80 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e6e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d104      	bne.n	8009e80 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8009e76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009e78:	f000 fbb4 	bl	800a5e4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009e7c:	e000      	b.n	8009e80 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009e7e:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009e80:	4b07      	ldr	r3, [pc, #28]	; (8009ea0 <prvProcessReceivedCommands+0x15c>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	1d39      	adds	r1, r7, #4
 8009e86:	2200      	movs	r2, #0
 8009e88:	4618      	mov	r0, r3
 8009e8a:	f7fe f9cd 	bl	8008228 <xQueueReceive>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	f47f af5b 	bne.w	8009d4c <prvProcessReceivedCommands+0x8>
	}
}
 8009e96:	bf00      	nop
 8009e98:	3730      	adds	r7, #48	; 0x30
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}
 8009e9e:	bf00      	nop
 8009ea0:	20000e44 	.word	0x20000e44

08009ea4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b088      	sub	sp, #32
 8009ea8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009eaa:	e044      	b.n	8009f36 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009eac:	4b2b      	ldr	r3, [pc, #172]	; (8009f5c <prvSwitchTimerLists+0xb8>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	68db      	ldr	r3, [r3, #12]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009eb6:	4b29      	ldr	r3, [pc, #164]	; (8009f5c <prvSwitchTimerLists+0xb8>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	68db      	ldr	r3, [r3, #12]
 8009ebc:	68db      	ldr	r3, [r3, #12]
 8009ebe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	3304      	adds	r3, #4
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	f7fd fe33 	bl	8007b30 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ece:	68f8      	ldr	r0, [r7, #12]
 8009ed0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	69db      	ldr	r3, [r3, #28]
 8009ed6:	2b01      	cmp	r3, #1
 8009ed8:	d12d      	bne.n	8009f36 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	699b      	ldr	r3, [r3, #24]
 8009ede:	693a      	ldr	r2, [r7, #16]
 8009ee0:	4413      	add	r3, r2
 8009ee2:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009ee4:	68ba      	ldr	r2, [r7, #8]
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	429a      	cmp	r2, r3
 8009eea:	d90e      	bls.n	8009f0a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	68ba      	ldr	r2, [r7, #8]
 8009ef0:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	68fa      	ldr	r2, [r7, #12]
 8009ef6:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009ef8:	4b18      	ldr	r3, [pc, #96]	; (8009f5c <prvSwitchTimerLists+0xb8>)
 8009efa:	681a      	ldr	r2, [r3, #0]
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	3304      	adds	r3, #4
 8009f00:	4619      	mov	r1, r3
 8009f02:	4610      	mov	r0, r2
 8009f04:	f7fd fddb 	bl	8007abe <vListInsert>
 8009f08:	e015      	b.n	8009f36 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	9300      	str	r3, [sp, #0]
 8009f0e:	2300      	movs	r3, #0
 8009f10:	693a      	ldr	r2, [r7, #16]
 8009f12:	2100      	movs	r1, #0
 8009f14:	68f8      	ldr	r0, [r7, #12]
 8009f16:	f7ff fda3 	bl	8009a60 <xTimerGenericCommand>
 8009f1a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d109      	bne.n	8009f36 <prvSwitchTimerLists+0x92>
 8009f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f26:	f383 8811 	msr	BASEPRI, r3
 8009f2a:	f3bf 8f6f 	isb	sy
 8009f2e:	f3bf 8f4f 	dsb	sy
 8009f32:	603b      	str	r3, [r7, #0]
 8009f34:	e7fe      	b.n	8009f34 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009f36:	4b09      	ldr	r3, [pc, #36]	; (8009f5c <prvSwitchTimerLists+0xb8>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d1b5      	bne.n	8009eac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009f40:	4b06      	ldr	r3, [pc, #24]	; (8009f5c <prvSwitchTimerLists+0xb8>)
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009f46:	4b06      	ldr	r3, [pc, #24]	; (8009f60 <prvSwitchTimerLists+0xbc>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	4a04      	ldr	r2, [pc, #16]	; (8009f5c <prvSwitchTimerLists+0xb8>)
 8009f4c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009f4e:	4a04      	ldr	r2, [pc, #16]	; (8009f60 <prvSwitchTimerLists+0xbc>)
 8009f50:	697b      	ldr	r3, [r7, #20]
 8009f52:	6013      	str	r3, [r2, #0]
}
 8009f54:	bf00      	nop
 8009f56:	3718      	adds	r7, #24
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}
 8009f5c:	20000e3c 	.word	0x20000e3c
 8009f60:	20000e40 	.word	0x20000e40

08009f64 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b082      	sub	sp, #8
 8009f68:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009f6a:	f000 f95f 	bl	800a22c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009f6e:	4b15      	ldr	r3, [pc, #84]	; (8009fc4 <prvCheckForValidListAndQueue+0x60>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d120      	bne.n	8009fb8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009f76:	4814      	ldr	r0, [pc, #80]	; (8009fc8 <prvCheckForValidListAndQueue+0x64>)
 8009f78:	f7fd fd50 	bl	8007a1c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009f7c:	4813      	ldr	r0, [pc, #76]	; (8009fcc <prvCheckForValidListAndQueue+0x68>)
 8009f7e:	f7fd fd4d 	bl	8007a1c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009f82:	4b13      	ldr	r3, [pc, #76]	; (8009fd0 <prvCheckForValidListAndQueue+0x6c>)
 8009f84:	4a10      	ldr	r2, [pc, #64]	; (8009fc8 <prvCheckForValidListAndQueue+0x64>)
 8009f86:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009f88:	4b12      	ldr	r3, [pc, #72]	; (8009fd4 <prvCheckForValidListAndQueue+0x70>)
 8009f8a:	4a10      	ldr	r2, [pc, #64]	; (8009fcc <prvCheckForValidListAndQueue+0x68>)
 8009f8c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009f8e:	2300      	movs	r3, #0
 8009f90:	9300      	str	r3, [sp, #0]
 8009f92:	4b11      	ldr	r3, [pc, #68]	; (8009fd8 <prvCheckForValidListAndQueue+0x74>)
 8009f94:	4a11      	ldr	r2, [pc, #68]	; (8009fdc <prvCheckForValidListAndQueue+0x78>)
 8009f96:	2110      	movs	r1, #16
 8009f98:	200a      	movs	r0, #10
 8009f9a:	f7fd fe5b 	bl	8007c54 <xQueueGenericCreateStatic>
 8009f9e:	4602      	mov	r2, r0
 8009fa0:	4b08      	ldr	r3, [pc, #32]	; (8009fc4 <prvCheckForValidListAndQueue+0x60>)
 8009fa2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009fa4:	4b07      	ldr	r3, [pc, #28]	; (8009fc4 <prvCheckForValidListAndQueue+0x60>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d005      	beq.n	8009fb8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009fac:	4b05      	ldr	r3, [pc, #20]	; (8009fc4 <prvCheckForValidListAndQueue+0x60>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	490b      	ldr	r1, [pc, #44]	; (8009fe0 <prvCheckForValidListAndQueue+0x7c>)
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f7fe fcc2 	bl	800893c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009fb8:	f000 f966 	bl	800a288 <vPortExitCritical>
}
 8009fbc:	bf00      	nop
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bd80      	pop	{r7, pc}
 8009fc2:	bf00      	nop
 8009fc4:	20000e44 	.word	0x20000e44
 8009fc8:	20000e14 	.word	0x20000e14
 8009fcc:	20000e28 	.word	0x20000e28
 8009fd0:	20000e3c 	.word	0x20000e3c
 8009fd4:	20000e40 	.word	0x20000e40
 8009fd8:	20000ef0 	.word	0x20000ef0
 8009fdc:	20000e50 	.word	0x20000e50
 8009fe0:	0800a99c 	.word	0x0800a99c

08009fe4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b085      	sub	sp, #20
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	60f8      	str	r0, [r7, #12]
 8009fec:	60b9      	str	r1, [r7, #8]
 8009fee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	3b04      	subs	r3, #4
 8009ff4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009ffc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	3b04      	subs	r3, #4
 800a002:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	f023 0201 	bic.w	r2, r3, #1
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	3b04      	subs	r3, #4
 800a012:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a014:	4a0c      	ldr	r2, [pc, #48]	; (800a048 <pxPortInitialiseStack+0x64>)
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	3b14      	subs	r3, #20
 800a01e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a020:	687a      	ldr	r2, [r7, #4]
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	3b04      	subs	r3, #4
 800a02a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f06f 0202 	mvn.w	r2, #2
 800a032:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	3b20      	subs	r3, #32
 800a038:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a03a:	68fb      	ldr	r3, [r7, #12]
}
 800a03c:	4618      	mov	r0, r3
 800a03e:	3714      	adds	r7, #20
 800a040:	46bd      	mov	sp, r7
 800a042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a046:	4770      	bx	lr
 800a048:	0800a04d 	.word	0x0800a04d

0800a04c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a04c:	b480      	push	{r7}
 800a04e:	b085      	sub	sp, #20
 800a050:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a052:	2300      	movs	r3, #0
 800a054:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a056:	4b11      	ldr	r3, [pc, #68]	; (800a09c <prvTaskExitError+0x50>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a05e:	d009      	beq.n	800a074 <prvTaskExitError+0x28>
 800a060:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a064:	f383 8811 	msr	BASEPRI, r3
 800a068:	f3bf 8f6f 	isb	sy
 800a06c:	f3bf 8f4f 	dsb	sy
 800a070:	60fb      	str	r3, [r7, #12]
 800a072:	e7fe      	b.n	800a072 <prvTaskExitError+0x26>
 800a074:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a078:	f383 8811 	msr	BASEPRI, r3
 800a07c:	f3bf 8f6f 	isb	sy
 800a080:	f3bf 8f4f 	dsb	sy
 800a084:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a086:	bf00      	nop
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d0fc      	beq.n	800a088 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a08e:	bf00      	nop
 800a090:	3714      	adds	r7, #20
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr
 800a09a:	bf00      	nop
 800a09c:	20000038 	.word	0x20000038

0800a0a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a0a0:	4b07      	ldr	r3, [pc, #28]	; (800a0c0 <pxCurrentTCBConst2>)
 800a0a2:	6819      	ldr	r1, [r3, #0]
 800a0a4:	6808      	ldr	r0, [r1, #0]
 800a0a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0aa:	f380 8809 	msr	PSP, r0
 800a0ae:	f3bf 8f6f 	isb	sy
 800a0b2:	f04f 0000 	mov.w	r0, #0
 800a0b6:	f380 8811 	msr	BASEPRI, r0
 800a0ba:	4770      	bx	lr
 800a0bc:	f3af 8000 	nop.w

0800a0c0 <pxCurrentTCBConst2>:
 800a0c0:	20000914 	.word	0x20000914
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a0c4:	bf00      	nop
 800a0c6:	bf00      	nop

0800a0c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a0c8:	4808      	ldr	r0, [pc, #32]	; (800a0ec <prvPortStartFirstTask+0x24>)
 800a0ca:	6800      	ldr	r0, [r0, #0]
 800a0cc:	6800      	ldr	r0, [r0, #0]
 800a0ce:	f380 8808 	msr	MSP, r0
 800a0d2:	f04f 0000 	mov.w	r0, #0
 800a0d6:	f380 8814 	msr	CONTROL, r0
 800a0da:	b662      	cpsie	i
 800a0dc:	b661      	cpsie	f
 800a0de:	f3bf 8f4f 	dsb	sy
 800a0e2:	f3bf 8f6f 	isb	sy
 800a0e6:	df00      	svc	0
 800a0e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a0ea:	bf00      	nop
 800a0ec:	e000ed08 	.word	0xe000ed08

0800a0f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b086      	sub	sp, #24
 800a0f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a0f6:	4b44      	ldr	r3, [pc, #272]	; (800a208 <xPortStartScheduler+0x118>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4a44      	ldr	r2, [pc, #272]	; (800a20c <xPortStartScheduler+0x11c>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d109      	bne.n	800a114 <xPortStartScheduler+0x24>
 800a100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a104:	f383 8811 	msr	BASEPRI, r3
 800a108:	f3bf 8f6f 	isb	sy
 800a10c:	f3bf 8f4f 	dsb	sy
 800a110:	613b      	str	r3, [r7, #16]
 800a112:	e7fe      	b.n	800a112 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a114:	4b3c      	ldr	r3, [pc, #240]	; (800a208 <xPortStartScheduler+0x118>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	4a3d      	ldr	r2, [pc, #244]	; (800a210 <xPortStartScheduler+0x120>)
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d109      	bne.n	800a132 <xPortStartScheduler+0x42>
 800a11e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a122:	f383 8811 	msr	BASEPRI, r3
 800a126:	f3bf 8f6f 	isb	sy
 800a12a:	f3bf 8f4f 	dsb	sy
 800a12e:	60fb      	str	r3, [r7, #12]
 800a130:	e7fe      	b.n	800a130 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a132:	4b38      	ldr	r3, [pc, #224]	; (800a214 <xPortStartScheduler+0x124>)
 800a134:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	781b      	ldrb	r3, [r3, #0]
 800a13a:	b2db      	uxtb	r3, r3
 800a13c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	22ff      	movs	r2, #255	; 0xff
 800a142:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	781b      	ldrb	r3, [r3, #0]
 800a148:	b2db      	uxtb	r3, r3
 800a14a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a14c:	78fb      	ldrb	r3, [r7, #3]
 800a14e:	b2db      	uxtb	r3, r3
 800a150:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a154:	b2da      	uxtb	r2, r3
 800a156:	4b30      	ldr	r3, [pc, #192]	; (800a218 <xPortStartScheduler+0x128>)
 800a158:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a15a:	4b30      	ldr	r3, [pc, #192]	; (800a21c <xPortStartScheduler+0x12c>)
 800a15c:	2207      	movs	r2, #7
 800a15e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a160:	e009      	b.n	800a176 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800a162:	4b2e      	ldr	r3, [pc, #184]	; (800a21c <xPortStartScheduler+0x12c>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	3b01      	subs	r3, #1
 800a168:	4a2c      	ldr	r2, [pc, #176]	; (800a21c <xPortStartScheduler+0x12c>)
 800a16a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a16c:	78fb      	ldrb	r3, [r7, #3]
 800a16e:	b2db      	uxtb	r3, r3
 800a170:	005b      	lsls	r3, r3, #1
 800a172:	b2db      	uxtb	r3, r3
 800a174:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a176:	78fb      	ldrb	r3, [r7, #3]
 800a178:	b2db      	uxtb	r3, r3
 800a17a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a17e:	2b80      	cmp	r3, #128	; 0x80
 800a180:	d0ef      	beq.n	800a162 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a182:	4b26      	ldr	r3, [pc, #152]	; (800a21c <xPortStartScheduler+0x12c>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f1c3 0307 	rsb	r3, r3, #7
 800a18a:	2b04      	cmp	r3, #4
 800a18c:	d009      	beq.n	800a1a2 <xPortStartScheduler+0xb2>
 800a18e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a192:	f383 8811 	msr	BASEPRI, r3
 800a196:	f3bf 8f6f 	isb	sy
 800a19a:	f3bf 8f4f 	dsb	sy
 800a19e:	60bb      	str	r3, [r7, #8]
 800a1a0:	e7fe      	b.n	800a1a0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a1a2:	4b1e      	ldr	r3, [pc, #120]	; (800a21c <xPortStartScheduler+0x12c>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	021b      	lsls	r3, r3, #8
 800a1a8:	4a1c      	ldr	r2, [pc, #112]	; (800a21c <xPortStartScheduler+0x12c>)
 800a1aa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a1ac:	4b1b      	ldr	r3, [pc, #108]	; (800a21c <xPortStartScheduler+0x12c>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a1b4:	4a19      	ldr	r2, [pc, #100]	; (800a21c <xPortStartScheduler+0x12c>)
 800a1b6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	b2da      	uxtb	r2, r3
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a1c0:	4b17      	ldr	r3, [pc, #92]	; (800a220 <xPortStartScheduler+0x130>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	4a16      	ldr	r2, [pc, #88]	; (800a220 <xPortStartScheduler+0x130>)
 800a1c6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a1ca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a1cc:	4b14      	ldr	r3, [pc, #80]	; (800a220 <xPortStartScheduler+0x130>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a13      	ldr	r2, [pc, #76]	; (800a220 <xPortStartScheduler+0x130>)
 800a1d2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a1d6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a1d8:	f000 f8d6 	bl	800a388 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a1dc:	4b11      	ldr	r3, [pc, #68]	; (800a224 <xPortStartScheduler+0x134>)
 800a1de:	2200      	movs	r2, #0
 800a1e0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a1e2:	f000 f8f5 	bl	800a3d0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a1e6:	4b10      	ldr	r3, [pc, #64]	; (800a228 <xPortStartScheduler+0x138>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	4a0f      	ldr	r2, [pc, #60]	; (800a228 <xPortStartScheduler+0x138>)
 800a1ec:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a1f0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a1f2:	f7ff ff69 	bl	800a0c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a1f6:	f7fe ffa1 	bl	800913c <vTaskSwitchContext>
	prvTaskExitError();
 800a1fa:	f7ff ff27 	bl	800a04c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a1fe:	2300      	movs	r3, #0
}
 800a200:	4618      	mov	r0, r3
 800a202:	3718      	adds	r7, #24
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}
 800a208:	e000ed00 	.word	0xe000ed00
 800a20c:	410fc271 	.word	0x410fc271
 800a210:	410fc270 	.word	0x410fc270
 800a214:	e000e400 	.word	0xe000e400
 800a218:	20000f40 	.word	0x20000f40
 800a21c:	20000f44 	.word	0x20000f44
 800a220:	e000ed20 	.word	0xe000ed20
 800a224:	20000038 	.word	0x20000038
 800a228:	e000ef34 	.word	0xe000ef34

0800a22c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a22c:	b480      	push	{r7}
 800a22e:	b083      	sub	sp, #12
 800a230:	af00      	add	r7, sp, #0
 800a232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a236:	f383 8811 	msr	BASEPRI, r3
 800a23a:	f3bf 8f6f 	isb	sy
 800a23e:	f3bf 8f4f 	dsb	sy
 800a242:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a244:	4b0e      	ldr	r3, [pc, #56]	; (800a280 <vPortEnterCritical+0x54>)
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	3301      	adds	r3, #1
 800a24a:	4a0d      	ldr	r2, [pc, #52]	; (800a280 <vPortEnterCritical+0x54>)
 800a24c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a24e:	4b0c      	ldr	r3, [pc, #48]	; (800a280 <vPortEnterCritical+0x54>)
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	2b01      	cmp	r3, #1
 800a254:	d10e      	bne.n	800a274 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a256:	4b0b      	ldr	r3, [pc, #44]	; (800a284 <vPortEnterCritical+0x58>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	b2db      	uxtb	r3, r3
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d009      	beq.n	800a274 <vPortEnterCritical+0x48>
 800a260:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a264:	f383 8811 	msr	BASEPRI, r3
 800a268:	f3bf 8f6f 	isb	sy
 800a26c:	f3bf 8f4f 	dsb	sy
 800a270:	603b      	str	r3, [r7, #0]
 800a272:	e7fe      	b.n	800a272 <vPortEnterCritical+0x46>
	}
}
 800a274:	bf00      	nop
 800a276:	370c      	adds	r7, #12
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr
 800a280:	20000038 	.word	0x20000038
 800a284:	e000ed04 	.word	0xe000ed04

0800a288 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a288:	b480      	push	{r7}
 800a28a:	b083      	sub	sp, #12
 800a28c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a28e:	4b11      	ldr	r3, [pc, #68]	; (800a2d4 <vPortExitCritical+0x4c>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d109      	bne.n	800a2aa <vPortExitCritical+0x22>
 800a296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a29a:	f383 8811 	msr	BASEPRI, r3
 800a29e:	f3bf 8f6f 	isb	sy
 800a2a2:	f3bf 8f4f 	dsb	sy
 800a2a6:	607b      	str	r3, [r7, #4]
 800a2a8:	e7fe      	b.n	800a2a8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800a2aa:	4b0a      	ldr	r3, [pc, #40]	; (800a2d4 <vPortExitCritical+0x4c>)
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	3b01      	subs	r3, #1
 800a2b0:	4a08      	ldr	r2, [pc, #32]	; (800a2d4 <vPortExitCritical+0x4c>)
 800a2b2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a2b4:	4b07      	ldr	r3, [pc, #28]	; (800a2d4 <vPortExitCritical+0x4c>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d104      	bne.n	800a2c6 <vPortExitCritical+0x3e>
 800a2bc:	2300      	movs	r3, #0
 800a2be:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800a2c6:	bf00      	nop
 800a2c8:	370c      	adds	r7, #12
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d0:	4770      	bx	lr
 800a2d2:	bf00      	nop
 800a2d4:	20000038 	.word	0x20000038
	...

0800a2e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a2e0:	f3ef 8009 	mrs	r0, PSP
 800a2e4:	f3bf 8f6f 	isb	sy
 800a2e8:	4b15      	ldr	r3, [pc, #84]	; (800a340 <pxCurrentTCBConst>)
 800a2ea:	681a      	ldr	r2, [r3, #0]
 800a2ec:	f01e 0f10 	tst.w	lr, #16
 800a2f0:	bf08      	it	eq
 800a2f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a2f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2fa:	6010      	str	r0, [r2, #0]
 800a2fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a300:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a304:	f380 8811 	msr	BASEPRI, r0
 800a308:	f3bf 8f4f 	dsb	sy
 800a30c:	f3bf 8f6f 	isb	sy
 800a310:	f7fe ff14 	bl	800913c <vTaskSwitchContext>
 800a314:	f04f 0000 	mov.w	r0, #0
 800a318:	f380 8811 	msr	BASEPRI, r0
 800a31c:	bc09      	pop	{r0, r3}
 800a31e:	6819      	ldr	r1, [r3, #0]
 800a320:	6808      	ldr	r0, [r1, #0]
 800a322:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a326:	f01e 0f10 	tst.w	lr, #16
 800a32a:	bf08      	it	eq
 800a32c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a330:	f380 8809 	msr	PSP, r0
 800a334:	f3bf 8f6f 	isb	sy
 800a338:	4770      	bx	lr
 800a33a:	bf00      	nop
 800a33c:	f3af 8000 	nop.w

0800a340 <pxCurrentTCBConst>:
 800a340:	20000914 	.word	0x20000914
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a344:	bf00      	nop
 800a346:	bf00      	nop

0800a348 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b082      	sub	sp, #8
 800a34c:	af00      	add	r7, sp, #0
	__asm volatile
 800a34e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a352:	f383 8811 	msr	BASEPRI, r3
 800a356:	f3bf 8f6f 	isb	sy
 800a35a:	f3bf 8f4f 	dsb	sy
 800a35e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a360:	f7fe fe2e 	bl	8008fc0 <xTaskIncrementTick>
 800a364:	4603      	mov	r3, r0
 800a366:	2b00      	cmp	r3, #0
 800a368:	d003      	beq.n	800a372 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a36a:	4b06      	ldr	r3, [pc, #24]	; (800a384 <SysTick_Handler+0x3c>)
 800a36c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a370:	601a      	str	r2, [r3, #0]
 800a372:	2300      	movs	r3, #0
 800a374:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800a37c:	bf00      	nop
 800a37e:	3708      	adds	r7, #8
 800a380:	46bd      	mov	sp, r7
 800a382:	bd80      	pop	{r7, pc}
 800a384:	e000ed04 	.word	0xe000ed04

0800a388 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a388:	b480      	push	{r7}
 800a38a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a38c:	4b0b      	ldr	r3, [pc, #44]	; (800a3bc <vPortSetupTimerInterrupt+0x34>)
 800a38e:	2200      	movs	r2, #0
 800a390:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a392:	4b0b      	ldr	r3, [pc, #44]	; (800a3c0 <vPortSetupTimerInterrupt+0x38>)
 800a394:	2200      	movs	r2, #0
 800a396:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a398:	4b0a      	ldr	r3, [pc, #40]	; (800a3c4 <vPortSetupTimerInterrupt+0x3c>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a0a      	ldr	r2, [pc, #40]	; (800a3c8 <vPortSetupTimerInterrupt+0x40>)
 800a39e:	fba2 2303 	umull	r2, r3, r2, r3
 800a3a2:	099b      	lsrs	r3, r3, #6
 800a3a4:	4a09      	ldr	r2, [pc, #36]	; (800a3cc <vPortSetupTimerInterrupt+0x44>)
 800a3a6:	3b01      	subs	r3, #1
 800a3a8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a3aa:	4b04      	ldr	r3, [pc, #16]	; (800a3bc <vPortSetupTimerInterrupt+0x34>)
 800a3ac:	2207      	movs	r2, #7
 800a3ae:	601a      	str	r2, [r3, #0]
}
 800a3b0:	bf00      	nop
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b8:	4770      	bx	lr
 800a3ba:	bf00      	nop
 800a3bc:	e000e010 	.word	0xe000e010
 800a3c0:	e000e018 	.word	0xe000e018
 800a3c4:	20000024 	.word	0x20000024
 800a3c8:	10624dd3 	.word	0x10624dd3
 800a3cc:	e000e014 	.word	0xe000e014

0800a3d0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a3d0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a3e0 <vPortEnableVFP+0x10>
 800a3d4:	6801      	ldr	r1, [r0, #0]
 800a3d6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a3da:	6001      	str	r1, [r0, #0]
 800a3dc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a3de:	bf00      	nop
 800a3e0:	e000ed88 	.word	0xe000ed88

0800a3e4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b085      	sub	sp, #20
 800a3e8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a3ea:	f3ef 8305 	mrs	r3, IPSR
 800a3ee:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	2b0f      	cmp	r3, #15
 800a3f4:	d913      	bls.n	800a41e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a3f6:	4a16      	ldr	r2, [pc, #88]	; (800a450 <vPortValidateInterruptPriority+0x6c>)
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	4413      	add	r3, r2
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a400:	4b14      	ldr	r3, [pc, #80]	; (800a454 <vPortValidateInterruptPriority+0x70>)
 800a402:	781b      	ldrb	r3, [r3, #0]
 800a404:	7afa      	ldrb	r2, [r7, #11]
 800a406:	429a      	cmp	r2, r3
 800a408:	d209      	bcs.n	800a41e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800a40a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a40e:	f383 8811 	msr	BASEPRI, r3
 800a412:	f3bf 8f6f 	isb	sy
 800a416:	f3bf 8f4f 	dsb	sy
 800a41a:	607b      	str	r3, [r7, #4]
 800a41c:	e7fe      	b.n	800a41c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a41e:	4b0e      	ldr	r3, [pc, #56]	; (800a458 <vPortValidateInterruptPriority+0x74>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a426:	4b0d      	ldr	r3, [pc, #52]	; (800a45c <vPortValidateInterruptPriority+0x78>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d909      	bls.n	800a442 <vPortValidateInterruptPriority+0x5e>
 800a42e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a432:	f383 8811 	msr	BASEPRI, r3
 800a436:	f3bf 8f6f 	isb	sy
 800a43a:	f3bf 8f4f 	dsb	sy
 800a43e:	603b      	str	r3, [r7, #0]
 800a440:	e7fe      	b.n	800a440 <vPortValidateInterruptPriority+0x5c>
	}
 800a442:	bf00      	nop
 800a444:	3714      	adds	r7, #20
 800a446:	46bd      	mov	sp, r7
 800a448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44c:	4770      	bx	lr
 800a44e:	bf00      	nop
 800a450:	e000e3f0 	.word	0xe000e3f0
 800a454:	20000f40 	.word	0x20000f40
 800a458:	e000ed0c 	.word	0xe000ed0c
 800a45c:	20000f44 	.word	0x20000f44

0800a460 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b08a      	sub	sp, #40	; 0x28
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a468:	2300      	movs	r3, #0
 800a46a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a46c:	f7fe fcee 	bl	8008e4c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a470:	4b57      	ldr	r3, [pc, #348]	; (800a5d0 <pvPortMalloc+0x170>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d101      	bne.n	800a47c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a478:	f000 f90c 	bl	800a694 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a47c:	4b55      	ldr	r3, [pc, #340]	; (800a5d4 <pvPortMalloc+0x174>)
 800a47e:	681a      	ldr	r2, [r3, #0]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	4013      	ands	r3, r2
 800a484:	2b00      	cmp	r3, #0
 800a486:	f040 808c 	bne.w	800a5a2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d01c      	beq.n	800a4ca <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800a490:	2208      	movs	r2, #8
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	4413      	add	r3, r2
 800a496:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f003 0307 	and.w	r3, r3, #7
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d013      	beq.n	800a4ca <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	f023 0307 	bic.w	r3, r3, #7
 800a4a8:	3308      	adds	r3, #8
 800a4aa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f003 0307 	and.w	r3, r3, #7
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d009      	beq.n	800a4ca <pvPortMalloc+0x6a>
 800a4b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4ba:	f383 8811 	msr	BASEPRI, r3
 800a4be:	f3bf 8f6f 	isb	sy
 800a4c2:	f3bf 8f4f 	dsb	sy
 800a4c6:	617b      	str	r3, [r7, #20]
 800a4c8:	e7fe      	b.n	800a4c8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d068      	beq.n	800a5a2 <pvPortMalloc+0x142>
 800a4d0:	4b41      	ldr	r3, [pc, #260]	; (800a5d8 <pvPortMalloc+0x178>)
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	687a      	ldr	r2, [r7, #4]
 800a4d6:	429a      	cmp	r2, r3
 800a4d8:	d863      	bhi.n	800a5a2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a4da:	4b40      	ldr	r3, [pc, #256]	; (800a5dc <pvPortMalloc+0x17c>)
 800a4dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a4de:	4b3f      	ldr	r3, [pc, #252]	; (800a5dc <pvPortMalloc+0x17c>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a4e4:	e004      	b.n	800a4f0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800a4e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a4ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a4f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4f2:	685b      	ldr	r3, [r3, #4]
 800a4f4:	687a      	ldr	r2, [r7, #4]
 800a4f6:	429a      	cmp	r2, r3
 800a4f8:	d903      	bls.n	800a502 <pvPortMalloc+0xa2>
 800a4fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d1f1      	bne.n	800a4e6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a502:	4b33      	ldr	r3, [pc, #204]	; (800a5d0 <pvPortMalloc+0x170>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a508:	429a      	cmp	r2, r3
 800a50a:	d04a      	beq.n	800a5a2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a50c:	6a3b      	ldr	r3, [r7, #32]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	2208      	movs	r2, #8
 800a512:	4413      	add	r3, r2
 800a514:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a518:	681a      	ldr	r2, [r3, #0]
 800a51a:	6a3b      	ldr	r3, [r7, #32]
 800a51c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a51e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a520:	685a      	ldr	r2, [r3, #4]
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	1ad2      	subs	r2, r2, r3
 800a526:	2308      	movs	r3, #8
 800a528:	005b      	lsls	r3, r3, #1
 800a52a:	429a      	cmp	r2, r3
 800a52c:	d91e      	bls.n	800a56c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a52e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	4413      	add	r3, r2
 800a534:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a536:	69bb      	ldr	r3, [r7, #24]
 800a538:	f003 0307 	and.w	r3, r3, #7
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d009      	beq.n	800a554 <pvPortMalloc+0xf4>
 800a540:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a544:	f383 8811 	msr	BASEPRI, r3
 800a548:	f3bf 8f6f 	isb	sy
 800a54c:	f3bf 8f4f 	dsb	sy
 800a550:	613b      	str	r3, [r7, #16]
 800a552:	e7fe      	b.n	800a552 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a556:	685a      	ldr	r2, [r3, #4]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	1ad2      	subs	r2, r2, r3
 800a55c:	69bb      	ldr	r3, [r7, #24]
 800a55e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a562:	687a      	ldr	r2, [r7, #4]
 800a564:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a566:	69b8      	ldr	r0, [r7, #24]
 800a568:	f000 f8f6 	bl	800a758 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a56c:	4b1a      	ldr	r3, [pc, #104]	; (800a5d8 <pvPortMalloc+0x178>)
 800a56e:	681a      	ldr	r2, [r3, #0]
 800a570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a572:	685b      	ldr	r3, [r3, #4]
 800a574:	1ad3      	subs	r3, r2, r3
 800a576:	4a18      	ldr	r2, [pc, #96]	; (800a5d8 <pvPortMalloc+0x178>)
 800a578:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a57a:	4b17      	ldr	r3, [pc, #92]	; (800a5d8 <pvPortMalloc+0x178>)
 800a57c:	681a      	ldr	r2, [r3, #0]
 800a57e:	4b18      	ldr	r3, [pc, #96]	; (800a5e0 <pvPortMalloc+0x180>)
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	429a      	cmp	r2, r3
 800a584:	d203      	bcs.n	800a58e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a586:	4b14      	ldr	r3, [pc, #80]	; (800a5d8 <pvPortMalloc+0x178>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	4a15      	ldr	r2, [pc, #84]	; (800a5e0 <pvPortMalloc+0x180>)
 800a58c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a58e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a590:	685a      	ldr	r2, [r3, #4]
 800a592:	4b10      	ldr	r3, [pc, #64]	; (800a5d4 <pvPortMalloc+0x174>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	431a      	orrs	r2, r3
 800a598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a59a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a59c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a59e:	2200      	movs	r2, #0
 800a5a0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a5a2:	f7fe fc61 	bl	8008e68 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a5a6:	69fb      	ldr	r3, [r7, #28]
 800a5a8:	f003 0307 	and.w	r3, r3, #7
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d009      	beq.n	800a5c4 <pvPortMalloc+0x164>
 800a5b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5b4:	f383 8811 	msr	BASEPRI, r3
 800a5b8:	f3bf 8f6f 	isb	sy
 800a5bc:	f3bf 8f4f 	dsb	sy
 800a5c0:	60fb      	str	r3, [r7, #12]
 800a5c2:	e7fe      	b.n	800a5c2 <pvPortMalloc+0x162>
	return pvReturn;
 800a5c4:	69fb      	ldr	r3, [r7, #28]
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3728      	adds	r7, #40	; 0x28
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}
 800a5ce:	bf00      	nop
 800a5d0:	20004b50 	.word	0x20004b50
 800a5d4:	20004b5c 	.word	0x20004b5c
 800a5d8:	20004b54 	.word	0x20004b54
 800a5dc:	20004b48 	.word	0x20004b48
 800a5e0:	20004b58 	.word	0x20004b58

0800a5e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b086      	sub	sp, #24
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d046      	beq.n	800a684 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a5f6:	2308      	movs	r3, #8
 800a5f8:	425b      	negs	r3, r3
 800a5fa:	697a      	ldr	r2, [r7, #20]
 800a5fc:	4413      	add	r3, r2
 800a5fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a600:	697b      	ldr	r3, [r7, #20]
 800a602:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a604:	693b      	ldr	r3, [r7, #16]
 800a606:	685a      	ldr	r2, [r3, #4]
 800a608:	4b20      	ldr	r3, [pc, #128]	; (800a68c <vPortFree+0xa8>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	4013      	ands	r3, r2
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d109      	bne.n	800a626 <vPortFree+0x42>
 800a612:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a616:	f383 8811 	msr	BASEPRI, r3
 800a61a:	f3bf 8f6f 	isb	sy
 800a61e:	f3bf 8f4f 	dsb	sy
 800a622:	60fb      	str	r3, [r7, #12]
 800a624:	e7fe      	b.n	800a624 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a626:	693b      	ldr	r3, [r7, #16]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d009      	beq.n	800a642 <vPortFree+0x5e>
 800a62e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a632:	f383 8811 	msr	BASEPRI, r3
 800a636:	f3bf 8f6f 	isb	sy
 800a63a:	f3bf 8f4f 	dsb	sy
 800a63e:	60bb      	str	r3, [r7, #8]
 800a640:	e7fe      	b.n	800a640 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a642:	693b      	ldr	r3, [r7, #16]
 800a644:	685a      	ldr	r2, [r3, #4]
 800a646:	4b11      	ldr	r3, [pc, #68]	; (800a68c <vPortFree+0xa8>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4013      	ands	r3, r2
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d019      	beq.n	800a684 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a650:	693b      	ldr	r3, [r7, #16]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d115      	bne.n	800a684 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	685a      	ldr	r2, [r3, #4]
 800a65c:	4b0b      	ldr	r3, [pc, #44]	; (800a68c <vPortFree+0xa8>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	43db      	mvns	r3, r3
 800a662:	401a      	ands	r2, r3
 800a664:	693b      	ldr	r3, [r7, #16]
 800a666:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a668:	f7fe fbf0 	bl	8008e4c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a66c:	693b      	ldr	r3, [r7, #16]
 800a66e:	685a      	ldr	r2, [r3, #4]
 800a670:	4b07      	ldr	r3, [pc, #28]	; (800a690 <vPortFree+0xac>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	4413      	add	r3, r2
 800a676:	4a06      	ldr	r2, [pc, #24]	; (800a690 <vPortFree+0xac>)
 800a678:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a67a:	6938      	ldr	r0, [r7, #16]
 800a67c:	f000 f86c 	bl	800a758 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a680:	f7fe fbf2 	bl	8008e68 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a684:	bf00      	nop
 800a686:	3718      	adds	r7, #24
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}
 800a68c:	20004b5c 	.word	0x20004b5c
 800a690:	20004b54 	.word	0x20004b54

0800a694 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a694:	b480      	push	{r7}
 800a696:	b085      	sub	sp, #20
 800a698:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a69a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a69e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a6a0:	4b27      	ldr	r3, [pc, #156]	; (800a740 <prvHeapInit+0xac>)
 800a6a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	f003 0307 	and.w	r3, r3, #7
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d00c      	beq.n	800a6c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	3307      	adds	r3, #7
 800a6b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	f023 0307 	bic.w	r3, r3, #7
 800a6ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a6bc:	68ba      	ldr	r2, [r7, #8]
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	1ad3      	subs	r3, r2, r3
 800a6c2:	4a1f      	ldr	r2, [pc, #124]	; (800a740 <prvHeapInit+0xac>)
 800a6c4:	4413      	add	r3, r2
 800a6c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a6cc:	4a1d      	ldr	r2, [pc, #116]	; (800a744 <prvHeapInit+0xb0>)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a6d2:	4b1c      	ldr	r3, [pc, #112]	; (800a744 <prvHeapInit+0xb0>)
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	68ba      	ldr	r2, [r7, #8]
 800a6dc:	4413      	add	r3, r2
 800a6de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a6e0:	2208      	movs	r2, #8
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	1a9b      	subs	r3, r3, r2
 800a6e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	f023 0307 	bic.w	r3, r3, #7
 800a6ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	4a15      	ldr	r2, [pc, #84]	; (800a748 <prvHeapInit+0xb4>)
 800a6f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a6f6:	4b14      	ldr	r3, [pc, #80]	; (800a748 <prvHeapInit+0xb4>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a6fe:	4b12      	ldr	r3, [pc, #72]	; (800a748 <prvHeapInit+0xb4>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	2200      	movs	r2, #0
 800a704:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a70a:	683b      	ldr	r3, [r7, #0]
 800a70c:	68fa      	ldr	r2, [r7, #12]
 800a70e:	1ad2      	subs	r2, r2, r3
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a714:	4b0c      	ldr	r3, [pc, #48]	; (800a748 <prvHeapInit+0xb4>)
 800a716:	681a      	ldr	r2, [r3, #0]
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	685b      	ldr	r3, [r3, #4]
 800a720:	4a0a      	ldr	r2, [pc, #40]	; (800a74c <prvHeapInit+0xb8>)
 800a722:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	685b      	ldr	r3, [r3, #4]
 800a728:	4a09      	ldr	r2, [pc, #36]	; (800a750 <prvHeapInit+0xbc>)
 800a72a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a72c:	4b09      	ldr	r3, [pc, #36]	; (800a754 <prvHeapInit+0xc0>)
 800a72e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a732:	601a      	str	r2, [r3, #0]
}
 800a734:	bf00      	nop
 800a736:	3714      	adds	r7, #20
 800a738:	46bd      	mov	sp, r7
 800a73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73e:	4770      	bx	lr
 800a740:	20000f48 	.word	0x20000f48
 800a744:	20004b48 	.word	0x20004b48
 800a748:	20004b50 	.word	0x20004b50
 800a74c:	20004b58 	.word	0x20004b58
 800a750:	20004b54 	.word	0x20004b54
 800a754:	20004b5c 	.word	0x20004b5c

0800a758 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a758:	b480      	push	{r7}
 800a75a:	b085      	sub	sp, #20
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a760:	4b28      	ldr	r3, [pc, #160]	; (800a804 <prvInsertBlockIntoFreeList+0xac>)
 800a762:	60fb      	str	r3, [r7, #12]
 800a764:	e002      	b.n	800a76c <prvInsertBlockIntoFreeList+0x14>
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	60fb      	str	r3, [r7, #12]
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	687a      	ldr	r2, [r7, #4]
 800a772:	429a      	cmp	r2, r3
 800a774:	d8f7      	bhi.n	800a766 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	685b      	ldr	r3, [r3, #4]
 800a77e:	68ba      	ldr	r2, [r7, #8]
 800a780:	4413      	add	r3, r2
 800a782:	687a      	ldr	r2, [r7, #4]
 800a784:	429a      	cmp	r2, r3
 800a786:	d108      	bne.n	800a79a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	685a      	ldr	r2, [r3, #4]
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	685b      	ldr	r3, [r3, #4]
 800a790:	441a      	add	r2, r3
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	685b      	ldr	r3, [r3, #4]
 800a7a2:	68ba      	ldr	r2, [r7, #8]
 800a7a4:	441a      	add	r2, r3
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	429a      	cmp	r2, r3
 800a7ac:	d118      	bne.n	800a7e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	681a      	ldr	r2, [r3, #0]
 800a7b2:	4b15      	ldr	r3, [pc, #84]	; (800a808 <prvInsertBlockIntoFreeList+0xb0>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	429a      	cmp	r2, r3
 800a7b8:	d00d      	beq.n	800a7d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	685a      	ldr	r2, [r3, #4]
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	685b      	ldr	r3, [r3, #4]
 800a7c4:	441a      	add	r2, r3
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	681a      	ldr	r2, [r3, #0]
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	601a      	str	r2, [r3, #0]
 800a7d4:	e008      	b.n	800a7e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a7d6:	4b0c      	ldr	r3, [pc, #48]	; (800a808 <prvInsertBlockIntoFreeList+0xb0>)
 800a7d8:	681a      	ldr	r2, [r3, #0]
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	601a      	str	r2, [r3, #0]
 800a7de:	e003      	b.n	800a7e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	681a      	ldr	r2, [r3, #0]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a7e8:	68fa      	ldr	r2, [r7, #12]
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	429a      	cmp	r2, r3
 800a7ee:	d002      	beq.n	800a7f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	687a      	ldr	r2, [r7, #4]
 800a7f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a7f6:	bf00      	nop
 800a7f8:	3714      	adds	r7, #20
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a800:	4770      	bx	lr
 800a802:	bf00      	nop
 800a804:	20004b48 	.word	0x20004b48
 800a808:	20004b50 	.word	0x20004b50

0800a80c <__libc_init_array>:
 800a80c:	b570      	push	{r4, r5, r6, lr}
 800a80e:	4e0d      	ldr	r6, [pc, #52]	; (800a844 <__libc_init_array+0x38>)
 800a810:	4c0d      	ldr	r4, [pc, #52]	; (800a848 <__libc_init_array+0x3c>)
 800a812:	1ba4      	subs	r4, r4, r6
 800a814:	10a4      	asrs	r4, r4, #2
 800a816:	2500      	movs	r5, #0
 800a818:	42a5      	cmp	r5, r4
 800a81a:	d109      	bne.n	800a830 <__libc_init_array+0x24>
 800a81c:	4e0b      	ldr	r6, [pc, #44]	; (800a84c <__libc_init_array+0x40>)
 800a81e:	4c0c      	ldr	r4, [pc, #48]	; (800a850 <__libc_init_array+0x44>)
 800a820:	f000 f884 	bl	800a92c <_init>
 800a824:	1ba4      	subs	r4, r4, r6
 800a826:	10a4      	asrs	r4, r4, #2
 800a828:	2500      	movs	r5, #0
 800a82a:	42a5      	cmp	r5, r4
 800a82c:	d105      	bne.n	800a83a <__libc_init_array+0x2e>
 800a82e:	bd70      	pop	{r4, r5, r6, pc}
 800a830:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a834:	4798      	blx	r3
 800a836:	3501      	adds	r5, #1
 800a838:	e7ee      	b.n	800a818 <__libc_init_array+0xc>
 800a83a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a83e:	4798      	blx	r3
 800a840:	3501      	adds	r5, #1
 800a842:	e7f2      	b.n	800a82a <__libc_init_array+0x1e>
 800a844:	0800b260 	.word	0x0800b260
 800a848:	0800b260 	.word	0x0800b260
 800a84c:	0800b260 	.word	0x0800b260
 800a850:	0800b264 	.word	0x0800b264

0800a854 <__itoa>:
 800a854:	1e93      	subs	r3, r2, #2
 800a856:	2b22      	cmp	r3, #34	; 0x22
 800a858:	b510      	push	{r4, lr}
 800a85a:	460c      	mov	r4, r1
 800a85c:	d904      	bls.n	800a868 <__itoa+0x14>
 800a85e:	2300      	movs	r3, #0
 800a860:	700b      	strb	r3, [r1, #0]
 800a862:	461c      	mov	r4, r3
 800a864:	4620      	mov	r0, r4
 800a866:	bd10      	pop	{r4, pc}
 800a868:	2a0a      	cmp	r2, #10
 800a86a:	d109      	bne.n	800a880 <__itoa+0x2c>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	da07      	bge.n	800a880 <__itoa+0x2c>
 800a870:	232d      	movs	r3, #45	; 0x2d
 800a872:	700b      	strb	r3, [r1, #0]
 800a874:	4240      	negs	r0, r0
 800a876:	2101      	movs	r1, #1
 800a878:	4421      	add	r1, r4
 800a87a:	f000 f819 	bl	800a8b0 <__utoa>
 800a87e:	e7f1      	b.n	800a864 <__itoa+0x10>
 800a880:	2100      	movs	r1, #0
 800a882:	e7f9      	b.n	800a878 <__itoa+0x24>

0800a884 <itoa>:
 800a884:	f7ff bfe6 	b.w	800a854 <__itoa>

0800a888 <memcpy>:
 800a888:	b510      	push	{r4, lr}
 800a88a:	1e43      	subs	r3, r0, #1
 800a88c:	440a      	add	r2, r1
 800a88e:	4291      	cmp	r1, r2
 800a890:	d100      	bne.n	800a894 <memcpy+0xc>
 800a892:	bd10      	pop	{r4, pc}
 800a894:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a898:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a89c:	e7f7      	b.n	800a88e <memcpy+0x6>

0800a89e <memset>:
 800a89e:	4402      	add	r2, r0
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	4293      	cmp	r3, r2
 800a8a4:	d100      	bne.n	800a8a8 <memset+0xa>
 800a8a6:	4770      	bx	lr
 800a8a8:	f803 1b01 	strb.w	r1, [r3], #1
 800a8ac:	e7f9      	b.n	800a8a2 <memset+0x4>
	...

0800a8b0 <__utoa>:
 800a8b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8b2:	4b1d      	ldr	r3, [pc, #116]	; (800a928 <__utoa+0x78>)
 800a8b4:	b08b      	sub	sp, #44	; 0x2c
 800a8b6:	4605      	mov	r5, r0
 800a8b8:	460c      	mov	r4, r1
 800a8ba:	466e      	mov	r6, sp
 800a8bc:	f103 0c20 	add.w	ip, r3, #32
 800a8c0:	6818      	ldr	r0, [r3, #0]
 800a8c2:	6859      	ldr	r1, [r3, #4]
 800a8c4:	4637      	mov	r7, r6
 800a8c6:	c703      	stmia	r7!, {r0, r1}
 800a8c8:	3308      	adds	r3, #8
 800a8ca:	4563      	cmp	r3, ip
 800a8cc:	463e      	mov	r6, r7
 800a8ce:	d1f7      	bne.n	800a8c0 <__utoa+0x10>
 800a8d0:	6818      	ldr	r0, [r3, #0]
 800a8d2:	791b      	ldrb	r3, [r3, #4]
 800a8d4:	713b      	strb	r3, [r7, #4]
 800a8d6:	1e93      	subs	r3, r2, #2
 800a8d8:	2b22      	cmp	r3, #34	; 0x22
 800a8da:	6038      	str	r0, [r7, #0]
 800a8dc:	f04f 0300 	mov.w	r3, #0
 800a8e0:	d904      	bls.n	800a8ec <__utoa+0x3c>
 800a8e2:	7023      	strb	r3, [r4, #0]
 800a8e4:	461c      	mov	r4, r3
 800a8e6:	4620      	mov	r0, r4
 800a8e8:	b00b      	add	sp, #44	; 0x2c
 800a8ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8ec:	1e66      	subs	r6, r4, #1
 800a8ee:	fbb5 f0f2 	udiv	r0, r5, r2
 800a8f2:	af0a      	add	r7, sp, #40	; 0x28
 800a8f4:	fb02 5510 	mls	r5, r2, r0, r5
 800a8f8:	443d      	add	r5, r7
 800a8fa:	1c59      	adds	r1, r3, #1
 800a8fc:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 800a900:	f806 5f01 	strb.w	r5, [r6, #1]!
 800a904:	4605      	mov	r5, r0
 800a906:	b968      	cbnz	r0, 800a924 <__utoa+0x74>
 800a908:	5460      	strb	r0, [r4, r1]
 800a90a:	4423      	add	r3, r4
 800a90c:	4622      	mov	r2, r4
 800a90e:	1b19      	subs	r1, r3, r4
 800a910:	1b10      	subs	r0, r2, r4
 800a912:	4281      	cmp	r1, r0
 800a914:	dde7      	ble.n	800a8e6 <__utoa+0x36>
 800a916:	7811      	ldrb	r1, [r2, #0]
 800a918:	7818      	ldrb	r0, [r3, #0]
 800a91a:	f802 0b01 	strb.w	r0, [r2], #1
 800a91e:	f803 1901 	strb.w	r1, [r3], #-1
 800a922:	e7f4      	b.n	800a90e <__utoa+0x5e>
 800a924:	460b      	mov	r3, r1
 800a926:	e7e2      	b.n	800a8ee <__utoa+0x3e>
 800a928:	0800b230 	.word	0x0800b230

0800a92c <_init>:
 800a92c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a92e:	bf00      	nop
 800a930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a932:	bc08      	pop	{r3}
 800a934:	469e      	mov	lr, r3
 800a936:	4770      	bx	lr

0800a938 <_fini>:
 800a938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a93a:	bf00      	nop
 800a93c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a93e:	bc08      	pop	{r3}
 800a940:	469e      	mov	lr, r3
 800a942:	4770      	bx	lr
