; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_native_group_norm_relu_7(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %9 = shl i32 %8, 9, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = shl i32 %10, 1, !dbg !12
  %12 = and i32 %11, 510, !dbg !12
  %13 = or disjoint i32 %9, %12, !dbg !13
  %14 = or disjoint i32 %13, 1, !dbg !13
  %15 = srem i32 %13, 128, !dbg !14
  %16 = srem i32 %14, 128, !dbg !14
  %17 = sdiv i32 %13, 524288, !dbg !15
  %18 = sext i32 %13 to i64, !dbg !16
  %19 = getelementptr float, ptr addrspace(1) %0, i64 %18, !dbg !16
  %20 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %19, i1 true) #3, !dbg !17
  %21 = shl nsw i32 %17, 2, !dbg !18
  %.lhs.trunc = trunc nsw i32 %15 to i8, !dbg !19
  %22 = sdiv i8 %.lhs.trunc, 32, !dbg !19
  %.sext = sext i8 %22 to i32, !dbg !19
  %.lhs.trunc4 = trunc nsw i32 %16 to i8, !dbg !19
  %23 = sdiv i8 %.lhs.trunc4, 32, !dbg !19
  %.sext5 = sext i8 %23 to i32, !dbg !19
  %24 = add nsw i32 %21, %.sext, !dbg !20
  %25 = add nsw i32 %21, %.sext5, !dbg !20
  %26 = sext i32 %24 to i64, !dbg !21
  %27 = getelementptr float, ptr addrspace(1) %1, i64 %26, !dbg !21
  %28 = sext i32 %25 to i64, !dbg !21
  %29 = getelementptr float, ptr addrspace(1) %1, i64 %28, !dbg !21
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 true) #3, !dbg !22
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 true) #3, !dbg !22
  %32 = getelementptr float, ptr addrspace(1) %2, i64 %26, !dbg !23
  %33 = getelementptr float, ptr addrspace(1) %2, i64 %28, !dbg !23
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 true) #3, !dbg !24
  %35 = bitcast i32 %34 to float, !dbg !24
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 true) #3, !dbg !24
  %37 = bitcast i32 %36 to float, !dbg !24
  %38 = sext i32 %15 to i64, !dbg !25
  %39 = getelementptr float, ptr addrspace(1) %3, i64 %38, !dbg !25
  %40 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %39, i1 true) #3, !dbg !26
  %41 = getelementptr float, ptr addrspace(1) %4, i64 %38, !dbg !27
  %42 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %41, i1 true) #3, !dbg !28
  %43 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %35, float 1.310720e+05) #3, !dbg !29
  %44 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %37, float 1.310720e+05) #3, !dbg !29
  %45 = fadd float %43, 0x3EE4F8B580000000, !dbg !30
  %46 = fadd float %44, 0x3EE4F8B580000000, !dbg !30
  %47 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i = icmp eq i32 %47, 0, !dbg !31
  br i1 %.not.i, label %50, label %48, !dbg !31

48:                                               ; preds = %7
  %49 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %45), !dbg !31
  br label %__nv_rsqrtf.exit, !dbg !31

50:                                               ; preds = %7
  %51 = tail call float @llvm.nvvm.rsqrt.approx.f(float %45), !dbg !31
  br label %__nv_rsqrtf.exit, !dbg !31

__nv_rsqrtf.exit:                                 ; preds = %48, %50
  %.0.i = phi float [ %49, %48 ], [ %51, %50 ], !dbg !31
  %52 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i1 = icmp eq i32 %52, 0, !dbg !31
  br i1 %.not.i1, label %55, label %53, !dbg !31

53:                                               ; preds = %__nv_rsqrtf.exit
  %54 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %46), !dbg !31
  br label %__nv_rsqrtf.exit3, !dbg !31

55:                                               ; preds = %__nv_rsqrtf.exit
  %56 = tail call float @llvm.nvvm.rsqrt.approx.f(float %46), !dbg !31
  br label %__nv_rsqrtf.exit3, !dbg !31

__nv_rsqrtf.exit3:                                ; preds = %53, %55
  %.0.i2 = phi float [ %54, %53 ], [ %56, %55 ], !dbg !31
  %57 = extractvalue { i32, i32 } %20, 1, !dbg !17
  %58 = bitcast i32 %57 to float, !dbg !17
  %59 = bitcast i32 %31 to float, !dbg !22
  %60 = fsub float %58, %59, !dbg !32
  %61 = extractvalue { i32, i32 } %20, 0, !dbg !17
  %62 = bitcast i32 %61 to float, !dbg !17
  %63 = bitcast i32 %30 to float, !dbg !22
  %64 = fsub float %62, %63, !dbg !32
  %65 = extractvalue { i32, i32 } %42, 1, !dbg !28
  %66 = bitcast i32 %65 to float, !dbg !28
  %67 = extractvalue { i32, i32 } %42, 0, !dbg !28
  %68 = bitcast i32 %67 to float, !dbg !28
  %69 = extractvalue { i32, i32 } %40, 1, !dbg !26
  %70 = bitcast i32 %69 to float, !dbg !26
  %71 = extractvalue { i32, i32 } %40, 0, !dbg !26
  %72 = bitcast i32 %71 to float, !dbg !26
  %73 = fmul float %64, %.0.i, !dbg !33
  %74 = fmul float %60, %.0.i2, !dbg !33
  %75 = fmul float %73, %72, !dbg !34
  %76 = fmul float %74, %70, !dbg !34
  %77 = fadd float %75, %68, !dbg !35
  %78 = fadd float %76, %66, !dbg !35
  %79 = fcmp olt float %77, 0.000000e+00, !dbg !36
  %80 = fcmp olt float %78, 0.000000e+00, !dbg !36
  %81 = select i1 %79, float 0.000000e+00, float %77, !dbg !40
  %82 = select i1 %80, float 0.000000e+00, float %78, !dbg !40
  %83 = getelementptr float, ptr addrspace(1) %5, i64 %18, !dbg !41
  %84 = bitcast float %81 to i32, !dbg !42
  %85 = bitcast float %82 to i32, !dbg !42
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %84, i32 %85, ptr addrspace(1) %83, i1 true) #3, !dbg !42
  ret void, !dbg !43
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cukc67dgl6spgbzveih7nvz5fbheggnolcvdrv7j4uzbeftmcxy6.py", directory: "inductor_cache/uk")
!4 = !{ptr @triton_poi_fused_native_group_norm_relu_7, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_native_group_norm_relu_7, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_native_group_norm_relu_7", linkageName: "triton_poi_fused_native_group_norm_relu_7", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 26, column: 19, scope: !7)
!16 = !DILocation(line: 27, column: 30, scope: !7)
!17 = !DILocation(line: 27, column: 35, scope: !7)
!18 = !DILocation(line: 28, column: 32, scope: !7)
!19 = !DILocation(line: 28, column: 44, scope: !7)
!20 = !DILocation(line: 28, column: 38, scope: !7)
!21 = !DILocation(line: 28, column: 30, scope: !7)
!22 = !DILocation(line: 28, column: 50, scope: !7)
!23 = !DILocation(line: 29, column: 30, scope: !7)
!24 = !DILocation(line: 29, column: 50, scope: !7)
!25 = !DILocation(line: 30, column: 31, scope: !7)
!26 = !DILocation(line: 30, column: 36, scope: !7)
!27 = !DILocation(line: 31, column: 31, scope: !7)
!28 = !DILocation(line: 31, column: 36, scope: !7)
!29 = !DILocation(line: 34, column: 18, scope: !7)
!30 = !DILocation(line: 36, column: 18, scope: !7)
!31 = !DILocation(line: 37, column: 27, scope: !7)
!32 = !DILocation(line: 32, column: 18, scope: !7)
!33 = !DILocation(line: 38, column: 18, scope: !7)
!34 = !DILocation(line: 39, column: 19, scope: !7)
!35 = !DILocation(line: 40, column: 20, scope: !7)
!36 = !DILocation(line: 118, column: 15, scope: !37, inlinedAt: !39)
!37 = distinct !DILexicalBlockFile(scope: !7, file: !38, discriminator: 0)
!38 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!39 = !DILocation(line: 42, column: 42, scope: !7)
!40 = !DILocation(line: 121, column: 29, scope: !37, inlinedAt: !39)
!41 = !DILocation(line: 43, column: 25, scope: !7)
!42 = !DILocation(line: 43, column: 37, scope: !7)
!43 = !DILocation(line: 43, column: 4, scope: !7)
