Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 20 13:19:41 2019
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_CONTROLLER_BD_wrapper_control_sets_placed.rpt
| Design       : HDMI_CONTROLLER_BD_wrapper
| Device       : xc7z007s
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           20 |
| No           | No                    | Yes                    |              42 |           21 |
| No           | Yes                   | No                     |              48 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                         Enable Signal                         |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+-----------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1 |                                                               | HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT[15]_i_1_n_0    |                4 |             16 |
|  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1 |                                                               | HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in                |                3 |             16 |
|  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1 |                                                               | HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0 |                5 |             16 |
|  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1 | HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT[15]_i_1_n_0 | HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT[15]_i_1_n_0    |                5 |             16 |
|  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1 |                                                               | HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/AR[0]                   |               21 |             42 |
|  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1 |                                                               |                                                                  |               22 |             80 |
+-----------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+


