#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Oct 25 14:38:11 2022
# Process ID: 8152
# Log file: C:/VHDL_ensu/kadai6/planAhead.log
# Journal file: C:/VHDL_ensu/kadai6\planAhead.jou
#-----------------------------------------------------------
start_gui
open_project {C:\VHDL_ensu\kadai6\kadai1.ppr}
close [ open C:/VHDL_ensu/kadai6/kadai1.srcs/sources_1/new/kadai6.vhd w ]
add_files C:/VHDL_ensu/kadai6/kadai1.srcs/sources_1/new/kadai6.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run impl_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_rtl_design -name rtl_1
launch_runs impl_1 -to_step Bitgen
wait_on_run impl_1
refresh_design
startgroup
set_property package_pin V10 [get_ports CLK]
endgroup
startgroup
set_property package_pin U16 [get_ports LD0]
endgroup
file mkdir C:/VHDL_ensu/kadai6/kadai1.srcs/constrs_1/new
close [ open C:/VHDL_ensu/kadai6/kadai1.srcs/constrs_1/new/kadai6.ucf w ]
add_files -fileset constrs_1 C:/VHDL_ensu/kadai6/kadai1.srcs/constrs_1/new/kadai6.ucf
set_property target_constrs_file C:/VHDL_ensu/kadai6/kadai1.srcs/constrs_1/new/kadai6.ucf [current_fileset -constrset]
save_constraints -force
reset_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step Bitgen
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step Bitgen
wait_on_run impl_1
