INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lenovo/Desktop/EEM464_Vivado_Projeler/SoC_Barret_Reduction_Deneme/SoC_Barret_Reduction_Deneme.srcs/sim_1/new/barret_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity barret_test
