Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,474
design__inferred_latch__count,0
design__instance__count,29663
design__instance__area,244462
design__instance_unmapped__count,0
synthesis__check_error__count,4
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,548
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.012502171099185944
power__switching__total,0.004819183144718409
power__leakage__total,2.894471435865853E-7
power__total,0.017321642488241196
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.6996172728058967
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.32728598535460357
timing__hold__ws__corner:nom_tt_025C_1v80,0.3294034027670533
timing__setup__ws__corner:nom_tt_025C_1v80,2.8947409733036875
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.329403
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,14.763853
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,548
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7837128945413552
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.4715310497747413
timing__hold__ws__corner:nom_ss_100C_1v60,0.8080558673123576
timing__setup__ws__corner:nom_ss_100C_1v60,-1.503830880165965
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-3.2179539943549598
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.503830880165965
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.808056
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,3
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,9.821911
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,548
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.6940250792727017
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.266663587648058
timing__hold__ws__corner:nom_ff_n40C_1v95,0.16594592836241323
timing__setup__ws__corner:nom_ff_n40C_1v95,4.700598709987422
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.165946
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,16.730276
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,548
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.6765561635753801
clock__skew__worst_setup,0.25039748760963315
timing__hold__ws,0.16117729829217717
timing__setup__ws,-1.710643231042192
timing__hold__tns,0.0
timing__setup__tns,-4.026510794310195
timing__hold__wns,0
timing__setup__wns,-1.710643231042192
timing__hold_vio__count,0
timing__hold_r2r__ws,0.161177
timing__hold_r2r_vio__count,0
timing__setup_vio__count,10
timing__setup_r2r__ws,9.506015
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 500.0
design__core__bbox,5.52 10.88 794.42 486.88
design__io,88
design__die__area,400000
design__core__area,375516
design__instance__count__stdcell,29663
design__instance__area__stdcell,244462
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.651002
design__instance__utilization__stdcell,0.651002
design__instance__count__class:buffer,6
design__instance__count__class:inverter,63
design__instance__count__class:sequential_cell,4718
design__instance__count__class:multi_input_combinational_cell,7556
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,39267
design__instance__count__class:tap_cell,5398
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,10932.1
design__instance__displacement__mean,0.364
design__instance__displacement__max,31.7
route__wirelength__estimated,535101
design__violations,0
design__instance__count__class:timing_repair_buffer,1322
design__instance__count__class:clock_buffer,161
design__instance__count__setup_buffer,2
design__instance__count__hold_buffer,0
antenna__violating__nets,9
antenna__violating__pins,13
route__antenna_violation__count,9
design__instance__count__class:antenna_cell,10439
antenna_diodes_count,19
route__net,13851
route__net__special,2
route__drc_errors__iter:1,17675
route__wirelength__iter:1,753558
route__drc_errors__iter:2,8662
route__wirelength__iter:2,747078
route__drc_errors__iter:3,8126
route__wirelength__iter:3,745703
route__drc_errors__iter:4,1326
route__wirelength__iter:4,742897
route__drc_errors__iter:5,544
route__wirelength__iter:5,742670
route__drc_errors__iter:6,278
route__wirelength__iter:6,742600
route__drc_errors__iter:7,103
route__wirelength__iter:7,742550
route__drc_errors__iter:8,96
route__wirelength__iter:8,742546
route__drc_errors__iter:9,96
route__wirelength__iter:9,742546
route__drc_errors__iter:10,61
route__wirelength__iter:10,742555
route__drc_errors__iter:11,28
route__wirelength__iter:11,742577
route__drc_errors__iter:12,5
route__wirelength__iter:12,742578
route__drc_errors__iter:13,2
route__wirelength__iter:13,742557
route__drc_errors__iter:14,0
route__wirelength__iter:14,742556
route__drc_errors,0
route__wirelength,742556
route__vias,148917
route__vias__singlecut,148917
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,1300.14
timing__unannotated_net__count__corner:nom_tt_025C_1v80,30
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,30
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,30
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,548
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.6765561635753801
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.30730863168450034
timing__hold__ws__corner:min_tt_025C_1v80,0.32929526704139656
timing__setup__ws__corner:min_tt_025C_1v80,3.0699497146671235
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.329295
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,14.932415
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,30
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,548
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7526650626904102
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.44215099499855615
timing__hold__ws__corner:min_ss_100C_1v60,0.8032317260893204
timing__setup__ws__corner:min_ss_100C_1v60,-1.3235821702174007
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-2.4715581392173083
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.3235821702174007
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.803232
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,3
timing__setup_r2r__ws__corner:min_ss_100C_1v60,10.103857
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,30
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,548
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.6766949414573832
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25039748760963315
timing__hold__ws__corner:min_ff_n40C_1v95,0.16719781588038635
timing__setup__ws__corner:min_ff_n40C_1v95,4.811321699453959
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.167198
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,16.832092
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,30
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,548
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.7273473140762183
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3549107774792141
timing__hold__ws__corner:max_tt_025C_1v80,0.3273690300391942
timing__setup__ws__corner:max_tt_025C_1v80,2.7286946807770094
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.327369
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,14.577258
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,30
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,548
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8182004194644751
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5042284510423274
timing__hold__ws__corner:max_ss_100C_1v60,0.8135226056402218
timing__setup__ws__corner:max_ss_100C_1v60,-1.710643231042192
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-4.026510794310195
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-1.710643231042192
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.813523
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,4
timing__setup_r2r__ws__corner:max_ss_100C_1v60,9.506015
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,30
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,548
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.7156750949990114
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.29193581711695277
timing__hold__ws__corner:max_ff_n40C_1v95,0.16117729829217717
timing__setup__ws__corner:max_ff_n40C_1v95,4.592232946113437
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.161177
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,16.605696
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,30
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79973
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000267368
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000256234
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000470264
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000256234
design_powergrid__voltage__worst,0.000256234
design_powergrid__voltage__worst__net:VPWR,1.79973
design_powergrid__drop__worst,0.000267368
design_powergrid__drop__worst__net:VPWR,0.000267368
design_powergrid__voltage__worst__net:VGND,0.000256234
design_powergrid__drop__worst__net:VGND,0.000256234
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000046199999999999998121121003169520236042444594204425811767578125
ir__drop__worst,0.000266999999999999984741372305308004797552712261676788330078125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
