// Seed: 3240140186
module module_0 (
    output supply0 id_0,
    input tri1 id_1
);
  assign id_0 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3
    , id_8,
    output tri1 id_4,
    input tri0 id_5,
    input uwire id_6
);
  initial $clog2(98);
  ;
  logic id_9 = id_2;
  id_10#(
      .id_11(-1),
      .id_12(1),
      .id_13(1),
      .id_14(1),
      .id_15(1)
  ) (
      id_0, 1'b0 - 1 ^ -1
  );
  nor primCall (
      id_4,
      id_16,
      id_8,
      id_14,
      id_10,
      id_17,
      id_2,
      id_3,
      id_13,
      id_9,
      id_0,
      id_12,
      id_5,
      id_6,
      id_15
  );
  logic id_16;
  assign id_12 = ((1));
  logic id_17 = id_15 | id_13;
  assign id_13 = id_15;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic id_18;
endmodule
