
stm32l475-cpp-digit-kws-ds-cnn.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000108fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00056fc4  08010aa0  08010aa0  00020aa0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08067a64  08067a64  00080c8c  2**0
                  CONTENTS
  4 .ARM          00000008  08067a64  08067a64  00077a64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08067a6c  08067a6c  00080c8c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08067a6c  08067a6c  00077a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08067a70  08067a70  00077a70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000c8c  20000000  08067a74  00080000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000048c  20000c8c  08068700  00080c8c  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  20001118  08068700  00081118  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00080c8c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00039516  00000000  00000000  00080cbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000659e  00000000  00000000  000ba1d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001aa0  00000000  00000000  000c0770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001840  00000000  00000000  000c2210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000305ad  00000000  00000000  000c3a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023e6e  00000000  00000000  000f3ffd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010e03d  00000000  00000000  00117e6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000143  00000000  00000000  00225ea8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b20  00000000  00000000  00225fec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00003121  00000000  00000000  0022db0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000c8c 	.word	0x20000c8c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010a74 	.word	0x08010a74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000c90 	.word	0x20000c90
 80001cc:	08010a74 	.word	0x08010a74

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <_ZSt5roundf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f4a:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f4e:	f00c fd0b 	bl	800d968 <roundf>
 8000f52:	eef0 7a40 	vmov.f32	s15, s0
 8000f56:	eeb0 0a67 	vmov.f32	s0, s15
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <_ZN4MFCC8MelScaleEf>:

    static inline float InverseMelScale(float mel_freq) {
      return 700.0f * (expf (mel_freq / 1127.0f) - 1.0f);
    }

    static inline float MelScale(float freq) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	ed87 0a01 	vstr	s0, [r7, #4]
      return 1127.0f * logf (1.0f + freq / 700.0f);
 8000f6a:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f6e:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8000f9c <_ZN4MFCC8MelScaleEf+0x3c>
 8000f72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f76:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f7e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f82:	f00c fe4d 	bl	800dc20 <logf>
 8000f86:	eef0 7a40 	vmov.f32	s15, s0
 8000f8a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000fa0 <_ZN4MFCC8MelScaleEf+0x40>
 8000f8e:	ee67 7a87 	vmul.f32	s15, s15, s14
    }
 8000f92:	eeb0 0a67 	vmov.f32	s0, s15
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	442f0000 	.word	0x442f0000
 8000fa0:	448ce000 	.word	0x448ce000

08000fa4 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:
    log(_Tp __x)
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
    { return __builtin_log(__x); }
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff fab9 	bl	8000524 <__aeabi_i2d>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	ec43 2b10 	vmov	d0, r2, r3
 8000fba:	f00c fcfd 	bl	800d9b8 <log>
 8000fbe:	eeb0 7a40 	vmov.f32	s14, s0
 8000fc2:	eef0 7a60 	vmov.f32	s15, s1
 8000fc6:	eeb0 0a47 	vmov.f32	s0, s14
 8000fca:	eef0 0a67 	vmov.f32	s1, s15
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	ed87 0b00 	vstr	d0, [r7]
      return pow(__type(__x), __type(__y));
 8000fe0:	68f8      	ldr	r0, [r7, #12]
 8000fe2:	f7ff fa9f 	bl	8000524 <__aeabi_i2d>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	ed97 1b00 	vldr	d1, [r7]
 8000fee:	ec43 2b10 	vmov	d0, r2, r3
 8000ff2:	f00c fd29 	bl	800da48 <pow>
 8000ff6:	eeb0 7a40 	vmov.f32	s14, s0
 8000ffa:	eef0 7a60 	vmov.f32	s15, s1
    }
 8000ffe:	eeb0 0a47 	vmov.f32	s0, s14
 8001002:	eef0 0a67 	vmov.f32	s1, s15
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	0000      	movs	r0, r0
	...

08001010 <_ZN4MFCCC1Eiii>:

#include "ML-KWS-for-MCU/MFCC/mfcc.h"
#include "float.h"
#include "arm_math.h"

MFCC::MFCC(int num_mfcc_features, int frame_len, int mfcc_dec_bits) 
 8001010:	b5b0      	push	{r4, r5, r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
 800101c:	603b      	str	r3, [r7, #0]
:num_mfcc_features(num_mfcc_features), 
 frame_len(frame_len), 
 mfcc_dec_bits(mfcc_dec_bits)
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	68ba      	ldr	r2, [r7, #8]
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	683a      	ldr	r2, [r7, #0]
 800102e:	60da      	str	r2, [r3, #12]
{

  // Round-up to nearest power of 2.
  frame_len_padded = pow(2,ceil((log(frame_len)/log(2))));
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f7ff ffb7 	bl	8000fa4 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001036:	ec55 4b10 	vmov	r4, r5, d0
 800103a:	2002      	movs	r0, #2
 800103c:	f7ff ffb2 	bl	8000fa4 <_ZSt3logIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001040:	ec53 2b10 	vmov	r2, r3, d0
 8001044:	4620      	mov	r0, r4
 8001046:	4629      	mov	r1, r5
 8001048:	f7ff fc00 	bl	800084c <__aeabi_ddiv>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	ec43 2b17 	vmov	d7, r2, r3
 8001054:	eeb0 0a47 	vmov.f32	s0, s14
 8001058:	eef0 0a67 	vmov.f32	s1, s15
 800105c:	f00c fbb0 	bl	800d7c0 <ceil>
 8001060:	eeb0 7a40 	vmov.f32	s14, s0
 8001064:	eef0 7a60 	vmov.f32	s15, s1
 8001068:	eeb0 0a47 	vmov.f32	s0, s14
 800106c:	eef0 0a67 	vmov.f32	s1, s15
 8001070:	2002      	movs	r0, #2
 8001072:	f7ff ffaf 	bl	8000fd4 <_ZSt3powIidEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001076:	ec53 2b10 	vmov	r2, r3, d0
 800107a:	4610      	mov	r0, r2
 800107c:	4619      	mov	r1, r3
 800107e:	f7ff fd6b 	bl	8000b58 <__aeabi_d2iz>
 8001082:	4602      	mov	r2, r0
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	609a      	str	r2, [r3, #8]

  frame = new float[frame_len_padded];
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 8001090:	4293      	cmp	r3, r2
 8001092:	d201      	bcs.n	8001098 <_ZN4MFCCC1Eiii+0x88>
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	e001      	b.n	800109c <_ZN4MFCCC1Eiii+0x8c>
 8001098:	f04f 33ff 	mov.w	r3, #4294967295
 800109c:	4618      	mov	r0, r3
 800109e:	f00c fb82 	bl	800d7a6 <_Znaj>
 80010a2:	4603      	mov	r3, r0
 80010a4:	461a      	mov	r2, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	611a      	str	r2, [r3, #16]
  buffer = new float[frame_len_padded];
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d201      	bcs.n	80010ba <_ZN4MFCCC1Eiii+0xaa>
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	e001      	b.n	80010be <_ZN4MFCCC1Eiii+0xae>
 80010ba:	f04f 33ff 	mov.w	r3, #4294967295
 80010be:	4618      	mov	r0, r3
 80010c0:	f00c fb71 	bl	800d7a6 <_Znaj>
 80010c4:	4603      	mov	r3, r0
 80010c6:	461a      	mov	r2, r3
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	615a      	str	r2, [r3, #20]
  mel_energies = new float[NUM_FBANK_BINS];
 80010cc:	20a0      	movs	r0, #160	; 0xa0
 80010ce:	f00c fb6a 	bl	800d7a6 <_Znaj>
 80010d2:	4603      	mov	r3, r0
 80010d4:	461a      	mov	r2, r3
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	619a      	str	r2, [r3, #24]

  //create window function
  window_func = new float[frame_len];
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d201      	bcs.n	80010e8 <_ZN4MFCCC1Eiii+0xd8>
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	e001      	b.n	80010ec <_ZN4MFCCC1Eiii+0xdc>
 80010e8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ec:	4618      	mov	r0, r3
 80010ee:	f00c fb5a 	bl	800d7a6 <_Znaj>
 80010f2:	4603      	mov	r3, r0
 80010f4:	461a      	mov	r2, r3
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	61da      	str	r2, [r3, #28]
  for (int i = 0; i < frame_len; i++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
 80010fe:	697a      	ldr	r2, [r7, #20]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	429a      	cmp	r2, r3
 8001104:	da3b      	bge.n	800117e <_ZN4MFCCC1Eiii+0x16e>
    window_func[i] = 0.5 - 0.5*(M_2PI * ((float)i) / (frame_len));
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	ee07 3a90 	vmov	s15, r3
 800110c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001110:	ee17 0a90 	vmov	r0, s15
 8001114:	f7ff fa18 	bl	8000548 <__aeabi_f2d>
 8001118:	a332      	add	r3, pc, #200	; (adr r3, 80011e4 <_ZN4MFCCC1Eiii+0x1d4>)
 800111a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111e:	f7ff fa6b 	bl	80005f8 <__aeabi_dmul>
 8001122:	4602      	mov	r2, r0
 8001124:	460b      	mov	r3, r1
 8001126:	4614      	mov	r4, r2
 8001128:	461d      	mov	r5, r3
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff f9fa 	bl	8000524 <__aeabi_i2d>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4620      	mov	r0, r4
 8001136:	4629      	mov	r1, r5
 8001138:	f7ff fb88 	bl	800084c <__aeabi_ddiv>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	4610      	mov	r0, r2
 8001142:	4619      	mov	r1, r3
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	4b25      	ldr	r3, [pc, #148]	; (80011e0 <_ZN4MFCCC1Eiii+0x1d0>)
 800114a:	f7ff fa55 	bl	80005f8 <__aeabi_dmul>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	f04f 0000 	mov.w	r0, #0
 8001156:	4922      	ldr	r1, [pc, #136]	; (80011e0 <_ZN4MFCCC1Eiii+0x1d0>)
 8001158:	f7ff f896 	bl	8000288 <__aeabi_dsub>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4610      	mov	r0, r2
 8001162:	4619      	mov	r1, r3
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	69da      	ldr	r2, [r3, #28]
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	18d4      	adds	r4, r2, r3
 800116e:	f7ff fd1b 	bl	8000ba8 <__aeabi_d2f>
 8001172:	4603      	mov	r3, r0
 8001174:	6023      	str	r3, [r4, #0]
  for (int i = 0; i < frame_len; i++)
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	3301      	adds	r3, #1
 800117a:	617b      	str	r3, [r7, #20]
 800117c:	e7bf      	b.n	80010fe <_ZN4MFCCC1Eiii+0xee>

  //create mel filterbank
  fbank_filter_first = new int32_t[NUM_FBANK_BINS];
 800117e:	20a0      	movs	r0, #160	; 0xa0
 8001180:	f00c fb11 	bl	800d7a6 <_Znaj>
 8001184:	4603      	mov	r3, r0
 8001186:	461a      	mov	r2, r3
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	621a      	str	r2, [r3, #32]
  fbank_filter_last = new int32_t[NUM_FBANK_BINS];;
 800118c:	20a0      	movs	r0, #160	; 0xa0
 800118e:	f00c fb0a 	bl	800d7a6 <_Znaj>
 8001192:	4603      	mov	r3, r0
 8001194:	461a      	mov	r2, r3
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	625a      	str	r2, [r3, #36]	; 0x24
  mel_fbank = create_mel_fbank();
 800119a:	68f8      	ldr	r0, [r7, #12]
 800119c:	f000 f942 	bl	8001424 <_ZN4MFCC16create_mel_fbankEv>
 80011a0:	4602      	mov	r2, r0
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	629a      	str	r2, [r3, #40]	; 0x28
  
  //create DCT matrix
  dct_matrix = create_dct_matrix(NUM_FBANK_BINS, num_mfcc_features);
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	2128      	movs	r1, #40	; 0x28
 80011aa:	68f8      	ldr	r0, [r7, #12]
 80011ac:	f000 f88c 	bl	80012c8 <_ZN4MFCC17create_dct_matrixEll>
 80011b0:	4602      	mov	r2, r0
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	62da      	str	r2, [r3, #44]	; 0x2c

  //initialize FFT
  rfft = new arm_rfft_fast_instance_f32;
 80011b6:	2018      	movs	r0, #24
 80011b8:	f00c fae4 	bl	800d784 <_Znwj>
 80011bc:	4603      	mov	r3, r0
 80011be:	461a      	mov	r2, r3
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	631a      	str	r2, [r3, #48]	; 0x30
  arm_rfft_fast_init_f32(rfft, frame_len_padded);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	4619      	mov	r1, r3
 80011d0:	4610      	mov	r0, r2
 80011d2:	f00b fb51 	bl	800c878 <arm_rfft_fast_init_f32>

}
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	4618      	mov	r0, r3
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bdb0      	pop	{r4, r5, r7, pc}
 80011e0:	3fe00000 	.word	0x3fe00000
 80011e4:	54442d18 	.word	0x54442d18
 80011e8:	401921fb 	.word	0x401921fb

080011ec <_ZN4MFCCD1Ev>:

MFCC::~MFCC() {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  delete []frame;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	691b      	ldr	r3, [r3, #16]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d004      	beq.n	8001206 <_ZN4MFCCD1Ev+0x1a>
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	691b      	ldr	r3, [r3, #16]
 8001200:	4618      	mov	r0, r3
 8001202:	f00c fabd 	bl	800d780 <_ZdaPv>
  delete [] buffer;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d004      	beq.n	8001218 <_ZN4MFCCD1Ev+0x2c>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	4618      	mov	r0, r3
 8001214:	f00c fab4 	bl	800d780 <_ZdaPv>
  delete []mel_energies;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d004      	beq.n	800122a <_ZN4MFCCD1Ev+0x3e>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	4618      	mov	r0, r3
 8001226:	f00c faab 	bl	800d780 <_ZdaPv>
  delete []window_func;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	69db      	ldr	r3, [r3, #28]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d004      	beq.n	800123c <_ZN4MFCCD1Ev+0x50>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	69db      	ldr	r3, [r3, #28]
 8001236:	4618      	mov	r0, r3
 8001238:	f00c faa2 	bl	800d780 <_ZdaPv>
  delete []fbank_filter_first;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6a1b      	ldr	r3, [r3, #32]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d004      	beq.n	800124e <_ZN4MFCCD1Ev+0x62>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6a1b      	ldr	r3, [r3, #32]
 8001248:	4618      	mov	r0, r3
 800124a:	f00c fa99 	bl	800d780 <_ZdaPv>
  delete []fbank_filter_last;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001252:	2b00      	cmp	r3, #0
 8001254:	d004      	beq.n	8001260 <_ZN4MFCCD1Ev+0x74>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125a:	4618      	mov	r0, r3
 800125c:	f00c fa90 	bl	800d780 <_ZdaPv>
  delete []dct_matrix;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001264:	2b00      	cmp	r3, #0
 8001266:	d004      	beq.n	8001272 <_ZN4MFCCD1Ev+0x86>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800126c:	4618      	mov	r0, r3
 800126e:	f00c fa87 	bl	800d780 <_ZdaPv>
  delete rfft;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001276:	2b00      	cmp	r3, #0
 8001278:	d003      	beq.n	8001282 <_ZN4MFCCD1Ev+0x96>
 800127a:	2118      	movs	r1, #24
 800127c:	4618      	mov	r0, r3
 800127e:	f00c fa7d 	bl	800d77c <_ZdlPvj>
  for(int i=0;i<NUM_FBANK_BINS;i++)
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	2b27      	cmp	r3, #39	; 0x27
 800128a:	dc0f      	bgt.n	80012ac <_ZN4MFCCD1Ev+0xc0>
    delete mel_fbank[i];
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	4413      	add	r3, r2
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d003      	beq.n	80012a4 <_ZN4MFCCD1Ev+0xb8>
 800129c:	2104      	movs	r1, #4
 800129e:	4618      	mov	r0, r3
 80012a0:	f00c fa6c 	bl	800d77c <_ZdlPvj>
  for(int i=0;i<NUM_FBANK_BINS;i++)
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	3301      	adds	r3, #1
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	e7ec      	b.n	8001286 <_ZN4MFCCD1Ev+0x9a>
  delete mel_fbank;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d003      	beq.n	80012bc <_ZN4MFCCD1Ev+0xd0>
 80012b4:	2104      	movs	r1, #4
 80012b6:	4618      	mov	r0, r3
 80012b8:	f00c fa60 	bl	800d77c <_ZdlPvj>
}
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4618      	mov	r0, r3
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <_ZN4MFCC17create_dct_matrixEll>:

float * MFCC::create_dct_matrix(int32_t input_length, int32_t coefficient_count) {
 80012c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012cc:	b08a      	sub	sp, #40	; 0x28
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	60f8      	str	r0, [r7, #12]
 80012d2:	60b9      	str	r1, [r7, #8]
 80012d4:	607a      	str	r2, [r7, #4]
  int32_t k, n;
  float * M = new float[input_length*coefficient_count];
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	fb02 f303 	mul.w	r3, r2, r3
 80012de:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d201      	bcs.n	80012ea <_ZN4MFCC17create_dct_matrixEll+0x22>
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	e001      	b.n	80012ee <_ZN4MFCC17create_dct_matrixEll+0x26>
 80012ea:	f04f 33ff 	mov.w	r3, #4294967295
 80012ee:	4618      	mov	r0, r3
 80012f0:	f00c fa59 	bl	800d7a6 <_Znaj>
 80012f4:	4603      	mov	r3, r0
 80012f6:	61fb      	str	r3, [r7, #28]
  float normalizer;
  arm_sqrt_f32(2.0/(float)input_length,&normalizer);
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	ee07 3a90 	vmov	s15, r3
 80012fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001302:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001306:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800130a:	edc7 7a06 	vstr	s15, [r7, #24]
 800130e:	f107 0310 	add.w	r3, r7, #16
 8001312:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8001314:	edd7 7a06 	vldr	s15, [r7, #24]
 8001318:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800131c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001320:	db09      	blt.n	8001336 <_ZN4MFCC17create_dct_matrixEll+0x6e>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 8001322:	ed97 0a06 	vldr	s0, [r7, #24]
 8001326:	f00c fcb1 	bl	800dc8c <sqrtf>
 800132a:	eef0 7a40 	vmov.f32	s15, s0
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	edc3 7a00 	vstr	s15, [r3]
#endif

      return (ARM_MATH_SUCCESS);
 8001334:	e004      	b.n	8001340 <_ZN4MFCC17create_dct_matrixEll+0x78>
    }
    else
    {
      *pOut = 0.0f;
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	f04f 0200 	mov.w	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 800133e:	bf00      	nop
  for (k = 0; k < coefficient_count; k++) {
 8001340:	2300      	movs	r3, #0
 8001342:	627b      	str	r3, [r7, #36]	; 0x24
 8001344:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	429a      	cmp	r2, r3
 800134a:	da5d      	bge.n	8001408 <_ZN4MFCC17create_dct_matrixEll+0x140>
    for (n = 0; n < input_length; n++) {
 800134c:	2300      	movs	r3, #0
 800134e:	623b      	str	r3, [r7, #32]
 8001350:	6a3a      	ldr	r2, [r7, #32]
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	429a      	cmp	r2, r3
 8001356:	da53      	bge.n	8001400 <_ZN4MFCC17create_dct_matrixEll+0x138>
      M[k*input_length+n] = normalizer * cos( ((double)M_PI)/input_length * (n + 0.5) * k );
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff f8f4 	bl	8000548 <__aeabi_f2d>
 8001360:	4604      	mov	r4, r0
 8001362:	460d      	mov	r5, r1
 8001364:	68b8      	ldr	r0, [r7, #8]
 8001366:	f7ff f8dd 	bl	8000524 <__aeabi_i2d>
 800136a:	4602      	mov	r2, r0
 800136c:	460b      	mov	r3, r1
 800136e:	a12b      	add	r1, pc, #172	; (adr r1, 800141c <_ZN4MFCC17create_dct_matrixEll+0x154>)
 8001370:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001374:	f7ff fa6a 	bl	800084c <__aeabi_ddiv>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	4690      	mov	r8, r2
 800137e:	4699      	mov	r9, r3
 8001380:	6a38      	ldr	r0, [r7, #32]
 8001382:	f7ff f8cf 	bl	8000524 <__aeabi_i2d>
 8001386:	f04f 0200 	mov.w	r2, #0
 800138a:	4b23      	ldr	r3, [pc, #140]	; (8001418 <_ZN4MFCC17create_dct_matrixEll+0x150>)
 800138c:	f7fe ff7e 	bl	800028c <__adddf3>
 8001390:	4602      	mov	r2, r0
 8001392:	460b      	mov	r3, r1
 8001394:	4640      	mov	r0, r8
 8001396:	4649      	mov	r1, r9
 8001398:	f7ff f92e 	bl	80005f8 <__aeabi_dmul>
 800139c:	4602      	mov	r2, r0
 800139e:	460b      	mov	r3, r1
 80013a0:	4690      	mov	r8, r2
 80013a2:	4699      	mov	r9, r3
 80013a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80013a6:	f7ff f8bd 	bl	8000524 <__aeabi_i2d>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	4640      	mov	r0, r8
 80013b0:	4649      	mov	r1, r9
 80013b2:	f7ff f921 	bl	80005f8 <__aeabi_dmul>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	ec43 2b17 	vmov	d7, r2, r3
 80013be:	eeb0 0a47 	vmov.f32	s0, s14
 80013c2:	eef0 0a67 	vmov.f32	s1, s15
 80013c6:	f00c fa7f 	bl	800d8c8 <cos>
 80013ca:	ec53 2b10 	vmov	r2, r3, d0
 80013ce:	4620      	mov	r0, r4
 80013d0:	4629      	mov	r1, r5
 80013d2:	f7ff f911 	bl	80005f8 <__aeabi_dmul>
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	4610      	mov	r0, r2
 80013dc:	4619      	mov	r1, r3
 80013de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e0:	68ba      	ldr	r2, [r7, #8]
 80013e2:	fb02 f203 	mul.w	r2, r2, r3
 80013e6:	6a3b      	ldr	r3, [r7, #32]
 80013e8:	4413      	add	r3, r2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	69fa      	ldr	r2, [r7, #28]
 80013ee:	18d4      	adds	r4, r2, r3
 80013f0:	f7ff fbda 	bl	8000ba8 <__aeabi_d2f>
 80013f4:	4603      	mov	r3, r0
 80013f6:	6023      	str	r3, [r4, #0]
    for (n = 0; n < input_length; n++) {
 80013f8:	6a3b      	ldr	r3, [r7, #32]
 80013fa:	3301      	adds	r3, #1
 80013fc:	623b      	str	r3, [r7, #32]
 80013fe:	e7a7      	b.n	8001350 <_ZN4MFCC17create_dct_matrixEll+0x88>
  for (k = 0; k < coefficient_count; k++) {
 8001400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001402:	3301      	adds	r3, #1
 8001404:	627b      	str	r3, [r7, #36]	; 0x24
 8001406:	e79d      	b.n	8001344 <_ZN4MFCC17create_dct_matrixEll+0x7c>
    }
  }
  return M;
 8001408:	69fb      	ldr	r3, [r7, #28]
}
 800140a:	4618      	mov	r0, r3
 800140c:	3728      	adds	r7, #40	; 0x28
 800140e:	46bd      	mov	sp, r7
 8001410:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001414:	f3af 8000 	nop.w
 8001418:	3fe00000 	.word	0x3fe00000
 800141c:	54442d18 	.word	0x54442d18
 8001420:	400921fb 	.word	0x400921fb

08001424 <_ZN4MFCC16create_mel_fbankEv>:

float ** MFCC::create_mel_fbank() {
 8001424:	b590      	push	{r4, r7, lr}
 8001426:	b095      	sub	sp, #84	; 0x54
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]

  int32_t bin, i;

  int32_t num_fft_bins = frame_len_padded/2;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	0fda      	lsrs	r2, r3, #31
 8001432:	4413      	add	r3, r2
 8001434:	105b      	asrs	r3, r3, #1
 8001436:	637b      	str	r3, [r7, #52]	; 0x34
  float fft_bin_width = ((float)SAMP_FREQ) / frame_len_padded;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	ee07 3a90 	vmov	s15, r3
 8001440:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001444:	eddf 6a92 	vldr	s13, [pc, #584]	; 8001690 <_ZN4MFCC16create_mel_fbankEv+0x26c>
 8001448:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800144c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
  float mel_low_freq = MelScale(MEL_LOW_FREQ);
 8001450:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8001454:	f7ff fd84 	bl	8000f60 <_ZN4MFCC8MelScaleEf>
 8001458:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
  float mel_high_freq = MelScale(MEL_HIGH_FREQ); 
 800145c:	ed9f 0a8d 	vldr	s0, [pc, #564]	; 8001694 <_ZN4MFCC16create_mel_fbankEv+0x270>
 8001460:	f7ff fd7e 	bl	8000f60 <_ZN4MFCC8MelScaleEf>
 8001464:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
  float mel_freq_delta = (mel_high_freq - mel_low_freq) / (NUM_FBANK_BINS+1);
 8001468:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800146c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001470:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001474:	eddf 6a88 	vldr	s13, [pc, #544]	; 8001698 <_ZN4MFCC16create_mel_fbankEv+0x274>
 8001478:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800147c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  float *this_bin = new float[num_fft_bins];
 8001480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001482:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 8001486:	4293      	cmp	r3, r2
 8001488:	d201      	bcs.n	800148e <_ZN4MFCC16create_mel_fbankEv+0x6a>
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	e001      	b.n	8001492 <_ZN4MFCC16create_mel_fbankEv+0x6e>
 800148e:	f04f 33ff 	mov.w	r3, #4294967295
 8001492:	4618      	mov	r0, r3
 8001494:	f00c f987 	bl	800d7a6 <_Znaj>
 8001498:	4603      	mov	r3, r0
 800149a:	623b      	str	r3, [r7, #32]

  float ** mel_fbank =  new float*[NUM_FBANK_BINS];
 800149c:	20a0      	movs	r0, #160	; 0xa0
 800149e:	f00c f982 	bl	800d7a6 <_Znaj>
 80014a2:	4603      	mov	r3, r0
 80014a4:	61fb      	str	r3, [r7, #28]

  for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 80014a6:	2300      	movs	r3, #0
 80014a8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80014aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014ac:	2b27      	cmp	r3, #39	; 0x27
 80014ae:	f300 80e4 	bgt.w	800167a <_ZN4MFCC16create_mel_fbankEv+0x256>

    float left_mel = mel_low_freq + bin * mel_freq_delta;
 80014b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014b4:	ee07 3a90 	vmov	s15, r3
 80014b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014bc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80014c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80014c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014cc:	edc7 7a06 	vstr	s15, [r7, #24]
    float center_mel = mel_low_freq + (bin + 1) * mel_freq_delta;
 80014d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014d2:	3301      	adds	r3, #1
 80014d4:	ee07 3a90 	vmov	s15, r3
 80014d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014dc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80014e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014e4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80014e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ec:	edc7 7a05 	vstr	s15, [r7, #20]
    float right_mel = mel_low_freq + (bin + 2) * mel_freq_delta;
 80014f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014f2:	3302      	adds	r3, #2
 80014f4:	ee07 3a90 	vmov	s15, r3
 80014f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014fc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001500:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001504:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001508:	ee77 7a27 	vadd.f32	s15, s14, s15
 800150c:	edc7 7a04 	vstr	s15, [r7, #16]

    int32_t first_index = -1, last_index = -1;
 8001510:	f04f 33ff 	mov.w	r3, #4294967295
 8001514:	647b      	str	r3, [r7, #68]	; 0x44
 8001516:	f04f 33ff 	mov.w	r3, #4294967295
 800151a:	643b      	str	r3, [r7, #64]	; 0x40

    for (i = 0; i < num_fft_bins; i++) {
 800151c:	2300      	movs	r3, #0
 800151e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001520:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001524:	429a      	cmp	r2, r3
 8001526:	da65      	bge.n	80015f4 <_ZN4MFCC16create_mel_fbankEv+0x1d0>

      float freq = (fft_bin_width * i);  // center freq of this fft bin.
 8001528:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800152a:	ee07 3a90 	vmov	s15, r3
 800152e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001532:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800153a:	edc7 7a03 	vstr	s15, [r7, #12]
      float mel = MelScale(freq);
 800153e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001542:	f7ff fd0d 	bl	8000f60 <_ZN4MFCC8MelScaleEf>
 8001546:	ed87 0a02 	vstr	s0, [r7, #8]
      this_bin[i] = 0.0;
 800154a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	6a3a      	ldr	r2, [r7, #32]
 8001550:	4413      	add	r3, r2
 8001552:	f04f 0200 	mov.w	r2, #0
 8001556:	601a      	str	r2, [r3, #0]

      if (mel > left_mel && mel < right_mel) {
 8001558:	ed97 7a02 	vldr	s14, [r7, #8]
 800155c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001560:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001568:	dd40      	ble.n	80015ec <_ZN4MFCC16create_mel_fbankEv+0x1c8>
 800156a:	ed97 7a02 	vldr	s14, [r7, #8]
 800156e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001572:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800157a:	d537      	bpl.n	80015ec <_ZN4MFCC16create_mel_fbankEv+0x1c8>
        float weight;
        if (mel <= center_mel) {
 800157c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001580:	edd7 7a05 	vldr	s15, [r7, #20]
 8001584:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800158c:	d810      	bhi.n	80015b0 <_ZN4MFCC16create_mel_fbankEv+0x18c>
          weight = (mel - left_mel) / (center_mel - left_mel);
 800158e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001592:	edd7 7a06 	vldr	s15, [r7, #24]
 8001596:	ee77 6a67 	vsub.f32	s13, s14, s15
 800159a:	ed97 7a05 	vldr	s14, [r7, #20]
 800159e:	edd7 7a06 	vldr	s15, [r7, #24]
 80015a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015aa:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
 80015ae:	e00f      	b.n	80015d0 <_ZN4MFCC16create_mel_fbankEv+0x1ac>
        } else {
          weight = (right_mel-mel) / (right_mel-center_mel);
 80015b0:	ed97 7a04 	vldr	s14, [r7, #16]
 80015b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80015b8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80015bc:	ed97 7a04 	vldr	s14, [r7, #16]
 80015c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80015c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015cc:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        }
        this_bin[i] = weight;
 80015d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	6a3a      	ldr	r2, [r7, #32]
 80015d6:	4413      	add	r3, r2
 80015d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80015da:	601a      	str	r2, [r3, #0]
        if (first_index == -1)
 80015dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015e2:	d101      	bne.n	80015e8 <_ZN4MFCC16create_mel_fbankEv+0x1c4>
          first_index = i;
 80015e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015e6:	647b      	str	r3, [r7, #68]	; 0x44
        last_index = i;
 80015e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015ea:	643b      	str	r3, [r7, #64]	; 0x40
    for (i = 0; i < num_fft_bins; i++) {
 80015ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015ee:	3301      	adds	r3, #1
 80015f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80015f2:	e795      	b.n	8001520 <_ZN4MFCC16create_mel_fbankEv+0xfc>
      }
    }

    fbank_filter_first[bin] = first_index;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6a1a      	ldr	r2, [r3, #32]
 80015f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4413      	add	r3, r2
 80015fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001600:	601a      	str	r2, [r3, #0]
    fbank_filter_last[bin] = last_index;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001606:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4413      	add	r3, r2
 800160c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800160e:	601a      	str	r2, [r3, #0]
    mel_fbank[bin] = new float[last_index-first_index+1]; 
 8001610:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001612:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	3301      	adds	r3, #1
 8001618:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 800161c:	4293      	cmp	r3, r2
 800161e:	d201      	bcs.n	8001624 <_ZN4MFCC16create_mel_fbankEv+0x200>
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	e001      	b.n	8001628 <_ZN4MFCC16create_mel_fbankEv+0x204>
 8001624:	f04f 33ff 	mov.w	r3, #4294967295
 8001628:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800162a:	0092      	lsls	r2, r2, #2
 800162c:	69f9      	ldr	r1, [r7, #28]
 800162e:	188c      	adds	r4, r1, r2
 8001630:	4618      	mov	r0, r3
 8001632:	f00c f8b8 	bl	800d7a6 <_Znaj>
 8001636:	4603      	mov	r3, r0
 8001638:	6023      	str	r3, [r4, #0]

    int32_t j = 0;
 800163a:	2300      	movs	r3, #0
 800163c:	63bb      	str	r3, [r7, #56]	; 0x38
    //copy the part we care about
    for (i = first_index; i <= last_index; i++) {
 800163e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001640:	64bb      	str	r3, [r7, #72]	; 0x48
 8001642:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001644:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001646:	429a      	cmp	r2, r3
 8001648:	dc13      	bgt.n	8001672 <_ZN4MFCC16create_mel_fbankEv+0x24e>
      mel_fbank[bin][j++] = this_bin[i];
 800164a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	6a3a      	ldr	r2, [r7, #32]
 8001650:	441a      	add	r2, r3
 8001652:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	69f9      	ldr	r1, [r7, #28]
 8001658:	440b      	add	r3, r1
 800165a:	6819      	ldr	r1, [r3, #0]
 800165c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800165e:	1c58      	adds	r0, r3, #1
 8001660:	63b8      	str	r0, [r7, #56]	; 0x38
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	440b      	add	r3, r1
 8001666:	6812      	ldr	r2, [r2, #0]
 8001668:	601a      	str	r2, [r3, #0]
    for (i = first_index; i <= last_index; i++) {
 800166a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800166c:	3301      	adds	r3, #1
 800166e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001670:	e7e7      	b.n	8001642 <_ZN4MFCC16create_mel_fbankEv+0x21e>
  for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 8001672:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001674:	3301      	adds	r3, #1
 8001676:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001678:	e717      	b.n	80014aa <_ZN4MFCC16create_mel_fbankEv+0x86>
    }
  }
  delete []this_bin;
 800167a:	6a3b      	ldr	r3, [r7, #32]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d002      	beq.n	8001686 <_ZN4MFCC16create_mel_fbankEv+0x262>
 8001680:	6a38      	ldr	r0, [r7, #32]
 8001682:	f00c f87d 	bl	800d780 <_ZdaPv>
  return mel_fbank;
 8001686:	69fb      	ldr	r3, [r7, #28]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3754      	adds	r7, #84	; 0x54
 800168c:	46bd      	mov	sp, r7
 800168e:	bd90      	pop	{r4, r7, pc}
 8001690:	467a0000 	.word	0x467a0000
 8001694:	457a0000 	.word	0x457a0000
 8001698:	42240000 	.word	0x42240000

0800169c <_ZN4MFCC12mfcc_computeEPKsPf>:

void MFCC::mfcc_compute(const int16_t * audio_data, float* mfcc_out) {
 800169c:	b580      	push	{r7, lr}
 800169e:	b094      	sub	sp, #80	; 0x50
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]

  int32_t i, j, bin;

  //TensorFlow way of normalizing .wav data to (-1,1)
  for (i = 0; i < frame_len; i++) {
 80016a8:	2300      	movs	r3, #0
 80016aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80016b2:	429a      	cmp	r2, r3
 80016b4:	da18      	bge.n	80016e8 <_ZN4MFCC12mfcc_computeEPKsPf+0x4c>
    frame[i] = (float)audio_data[i]/(1<<15);
 80016b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	68ba      	ldr	r2, [r7, #8]
 80016bc:	4413      	add	r3, r2
 80016be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016c2:	ee07 3a90 	vmov	s15, r3
 80016c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	691a      	ldr	r2, [r3, #16]
 80016ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	4413      	add	r3, r2
 80016d4:	eddf 6aa8 	vldr	s13, [pc, #672]	; 8001978 <_ZN4MFCC12mfcc_computeEPKsPf+0x2dc>
 80016d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016dc:	edc3 7a00 	vstr	s15, [r3]
  for (i = 0; i < frame_len; i++) {
 80016e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016e2:	3301      	adds	r3, #1
 80016e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016e6:	e7e1      	b.n	80016ac <_ZN4MFCC12mfcc_computeEPKsPf+0x10>
  }
  //Fill up remaining with zeros
  memset(&frame[frame_len], 0, sizeof(float) * (frame_len_padded-frame_len));
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	691a      	ldr	r2, [r3, #16]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	18d0      	adds	r0, r2, r3
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	689a      	ldr	r2, [r3, #8]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	461a      	mov	r2, r3
 8001702:	2100      	movs	r1, #0
 8001704:	f00e fd32 	bl	801016c <memset>

  for (i = 0; i < frame_len; i++) {
 8001708:	2300      	movs	r3, #0
 800170a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001712:	429a      	cmp	r2, r3
 8001714:	da1a      	bge.n	800174c <_ZN4MFCC12mfcc_computeEPKsPf+0xb0>
    frame[i] *= window_func[i];
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	691a      	ldr	r2, [r3, #16]
 800171a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	4413      	add	r3, r2
 8001720:	ed93 7a00 	vldr	s14, [r3]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	69da      	ldr	r2, [r3, #28]
 8001728:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	4413      	add	r3, r2
 800172e:	edd3 7a00 	vldr	s15, [r3]
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	691a      	ldr	r2, [r3, #16]
 8001736:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	4413      	add	r3, r2
 800173c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001740:	edc3 7a00 	vstr	s15, [r3]
  for (i = 0; i < frame_len; i++) {
 8001744:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001746:	3301      	adds	r3, #1
 8001748:	64fb      	str	r3, [r7, #76]	; 0x4c
 800174a:	e7df      	b.n	800170c <_ZN4MFCC12mfcc_computeEPKsPf+0x70>
  }

  //Compute FFT
  arm_rfft_fast_f32(rfft, frame, buffer, 0);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	6919      	ldr	r1, [r3, #16]
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	695a      	ldr	r2, [r3, #20]
 8001758:	2300      	movs	r3, #0
 800175a:	f00b f971 	bl	800ca40 <arm_rfft_fast_f32>

  //Convert to power spectrum
  //frame is stored as [real0, realN/2-1, real1, im1, real2, im2, ...]
  int32_t half_dim = frame_len_padded/2;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	0fda      	lsrs	r2, r3, #31
 8001764:	4413      	add	r3, r2
 8001766:	105b      	asrs	r3, r3, #1
 8001768:	63bb      	str	r3, [r7, #56]	; 0x38
  float first_energy = buffer[0] * buffer[0],
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	695b      	ldr	r3, [r3, #20]
 800176e:	ed93 7a00 	vldr	s14, [r3]
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	695b      	ldr	r3, [r3, #20]
 8001776:	edd3 7a00 	vldr	s15, [r3]
 800177a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800177e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
        last_energy =  buffer[1] * buffer[1];  // handle this special case
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	695b      	ldr	r3, [r3, #20]
 8001786:	3304      	adds	r3, #4
 8001788:	ed93 7a00 	vldr	s14, [r3]
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	695b      	ldr	r3, [r3, #20]
 8001790:	3304      	adds	r3, #4
 8001792:	edd3 7a00 	vldr	s15, [r3]
 8001796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800179a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
  for (i = 1; i < half_dim; i++) {
 800179e:	2301      	movs	r3, #1
 80017a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80017a2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80017a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017a6:	429a      	cmp	r2, r3
 80017a8:	da23      	bge.n	80017f2 <_ZN4MFCC12mfcc_computeEPKsPf+0x156>
    float real = buffer[i*2], im = buffer[i*2 + 1];
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	695a      	ldr	r2, [r3, #20]
 80017ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017b0:	00db      	lsls	r3, r3, #3
 80017b2:	4413      	add	r3, r2
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	695a      	ldr	r2, [r3, #20]
 80017bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017be:	00db      	lsls	r3, r3, #3
 80017c0:	3304      	adds	r3, #4
 80017c2:	4413      	add	r3, r2
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	62bb      	str	r3, [r7, #40]	; 0x28
    buffer[i] = real*real + im*im;
 80017c8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80017cc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80017d0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80017d4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	695a      	ldr	r2, [r3, #20]
 80017dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017e6:	edc3 7a00 	vstr	s15, [r3]
  for (i = 1; i < half_dim; i++) {
 80017ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017ec:	3301      	adds	r3, #1
 80017ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80017f0:	e7d7      	b.n	80017a2 <_ZN4MFCC12mfcc_computeEPKsPf+0x106>
  }
  buffer[0] = first_energy;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	695b      	ldr	r3, [r3, #20]
 80017f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80017f8:	601a      	str	r2, [r3, #0]
  buffer[half_dim] = last_energy;  
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	695a      	ldr	r2, [r3, #20]
 80017fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	4413      	add	r3, r2
 8001804:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001806:	601a      	str	r2, [r3, #0]
 
  float sqrt_data;
  //Apply mel filterbanks
  for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 8001808:	2300      	movs	r3, #0
 800180a:	647b      	str	r3, [r7, #68]	; 0x44
 800180c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800180e:	2b27      	cmp	r3, #39	; 0x27
 8001810:	dc6d      	bgt.n	80018ee <_ZN4MFCC12mfcc_computeEPKsPf+0x252>
    j = 0;
 8001812:	2300      	movs	r3, #0
 8001814:	64bb      	str	r3, [r7, #72]	; 0x48
    float mel_energy = 0;
 8001816:	f04f 0300 	mov.w	r3, #0
 800181a:	643b      	str	r3, [r7, #64]	; 0x40
    int32_t first_index = fbank_filter_first[bin];
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	6a1a      	ldr	r2, [r3, #32]
 8001820:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	4413      	add	r3, r2
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
    int32_t last_index = fbank_filter_last[bin];
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800182e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	4413      	add	r3, r2
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	623b      	str	r3, [r7, #32]
    for (i = first_index; i <= last_index; i++) {
 8001838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800183c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800183e:	6a3b      	ldr	r3, [r7, #32]
 8001840:	429a      	cmp	r2, r3
 8001842:	dc3a      	bgt.n	80018ba <_ZN4MFCC12mfcc_computeEPKsPf+0x21e>
      arm_sqrt_f32(buffer[i],&sqrt_data);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	695a      	ldr	r2, [r3, #20]
 8001848:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	4413      	add	r3, r2
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	61fb      	str	r3, [r7, #28]
 8001852:	f107 0314 	add.w	r3, r7, #20
 8001856:	61bb      	str	r3, [r7, #24]
    if (in >= 0.0f)
 8001858:	edd7 7a07 	vldr	s15, [r7, #28]
 800185c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001864:	db09      	blt.n	800187a <_ZN4MFCC12mfcc_computeEPKsPf+0x1de>
      *pOut = sqrtf(in);
 8001866:	ed97 0a07 	vldr	s0, [r7, #28]
 800186a:	f00c fa0f 	bl	800dc8c <sqrtf>
 800186e:	eef0 7a40 	vmov.f32	s15, s0
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 8001878:	e004      	b.n	8001884 <_ZN4MFCC12mfcc_computeEPKsPf+0x1e8>
      *pOut = 0.0f;
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	f04f 0200 	mov.w	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8001882:	bf00      	nop
      mel_energy += (sqrt_data) * mel_fbank[bin][j++];
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001888:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	4413      	add	r3, r2
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001892:	1c59      	adds	r1, r3, #1
 8001894:	64b9      	str	r1, [r7, #72]	; 0x48
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	ed93 7a00 	vldr	s14, [r3]
 800189e:	edd7 7a05 	vldr	s15, [r7, #20]
 80018a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018a6:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80018aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ae:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    for (i = first_index; i <= last_index; i++) {
 80018b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80018b4:	3301      	adds	r3, #1
 80018b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80018b8:	e7c0      	b.n	800183c <_ZN4MFCC12mfcc_computeEPKsPf+0x1a0>
    }
    mel_energies[bin] = mel_energy;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	699a      	ldr	r2, [r3, #24]
 80018be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	4413      	add	r3, r2
 80018c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80018c6:	601a      	str	r2, [r3, #0]

    //avoid log of zero
    if (mel_energy == 0.0)
 80018c8:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80018cc:	eef5 7a40 	vcmp.f32	s15, #0.0
 80018d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d4:	d107      	bne.n	80018e6 <_ZN4MFCC12mfcc_computeEPKsPf+0x24a>
      mel_energies[bin] = FLT_MIN;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	699a      	ldr	r2, [r3, #24]
 80018da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	4413      	add	r3, r2
 80018e0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80018e4:	601a      	str	r2, [r3, #0]
  for (bin = 0; bin < NUM_FBANK_BINS; bin++) {
 80018e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018e8:	3301      	adds	r3, #1
 80018ea:	647b      	str	r3, [r7, #68]	; 0x44
 80018ec:	e78e      	b.n	800180c <_ZN4MFCC12mfcc_computeEPKsPf+0x170>
  }

  //Take log
  for (bin = 0; bin < NUM_FBANK_BINS; bin++)
 80018ee:	2300      	movs	r3, #0
 80018f0:	647b      	str	r3, [r7, #68]	; 0x44
 80018f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018f4:	2b27      	cmp	r3, #39	; 0x27
 80018f6:	dc0f      	bgt.n	8001918 <_ZN4MFCC12mfcc_computeEPKsPf+0x27c>
    mel_energies[bin] = (mel_energies[bin]);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	699a      	ldr	r2, [r3, #24]
 80018fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	441a      	add	r2, r3
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	6999      	ldr	r1, [r3, #24]
 8001906:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	440b      	add	r3, r1
 800190c:	6812      	ldr	r2, [r2, #0]
 800190e:	601a      	str	r2, [r3, #0]
  for (bin = 0; bin < NUM_FBANK_BINS; bin++)
 8001910:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001912:	3301      	adds	r3, #1
 8001914:	647b      	str	r3, [r7, #68]	; 0x44
 8001916:	e7ec      	b.n	80018f2 <_ZN4MFCC12mfcc_computeEPKsPf+0x256>

  //Take DCT. Uses matrix mul.
  for (i = 0; i < num_mfcc_features; i++) {
 8001918:	2300      	movs	r3, #0
 800191a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001922:	429a      	cmp	r2, r3
 8001924:	da6c      	bge.n	8001a00 <_ZN4MFCC12mfcc_computeEPKsPf+0x364>
    float sum = 0.0;
 8001926:	f04f 0300 	mov.w	r3, #0
 800192a:	63fb      	str	r3, [r7, #60]	; 0x3c
    for (j = 0; j < NUM_FBANK_BINS; j++) {
 800192c:	2300      	movs	r3, #0
 800192e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001930:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001932:	2b27      	cmp	r3, #39	; 0x27
 8001934:	dc24      	bgt.n	8001980 <_ZN4MFCC12mfcc_computeEPKsPf+0x2e4>
      sum += dct_matrix[i*NUM_FBANK_BINS+j] * mel_energies[j];
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800193a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800193c:	4613      	mov	r3, r2
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	4413      	add	r3, r2
 8001942:	00db      	lsls	r3, r3, #3
 8001944:	461a      	mov	r2, r3
 8001946:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001948:	4413      	add	r3, r2
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	440b      	add	r3, r1
 800194e:	ed93 7a00 	vldr	s14, [r3]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	699a      	ldr	r2, [r3, #24]
 8001956:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	4413      	add	r3, r2
 800195c:	edd3 7a00 	vldr	s15, [r3]
 8001960:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001964:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001968:	ee77 7a27 	vadd.f32	s15, s14, s15
 800196c:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    for (j = 0; j < NUM_FBANK_BINS; j++) {
 8001970:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001972:	3301      	adds	r3, #1
 8001974:	64bb      	str	r3, [r7, #72]	; 0x48
 8001976:	e7db      	b.n	8001930 <_ZN4MFCC12mfcc_computeEPKsPf+0x294>
 8001978:	47000000 	.word	0x47000000
 800197c:	42fe0000 	.word	0x42fe0000
    }

    //Input is Qx.mfcc_dec_bits (from quantization step)
    sum *= (0x1<<mfcc_dec_bits);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	2201      	movs	r2, #1
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	ee07 3a90 	vmov	s15, r3
 800198e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001992:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800199a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    sum = round(sum); 
 800199e:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 80019a2:	f7ff facd 	bl	8000f40 <_ZSt5roundf>
 80019a6:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
    if(sum >= 127)
 80019aa:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80019ae:	ed1f 7a0d 	vldr	s14, [pc, #-52]	; 800197c <_ZN4MFCC12mfcc_computeEPKsPf+0x2e0>
 80019b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ba:	db06      	blt.n	80019ca <_ZN4MFCC12mfcc_computeEPKsPf+0x32e>
      mfcc_out[i] = 127;
 80019bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	4413      	add	r3, r2
 80019c4:	4a10      	ldr	r2, [pc, #64]	; (8001a08 <_ZN4MFCC12mfcc_computeEPKsPf+0x36c>)
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	e016      	b.n	80019f8 <_ZN4MFCC12mfcc_computeEPKsPf+0x35c>
    else if(sum <= -128)
 80019ca:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80019ce:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001a0c <_ZN4MFCC12mfcc_computeEPKsPf+0x370>
 80019d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019da:	d807      	bhi.n	80019ec <_ZN4MFCC12mfcc_computeEPKsPf+0x350>
      mfcc_out[i] = -128;
 80019dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	4413      	add	r3, r2
 80019e4:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	e005      	b.n	80019f8 <_ZN4MFCC12mfcc_computeEPKsPf+0x35c>
    else
      mfcc_out[i] = sum; 
 80019ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	4413      	add	r3, r2
 80019f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80019f6:	601a      	str	r2, [r3, #0]
  for (i = 0; i < num_mfcc_features; i++) {
 80019f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019fa:	3301      	adds	r3, #1
 80019fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019fe:	e78d      	b.n	800191c <_ZN4MFCC12mfcc_computeEPKsPf+0x280>
  }

}
 8001a00:	bf00      	nop
 8001a02:	3750      	adds	r7, #80	; 0x50
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	42fe0000 	.word	0x42fe0000
 8001a0c:	c3000000 	.word	0xc3000000

08001a10 <_ZN11AudioPlayerC1EP17DAC_HandleTypeDef>:
#include <stdint.h>
#include<stdio.h>
#include <cstring>

// constructor
AudioPlayer::AudioPlayer(DAC_HandleTypeDef *hdac)
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
: hdac(hdac)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	683a      	ldr	r2, [r7, #0]
 8001a1e:	611a      	str	r2, [r3, #16]
{
	dac_stop_flag = 1;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2201      	movs	r2, #1
 8001a24:	731a      	strb	r2, [r3, #12]
}
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <_ZN11AudioPlayerD1Ev>:

// destructor
AudioPlayer::~AudioPlayer() {
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
}
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr

08001a4a <_ZN11AudioPlayer10play_audioEP8WaveData>:

// record audio
void AudioPlayer::play_audio(WaveData * data) {
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b084      	sub	sp, #16
 8001a4e:	af02      	add	r7, sp, #8
 8001a50:	6078      	str	r0, [r7, #4]
 8001a52:	6039      	str	r1, [r7, #0]
	cur_data = data;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	683a      	ldr	r2, [r7, #0]
 8001a58:	609a      	str	r2, [r3, #8]
	played_samples = 0;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	615a      	str	r2, [r3, #20]
	converted_samples = 0;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2200      	movs	r2, #0
 8001a64:	619a      	str	r2, [r3, #24]

	conversion_buffer = new uint16_t[PLAY_BUFFER_LENGTH];
 8001a66:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8001a6a:	f00b fe9c 	bl	800d7a6 <_Znaj>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	461a      	mov	r2, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	605a      	str	r2, [r3, #4]
	dac_buffer = new uint16_t[PLAY_BUFFER_LENGTH];
 8001a76:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8001a7a:	f00b fe94 	bl	800d7a6 <_Znaj>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	461a      	mov	r2, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	601a      	str	r2, [r3, #0]


	// initial full read
	update_dac_buffer(0, PLAY_BUFFER_LENGTH);
 8001a86:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f000 f833 	bl	8001af8 <_ZN11AudioPlayer17update_dac_bufferEmm>

	// Start DAC in circular mode
	dac_stop_flag = 0;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2200      	movs	r2, #0
 8001a96:	731a      	strb	r2, [r3, #12]
	if (HAL_DAC_Start_DMA(hdac, DAC_CHANNEL_1, (uint32_t*)dac_buffer, PLAY_BUFFER_LENGTH, DAC_ALIGN_12B_R) == HAL_ERROR) {
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6918      	ldr	r0, [r3, #16]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	f002 fc8d 	bl	80043c8 <HAL_DAC_Start_DMA>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	bf0c      	ite	eq
 8001ab4:	2301      	moveq	r3, #1
 8001ab6:	2300      	movne	r3, #0
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <_ZN11AudioPlayer10play_audioEP8WaveData+0x78>
		Error_Handler();
 8001abe:	f001 f9c1 	bl	8002e44 <Error_Handler>
	}
	while(!dac_stop_flag);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	7b1b      	ldrb	r3, [r3, #12]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d100      	bne.n	8001acc <_ZN11AudioPlayer10play_audioEP8WaveData+0x82>
 8001aca:	e7fa      	b.n	8001ac2 <_ZN11AudioPlayer10play_audioEP8WaveData+0x78>
	delete [] dac_buffer;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d004      	beq.n	8001ade <_ZN11AudioPlayer10play_audioEP8WaveData+0x94>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f00b fe51 	bl	800d780 <_ZdaPv>
	delete [] conversion_buffer;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d004      	beq.n	8001af0 <_ZN11AudioPlayer10play_audioEP8WaveData+0xa6>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f00b fe48 	bl	800d780 <_ZdaPv>
}
 8001af0:	bf00      	nop
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <_ZN11AudioPlayer17update_dac_bufferEmm>:

// update buffer. Method called by dac callbacks functions.
void AudioPlayer::update_dac_buffer(uint32_t offset, uint32_t data_length) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b088      	sub	sp, #32
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
	uint32_t remaining_samples = MAX_RECORD_LENGTH - converted_samples;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	699b      	ldr	r3, [r3, #24]
 8001b08:	f5c3 537a 	rsb	r3, r3, #16000	; 0x3e80
 8001b0c:	617b      	str	r3, [r7, #20]
	uint32_t read_length = data_length;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	61fb      	str	r3, [r7, #28]
	if (read_length >= remaining_samples) {
 8001b12:	69fa      	ldr	r2, [r7, #28]
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d301      	bcc.n	8001b1e <_ZN11AudioPlayer17update_dac_bufferEmm+0x26>
		read_length = remaining_samples;
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	61fb      	str	r3, [r7, #28]
	}
	if (read_length > 0) {
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d046      	beq.n	8001bb2 <_ZN11AudioPlayer17update_dac_bufferEmm+0xba>
		qspi_read((uint8_t*)conversion_buffer, cur_data->qspi_address + converted_samples*WAVE_DATA_WIDTH, read_length * WAVE_DATA_WIDTH);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	6858      	ldr	r0, [r3, #4]
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	685a      	ldr	r2, [r3, #4]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	699b      	ldr	r3, [r3, #24]
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	18d1      	adds	r1, r2, r3
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	f001 f990 	bl	8002e60 <_Z9qspi_readPhmm>
		for (uint32_t i = 0; i < read_length; i++){
 8001b40:	2300      	movs	r3, #0
 8001b42:	61bb      	str	r3, [r7, #24]
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d220      	bcs.n	8001b8e <_ZN11AudioPlayer17update_dac_bufferEmm+0x96>
			conversion_buffer[i] = (uint16_t)(conversion_buffer[i] * WAVE_TO_DAC_SCALE_FACTOR + WAVE_TO_DAC_BIAS);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	685a      	ldr	r2, [r3, #4]
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	4413      	add	r3, r2
 8001b56:	881b      	ldrh	r3, [r3, #0]
 8001b58:	ee07 3a90 	vmov	s15, r3
 8001b5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b60:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001bbc <_ZN11AudioPlayer17update_dac_bufferEmm+0xc4>
 8001b64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b68:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001bc0 <_ZN11AudioPlayer17update_dac_bufferEmm+0xc8>
 8001b6c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	685a      	ldr	r2, [r3, #4]
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	4413      	add	r3, r2
 8001b7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b7e:	ee17 2a90 	vmov	r2, s15
 8001b82:	b292      	uxth	r2, r2
 8001b84:	801a      	strh	r2, [r3, #0]
		for (uint32_t i = 0; i < read_length; i++){
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	61bb      	str	r3, [r7, #24]
 8001b8c:	e7da      	b.n	8001b44 <_ZN11AudioPlayer17update_dac_bufferEmm+0x4c>
		}
		converted_samples += read_length;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	699a      	ldr	r2, [r3, #24]
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	441a      	add	r2, r3
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	619a      	str	r2, [r3, #24]
		memcpy(dac_buffer + offset, conversion_buffer, read_length * DAC_DATA_WIDTH);
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	18d0      	adds	r0, r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	6859      	ldr	r1, [r3, #4]
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	461a      	mov	r2, r3
 8001bae:	f00e facf 	bl	8010150 <memcpy>
	}
}
 8001bb2:	bf00      	nop
 8001bb4:	3720      	adds	r7, #32
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	3d7ff100 	.word	0x3d7ff100
 8001bc0:	44fff100 	.word	0x44fff100

08001bc4 <_ZN8WaveDataC1Em>:
#include "qspi_handler.h"
#include <stdlib.h>
#include <stdint.h>
#include<stdio.h>

WaveData::WaveData(uint32_t qspi_address)
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
: qspi_address(qspi_address)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	683a      	ldr	r2, [r7, #0]
 8001bd2:	605a      	str	r2, [r3, #4]
{
	num_of_samples = 0;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]
}
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <_ZN13AudioRecorderC1EP26DFSDM_Filter_HandleTypeDef>:

// constructor
AudioRecorder::AudioRecorder(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
: hdfsdm_filter(hdfsdm_filter)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	683a      	ldr	r2, [r7, #0]
 8001bf6:	611a      	str	r2, [r3, #16]
{
	dfsdm_stop_flag = 1;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	731a      	strb	r2, [r3, #12]
}
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4618      	mov	r0, r3
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <_ZN13AudioRecorderD1Ev>:

// destructor
AudioRecorder::~AudioRecorder() {
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
}
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4618      	mov	r0, r3
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
	...

08001c24 <_ZN13AudioRecorder12record_audioEm>:

// record audio
WaveData * AudioRecorder::record_audio(uint32_t qspi_address) {
 8001c24:	b590      	push	{r4, r7, lr}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
	// create audio record instance
	cur_data = new WaveData(qspi_address);
 8001c2e:	2008      	movs	r0, #8
 8001c30:	f00b fda8 	bl	800d784 <_Znwj>
 8001c34:	4603      	mov	r3, r0
 8001c36:	461c      	mov	r4, r3
 8001c38:	6839      	ldr	r1, [r7, #0]
 8001c3a:	4620      	mov	r0, r4
 8001c3c:	f7ff ffc2 	bl	8001bc4 <_ZN8WaveDataC1Em>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	609c      	str	r4, [r3, #8]

	// start DFSDM
	wave_buffer = new int16_t[RECORD_BUFFER_LENGTH];
 8001c44:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8001c48:	f00b fdad 	bl	800d7a6 <_Znaj>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	461a      	mov	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	605a      	str	r2, [r3, #4]
	dfsdm_buffer = new int32_t[RECORD_BUFFER_LENGTH];
 8001c54:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 8001c58:	f00b fda5 	bl	800d7a6 <_Znaj>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	461a      	mov	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	601a      	str	r2, [r3, #0]

	dfsdm_stop_flag = 0;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	731a      	strb	r2, [r3, #12]
	if (HAL_DFSDM_FilterRegularStart_DMA(hdfsdm_filter, dfsdm_buffer,RECORD_BUFFER_LENGTH) == HAL_ERROR) {
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6918      	ldr	r0, [r3, #16]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001c76:	4619      	mov	r1, r3
 8001c78:	f003 f846 	bl	8004d08 <HAL_DFSDM_FilterRegularStart_DMA>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	bf0c      	ite	eq
 8001c82:	2301      	moveq	r3, #1
 8001c84:	2300      	movne	r3, #0
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <_ZN13AudioRecorder12record_audioEm+0x6c>
		Error_Handler();
 8001c8c:	f001 f8da 	bl	8002e44 <Error_Handler>
	}
	// Sleep while waiting for DFSDM conversion
	if(LOW_POWER_MODE){
 8001c90:	4b12      	ldr	r3, [pc, #72]	; (8001cdc <_ZN13AudioRecorder12record_audioEm+0xb8>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d003      	beq.n	8001ca0 <_ZN13AudioRecorder12record_audioEm+0x7c>
		enter_sleep_mode();
 8001c98:	f000 f968 	bl	8001f6c <_Z16enter_sleep_modev>
		HAL_ResumeTick();
 8001c9c:	f002 f848 	bl	8003d30 <HAL_ResumeTick>
	}
	while(!dfsdm_stop_flag);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	7b1b      	ldrb	r3, [r3, #12]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d100      	bne.n	8001caa <_ZN13AudioRecorder12record_audioEm+0x86>
 8001ca8:	e7fa      	b.n	8001ca0 <_ZN13AudioRecorder12record_audioEm+0x7c>
	delete [] dfsdm_buffer;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d004      	beq.n	8001cbc <_ZN13AudioRecorder12record_audioEm+0x98>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f00b fd62 	bl	800d780 <_ZdaPv>
	delete [] wave_buffer;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d004      	beq.n	8001cce <_ZN13AudioRecorder12record_audioEm+0xaa>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f00b fd59 	bl	800d780 <_ZdaPv>
	return cur_data;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	689b      	ldr	r3, [r3, #8]
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd90      	pop	{r4, r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	20000004 	.word	0x20000004

08001ce0 <_ZN13AudioRecorder18update_wave_bufferEmm>:

// update buffer. Method called by dfsdm callbacks functions.
void AudioRecorder::update_wave_buffer(uint32_t offset, uint32_t data_length) {
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b088      	sub	sp, #32
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	60f8      	str	r0, [r7, #12]
 8001ce8:	60b9      	str	r1, [r7, #8]
 8001cea:	607a      	str	r2, [r7, #4]
	uint32_t remaining_samples = MAX_RECORD_LENGTH - cur_data->num_of_samples;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f5c3 537a 	rsb	r3, r3, #16000	; 0x3e80
 8001cf6:	617b      	str	r3, [r7, #20]
	uint32_t write_length = data_length;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	61fb      	str	r3, [r7, #28]
	if (write_length >= remaining_samples) {
 8001cfc:	69fa      	ldr	r2, [r7, #28]
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d301      	bcc.n	8001d08 <_ZN13AudioRecorder18update_wave_bufferEmm+0x28>
		write_length = remaining_samples;
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	61fb      	str	r3, [r7, #28]
	}
	// keep 24 MSB and cast to int16_t
	for (uint32_t i = 0;i < write_length; i++) {
 8001d08:	2300      	movs	r3, #0
 8001d0a:	61bb      	str	r3, [r7, #24]
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d213      	bcs.n	8001d3c <_ZN13AudioRecorder18update_wave_bufferEmm+0x5c>
		wave_buffer[i] = (int16_t)((dfsdm_buffer + offset)[i] >> 16);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	68b9      	ldr	r1, [r7, #8]
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	440b      	add	r3, r1
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	1419      	asrs	r1, r3, #16
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	685a      	ldr	r2, [r3, #4]
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	4413      	add	r3, r2
 8001d30:	b20a      	sxth	r2, r1
 8001d32:	801a      	strh	r2, [r3, #0]
	for (uint32_t i = 0;i < write_length; i++) {
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	3301      	adds	r3, #1
 8001d38:	61bb      	str	r3, [r7, #24]
 8001d3a:	e7e7      	b.n	8001d0c <_ZN13AudioRecorder18update_wave_bufferEmm+0x2c>
	}
	// write half of buffer
	qspi_write((uint8_t*)(wave_buffer), cur_data->qspi_address + (cur_data->num_of_samples * WAVE_DATA_WIDTH), write_length * WAVE_DATA_WIDTH);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	6858      	ldr	r0, [r3, #4]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	18d1      	adds	r1, r2, r3
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	461a      	mov	r2, r3
 8001d56:	f001 f89c 	bl	8002e92 <_Z10qspi_writePhmm>
	cur_data->num_of_samples += write_length;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	6819      	ldr	r1, [r3, #0]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	69fa      	ldr	r2, [r7, #28]
 8001d66:	440a      	add	r2, r1
 8001d68:	601a      	str	r2, [r3, #0]
}
 8001d6a:	bf00      	nop
 8001d6c:	3720      	adds	r7, #32
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
	...

08001d74 <_Z13get_top_classPf>:


uint32_t num_output_classes = 12;


uint32_t get_top_class(float* nn_output) {
 8001d74:	b480      	push	{r7}
 8001d76:	b087      	sub	sp, #28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
	uint32_t max_index = 0;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	617b      	str	r3, [r7, #20]
	int32_t max_value = -128;
 8001d80:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8001d84:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < num_output_classes; i++) {
 8001d86:	2300      	movs	r3, #0
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <_Z13get_top_classPf+0x70>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d220      	bcs.n	8001dd6 <_Z13get_top_classPf+0x62>
		if (nn_output[i] > max_value) {
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	ed93 7a00 	vldr	s14, [r3]
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	ee07 3a90 	vmov	s15, r3
 8001da6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001daa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db2:	dd0c      	ble.n	8001dce <_Z13get_top_classPf+0x5a>
			max_index = i;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	617b      	str	r3, [r7, #20]
			max_value = nn_output[i];
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	edd3 7a00 	vldr	s15, [r3]
 8001dc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dc8:	ee17 3a90 	vmov	r3, s15
 8001dcc:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < num_output_classes; i++) {
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	60fb      	str	r3, [r7, #12]
 8001dd4:	e7d9      	b.n	8001d8a <_Z13get_top_classPf+0x16>
		}
	}
	return max_index;
 8001dd6:	697b      	ldr	r3, [r7, #20]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	371c      	adds	r7, #28
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	20000000 	.word	0x20000000

08001de8 <_Z19average_predictionsPfS_mm>:

void average_predictions(float *average_out, float* average_window_head, uint32_t num_predictions, uint32_t num_output_classes) {
 8001de8:	b4b0      	push	{r4, r5, r7}
 8001dea:	b089      	sub	sp, #36	; 0x24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]
 8001df4:	603b      	str	r3, [r7, #0]
		sum[i] = 0;
		for (uint32_t j = 0; j < num_predictions; j++) {
			sum[i] += average_window_head[j * num_output_classes + i];
		}
		average_out[i] = sum[i] / (float) num_predictions;
	}
 8001df6:	466b      	mov	r3, sp
 8001df8:	461d      	mov	r5, r3
	float sum[num_output_classes];
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	1e5c      	subs	r4, r3, #1
 8001dfe:	617c      	str	r4, [r7, #20]
 8001e00:	4623      	mov	r3, r4
 8001e02:	3301      	adds	r3, #1
 8001e04:	4618      	mov	r0, r3
 8001e06:	f04f 0100 	mov.w	r1, #0
 8001e0a:	f04f 0200 	mov.w	r2, #0
 8001e0e:	f04f 0300 	mov.w	r3, #0
 8001e12:	014b      	lsls	r3, r1, #5
 8001e14:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001e18:	0142      	lsls	r2, r0, #5
 8001e1a:	4623      	mov	r3, r4
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f04f 0100 	mov.w	r1, #0
 8001e24:	f04f 0200 	mov.w	r2, #0
 8001e28:	f04f 0300 	mov.w	r3, #0
 8001e2c:	014b      	lsls	r3, r1, #5
 8001e2e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001e32:	0142      	lsls	r2, r0, #5
 8001e34:	4623      	mov	r3, r4
 8001e36:	3301      	adds	r3, #1
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	3307      	adds	r3, #7
 8001e3c:	08db      	lsrs	r3, r3, #3
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	ebad 0d03 	sub.w	sp, sp, r3
 8001e44:	466b      	mov	r3, sp
 8001e46:	3303      	adds	r3, #3
 8001e48:	089b      	lsrs	r3, r3, #2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < num_output_classes; i++) {
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61bb      	str	r3, [r7, #24]
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d240      	bcs.n	8001edc <_Z19average_predictionsPfS_mm+0xf4>
		sum[i] = 0;
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	f04f 0200 	mov.w	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
		for (uint32_t j = 0; j < num_predictions; j++) {
 8001e68:	2300      	movs	r3, #0
 8001e6a:	61fb      	str	r3, [r7, #28]
 8001e6c:	69fa      	ldr	r2, [r7, #28]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d21c      	bcs.n	8001eae <_Z19average_predictionsPfS_mm+0xc6>
			sum[i] += average_window_head[j * num_output_classes + i];
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	4413      	add	r3, r2
 8001e7c:	ed93 7a00 	vldr	s14, [r3]
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	683a      	ldr	r2, [r7, #0]
 8001e84:	fb02 f203 	mul.w	r2, r2, r3
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	68ba      	ldr	r2, [r7, #8]
 8001e90:	4413      	add	r3, r2
 8001e92:	edd3 7a00 	vldr	s15, [r3]
 8001e96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	4413      	add	r3, r2
 8001ea2:	edc3 7a00 	vstr	s15, [r3]
		for (uint32_t j = 0; j < num_predictions; j++) {
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	61fb      	str	r3, [r7, #28]
 8001eac:	e7de      	b.n	8001e6c <_Z19average_predictionsPfS_mm+0x84>
		average_out[i] = sum[i] / (float) num_predictions;
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	4413      	add	r3, r2
 8001eb6:	edd3 6a00 	vldr	s13, [r3]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	ee07 3a90 	vmov	s15, r3
 8001ec0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ec4:	69bb      	ldr	r3, [r7, #24]
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	68fa      	ldr	r2, [r7, #12]
 8001eca:	4413      	add	r3, r2
 8001ecc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ed0:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t i = 0; i < num_output_classes; i++) {
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	61bb      	str	r3, [r7, #24]
 8001eda:	e7ba      	b.n	8001e52 <_Z19average_predictionsPfS_mm+0x6a>
 8001edc:	46ad      	mov	sp, r5
}
 8001ede:	bf00      	nop
 8001ee0:	3724      	adds	r7, #36	; 0x24
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bcb0      	pop	{r4, r5, r7}
 8001ee6:	4770      	bx	lr

08001ee8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	db0b      	blt.n	8001f12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001efa:	79fb      	ldrb	r3, [r7, #7]
 8001efc:	f003 021f 	and.w	r2, r3, #31
 8001f00:	4907      	ldr	r1, [pc, #28]	; (8001f20 <__NVIC_EnableIRQ+0x38>)
 8001f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f06:	095b      	lsrs	r3, r3, #5
 8001f08:	2001      	movs	r0, #1
 8001f0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	e000e100 	.word	0xe000e100

08001f24 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	db12      	blt.n	8001f5c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	f003 021f 	and.w	r2, r3, #31
 8001f3c:	490a      	ldr	r1, [pc, #40]	; (8001f68 <__NVIC_DisableIRQ+0x44>)
 8001f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f42:	095b      	lsrs	r3, r3, #5
 8001f44:	2001      	movs	r0, #1
 8001f46:	fa00 f202 	lsl.w	r2, r0, r2
 8001f4a:	3320      	adds	r3, #32
 8001f4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001f50:	f3bf 8f4f 	dsb	sy
}
 8001f54:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f56:	f3bf 8f6f 	isb	sy
}
 8001f5a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	e000e100 	.word	0xe000e100

08001f6c <_Z16enter_sleep_modev>:
 *      Author: chrismartel
 */
#include "main.h"
#include "low_power.h"

void enter_sleep_mode(){
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0

	// disable the systick interrupt or else this interrupt will wake the mcu every time it is triggered
	HAL_SuspendTick();
 8001f70:	f001 fecc 	bl	8003d0c <HAL_SuspendTick>
	NVIC_DisableIRQ(TIM2_IRQn);
 8001f74:	201c      	movs	r0, #28
 8001f76:	f7ff ffd5 	bl	8001f24 <__NVIC_DisableIRQ>
	NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001f7a:	201a      	movs	r0, #26
 8001f7c:	f7ff ffd2 	bl	8001f24 <__NVIC_DisableIRQ>
	// enter sleep mode with wait for interrupt (wfi)
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001f80:	2101      	movs	r1, #1
 8001f82:	2000      	movs	r0, #0
 8001f84:	f003 fd8e 	bl	8005aa4 <HAL_PWR_EnterSLEEPMode>

	NVIC_EnableIRQ(TIM2_IRQn);
 8001f88:	201c      	movs	r0, #28
 8001f8a:	f7ff ffad 	bl	8001ee8 <__NVIC_EnableIRQ>
	NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001f8e:	201a      	movs	r0, #26
 8001f90:	f7ff ffaa 	bl	8001ee8 <__NVIC_EnableIRQ>
	HAL_ResumeTick();
 8001f94:	f001 fecc 	bl	8003d30 <HAL_ResumeTick>
}
 8001f98:	bf00      	nop
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f9c:	b5b0      	push	{r4, r5, r7, lr}
 8001f9e:	b0be      	sub	sp, #248	; 0xf8
 8001fa0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fa2:	f001 ffc6 	bl	8003f32 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fa6:	f000 fb75 	bl	8002694 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001faa:	f000 fd8d 	bl	8002ac8 <_ZL12MX_GPIO_Initv>
  MX_QUADSPI_Init();
 8001fae:	f000 fcab 	bl	8002908 <_ZL15MX_QUADSPI_Initv>
  MX_DMA_Init();
 8001fb2:	f000 fd63 	bl	8002a7c <_ZL11MX_DMA_Initv>
  MX_DAC1_Init();
 8001fb6:	f000 fbf7 	bl	80027a8 <_ZL12MX_DAC1_Initv>
  MX_DFSDM1_Init();
 8001fba:	f000 fc31 	bl	8002820 <_ZL14MX_DFSDM1_Initv>
  MX_TIM2_Init();
 8001fbe:	f000 fccd 	bl	800295c <_ZL12MX_TIM2_Initv>
  MX_USART1_UART_Init();
 8001fc2:	f000 fd27 	bl	8002a14 <_ZL19MX_USART1_UART_Initv>
  MX_CRC_Init();
 8001fc6:	f000 fbc7 	bl	8002758 <_ZL11MX_CRC_Initv>
  /* USER CODE BEGIN 2 */
  qspi_init();
 8001fca:	f000 ff7b 	bl	8002ec4 <_Z9qspi_initv>
  HAL_TIM_Base_Start_IT(&htim2);
 8001fce:	48e0      	ldr	r0, [pc, #896]	; (8002350 <main+0x3b4>)
 8001fd0:	f005 fe5a 	bl	8007c88 <HAL_TIM_Base_Start_IT>
  main_state = SETUP;
 8001fd4:	4bdf      	ldr	r3, [pc, #892]	; (8002354 <main+0x3b8>)
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	701a      	strb	r2, [r3, #0]

  char output_class[12][8] = {"zero", "one","two","three","four","five","six","seven","eight","nine","unknown","silence"};
 8001fda:	4adf      	ldr	r2, [pc, #892]	; (8002358 <main+0x3bc>)
 8001fdc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001fe0:	4611      	mov	r1, r2
 8001fe2:	2260      	movs	r2, #96	; 0x60
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f00e f8b3 	bl	8010150 <memcpy>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
    {
  	switch(main_state) {
 8001fea:	4bda      	ldr	r3, [pc, #872]	; (8002354 <main+0x3b8>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b04      	cmp	r3, #4
 8001ff2:	d8fa      	bhi.n	8001fea <main+0x4e>
 8001ff4:	a201      	add	r2, pc, #4	; (adr r2, 8001ffc <main+0x60>)
 8001ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ffa:	bf00      	nop
 8001ffc:	08002641 	.word	0x08002641
 8002000:	08002011 	.word	0x08002011
 8002004:	08002055 	.word	0x08002055
 8002008:	080020cd 	.word	0x080020cd
 800200c:	080025f3 	.word	0x080025f3
  	case SETUP:
  	{
  		ITM_Port32(31) = 1;
 8002010:	4bd2      	ldr	r3, [pc, #840]	; (800235c <main+0x3c0>)
 8002012:	2201      	movs	r2, #1
 8002014:	601a      	str	r2, [r3, #0]
  		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8002016:	2200      	movs	r2, #0
 8002018:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800201c:	48d0      	ldr	r0, [pc, #832]	; (8002360 <main+0x3c4>)
 800201e:	f003 fd11 	bl	8005a44 <HAL_GPIO_WritePin>

  		// To indicate to user, don't do nothing when red light
  		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8002022:	2200      	movs	r2, #0
 8002024:	2108      	movs	r1, #8
 8002026:	48cf      	ldr	r0, [pc, #828]	; (8002364 <main+0x3c8>)
 8002028:	f003 fd0c 	bl	8005a44 <HAL_GPIO_WritePin>
  		qspi_erase_blocks(WAVE_DATA_QSPI_ADDRESS, 6);
 800202c:	2106      	movs	r1, #6
 800202e:	f44f 2020 	mov.w	r0, #655360	; 0xa0000
 8002032:	f000 ff58 	bl	8002ee6 <_Z17qspi_erase_blocksmm>

  		ITM_Port32(31) = 2;
 8002036:	4bc9      	ldr	r3, [pc, #804]	; (800235c <main+0x3c0>)
 8002038:	2202      	movs	r2, #2
 800203a:	601a      	str	r2, [r3, #0]
  		print("Press the blue button and say a keyword\r\n");
 800203c:	48ca      	ldr	r0, [pc, #808]	; (8002368 <main+0x3cc>)
 800203e:	f000 fed5 	bl	8002dec <print>
  		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 8002042:	2201      	movs	r2, #1
 8002044:	2108      	movs	r1, #8
 8002046:	48c7      	ldr	r0, [pc, #796]	; (8002364 <main+0x3c8>)
 8002048:	f003 fcfc 	bl	8005a44 <HAL_GPIO_WritePin>
  	  	main_state = READY;
 800204c:	4bc1      	ldr	r3, [pc, #772]	; (8002354 <main+0x3b8>)
 800204e:	2200      	movs	r2, #0
 8002050:	701a      	strb	r2, [r3, #0]
  		break;
 8002052:	e301      	b.n	8002658 <main+0x6bc>
  	}
  	case RECORDING:
  	{
  		ITM_Port32(31) = 3;
 8002054:	4bc1      	ldr	r3, [pc, #772]	; (800235c <main+0x3c0>)
 8002056:	2203      	movs	r2, #3
 8002058:	601a      	str	r2, [r3, #0]
  		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 800205a:	2201      	movs	r2, #1
 800205c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002060:	48bf      	ldr	r0, [pc, #764]	; (8002360 <main+0x3c4>)
 8002062:	f003 fcef 	bl	8005a44 <HAL_GPIO_WritePin>
  		audio_recorder = new AudioRecorder(&hdfsdm1_filter0);
 8002066:	2014      	movs	r0, #20
 8002068:	f00b fb8c 	bl	800d784 <_Znwj>
 800206c:	4603      	mov	r3, r0
 800206e:	461c      	mov	r4, r3
 8002070:	49be      	ldr	r1, [pc, #760]	; (800236c <main+0x3d0>)
 8002072:	4620      	mov	r0, r4
 8002074:	f7ff fdb8 	bl	8001be8 <_ZN13AudioRecorderC1EP26DFSDM_Filter_HandleTypeDef>
 8002078:	4bbd      	ldr	r3, [pc, #756]	; (8002370 <main+0x3d4>)
 800207a:	601c      	str	r4, [r3, #0]
  		wave_data = audio_recorder->record_audio(WAVE_DATA_QSPI_ADDRESS);
 800207c:	4bbc      	ldr	r3, [pc, #752]	; (8002370 <main+0x3d4>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fdcd 	bl	8001c24 <_ZN13AudioRecorder12record_audioEm>
 800208a:	4603      	mov	r3, r0
 800208c:	4ab9      	ldr	r2, [pc, #740]	; (8002374 <main+0x3d8>)
 800208e:	6013      	str	r3, [r2, #0]

  		ITM_Port32(31) = 4;
 8002090:	4bb2      	ldr	r3, [pc, #712]	; (800235c <main+0x3c0>)
 8002092:	2204      	movs	r2, #4
 8002094:	601a      	str	r2, [r3, #0]
  		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8002096:	2200      	movs	r2, #0
 8002098:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800209c:	48b0      	ldr	r0, [pc, #704]	; (8002360 <main+0x3c4>)
 800209e:	f003 fcd1 	bl	8005a44 <HAL_GPIO_WritePin>
  		main_state = NN;
 80020a2:	4bac      	ldr	r3, [pc, #688]	; (8002354 <main+0x3b8>)
 80020a4:	2203      	movs	r2, #3
 80020a6:	701a      	strb	r2, [r3, #0]
  		audio_recorder->~AudioRecorder();
 80020a8:	4bb1      	ldr	r3, [pc, #708]	; (8002370 <main+0x3d4>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7ff fdad 	bl	8001c0c <_ZN13AudioRecorderD1Ev>
  		delete audio_recorder;
 80020b2:	4baf      	ldr	r3, [pc, #700]	; (8002370 <main+0x3d4>)
 80020b4:	681c      	ldr	r4, [r3, #0]
 80020b6:	2c00      	cmp	r4, #0
 80020b8:	f000 82c9 	beq.w	800264e <main+0x6b2>
 80020bc:	4620      	mov	r0, r4
 80020be:	f7ff fda5 	bl	8001c0c <_ZN13AudioRecorderD1Ev>
 80020c2:	2114      	movs	r1, #20
 80020c4:	4620      	mov	r0, r4
 80020c6:	f00b fb59 	bl	800d77c <_ZdlPvj>
//  		main_state = AUDIO_TEST;
  		break;
 80020ca:	e2c0      	b.n	800264e <main+0x6b2>
  	}
  	case NN:
  	{
  		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 80020cc:	2200      	movs	r2, #0
 80020ce:	2108      	movs	r1, #8
 80020d0:	48a4      	ldr	r0, [pc, #656]	; (8002364 <main+0x3c8>)
 80020d2:	f003 fcb7 	bl	8005a44 <HAL_GPIO_WritePin>

  		// input buffer
  		int16_t *audio_buffer = new int16_t[(RECORDING_WINDOW_LENGTH+1)*FRAME_SHIFT];
 80020d6:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80020da:	f00b fb64 	bl	800d7a6 <_Znaj>
 80020de:	4603      	mov	r3, r0
 80020e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8

  		// mfcc coefficients
  		ai_float *mfcc_out = (ai_float*)calloc(NUM_FRAMES * NUM_MFCC_COEFFS,sizeof(ai_float));
 80020e4:	2104      	movs	r1, #4
 80020e6:	f44f 70f5 	mov.w	r0, #490	; 0x1ea
 80020ea:	f00d ffef 	bl	80100cc <calloc>
 80020ee:	4603      	mov	r3, r0
 80020f0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  		// output buffer
  		ai_float *predictions = (ai_float*)calloc(NUM_PREDICTIONS * NUM_OUTPUT_CLASSES,sizeof(ai_float));
 80020f4:	2104      	movs	r1, #4
 80020f6:	206c      	movs	r0, #108	; 0x6c
 80020f8:	f00d ffe8 	bl	80100cc <calloc>
 80020fc:	4603      	mov	r3, r0
 80020fe:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

  		// average predictions
  		ai_float *average = (ai_float*)calloc(NUM_OUTPUT_CLASSES,sizeof(ai_float));
 8002102:	2104      	movs	r1, #4
 8002104:	200c      	movs	r0, #12
 8002106:	f00d ffe1 	bl	80100cc <calloc>
 800210a:	4603      	mov	r3, r0
 800210c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc

  		uint32_t pred_index;

  		ai_float *mfcc_head;

  		MFCC *mfcc = new MFCC(NUM_MFCC_COEFFS, FRAME_LEN, MFCC_DEC_BITS);
 8002110:	2034      	movs	r0, #52	; 0x34
 8002112:	f00b fb37 	bl	800d784 <_Znwj>
 8002116:	4603      	mov	r3, r0
 8002118:	461c      	mov	r4, r3
 800211a:	2301      	movs	r3, #1
 800211c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8002120:	210a      	movs	r1, #10
 8002122:	4620      	mov	r0, r4
 8002124:	f7fe ff74 	bl	8001010 <_ZN4MFCCC1Eiii>
 8002128:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
  		// Build NN layers with pretrained weights
		ai_error ai_err;
		ai_i32 nbatch;

		// Chunk of memory used to hold intermediate values for the NN
		AI_ALIGNED(4) ai_u8* activations = new ai_u8[AI_CNN_MODEL_DATA_ACTIVATIONS_SIZE];//[AI_CNN_MODEL_DATA_ACTIVATIONS_SIZE];
 800212c:	f647 40d8 	movw	r0, #31960	; 0x7cd8
 8002130:	f00b fb39 	bl	800d7a6 <_Znaj>
 8002134:	4603      	mov	r3, r0
 8002136:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

		// Buffers used to store input and output tensors
		AI_ALIGNED(4) ai_i8* in_data = new ai_i8[AI_CNN_MODEL_IN_1_SIZE_BYTES];
 800213a:	f44f 60f5 	mov.w	r0, #1960	; 0x7a8
 800213e:	f00b fb32 	bl	800d7a6 <_Znaj>
 8002142:	4603      	mov	r3, r0
 8002144:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
		AI_ALIGNED(4) ai_i8* out_data = new ai_i8[AI_CNN_MODEL_OUT_1_SIZE_BYTES];
 8002148:	2030      	movs	r0, #48	; 0x30
 800214a:	f00b fb2c 	bl	800d7a6 <_Znaj>
 800214e:	4603      	mov	r3, r0
 8002150:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		// Pointer to our model
		ai_handle cnn_model = AI_HANDLE_NULL;
 8002154:	2300      	movs	r3, #0
 8002156:	63bb      	str	r3, [r7, #56]	; 0x38

		// Initialize wrapper structs that hold pointers to data and info about
		ai_buffer* ai_input = new ai_buffer[AI_CNN_MODEL_IN_NUM];
 8002158:	201c      	movs	r0, #28
 800215a:	f00b fb24 	bl	800d7a6 <_Znaj>
 800215e:	4603      	mov	r3, r0
 8002160:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
		ai_buffer* ai_output = new ai_buffer[AI_CNN_MODEL_OUT_NUM];
 8002164:	201c      	movs	r0, #28
 8002166:	f00b fb1e 	bl	800d7a6 <_Znaj>
 800216a:	4603      	mov	r3, r0
 800216c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

		ai_input[0] = *AI_CNN_MODEL_IN;
 8002170:	2100      	movs	r1, #0
 8002172:	2000      	movs	r0, #0
 8002174:	f007 f8ca 	bl	800930c <ai_cnn_model_inputs_get>
 8002178:	4602      	mov	r2, r0
 800217a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800217e:	461c      	mov	r4, r3
 8002180:	4615      	mov	r5, r2
 8002182:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002184:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002186:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800218a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		ai_output[0] = *AI_CNN_MODEL_OUT;
 800218e:	2100      	movs	r1, #0
 8002190:	2000      	movs	r0, #0
 8002192:	f007 f8d5 	bl	8009340 <ai_cnn_model_outputs_get>
 8002196:	4602      	mov	r2, r0
 8002198:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800219c:	461c      	mov	r4, r3
 800219e:	4615      	mov	r5, r2
 80021a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021a4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}


		// Set working memory and get weights/biases from model
		ai_network_params ai_params = AI_NETWORK_PARAMS_INIT(
 80021ac:	f007 f9a4 	bl	80094f8 <ai_cnn_model_data_weights_get>
 80021b0:	4602      	mov	r2, r0
 80021b2:	463b      	mov	r3, r7
 80021b4:	4611      	mov	r1, r2
 80021b6:	4618      	mov	r0, r3
 80021b8:	f007 f968 	bl	800948c <ai_cnn_model_data_weights_buffer_get>
 80021bc:	f107 031c 	add.w	r3, r7, #28
 80021c0:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 80021c4:	4618      	mov	r0, r3
 80021c6:	f007 f92d 	bl	8009424 <ai_cnn_model_data_activations_buffer_get>
		);


		// Set pointers wrapper structs to our data buffers
		//ai_input[0].n_batches = 1;
		ai_input[0].data = AI_HANDLE_PTR(in_data);
 80021ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80021ce:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80021d2:	605a      	str	r2, [r3, #4]
		ai_output[0].data = AI_HANDLE_PTR(out_data);
 80021d4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80021d8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80021dc:	605a      	str	r2, [r3, #4]

		//ITM_Port32(31) = 7;
		// create instance of neural network
		ai_err = ai_cnn_model_create(&cnn_model, AI_CNN_MODEL_DATA_CONFIG);
 80021de:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80021e2:	2100      	movs	r1, #0
 80021e4:	4618      	mov	r0, r3
 80021e6:	f007 f87b 	bl	80092e0 <ai_cnn_model_create>
 80021ea:	4603      	mov	r3, r0
 80021ec:	63fb      	str	r3, [r7, #60]	; 0x3c
		if (ai_err.type != AI_ERROR_NONE)
 80021ee:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <main+0x25e>
		{
			// error creating model
			Error_Handler();
 80021f6:	f000 fe25 	bl	8002e44 <Error_Handler>
		}

		if(!ai_cnn_model_init(cnn_model, &ai_params))
 80021fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021fc:	463a      	mov	r2, r7
 80021fe:	4611      	mov	r1, r2
 8002200:	4618      	mov	r0, r3
 8002202:	f007 f8c3 	bl	800938c <ai_cnn_model_init>
 8002206:	4603      	mov	r3, r0
 8002208:	f083 0301 	eor.w	r3, r3, #1
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b00      	cmp	r3, #0
 8002210:	d007      	beq.n	8002222 <main+0x286>
		{
			ai_err = ai_cnn_model_get_error(cnn_model);
 8002212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002214:	4618      	mov	r0, r3
 8002216:	f007 f857 	bl	80092c8 <ai_cnn_model_get_error>
 800221a:	4603      	mov	r3, r0
 800221c:	63fb      	str	r3, [r7, #60]	; 0x3c
			Error_Handler();
 800221e:	f000 fe11 	bl	8002e44 <Error_Handler>
		}

		///////////

  		bool keyword_detected = false;
 8002222:	2300      	movs	r3, #0
 8002224:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3

  		ai_float *average_window_head = predictions;
 8002228:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800222c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  		for (uint32_t i = 0; i < NUM_PREDICTIONS; i ++) {
 8002230:	2300      	movs	r3, #0
 8002232:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002236:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800223a:	2b08      	cmp	r3, #8
 800223c:	f200 8166 	bhi.w	800250c <main+0x570>
  				qspi_read((uint8_t*)audio_buffer, WAVE_DATA_QSPI_ADDRESS + (i * RECORDING_WINDOW_LENGTH * FRAME_SHIFT * WAVE_DATA_WIDTH), RECORDING_WINDOW_SIZE);
 8002240:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002244:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8002248:	fb02 f303 	mul.w	r3, r2, r3
 800224c:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
 8002250:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8002254:	4619      	mov	r1, r3
 8002256:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800225a:	f000 fe01 	bl	8002e60 <_Z9qspi_readPhmm>
  				// move old data to the left
  				arm_copy_f32(&mfcc_out[RECORDING_WINDOW_LENGTH * NUM_MFCC_COEFFS], mfcc_out, (NUM_FRAMES - RECORDING_WINDOW_LENGTH) * NUM_MFCC_COEFFS);
 800225e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002262:	33c8      	adds	r3, #200	; 0xc8
 8002264:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8002268:	f8d7 10d4 	ldr.w	r1, [r7, #212]	; 0xd4
 800226c:	4618      	mov	r0, r3
 800226e:	f00a fa0b 	bl	800c688 <arm_copy_f32>
  				mfcc_head = mfcc_out + ((NUM_FRAMES-RECORDING_WINDOW_LENGTH) * NUM_MFCC_COEFFS);
 8002272:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002276:	f503 63dc 	add.w	r3, r3, #1760	; 0x6e0
 800227a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4

  				for (uint32_t j = 0; j < RECORDING_WINDOW_LENGTH; j ++) {
 800227e:	2300      	movs	r3, #0
 8002280:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002288:	2b04      	cmp	r3, #4
 800228a:	d81b      	bhi.n	80022c4 <main+0x328>
  					mfcc->mfcc_compute(audio_buffer + (j * FRAME_SHIFT), mfcc_head);
 800228c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002290:	4613      	mov	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	4413      	add	r3, r2
 8002296:	01db      	lsls	r3, r3, #7
 8002298:	461a      	mov	r2, r3
 800229a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800229e:	4413      	add	r3, r2
 80022a0:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 80022a4:	4619      	mov	r1, r3
 80022a6:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 80022aa:	f7ff f9f7 	bl	800169c <_ZN4MFCC12mfcc_computeEPKsPf>
  					mfcc_head += NUM_MFCC_COEFFS;
 80022ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022b2:	3328      	adds	r3, #40	; 0x28
 80022b4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  				for (uint32_t j = 0; j < RECORDING_WINDOW_LENGTH; j ++) {
 80022b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022bc:	3301      	adds	r3, #1
 80022be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80022c2:	e7df      	b.n	8002284 <main+0x2e8>
  				}

  				ai_float* nn_out = &predictions[i * NUM_OUTPUT_CLASSES];
 80022c4:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80022c8:	4613      	mov	r3, r2
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	4413      	add	r3, r2
 80022ce:	011b      	lsls	r3, r3, #4
 80022d0:	461a      	mov	r2, r3
 80022d2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80022d6:	4413      	add	r3, r2
 80022d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  				// Fill input buffer
				for (uint32_t i = 0; i < AI_CNN_MODEL_IN_1_SIZE; i++) {
 80022dc:	2300      	movs	r3, #0
 80022de:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80022e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80022e6:	f5b3 7ff5 	cmp.w	r3, #490	; 0x1ea
 80022ea:	d247      	bcs.n	800237c <main+0x3e0>
					uint32_t row_index = (uint32_t) (i / NUM_MFCC_COEFFS);
 80022ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80022f0:	4a21      	ldr	r2, [pc, #132]	; (8002378 <main+0x3dc>)
 80022f2:	fba2 2303 	umull	r2, r3, r2, r3
 80022f6:	08db      	lsrs	r3, r3, #3
 80022f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
					uint32_t col_index = i % NUM_MFCC_COEFFS;
 80022fc:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002300:	4b1d      	ldr	r3, [pc, #116]	; (8002378 <main+0x3dc>)
 8002302:	fba3 1302 	umull	r1, r3, r3, r2
 8002306:	08d9      	lsrs	r1, r3, #3
 8002308:	460b      	mov	r3, r1
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	440b      	add	r3, r1
 800230e:	005b      	lsls	r3, r3, #1
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

					((ai_float*)in_data)[i] = mfcc_out[row_index*NUM_MFCC_COEFFS+col_index];
 8002316:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800231a:	4613      	mov	r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	461a      	mov	r2, r3
 8002324:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002328:	4413      	add	r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8002330:	441a      	add	r2, r3
 8002332:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 800233c:	440b      	add	r3, r1
 800233e:	6812      	ldr	r2, [r2, #0]
 8002340:	601a      	str	r2, [r3, #0]
				for (uint32_t i = 0; i < AI_CNN_MODEL_IN_1_SIZE; i++) {
 8002342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002346:	3301      	adds	r3, #1
 8002348:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800234c:	e7c9      	b.n	80022e2 <main+0x346>
 800234e:	bf00      	nop
 8002350:	20000e40 	.word	0x20000e40
 8002354:	20000f10 	.word	0x20000f10
 8002358:	08010b3c 	.word	0x08010b3c
 800235c:	e000007c 	.word	0xe000007c
 8002360:	48000400 	.word	0x48000400
 8002364:	48001000 	.word	0x48001000
 8002368:	08010aa0 	.word	0x08010aa0
 800236c:	20000d28 	.word	0x20000d28
 8002370:	20000f78 	.word	0x20000f78
 8002374:	20000f7c 	.word	0x20000f7c
 8002378:	cccccccd 	.word	0xcccccccd
//				print("\n");
//				print_mfcc(((ai_float*)in_data));
//				print("\n");

				// forward MFCC matrix to the NN
				nbatch = ai_cnn_model_run(cnn_model, ai_input, ai_output);
 800237c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800237e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002382:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8002386:	4618      	mov	r0, r3
 8002388:	f007 f83c 	bl	8009404 <ai_cnn_model_run>
 800238c:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
				if (nbatch != 1) {
 8002390:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002394:	2b01      	cmp	r3, #1
 8002396:	d001      	beq.n	800239c <main+0x400>
					// could not run inference
					Error_Handler();
 8002398:	f000 fd54 	bl	8002e44 <Error_Handler>
				}

				// extract output data
				for (uint32_t i = 0; i < NUM_OUTPUT_CLASSES; i++) {
 800239c:	2300      	movs	r3, #0
 800239e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80023a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023a6:	2b0b      	cmp	r3, #11
 80023a8:	d813      	bhi.n	80023d2 <main+0x436>
					nn_out[i] = ((ai_float*)out_data)[i];
 80023aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80023b4:	441a      	add	r2, r3
 80023b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80023c0:	440b      	add	r3, r1
 80023c2:	6812      	ldr	r2, [r2, #0]
 80023c4:	601a      	str	r2, [r3, #0]
				for (uint32_t i = 0; i < NUM_OUTPUT_CLASSES; i++) {
 80023c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023ca:	3301      	adds	r3, #1
 80023cc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80023d0:	e7e7      	b.n	80023a2 <main+0x406>
				}

  				// get prediction for each recording window
  				if (DEBUG_MODE) {
 80023d2:	4ba2      	ldr	r3, [pc, #648]	; (800265c <main+0x6c0>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d01f      	beq.n	800241a <main+0x47e>
  					pred_index = get_top_class(nn_out);
 80023da:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 80023de:	f7ff fcc9 	bl	8001d74 <_Z13get_top_classPf>
 80023e2:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
  					sprintf(uart_buffer, "Prediction: \"%s\" score: %d\r\n", output_class[pred_index], (int)nn_out[pred_index]);
 80023e6:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80023ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	18d1      	adds	r1, r2, r3
 80023f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80023fc:	4413      	add	r3, r2
 80023fe:	edd3 7a00 	vldr	s15, [r3]
 8002402:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002406:	ee17 3a90 	vmov	r3, s15
 800240a:	460a      	mov	r2, r1
 800240c:	4994      	ldr	r1, [pc, #592]	; (8002660 <main+0x6c4>)
 800240e:	4895      	ldr	r0, [pc, #596]	; (8002664 <main+0x6c8>)
 8002410:	f00d ffc2 	bl	8010398 <siprintf>
  					print(uart_buffer);
 8002414:	4893      	ldr	r0, [pc, #588]	; (8002664 <main+0x6c8>)
 8002416:	f000 fce9 	bl	8002dec <print>
  				}

  				// increment average window pointer
  				if (i >= AVERAGE_WINDOW_LENGTH) {
 800241a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800241e:	2b02      	cmp	r3, #2
 8002420:	d904      	bls.n	800242c <main+0x490>
  					average_window_head += NUM_OUTPUT_CLASSES;
 8002422:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002426:	3330      	adds	r3, #48	; 0x30
 8002428:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  				}
  				average_predictions(average, average_window_head, AVERAGE_WINDOW_LENGTH, NUM_OUTPUT_CLASSES);
 800242c:	230c      	movs	r3, #12
 800242e:	2203      	movs	r2, #3
 8002430:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 8002434:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8002438:	f7ff fcd6 	bl	8001de8 <_Z19average_predictionsPfS_mm>
  				pred_index = get_top_class(average);
 800243c:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8002440:	f7ff fc98 	bl	8001d74 <_Z13get_top_classPf>
 8002444:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0

  				if (DEBUG_MODE) {
 8002448:	4b84      	ldr	r3, [pc, #528]	; (800265c <main+0x6c0>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d019      	beq.n	8002484 <main+0x4e8>
  					sprintf(uart_buffer, "Average: \"%s\" score: %d\r\n", output_class[pred_index], (int)average[pred_index]);
 8002450:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002454:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002458:	00db      	lsls	r3, r3, #3
 800245a:	18d1      	adds	r1, r2, r3
 800245c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8002466:	4413      	add	r3, r2
 8002468:	edd3 7a00 	vldr	s15, [r3]
 800246c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002470:	ee17 3a90 	vmov	r3, s15
 8002474:	460a      	mov	r2, r1
 8002476:	497c      	ldr	r1, [pc, #496]	; (8002668 <main+0x6cc>)
 8002478:	487a      	ldr	r0, [pc, #488]	; (8002664 <main+0x6c8>)
 800247a:	f00d ff8d 	bl	8010398 <siprintf>
  					print(uart_buffer);
 800247e:	4879      	ldr	r0, [pc, #484]	; (8002664 <main+0x6c8>)
 8002480:	f000 fcb4 	bl	8002dec <print>
  				}

  				if (pred_index != SILENCE_INDEX && pred_index != UNKNOWN_INDEX && average[pred_index] / 128.0 * 100 > DETECTION_THRESHOLD) {
 8002484:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d039      	beq.n	8002500 <main+0x564>
 800248c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002490:	2b01      	cmp	r3, #1
 8002492:	d035      	beq.n	8002500 <main+0x564>
 8002494:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800249e:	4413      	add	r3, r2
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fe f850 	bl	8000548 <__aeabi_f2d>
 80024a8:	f04f 0200 	mov.w	r2, #0
 80024ac:	4b6f      	ldr	r3, [pc, #444]	; (800266c <main+0x6d0>)
 80024ae:	f7fe f9cd 	bl	800084c <__aeabi_ddiv>
 80024b2:	4602      	mov	r2, r0
 80024b4:	460b      	mov	r3, r1
 80024b6:	4610      	mov	r0, r2
 80024b8:	4619      	mov	r1, r3
 80024ba:	f04f 0200 	mov.w	r2, #0
 80024be:	4b6c      	ldr	r3, [pc, #432]	; (8002670 <main+0x6d4>)
 80024c0:	f7fe f89a 	bl	80005f8 <__aeabi_dmul>
 80024c4:	4602      	mov	r2, r0
 80024c6:	460b      	mov	r3, r1
 80024c8:	4610      	mov	r0, r2
 80024ca:	4619      	mov	r1, r3
 80024cc:	f04f 0200 	mov.w	r2, #0
 80024d0:	4b68      	ldr	r3, [pc, #416]	; (8002674 <main+0x6d8>)
 80024d2:	f7fe fb21 	bl	8000b18 <__aeabi_dcmpgt>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d011      	beq.n	8002500 <main+0x564>
  					sprintf(uart_buffer, "Keyword Detected: \"%s\"\r\n", output_class[pred_index]);
 80024dc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80024e0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80024e4:	00db      	lsls	r3, r3, #3
 80024e6:	4413      	add	r3, r2
 80024e8:	461a      	mov	r2, r3
 80024ea:	4963      	ldr	r1, [pc, #396]	; (8002678 <main+0x6dc>)
 80024ec:	485d      	ldr	r0, [pc, #372]	; (8002664 <main+0x6c8>)
 80024ee:	f00d ff53 	bl	8010398 <siprintf>
  					print(uart_buffer);
 80024f2:	485c      	ldr	r0, [pc, #368]	; (8002664 <main+0x6c8>)
 80024f4:	f000 fc7a 	bl	8002dec <print>
  					keyword_detected = true;
 80024f8:	2301      	movs	r3, #1
 80024fa:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3
  					break;
 80024fe:	e005      	b.n	800250c <main+0x570>
  		for (uint32_t i = 0; i < NUM_PREDICTIONS; i ++) {
 8002500:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002504:	3301      	adds	r3, #1
 8002506:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800250a:	e694      	b.n	8002236 <main+0x29a>
  				}
  		}

  		if (!keyword_detected) {
 800250c:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 8002510:	f083 0301 	eor.w	r3, r3, #1
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d002      	beq.n	8002520 <main+0x584>
  			print("No keyword detected.");
 800251a:	4858      	ldr	r0, [pc, #352]	; (800267c <main+0x6e0>)
 800251c:	f000 fc66 	bl	8002dec <print>
  		}

  		mfcc->~MFCC();
 8002520:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8002524:	f7fe fe62 	bl	80011ec <_ZN4MFCCD1Ev>
  		delete mfcc;
 8002528:	f8d7 40c8 	ldr.w	r4, [r7, #200]	; 0xc8
 800252c:	2c00      	cmp	r4, #0
 800252e:	d006      	beq.n	800253e <main+0x5a2>
 8002530:	4620      	mov	r0, r4
 8002532:	f7fe fe5b 	bl	80011ec <_ZN4MFCCD1Ev>
 8002536:	2134      	movs	r1, #52	; 0x34
 8002538:	4620      	mov	r0, r4
 800253a:	f00b f91f 	bl	800d77c <_ZdlPvj>

  		// free allocated memory
  		delete [] mfcc_out;
 800253e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <main+0x5b2>
 8002546:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 800254a:	f00b f919 	bl	800d780 <_ZdaPv>
  		delete [] predictions;
 800254e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d003      	beq.n	800255e <main+0x5c2>
 8002556:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800255a:	f00b f911 	bl	800d780 <_ZdaPv>
  		delete [] average;
 800255e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002562:	2b00      	cmp	r3, #0
 8002564:	d003      	beq.n	800256e <main+0x5d2>
 8002566:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 800256a:	f00b f909 	bl	800d780 <_ZdaPv>
  		delete [] audio_buffer;
 800256e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002572:	2b00      	cmp	r3, #0
 8002574:	d003      	beq.n	800257e <main+0x5e2>
 8002576:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800257a:	f00b f901 	bl	800d780 <_ZdaPv>
  		delete [] activations;
 800257e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <main+0x5f2>
 8002586:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 800258a:	f00b f8f9 	bl	800d780 <_ZdaPv>
  		delete [] ai_input;
 800258e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <main+0x602>
 8002596:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 800259a:	f00b f8f1 	bl	800d780 <_ZdaPv>
  		delete [] ai_output;
 800259e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d003      	beq.n	80025ae <main+0x612>
 80025a6:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 80025aa:	f00b f8e9 	bl	800d780 <_ZdaPv>
  		delete [] in_data;
 80025ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <main+0x622>
 80025b6:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 80025ba:	f00b f8e1 	bl	800d780 <_ZdaPv>
  		delete [] out_data;
 80025be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <main+0x632>
 80025c6:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 80025ca:	f00b f8d9 	bl	800d780 <_ZdaPv>

		if(ai_cnn_model_destroy(cnn_model) != AI_HANDLE_NULL){
 80025ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025d0:	4618      	mov	r0, r3
 80025d2:	f006 fecf 	bl	8009374 <ai_cnn_model_destroy>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	bf14      	ite	ne
 80025dc:	2301      	movne	r3, #1
 80025de:	2300      	moveq	r3, #0
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <main+0x64e>
			Error_Handler();
 80025e6:	f000 fc2d 	bl	8002e44 <Error_Handler>
		};


  		main_state = SETUP;
 80025ea:	4b25      	ldr	r3, [pc, #148]	; (8002680 <main+0x6e4>)
 80025ec:	2201      	movs	r2, #1
 80025ee:	701a      	strb	r2, [r3, #0]
  		break;
 80025f0:	e032      	b.n	8002658 <main+0x6bc>
  	}
  	case AUDIO_TEST:
  	{
  		audio_player = new AudioPlayer(&hdac1);
 80025f2:	201c      	movs	r0, #28
 80025f4:	f00b f8c6 	bl	800d784 <_Znwj>
 80025f8:	4603      	mov	r3, r0
 80025fa:	461c      	mov	r4, r3
 80025fc:	4921      	ldr	r1, [pc, #132]	; (8002684 <main+0x6e8>)
 80025fe:	4620      	mov	r0, r4
 8002600:	f7ff fa06 	bl	8001a10 <_ZN11AudioPlayerC1EP17DAC_HandleTypeDef>
 8002604:	4b20      	ldr	r3, [pc, #128]	; (8002688 <main+0x6ec>)
 8002606:	601c      	str	r4, [r3, #0]
  		audio_player->play_audio(wave_data);
 8002608:	4b1f      	ldr	r3, [pc, #124]	; (8002688 <main+0x6ec>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a1f      	ldr	r2, [pc, #124]	; (800268c <main+0x6f0>)
 800260e:	6812      	ldr	r2, [r2, #0]
 8002610:	4611      	mov	r1, r2
 8002612:	4618      	mov	r0, r3
 8002614:	f7ff fa19 	bl	8001a4a <_ZN11AudioPlayer10play_audioEP8WaveData>

  //		audio_recorder->print_data(wave_data);
  		main_state = NN;
 8002618:	4b19      	ldr	r3, [pc, #100]	; (8002680 <main+0x6e4>)
 800261a:	2203      	movs	r2, #3
 800261c:	701a      	strb	r2, [r3, #0]
  //		main_state = SETUP;
  		audio_player->~AudioPlayer();
 800261e:	4b1a      	ldr	r3, [pc, #104]	; (8002688 <main+0x6ec>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff fa06 	bl	8001a34 <_ZN11AudioPlayerD1Ev>
  		delete audio_player;
 8002628:	4b17      	ldr	r3, [pc, #92]	; (8002688 <main+0x6ec>)
 800262a:	681c      	ldr	r4, [r3, #0]
 800262c:	2c00      	cmp	r4, #0
 800262e:	d010      	beq.n	8002652 <main+0x6b6>
 8002630:	4620      	mov	r0, r4
 8002632:	f7ff f9ff 	bl	8001a34 <_ZN11AudioPlayerD1Ev>
 8002636:	211c      	movs	r1, #28
 8002638:	4620      	mov	r0, r4
 800263a:	f00b f89f 	bl	800d77c <_ZdlPvj>
  		break;
 800263e:	e008      	b.n	8002652 <main+0x6b6>
  	}
  	case READY:
  	{
  		if (LOW_POWER_MODE)
 8002640:	4b13      	ldr	r3, [pc, #76]	; (8002690 <main+0x6f4>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d006      	beq.n	8002656 <main+0x6ba>
  			enter_sleep_mode();
 8002648:	f7ff fc90 	bl	8001f6c <_Z16enter_sleep_modev>
  		break;
 800264c:	e003      	b.n	8002656 <main+0x6ba>
  		break;
 800264e:	bf00      	nop
 8002650:	e4cb      	b.n	8001fea <main+0x4e>
  		break;
 8002652:	bf00      	nop
 8002654:	e4c9      	b.n	8001fea <main+0x4e>
  		break;
 8002656:	bf00      	nop
  	}
  	}
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8002658:	e4c7      	b.n	8001fea <main+0x4e>
 800265a:	bf00      	nop
 800265c:	20000005 	.word	0x20000005
 8002660:	08010acc 	.word	0x08010acc
 8002664:	20000f14 	.word	0x20000f14
 8002668:	08010aec 	.word	0x08010aec
 800266c:	40600000 	.word	0x40600000
 8002670:	40590000 	.word	0x40590000
 8002674:	40418000 	.word	0x40418000
 8002678:	08010b08 	.word	0x08010b08
 800267c:	08010b24 	.word	0x08010b24
 8002680:	20000f10 	.word	0x20000f10
 8002684:	20000ccc 	.word	0x20000ccc
 8002688:	20000f80 	.word	0x20000f80
 800268c:	20000f7c 	.word	0x20000f7c
 8002690:	20000004 	.word	0x20000004

08002694 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b096      	sub	sp, #88	; 0x58
 8002698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800269a:	f107 0314 	add.w	r3, r7, #20
 800269e:	2244      	movs	r2, #68	; 0x44
 80026a0:	2100      	movs	r1, #0
 80026a2:	4618      	mov	r0, r3
 80026a4:	f00d fd62 	bl	801016c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026a8:	463b      	mov	r3, r7
 80026aa:	2200      	movs	r2, #0
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	605a      	str	r2, [r3, #4]
 80026b0:	609a      	str	r2, [r3, #8]
 80026b2:	60da      	str	r2, [r3, #12]
 80026b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80026b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80026ba:	f003 fa35 	bl	8005b28 <HAL_PWREx_ControlVoltageScaling>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	bf14      	ite	ne
 80026c4:	2301      	movne	r3, #1
 80026c6:	2300      	moveq	r3, #0
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 80026ce:	f000 fbb9 	bl	8002e44 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80026d2:	2310      	movs	r3, #16
 80026d4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80026d6:	2301      	movs	r3, #1
 80026d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80026da:	2300      	movs	r3, #0
 80026dc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80026de:	2360      	movs	r3, #96	; 0x60
 80026e0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026e2:	2302      	movs	r3, #2
 80026e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80026e6:	2301      	movs	r3, #1
 80026e8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80026ea:	2301      	movs	r3, #1
 80026ec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80026ee:	2328      	movs	r3, #40	; 0x28
 80026f0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80026f2:	2307      	movs	r3, #7
 80026f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80026f6:	2302      	movs	r3, #2
 80026f8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80026fa:	2302      	movs	r3, #2
 80026fc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026fe:	f107 0314 	add.w	r3, r7, #20
 8002702:	4618      	mov	r0, r3
 8002704:	f003 ff8e 	bl	8006624 <HAL_RCC_OscConfig>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	bf14      	ite	ne
 800270e:	2301      	movne	r3, #1
 8002710:	2300      	moveq	r3, #0
 8002712:	b2db      	uxtb	r3, r3
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <_Z18SystemClock_Configv+0x88>
  {
    Error_Handler();
 8002718:	f000 fb94 	bl	8002e44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800271c:	230f      	movs	r3, #15
 800271e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002720:	2303      	movs	r3, #3
 8002722:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002724:	2300      	movs	r3, #0
 8002726:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002728:	2300      	movs	r3, #0
 800272a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800272c:	2300      	movs	r3, #0
 800272e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002730:	463b      	mov	r3, r7
 8002732:	2104      	movs	r1, #4
 8002734:	4618      	mov	r0, r3
 8002736:	f004 fb5b 	bl	8006df0 <HAL_RCC_ClockConfig>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	bf14      	ite	ne
 8002740:	2301      	movne	r3, #1
 8002742:	2300      	moveq	r3, #0
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 800274a:	f000 fb7b 	bl	8002e44 <Error_Handler>
  }
}
 800274e:	bf00      	nop
 8002750:	3758      	adds	r7, #88	; 0x58
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
	...

08002758 <_ZL11MX_CRC_Initv>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800275c:	4b10      	ldr	r3, [pc, #64]	; (80027a0 <_ZL11MX_CRC_Initv+0x48>)
 800275e:	4a11      	ldr	r2, [pc, #68]	; (80027a4 <_ZL11MX_CRC_Initv+0x4c>)
 8002760:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8002762:	4b0f      	ldr	r3, [pc, #60]	; (80027a0 <_ZL11MX_CRC_Initv+0x48>)
 8002764:	2200      	movs	r2, #0
 8002766:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8002768:	4b0d      	ldr	r3, [pc, #52]	; (80027a0 <_ZL11MX_CRC_Initv+0x48>)
 800276a:	2200      	movs	r2, #0
 800276c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800276e:	4b0c      	ldr	r3, [pc, #48]	; (80027a0 <_ZL11MX_CRC_Initv+0x48>)
 8002770:	2200      	movs	r2, #0
 8002772:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8002774:	4b0a      	ldr	r3, [pc, #40]	; (80027a0 <_ZL11MX_CRC_Initv+0x48>)
 8002776:	2200      	movs	r2, #0
 8002778:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800277a:	4b09      	ldr	r3, [pc, #36]	; (80027a0 <_ZL11MX_CRC_Initv+0x48>)
 800277c:	2201      	movs	r2, #1
 800277e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002780:	4807      	ldr	r0, [pc, #28]	; (80027a0 <_ZL11MX_CRC_Initv+0x48>)
 8002782:	f001 fd15 	bl	80041b0 <HAL_CRC_Init>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	bf14      	ite	ne
 800278c:	2301      	movne	r3, #1
 800278e:	2300      	moveq	r3, #0
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <_ZL11MX_CRC_Initv+0x42>
  {
    Error_Handler();
 8002796:	f000 fb55 	bl	8002e44 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800279a:	bf00      	nop
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20000ca8 	.word	0x20000ca8
 80027a4:	40023000 	.word	0x40023000

080027a8 <_ZL12MX_DAC1_Initv>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b08a      	sub	sp, #40	; 0x28
 80027ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80027ae:	1d3b      	adds	r3, r7, #4
 80027b0:	2224      	movs	r2, #36	; 0x24
 80027b2:	2100      	movs	r1, #0
 80027b4:	4618      	mov	r0, r3
 80027b6:	f00d fcd9 	bl	801016c <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80027ba:	4b17      	ldr	r3, [pc, #92]	; (8002818 <_ZL12MX_DAC1_Initv+0x70>)
 80027bc:	4a17      	ldr	r2, [pc, #92]	; (800281c <_ZL12MX_DAC1_Initv+0x74>)
 80027be:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80027c0:	4815      	ldr	r0, [pc, #84]	; (8002818 <_ZL12MX_DAC1_Initv+0x70>)
 80027c2:	f001 fddf 	bl	8004384 <HAL_DAC_Init>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	bf14      	ite	ne
 80027cc:	2301      	movne	r3, #1
 80027ce:	2300      	moveq	r3, #0
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <_ZL12MX_DAC1_Initv+0x32>
  {
    Error_Handler();
 80027d6:	f000 fb35 	bl	8002e44 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80027da:	2300      	movs	r3, #0
 80027dc:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80027de:	2324      	movs	r3, #36	; 0x24
 80027e0:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80027e2:	2300      	movs	r3, #0
 80027e4:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80027e6:	2300      	movs	r3, #0
 80027e8:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80027ea:	2300      	movs	r3, #0
 80027ec:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80027ee:	1d3b      	adds	r3, r7, #4
 80027f0:	2200      	movs	r2, #0
 80027f2:	4619      	mov	r1, r3
 80027f4:	4808      	ldr	r0, [pc, #32]	; (8002818 <_ZL12MX_DAC1_Initv+0x70>)
 80027f6:	f001 ff02 	bl	80045fe <HAL_DAC_ConfigChannel>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	bf14      	ite	ne
 8002800:	2301      	movne	r3, #1
 8002802:	2300      	moveq	r3, #0
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <_ZL12MX_DAC1_Initv+0x66>
  {
    Error_Handler();
 800280a:	f000 fb1b 	bl	8002e44 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800280e:	bf00      	nop
 8002810:	3728      	adds	r7, #40	; 0x28
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20000ccc 	.word	0x20000ccc
 800281c:	40007400 	.word	0x40007400

08002820 <_ZL14MX_DFSDM1_Initv>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8002824:	4b33      	ldr	r3, [pc, #204]	; (80028f4 <_ZL14MX_DFSDM1_Initv+0xd4>)
 8002826:	4a34      	ldr	r2, [pc, #208]	; (80028f8 <_ZL14MX_DFSDM1_Initv+0xd8>)
 8002828:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 800282a:	4b32      	ldr	r3, [pc, #200]	; (80028f4 <_ZL14MX_DFSDM1_Initv+0xd4>)
 800282c:	2200      	movs	r2, #0
 800282e:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8002830:	4b30      	ldr	r3, [pc, #192]	; (80028f4 <_ZL14MX_DFSDM1_Initv+0xd4>)
 8002832:	2201      	movs	r2, #1
 8002834:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8002836:	4b2f      	ldr	r3, [pc, #188]	; (80028f4 <_ZL14MX_DFSDM1_Initv+0xd4>)
 8002838:	2201      	movs	r2, #1
 800283a:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 800283c:	4b2d      	ldr	r3, [pc, #180]	; (80028f4 <_ZL14MX_DFSDM1_Initv+0xd4>)
 800283e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002842:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 200;
 8002844:	4b2b      	ldr	r3, [pc, #172]	; (80028f4 <_ZL14MX_DFSDM1_Initv+0xd4>)
 8002846:	22c8      	movs	r2, #200	; 0xc8
 8002848:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 800284a:	4b2a      	ldr	r3, [pc, #168]	; (80028f4 <_ZL14MX_DFSDM1_Initv+0xd4>)
 800284c:	2201      	movs	r2, #1
 800284e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8002850:	4828      	ldr	r0, [pc, #160]	; (80028f4 <_ZL14MX_DFSDM1_Initv+0xd4>)
 8002852:	f002 f939 	bl	8004ac8 <HAL_DFSDM_FilterInit>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	bf14      	ite	ne
 800285c:	2301      	movne	r3, #1
 800285e:	2300      	moveq	r3, #0
 8002860:	b2db      	uxtb	r3, r3
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <_ZL14MX_DFSDM1_Initv+0x4a>
  {
    Error_Handler();
 8002866:	f000 faed 	bl	8002e44 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 800286a:	4b24      	ldr	r3, [pc, #144]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 800286c:	4a24      	ldr	r2, [pc, #144]	; (8002900 <_ZL14MX_DFSDM1_Initv+0xe0>)
 800286e:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8002870:	4b22      	ldr	r3, [pc, #136]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 8002872:	2201      	movs	r2, #1
 8002874:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8002876:	4b21      	ldr	r3, [pc, #132]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 8002878:	2200      	movs	r2, #0
 800287a:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 25;
 800287c:	4b1f      	ldr	r3, [pc, #124]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 800287e:	2219      	movs	r2, #25
 8002880:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8002882:	4b1e      	ldr	r3, [pc, #120]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 8002884:	2200      	movs	r2, #0
 8002886:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8002888:	4b1c      	ldr	r3, [pc, #112]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 800288a:	2200      	movs	r2, #0
 800288c:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 800288e:	4b1b      	ldr	r3, [pc, #108]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 8002890:	2200      	movs	r2, #0
 8002892:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8002894:	4b19      	ldr	r3, [pc, #100]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 8002896:	2200      	movs	r2, #0
 8002898:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800289a:	4b18      	ldr	r3, [pc, #96]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 800289c:	2204      	movs	r2, #4
 800289e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80028a0:	4b16      	ldr	r3, [pc, #88]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 80028a6:	4b15      	ldr	r3, [pc, #84]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 80028a8:	2201      	movs	r2, #1
 80028aa:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 80028ac:	4b13      	ldr	r3, [pc, #76]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 80028b2:	4b12      	ldr	r3, [pc, #72]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80028b8:	4810      	ldr	r0, [pc, #64]	; (80028fc <_ZL14MX_DFSDM1_Initv+0xdc>)
 80028ba:	f002 f845 	bl	8004948 <HAL_DFSDM_ChannelInit>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	bf14      	ite	ne
 80028c4:	2301      	movne	r3, #1
 80028c6:	2300      	moveq	r3, #0
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <_ZL14MX_DFSDM1_Initv+0xb2>
  {
    Error_Handler();
 80028ce:	f000 fab9 	bl	8002e44 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 80028d2:	2201      	movs	r2, #1
 80028d4:	490b      	ldr	r1, [pc, #44]	; (8002904 <_ZL14MX_DFSDM1_Initv+0xe4>)
 80028d6:	4807      	ldr	r0, [pc, #28]	; (80028f4 <_ZL14MX_DFSDM1_Initv+0xd4>)
 80028d8:	f002 f9d0 	bl	8004c7c <HAL_DFSDM_FilterConfigRegChannel>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	bf14      	ite	ne
 80028e2:	2301      	movne	r3, #1
 80028e4:	2300      	moveq	r3, #0
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <_ZL14MX_DFSDM1_Initv+0xd0>
  {
    Error_Handler();
 80028ec:	f000 faaa 	bl	8002e44 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80028f0:	bf00      	nop
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20000d28 	.word	0x20000d28
 80028f8:	40016100 	.word	0x40016100
 80028fc:	20000d7c 	.word	0x20000d7c
 8002900:	40016040 	.word	0x40016040
 8002904:	00020004 	.word	0x00020004

08002908 <_ZL15MX_QUADSPI_Initv>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800290c:	4b11      	ldr	r3, [pc, #68]	; (8002954 <_ZL15MX_QUADSPI_Initv+0x4c>)
 800290e:	4a12      	ldr	r2, [pc, #72]	; (8002958 <_ZL15MX_QUADSPI_Initv+0x50>)
 8002910:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8002912:	4b10      	ldr	r3, [pc, #64]	; (8002954 <_ZL15MX_QUADSPI_Initv+0x4c>)
 8002914:	22ff      	movs	r2, #255	; 0xff
 8002916:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8002918:	4b0e      	ldr	r3, [pc, #56]	; (8002954 <_ZL15MX_QUADSPI_Initv+0x4c>)
 800291a:	2201      	movs	r2, #1
 800291c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800291e:	4b0d      	ldr	r3, [pc, #52]	; (8002954 <_ZL15MX_QUADSPI_Initv+0x4c>)
 8002920:	2200      	movs	r2, #0
 8002922:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8002924:	4b0b      	ldr	r3, [pc, #44]	; (8002954 <_ZL15MX_QUADSPI_Initv+0x4c>)
 8002926:	2201      	movs	r2, #1
 8002928:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800292a:	4b0a      	ldr	r3, [pc, #40]	; (8002954 <_ZL15MX_QUADSPI_Initv+0x4c>)
 800292c:	2200      	movs	r2, #0
 800292e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8002930:	4b08      	ldr	r3, [pc, #32]	; (8002954 <_ZL15MX_QUADSPI_Initv+0x4c>)
 8002932:	2200      	movs	r2, #0
 8002934:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8002936:	4807      	ldr	r0, [pc, #28]	; (8002954 <_ZL15MX_QUADSPI_Initv+0x4c>)
 8002938:	f003 f994 	bl	8005c64 <HAL_QSPI_Init>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	bf14      	ite	ne
 8002942:	2301      	movne	r3, #1
 8002944:	2300      	moveq	r3, #0
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <_ZL15MX_QUADSPI_Initv+0x48>
  {
    Error_Handler();
 800294c:	f000 fa7a 	bl	8002e44 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8002950:	bf00      	nop
 8002952:	bd80      	pop	{r7, pc}
 8002954:	20000dfc 	.word	0x20000dfc
 8002958:	a0001000 	.word	0xa0001000

0800295c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b088      	sub	sp, #32
 8002960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002962:	f107 0310 	add.w	r3, r7, #16
 8002966:	2200      	movs	r2, #0
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	605a      	str	r2, [r3, #4]
 800296c:	609a      	str	r2, [r3, #8]
 800296e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002970:	1d3b      	adds	r3, r7, #4
 8002972:	2200      	movs	r2, #0
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	605a      	str	r2, [r3, #4]
 8002978:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800297a:	4b25      	ldr	r3, [pc, #148]	; (8002a10 <_ZL12MX_TIM2_Initv+0xb4>)
 800297c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002980:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002982:	4b23      	ldr	r3, [pc, #140]	; (8002a10 <_ZL12MX_TIM2_Initv+0xb4>)
 8002984:	2200      	movs	r2, #0
 8002986:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002988:	4b21      	ldr	r3, [pc, #132]	; (8002a10 <_ZL12MX_TIM2_Initv+0xb4>)
 800298a:	2200      	movs	r2, #0
 800298c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 800298e:	4b20      	ldr	r3, [pc, #128]	; (8002a10 <_ZL12MX_TIM2_Initv+0xb4>)
 8002990:	f241 3288 	movw	r2, #5000	; 0x1388
 8002994:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002996:	4b1e      	ldr	r3, [pc, #120]	; (8002a10 <_ZL12MX_TIM2_Initv+0xb4>)
 8002998:	2200      	movs	r2, #0
 800299a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800299c:	4b1c      	ldr	r3, [pc, #112]	; (8002a10 <_ZL12MX_TIM2_Initv+0xb4>)
 800299e:	2200      	movs	r2, #0
 80029a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80029a2:	481b      	ldr	r0, [pc, #108]	; (8002a10 <_ZL12MX_TIM2_Initv+0xb4>)
 80029a4:	f005 f918 	bl	8007bd8 <HAL_TIM_Base_Init>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	bf14      	ite	ne
 80029ae:	2301      	movne	r3, #1
 80029b0:	2300      	moveq	r3, #0
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 80029b8:	f000 fa44 	bl	8002e44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029c0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80029c2:	f107 0310 	add.w	r3, r7, #16
 80029c6:	4619      	mov	r1, r3
 80029c8:	4811      	ldr	r0, [pc, #68]	; (8002a10 <_ZL12MX_TIM2_Initv+0xb4>)
 80029ca:	f005 faec 	bl	8007fa6 <HAL_TIM_ConfigClockSource>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	bf14      	ite	ne
 80029d4:	2301      	movne	r3, #1
 80029d6:	2300      	moveq	r3, #0
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <_ZL12MX_TIM2_Initv+0x86>
  {
    Error_Handler();
 80029de:	f000 fa31 	bl	8002e44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80029e2:	2320      	movs	r3, #32
 80029e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029e6:	2300      	movs	r3, #0
 80029e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80029ea:	1d3b      	adds	r3, r7, #4
 80029ec:	4619      	mov	r1, r3
 80029ee:	4808      	ldr	r0, [pc, #32]	; (8002a10 <_ZL12MX_TIM2_Initv+0xb4>)
 80029f0:	f005 fcfe 	bl	80083f0 <HAL_TIMEx_MasterConfigSynchronization>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	bf14      	ite	ne
 80029fa:	2301      	movne	r3, #1
 80029fc:	2300      	moveq	r3, #0
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <_ZL12MX_TIM2_Initv+0xac>
  {
    Error_Handler();
 8002a04:	f000 fa1e 	bl	8002e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002a08:	bf00      	nop
 8002a0a:	3720      	adds	r7, #32
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20000e40 	.word	0x20000e40

08002a14 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a18:	4b16      	ldr	r3, [pc, #88]	; (8002a74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002a1a:	4a17      	ldr	r2, [pc, #92]	; (8002a78 <_ZL19MX_USART1_UART_Initv+0x64>)
 8002a1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002a1e:	4b15      	ldr	r3, [pc, #84]	; (8002a74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002a20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a26:	4b13      	ldr	r3, [pc, #76]	; (8002a74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a2c:	4b11      	ldr	r3, [pc, #68]	; (8002a74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a32:	4b10      	ldr	r3, [pc, #64]	; (8002a74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a38:	4b0e      	ldr	r3, [pc, #56]	; (8002a74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002a3a:	220c      	movs	r2, #12
 8002a3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a3e:	4b0d      	ldr	r3, [pc, #52]	; (8002a74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a44:	4b0b      	ldr	r3, [pc, #44]	; (8002a74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a4a:	4b0a      	ldr	r3, [pc, #40]	; (8002a74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a50:	4b08      	ldr	r3, [pc, #32]	; (8002a74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a56:	4807      	ldr	r0, [pc, #28]	; (8002a74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002a58:	f005 fd70 	bl	800853c <HAL_UART_Init>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	bf14      	ite	ne
 8002a62:	2301      	movne	r3, #1
 8002a64:	2300      	moveq	r3, #0
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <_ZL19MX_USART1_UART_Initv+0x5c>
  {
    Error_Handler();
 8002a6c:	f000 f9ea 	bl	8002e44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a70:	bf00      	nop
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	20000e8c 	.word	0x20000e8c
 8002a78:	40013800 	.word	0x40013800

08002a7c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a82:	4b10      	ldr	r3, [pc, #64]	; (8002ac4 <_ZL11MX_DMA_Initv+0x48>)
 8002a84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a86:	4a0f      	ldr	r2, [pc, #60]	; (8002ac4 <_ZL11MX_DMA_Initv+0x48>)
 8002a88:	f043 0301 	orr.w	r3, r3, #1
 8002a8c:	6493      	str	r3, [r2, #72]	; 0x48
 8002a8e:	4b0d      	ldr	r3, [pc, #52]	; (8002ac4 <_ZL11MX_DMA_Initv+0x48>)
 8002a90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	607b      	str	r3, [r7, #4]
 8002a98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	200d      	movs	r0, #13
 8002aa0:	f001 fb5c 	bl	800415c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002aa4:	200d      	movs	r0, #13
 8002aa6:	f001 fb75 	bl	8004194 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2100      	movs	r1, #0
 8002aae:	200e      	movs	r0, #14
 8002ab0:	f001 fb54 	bl	800415c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002ab4:	200e      	movs	r0, #14
 8002ab6:	f001 fb6d 	bl	8004194 <HAL_NVIC_EnableIRQ>

}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40021000 	.word	0x40021000

08002ac8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b08a      	sub	sp, #40	; 0x28
 8002acc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ace:	f107 0314 	add.w	r3, r7, #20
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	605a      	str	r2, [r3, #4]
 8002ad8:	609a      	str	r2, [r3, #8]
 8002ada:	60da      	str	r2, [r3, #12]
 8002adc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ade:	4b39      	ldr	r3, [pc, #228]	; (8002bc4 <_ZL12MX_GPIO_Initv+0xfc>)
 8002ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ae2:	4a38      	ldr	r2, [pc, #224]	; (8002bc4 <_ZL12MX_GPIO_Initv+0xfc>)
 8002ae4:	f043 0310 	orr.w	r3, r3, #16
 8002ae8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002aea:	4b36      	ldr	r3, [pc, #216]	; (8002bc4 <_ZL12MX_GPIO_Initv+0xfc>)
 8002aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aee:	f003 0310 	and.w	r3, r3, #16
 8002af2:	613b      	str	r3, [r7, #16]
 8002af4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002af6:	4b33      	ldr	r3, [pc, #204]	; (8002bc4 <_ZL12MX_GPIO_Initv+0xfc>)
 8002af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002afa:	4a32      	ldr	r2, [pc, #200]	; (8002bc4 <_ZL12MX_GPIO_Initv+0xfc>)
 8002afc:	f043 0304 	orr.w	r3, r3, #4
 8002b00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b02:	4b30      	ldr	r3, [pc, #192]	; (8002bc4 <_ZL12MX_GPIO_Initv+0xfc>)
 8002b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b06:	f003 0304 	and.w	r3, r3, #4
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b0e:	4b2d      	ldr	r3, [pc, #180]	; (8002bc4 <_ZL12MX_GPIO_Initv+0xfc>)
 8002b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b12:	4a2c      	ldr	r2, [pc, #176]	; (8002bc4 <_ZL12MX_GPIO_Initv+0xfc>)
 8002b14:	f043 0301 	orr.w	r3, r3, #1
 8002b18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b1a:	4b2a      	ldr	r3, [pc, #168]	; (8002bc4 <_ZL12MX_GPIO_Initv+0xfc>)
 8002b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	60bb      	str	r3, [r7, #8]
 8002b24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b26:	4b27      	ldr	r3, [pc, #156]	; (8002bc4 <_ZL12MX_GPIO_Initv+0xfc>)
 8002b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b2a:	4a26      	ldr	r2, [pc, #152]	; (8002bc4 <_ZL12MX_GPIO_Initv+0xfc>)
 8002b2c:	f043 0302 	orr.w	r3, r3, #2
 8002b30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b32:	4b24      	ldr	r3, [pc, #144]	; (8002bc4 <_ZL12MX_GPIO_Initv+0xfc>)
 8002b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	607b      	str	r3, [r7, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8002b3e:	2200      	movs	r2, #0
 8002b40:	2108      	movs	r1, #8
 8002b42:	4821      	ldr	r0, [pc, #132]	; (8002bc8 <_ZL12MX_GPIO_Initv+0x100>)
 8002b44:	f002 ff7e 	bl	8005a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b4e:	481f      	ldr	r0, [pc, #124]	; (8002bcc <_ZL12MX_GPIO_Initv+0x104>)
 8002b50:	f002 ff78 	bl	8005a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RED_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 8002b54:	2308      	movs	r3, #8
 8002b56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b60:	2300      	movs	r3, #0
 8002b62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 8002b64:	f107 0314 	add.w	r3, r7, #20
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4817      	ldr	r0, [pc, #92]	; (8002bc8 <_ZL12MX_GPIO_Initv+0x100>)
 8002b6c:	f002 fccc 	bl	8005508 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8002b70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b76:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002b7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002b80:	f107 0314 	add.w	r3, r7, #20
 8002b84:	4619      	mov	r1, r3
 8002b86:	4812      	ldr	r0, [pc, #72]	; (8002bd0 <_ZL12MX_GPIO_Initv+0x108>)
 8002b88:	f002 fcbe 	bl	8005508 <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 8002b8c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002b90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b92:	2301      	movs	r3, #1
 8002b94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b96:	2300      	movs	r3, #0
 8002b98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 8002b9e:	f107 0314 	add.w	r3, r7, #20
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	4809      	ldr	r0, [pc, #36]	; (8002bcc <_ZL12MX_GPIO_Initv+0x104>)
 8002ba6:	f002 fcaf 	bl	8005508 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002baa:	2200      	movs	r2, #0
 8002bac:	2100      	movs	r1, #0
 8002bae:	2028      	movs	r0, #40	; 0x28
 8002bb0:	f001 fad4 	bl	800415c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002bb4:	2028      	movs	r0, #40	; 0x28
 8002bb6:	f001 faed 	bl	8004194 <HAL_NVIC_EnableIRQ>

}
 8002bba:	bf00      	nop
 8002bbc:	3728      	adds	r7, #40	; 0x28
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	48001000 	.word	0x48001000
 8002bcc:	48000400 	.word	0x48000400
 8002bd0:	48000800 	.word	0x48000800

08002bd4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
// callback function of GPIO interrupts
void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	4603      	mov	r3, r0
 8002bdc:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin) {
 8002bde:	88fb      	ldrh	r3, [r7, #6]
 8002be0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002be4:	d11f      	bne.n	8002c26 <HAL_GPIO_EXTI_Callback+0x52>
	case BUTTON_Pin:
		switch(main_state) {
 8002be6:	4b13      	ldr	r3, [pc, #76]	; (8002c34 <HAL_GPIO_EXTI_Callback+0x60>)
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	2b05      	cmp	r3, #5
 8002bee:	d819      	bhi.n	8002c24 <HAL_GPIO_EXTI_Callback+0x50>
 8002bf0:	a201      	add	r2, pc, #4	; (adr r2, 8002bf8 <HAL_GPIO_EXTI_Callback+0x24>)
 8002bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bf6:	bf00      	nop
 8002bf8:	08002c11 	.word	0x08002c11
 8002bfc:	08002c23 	.word	0x08002c23
 8002c00:	08002c19 	.word	0x08002c19
 8002c04:	08002c23 	.word	0x08002c23
 8002c08:	08002c23 	.word	0x08002c23
 8002c0c:	08002c23 	.word	0x08002c23
		case READY:
			main_state = RECORDING;
 8002c10:	4b08      	ldr	r3, [pc, #32]	; (8002c34 <HAL_GPIO_EXTI_Callback+0x60>)
 8002c12:	2202      	movs	r2, #2
 8002c14:	701a      	strb	r2, [r3, #0]
			break;
 8002c16:	e005      	b.n	8002c24 <HAL_GPIO_EXTI_Callback+0x50>
		case RECORDING:
//			dfsdm_stop_flag = 1;
			audio_recorder->dfsdm_stop_flag = 1;
 8002c18:	4b07      	ldr	r3, [pc, #28]	; (8002c38 <HAL_GPIO_EXTI_Callback+0x64>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	731a      	strb	r2, [r3, #12]
			break;
 8002c20:	e000      	b.n	8002c24 <HAL_GPIO_EXTI_Callback+0x50>
		case SETUP:
		case MFCC_TEST:
		case AUDIO_TEST:
		case NN:
			break;
 8002c22:	bf00      	nop
		}
		break;
 8002c24:	bf00      	nop
	}
}
 8002c26:	bf00      	nop
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	20000f10 	.word	0x20000f10
 8002c38:	20000f78 	.word	0x20000f78

08002c3c <HAL_DAC_ConvHalfCpltCallbackCh1>:

// DAC Circular DMA callback functions
void HAL_DAC_ConvHalfCpltCallbackCh1 (DAC_HandleTypeDef * hdac) {
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
	if (hdac->Instance == DAC1) {
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a17      	ldr	r2, [pc, #92]	; (8002ca8 <HAL_DAC_ConvHalfCpltCallbackCh1+0x6c>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d128      	bne.n	8002ca0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x64>
		audio_player->played_samples += PLAY_HALF_BUFFER_LENGTH;
 8002c4e:	4b17      	ldr	r3, [pc, #92]	; (8002cac <HAL_DAC_ConvHalfCpltCallbackCh1+0x70>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	695a      	ldr	r2, [r3, #20]
 8002c54:	4b15      	ldr	r3, [pc, #84]	; (8002cac <HAL_DAC_ConvHalfCpltCallbackCh1+0x70>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f502 627a 	add.w	r2, r2, #4000	; 0xfa0
 8002c5c:	615a      	str	r2, [r3, #20]
		if (audio_player->played_samples >= MAX_RECORD_LENGTH) {
 8002c5e:	4b13      	ldr	r3, [pc, #76]	; (8002cac <HAL_DAC_ConvHalfCpltCallbackCh1+0x70>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	695b      	ldr	r3, [r3, #20]
 8002c64:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8002c68:	d312      	bcc.n	8002c90 <HAL_DAC_ConvHalfCpltCallbackCh1+0x54>
			if (HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_1) == HAL_ERROR) {
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f001 fc77 	bl	8004560 <HAL_DAC_Stop_DMA>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	bf0c      	ite	eq
 8002c78:	2301      	moveq	r3, #1
 8002c7a:	2300      	movne	r3, #0
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <HAL_DAC_ConvHalfCpltCallbackCh1+0x4a>
				Error_Handler();
 8002c82:	f000 f8df 	bl	8002e44 <Error_Handler>
			}
			audio_player->dac_stop_flag = 1;
 8002c86:	4b09      	ldr	r3, [pc, #36]	; (8002cac <HAL_DAC_ConvHalfCpltCallbackCh1+0x70>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	731a      	strb	r2, [r3, #12]
		}
		else {
			audio_player->update_dac_buffer(0, PLAY_HALF_BUFFER_LENGTH);
		}
	}
}
 8002c8e:	e007      	b.n	8002ca0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x64>
			audio_player->update_dac_buffer(0, PLAY_HALF_BUFFER_LENGTH);
 8002c90:	4b06      	ldr	r3, [pc, #24]	; (8002cac <HAL_DAC_ConvHalfCpltCallbackCh1+0x70>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002c98:	2100      	movs	r1, #0
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7fe ff2c 	bl	8001af8 <_ZN11AudioPlayer17update_dac_bufferEmm>
}
 8002ca0:	bf00      	nop
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	40007400 	.word	0x40007400
 8002cac:	20000f80 	.word	0x20000f80

08002cb0 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1 (DAC_HandleTypeDef * hdac) {
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
	audio_player->played_samples += PLAY_HALF_BUFFER_LENGTH;
 8002cb8:	4b19      	ldr	r3, [pc, #100]	; (8002d20 <HAL_DAC_ConvCpltCallbackCh1+0x70>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	695a      	ldr	r2, [r3, #20]
 8002cbe:	4b18      	ldr	r3, [pc, #96]	; (8002d20 <HAL_DAC_ConvCpltCallbackCh1+0x70>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f502 627a 	add.w	r2, r2, #4000	; 0xfa0
 8002cc6:	615a      	str	r2, [r3, #20]
	if (hdac->Instance == DAC1) {
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a15      	ldr	r2, [pc, #84]	; (8002d24 <HAL_DAC_ConvCpltCallbackCh1+0x74>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d121      	bne.n	8002d16 <HAL_DAC_ConvCpltCallbackCh1+0x66>
		if (audio_player->played_samples >= MAX_RECORD_LENGTH) {
 8002cd2:	4b13      	ldr	r3, [pc, #76]	; (8002d20 <HAL_DAC_ConvCpltCallbackCh1+0x70>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8002cdc:	d312      	bcc.n	8002d04 <HAL_DAC_ConvCpltCallbackCh1+0x54>
			if (HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_1) == HAL_ERROR) {
 8002cde:	2100      	movs	r1, #0
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f001 fc3d 	bl	8004560 <HAL_DAC_Stop_DMA>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	bf0c      	ite	eq
 8002cec:	2301      	moveq	r3, #1
 8002cee:	2300      	movne	r3, #0
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <HAL_DAC_ConvCpltCallbackCh1+0x4a>
				Error_Handler();
 8002cf6:	f000 f8a5 	bl	8002e44 <Error_Handler>
			}
			audio_player->dac_stop_flag = 1;
 8002cfa:	4b09      	ldr	r3, [pc, #36]	; (8002d20 <HAL_DAC_ConvCpltCallbackCh1+0x70>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	731a      	strb	r2, [r3, #12]
		}
		else {
			audio_player->update_dac_buffer(PLAY_HALF_BUFFER_LENGTH, PLAY_HALF_BUFFER_LENGTH);
		}
	}
}
 8002d02:	e008      	b.n	8002d16 <HAL_DAC_ConvCpltCallbackCh1+0x66>
			audio_player->update_dac_buffer(PLAY_HALF_BUFFER_LENGTH, PLAY_HALF_BUFFER_LENGTH);
 8002d04:	4b06      	ldr	r3, [pc, #24]	; (8002d20 <HAL_DAC_ConvCpltCallbackCh1+0x70>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002d0c:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7fe fef1 	bl	8001af8 <_ZN11AudioPlayer17update_dac_bufferEmm>
}
 8002d16:	bf00      	nop
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	20000f80 	.word	0x20000f80
 8002d24:	40007400 	.word	0x40007400

08002d28 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:

// DFSDM Circular DMA Callback Functions
void HAL_DFSDM_FilterRegConvHalfCpltCallback (DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
	if (hdfsdm_filter == &hdfsdm1_filter0) {
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a13      	ldr	r2, [pc, #76]	; (8002d80 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x58>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d11f      	bne.n	8002d78 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x50>
		audio_recorder->update_wave_buffer(0, RECORD_HALF_BUFFER_LENGTH);
 8002d38:	4b12      	ldr	r3, [pc, #72]	; (8002d84 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x5c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002d40:	2100      	movs	r1, #0
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7fe ffcc 	bl	8001ce0 <_ZN13AudioRecorder18update_wave_bufferEmm>
		if (audio_recorder->cur_data->num_of_samples >= MAX_RECORD_LENGTH) {
 8002d48:	4b0e      	ldr	r3, [pc, #56]	; (8002d84 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x5c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8002d54:	d310      	bcc.n	8002d78 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x50>
			audio_recorder->dfsdm_stop_flag = 1;
 8002d56:	4b0b      	ldr	r3, [pc, #44]	; (8002d84 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x5c>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	731a      	strb	r2, [r3, #12]
			if (HAL_DFSDM_FilterRegularStop_DMA(hdfsdm_filter) == HAL_ERROR) {
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f002 f854 	bl	8004e0c <HAL_DFSDM_FilterRegularStop_DMA>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	bf0c      	ite	eq
 8002d6a:	2301      	moveq	r3, #1
 8002d6c:	2300      	movne	r3, #0
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x50>
				Error_Handler();
 8002d74:	f000 f866 	bl	8002e44 <Error_Handler>
			}
		}
	}
}
 8002d78:	bf00      	nop
 8002d7a:	3708      	adds	r7, #8
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	20000d28 	.word	0x20000d28
 8002d84:	20000f78 	.word	0x20000f78

08002d88 <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
	if (hdfsdm_filter == &hdfsdm1_filter0) {
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4a14      	ldr	r2, [pc, #80]	; (8002de4 <HAL_DFSDM_FilterRegConvCpltCallback+0x5c>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d120      	bne.n	8002dda <HAL_DFSDM_FilterRegConvCpltCallback+0x52>
		audio_recorder->update_wave_buffer(RECORD_HALF_BUFFER_LENGTH, RECORD_HALF_BUFFER_LENGTH);
 8002d98:	4b13      	ldr	r3, [pc, #76]	; (8002de8 <HAL_DFSDM_FilterRegConvCpltCallback+0x60>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002da0:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fe ff9b 	bl	8001ce0 <_ZN13AudioRecorder18update_wave_bufferEmm>
		if (audio_recorder->cur_data->num_of_samples >= MAX_RECORD_LENGTH) {
 8002daa:	4b0f      	ldr	r3, [pc, #60]	; (8002de8 <HAL_DFSDM_FilterRegConvCpltCallback+0x60>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8002db6:	d310      	bcc.n	8002dda <HAL_DFSDM_FilterRegConvCpltCallback+0x52>
			audio_recorder->dfsdm_stop_flag = 1;
 8002db8:	4b0b      	ldr	r3, [pc, #44]	; (8002de8 <HAL_DFSDM_FilterRegConvCpltCallback+0x60>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	731a      	strb	r2, [r3, #12]
			if (HAL_DFSDM_FilterRegularStop_DMA(hdfsdm_filter) == HAL_ERROR) {
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f002 f823 	bl	8004e0c <HAL_DFSDM_FilterRegularStop_DMA>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	bf0c      	ite	eq
 8002dcc:	2301      	moveq	r3, #1
 8002dce:	2300      	movne	r3, #0
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <HAL_DFSDM_FilterRegConvCpltCallback+0x52>
				Error_Handler();
 8002dd6:	f000 f835 	bl	8002e44 <Error_Handler>
			}
		}

	}
}
 8002dda:	bf00      	nop
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	20000d28 	.word	0x20000d28
 8002de8:	20000f78 	.word	0x20000f78

08002dec <print>:

void print(const char* txt) {
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
	strcpy(uart_buffer, txt);
 8002df4:	6879      	ldr	r1, [r7, #4]
 8002df6:	4808      	ldr	r0, [pc, #32]	; (8002e18 <print+0x2c>)
 8002df8:	f00d faee 	bl	80103d8 <strcpy>
  	HAL_UART_Transmit(&huart1, (uint8_t *)uart_buffer, strlen(txt), 10);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f7fd f9e7 	bl	80001d0 <strlen>
 8002e02:	4603      	mov	r3, r0
 8002e04:	b29a      	uxth	r2, r3
 8002e06:	230a      	movs	r3, #10
 8002e08:	4903      	ldr	r1, [pc, #12]	; (8002e18 <print+0x2c>)
 8002e0a:	4804      	ldr	r0, [pc, #16]	; (8002e1c <print+0x30>)
 8002e0c:	f005 fbe4 	bl	80085d8 <HAL_UART_Transmit>
}
 8002e10:	bf00      	nop
 8002e12:	3708      	adds	r7, #8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	20000f14 	.word	0x20000f14
 8002e1c:	20000e8c 	.word	0x20000e8c

08002e20 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a04      	ldr	r2, [pc, #16]	; (8002e40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d101      	bne.n	8002e36 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002e32:	f001 f897 	bl	8003f64 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002e36:	bf00      	nop
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	40014800 	.word	0x40014800

08002e44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8002e48:	2200      	movs	r2, #0
 8002e4a:	2108      	movs	r1, #8
 8002e4c:	4803      	ldr	r0, [pc, #12]	; (8002e5c <Error_Handler+0x18>)
 8002e4e:	f002 fdf9 	bl	8005a44 <HAL_GPIO_WritePin>
		__BKPT();
 8002e52:	be00      	bkpt	0x0000
  __ASM volatile ("cpsid i" : : : "memory");
 8002e54:	b672      	cpsid	i
}
 8002e56:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e58:	e7fe      	b.n	8002e58 <Error_Handler+0x14>
 8002e5a:	bf00      	nop
 8002e5c:	48001000 	.word	0x48001000

08002e60 <_Z9qspi_readPhmm>:
#include "stm32l4xx_hal.h"
#include "stm32l475e_iot01_qspi.h"
#include "main.h"
#include <stdlib.h>

void qspi_read(uint8_t* buffer_ptr, uint32_t address, uint32_t size) {
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
	if (BSP_QSPI_Read(buffer_ptr, address, size) != QSPI_OK)
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	68b9      	ldr	r1, [r7, #8]
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	f000 f8bf 	bl	8002ff4 <BSP_QSPI_Read>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	bf14      	ite	ne
 8002e7c:	2301      	movne	r3, #1
 8002e7e:	2300      	moveq	r3, #0
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <_Z9qspi_readPhmm+0x2a>
		Error_Handler();
 8002e86:	f7ff ffdd 	bl	8002e44 <Error_Handler>
}
 8002e8a:	bf00      	nop
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <_Z10qspi_writePhmm>:

void qspi_write(uint8_t* buffer_ptr, uint32_t address, uint32_t size) {
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b084      	sub	sp, #16
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	60f8      	str	r0, [r7, #12]
 8002e9a:	60b9      	str	r1, [r7, #8]
 8002e9c:	607a      	str	r2, [r7, #4]
	if(BSP_QSPI_Write(buffer_ptr, address, size) != QSPI_OK){
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	68b9      	ldr	r1, [r7, #8]
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f000 f8ec 	bl	8003080 <BSP_QSPI_Write>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	bf14      	ite	ne
 8002eae:	2301      	movne	r3, #1
 8002eb0:	2300      	moveq	r3, #0
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d001      	beq.n	8002ebc <_Z10qspi_writePhmm+0x2a>
		Error_Handler();
 8002eb8:	f7ff ffc4 	bl	8002e44 <Error_Handler>
	}
}
 8002ebc:	bf00      	nop
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <_Z9qspi_initv>:

void qspi_init() {
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
	BSP_QSPI_Init();
 8002ec8:	f000 f828 	bl	8002f1c <BSP_QSPI_Init>
}
 8002ecc:	bf00      	nop
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <_Z16qspi_erase_blockm>:

void qspi_erase_block(uint32_t block_address) {
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
	BSP_QSPI_Erase_Block(block_address);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f000 f94f 	bl	800317c <BSP_QSPI_Erase_Block>
}
 8002ede:	bf00      	nop
 8002ee0:	3708      	adds	r7, #8
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <_Z17qspi_erase_blocksmm>:

void qspi_erase_blocks(uint32_t start_address, uint32_t n){
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b084      	sub	sp, #16
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
 8002eee:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < n; i++){
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	73fb      	strb	r3, [r7, #15]
 8002ef4:	7bfb      	ldrb	r3, [r7, #15]
 8002ef6:	683a      	ldr	r2, [r7, #0]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d90b      	bls.n	8002f14 <_Z17qspi_erase_blocksmm+0x2e>
		qspi_erase_block(start_address + i * MX25R6435F_BLOCK_SIZE);
 8002efc:	7bfb      	ldrb	r3, [r7, #15]
 8002efe:	041b      	lsls	r3, r3, #16
 8002f00:	461a      	mov	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4413      	add	r3, r2
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7ff ffe2 	bl	8002ed0 <_Z16qspi_erase_blockm>
	for(uint8_t i = 0; i < n; i++){
 8002f0c:	7bfb      	ldrb	r3, [r7, #15]
 8002f0e:	3301      	adds	r3, #1
 8002f10:	73fb      	strb	r3, [r7, #15]
 8002f12:	e7ef      	b.n	8002ef4 <_Z17qspi_erase_blocksmm+0xe>
	}
}
 8002f14:	bf00      	nop
 8002f16:	3710      	adds	r7, #16
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 8002f22:	4b32      	ldr	r3, [pc, #200]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002f24:	4a32      	ldr	r2, [pc, #200]	; (8002ff0 <BSP_QSPI_Init+0xd4>)
 8002f26:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 8002f28:	4830      	ldr	r0, [pc, #192]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002f2a:	f002 ff11 	bl	8005d50 <HAL_QSPI_DeInit>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e054      	b.n	8002fe2 <BSP_QSPI_Init+0xc6>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8002f38:	f000 f964 	bl	8003204 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 2; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 26.67MHz */
 8002f3c:	4b2b      	ldr	r3, [pc, #172]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002f3e:	2202      	movs	r2, #2
 8002f40:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 8002f42:	4b2a      	ldr	r3, [pc, #168]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002f44:	2204      	movs	r2, #4
 8002f46:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8002f48:	4b28      	ldr	r3, [pc, #160]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002f4a:	2210      	movs	r2, #16
 8002f4c:	60da      	str	r2, [r3, #12]
 8002f4e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8002f52:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	fa93 f3a3 	rbit	r3, r3
 8002f5a:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <BSP_QSPI_Init+0x4e>
  {
    return 32U;
 8002f66:	2320      	movs	r3, #32
 8002f68:	e003      	b.n	8002f72 <BSP_QSPI_Init+0x56>
  }
  return __builtin_clz(value);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	fab3 f383 	clz	r3, r3
 8002f70:	b2db      	uxtb	r3, r3
  QSPIHandle.Init.FlashSize          = POSITION_VAL(MX25R6435F_FLASH_SIZE) - 1;
 8002f72:	3b01      	subs	r3, #1
 8002f74:	461a      	mov	r2, r3
 8002f76:	4b1d      	ldr	r3, [pc, #116]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002f78:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8002f7a:	4b1c      	ldr	r3, [pc, #112]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 8002f80:	4b1a      	ldr	r3, [pc, #104]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 8002f86:	4819      	ldr	r0, [pc, #100]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002f88:	f002 fe6c 	bl	8005c64 <HAL_QSPI_Init>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <BSP_QSPI_Init+0x7a>
  {
    return QSPI_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e025      	b.n	8002fe2 <BSP_QSPI_Init+0xc6>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 8002f96:	4815      	ldr	r0, [pc, #84]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002f98:	f000 f974 	bl	8003284 <QSPI_ResetMemory>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 8002fa2:	2304      	movs	r3, #4
 8002fa4:	e01d      	b.n	8002fe2 <BSP_QSPI_Init+0xc6>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&QSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8002fa6:	2101      	movs	r1, #1
 8002fa8:	4810      	ldr	r0, [pc, #64]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002faa:	f000 fa35 	bl	8003418 <QSPI_QuadMode>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <BSP_QSPI_Init+0x9c>
  {
    return QSPI_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e014      	b.n	8002fe2 <BSP_QSPI_Init+0xc6>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&QSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 8002fb8:	2101      	movs	r1, #1
 8002fba:	480c      	ldr	r0, [pc, #48]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002fbc:	f000 fad4 	bl	8003568 <QSPI_HighPerfMode>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <BSP_QSPI_Init+0xae>
  {
    return QSPI_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e00b      	b.n	8002fe2 <BSP_QSPI_Init+0xc6>
  }
  
  /* Re-configure the clock for the high performance mode */
  QSPIHandle.Init.ClockPrescaler = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8002fca:	4b08      	ldr	r3, [pc, #32]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002fcc:	2201      	movs	r2, #1
 8002fce:	605a      	str	r2, [r3, #4]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 8002fd0:	4806      	ldr	r0, [pc, #24]	; (8002fec <BSP_QSPI_Init+0xd0>)
 8002fd2:	f002 fe47 	bl	8005c64 <HAL_QSPI_Init>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <BSP_QSPI_Init+0xc4>
  {
    return QSPI_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e000      	b.n	8002fe2 <BSP_QSPI_Init+0xc6>
  }

  return QSPI_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3710      	adds	r7, #16
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	20001074 	.word	0x20001074
 8002ff0:	a0001000 	.word	0xa0001000

08002ff4 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b092      	sub	sp, #72	; 0x48
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode    = QSPI_INSTRUCTION_1_LINE;
 8003000:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003004:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction        = QUAD_INOUT_READ_CMD;
 8003006:	23eb      	movs	r3, #235	; 0xeb
 8003008:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode        = QSPI_ADDRESS_4_LINES;
 800300a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800300e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize        = QSPI_ADDRESS_24_BITS;
 8003010:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003014:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = ReadAddr;
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode  = QSPI_ALTERNATE_BYTES_4_LINES;
 800301a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800301e:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 8003020:	2300      	movs	r3, #0
 8003022:	623b      	str	r3, [r7, #32]
  sCommand.AlternateBytes     = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 8003024:	23aa      	movs	r3, #170	; 0xaa
 8003026:	61bb      	str	r3, [r7, #24]
  sCommand.DataMode           = QSPI_DATA_4_LINES;
 8003028:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800302c:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles        = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 800302e:	2304      	movs	r3, #4
 8003030:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData             = Size;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode            = QSPI_DDR_MODE_DISABLE;
 8003036:	2300      	movs	r3, #0
 8003038:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle   = QSPI_DDR_HHC_ANALOG_DELAY;
 800303a:	2300      	movs	r3, #0
 800303c:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode           = QSPI_SIOO_INST_EVERY_CMD;
 800303e:	2300      	movs	r3, #0
 8003040:	647b      	str	r3, [r7, #68]	; 0x44
  
  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003042:	f107 0310 	add.w	r3, r7, #16
 8003046:	f241 3288 	movw	r2, #5000	; 0x1388
 800304a:	4619      	mov	r1, r3
 800304c:	480b      	ldr	r0, [pc, #44]	; (800307c <BSP_QSPI_Read+0x88>)
 800304e:	f002 fea3 	bl	8005d98 <HAL_QSPI_Command>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d001      	beq.n	800305c <BSP_QSPI_Read+0x68>
  {
    return QSPI_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e00b      	b.n	8003074 <BSP_QSPI_Read+0x80>
  }
  
  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800305c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003060:	68f9      	ldr	r1, [r7, #12]
 8003062:	4806      	ldr	r0, [pc, #24]	; (800307c <BSP_QSPI_Read+0x88>)
 8003064:	f002 ff8d 	bl	8005f82 <HAL_QSPI_Receive>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e000      	b.n	8003074 <BSP_QSPI_Read+0x80>
  }

  return QSPI_OK;
 8003072:	2300      	movs	r3, #0
}
 8003074:	4618      	mov	r0, r3
 8003076:	3748      	adds	r7, #72	; 0x48
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	20001074 	.word	0x20001074

08003080 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b096      	sub	sp, #88	; 0x58
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	b2db      	uxtb	r3, r3
 8003090:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8003094:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8003096:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	429a      	cmp	r2, r3
 800309c:	d901      	bls.n	80030a2 <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 80030a6:	68ba      	ldr	r2, [r7, #8]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4413      	add	r3, r2
 80030ac:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80030ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.Instruction       = QUAD_PAGE_PROG_CMD;
 80030b4:	2338      	movs	r3, #56	; 0x38
 80030b6:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 80030b8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80030bc:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 80030be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80030c2:	623b      	str	r3, [r7, #32]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80030c4:	2300      	movs	r3, #0
 80030c6:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 80030c8:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80030cc:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DummyCycles       = 0;
 80030ce:	2300      	movs	r3, #0
 80030d0:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80030d2:	2300      	movs	r3, #0
 80030d4:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80030d6:	2300      	movs	r3, #0
 80030d8:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80030da:	2300      	movs	r3, #0
 80030dc:	64bb      	str	r3, [r7, #72]	; 0x48
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 80030de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030e0:	61bb      	str	r3, [r7, #24]
    sCommand.NbData  = current_size;
 80030e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030e4:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 80030e6:	4824      	ldr	r0, [pc, #144]	; (8003178 <BSP_QSPI_Write+0xf8>)
 80030e8:	f000 f910 	bl	800330c <QSPI_WriteEnable>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e03b      	b.n	800316e <BSP_QSPI_Write+0xee>
    }
    
    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80030f6:	f107 0314 	add.w	r3, r7, #20
 80030fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80030fe:	4619      	mov	r1, r3
 8003100:	481d      	ldr	r0, [pc, #116]	; (8003178 <BSP_QSPI_Write+0xf8>)
 8003102:	f002 fe49 	bl	8005d98 <HAL_QSPI_Command>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d001      	beq.n	8003110 <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e02e      	b.n	800316e <BSP_QSPI_Write+0xee>
    }
    
    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003110:	f241 3288 	movw	r2, #5000	; 0x1388
 8003114:	68f9      	ldr	r1, [r7, #12]
 8003116:	4818      	ldr	r0, [pc, #96]	; (8003178 <BSP_QSPI_Write+0xf8>)
 8003118:	f002 fe9c 	bl	8005e54 <HAL_QSPI_Transmit>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e023      	b.n	800316e <BSP_QSPI_Write+0xee>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8003126:	f241 3188 	movw	r1, #5000	; 0x1388
 800312a:	4813      	ldr	r0, [pc, #76]	; (8003178 <BSP_QSPI_Write+0xf8>)
 800312c:	f000 f93a 	bl	80033a4 <QSPI_AutoPollingMemReady>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e019      	b.n	800316e <BSP_QSPI_Write+0xee>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 800313a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800313c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800313e:	4413      	add	r3, r2
 8003140:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 8003142:	68fa      	ldr	r2, [r7, #12]
 8003144:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003146:	4413      	add	r3, r2
 8003148:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 800314a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800314c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003150:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003152:	429a      	cmp	r2, r3
 8003154:	d203      	bcs.n	800315e <BSP_QSPI_Write+0xde>
 8003156:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003158:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	e001      	b.n	8003162 <BSP_QSPI_Write+0xe2>
 800315e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003162:	657b      	str	r3, [r7, #84]	; 0x54
  } while (current_addr < end_addr);
 8003164:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003166:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003168:	429a      	cmp	r2, r3
 800316a:	d3b8      	bcc.n	80030de <BSP_QSPI_Write+0x5e>
  
  return QSPI_OK;
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3758      	adds	r7, #88	; 0x58
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	20001074 	.word	0x20001074

0800317c <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b090      	sub	sp, #64	; 0x40
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003184:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003188:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = BLOCK_ERASE_CMD;
 800318a:	23d8      	movs	r3, #216	; 0xd8
 800318c:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 800318e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003192:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8003194:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003198:	617b      	str	r3, [r7, #20]
  sCommand.Address           = BlockAddress;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800319e:	2300      	movs	r3, #0
 80031a0:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 80031a2:	2300      	movs	r3, #0
 80031a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 80031a6:	2300      	movs	r3, #0
 80031a8:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80031aa:	2300      	movs	r3, #0
 80031ac:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80031ae:	2300      	movs	r3, #0
 80031b0:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80031b2:	2300      	movs	r3, #0
 80031b4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 80031b6:	4812      	ldr	r0, [pc, #72]	; (8003200 <BSP_QSPI_Erase_Block+0x84>)
 80031b8:	f000 f8a8 	bl	800330c <QSPI_WriteEnable>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d001      	beq.n	80031c6 <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e017      	b.n	80031f6 <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80031c6:	f107 0308 	add.w	r3, r7, #8
 80031ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ce:	4619      	mov	r1, r3
 80031d0:	480b      	ldr	r0, [pc, #44]	; (8003200 <BSP_QSPI_Erase_Block+0x84>)
 80031d2:	f002 fde1 	bl	8005d98 <HAL_QSPI_Command>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d001      	beq.n	80031e0 <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e00a      	b.n	80031f6 <BSP_QSPI_Erase_Block+0x7a>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 80031e0:	f640 51ac 	movw	r1, #3500	; 0xdac
 80031e4:	4806      	ldr	r0, [pc, #24]	; (8003200 <BSP_QSPI_Erase_Block+0x84>)
 80031e6:	f000 f8dd 	bl	80033a4 <QSPI_AutoPollingMemReady>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e000      	b.n	80031f6 <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3740      	adds	r7, #64	; 0x40
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	20001074 	.word	0x20001074

08003204 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b088      	sub	sp, #32
 8003208:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 800320a:	4b1c      	ldr	r3, [pc, #112]	; (800327c <BSP_QSPI_MspInit+0x78>)
 800320c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800320e:	4a1b      	ldr	r2, [pc, #108]	; (800327c <BSP_QSPI_MspInit+0x78>)
 8003210:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003214:	6513      	str	r3, [r2, #80]	; 0x50
 8003216:	4b19      	ldr	r3, [pc, #100]	; (800327c <BSP_QSPI_MspInit+0x78>)
 8003218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800321a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321e:	60bb      	str	r3, [r7, #8]
 8003220:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 8003222:	4b16      	ldr	r3, [pc, #88]	; (800327c <BSP_QSPI_MspInit+0x78>)
 8003224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003226:	4a15      	ldr	r2, [pc, #84]	; (800327c <BSP_QSPI_MspInit+0x78>)
 8003228:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800322c:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 800322e:	4b13      	ldr	r3, [pc, #76]	; (800327c <BSP_QSPI_MspInit+0x78>)
 8003230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003232:	4a12      	ldr	r2, [pc, #72]	; (800327c <BSP_QSPI_MspInit+0x78>)
 8003234:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003238:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800323a:	4b10      	ldr	r3, [pc, #64]	; (800327c <BSP_QSPI_MspInit+0x78>)
 800323c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800323e:	4a0f      	ldr	r2, [pc, #60]	; (800327c <BSP_QSPI_MspInit+0x78>)
 8003240:	f043 0310 	orr.w	r3, r3, #16
 8003244:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003246:	4b0d      	ldr	r3, [pc, #52]	; (800327c <BSP_QSPI_MspInit+0x78>)
 8003248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800324a:	f003 0310 	and.w	r3, r3, #16
 800324e:	607b      	str	r3, [r7, #4]
 8003250:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8003252:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8003256:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8003258:	2302      	movs	r3, #2
 800325a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800325c:	2300      	movs	r3, #0
 800325e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8003260:	2303      	movs	r3, #3
 8003262:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003264:	230a      	movs	r3, #10
 8003266:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003268:	f107 030c 	add.w	r3, r7, #12
 800326c:	4619      	mov	r1, r3
 800326e:	4804      	ldr	r0, [pc, #16]	; (8003280 <BSP_QSPI_MspInit+0x7c>)
 8003270:	f002 f94a 	bl	8005508 <HAL_GPIO_Init>
}
 8003274:	bf00      	nop
 8003276:	3720      	adds	r7, #32
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	40021000 	.word	0x40021000
 8003280:	48001000 	.word	0x48001000

08003284 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b090      	sub	sp, #64	; 0x40
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800328c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003290:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 8003292:	2366      	movs	r3, #102	; 0x66
 8003294:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8003296:	2300      	movs	r3, #0
 8003298:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800329a:	2300      	movs	r3, #0
 800329c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 800329e:	2300      	movs	r3, #0
 80032a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 80032a2:	2300      	movs	r3, #0
 80032a4:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80032a6:	2300      	movs	r3, #0
 80032a8:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80032aa:	2300      	movs	r3, #0
 80032ac:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80032ae:	2300      	movs	r3, #0
 80032b0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80032b2:	f107 0308 	add.w	r3, r7, #8
 80032b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ba:	4619      	mov	r1, r3
 80032bc:	4812      	ldr	r0, [pc, #72]	; (8003308 <QSPI_ResetMemory+0x84>)
 80032be:	f002 fd6b 	bl	8005d98 <HAL_QSPI_Command>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e019      	b.n	8003300 <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 80032cc:	2399      	movs	r3, #153	; 0x99
 80032ce:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80032d0:	f107 0308 	add.w	r3, r7, #8
 80032d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80032d8:	4619      	mov	r1, r3
 80032da:	480b      	ldr	r0, [pc, #44]	; (8003308 <QSPI_ResetMemory+0x84>)
 80032dc:	f002 fd5c 	bl	8005d98 <HAL_QSPI_Command>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e00a      	b.n	8003300 <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80032ea:	f241 3188 	movw	r1, #5000	; 0x1388
 80032ee:	4806      	ldr	r0, [pc, #24]	; (8003308 <QSPI_ResetMemory+0x84>)
 80032f0:	f000 f858 	bl	80033a4 <QSPI_AutoPollingMemReady>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e000      	b.n	8003300 <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 80032fe:	2300      	movs	r3, #0
}
 8003300:	4618      	mov	r0, r3
 8003302:	3740      	adds	r7, #64	; 0x40
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	20001074 	.word	0x20001074

0800330c <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b096      	sub	sp, #88	; 0x58
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003314:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003318:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 800331a:	2306      	movs	r3, #6
 800331c:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800331e:	2300      	movs	r3, #0
 8003320:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003322:	2300      	movs	r3, #0
 8003324:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 8003326:	2300      	movs	r3, #0
 8003328:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 800332a:	2300      	movs	r3, #0
 800332c:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800332e:	2300      	movs	r3, #0
 8003330:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003332:	2300      	movs	r3, #0
 8003334:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8003336:	2300      	movs	r3, #0
 8003338:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800333a:	f107 0320 	add.w	r3, r7, #32
 800333e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003342:	4619      	mov	r1, r3
 8003344:	4816      	ldr	r0, [pc, #88]	; (80033a0 <QSPI_WriteEnable+0x94>)
 8003346:	f002 fd27 	bl	8005d98 <HAL_QSPI_Command>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d001      	beq.n	8003354 <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e020      	b.n	8003396 <QSPI_WriteEnable+0x8a>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match           = MX25R6435F_SR_WEL;
 8003354:	2302      	movs	r3, #2
 8003356:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = MX25R6435F_SR_WEL;
 8003358:	2302      	movs	r3, #2
 800335a:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 800335c:	2300      	movs	r3, #0
 800335e:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8003360:	2301      	movs	r3, #1
 8003362:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8003364:	2310      	movs	r3, #16
 8003366:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8003368:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800336c:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 800336e:	2305      	movs	r3, #5
 8003370:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 8003372:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003376:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003378:	f107 0208 	add.w	r2, r7, #8
 800337c:	f107 0120 	add.w	r1, r7, #32
 8003380:	f241 3388 	movw	r3, #5000	; 0x1388
 8003384:	4806      	ldr	r0, [pc, #24]	; (80033a0 <QSPI_WriteEnable+0x94>)
 8003386:	f002 fe9e 	bl	80060c6 <HAL_QSPI_AutoPolling>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e000      	b.n	8003396 <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3758      	adds	r7, #88	; 0x58
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	20001074 	.word	0x20001074

080033a4 <QSPI_AutoPollingMemReady>:
  * @param  hqspi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b096      	sub	sp, #88	; 0x58
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80033ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033b2:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 80033b4:	2305      	movs	r3, #5
 80033b6:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80033b8:	2300      	movs	r3, #0
 80033ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80033bc:	2300      	movs	r3, #0
 80033be:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 80033c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033c4:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 80033c6:	2300      	movs	r3, #0
 80033c8:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80033ca:	2300      	movs	r3, #0
 80033cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80033ce:	2300      	movs	r3, #0
 80033d0:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80033d2:	2300      	movs	r3, #0
 80033d4:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 80033d6:	2300      	movs	r3, #0
 80033d8:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = MX25R6435F_SR_WIP;
 80033da:	2301      	movs	r3, #1
 80033dc:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 80033de:	2300      	movs	r3, #0
 80033e0:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 80033e2:	2301      	movs	r3, #1
 80033e4:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 80033e6:	2310      	movs	r3, #16
 80033e8:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 80033ea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80033ee:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 80033f0:	f107 0208 	add.w	r2, r7, #8
 80033f4:	f107 0120 	add.w	r1, r7, #32
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	4806      	ldr	r0, [pc, #24]	; (8003414 <QSPI_AutoPollingMemReady+0x70>)
 80033fc:	f002 fe63 	bl	80060c6 <HAL_QSPI_AutoPolling>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d001      	beq.n	800340a <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e000      	b.n	800340c <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3758      	adds	r7, #88	; 0x58
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	20001074 	.word	0x20001074

08003418 <QSPI_QuadMode>:
  * @param  hqspi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(QSPI_HandleTypeDef *hqspi, uint8_t Operation)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b092      	sub	sp, #72	; 0x48
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	460b      	mov	r3, r1
 8003422:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003424:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003428:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 800342a:	2305      	movs	r3, #5
 800342c:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800342e:	2300      	movs	r3, #0
 8003430:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003432:	2300      	movs	r3, #0
 8003434:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8003436:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800343a:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 800343c:	2300      	movs	r3, #0
 800343e:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8003440:	2301      	movs	r3, #1
 8003442:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8003444:	2300      	movs	r3, #0
 8003446:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003448:	2300      	movs	r3, #0
 800344a:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800344c:	2300      	movs	r3, #0
 800344e:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003450:	f107 0310 	add.w	r3, r7, #16
 8003454:	f241 3288 	movw	r2, #5000	; 0x1388
 8003458:	4619      	mov	r1, r3
 800345a:	4842      	ldr	r0, [pc, #264]	; (8003564 <QSPI_QuadMode+0x14c>)
 800345c:	f002 fc9c 	bl	8005d98 <HAL_QSPI_Command>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <QSPI_QuadMode+0x52>
  {
    return QSPI_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e077      	b.n	800355a <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800346a:	f107 030f 	add.w	r3, r7, #15
 800346e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003472:	4619      	mov	r1, r3
 8003474:	483b      	ldr	r0, [pc, #236]	; (8003564 <QSPI_QuadMode+0x14c>)
 8003476:	f002 fd84 	bl	8005f82 <HAL_QSPI_Receive>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <QSPI_QuadMode+0x6c>
  {
    return QSPI_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e06a      	b.n	800355a <QSPI_QuadMode+0x142>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8003484:	4837      	ldr	r0, [pc, #220]	; (8003564 <QSPI_QuadMode+0x14c>)
 8003486:	f7ff ff41 	bl	800330c <QSPI_WriteEnable>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <QSPI_QuadMode+0x7c>
  {
    return QSPI_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e062      	b.n	800355a <QSPI_QuadMode+0x142>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8003494:	78fb      	ldrb	r3, [r7, #3]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d105      	bne.n	80034a6 <QSPI_QuadMode+0x8e>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 800349a:	7bfb      	ldrb	r3, [r7, #15]
 800349c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	73fb      	strb	r3, [r7, #15]
 80034a4:	e004      	b.n	80034b0 <QSPI_QuadMode+0x98>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 80034a6:	7bfb      	ldrb	r3, [r7, #15]
 80034a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 80034b0:	2301      	movs	r3, #1
 80034b2:	613b      	str	r3, [r7, #16]

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80034b4:	f107 0310 	add.w	r3, r7, #16
 80034b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80034bc:	4619      	mov	r1, r3
 80034be:	4829      	ldr	r0, [pc, #164]	; (8003564 <QSPI_QuadMode+0x14c>)
 80034c0:	f002 fc6a 	bl	8005d98 <HAL_QSPI_Command>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <QSPI_QuadMode+0xb6>
  {
    return QSPI_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e045      	b.n	800355a <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80034ce:	f107 030f 	add.w	r3, r7, #15
 80034d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80034d6:	4619      	mov	r1, r3
 80034d8:	4822      	ldr	r0, [pc, #136]	; (8003564 <QSPI_QuadMode+0x14c>)
 80034da:	f002 fcbb 	bl	8005e54 <HAL_QSPI_Transmit>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <QSPI_QuadMode+0xd0>
  {
    return QSPI_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e038      	b.n	800355a <QSPI_QuadMode+0x142>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80034e8:	f241 3188 	movw	r1, #5000	; 0x1388
 80034ec:	481d      	ldr	r0, [pc, #116]	; (8003564 <QSPI_QuadMode+0x14c>)
 80034ee:	f7ff ff59 	bl	80033a4 <QSPI_AutoPollingMemReady>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <QSPI_QuadMode+0xe4>
  {
    return QSPI_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e02e      	b.n	800355a <QSPI_QuadMode+0x142>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 80034fc:	2305      	movs	r3, #5
 80034fe:	613b      	str	r3, [r7, #16]

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003500:	f107 0310 	add.w	r3, r7, #16
 8003504:	f241 3288 	movw	r2, #5000	; 0x1388
 8003508:	4619      	mov	r1, r3
 800350a:	4816      	ldr	r0, [pc, #88]	; (8003564 <QSPI_QuadMode+0x14c>)
 800350c:	f002 fc44 	bl	8005d98 <HAL_QSPI_Command>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <QSPI_QuadMode+0x102>
  {
    return QSPI_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e01f      	b.n	800355a <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800351a:	f107 030f 	add.w	r3, r7, #15
 800351e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003522:	4619      	mov	r1, r3
 8003524:	480f      	ldr	r0, [pc, #60]	; (8003564 <QSPI_QuadMode+0x14c>)
 8003526:	f002 fd2c 	bl	8005f82 <HAL_QSPI_Receive>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d001      	beq.n	8003534 <QSPI_QuadMode+0x11c>
  {
    return QSPI_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e012      	b.n	800355a <QSPI_QuadMode+0x142>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8003534:	7bfb      	ldrb	r3, [r7, #15]
 8003536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800353a:	2b00      	cmp	r3, #0
 800353c:	d102      	bne.n	8003544 <QSPI_QuadMode+0x12c>
 800353e:	78fb      	ldrb	r3, [r7, #3]
 8003540:	2b01      	cmp	r3, #1
 8003542:	d007      	beq.n	8003554 <QSPI_QuadMode+0x13c>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8003544:	7bfb      	ldrb	r3, [r7, #15]
 8003546:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 800354a:	2b00      	cmp	r3, #0
 800354c:	d004      	beq.n	8003558 <QSPI_QuadMode+0x140>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 800354e:	78fb      	ldrb	r3, [r7, #3]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d101      	bne.n	8003558 <QSPI_QuadMode+0x140>
  {
    return QSPI_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e000      	b.n	800355a <QSPI_QuadMode+0x142>
  }

  return QSPI_OK;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3748      	adds	r7, #72	; 0x48
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	20001074 	.word	0x20001074

08003568 <QSPI_HighPerfMode>:
  * @param  hqspi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(QSPI_HandleTypeDef *hqspi, uint8_t Operation)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b092      	sub	sp, #72	; 0x48
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	460b      	mov	r3, r1
 8003572:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8003574:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003578:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 800357a:	2305      	movs	r3, #5
 800357c:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800357e:	2300      	movs	r3, #0
 8003580:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8003582:	2300      	movs	r3, #0
 8003584:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8003586:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800358a:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 800358c:	2300      	movs	r3, #0
 800358e:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8003590:	2301      	movs	r3, #1
 8003592:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8003594:	2300      	movs	r3, #0
 8003596:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8003598:	2300      	movs	r3, #0
 800359a:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800359c:	2300      	movs	r3, #0
 800359e:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80035a0:	f107 0310 	add.w	r3, r7, #16
 80035a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035a8:	4619      	mov	r1, r3
 80035aa:	4853      	ldr	r0, [pc, #332]	; (80036f8 <QSPI_HighPerfMode+0x190>)
 80035ac:	f002 fbf4 	bl	8005d98 <HAL_QSPI_Command>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <QSPI_HighPerfMode+0x52>
  {
    return QSPI_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e09a      	b.n	80036f0 <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80035ba:	f107 030c 	add.w	r3, r7, #12
 80035be:	f241 3288 	movw	r2, #5000	; 0x1388
 80035c2:	4619      	mov	r1, r3
 80035c4:	484c      	ldr	r0, [pc, #304]	; (80036f8 <QSPI_HighPerfMode+0x190>)
 80035c6:	f002 fcdc 	bl	8005f82 <HAL_QSPI_Receive>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <QSPI_HighPerfMode+0x6c>
  {
    return QSPI_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e08d      	b.n	80036f0 <QSPI_HighPerfMode+0x188>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 80035d4:	2315      	movs	r3, #21
 80035d6:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 2;
 80035d8:	2302      	movs	r3, #2
 80035da:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80035dc:	f107 0310 	add.w	r3, r7, #16
 80035e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80035e4:	4619      	mov	r1, r3
 80035e6:	4844      	ldr	r0, [pc, #272]	; (80036f8 <QSPI_HighPerfMode+0x190>)
 80035e8:	f002 fbd6 	bl	8005d98 <HAL_QSPI_Command>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <QSPI_HighPerfMode+0x8e>
  {
    return QSPI_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e07c      	b.n	80036f0 <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[1]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80035f6:	f107 030c 	add.w	r3, r7, #12
 80035fa:	3301      	adds	r3, #1
 80035fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003600:	4619      	mov	r1, r3
 8003602:	483d      	ldr	r0, [pc, #244]	; (80036f8 <QSPI_HighPerfMode+0x190>)
 8003604:	f002 fcbd 	bl	8005f82 <HAL_QSPI_Receive>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <QSPI_HighPerfMode+0xaa>
  {
    return QSPI_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e06e      	b.n	80036f0 <QSPI_HighPerfMode+0x188>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8003612:	4839      	ldr	r0, [pc, #228]	; (80036f8 <QSPI_HighPerfMode+0x190>)
 8003614:	f7ff fe7a 	bl	800330c <QSPI_WriteEnable>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <QSPI_HighPerfMode+0xba>
  {
    return QSPI_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e066      	b.n	80036f0 <QSPI_HighPerfMode+0x188>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8003622:	78fb      	ldrb	r3, [r7, #3]
 8003624:	2b01      	cmp	r3, #1
 8003626:	d105      	bne.n	8003634 <QSPI_HighPerfMode+0xcc>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8003628:	7bbb      	ldrb	r3, [r7, #14]
 800362a:	f043 0302 	orr.w	r3, r3, #2
 800362e:	b2db      	uxtb	r3, r3
 8003630:	73bb      	strb	r3, [r7, #14]
 8003632:	e004      	b.n	800363e <QSPI_HighPerfMode+0xd6>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8003634:	7bbb      	ldrb	r3, [r7, #14]
 8003636:	f023 0302 	bic.w	r3, r3, #2
 800363a:	b2db      	uxtb	r3, r3
 800363c:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 800363e:	2301      	movs	r3, #1
 8003640:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 3;
 8003642:	2303      	movs	r3, #3
 8003644:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003646:	f107 0310 	add.w	r3, r7, #16
 800364a:	f241 3288 	movw	r2, #5000	; 0x1388
 800364e:	4619      	mov	r1, r3
 8003650:	4829      	ldr	r0, [pc, #164]	; (80036f8 <QSPI_HighPerfMode+0x190>)
 8003652:	f002 fba1 	bl	8005d98 <HAL_QSPI_Command>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d001      	beq.n	8003660 <QSPI_HighPerfMode+0xf8>
  {
    return QSPI_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e047      	b.n	80036f0 <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Transmit(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003660:	f107 030c 	add.w	r3, r7, #12
 8003664:	f241 3288 	movw	r2, #5000	; 0x1388
 8003668:	4619      	mov	r1, r3
 800366a:	4823      	ldr	r0, [pc, #140]	; (80036f8 <QSPI_HighPerfMode+0x190>)
 800366c:	f002 fbf2 	bl	8005e54 <HAL_QSPI_Transmit>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <QSPI_HighPerfMode+0x112>
  {
    return QSPI_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e03a      	b.n	80036f0 <QSPI_HighPerfMode+0x188>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800367a:	f241 3188 	movw	r1, #5000	; 0x1388
 800367e:	481e      	ldr	r0, [pc, #120]	; (80036f8 <QSPI_HighPerfMode+0x190>)
 8003680:	f7ff fe90 	bl	80033a4 <QSPI_AutoPollingMemReady>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <QSPI_HighPerfMode+0x126>
  {
    return QSPI_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e030      	b.n	80036f0 <QSPI_HighPerfMode+0x188>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 800368e:	2315      	movs	r3, #21
 8003690:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 2;
 8003692:	2302      	movs	r3, #2
 8003694:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003696:	f107 0310 	add.w	r3, r7, #16
 800369a:	f241 3288 	movw	r2, #5000	; 0x1388
 800369e:	4619      	mov	r1, r3
 80036a0:	4815      	ldr	r0, [pc, #84]	; (80036f8 <QSPI_HighPerfMode+0x190>)
 80036a2:	f002 fb79 	bl	8005d98 <HAL_QSPI_Command>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d001      	beq.n	80036b0 <QSPI_HighPerfMode+0x148>
  {
    return QSPI_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e01f      	b.n	80036f0 <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80036b0:	f107 030c 	add.w	r3, r7, #12
 80036b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80036b8:	4619      	mov	r1, r3
 80036ba:	480f      	ldr	r0, [pc, #60]	; (80036f8 <QSPI_HighPerfMode+0x190>)
 80036bc:	f002 fc61 	bl	8005f82 <HAL_QSPI_Receive>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <QSPI_HighPerfMode+0x162>
  {
    return QSPI_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e012      	b.n	80036f0 <QSPI_HighPerfMode+0x188>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 80036ca:	7b7b      	ldrb	r3, [r7, #13]
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d102      	bne.n	80036da <QSPI_HighPerfMode+0x172>
 80036d4:	78fb      	ldrb	r3, [r7, #3]
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d007      	beq.n	80036ea <QSPI_HighPerfMode+0x182>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 80036da:	7b7b      	ldrb	r3, [r7, #13]
 80036dc:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d004      	beq.n	80036ee <QSPI_HighPerfMode+0x186>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 80036e4:	78fb      	ldrb	r3, [r7, #3]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <QSPI_HighPerfMode+0x186>
  {
    return QSPI_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e000      	b.n	80036f0 <QSPI_HighPerfMode+0x188>
  }

  return QSPI_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3748      	adds	r7, #72	; 0x48
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	20001074 	.word	0x20001074

080036fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003702:	4b0f      	ldr	r3, [pc, #60]	; (8003740 <HAL_MspInit+0x44>)
 8003704:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003706:	4a0e      	ldr	r2, [pc, #56]	; (8003740 <HAL_MspInit+0x44>)
 8003708:	f043 0301 	orr.w	r3, r3, #1
 800370c:	6613      	str	r3, [r2, #96]	; 0x60
 800370e:	4b0c      	ldr	r3, [pc, #48]	; (8003740 <HAL_MspInit+0x44>)
 8003710:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	607b      	str	r3, [r7, #4]
 8003718:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800371a:	4b09      	ldr	r3, [pc, #36]	; (8003740 <HAL_MspInit+0x44>)
 800371c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800371e:	4a08      	ldr	r2, [pc, #32]	; (8003740 <HAL_MspInit+0x44>)
 8003720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003724:	6593      	str	r3, [r2, #88]	; 0x58
 8003726:	4b06      	ldr	r3, [pc, #24]	; (8003740 <HAL_MspInit+0x44>)
 8003728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800372a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800372e:	603b      	str	r3, [r7, #0]
 8003730:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	40021000 	.word	0x40021000

08003744 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003744:	b480      	push	{r7}
 8003746:	b085      	sub	sp, #20
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a0a      	ldr	r2, [pc, #40]	; (800377c <HAL_CRC_MspInit+0x38>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d10b      	bne.n	800376e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003756:	4b0a      	ldr	r3, [pc, #40]	; (8003780 <HAL_CRC_MspInit+0x3c>)
 8003758:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800375a:	4a09      	ldr	r2, [pc, #36]	; (8003780 <HAL_CRC_MspInit+0x3c>)
 800375c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003760:	6493      	str	r3, [r2, #72]	; 0x48
 8003762:	4b07      	ldr	r3, [pc, #28]	; (8003780 <HAL_CRC_MspInit+0x3c>)
 8003764:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003766:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800376a:	60fb      	str	r3, [r7, #12]
 800376c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800376e:	bf00      	nop
 8003770:	3714      	adds	r7, #20
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	40023000 	.word	0x40023000
 8003780:	40021000 	.word	0x40021000

08003784 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b08a      	sub	sp, #40	; 0x28
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800378c:	f107 0314 	add.w	r3, r7, #20
 8003790:	2200      	movs	r2, #0
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	605a      	str	r2, [r3, #4]
 8003796:	609a      	str	r2, [r3, #8]
 8003798:	60da      	str	r2, [r3, #12]
 800379a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a2b      	ldr	r2, [pc, #172]	; (8003850 <HAL_DAC_MspInit+0xcc>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d14f      	bne.n	8003846 <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80037a6:	4b2b      	ldr	r3, [pc, #172]	; (8003854 <HAL_DAC_MspInit+0xd0>)
 80037a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037aa:	4a2a      	ldr	r2, [pc, #168]	; (8003854 <HAL_DAC_MspInit+0xd0>)
 80037ac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80037b0:	6593      	str	r3, [r2, #88]	; 0x58
 80037b2:	4b28      	ldr	r3, [pc, #160]	; (8003854 <HAL_DAC_MspInit+0xd0>)
 80037b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037ba:	613b      	str	r3, [r7, #16]
 80037bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037be:	4b25      	ldr	r3, [pc, #148]	; (8003854 <HAL_DAC_MspInit+0xd0>)
 80037c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c2:	4a24      	ldr	r2, [pc, #144]	; (8003854 <HAL_DAC_MspInit+0xd0>)
 80037c4:	f043 0301 	orr.w	r3, r3, #1
 80037c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037ca:	4b22      	ldr	r3, [pc, #136]	; (8003854 <HAL_DAC_MspInit+0xd0>)
 80037cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	60fb      	str	r3, [r7, #12]
 80037d4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80037d6:	2310      	movs	r3, #16
 80037d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037da:	2303      	movs	r3, #3
 80037dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037de:	2300      	movs	r3, #0
 80037e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037e2:	f107 0314 	add.w	r3, r7, #20
 80037e6:	4619      	mov	r1, r3
 80037e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037ec:	f001 fe8c 	bl	8005508 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 80037f0:	4b19      	ldr	r3, [pc, #100]	; (8003858 <HAL_DAC_MspInit+0xd4>)
 80037f2:	4a1a      	ldr	r2, [pc, #104]	; (800385c <HAL_DAC_MspInit+0xd8>)
 80037f4:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 80037f6:	4b18      	ldr	r3, [pc, #96]	; (8003858 <HAL_DAC_MspInit+0xd4>)
 80037f8:	2206      	movs	r2, #6
 80037fa:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037fc:	4b16      	ldr	r3, [pc, #88]	; (8003858 <HAL_DAC_MspInit+0xd4>)
 80037fe:	2210      	movs	r2, #16
 8003800:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003802:	4b15      	ldr	r3, [pc, #84]	; (8003858 <HAL_DAC_MspInit+0xd4>)
 8003804:	2200      	movs	r2, #0
 8003806:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003808:	4b13      	ldr	r3, [pc, #76]	; (8003858 <HAL_DAC_MspInit+0xd4>)
 800380a:	2280      	movs	r2, #128	; 0x80
 800380c:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800380e:	4b12      	ldr	r3, [pc, #72]	; (8003858 <HAL_DAC_MspInit+0xd4>)
 8003810:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003814:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003816:	4b10      	ldr	r3, [pc, #64]	; (8003858 <HAL_DAC_MspInit+0xd4>)
 8003818:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800381c:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 800381e:	4b0e      	ldr	r3, [pc, #56]	; (8003858 <HAL_DAC_MspInit+0xd4>)
 8003820:	2220      	movs	r2, #32
 8003822:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003824:	4b0c      	ldr	r3, [pc, #48]	; (8003858 <HAL_DAC_MspInit+0xd4>)
 8003826:	2200      	movs	r2, #0
 8003828:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 800382a:	480b      	ldr	r0, [pc, #44]	; (8003858 <HAL_DAC_MspInit+0xd4>)
 800382c:	f001 fc36 	bl	800509c <HAL_DMA_Init>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d001      	beq.n	800383a <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8003836:	f7ff fb05 	bl	8002e44 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a06      	ldr	r2, [pc, #24]	; (8003858 <HAL_DAC_MspInit+0xd4>)
 800383e:	609a      	str	r2, [r3, #8]
 8003840:	4a05      	ldr	r2, [pc, #20]	; (8003858 <HAL_DAC_MspInit+0xd4>)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8003846:	bf00      	nop
 8003848:	3728      	adds	r7, #40	; 0x28
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	40007400 	.word	0x40007400
 8003854:	40021000 	.word	0x40021000
 8003858:	20000ce0 	.word	0x20000ce0
 800385c:	40020030 	.word	0x40020030

08003860 <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b0ac      	sub	sp, #176	; 0xb0
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003868:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800386c:	2200      	movs	r2, #0
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	605a      	str	r2, [r3, #4]
 8003872:	609a      	str	r2, [r3, #8]
 8003874:	60da      	str	r2, [r3, #12]
 8003876:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003878:	f107 0314 	add.w	r3, r7, #20
 800387c:	2288      	movs	r2, #136	; 0x88
 800387e:	2100      	movs	r1, #0
 8003880:	4618      	mov	r0, r3
 8003882:	f00c fc73 	bl	801016c <memset>
  if(DFSDM1_Init == 0)
 8003886:	4b45      	ldr	r3, [pc, #276]	; (800399c <HAL_DFSDM_FilterMspInit+0x13c>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d14b      	bne.n	8003926 <HAL_DFSDM_FilterMspInit+0xc6>
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800388e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003892:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8003894:	2300      	movs	r3, #0
 8003896:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800389a:	f107 0314 	add.w	r3, r7, #20
 800389e:	4618      	mov	r0, r3
 80038a0:	f003 fcde 	bl	8007260 <HAL_RCCEx_PeriphCLKConfig>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 80038aa:	f7ff facb 	bl	8002e44 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80038ae:	4b3c      	ldr	r3, [pc, #240]	; (80039a0 <HAL_DFSDM_FilterMspInit+0x140>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	3301      	adds	r3, #1
 80038b4:	4a3a      	ldr	r2, [pc, #232]	; (80039a0 <HAL_DFSDM_FilterMspInit+0x140>)
 80038b6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80038b8:	4b39      	ldr	r3, [pc, #228]	; (80039a0 <HAL_DFSDM_FilterMspInit+0x140>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d10b      	bne.n	80038d8 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80038c0:	4b38      	ldr	r3, [pc, #224]	; (80039a4 <HAL_DFSDM_FilterMspInit+0x144>)
 80038c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038c4:	4a37      	ldr	r2, [pc, #220]	; (80039a4 <HAL_DFSDM_FilterMspInit+0x144>)
 80038c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038ca:	6613      	str	r3, [r2, #96]	; 0x60
 80038cc:	4b35      	ldr	r3, [pc, #212]	; (80039a4 <HAL_DFSDM_FilterMspInit+0x144>)
 80038ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038d4:	613b      	str	r3, [r7, #16]
 80038d6:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80038d8:	4b32      	ldr	r3, [pc, #200]	; (80039a4 <HAL_DFSDM_FilterMspInit+0x144>)
 80038da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038dc:	4a31      	ldr	r2, [pc, #196]	; (80039a4 <HAL_DFSDM_FilterMspInit+0x144>)
 80038de:	f043 0310 	orr.w	r3, r3, #16
 80038e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038e4:	4b2f      	ldr	r3, [pc, #188]	; (80039a4 <HAL_DFSDM_FilterMspInit+0x144>)
 80038e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038e8:	f003 0310 	and.w	r3, r3, #16
 80038ec:	60fb      	str	r3, [r7, #12]
 80038ee:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80038f0:	f44f 7320 	mov.w	r3, #640	; 0x280
 80038f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038f8:	2302      	movs	r3, #2
 80038fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038fe:	2300      	movs	r3, #0
 8003900:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003904:	2300      	movs	r3, #0
 8003906:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800390a:	2306      	movs	r3, #6
 800390c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003910:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003914:	4619      	mov	r1, r3
 8003916:	4824      	ldr	r0, [pc, #144]	; (80039a8 <HAL_DFSDM_FilterMspInit+0x148>)
 8003918:	f001 fdf6 	bl	8005508 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800391c:	4b1f      	ldr	r3, [pc, #124]	; (800399c <HAL_DFSDM_FilterMspInit+0x13c>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	3301      	adds	r3, #1
 8003922:	4a1e      	ldr	r2, [pc, #120]	; (800399c <HAL_DFSDM_FilterMspInit+0x13c>)
 8003924:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a20      	ldr	r2, [pc, #128]	; (80039ac <HAL_DFSDM_FilterMspInit+0x14c>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d130      	bne.n	8003992 <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8003930:	4b1f      	ldr	r3, [pc, #124]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 8003932:	4a20      	ldr	r2, [pc, #128]	; (80039b4 <HAL_DFSDM_FilterMspInit+0x154>)
 8003934:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 8003936:	4b1e      	ldr	r3, [pc, #120]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 8003938:	2200      	movs	r2, #0
 800393a:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800393c:	4b1c      	ldr	r3, [pc, #112]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 800393e:	2200      	movs	r2, #0
 8003940:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8003942:	4b1b      	ldr	r3, [pc, #108]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 8003944:	2200      	movs	r2, #0
 8003946:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8003948:	4b19      	ldr	r3, [pc, #100]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 800394a:	2280      	movs	r2, #128	; 0x80
 800394c:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800394e:	4b18      	ldr	r3, [pc, #96]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 8003950:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003954:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003956:	4b16      	ldr	r3, [pc, #88]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 8003958:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800395c:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 800395e:	4b14      	ldr	r3, [pc, #80]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 8003960:	2220      	movs	r2, #32
 8003962:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8003964:	4b12      	ldr	r3, [pc, #72]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 8003966:	2200      	movs	r2, #0
 8003968:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 800396a:	4811      	ldr	r0, [pc, #68]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 800396c:	f001 fb96 	bl	800509c <HAL_DMA_Init>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d001      	beq.n	800397a <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 8003976:	f7ff fa65 	bl	8002e44 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a0c      	ldr	r2, [pc, #48]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 800397e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003980:	4a0b      	ldr	r2, [pc, #44]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a09      	ldr	r2, [pc, #36]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 800398a:	629a      	str	r2, [r3, #40]	; 0x28
 800398c:	4a08      	ldr	r2, [pc, #32]	; (80039b0 <HAL_DFSDM_FilterMspInit+0x150>)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 8003992:	bf00      	nop
 8003994:	37b0      	adds	r7, #176	; 0xb0
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	20000f88 	.word	0x20000f88
 80039a0:	20000f84 	.word	0x20000f84
 80039a4:	40021000 	.word	0x40021000
 80039a8:	48001000 	.word	0x48001000
 80039ac:	40016100 	.word	0x40016100
 80039b0:	20000db4 	.word	0x20000db4
 80039b4:	40020044 	.word	0x40020044

080039b8 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b0ac      	sub	sp, #176	; 0xb0
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80039c4:	2200      	movs	r2, #0
 80039c6:	601a      	str	r2, [r3, #0]
 80039c8:	605a      	str	r2, [r3, #4]
 80039ca:	609a      	str	r2, [r3, #8]
 80039cc:	60da      	str	r2, [r3, #12]
 80039ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80039d0:	f107 0314 	add.w	r3, r7, #20
 80039d4:	2288      	movs	r2, #136	; 0x88
 80039d6:	2100      	movs	r1, #0
 80039d8:	4618      	mov	r0, r3
 80039da:	f00c fbc7 	bl	801016c <memset>
  if(DFSDM1_Init == 0)
 80039de:	4b2a      	ldr	r3, [pc, #168]	; (8003a88 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d14b      	bne.n	8003a7e <HAL_DFSDM_ChannelMspInit+0xc6>
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80039e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80039ec:	2300      	movs	r3, #0
 80039ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039f2:	f107 0314 	add.w	r3, r7, #20
 80039f6:	4618      	mov	r0, r3
 80039f8:	f003 fc32 	bl	8007260 <HAL_RCCEx_PeriphCLKConfig>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d001      	beq.n	8003a06 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8003a02:	f7ff fa1f 	bl	8002e44 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003a06:	4b21      	ldr	r3, [pc, #132]	; (8003a8c <HAL_DFSDM_ChannelMspInit+0xd4>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	3301      	adds	r3, #1
 8003a0c:	4a1f      	ldr	r2, [pc, #124]	; (8003a8c <HAL_DFSDM_ChannelMspInit+0xd4>)
 8003a0e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003a10:	4b1e      	ldr	r3, [pc, #120]	; (8003a8c <HAL_DFSDM_ChannelMspInit+0xd4>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d10b      	bne.n	8003a30 <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003a18:	4b1d      	ldr	r3, [pc, #116]	; (8003a90 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003a1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a1c:	4a1c      	ldr	r2, [pc, #112]	; (8003a90 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003a1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a22:	6613      	str	r3, [r2, #96]	; 0x60
 8003a24:	4b1a      	ldr	r3, [pc, #104]	; (8003a90 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003a26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a2c:	613b      	str	r3, [r7, #16]
 8003a2e:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a30:	4b17      	ldr	r3, [pc, #92]	; (8003a90 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003a32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a34:	4a16      	ldr	r2, [pc, #88]	; (8003a90 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003a36:	f043 0310 	orr.w	r3, r3, #16
 8003a3a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a3c:	4b14      	ldr	r3, [pc, #80]	; (8003a90 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a40:	f003 0310 	and.w	r3, r3, #16
 8003a44:	60fb      	str	r3, [r7, #12]
 8003a46:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8003a48:	f44f 7320 	mov.w	r3, #640	; 0x280
 8003a4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a50:	2302      	movs	r3, #2
 8003a52:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a56:	2300      	movs	r3, #0
 8003a58:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003a62:	2306      	movs	r3, #6
 8003a64:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a68:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	4809      	ldr	r0, [pc, #36]	; (8003a94 <HAL_DFSDM_ChannelMspInit+0xdc>)
 8003a70:	f001 fd4a 	bl	8005508 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8003a74:	4b04      	ldr	r3, [pc, #16]	; (8003a88 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	4a03      	ldr	r2, [pc, #12]	; (8003a88 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8003a7c:	6013      	str	r3, [r2, #0]
  }

}
 8003a7e:	bf00      	nop
 8003a80:	37b0      	adds	r7, #176	; 0xb0
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	20000f88 	.word	0x20000f88
 8003a8c:	20000f84 	.word	0x20000f84
 8003a90:	40021000 	.word	0x40021000
 8003a94:	48001000 	.word	0x48001000

08003a98 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b08a      	sub	sp, #40	; 0x28
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003aa0:	f107 0314 	add.w	r3, r7, #20
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	601a      	str	r2, [r3, #0]
 8003aa8:	605a      	str	r2, [r3, #4]
 8003aaa:	609a      	str	r2, [r3, #8]
 8003aac:	60da      	str	r2, [r3, #12]
 8003aae:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a17      	ldr	r2, [pc, #92]	; (8003b14 <HAL_QSPI_MspInit+0x7c>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d128      	bne.n	8003b0c <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003aba:	4b17      	ldr	r3, [pc, #92]	; (8003b18 <HAL_QSPI_MspInit+0x80>)
 8003abc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003abe:	4a16      	ldr	r2, [pc, #88]	; (8003b18 <HAL_QSPI_MspInit+0x80>)
 8003ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ac4:	6513      	str	r3, [r2, #80]	; 0x50
 8003ac6:	4b14      	ldr	r3, [pc, #80]	; (8003b18 <HAL_QSPI_MspInit+0x80>)
 8003ac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ace:	613b      	str	r3, [r7, #16]
 8003ad0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ad2:	4b11      	ldr	r3, [pc, #68]	; (8003b18 <HAL_QSPI_MspInit+0x80>)
 8003ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ad6:	4a10      	ldr	r2, [pc, #64]	; (8003b18 <HAL_QSPI_MspInit+0x80>)
 8003ad8:	f043 0310 	orr.w	r3, r3, #16
 8003adc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ade:	4b0e      	ldr	r3, [pc, #56]	; (8003b18 <HAL_QSPI_MspInit+0x80>)
 8003ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae2:	f003 0310 	and.w	r3, r3, #16
 8003ae6:	60fb      	str	r3, [r7, #12]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8003aea:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8003aee:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003af0:	2302      	movs	r3, #2
 8003af2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003af4:	2300      	movs	r3, #0
 8003af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003af8:	2303      	movs	r3, #3
 8003afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003afc:	230a      	movs	r3, #10
 8003afe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003b00:	f107 0314 	add.w	r3, r7, #20
 8003b04:	4619      	mov	r1, r3
 8003b06:	4805      	ldr	r0, [pc, #20]	; (8003b1c <HAL_QSPI_MspInit+0x84>)
 8003b08:	f001 fcfe 	bl	8005508 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8003b0c:	bf00      	nop
 8003b0e:	3728      	adds	r7, #40	; 0x28
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	a0001000 	.word	0xa0001000
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	48001000 	.word	0x48001000

08003b20 <HAL_QSPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  if(hqspi->Instance==QUADSPI)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a08      	ldr	r2, [pc, #32]	; (8003b50 <HAL_QSPI_MspDeInit+0x30>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d10a      	bne.n	8003b48 <HAL_QSPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 8003b32:	4b08      	ldr	r3, [pc, #32]	; (8003b54 <HAL_QSPI_MspDeInit+0x34>)
 8003b34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b36:	4a07      	ldr	r2, [pc, #28]	; (8003b54 <HAL_QSPI_MspDeInit+0x34>)
 8003b38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b3c:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8003b3e:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8003b42:	4805      	ldr	r0, [pc, #20]	; (8003b58 <HAL_QSPI_MspDeInit+0x38>)
 8003b44:	f001 fe8a 	bl	800585c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }

}
 8003b48:	bf00      	nop
 8003b4a:	3708      	adds	r7, #8
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	a0001000 	.word	0xa0001000
 8003b54:	40021000 	.word	0x40021000
 8003b58:	48001000 	.word	0x48001000

08003b5c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b6c:	d113      	bne.n	8003b96 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b6e:	4b0c      	ldr	r3, [pc, #48]	; (8003ba0 <HAL_TIM_Base_MspInit+0x44>)
 8003b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b72:	4a0b      	ldr	r2, [pc, #44]	; (8003ba0 <HAL_TIM_Base_MspInit+0x44>)
 8003b74:	f043 0301 	orr.w	r3, r3, #1
 8003b78:	6593      	str	r3, [r2, #88]	; 0x58
 8003b7a:	4b09      	ldr	r3, [pc, #36]	; (8003ba0 <HAL_TIM_Base_MspInit+0x44>)
 8003b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	60fb      	str	r3, [r7, #12]
 8003b84:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003b86:	2200      	movs	r2, #0
 8003b88:	2100      	movs	r1, #0
 8003b8a:	201c      	movs	r0, #28
 8003b8c:	f000 fae6 	bl	800415c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b90:	201c      	movs	r0, #28
 8003b92:	f000 faff 	bl	8004194 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003b96:	bf00      	nop
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40021000 	.word	0x40021000

08003ba4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b0ac      	sub	sp, #176	; 0xb0
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	605a      	str	r2, [r3, #4]
 8003bb6:	609a      	str	r2, [r3, #8]
 8003bb8:	60da      	str	r2, [r3, #12]
 8003bba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bbc:	f107 0314 	add.w	r3, r7, #20
 8003bc0:	2288      	movs	r2, #136	; 0x88
 8003bc2:	2100      	movs	r1, #0
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f00c fad1 	bl	801016c <memset>
  if(huart->Instance==USART1)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a21      	ldr	r2, [pc, #132]	; (8003c54 <HAL_UART_MspInit+0xb0>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d13a      	bne.n	8003c4a <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003bdc:	f107 0314 	add.w	r3, r7, #20
 8003be0:	4618      	mov	r0, r3
 8003be2:	f003 fb3d 	bl	8007260 <HAL_RCCEx_PeriphCLKConfig>
 8003be6:	4603      	mov	r3, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d001      	beq.n	8003bf0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003bec:	f7ff f92a 	bl	8002e44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003bf0:	4b19      	ldr	r3, [pc, #100]	; (8003c58 <HAL_UART_MspInit+0xb4>)
 8003bf2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bf4:	4a18      	ldr	r2, [pc, #96]	; (8003c58 <HAL_UART_MspInit+0xb4>)
 8003bf6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bfa:	6613      	str	r3, [r2, #96]	; 0x60
 8003bfc:	4b16      	ldr	r3, [pc, #88]	; (8003c58 <HAL_UART_MspInit+0xb4>)
 8003bfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c04:	613b      	str	r3, [r7, #16]
 8003c06:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c08:	4b13      	ldr	r3, [pc, #76]	; (8003c58 <HAL_UART_MspInit+0xb4>)
 8003c0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c0c:	4a12      	ldr	r2, [pc, #72]	; (8003c58 <HAL_UART_MspInit+0xb4>)
 8003c0e:	f043 0302 	orr.w	r3, r3, #2
 8003c12:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c14:	4b10      	ldr	r3, [pc, #64]	; (8003c58 <HAL_UART_MspInit+0xb4>)
 8003c16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c20:	23c0      	movs	r3, #192	; 0xc0
 8003c22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c26:	2302      	movs	r3, #2
 8003c28:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c32:	2303      	movs	r3, #3
 8003c34:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003c38:	2307      	movs	r3, #7
 8003c3a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c3e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003c42:	4619      	mov	r1, r3
 8003c44:	4805      	ldr	r0, [pc, #20]	; (8003c5c <HAL_UART_MspInit+0xb8>)
 8003c46:	f001 fc5f 	bl	8005508 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003c4a:	bf00      	nop
 8003c4c:	37b0      	adds	r7, #176	; 0xb0
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	40013800 	.word	0x40013800
 8003c58:	40021000 	.word	0x40021000
 8003c5c:	48000400 	.word	0x48000400

08003c60 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b08c      	sub	sp, #48	; 0x30
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0);
 8003c70:	2200      	movs	r2, #0
 8003c72:	6879      	ldr	r1, [r7, #4]
 8003c74:	201a      	movs	r0, #26
 8003c76:	f000 fa71 	bl	800415c <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8003c7a:	201a      	movs	r0, #26
 8003c7c:	f000 fa8a 	bl	8004194 <HAL_NVIC_EnableIRQ>

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8003c80:	4b1e      	ldr	r3, [pc, #120]	; (8003cfc <HAL_InitTick+0x9c>)
 8003c82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c84:	4a1d      	ldr	r2, [pc, #116]	; (8003cfc <HAL_InitTick+0x9c>)
 8003c86:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c8a:	6613      	str	r3, [r2, #96]	; 0x60
 8003c8c:	4b1b      	ldr	r3, [pc, #108]	; (8003cfc <HAL_InitTick+0x9c>)
 8003c8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c90:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c94:	60fb      	str	r3, [r7, #12]
 8003c96:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003c98:	f107 0210 	add.w	r2, r7, #16
 8003c9c:	f107 0314 	add.w	r3, r7, #20
 8003ca0:	4611      	mov	r1, r2
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f003 fa4a 	bl	800713c <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003ca8:	f003 fa32 	bl	8007110 <HAL_RCC_GetPCLK2Freq>
 8003cac:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cb0:	4a13      	ldr	r2, [pc, #76]	; (8003d00 <HAL_InitTick+0xa0>)
 8003cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb6:	0c9b      	lsrs	r3, r3, #18
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8003cbc:	4b11      	ldr	r3, [pc, #68]	; (8003d04 <HAL_InitTick+0xa4>)
 8003cbe:	4a12      	ldr	r2, [pc, #72]	; (8003d08 <HAL_InitTick+0xa8>)
 8003cc0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8003cc2:	4b10      	ldr	r3, [pc, #64]	; (8003d04 <HAL_InitTick+0xa4>)
 8003cc4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003cc8:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8003cca:	4a0e      	ldr	r2, [pc, #56]	; (8003d04 <HAL_InitTick+0xa4>)
 8003ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cce:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8003cd0:	4b0c      	ldr	r3, [pc, #48]	; (8003d04 <HAL_InitTick+0xa4>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cd6:	4b0b      	ldr	r3, [pc, #44]	; (8003d04 <HAL_InitTick+0xa4>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8003cdc:	4809      	ldr	r0, [pc, #36]	; (8003d04 <HAL_InitTick+0xa4>)
 8003cde:	f003 ff7b 	bl	8007bd8 <HAL_TIM_Base_Init>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d104      	bne.n	8003cf2 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8003ce8:	4806      	ldr	r0, [pc, #24]	; (8003d04 <HAL_InitTick+0xa4>)
 8003cea:	f003 ffcd 	bl	8007c88 <HAL_TIM_Base_Start_IT>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	e000      	b.n	8003cf4 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3730      	adds	r7, #48	; 0x30
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	431bde83 	.word	0x431bde83
 8003d04:	200010b8 	.word	0x200010b8
 8003d08:	40014800 	.word	0x40014800

08003d0c <HAL_SuspendTick>:
  * @note   Disable the tick increment by disabling TIM17 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_SuspendTick(void)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	af00      	add	r7, sp, #0
  /* Disable TIM17 update Interrupt */
  __HAL_TIM_DISABLE_IT(&htim17, TIM_IT_UPDATE);
 8003d10:	4b06      	ldr	r3, [pc, #24]	; (8003d2c <HAL_SuspendTick+0x20>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	68da      	ldr	r2, [r3, #12]
 8003d16:	4b05      	ldr	r3, [pc, #20]	; (8003d2c <HAL_SuspendTick+0x20>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f022 0201 	bic.w	r2, r2, #1
 8003d1e:	60da      	str	r2, [r3, #12]
}
 8003d20:	bf00      	nop
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	200010b8 	.word	0x200010b8

08003d30 <HAL_ResumeTick>:
  * @note   Enable the tick increment by Enabling TIM17 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_ResumeTick(void)
{
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0
  /* Enable TIM17 Update interrupt */
  __HAL_TIM_ENABLE_IT(&htim17, TIM_IT_UPDATE);
 8003d34:	4b06      	ldr	r3, [pc, #24]	; (8003d50 <HAL_ResumeTick+0x20>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68da      	ldr	r2, [r3, #12]
 8003d3a:	4b05      	ldr	r3, [pc, #20]	; (8003d50 <HAL_ResumeTick+0x20>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f042 0201 	orr.w	r2, r2, #1
 8003d42:	60da      	str	r2, [r3, #12]
}
 8003d44:	bf00      	nop
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop
 8003d50:	200010b8 	.word	0x200010b8

08003d54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d54:	b480      	push	{r7}
 8003d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003d58:	e7fe      	b.n	8003d58 <NMI_Handler+0x4>

08003d5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d5a:	b480      	push	{r7}
 8003d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d5e:	e7fe      	b.n	8003d5e <HardFault_Handler+0x4>

08003d60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d64:	e7fe      	b.n	8003d64 <MemManage_Handler+0x4>

08003d66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d66:	b480      	push	{r7}
 8003d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d6a:	e7fe      	b.n	8003d6a <BusFault_Handler+0x4>

08003d6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d70:	e7fe      	b.n	8003d70 <UsageFault_Handler+0x4>

08003d72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d72:	b480      	push	{r7}
 8003d74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d76:	bf00      	nop
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d84:	bf00      	nop
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr

08003d8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d8e:	b480      	push	{r7}
 8003d90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d92:	bf00      	nop
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003da0:	bf00      	nop
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
	...

08003dac <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8003db0:	4802      	ldr	r0, [pc, #8]	; (8003dbc <DMA1_Channel3_IRQHandler+0x10>)
 8003db2:	f001 fac9 	bl	8005348 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003db6:	bf00      	nop
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	20000ce0 	.word	0x20000ce0

08003dc0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8003dc4:	4802      	ldr	r0, [pc, #8]	; (8003dd0 <DMA1_Channel4_IRQHandler+0x10>)
 8003dc6:	f001 fabf 	bl	8005348 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003dca:	bf00      	nop
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	20000db4 	.word	0x20000db4

08003dd4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8003dd8:	4802      	ldr	r0, [pc, #8]	; (8003de4 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8003dda:	f003 ffc5 	bl	8007d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8003dde:	bf00      	nop
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	200010b8 	.word	0x200010b8

08003de8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003dec:	4802      	ldr	r0, [pc, #8]	; (8003df8 <TIM2_IRQHandler+0x10>)
 8003dee:	f003 ffbb 	bl	8007d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003df2:	bf00      	nop
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	20000e40 	.word	0x20000e40

08003dfc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003e00:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003e04:	f001 fe36 	bl	8005a74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003e08:	bf00      	nop
 8003e0a:	bd80      	pop	{r7, pc}

08003e0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	af00      	add	r7, sp, #0
	return 1;
 8003e10:	2301      	movs	r3, #1
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <_kill>:

int _kill(int pid, int sig)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b082      	sub	sp, #8
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003e26:	f00c f959 	bl	80100dc <__errno>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2216      	movs	r2, #22
 8003e2e:	601a      	str	r2, [r3, #0]
	return -1;
 8003e30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3708      	adds	r7, #8
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <_exit>:

void _exit (int status)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003e44:	f04f 31ff 	mov.w	r1, #4294967295
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f7ff ffe7 	bl	8003e1c <_kill>
	while (1) {}		/* Make sure we hang here */
 8003e4e:	e7fe      	b.n	8003e4e <_exit+0x12>

08003e50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b086      	sub	sp, #24
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e58:	4a14      	ldr	r2, [pc, #80]	; (8003eac <_sbrk+0x5c>)
 8003e5a:	4b15      	ldr	r3, [pc, #84]	; (8003eb0 <_sbrk+0x60>)
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e64:	4b13      	ldr	r3, [pc, #76]	; (8003eb4 <_sbrk+0x64>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d102      	bne.n	8003e72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e6c:	4b11      	ldr	r3, [pc, #68]	; (8003eb4 <_sbrk+0x64>)
 8003e6e:	4a12      	ldr	r2, [pc, #72]	; (8003eb8 <_sbrk+0x68>)
 8003e70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e72:	4b10      	ldr	r3, [pc, #64]	; (8003eb4 <_sbrk+0x64>)
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4413      	add	r3, r2
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d207      	bcs.n	8003e90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e80:	f00c f92c 	bl	80100dc <__errno>
 8003e84:	4603      	mov	r3, r0
 8003e86:	220c      	movs	r2, #12
 8003e88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e8e:	e009      	b.n	8003ea4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e90:	4b08      	ldr	r3, [pc, #32]	; (8003eb4 <_sbrk+0x64>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e96:	4b07      	ldr	r3, [pc, #28]	; (8003eb4 <_sbrk+0x64>)
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	4a05      	ldr	r2, [pc, #20]	; (8003eb4 <_sbrk+0x64>)
 8003ea0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3718      	adds	r7, #24
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	20018000 	.word	0x20018000
 8003eb0:	00000800 	.word	0x00000800
 8003eb4:	20000f8c 	.word	0x20000f8c
 8003eb8:	20001118 	.word	0x20001118

08003ebc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003ec0:	4b06      	ldr	r3, [pc, #24]	; (8003edc <SystemInit+0x20>)
 8003ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ec6:	4a05      	ldr	r2, [pc, #20]	; (8003edc <SystemInit+0x20>)
 8003ec8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ecc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003ed0:	bf00      	nop
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	e000ed00 	.word	0xe000ed00

08003ee0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003ee0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f18 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003ee4:	f7ff ffea 	bl	8003ebc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ee8:	480c      	ldr	r0, [pc, #48]	; (8003f1c <LoopForever+0x6>)
  ldr r1, =_edata
 8003eea:	490d      	ldr	r1, [pc, #52]	; (8003f20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003eec:	4a0d      	ldr	r2, [pc, #52]	; (8003f24 <LoopForever+0xe>)
  movs r3, #0
 8003eee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ef0:	e002      	b.n	8003ef8 <LoopCopyDataInit>

08003ef2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ef2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ef4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ef6:	3304      	adds	r3, #4

08003ef8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ef8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003efa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003efc:	d3f9      	bcc.n	8003ef2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003efe:	4a0a      	ldr	r2, [pc, #40]	; (8003f28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003f00:	4c0a      	ldr	r4, [pc, #40]	; (8003f2c <LoopForever+0x16>)
  movs r3, #0
 8003f02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f04:	e001      	b.n	8003f0a <LoopFillZerobss>

08003f06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f08:	3204      	adds	r2, #4

08003f0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f0c:	d3fb      	bcc.n	8003f06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003f0e:	f00c f8eb 	bl	80100e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003f12:	f7fe f843 	bl	8001f9c <main>

08003f16 <LoopForever>:

LoopForever:
    b LoopForever
 8003f16:	e7fe      	b.n	8003f16 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003f18:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003f1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f20:	20000c8c 	.word	0x20000c8c
  ldr r2, =_sidata
 8003f24:	08067a74 	.word	0x08067a74
  ldr r2, =_sbss
 8003f28:	20000c8c 	.word	0x20000c8c
  ldr r4, =_ebss
 8003f2c:	20001118 	.word	0x20001118

08003f30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003f30:	e7fe      	b.n	8003f30 <ADC1_2_IRQHandler>

08003f32 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b082      	sub	sp, #8
 8003f36:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f3c:	2003      	movs	r0, #3
 8003f3e:	f000 f902 	bl	8004146 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f42:	200f      	movs	r0, #15
 8003f44:	f7ff fe8c 	bl	8003c60 <HAL_InitTick>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d002      	beq.n	8003f54 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	71fb      	strb	r3, [r7, #7]
 8003f52:	e001      	b.n	8003f58 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003f54:	f7ff fbd2 	bl	80036fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003f58:	79fb      	ldrb	r3, [r7, #7]
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
	...

08003f64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003f68:	4b06      	ldr	r3, [pc, #24]	; (8003f84 <HAL_IncTick+0x20>)
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	4b06      	ldr	r3, [pc, #24]	; (8003f88 <HAL_IncTick+0x24>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4413      	add	r3, r2
 8003f74:	4a04      	ldr	r2, [pc, #16]	; (8003f88 <HAL_IncTick+0x24>)
 8003f76:	6013      	str	r3, [r2, #0]
}
 8003f78:	bf00      	nop
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	20000010 	.word	0x20000010
 8003f88:	20001104 	.word	0x20001104

08003f8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	af00      	add	r7, sp, #0
  return uwTick;
 8003f90:	4b03      	ldr	r3, [pc, #12]	; (8003fa0 <HAL_GetTick+0x14>)
 8003f92:	681b      	ldr	r3, [r3, #0]
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	20001104 	.word	0x20001104

08003fa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003fac:	f7ff ffee 	bl	8003f8c <HAL_GetTick>
 8003fb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fbc:	d005      	beq.n	8003fca <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003fbe:	4b0a      	ldr	r3, [pc, #40]	; (8003fe8 <HAL_Delay+0x44>)
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003fca:	bf00      	nop
 8003fcc:	f7ff ffde 	bl	8003f8c <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d8f7      	bhi.n	8003fcc <HAL_Delay+0x28>
  {
  }
}
 8003fdc:	bf00      	nop
 8003fde:	bf00      	nop
 8003fe0:	3710      	adds	r7, #16
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	20000010 	.word	0x20000010

08003fec <__NVIC_SetPriorityGrouping>:
{
 8003fec:	b480      	push	{r7}
 8003fee:	b085      	sub	sp, #20
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f003 0307 	and.w	r3, r3, #7
 8003ffa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ffc:	4b0c      	ldr	r3, [pc, #48]	; (8004030 <__NVIC_SetPriorityGrouping+0x44>)
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004002:	68ba      	ldr	r2, [r7, #8]
 8004004:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004008:	4013      	ands	r3, r2
 800400a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004014:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004018:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800401c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800401e:	4a04      	ldr	r2, [pc, #16]	; (8004030 <__NVIC_SetPriorityGrouping+0x44>)
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	60d3      	str	r3, [r2, #12]
}
 8004024:	bf00      	nop
 8004026:	3714      	adds	r7, #20
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr
 8004030:	e000ed00 	.word	0xe000ed00

08004034 <__NVIC_GetPriorityGrouping>:
{
 8004034:	b480      	push	{r7}
 8004036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004038:	4b04      	ldr	r3, [pc, #16]	; (800404c <__NVIC_GetPriorityGrouping+0x18>)
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	0a1b      	lsrs	r3, r3, #8
 800403e:	f003 0307 	and.w	r3, r3, #7
}
 8004042:	4618      	mov	r0, r3
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr
 800404c:	e000ed00 	.word	0xe000ed00

08004050 <__NVIC_EnableIRQ>:
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	4603      	mov	r3, r0
 8004058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800405a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800405e:	2b00      	cmp	r3, #0
 8004060:	db0b      	blt.n	800407a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004062:	79fb      	ldrb	r3, [r7, #7]
 8004064:	f003 021f 	and.w	r2, r3, #31
 8004068:	4907      	ldr	r1, [pc, #28]	; (8004088 <__NVIC_EnableIRQ+0x38>)
 800406a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800406e:	095b      	lsrs	r3, r3, #5
 8004070:	2001      	movs	r0, #1
 8004072:	fa00 f202 	lsl.w	r2, r0, r2
 8004076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800407a:	bf00      	nop
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	e000e100 	.word	0xe000e100

0800408c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	4603      	mov	r3, r0
 8004094:	6039      	str	r1, [r7, #0]
 8004096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800409c:	2b00      	cmp	r3, #0
 800409e:	db0a      	blt.n	80040b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	b2da      	uxtb	r2, r3
 80040a4:	490c      	ldr	r1, [pc, #48]	; (80040d8 <__NVIC_SetPriority+0x4c>)
 80040a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040aa:	0112      	lsls	r2, r2, #4
 80040ac:	b2d2      	uxtb	r2, r2
 80040ae:	440b      	add	r3, r1
 80040b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040b4:	e00a      	b.n	80040cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	b2da      	uxtb	r2, r3
 80040ba:	4908      	ldr	r1, [pc, #32]	; (80040dc <__NVIC_SetPriority+0x50>)
 80040bc:	79fb      	ldrb	r3, [r7, #7]
 80040be:	f003 030f 	and.w	r3, r3, #15
 80040c2:	3b04      	subs	r3, #4
 80040c4:	0112      	lsls	r2, r2, #4
 80040c6:	b2d2      	uxtb	r2, r2
 80040c8:	440b      	add	r3, r1
 80040ca:	761a      	strb	r2, [r3, #24]
}
 80040cc:	bf00      	nop
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr
 80040d8:	e000e100 	.word	0xe000e100
 80040dc:	e000ed00 	.word	0xe000ed00

080040e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b089      	sub	sp, #36	; 0x24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	60b9      	str	r1, [r7, #8]
 80040ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f003 0307 	and.w	r3, r3, #7
 80040f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040f4:	69fb      	ldr	r3, [r7, #28]
 80040f6:	f1c3 0307 	rsb	r3, r3, #7
 80040fa:	2b04      	cmp	r3, #4
 80040fc:	bf28      	it	cs
 80040fe:	2304      	movcs	r3, #4
 8004100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	3304      	adds	r3, #4
 8004106:	2b06      	cmp	r3, #6
 8004108:	d902      	bls.n	8004110 <NVIC_EncodePriority+0x30>
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	3b03      	subs	r3, #3
 800410e:	e000      	b.n	8004112 <NVIC_EncodePriority+0x32>
 8004110:	2300      	movs	r3, #0
 8004112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004114:	f04f 32ff 	mov.w	r2, #4294967295
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	fa02 f303 	lsl.w	r3, r2, r3
 800411e:	43da      	mvns	r2, r3
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	401a      	ands	r2, r3
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004128:	f04f 31ff 	mov.w	r1, #4294967295
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	fa01 f303 	lsl.w	r3, r1, r3
 8004132:	43d9      	mvns	r1, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004138:	4313      	orrs	r3, r2
         );
}
 800413a:	4618      	mov	r0, r3
 800413c:	3724      	adds	r7, #36	; 0x24
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr

08004146 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004146:	b580      	push	{r7, lr}
 8004148:	b082      	sub	sp, #8
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f7ff ff4c 	bl	8003fec <__NVIC_SetPriorityGrouping>
}
 8004154:	bf00      	nop
 8004156:	3708      	adds	r7, #8
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b086      	sub	sp, #24
 8004160:	af00      	add	r7, sp, #0
 8004162:	4603      	mov	r3, r0
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]
 8004168:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800416a:	2300      	movs	r3, #0
 800416c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800416e:	f7ff ff61 	bl	8004034 <__NVIC_GetPriorityGrouping>
 8004172:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	68b9      	ldr	r1, [r7, #8]
 8004178:	6978      	ldr	r0, [r7, #20]
 800417a:	f7ff ffb1 	bl	80040e0 <NVIC_EncodePriority>
 800417e:	4602      	mov	r2, r0
 8004180:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004184:	4611      	mov	r1, r2
 8004186:	4618      	mov	r0, r3
 8004188:	f7ff ff80 	bl	800408c <__NVIC_SetPriority>
}
 800418c:	bf00      	nop
 800418e:	3718      	adds	r7, #24
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}

08004194 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b082      	sub	sp, #8
 8004198:	af00      	add	r7, sp, #0
 800419a:	4603      	mov	r3, r0
 800419c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800419e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7ff ff54 	bl	8004050 <__NVIC_EnableIRQ>
}
 80041a8:	bf00      	nop
 80041aa:	3708      	adds	r7, #8
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e054      	b.n	800426c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	7f5b      	ldrb	r3, [r3, #29]
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d105      	bne.n	80041d8 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f7ff fab6 	bl	8003744 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2202      	movs	r2, #2
 80041dc:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	791b      	ldrb	r3, [r3, #4]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10c      	bne.n	8004200 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a22      	ldr	r2, [pc, #136]	; (8004274 <HAL_CRC_Init+0xc4>)
 80041ec:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 0218 	bic.w	r2, r2, #24
 80041fc:	609a      	str	r2, [r3, #8]
 80041fe:	e00c      	b.n	800421a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6899      	ldr	r1, [r3, #8]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	461a      	mov	r2, r3
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f000 f834 	bl	8004278 <HAL_CRCEx_Polynomial_Set>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d001      	beq.n	800421a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e028      	b.n	800426c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	795b      	ldrb	r3, [r3, #5]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d105      	bne.n	800422e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f04f 32ff 	mov.w	r2, #4294967295
 800422a:	611a      	str	r2, [r3, #16]
 800422c:	e004      	b.n	8004238 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	6912      	ldr	r2, [r2, #16]
 8004236:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	695a      	ldr	r2, [r3, #20]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	430a      	orrs	r2, r1
 800424c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	699a      	ldr	r2, [r3, #24]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	430a      	orrs	r2, r1
 8004262:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800426a:	2300      	movs	r3, #0
}
 800426c:	4618      	mov	r0, r3
 800426e:	3708      	adds	r7, #8
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}
 8004274:	04c11db7 	.word	0x04c11db7

08004278 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004278:	b480      	push	{r7}
 800427a:	b087      	sub	sp, #28
 800427c:	af00      	add	r7, sp, #0
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004284:	2300      	movs	r3, #0
 8004286:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004288:	231f      	movs	r3, #31
 800428a:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800428c:	bf00      	nop
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1e5a      	subs	r2, r3, #1
 8004292:	613a      	str	r2, [r7, #16]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d009      	beq.n	80042ac <HAL_CRCEx_Polynomial_Set+0x34>
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	f003 031f 	and.w	r3, r3, #31
 800429e:	68ba      	ldr	r2, [r7, #8]
 80042a0:	fa22 f303 	lsr.w	r3, r2, r3
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d0f0      	beq.n	800428e <HAL_CRCEx_Polynomial_Set+0x16>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2b18      	cmp	r3, #24
 80042b0:	d846      	bhi.n	8004340 <HAL_CRCEx_Polynomial_Set+0xc8>
 80042b2:	a201      	add	r2, pc, #4	; (adr r2, 80042b8 <HAL_CRCEx_Polynomial_Set+0x40>)
 80042b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042b8:	08004347 	.word	0x08004347
 80042bc:	08004341 	.word	0x08004341
 80042c0:	08004341 	.word	0x08004341
 80042c4:	08004341 	.word	0x08004341
 80042c8:	08004341 	.word	0x08004341
 80042cc:	08004341 	.word	0x08004341
 80042d0:	08004341 	.word	0x08004341
 80042d4:	08004341 	.word	0x08004341
 80042d8:	08004335 	.word	0x08004335
 80042dc:	08004341 	.word	0x08004341
 80042e0:	08004341 	.word	0x08004341
 80042e4:	08004341 	.word	0x08004341
 80042e8:	08004341 	.word	0x08004341
 80042ec:	08004341 	.word	0x08004341
 80042f0:	08004341 	.word	0x08004341
 80042f4:	08004341 	.word	0x08004341
 80042f8:	08004329 	.word	0x08004329
 80042fc:	08004341 	.word	0x08004341
 8004300:	08004341 	.word	0x08004341
 8004304:	08004341 	.word	0x08004341
 8004308:	08004341 	.word	0x08004341
 800430c:	08004341 	.word	0x08004341
 8004310:	08004341 	.word	0x08004341
 8004314:	08004341 	.word	0x08004341
 8004318:	0800431d 	.word	0x0800431d
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	2b06      	cmp	r3, #6
 8004320:	d913      	bls.n	800434a <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004326:	e010      	b.n	800434a <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	2b07      	cmp	r3, #7
 800432c:	d90f      	bls.n	800434e <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004332:	e00c      	b.n	800434e <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	2b0f      	cmp	r3, #15
 8004338:	d90b      	bls.n	8004352 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800433e:	e008      	b.n	8004352 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	75fb      	strb	r3, [r7, #23]
      break;
 8004344:	e006      	b.n	8004354 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004346:	bf00      	nop
 8004348:	e004      	b.n	8004354 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800434a:	bf00      	nop
 800434c:	e002      	b.n	8004354 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800434e:	bf00      	nop
 8004350:	e000      	b.n	8004354 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004352:	bf00      	nop
  }
  if (status == HAL_OK)
 8004354:	7dfb      	ldrb	r3, [r7, #23]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10d      	bne.n	8004376 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68ba      	ldr	r2, [r7, #8]
 8004360:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f023 0118 	bic.w	r1, r3, #24
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	430a      	orrs	r2, r1
 8004374:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8004376:	7dfb      	ldrb	r3, [r7, #23]
}
 8004378:	4618      	mov	r0, r3
 800437a:	371c      	adds	r7, #28
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d101      	bne.n	8004396 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e014      	b.n	80043c0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	791b      	ldrb	r3, [r3, #4]
 800439a:	b2db      	uxtb	r3, r3
 800439c:	2b00      	cmp	r3, #0
 800439e:	d105      	bne.n	80043ac <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f7ff f9ec 	bl	8003784 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2202      	movs	r2, #2
 80043b0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3708      	adds	r7, #8
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
 80043d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 80043d6:	2300      	movs	r3, #0
 80043d8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	795b      	ldrb	r3, [r3, #5]
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d101      	bne.n	80043e6 <HAL_DAC_Start_DMA+0x1e>
 80043e2:	2302      	movs	r3, #2
 80043e4:	e0ab      	b.n	800453e <HAL_DAC_Start_DMA+0x176>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2201      	movs	r2, #1
 80043ea:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2202      	movs	r2, #2
 80043f0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d12f      	bne.n	8004458 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	4a52      	ldr	r2, [pc, #328]	; (8004548 <HAL_DAC_Start_DMA+0x180>)
 80043fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	4a51      	ldr	r2, [pc, #324]	; (800454c <HAL_DAC_Start_DMA+0x184>)
 8004406:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	4a50      	ldr	r2, [pc, #320]	; (8004550 <HAL_DAC_Start_DMA+0x188>)
 800440e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800441e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004420:	6a3b      	ldr	r3, [r7, #32]
 8004422:	2b08      	cmp	r3, #8
 8004424:	d013      	beq.n	800444e <HAL_DAC_Start_DMA+0x86>
 8004426:	6a3b      	ldr	r3, [r7, #32]
 8004428:	2b08      	cmp	r3, #8
 800442a:	d845      	bhi.n	80044b8 <HAL_DAC_Start_DMA+0xf0>
 800442c:	6a3b      	ldr	r3, [r7, #32]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d003      	beq.n	800443a <HAL_DAC_Start_DMA+0x72>
 8004432:	6a3b      	ldr	r3, [r7, #32]
 8004434:	2b04      	cmp	r3, #4
 8004436:	d005      	beq.n	8004444 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8004438:	e03e      	b.n	80044b8 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	3308      	adds	r3, #8
 8004440:	613b      	str	r3, [r7, #16]
        break;
 8004442:	e03c      	b.n	80044be <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	330c      	adds	r3, #12
 800444a:	613b      	str	r3, [r7, #16]
        break;
 800444c:	e037      	b.n	80044be <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	3310      	adds	r3, #16
 8004454:	613b      	str	r3, [r7, #16]
        break;
 8004456:	e032      	b.n	80044be <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	4a3d      	ldr	r2, [pc, #244]	; (8004554 <HAL_DAC_Start_DMA+0x18c>)
 800445e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	4a3c      	ldr	r2, [pc, #240]	; (8004558 <HAL_DAC_Start_DMA+0x190>)
 8004466:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	4a3b      	ldr	r2, [pc, #236]	; (800455c <HAL_DAC_Start_DMA+0x194>)
 800446e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800447e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004480:	6a3b      	ldr	r3, [r7, #32]
 8004482:	2b08      	cmp	r3, #8
 8004484:	d013      	beq.n	80044ae <HAL_DAC_Start_DMA+0xe6>
 8004486:	6a3b      	ldr	r3, [r7, #32]
 8004488:	2b08      	cmp	r3, #8
 800448a:	d817      	bhi.n	80044bc <HAL_DAC_Start_DMA+0xf4>
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d003      	beq.n	800449a <HAL_DAC_Start_DMA+0xd2>
 8004492:	6a3b      	ldr	r3, [r7, #32]
 8004494:	2b04      	cmp	r3, #4
 8004496:	d005      	beq.n	80044a4 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8004498:	e010      	b.n	80044bc <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	3314      	adds	r3, #20
 80044a0:	613b      	str	r3, [r7, #16]
        break;
 80044a2:	e00c      	b.n	80044be <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3318      	adds	r3, #24
 80044aa:	613b      	str	r3, [r7, #16]
        break;
 80044ac:	e007      	b.n	80044be <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	331c      	adds	r3, #28
 80044b4:	613b      	str	r3, [r7, #16]
        break;
 80044b6:	e002      	b.n	80044be <HAL_DAC_Start_DMA+0xf6>
        break;
 80044b8:	bf00      	nop
 80044ba:	e000      	b.n	80044be <HAL_DAC_Start_DMA+0xf6>
        break;
 80044bc:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d111      	bne.n	80044e8 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044d2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6898      	ldr	r0, [r3, #8]
 80044d8:	6879      	ldr	r1, [r7, #4]
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	693a      	ldr	r2, [r7, #16]
 80044de:	f000 fe95 	bl	800520c <HAL_DMA_Start_IT>
 80044e2:	4603      	mov	r3, r0
 80044e4:	75fb      	strb	r3, [r7, #23]
 80044e6:	e010      	b.n	800450a <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80044f6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	68d8      	ldr	r0, [r3, #12]
 80044fc:	6879      	ldr	r1, [r7, #4]
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	f000 fe83 	bl	800520c <HAL_DMA_Start_IT>
 8004506:	4603      	mov	r3, r0
 8004508:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2200      	movs	r2, #0
 800450e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8004510:	7dfb      	ldrb	r3, [r7, #23]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d10c      	bne.n	8004530 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	6819      	ldr	r1, [r3, #0]
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f003 0310 	and.w	r3, r3, #16
 8004522:	2201      	movs	r2, #1
 8004524:	409a      	lsls	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	430a      	orrs	r2, r1
 800452c:	601a      	str	r2, [r3, #0]
 800452e:	e005      	b.n	800453c <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	f043 0204 	orr.w	r2, r3, #4
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800453c:	7dfb      	ldrb	r3, [r7, #23]
}
 800453e:	4618      	mov	r0, r3
 8004540:	3718      	adds	r7, #24
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	08004833 	.word	0x08004833
 800454c:	08004855 	.word	0x08004855
 8004550:	08004871 	.word	0x08004871
 8004554:	080048db 	.word	0x080048db
 8004558:	080048fd 	.word	0x080048fd
 800455c:	08004919 	.word	0x08004919

08004560 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	6819      	ldr	r1, [r3, #0]
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	f003 0310 	and.w	r3, r3, #16
 8004576:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800457a:	fa02 f303 	lsl.w	r3, r2, r3
 800457e:	43da      	mvns	r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	400a      	ands	r2, r1
 8004586:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6819      	ldr	r1, [r3, #0]
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	f003 0310 	and.w	r3, r3, #16
 8004594:	2201      	movs	r2, #1
 8004596:	fa02 f303 	lsl.w	r3, r2, r3
 800459a:	43da      	mvns	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	400a      	ands	r2, r1
 80045a2:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d10d      	bne.n	80045c6 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	4618      	mov	r0, r3
 80045b0:	f000 fe8c 	bl	80052cc <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045c2:	601a      	str	r2, [r3, #0]
 80045c4:	e00c      	b.n	80045e0 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	4618      	mov	r0, r3
 80045cc:	f000 fe7e 	bl	80052cc <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80045de:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3708      	adds	r7, #8
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80045ea:	b480      	push	{r7}
 80045ec:	b083      	sub	sp, #12
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80045f2:	bf00      	nop
 80045f4:	370c      	adds	r7, #12
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr

080045fe <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80045fe:	b580      	push	{r7, lr}
 8004600:	b088      	sub	sp, #32
 8004602:	af00      	add	r7, sp, #0
 8004604:	60f8      	str	r0, [r7, #12]
 8004606:	60b9      	str	r1, [r7, #8]
 8004608:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800460a:	2300      	movs	r3, #0
 800460c:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	795b      	ldrb	r3, [r3, #5]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d101      	bne.n	800461a <HAL_DAC_ConfigChannel+0x1c>
 8004616:	2302      	movs	r3, #2
 8004618:	e107      	b.n	800482a <HAL_DAC_ConfigChannel+0x22c>
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2201      	movs	r2, #1
 800461e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2202      	movs	r2, #2
 8004624:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2b04      	cmp	r3, #4
 800462c:	d174      	bne.n	8004718 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800462e:	f7ff fcad 	bl	8003f8c <HAL_GetTick>
 8004632:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d134      	bne.n	80046a4 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800463a:	e011      	b.n	8004660 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800463c:	f7ff fca6 	bl	8003f8c <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b01      	cmp	r3, #1
 8004648:	d90a      	bls.n	8004660 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	f043 0208 	orr.w	r2, r3, #8
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2203      	movs	r2, #3
 800465a:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e0e4      	b.n	800482a <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004666:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1e6      	bne.n	800463c <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 800466e:	2001      	movs	r0, #1
 8004670:	f7ff fc98 	bl	8003fa4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68ba      	ldr	r2, [r7, #8]
 800467a:	6992      	ldr	r2, [r2, #24]
 800467c:	641a      	str	r2, [r3, #64]	; 0x40
 800467e:	e01e      	b.n	80046be <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004680:	f7ff fc84 	bl	8003f8c <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	2b01      	cmp	r3, #1
 800468c:	d90a      	bls.n	80046a4 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	f043 0208 	orr.w	r2, r3, #8
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2203      	movs	r2, #3
 800469e:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e0c2      	b.n	800482a <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	dbe8      	blt.n	8004680 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 80046ae:	2001      	movs	r0, #1
 80046b0:	f7ff fc78 	bl	8003fa4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68ba      	ldr	r2, [r7, #8]
 80046ba:	6992      	ldr	r2, [r2, #24]
 80046bc:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f003 0310 	and.w	r3, r3, #16
 80046ca:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80046ce:	fa01 f303 	lsl.w	r3, r1, r3
 80046d2:	43db      	mvns	r3, r3
 80046d4:	ea02 0103 	and.w	r1, r2, r3
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	69da      	ldr	r2, [r3, #28]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f003 0310 	and.w	r3, r3, #16
 80046e2:	409a      	lsls	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	430a      	orrs	r2, r1
 80046ea:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f003 0310 	and.w	r3, r3, #16
 80046f8:	21ff      	movs	r1, #255	; 0xff
 80046fa:	fa01 f303 	lsl.w	r3, r1, r3
 80046fe:	43db      	mvns	r3, r3
 8004700:	ea02 0103 	and.w	r1, r2, r3
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	6a1a      	ldr	r2, [r3, #32]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f003 0310 	and.w	r3, r3, #16
 800470e:	409a      	lsls	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	430a      	orrs	r2, r1
 8004716:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	691b      	ldr	r3, [r3, #16]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d11d      	bne.n	800475c <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004726:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f003 0310 	and.w	r3, r3, #16
 800472e:	221f      	movs	r2, #31
 8004730:	fa02 f303 	lsl.w	r3, r2, r3
 8004734:	43db      	mvns	r3, r3
 8004736:	69ba      	ldr	r2, [r7, #24]
 8004738:	4013      	ands	r3, r2
 800473a:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	695b      	ldr	r3, [r3, #20]
 8004740:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f003 0310 	and.w	r3, r3, #16
 8004748:	697a      	ldr	r2, [r7, #20]
 800474a:	fa02 f303 	lsl.w	r3, r2, r3
 800474e:	69ba      	ldr	r2, [r7, #24]
 8004750:	4313      	orrs	r3, r2
 8004752:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	69ba      	ldr	r2, [r7, #24]
 800475a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004762:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f003 0310 	and.w	r3, r3, #16
 800476a:	2207      	movs	r2, #7
 800476c:	fa02 f303 	lsl.w	r3, r2, r3
 8004770:	43db      	mvns	r3, r3
 8004772:	69ba      	ldr	r2, [r7, #24]
 8004774:	4013      	ands	r3, r2
 8004776:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	431a      	orrs	r2, r3
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	4313      	orrs	r3, r2
 8004788:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f003 0310 	and.w	r3, r3, #16
 8004790:	697a      	ldr	r2, [r7, #20]
 8004792:	fa02 f303 	lsl.w	r3, r2, r3
 8004796:	69ba      	ldr	r2, [r7, #24]
 8004798:	4313      	orrs	r3, r2
 800479a:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	69ba      	ldr	r2, [r7, #24]
 80047a2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	6819      	ldr	r1, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f003 0310 	and.w	r3, r3, #16
 80047b0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80047b4:	fa02 f303 	lsl.w	r3, r2, r3
 80047b8:	43da      	mvns	r2, r3
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	400a      	ands	r2, r1
 80047c0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f003 0310 	and.w	r3, r3, #16
 80047d0:	f640 72fc 	movw	r2, #4092	; 0xffc
 80047d4:	fa02 f303 	lsl.w	r3, r2, r3
 80047d8:	43db      	mvns	r3, r3
 80047da:	69ba      	ldr	r2, [r7, #24]
 80047dc:	4013      	ands	r3, r2
 80047de:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f003 0310 	and.w	r3, r3, #16
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	fa02 f303 	lsl.w	r3, r2, r3
 80047f2:	69ba      	ldr	r2, [r7, #24]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	69ba      	ldr	r2, [r7, #24]
 80047fe:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	6819      	ldr	r1, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f003 0310 	and.w	r3, r3, #16
 800480c:	22c0      	movs	r2, #192	; 0xc0
 800480e:	fa02 f303 	lsl.w	r3, r2, r3
 8004812:	43da      	mvns	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	400a      	ands	r2, r1
 800481a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2201      	movs	r2, #1
 8004820:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2200      	movs	r2, #0
 8004826:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3720      	adds	r7, #32
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}

08004832 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004832:	b580      	push	{r7, lr}
 8004834:	b084      	sub	sp, #16
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800483e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8004840:	68f8      	ldr	r0, [r7, #12]
 8004842:	f7fe fa35 	bl	8002cb0 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2201      	movs	r2, #1
 800484a:	711a      	strb	r2, [r3, #4]
}
 800484c:	bf00      	nop
 800484e:	3710      	adds	r7, #16
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004860:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004862:	68f8      	ldr	r0, [r7, #12]
 8004864:	f7fe f9ea 	bl	8002c3c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004868:	bf00      	nop
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800487c:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	f043 0204 	orr.w	r2, r3, #4
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800488a:	68f8      	ldr	r0, [r7, #12]
 800488c:	f7ff fead 	bl	80045ea <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2201      	movs	r2, #1
 8004894:	711a      	strb	r2, [r3, #4]
}
 8004896:	bf00      	nop
 8004898:	3710      	adds	r7, #16
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}

0800489e <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800489e:	b480      	push	{r7}
 80048a0:	b083      	sub	sp, #12
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr

080048b2 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80048b2:	b480      	push	{r7}
 80048b4:	b083      	sub	sp, #12
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80048c6:	b480      	push	{r7}
 80048c8:	b083      	sub	sp, #12
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80048ce:	bf00      	nop
 80048d0:	370c      	adds	r7, #12
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr

080048da <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b084      	sub	sp, #16
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f7ff ffd8 	bl	800489e <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2201      	movs	r2, #1
 80048f2:	711a      	strb	r2, [r3, #4]
}
 80048f4:	bf00      	nop
 80048f6:	3710      	adds	r7, #16
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}

080048fc <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004908:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800490a:	68f8      	ldr	r0, [r7, #12]
 800490c:	f7ff ffd1 	bl	80048b2 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004910:	bf00      	nop
 8004912:	3710      	adds	r7, #16
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b084      	sub	sp, #16
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004924:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	f043 0204 	orr.w	r2, r3, #4
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004932:	68f8      	ldr	r0, [r7, #12]
 8004934:	f7ff ffc7 	bl	80048c6 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2201      	movs	r2, #1
 800493c:	711a      	strb	r2, [r3, #4]
}
 800493e:	bf00      	nop
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
	...

08004948 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e0ac      	b.n	8004ab4 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4618      	mov	r0, r3
 8004960:	f000 faac 	bl	8004ebc <DFSDM_GetChannelFromInstance>
 8004964:	4603      	mov	r3, r0
 8004966:	4a55      	ldr	r2, [pc, #340]	; (8004abc <HAL_DFSDM_ChannelInit+0x174>)
 8004968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d001      	beq.n	8004974 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e09f      	b.n	8004ab4 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f7ff f81f 	bl	80039b8 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800497a:	4b51      	ldr	r3, [pc, #324]	; (8004ac0 <HAL_DFSDM_ChannelInit+0x178>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	3301      	adds	r3, #1
 8004980:	4a4f      	ldr	r2, [pc, #316]	; (8004ac0 <HAL_DFSDM_ChannelInit+0x178>)
 8004982:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8004984:	4b4e      	ldr	r3, [pc, #312]	; (8004ac0 <HAL_DFSDM_ChannelInit+0x178>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2b01      	cmp	r3, #1
 800498a:	d125      	bne.n	80049d8 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800498c:	4b4d      	ldr	r3, [pc, #308]	; (8004ac4 <HAL_DFSDM_ChannelInit+0x17c>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a4c      	ldr	r2, [pc, #304]	; (8004ac4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004992:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004996:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8004998:	4b4a      	ldr	r3, [pc, #296]	; (8004ac4 <HAL_DFSDM_ChannelInit+0x17c>)
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	4948      	ldr	r1, [pc, #288]	; (8004ac4 <HAL_DFSDM_ChannelInit+0x17c>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80049a6:	4b47      	ldr	r3, [pc, #284]	; (8004ac4 <HAL_DFSDM_ChannelInit+0x17c>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a46      	ldr	r2, [pc, #280]	; (8004ac4 <HAL_DFSDM_ChannelInit+0x17c>)
 80049ac:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80049b0:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	791b      	ldrb	r3, [r3, #4]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d108      	bne.n	80049cc <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80049ba:	4b42      	ldr	r3, [pc, #264]	; (8004ac4 <HAL_DFSDM_ChannelInit+0x17c>)
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	3b01      	subs	r3, #1
 80049c4:	041b      	lsls	r3, r3, #16
 80049c6:	493f      	ldr	r1, [pc, #252]	; (8004ac4 <HAL_DFSDM_ChannelInit+0x17c>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80049cc:	4b3d      	ldr	r3, [pc, #244]	; (8004ac4 <HAL_DFSDM_ChannelInit+0x17c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a3c      	ldr	r2, [pc, #240]	; (8004ac4 <HAL_DFSDM_ChannelInit+0x17c>)
 80049d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80049d6:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80049e6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	6819      	ldr	r1, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80049f6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80049fc:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	430a      	orrs	r2, r1
 8004a04:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f022 020f 	bic.w	r2, r2, #15
 8004a14:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	6819      	ldr	r1, [r3, #0]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004a24:	431a      	orrs	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689a      	ldr	r2, [r3, #8]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8004a3c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6899      	ldr	r1, [r3, #8]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8004a50:	431a      	orrs	r2, r3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	685a      	ldr	r2, [r3, #4]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f002 0207 	and.w	r2, r2, #7
 8004a68:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	6859      	ldr	r1, [r3, #4]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a74:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004a7c:	431a      	orrs	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	430a      	orrs	r2, r1
 8004a84:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a94:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f000 fa0a 	bl	8004ebc <DFSDM_GetChannelFromInstance>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	4904      	ldr	r1, [pc, #16]	; (8004abc <HAL_DFSDM_ChannelInit+0x174>)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3708      	adds	r7, #8
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	20000f94 	.word	0x20000f94
 8004ac0:	20000f90 	.word	0x20000f90
 8004ac4:	40016000 	.word	0x40016000

08004ac8 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e0ca      	b.n	8004c70 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a66      	ldr	r2, [pc, #408]	; (8004c78 <HAL_DFSDM_FilterInit+0x1b0>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d109      	bne.n	8004af8 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d003      	beq.n	8004af4 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d101      	bne.n	8004af8 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e0bb      	b.n	8004c70 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f7fe fea5 	bl	8003860 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8004b24:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	7a1b      	ldrb	r3, [r3, #8]
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d108      	bne.n	8004b40 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004b3c:	601a      	str	r2, [r3, #0]
 8004b3e:	e007      	b.n	8004b50 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8004b4e:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	7a5b      	ldrb	r3, [r3, #9]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d108      	bne.n	8004b6a <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004b66:	601a      	str	r2, [r3, #0]
 8004b68:	e007      	b.n	8004b7a <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8004b78:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	6812      	ldr	r2, [r2, #0]
 8004b84:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8004b88:	f023 0308 	bic.w	r3, r3, #8
 8004b8c:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d108      	bne.n	8004ba8 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	6819      	ldr	r1, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	695a      	ldr	r2, [r3, #20]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	7c1b      	ldrb	r3, [r3, #16]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d108      	bne.n	8004bc2 <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f042 0210 	orr.w	r2, r2, #16
 8004bbe:	601a      	str	r2, [r3, #0]
 8004bc0:	e007      	b.n	8004bd2 <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f022 0210 	bic.w	r2, r2, #16
 8004bd0:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	7c5b      	ldrb	r3, [r3, #17]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d108      	bne.n	8004bec <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f042 0220 	orr.w	r2, r2, #32
 8004be8:	601a      	str	r2, [r3, #0]
 8004bea:	e007      	b.n	8004bfc <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f022 0220 	bic.w	r2, r2, #32
 8004bfa:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	695b      	ldr	r3, [r3, #20]
 8004c02:	687a      	ldr	r2, [r7, #4]
 8004c04:	6812      	ldr	r2, [r2, #0]
 8004c06:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8004c0a:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8004c0e:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	6959      	ldr	r1, [r3, #20]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8004c22:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c28:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8004c2a:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	430a      	orrs	r2, r1
 8004c32:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	68da      	ldr	r2, [r3, #12]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	699a      	ldr	r2, [r3, #24]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	7c1a      	ldrb	r2, [r3, #16]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f042 0201 	orr.w	r2, r2, #1
 8004c64:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8004c6e:	2300      	movs	r3, #0
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3708      	adds	r7, #8
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	40016100 	.word	0x40016100

08004c7c <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b087      	sub	sp, #28
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d02e      	beq.n	8004cf4 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8004c9c:	2bff      	cmp	r3, #255	; 0xff
 8004c9e:	d029      	beq.n	8004cf4 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	6812      	ldr	r2, [r2, #0]
 8004caa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004cae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cb2:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d10d      	bne.n	8004cd6 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	021b      	lsls	r3, r3, #8
 8004cc4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004cc8:	431a      	orrs	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	e00a      	b.n	8004cec <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	6819      	ldr	r1, [r3, #0]
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	021b      	lsls	r3, r3, #8
 8004ce0:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	631a      	str	r2, [r3, #48]	; 0x30
 8004cf2:	e001      	b.n	8004cf8 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8004cf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	371c      	adds	r7, #28
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
	...

08004d08 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d14:	2300      	movs	r3, #0
 8004d16:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d002      	beq.n	8004d24 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d102      	bne.n	8004d2a <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	75fb      	strb	r3, [r7, #23]
 8004d28:	e064      	b.n	8004df4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d34:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d38:	d002      	beq.n	8004d40 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	75fb      	strb	r3, [r7, #23]
 8004d3e:	e059      	b.n	8004df4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d10e      	bne.n	8004d66 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d10a      	bne.n	8004d66 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d54:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d105      	bne.n	8004d66 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d002      	beq.n	8004d66 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	75fb      	strb	r3, [r7, #23]
 8004d64:	e046      	b.n	8004df4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10b      	bne.n	8004d86 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d107      	bne.n	8004d86 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d7a:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004d7c:	2b20      	cmp	r3, #32
 8004d7e:	d102      	bne.n	8004d86 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	75fb      	strb	r3, [r7, #23]
 8004d84:	e036      	b.n	8004df4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d004      	beq.n	8004d9a <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8004d96:	2b03      	cmp	r3, #3
 8004d98:	d12a      	bne.n	8004df0 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d9e:	4a18      	ldr	r2, [pc, #96]	; (8004e00 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8004da0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004da6:	4a17      	ldr	r2, [pc, #92]	; (8004e04 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8004da8:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dae:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8004db0:	2b20      	cmp	r3, #32
 8004db2:	d101      	bne.n	8004db8 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8004db4:	4a14      	ldr	r2, [pc, #80]	; (8004e08 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8004db6:	e000      	b.n	8004dba <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8004db8:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dbe:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	331c      	adds	r3, #28
 8004dca:	4619      	mov	r1, r3
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f000 fa1c 	bl	800520c <HAL_DMA_Start_IT>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d006      	beq.n	8004de8 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	22ff      	movs	r2, #255	; 0xff
 8004dde:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8004de6:	e005      	b.n	8004df4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 f8b3 	bl	8004f54 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8004dee:	e001      	b.n	8004df4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8004df4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3718      	adds	r7, #24
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	08004e7d 	.word	0x08004e7d
 8004e04:	08004e99 	.word	0x08004e99
 8004e08:	08004e61 	.word	0x08004e61

08004e0c <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e14:	2300      	movs	r3, #0
 8004e16:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004e1e:	2b02      	cmp	r3, #2
 8004e20:	d007      	beq.n	8004e32 <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8004e28:	2b04      	cmp	r3, #4
 8004e2a:	d002      	beq.n	8004e32 <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	73fb      	strb	r3, [r7, #15]
 8004e30:	e007      	b.n	8004e42 <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e36:	4618      	mov	r0, r3
 8004e38:	f000 fa48 	bl	80052cc <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 f8df 	bl	8005000 <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 8004e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3710      	adds	r7, #16
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8004e54:	bf00      	nop
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e6c:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8004e6e:	68f8      	ldr	r0, [r7, #12]
 8004e70:	f7fd ff5a 	bl	8002d28 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8004e74:	bf00      	nop
 8004e76:	3710      	adds	r7, #16
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e88:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f7fd ff7c 	bl	8002d88 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 8004e90:	bf00      	nop
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea4:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2203      	movs	r2, #3
 8004eaa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8004eac:	68f8      	ldr	r0, [r7, #12]
 8004eae:	f7ff ffcd 	bl	8004e4c <HAL_DFSDM_FilterErrorCallback>
#endif
}
 8004eb2:	bf00      	nop
 8004eb4:	3710      	adds	r7, #16
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
	...

08004ebc <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a1c      	ldr	r2, [pc, #112]	; (8004f38 <DFSDM_GetChannelFromInstance+0x7c>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d102      	bne.n	8004ed2 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	60fb      	str	r3, [r7, #12]
 8004ed0:	e02b      	b.n	8004f2a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a19      	ldr	r2, [pc, #100]	; (8004f3c <DFSDM_GetChannelFromInstance+0x80>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d102      	bne.n	8004ee0 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8004eda:	2301      	movs	r3, #1
 8004edc:	60fb      	str	r3, [r7, #12]
 8004ede:	e024      	b.n	8004f2a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	4a17      	ldr	r2, [pc, #92]	; (8004f40 <DFSDM_GetChannelFromInstance+0x84>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d102      	bne.n	8004eee <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004ee8:	2302      	movs	r3, #2
 8004eea:	60fb      	str	r3, [r7, #12]
 8004eec:	e01d      	b.n	8004f2a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a14      	ldr	r2, [pc, #80]	; (8004f44 <DFSDM_GetChannelFromInstance+0x88>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d102      	bne.n	8004efc <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8004ef6:	2304      	movs	r3, #4
 8004ef8:	60fb      	str	r3, [r7, #12]
 8004efa:	e016      	b.n	8004f2a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a12      	ldr	r2, [pc, #72]	; (8004f48 <DFSDM_GetChannelFromInstance+0x8c>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d102      	bne.n	8004f0a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8004f04:	2305      	movs	r3, #5
 8004f06:	60fb      	str	r3, [r7, #12]
 8004f08:	e00f      	b.n	8004f2a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4a0f      	ldr	r2, [pc, #60]	; (8004f4c <DFSDM_GetChannelFromInstance+0x90>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d102      	bne.n	8004f18 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8004f12:	2306      	movs	r3, #6
 8004f14:	60fb      	str	r3, [r7, #12]
 8004f16:	e008      	b.n	8004f2a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4a0d      	ldr	r2, [pc, #52]	; (8004f50 <DFSDM_GetChannelFromInstance+0x94>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d102      	bne.n	8004f26 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8004f20:	2307      	movs	r3, #7
 8004f22:	60fb      	str	r3, [r7, #12]
 8004f24:	e001      	b.n	8004f2a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8004f26:	2303      	movs	r3, #3
 8004f28:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3714      	adds	r7, #20
 8004f30:	46bd      	mov	sp, r7
 8004f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f36:	4770      	bx	lr
 8004f38:	40016000 	.word	0x40016000
 8004f3c:	40016020 	.word	0x40016020
 8004f40:	40016040 	.word	0x40016040
 8004f44:	40016080 	.word	0x40016080
 8004f48:	400160a0 	.word	0x400160a0
 8004f4c:	400160c0 	.word	0x400160c0
 8004f50:	400160e0 	.word	0x400160e0

08004f54 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d108      	bne.n	8004f76 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	e033      	b.n	8004fde <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f022 0201 	bic.w	r2, r2, #1
 8004f84:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004f94:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f042 0201 	orr.w	r2, r2, #1
 8004fa4:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004fac:	2b03      	cmp	r3, #3
 8004fae:	d116      	bne.n	8004fde <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d107      	bne.n	8004fc8 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f042 0202 	orr.w	r2, r2, #2
 8004fc6:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d102      	bne.n	8004fd8 <DFSDM_RegConvStart+0x84>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fd6:	e000      	b.n	8004fda <DFSDM_RegConvStart+0x86>
 8004fd8:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d101      	bne.n	8004fec <DFSDM_RegConvStart+0x98>
 8004fe8:	2202      	movs	r2, #2
 8004fea:	e000      	b.n	8004fee <DFSDM_RegConvStart+0x9a>
 8004fec:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 0201 	bic.w	r2, r2, #1
 8005016:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800501c:	2b01      	cmp	r3, #1
 800501e:	d107      	bne.n	8005030 <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 800502e:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f042 0201 	orr.w	r2, r2, #1
 800503e:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005046:	2b04      	cmp	r3, #4
 8005048:	d116      	bne.n	8005078 <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800504e:	2b00      	cmp	r3, #0
 8005050:	d107      	bne.n	8005062 <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f042 0202 	orr.w	r2, r2, #2
 8005060:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 8005068:	2b01      	cmp	r3, #1
 800506a:	d102      	bne.n	8005072 <DFSDM_RegConvStop+0x72>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005070:	e000      	b.n	8005074 <DFSDM_RegConvStop+0x74>
 8005072:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	6493      	str	r3, [r2, #72]	; 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 800507e:	2b02      	cmp	r3, #2
 8005080:	d101      	bne.n	8005086 <DFSDM_RegConvStop+0x86>
 8005082:	2201      	movs	r2, #1
 8005084:	e000      	b.n	8005088 <DFSDM_RegConvStop+0x88>
 8005086:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 800508e:	bf00      	nop
 8005090:	370c      	adds	r7, #12
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr
	...

0800509c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d101      	bne.n	80050ae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e098      	b.n	80051e0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	461a      	mov	r2, r3
 80050b4:	4b4d      	ldr	r3, [pc, #308]	; (80051ec <HAL_DMA_Init+0x150>)
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d80f      	bhi.n	80050da <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	461a      	mov	r2, r3
 80050c0:	4b4b      	ldr	r3, [pc, #300]	; (80051f0 <HAL_DMA_Init+0x154>)
 80050c2:	4413      	add	r3, r2
 80050c4:	4a4b      	ldr	r2, [pc, #300]	; (80051f4 <HAL_DMA_Init+0x158>)
 80050c6:	fba2 2303 	umull	r2, r3, r2, r3
 80050ca:	091b      	lsrs	r3, r3, #4
 80050cc:	009a      	lsls	r2, r3, #2
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a48      	ldr	r2, [pc, #288]	; (80051f8 <HAL_DMA_Init+0x15c>)
 80050d6:	641a      	str	r2, [r3, #64]	; 0x40
 80050d8:	e00e      	b.n	80050f8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	461a      	mov	r2, r3
 80050e0:	4b46      	ldr	r3, [pc, #280]	; (80051fc <HAL_DMA_Init+0x160>)
 80050e2:	4413      	add	r3, r2
 80050e4:	4a43      	ldr	r2, [pc, #268]	; (80051f4 <HAL_DMA_Init+0x158>)
 80050e6:	fba2 2303 	umull	r2, r3, r2, r3
 80050ea:	091b      	lsrs	r3, r3, #4
 80050ec:	009a      	lsls	r2, r3, #2
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a42      	ldr	r2, [pc, #264]	; (8005200 <HAL_DMA_Init+0x164>)
 80050f6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2202      	movs	r2, #2
 80050fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800510e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005112:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800511c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005128:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005134:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800513c:	68fa      	ldr	r2, [r7, #12]
 800513e:	4313      	orrs	r3, r2
 8005140:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005152:	d039      	beq.n	80051c8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005158:	4a27      	ldr	r2, [pc, #156]	; (80051f8 <HAL_DMA_Init+0x15c>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d11a      	bne.n	8005194 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800515e:	4b29      	ldr	r3, [pc, #164]	; (8005204 <HAL_DMA_Init+0x168>)
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005166:	f003 031c 	and.w	r3, r3, #28
 800516a:	210f      	movs	r1, #15
 800516c:	fa01 f303 	lsl.w	r3, r1, r3
 8005170:	43db      	mvns	r3, r3
 8005172:	4924      	ldr	r1, [pc, #144]	; (8005204 <HAL_DMA_Init+0x168>)
 8005174:	4013      	ands	r3, r2
 8005176:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005178:	4b22      	ldr	r3, [pc, #136]	; (8005204 <HAL_DMA_Init+0x168>)
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6859      	ldr	r1, [r3, #4]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005184:	f003 031c 	and.w	r3, r3, #28
 8005188:	fa01 f303 	lsl.w	r3, r1, r3
 800518c:	491d      	ldr	r1, [pc, #116]	; (8005204 <HAL_DMA_Init+0x168>)
 800518e:	4313      	orrs	r3, r2
 8005190:	600b      	str	r3, [r1, #0]
 8005192:	e019      	b.n	80051c8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005194:	4b1c      	ldr	r3, [pc, #112]	; (8005208 <HAL_DMA_Init+0x16c>)
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800519c:	f003 031c 	and.w	r3, r3, #28
 80051a0:	210f      	movs	r1, #15
 80051a2:	fa01 f303 	lsl.w	r3, r1, r3
 80051a6:	43db      	mvns	r3, r3
 80051a8:	4917      	ldr	r1, [pc, #92]	; (8005208 <HAL_DMA_Init+0x16c>)
 80051aa:	4013      	ands	r3, r2
 80051ac:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80051ae:	4b16      	ldr	r3, [pc, #88]	; (8005208 <HAL_DMA_Init+0x16c>)
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6859      	ldr	r1, [r3, #4]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ba:	f003 031c 	and.w	r3, r3, #28
 80051be:	fa01 f303 	lsl.w	r3, r1, r3
 80051c2:	4911      	ldr	r1, [pc, #68]	; (8005208 <HAL_DMA_Init+0x16c>)
 80051c4:	4313      	orrs	r3, r2
 80051c6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2201      	movs	r2, #1
 80051d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3714      	adds	r7, #20
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr
 80051ec:	40020407 	.word	0x40020407
 80051f0:	bffdfff8 	.word	0xbffdfff8
 80051f4:	cccccccd 	.word	0xcccccccd
 80051f8:	40020000 	.word	0x40020000
 80051fc:	bffdfbf8 	.word	0xbffdfbf8
 8005200:	40020400 	.word	0x40020400
 8005204:	400200a8 	.word	0x400200a8
 8005208:	400204a8 	.word	0x400204a8

0800520c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b086      	sub	sp, #24
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
 8005218:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800521a:	2300      	movs	r3, #0
 800521c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005224:	2b01      	cmp	r3, #1
 8005226:	d101      	bne.n	800522c <HAL_DMA_Start_IT+0x20>
 8005228:	2302      	movs	r3, #2
 800522a:	e04b      	b.n	80052c4 <HAL_DMA_Start_IT+0xb8>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800523a:	b2db      	uxtb	r3, r3
 800523c:	2b01      	cmp	r3, #1
 800523e:	d13a      	bne.n	80052b6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2202      	movs	r2, #2
 8005244:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2200      	movs	r2, #0
 800524c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f022 0201 	bic.w	r2, r2, #1
 800525c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	68b9      	ldr	r1, [r7, #8]
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f000 f91e 	bl	80054a6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800526e:	2b00      	cmp	r3, #0
 8005270:	d008      	beq.n	8005284 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f042 020e 	orr.w	r2, r2, #14
 8005280:	601a      	str	r2, [r3, #0]
 8005282:	e00f      	b.n	80052a4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f022 0204 	bic.w	r2, r2, #4
 8005292:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f042 020a 	orr.w	r2, r2, #10
 80052a2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f042 0201 	orr.w	r2, r2, #1
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	e005      	b.n	80052c2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80052be:	2302      	movs	r3, #2
 80052c0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80052c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3718      	adds	r7, #24
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}

080052cc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b085      	sub	sp, #20
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052d4:	2300      	movs	r3, #0
 80052d6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d008      	beq.n	80052f6 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2204      	movs	r2, #4
 80052e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e022      	b.n	800533c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f022 020e 	bic.w	r2, r2, #14
 8005304:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f022 0201 	bic.w	r2, r2, #1
 8005314:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800531a:	f003 021c 	and.w	r2, r3, #28
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005322:	2101      	movs	r1, #1
 8005324:	fa01 f202 	lsl.w	r2, r1, r2
 8005328:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2201      	movs	r2, #1
 800532e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800533a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800533c:	4618      	mov	r0, r3
 800533e:	3714      	adds	r7, #20
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr

08005348 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005364:	f003 031c 	and.w	r3, r3, #28
 8005368:	2204      	movs	r2, #4
 800536a:	409a      	lsls	r2, r3
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	4013      	ands	r3, r2
 8005370:	2b00      	cmp	r3, #0
 8005372:	d026      	beq.n	80053c2 <HAL_DMA_IRQHandler+0x7a>
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	f003 0304 	and.w	r3, r3, #4
 800537a:	2b00      	cmp	r3, #0
 800537c:	d021      	beq.n	80053c2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0320 	and.w	r3, r3, #32
 8005388:	2b00      	cmp	r3, #0
 800538a:	d107      	bne.n	800539c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f022 0204 	bic.w	r2, r2, #4
 800539a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053a0:	f003 021c 	and.w	r2, r3, #28
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a8:	2104      	movs	r1, #4
 80053aa:	fa01 f202 	lsl.w	r2, r1, r2
 80053ae:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d071      	beq.n	800549c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80053c0:	e06c      	b.n	800549c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053c6:	f003 031c 	and.w	r3, r3, #28
 80053ca:	2202      	movs	r2, #2
 80053cc:	409a      	lsls	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	4013      	ands	r3, r2
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d02e      	beq.n	8005434 <HAL_DMA_IRQHandler+0xec>
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	f003 0302 	and.w	r3, r3, #2
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d029      	beq.n	8005434 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 0320 	and.w	r3, r3, #32
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10b      	bne.n	8005406 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f022 020a 	bic.w	r2, r2, #10
 80053fc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2201      	movs	r2, #1
 8005402:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800540a:	f003 021c 	and.w	r2, r3, #28
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005412:	2102      	movs	r1, #2
 8005414:	fa01 f202 	lsl.w	r2, r1, r2
 8005418:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005426:	2b00      	cmp	r3, #0
 8005428:	d038      	beq.n	800549c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005432:	e033      	b.n	800549c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005438:	f003 031c 	and.w	r3, r3, #28
 800543c:	2208      	movs	r2, #8
 800543e:	409a      	lsls	r2, r3
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	4013      	ands	r3, r2
 8005444:	2b00      	cmp	r3, #0
 8005446:	d02a      	beq.n	800549e <HAL_DMA_IRQHandler+0x156>
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	f003 0308 	and.w	r3, r3, #8
 800544e:	2b00      	cmp	r3, #0
 8005450:	d025      	beq.n	800549e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f022 020e 	bic.w	r2, r2, #14
 8005460:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005466:	f003 021c 	and.w	r2, r3, #28
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546e:	2101      	movs	r1, #1
 8005470:	fa01 f202 	lsl.w	r2, r1, r2
 8005474:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2201      	movs	r2, #1
 800547a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005490:	2b00      	cmp	r3, #0
 8005492:	d004      	beq.n	800549e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800549c:	bf00      	nop
 800549e:	bf00      	nop
}
 80054a0:	3710      	adds	r7, #16
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}

080054a6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054a6:	b480      	push	{r7}
 80054a8:	b085      	sub	sp, #20
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	60f8      	str	r0, [r7, #12]
 80054ae:	60b9      	str	r1, [r7, #8]
 80054b0:	607a      	str	r2, [r7, #4]
 80054b2:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054b8:	f003 021c 	and.w	r2, r3, #28
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c0:	2101      	movs	r1, #1
 80054c2:	fa01 f202 	lsl.w	r2, r1, r2
 80054c6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	683a      	ldr	r2, [r7, #0]
 80054ce:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	2b10      	cmp	r3, #16
 80054d6:	d108      	bne.n	80054ea <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80054e8:	e007      	b.n	80054fa <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68ba      	ldr	r2, [r7, #8]
 80054f0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	60da      	str	r2, [r3, #12]
}
 80054fa:	bf00      	nop
 80054fc:	3714      	adds	r7, #20
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
	...

08005508 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005508:	b480      	push	{r7}
 800550a:	b087      	sub	sp, #28
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005512:	2300      	movs	r3, #0
 8005514:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005516:	e17f      	b.n	8005818 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	2101      	movs	r1, #1
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	fa01 f303 	lsl.w	r3, r1, r3
 8005524:	4013      	ands	r3, r2
 8005526:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2b00      	cmp	r3, #0
 800552c:	f000 8171 	beq.w	8005812 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	f003 0303 	and.w	r3, r3, #3
 8005538:	2b01      	cmp	r3, #1
 800553a:	d005      	beq.n	8005548 <HAL_GPIO_Init+0x40>
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f003 0303 	and.w	r3, r3, #3
 8005544:	2b02      	cmp	r3, #2
 8005546:	d130      	bne.n	80055aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	005b      	lsls	r3, r3, #1
 8005552:	2203      	movs	r2, #3
 8005554:	fa02 f303 	lsl.w	r3, r2, r3
 8005558:	43db      	mvns	r3, r3
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	4013      	ands	r3, r2
 800555e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	005b      	lsls	r3, r3, #1
 8005568:	fa02 f303 	lsl.w	r3, r2, r3
 800556c:	693a      	ldr	r2, [r7, #16]
 800556e:	4313      	orrs	r3, r2
 8005570:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	693a      	ldr	r2, [r7, #16]
 8005576:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800557e:	2201      	movs	r2, #1
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	fa02 f303 	lsl.w	r3, r2, r3
 8005586:	43db      	mvns	r3, r3
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	4013      	ands	r3, r2
 800558c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	091b      	lsrs	r3, r3, #4
 8005594:	f003 0201 	and.w	r2, r3, #1
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	fa02 f303 	lsl.w	r3, r2, r3
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	693a      	ldr	r2, [r7, #16]
 80055a8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f003 0303 	and.w	r3, r3, #3
 80055b2:	2b03      	cmp	r3, #3
 80055b4:	d118      	bne.n	80055e8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80055bc:	2201      	movs	r2, #1
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	fa02 f303 	lsl.w	r3, r2, r3
 80055c4:	43db      	mvns	r3, r3
 80055c6:	693a      	ldr	r2, [r7, #16]
 80055c8:	4013      	ands	r3, r2
 80055ca:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	08db      	lsrs	r3, r3, #3
 80055d2:	f003 0201 	and.w	r2, r3, #1
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	fa02 f303 	lsl.w	r3, r2, r3
 80055dc:	693a      	ldr	r2, [r7, #16]
 80055de:	4313      	orrs	r3, r2
 80055e0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	693a      	ldr	r2, [r7, #16]
 80055e6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	f003 0303 	and.w	r3, r3, #3
 80055f0:	2b03      	cmp	r3, #3
 80055f2:	d017      	beq.n	8005624 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	005b      	lsls	r3, r3, #1
 80055fe:	2203      	movs	r2, #3
 8005600:	fa02 f303 	lsl.w	r3, r2, r3
 8005604:	43db      	mvns	r3, r3
 8005606:	693a      	ldr	r2, [r7, #16]
 8005608:	4013      	ands	r3, r2
 800560a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	689a      	ldr	r2, [r3, #8]
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	005b      	lsls	r3, r3, #1
 8005614:	fa02 f303 	lsl.w	r3, r2, r3
 8005618:	693a      	ldr	r2, [r7, #16]
 800561a:	4313      	orrs	r3, r2
 800561c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	693a      	ldr	r2, [r7, #16]
 8005622:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	f003 0303 	and.w	r3, r3, #3
 800562c:	2b02      	cmp	r3, #2
 800562e:	d123      	bne.n	8005678 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	08da      	lsrs	r2, r3, #3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	3208      	adds	r2, #8
 8005638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800563c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	f003 0307 	and.w	r3, r3, #7
 8005644:	009b      	lsls	r3, r3, #2
 8005646:	220f      	movs	r2, #15
 8005648:	fa02 f303 	lsl.w	r3, r2, r3
 800564c:	43db      	mvns	r3, r3
 800564e:	693a      	ldr	r2, [r7, #16]
 8005650:	4013      	ands	r3, r2
 8005652:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	691a      	ldr	r2, [r3, #16]
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	f003 0307 	and.w	r3, r3, #7
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	fa02 f303 	lsl.w	r3, r2, r3
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	4313      	orrs	r3, r2
 8005668:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	08da      	lsrs	r2, r3, #3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	3208      	adds	r2, #8
 8005672:	6939      	ldr	r1, [r7, #16]
 8005674:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	005b      	lsls	r3, r3, #1
 8005682:	2203      	movs	r2, #3
 8005684:	fa02 f303 	lsl.w	r3, r2, r3
 8005688:	43db      	mvns	r3, r3
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	4013      	ands	r3, r2
 800568e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f003 0203 	and.w	r2, r3, #3
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	005b      	lsls	r3, r3, #1
 800569c:	fa02 f303 	lsl.w	r3, r2, r3
 80056a0:	693a      	ldr	r2, [r7, #16]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	693a      	ldr	r2, [r7, #16]
 80056aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	f000 80ac 	beq.w	8005812 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056ba:	4b5f      	ldr	r3, [pc, #380]	; (8005838 <HAL_GPIO_Init+0x330>)
 80056bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056be:	4a5e      	ldr	r2, [pc, #376]	; (8005838 <HAL_GPIO_Init+0x330>)
 80056c0:	f043 0301 	orr.w	r3, r3, #1
 80056c4:	6613      	str	r3, [r2, #96]	; 0x60
 80056c6:	4b5c      	ldr	r3, [pc, #368]	; (8005838 <HAL_GPIO_Init+0x330>)
 80056c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	60bb      	str	r3, [r7, #8]
 80056d0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80056d2:	4a5a      	ldr	r2, [pc, #360]	; (800583c <HAL_GPIO_Init+0x334>)
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	089b      	lsrs	r3, r3, #2
 80056d8:	3302      	adds	r3, #2
 80056da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056de:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	f003 0303 	and.w	r3, r3, #3
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	220f      	movs	r2, #15
 80056ea:	fa02 f303 	lsl.w	r3, r2, r3
 80056ee:	43db      	mvns	r3, r3
 80056f0:	693a      	ldr	r2, [r7, #16]
 80056f2:	4013      	ands	r3, r2
 80056f4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80056fc:	d025      	beq.n	800574a <HAL_GPIO_Init+0x242>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a4f      	ldr	r2, [pc, #316]	; (8005840 <HAL_GPIO_Init+0x338>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d01f      	beq.n	8005746 <HAL_GPIO_Init+0x23e>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a4e      	ldr	r2, [pc, #312]	; (8005844 <HAL_GPIO_Init+0x33c>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d019      	beq.n	8005742 <HAL_GPIO_Init+0x23a>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a4d      	ldr	r2, [pc, #308]	; (8005848 <HAL_GPIO_Init+0x340>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d013      	beq.n	800573e <HAL_GPIO_Init+0x236>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a4c      	ldr	r2, [pc, #304]	; (800584c <HAL_GPIO_Init+0x344>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d00d      	beq.n	800573a <HAL_GPIO_Init+0x232>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a4b      	ldr	r2, [pc, #300]	; (8005850 <HAL_GPIO_Init+0x348>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d007      	beq.n	8005736 <HAL_GPIO_Init+0x22e>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a4a      	ldr	r2, [pc, #296]	; (8005854 <HAL_GPIO_Init+0x34c>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d101      	bne.n	8005732 <HAL_GPIO_Init+0x22a>
 800572e:	2306      	movs	r3, #6
 8005730:	e00c      	b.n	800574c <HAL_GPIO_Init+0x244>
 8005732:	2307      	movs	r3, #7
 8005734:	e00a      	b.n	800574c <HAL_GPIO_Init+0x244>
 8005736:	2305      	movs	r3, #5
 8005738:	e008      	b.n	800574c <HAL_GPIO_Init+0x244>
 800573a:	2304      	movs	r3, #4
 800573c:	e006      	b.n	800574c <HAL_GPIO_Init+0x244>
 800573e:	2303      	movs	r3, #3
 8005740:	e004      	b.n	800574c <HAL_GPIO_Init+0x244>
 8005742:	2302      	movs	r3, #2
 8005744:	e002      	b.n	800574c <HAL_GPIO_Init+0x244>
 8005746:	2301      	movs	r3, #1
 8005748:	e000      	b.n	800574c <HAL_GPIO_Init+0x244>
 800574a:	2300      	movs	r3, #0
 800574c:	697a      	ldr	r2, [r7, #20]
 800574e:	f002 0203 	and.w	r2, r2, #3
 8005752:	0092      	lsls	r2, r2, #2
 8005754:	4093      	lsls	r3, r2
 8005756:	693a      	ldr	r2, [r7, #16]
 8005758:	4313      	orrs	r3, r2
 800575a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800575c:	4937      	ldr	r1, [pc, #220]	; (800583c <HAL_GPIO_Init+0x334>)
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	089b      	lsrs	r3, r3, #2
 8005762:	3302      	adds	r3, #2
 8005764:	693a      	ldr	r2, [r7, #16]
 8005766:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800576a:	4b3b      	ldr	r3, [pc, #236]	; (8005858 <HAL_GPIO_Init+0x350>)
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	43db      	mvns	r3, r3
 8005774:	693a      	ldr	r2, [r7, #16]
 8005776:	4013      	ands	r3, r2
 8005778:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d003      	beq.n	800578e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005786:	693a      	ldr	r2, [r7, #16]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	4313      	orrs	r3, r2
 800578c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800578e:	4a32      	ldr	r2, [pc, #200]	; (8005858 <HAL_GPIO_Init+0x350>)
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005794:	4b30      	ldr	r3, [pc, #192]	; (8005858 <HAL_GPIO_Init+0x350>)
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	43db      	mvns	r3, r3
 800579e:	693a      	ldr	r2, [r7, #16]
 80057a0:	4013      	ands	r3, r2
 80057a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d003      	beq.n	80057b8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80057b8:	4a27      	ldr	r2, [pc, #156]	; (8005858 <HAL_GPIO_Init+0x350>)
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80057be:	4b26      	ldr	r3, [pc, #152]	; (8005858 <HAL_GPIO_Init+0x350>)
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	43db      	mvns	r3, r3
 80057c8:	693a      	ldr	r2, [r7, #16]
 80057ca:	4013      	ands	r3, r2
 80057cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d003      	beq.n	80057e2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80057da:	693a      	ldr	r2, [r7, #16]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	4313      	orrs	r3, r2
 80057e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80057e2:	4a1d      	ldr	r2, [pc, #116]	; (8005858 <HAL_GPIO_Init+0x350>)
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80057e8:	4b1b      	ldr	r3, [pc, #108]	; (8005858 <HAL_GPIO_Init+0x350>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	43db      	mvns	r3, r3
 80057f2:	693a      	ldr	r2, [r7, #16]
 80057f4:	4013      	ands	r3, r2
 80057f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d003      	beq.n	800580c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005804:	693a      	ldr	r2, [r7, #16]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	4313      	orrs	r3, r2
 800580a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800580c:	4a12      	ldr	r2, [pc, #72]	; (8005858 <HAL_GPIO_Init+0x350>)
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	3301      	adds	r3, #1
 8005816:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	fa22 f303 	lsr.w	r3, r2, r3
 8005822:	2b00      	cmp	r3, #0
 8005824:	f47f ae78 	bne.w	8005518 <HAL_GPIO_Init+0x10>
  }
}
 8005828:	bf00      	nop
 800582a:	bf00      	nop
 800582c:	371c      	adds	r7, #28
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	40021000 	.word	0x40021000
 800583c:	40010000 	.word	0x40010000
 8005840:	48000400 	.word	0x48000400
 8005844:	48000800 	.word	0x48000800
 8005848:	48000c00 	.word	0x48000c00
 800584c:	48001000 	.word	0x48001000
 8005850:	48001400 	.word	0x48001400
 8005854:	48001800 	.word	0x48001800
 8005858:	40010400 	.word	0x40010400

0800585c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800585c:	b480      	push	{r7}
 800585e:	b087      	sub	sp, #28
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005866:	2300      	movs	r3, #0
 8005868:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800586a:	e0cd      	b.n	8005a08 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800586c:	2201      	movs	r2, #1
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	fa02 f303 	lsl.w	r3, r2, r3
 8005874:	683a      	ldr	r2, [r7, #0]
 8005876:	4013      	ands	r3, r2
 8005878:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	2b00      	cmp	r3, #0
 800587e:	f000 80c0 	beq.w	8005a02 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005882:	4a68      	ldr	r2, [pc, #416]	; (8005a24 <HAL_GPIO_DeInit+0x1c8>)
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	089b      	lsrs	r3, r3, #2
 8005888:	3302      	adds	r3, #2
 800588a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800588e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	f003 0303 	and.w	r3, r3, #3
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	220f      	movs	r2, #15
 800589a:	fa02 f303 	lsl.w	r3, r2, r3
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	4013      	ands	r3, r2
 80058a2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80058aa:	d025      	beq.n	80058f8 <HAL_GPIO_DeInit+0x9c>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	4a5e      	ldr	r2, [pc, #376]	; (8005a28 <HAL_GPIO_DeInit+0x1cc>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d01f      	beq.n	80058f4 <HAL_GPIO_DeInit+0x98>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4a5d      	ldr	r2, [pc, #372]	; (8005a2c <HAL_GPIO_DeInit+0x1d0>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d019      	beq.n	80058f0 <HAL_GPIO_DeInit+0x94>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	4a5c      	ldr	r2, [pc, #368]	; (8005a30 <HAL_GPIO_DeInit+0x1d4>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d013      	beq.n	80058ec <HAL_GPIO_DeInit+0x90>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a5b      	ldr	r2, [pc, #364]	; (8005a34 <HAL_GPIO_DeInit+0x1d8>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d00d      	beq.n	80058e8 <HAL_GPIO_DeInit+0x8c>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a5a      	ldr	r2, [pc, #360]	; (8005a38 <HAL_GPIO_DeInit+0x1dc>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d007      	beq.n	80058e4 <HAL_GPIO_DeInit+0x88>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a59      	ldr	r2, [pc, #356]	; (8005a3c <HAL_GPIO_DeInit+0x1e0>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d101      	bne.n	80058e0 <HAL_GPIO_DeInit+0x84>
 80058dc:	2306      	movs	r3, #6
 80058de:	e00c      	b.n	80058fa <HAL_GPIO_DeInit+0x9e>
 80058e0:	2307      	movs	r3, #7
 80058e2:	e00a      	b.n	80058fa <HAL_GPIO_DeInit+0x9e>
 80058e4:	2305      	movs	r3, #5
 80058e6:	e008      	b.n	80058fa <HAL_GPIO_DeInit+0x9e>
 80058e8:	2304      	movs	r3, #4
 80058ea:	e006      	b.n	80058fa <HAL_GPIO_DeInit+0x9e>
 80058ec:	2303      	movs	r3, #3
 80058ee:	e004      	b.n	80058fa <HAL_GPIO_DeInit+0x9e>
 80058f0:	2302      	movs	r3, #2
 80058f2:	e002      	b.n	80058fa <HAL_GPIO_DeInit+0x9e>
 80058f4:	2301      	movs	r3, #1
 80058f6:	e000      	b.n	80058fa <HAL_GPIO_DeInit+0x9e>
 80058f8:	2300      	movs	r3, #0
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	f002 0203 	and.w	r2, r2, #3
 8005900:	0092      	lsls	r2, r2, #2
 8005902:	4093      	lsls	r3, r2
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	429a      	cmp	r2, r3
 8005908:	d132      	bne.n	8005970 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800590a:	4b4d      	ldr	r3, [pc, #308]	; (8005a40 <HAL_GPIO_DeInit+0x1e4>)
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	43db      	mvns	r3, r3
 8005912:	494b      	ldr	r1, [pc, #300]	; (8005a40 <HAL_GPIO_DeInit+0x1e4>)
 8005914:	4013      	ands	r3, r2
 8005916:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8005918:	4b49      	ldr	r3, [pc, #292]	; (8005a40 <HAL_GPIO_DeInit+0x1e4>)
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	43db      	mvns	r3, r3
 8005920:	4947      	ldr	r1, [pc, #284]	; (8005a40 <HAL_GPIO_DeInit+0x1e4>)
 8005922:	4013      	ands	r3, r2
 8005924:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8005926:	4b46      	ldr	r3, [pc, #280]	; (8005a40 <HAL_GPIO_DeInit+0x1e4>)
 8005928:	68da      	ldr	r2, [r3, #12]
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	43db      	mvns	r3, r3
 800592e:	4944      	ldr	r1, [pc, #272]	; (8005a40 <HAL_GPIO_DeInit+0x1e4>)
 8005930:	4013      	ands	r3, r2
 8005932:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8005934:	4b42      	ldr	r3, [pc, #264]	; (8005a40 <HAL_GPIO_DeInit+0x1e4>)
 8005936:	689a      	ldr	r2, [r3, #8]
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	43db      	mvns	r3, r3
 800593c:	4940      	ldr	r1, [pc, #256]	; (8005a40 <HAL_GPIO_DeInit+0x1e4>)
 800593e:	4013      	ands	r3, r2
 8005940:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	f003 0303 	and.w	r3, r3, #3
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	220f      	movs	r2, #15
 800594c:	fa02 f303 	lsl.w	r3, r2, r3
 8005950:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005952:	4a34      	ldr	r2, [pc, #208]	; (8005a24 <HAL_GPIO_DeInit+0x1c8>)
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	089b      	lsrs	r3, r3, #2
 8005958:	3302      	adds	r3, #2
 800595a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	43da      	mvns	r2, r3
 8005962:	4830      	ldr	r0, [pc, #192]	; (8005a24 <HAL_GPIO_DeInit+0x1c8>)
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	089b      	lsrs	r3, r3, #2
 8005968:	400a      	ands	r2, r1
 800596a:	3302      	adds	r3, #2
 800596c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681a      	ldr	r2, [r3, #0]
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	005b      	lsls	r3, r3, #1
 8005978:	2103      	movs	r1, #3
 800597a:	fa01 f303 	lsl.w	r3, r1, r3
 800597e:	431a      	orrs	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	08da      	lsrs	r2, r3, #3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	3208      	adds	r2, #8
 800598c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	f003 0307 	and.w	r3, r3, #7
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	220f      	movs	r2, #15
 800599a:	fa02 f303 	lsl.w	r3, r2, r3
 800599e:	43db      	mvns	r3, r3
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	08d2      	lsrs	r2, r2, #3
 80059a4:	4019      	ands	r1, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	3208      	adds	r2, #8
 80059aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	689a      	ldr	r2, [r3, #8]
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	005b      	lsls	r3, r3, #1
 80059b6:	2103      	movs	r1, #3
 80059b8:	fa01 f303 	lsl.w	r3, r1, r3
 80059bc:	43db      	mvns	r3, r3
 80059be:	401a      	ands	r2, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	2101      	movs	r1, #1
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	fa01 f303 	lsl.w	r3, r1, r3
 80059d0:	43db      	mvns	r3, r3
 80059d2:	401a      	ands	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	68da      	ldr	r2, [r3, #12]
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	005b      	lsls	r3, r3, #1
 80059e0:	2103      	movs	r1, #3
 80059e2:	fa01 f303 	lsl.w	r3, r1, r3
 80059e6:	43db      	mvns	r3, r3
 80059e8:	401a      	ands	r2, r3
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059f2:	2101      	movs	r1, #1
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	fa01 f303 	lsl.w	r3, r1, r3
 80059fa:	43db      	mvns	r3, r3
 80059fc:	401a      	ands	r2, r3
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	3301      	adds	r3, #1
 8005a06:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005a08:	683a      	ldr	r2, [r7, #0]
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f47f af2b 	bne.w	800586c <HAL_GPIO_DeInit+0x10>
  }
}
 8005a16:	bf00      	nop
 8005a18:	bf00      	nop
 8005a1a:	371c      	adds	r7, #28
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr
 8005a24:	40010000 	.word	0x40010000
 8005a28:	48000400 	.word	0x48000400
 8005a2c:	48000800 	.word	0x48000800
 8005a30:	48000c00 	.word	0x48000c00
 8005a34:	48001000 	.word	0x48001000
 8005a38:	48001400 	.word	0x48001400
 8005a3c:	48001800 	.word	0x48001800
 8005a40:	40010400 	.word	0x40010400

08005a44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	807b      	strh	r3, [r7, #2]
 8005a50:	4613      	mov	r3, r2
 8005a52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a54:	787b      	ldrb	r3, [r7, #1]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d003      	beq.n	8005a62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005a5a:	887a      	ldrh	r2, [r7, #2]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005a60:	e002      	b.n	8005a68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005a62:	887a      	ldrh	r2, [r7, #2]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005a68:	bf00      	nop
 8005a6a:	370c      	adds	r7, #12
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b082      	sub	sp, #8
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005a7e:	4b08      	ldr	r3, [pc, #32]	; (8005aa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a80:	695a      	ldr	r2, [r3, #20]
 8005a82:	88fb      	ldrh	r3, [r7, #6]
 8005a84:	4013      	ands	r3, r2
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d006      	beq.n	8005a98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a8a:	4a05      	ldr	r2, [pc, #20]	; (8005aa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a8c:	88fb      	ldrh	r3, [r7, #6]
 8005a8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a90:	88fb      	ldrh	r3, [r7, #6]
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7fd f89e 	bl	8002bd4 <HAL_GPIO_EXTI_Callback>
  }
}
 8005a98:	bf00      	nop
 8005a9a:	3708      	adds	r7, #8
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}
 8005aa0:	40010400 	.word	0x40010400

08005aa4 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b082      	sub	sp, #8
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	460b      	mov	r3, r1
 8005aae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d10c      	bne.n	8005ad0 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8005ab6:	4b13      	ldr	r3, [pc, #76]	; (8005b04 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005abe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ac2:	d10e      	bne.n	8005ae2 <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005ac4:	f000 f896 	bl	8005bf4 <HAL_PWREx_DisableLowPowerRunMode>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d009      	beq.n	8005ae2 <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 8005ace:	e016      	b.n	8005afe <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8005ad0:	4b0c      	ldr	r3, [pc, #48]	; (8005b04 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005ad2:	695b      	ldr	r3, [r3, #20]
 8005ad4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ad8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005adc:	d001      	beq.n	8005ae2 <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8005ade:	f000 f879 	bl	8005bd4 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005ae2:	4b09      	ldr	r3, [pc, #36]	; (8005b08 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	4a08      	ldr	r2, [pc, #32]	; (8005b08 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005ae8:	f023 0304 	bic.w	r3, r3, #4
 8005aec:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005aee:	78fb      	ldrb	r3, [r7, #3]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d101      	bne.n	8005af8 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005af4:	bf30      	wfi
 8005af6:	e002      	b.n	8005afe <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005af8:	bf40      	sev
    __WFE();
 8005afa:	bf20      	wfe
    __WFE();
 8005afc:	bf20      	wfe
  }

}
 8005afe:	3708      	adds	r7, #8
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}
 8005b04:	40007000 	.word	0x40007000
 8005b08:	e000ed00 	.word	0xe000ed00

08005b0c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005b10:	4b04      	ldr	r3, [pc, #16]	; (8005b24 <HAL_PWREx_GetVoltageRange+0x18>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	40007000 	.word	0x40007000

08005b28 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b36:	d130      	bne.n	8005b9a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b38:	4b23      	ldr	r3, [pc, #140]	; (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005b40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b44:	d038      	beq.n	8005bb8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b46:	4b20      	ldr	r3, [pc, #128]	; (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005b4e:	4a1e      	ldr	r2, [pc, #120]	; (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b50:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b54:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005b56:	4b1d      	ldr	r3, [pc, #116]	; (8005bcc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2232      	movs	r2, #50	; 0x32
 8005b5c:	fb02 f303 	mul.w	r3, r2, r3
 8005b60:	4a1b      	ldr	r2, [pc, #108]	; (8005bd0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005b62:	fba2 2303 	umull	r2, r3, r2, r3
 8005b66:	0c9b      	lsrs	r3, r3, #18
 8005b68:	3301      	adds	r3, #1
 8005b6a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b6c:	e002      	b.n	8005b74 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	3b01      	subs	r3, #1
 8005b72:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b74:	4b14      	ldr	r3, [pc, #80]	; (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b76:	695b      	ldr	r3, [r3, #20]
 8005b78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b80:	d102      	bne.n	8005b88 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d1f2      	bne.n	8005b6e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b88:	4b0f      	ldr	r3, [pc, #60]	; (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b8a:	695b      	ldr	r3, [r3, #20]
 8005b8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b94:	d110      	bne.n	8005bb8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e00f      	b.n	8005bba <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b9a:	4b0b      	ldr	r3, [pc, #44]	; (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005ba2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ba6:	d007      	beq.n	8005bb8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005ba8:	4b07      	ldr	r3, [pc, #28]	; (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005bb0:	4a05      	ldr	r2, [pc, #20]	; (8005bc8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005bb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005bb6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3714      	adds	r7, #20
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr
 8005bc6:	bf00      	nop
 8005bc8:	40007000 	.word	0x40007000
 8005bcc:	20000008 	.word	0x20000008
 8005bd0:	431bde83 	.word	0x431bde83

08005bd4 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8005bd8:	4b05      	ldr	r3, [pc, #20]	; (8005bf0 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a04      	ldr	r2, [pc, #16]	; (8005bf0 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8005bde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005be2:	6013      	str	r3, [r2, #0]
}
 8005be4:	bf00      	nop
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	40007000 	.word	0x40007000

08005bf4 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8005bfa:	4b17      	ldr	r3, [pc, #92]	; (8005c58 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a16      	ldr	r2, [pc, #88]	; (8005c58 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005c00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c04:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005c06:	4b15      	ldr	r3, [pc, #84]	; (8005c5c <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	2232      	movs	r2, #50	; 0x32
 8005c0c:	fb02 f303 	mul.w	r3, r2, r3
 8005c10:	4a13      	ldr	r2, [pc, #76]	; (8005c60 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8005c12:	fba2 2303 	umull	r2, r3, r2, r3
 8005c16:	0c9b      	lsrs	r3, r3, #18
 8005c18:	3301      	adds	r3, #1
 8005c1a:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005c1c:	e002      	b.n	8005c24 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	3b01      	subs	r3, #1
 8005c22:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005c24:	4b0c      	ldr	r3, [pc, #48]	; (8005c58 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c30:	d102      	bne.n	8005c38 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1f2      	bne.n	8005c1e <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8005c38:	4b07      	ldr	r3, [pc, #28]	; (8005c58 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005c3a:	695b      	ldr	r3, [r3, #20]
 8005c3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c44:	d101      	bne.n	8005c4a <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e000      	b.n	8005c4c <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr
 8005c58:	40007000 	.word	0x40007000
 8005c5c:	20000008 	.word	0x20000008
 8005c60:	431bde83 	.word	0x431bde83

08005c64 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b086      	sub	sp, #24
 8005c68:	af02      	add	r7, sp, #8
 8005c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005c6c:	f7fe f98e 	bl	8003f8c <HAL_GetTick>
 8005c70:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d101      	bne.n	8005c7c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e063      	b.n	8005d44 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d10b      	bne.n	8005ca0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f7fd ff01 	bl	8003a98 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8005c96:	f241 3188 	movw	r1, #5000	; 0x1388
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 faf7 	bl	800628e <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	021a      	lsls	r2, r3, #8
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	430a      	orrs	r2, r1
 8005cb8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	2120      	movs	r1, #32
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f000 faef 	bl	80062aa <QSPI_WaitFlagStateUntilTimeout>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005cd0:	7afb      	ldrb	r3, [r7, #11]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d131      	bne.n	8005d3a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005ce0:	f023 0310 	bic.w	r3, r3, #16
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	6852      	ldr	r2, [r2, #4]
 8005ce8:	0611      	lsls	r1, r2, #24
 8005cea:	687a      	ldr	r2, [r7, #4]
 8005cec:	68d2      	ldr	r2, [r2, #12]
 8005cee:	4311      	orrs	r1, r2
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	6812      	ldr	r2, [r2, #0]
 8005cf4:	430b      	orrs	r3, r1
 8005cf6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	685a      	ldr	r2, [r3, #4]
 8005cfe:	4b13      	ldr	r3, [pc, #76]	; (8005d4c <HAL_QSPI_Init+0xe8>)
 8005d00:	4013      	ands	r3, r2
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	6912      	ldr	r2, [r2, #16]
 8005d06:	0411      	lsls	r1, r2, #16
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	6952      	ldr	r2, [r2, #20]
 8005d0c:	4311      	orrs	r1, r2
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	6992      	ldr	r2, [r2, #24]
 8005d12:	4311      	orrs	r1, r2
 8005d14:	687a      	ldr	r2, [r7, #4]
 8005d16:	6812      	ldr	r2, [r2, #0]
 8005d18:	430b      	orrs	r3, r1
 8005d1a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f042 0201 	orr.w	r2, r2, #1
 8005d2a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8005d42:	7afb      	ldrb	r3, [r7, #11]
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3710      	adds	r7, #16
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}
 8005d4c:	ffe0f8fe 	.word	0xffe0f8fe

08005d50 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b082      	sub	sp, #8
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d101      	bne.n	8005d62 <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e016      	b.n	8005d90 <HAL_QSPI_DeInit+0x40>
  }

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f022 0201 	bic.w	r2, r2, #1
 8005d70:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hqspi->MspDeInitCallback(hqspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f7fd fed4 	bl	8003b20 <HAL_QSPI_MspDeInit>
#endif

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2200      	movs	r2, #0
 8005d82:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005d8e:	2300      	movs	r3, #0
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3708      	adds	r7, #8
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}

08005d98 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b088      	sub	sp, #32
 8005d9c:	af02      	add	r7, sp, #8
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005da4:	f7fe f8f2 	bl	8003f8c <HAL_GetTick>
 8005da8:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d101      	bne.n	8005dba <HAL_QSPI_Command+0x22>
 8005db6:	2302      	movs	r3, #2
 8005db8:	e048      	b.n	8005e4c <HAL_QSPI_Command+0xb4>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d137      	bne.n	8005e3e <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2202      	movs	r2, #2
 8005dd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	9300      	str	r3, [sp, #0]
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	2200      	movs	r2, #0
 8005de4:	2120      	movs	r1, #32
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	f000 fa5f 	bl	80062aa <QSPI_WaitFlagStateUntilTimeout>
 8005dec:	4603      	mov	r3, r0
 8005dee:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8005df0:	7dfb      	ldrb	r3, [r7, #23]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d125      	bne.n	8005e42 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005df6:	2200      	movs	r2, #0
 8005df8:	68b9      	ldr	r1, [r7, #8]
 8005dfa:	68f8      	ldr	r0, [r7, #12]
 8005dfc:	f000 fa8c 	bl	8006318 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d115      	bne.n	8005e34 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	9300      	str	r3, [sp, #0]
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	2201      	movs	r2, #1
 8005e10:	2102      	movs	r1, #2
 8005e12:	68f8      	ldr	r0, [r7, #12]
 8005e14:	f000 fa49 	bl	80062aa <QSPI_WaitFlagStateUntilTimeout>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8005e1c:	7dfb      	ldrb	r3, [r7, #23]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d10f      	bne.n	8005e42 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2202      	movs	r2, #2
 8005e28:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8005e32:	e006      	b.n	8005e42 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8005e3c:	e001      	b.n	8005e42 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8005e3e:	2302      	movs	r3, #2
 8005e40:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8005e4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3718      	adds	r7, #24
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b08a      	sub	sp, #40	; 0x28
 8005e58:	af02      	add	r7, sp, #8
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e60:	2300      	movs	r3, #0
 8005e62:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8005e64:	f7fe f892 	bl	8003f8c <HAL_GetTick>
 8005e68:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	3320      	adds	r3, #32
 8005e70:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d101      	bne.n	8005e82 <HAL_QSPI_Transmit+0x2e>
 8005e7e:	2302      	movs	r3, #2
 8005e80:	e07b      	b.n	8005f7a <HAL_QSPI_Transmit+0x126>
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2201      	movs	r2, #1
 8005e86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d16a      	bne.n	8005f6c <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d05b      	beq.n	8005f5a <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2212      	movs	r2, #18
 8005ea6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	691b      	ldr	r3, [r3, #16]
 8005eb0:	1c5a      	adds	r2, r3, #1
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	691b      	ldr	r3, [r3, #16]
 8005ebc:	1c5a      	adds	r2, r3, #1
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	68ba      	ldr	r2, [r7, #8]
 8005ec6:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	695a      	ldr	r2, [r3, #20]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005ed6:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8005ed8:	e01b      	b.n	8005f12 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	9300      	str	r3, [sp, #0]
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	2104      	movs	r1, #4
 8005ee4:	68f8      	ldr	r0, [r7, #12]
 8005ee6:	f000 f9e0 	bl	80062aa <QSPI_WaitFlagStateUntilTimeout>
 8005eea:	4603      	mov	r3, r0
 8005eec:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8005eee:	7ffb      	ldrb	r3, [r7, #31]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d113      	bne.n	8005f1c <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	69db      	ldr	r3, [r3, #28]
 8005ef8:	781a      	ldrb	r2, [r3, #0]
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	69db      	ldr	r3, [r3, #28]
 8005f02:	1c5a      	adds	r2, r3, #1
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0c:	1e5a      	subs	r2, r3, #1
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0U)
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1df      	bne.n	8005eda <HAL_QSPI_Transmit+0x86>
 8005f1a:	e000      	b.n	8005f1e <HAL_QSPI_Transmit+0xca>
          break;
 8005f1c:	bf00      	nop
      }

      if (status == HAL_OK)
 8005f1e:	7ffb      	ldrb	r3, [r7, #31]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d115      	bne.n	8005f50 <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	9300      	str	r3, [sp, #0]
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	2102      	movs	r1, #2
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f000 f9bb 	bl	80062aa <QSPI_WaitFlagStateUntilTimeout>
 8005f34:	4603      	mov	r3, r0
 8005f36:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8005f38:	7ffb      	ldrb	r3, [r7, #31]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d108      	bne.n	8005f50 <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	2202      	movs	r2, #2
 8005f44:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 8005f46:	68f8      	ldr	r0, [r7, #12]
 8005f48:	f000 f934 	bl	80061b4 <HAL_QSPI_Abort>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8005f58:	e00a      	b.n	8005f70 <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f5e:	f043 0208 	orr.w	r2, r3, #8
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	77fb      	strb	r3, [r7, #31]
 8005f6a:	e001      	b.n	8005f70 <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8005f78:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3720      	adds	r7, #32
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8005f82:	b580      	push	{r7, lr}
 8005f84:	b08a      	sub	sp, #40	; 0x28
 8005f86:	af02      	add	r7, sp, #8
 8005f88:	60f8      	str	r0, [r7, #12]
 8005f8a:	60b9      	str	r1, [r7, #8]
 8005f8c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8005f92:	f7fd fffb 	bl	8003f8c <HAL_GetTick>
 8005f96:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	699b      	ldr	r3, [r3, #24]
 8005f9e:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	3320      	adds	r3, #32
 8005fa6:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d101      	bne.n	8005fb8 <HAL_QSPI_Receive+0x36>
 8005fb4:	2302      	movs	r3, #2
 8005fb6:	e082      	b.n	80060be <HAL_QSPI_Receive+0x13c>
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d171      	bne.n	80060b0 <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d062      	beq.n	800609e <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2222      	movs	r2, #34	; 0x22
 8005fdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	1c5a      	adds	r2, r3, #1
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	691b      	ldr	r3, [r3, #16]
 8005ff2:	1c5a      	adds	r2, r3, #1
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	68ba      	ldr	r2, [r7, #8]
 8005ffc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	695b      	ldr	r3, [r3, #20]
 8006004:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006010:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	697a      	ldr	r2, [r7, #20]
 8006018:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 800601a:	e01c      	b.n	8006056 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	9300      	str	r3, [sp, #0]
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	2201      	movs	r2, #1
 8006024:	2106      	movs	r1, #6
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f000 f93f 	bl	80062aa <QSPI_WaitFlagStateUntilTimeout>
 800602c:	4603      	mov	r3, r0
 800602e:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8006030:	7ffb      	ldrb	r3, [r7, #31]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d114      	bne.n	8006060 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800603a:	693a      	ldr	r2, [r7, #16]
 800603c:	7812      	ldrb	r2, [r2, #0]
 800603e:	b2d2      	uxtb	r2, r2
 8006040:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006046:	1c5a      	adds	r2, r3, #1
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	629a      	str	r2, [r3, #40]	; 0x28
        hqspi->RxXferCount--;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006050:	1e5a      	subs	r2, r3, #1
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0U)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800605a:	2b00      	cmp	r3, #0
 800605c:	d1de      	bne.n	800601c <HAL_QSPI_Receive+0x9a>
 800605e:	e000      	b.n	8006062 <HAL_QSPI_Receive+0xe0>
          break;
 8006060:	bf00      	nop
      }

      if (status == HAL_OK)
 8006062:	7ffb      	ldrb	r3, [r7, #31]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d115      	bne.n	8006094 <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	9300      	str	r3, [sp, #0]
 800606c:	69bb      	ldr	r3, [r7, #24]
 800606e:	2201      	movs	r2, #1
 8006070:	2102      	movs	r1, #2
 8006072:	68f8      	ldr	r0, [r7, #12]
 8006074:	f000 f919 	bl	80062aa <QSPI_WaitFlagStateUntilTimeout>
 8006078:	4603      	mov	r3, r0
 800607a:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 800607c:	7ffb      	ldrb	r3, [r7, #31]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d108      	bne.n	8006094 <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2202      	movs	r2, #2
 8006088:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f000 f892 	bl	80061b4 <HAL_QSPI_Abort>
 8006090:	4603      	mov	r3, r0
 8006092:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2201      	movs	r2, #1
 8006098:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800609c:	e00a      	b.n	80060b4 <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060a2:	f043 0208 	orr.w	r2, r3, #8
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	77fb      	strb	r3, [r7, #31]
 80060ae:	e001      	b.n	80060b4 <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 80060b0:	2302      	movs	r3, #2
 80060b2:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 80060bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3720      	adds	r7, #32
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}

080060c6 <HAL_QSPI_AutoPolling>:
  * @param  Timeout Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80060c6:	b580      	push	{r7, lr}
 80060c8:	b088      	sub	sp, #32
 80060ca:	af02      	add	r7, sp, #8
 80060cc:	60f8      	str	r0, [r7, #12]
 80060ce:	60b9      	str	r1, [r7, #8]
 80060d0:	607a      	str	r2, [r7, #4]
 80060d2:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80060d4:	f7fd ff5a 	bl	8003f8c <HAL_GetTick>
 80060d8:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d101      	bne.n	80060ea <HAL_QSPI_AutoPolling+0x24>
 80060e6:	2302      	movs	r3, #2
 80060e8:	e060      	b.n	80061ac <HAL_QSPI_AutoPolling+0xe6>
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d14f      	bne.n	800619e <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2242      	movs	r2, #66	; 0x42
 8006108:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	9300      	str	r3, [sp, #0]
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	2200      	movs	r2, #0
 8006114:	2120      	movs	r1, #32
 8006116:	68f8      	ldr	r0, [r7, #12]
 8006118:	f000 f8c7 	bl	80062aa <QSPI_WaitFlagStateUntilTimeout>
 800611c:	4603      	mov	r3, r0
 800611e:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8006120:	7dfb      	ldrb	r3, [r7, #23]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d13d      	bne.n	80061a2 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	6812      	ldr	r2, [r2, #0]
 800612e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	6852      	ldr	r2, [r2, #4]
 8006138:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	6892      	ldr	r2, [r2, #8]
 8006142:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	431a      	orrs	r2, r3
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800615c:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	68da      	ldr	r2, [r3, #12]
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8006166:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800616a:	68b9      	ldr	r1, [r7, #8]
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	f000 f8d3 	bl	8006318 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	2201      	movs	r2, #1
 800617a:	2108      	movs	r1, #8
 800617c:	68f8      	ldr	r0, [r7, #12]
 800617e:	f000 f894 	bl	80062aa <QSPI_WaitFlagStateUntilTimeout>
 8006182:	4603      	mov	r3, r0
 8006184:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8006186:	7dfb      	ldrb	r3, [r7, #23]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d10a      	bne.n	80061a2 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2208      	movs	r2, #8
 8006192:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800619c:	e001      	b.n	80061a2 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800619e:	2302      	movs	r3, #2
 80061a0:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80061aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3718      	adds	r7, #24
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b086      	sub	sp, #24
 80061b8:	af02      	add	r7, sp, #8
 80061ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061bc:	2300      	movs	r3, #0
 80061be:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80061c0:	f7fd fee4 	bl	8003f8c <HAL_GetTick>
 80061c4:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	f003 0302 	and.w	r3, r3, #2
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d056      	beq.n	8006284 <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0304 	and.w	r3, r3, #4
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d017      	beq.n	800621c <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f022 0204 	bic.w	r2, r2, #4
 80061fa:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006200:	4618      	mov	r0, r3
 8006202:	f7ff f863 	bl	80052cc <HAL_DMA_Abort>
 8006206:	4603      	mov	r3, r0
 8006208:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 800620a:	7bfb      	ldrb	r3, [r7, #15]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d005      	beq.n	800621c <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006214:	f043 0204 	orr.w	r2, r3, #4
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f042 0202 	orr.w	r2, r2, #2
 800622a:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006230:	9300      	str	r3, [sp, #0]
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	2201      	movs	r2, #1
 8006236:	2102      	movs	r1, #2
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 f836 	bl	80062aa <QSPI_WaitFlagStateUntilTimeout>
 800623e:	4603      	mov	r3, r0
 8006240:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006242:	7bfb      	ldrb	r3, [r7, #15]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d10e      	bne.n	8006266 <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	2202      	movs	r2, #2
 800624e:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006254:	9300      	str	r3, [sp, #0]
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	2200      	movs	r2, #0
 800625a:	2120      	movs	r1, #32
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f000 f824 	bl	80062aa <QSPI_WaitFlagStateUntilTimeout>
 8006262:	4603      	mov	r3, r0
 8006264:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006266:	7bfb      	ldrb	r3, [r7, #15]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d10b      	bne.n	8006284 <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	695a      	ldr	r2, [r3, #20]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800627a:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 8006284:	7bfb      	ldrb	r3, [r7, #15]
}
 8006286:	4618      	mov	r0, r3
 8006288:	3710      	adds	r7, #16
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}

0800628e <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800628e:	b480      	push	{r7}
 8006290:	b083      	sub	sp, #12
 8006292:	af00      	add	r7, sp, #0
 8006294:	6078      	str	r0, [r7, #4]
 8006296:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	683a      	ldr	r2, [r7, #0]
 800629c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800629e:	bf00      	nop
 80062a0:	370c      	adds	r7, #12
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr

080062aa <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80062aa:	b580      	push	{r7, lr}
 80062ac:	b084      	sub	sp, #16
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	60f8      	str	r0, [r7, #12]
 80062b2:	60b9      	str	r1, [r7, #8]
 80062b4:	603b      	str	r3, [r7, #0]
 80062b6:	4613      	mov	r3, r2
 80062b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80062ba:	e01a      	b.n	80062f2 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062bc:	69bb      	ldr	r3, [r7, #24]
 80062be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062c2:	d016      	beq.n	80062f2 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062c4:	f7fd fe62 	bl	8003f8c <HAL_GetTick>
 80062c8:	4602      	mov	r2, r0
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	1ad3      	subs	r3, r2, r3
 80062ce:	69ba      	ldr	r2, [r7, #24]
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d302      	bcc.n	80062da <QSPI_WaitFlagStateUntilTimeout+0x30>
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d10b      	bne.n	80062f2 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2204      	movs	r2, #4
 80062de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062e6:	f043 0201 	orr.w	r2, r3, #1
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e00e      	b.n	8006310 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	689a      	ldr	r2, [r3, #8]
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	4013      	ands	r3, r2
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	bf14      	ite	ne
 8006300:	2301      	movne	r3, #1
 8006302:	2300      	moveq	r3, #0
 8006304:	b2db      	uxtb	r3, r3
 8006306:	461a      	mov	r2, r3
 8006308:	79fb      	ldrb	r3, [r7, #7]
 800630a:	429a      	cmp	r2, r3
 800630c:	d1d6      	bne.n	80062bc <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800630e:	2300      	movs	r3, #0
}
 8006310:	4618      	mov	r0, r3
 8006312:	3710      	adds	r7, #16
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8006318:	b480      	push	{r7}
 800631a:	b085      	sub	sp, #20
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006328:	2b00      	cmp	r3, #0
 800632a:	d009      	beq.n	8006340 <QSPI_Config+0x28>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006332:	d005      	beq.n	8006340 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	3a01      	subs	r2, #1
 800633e:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	699b      	ldr	r3, [r3, #24]
 8006344:	2b00      	cmp	r3, #0
 8006346:	f000 80b9 	beq.w	80064bc <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	6a1b      	ldr	r3, [r3, #32]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d05f      	beq.n	8006412 <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68ba      	ldr	r2, [r7, #8]
 8006358:	6892      	ldr	r2, [r2, #8]
 800635a:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	69db      	ldr	r3, [r3, #28]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d031      	beq.n	80063c8 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800636c:	431a      	orrs	r2, r3
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006372:	431a      	orrs	r2, r3
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006378:	431a      	orrs	r2, r3
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	695b      	ldr	r3, [r3, #20]
 800637e:	049b      	lsls	r3, r3, #18
 8006380:	431a      	orrs	r2, r3
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	691b      	ldr	r3, [r3, #16]
 8006386:	431a      	orrs	r2, r3
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	6a1b      	ldr	r3, [r3, #32]
 800638c:	431a      	orrs	r2, r3
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	431a      	orrs	r2, r3
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	69db      	ldr	r3, [r3, #28]
 8006398:	431a      	orrs	r2, r3
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	699b      	ldr	r3, [r3, #24]
 800639e:	431a      	orrs	r2, r3
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	ea42 0103 	orr.w	r1, r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	430a      	orrs	r2, r1
 80063b0:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80063b8:	f000 812e 	beq.w	8006618 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68ba      	ldr	r2, [r7, #8]
 80063c2:	6852      	ldr	r2, [r2, #4]
 80063c4:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 80063c6:	e127      	b.n	8006618 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d0:	431a      	orrs	r2, r3
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063d6:	431a      	orrs	r2, r3
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063dc:	431a      	orrs	r2, r3
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	049b      	lsls	r3, r3, #18
 80063e4:	431a      	orrs	r2, r3
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	431a      	orrs	r2, r3
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	6a1b      	ldr	r3, [r3, #32]
 80063f0:	431a      	orrs	r2, r3
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	69db      	ldr	r3, [r3, #28]
 80063f6:	431a      	orrs	r2, r3
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	699b      	ldr	r3, [r3, #24]
 80063fc:	431a      	orrs	r2, r3
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	ea42 0103 	orr.w	r1, r2, r3
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	430a      	orrs	r2, r1
 800640e:	615a      	str	r2, [r3, #20]
}
 8006410:	e102      	b.n	8006618 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	69db      	ldr	r3, [r3, #28]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d02e      	beq.n	8006478 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006422:	431a      	orrs	r2, r3
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006428:	431a      	orrs	r2, r3
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800642e:	431a      	orrs	r2, r3
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	695b      	ldr	r3, [r3, #20]
 8006434:	049b      	lsls	r3, r3, #18
 8006436:	431a      	orrs	r2, r3
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	6a1b      	ldr	r3, [r3, #32]
 800643c:	431a      	orrs	r2, r3
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	431a      	orrs	r2, r3
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	69db      	ldr	r3, [r3, #28]
 8006448:	431a      	orrs	r2, r3
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	699b      	ldr	r3, [r3, #24]
 800644e:	431a      	orrs	r2, r3
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	ea42 0103 	orr.w	r1, r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	430a      	orrs	r2, r1
 8006460:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006468:	f000 80d6 	beq.w	8006618 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68ba      	ldr	r2, [r7, #8]
 8006472:	6852      	ldr	r2, [r2, #4]
 8006474:	619a      	str	r2, [r3, #24]
}
 8006476:	e0cf      	b.n	8006618 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006480:	431a      	orrs	r2, r3
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006486:	431a      	orrs	r2, r3
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800648c:	431a      	orrs	r2, r3
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	695b      	ldr	r3, [r3, #20]
 8006492:	049b      	lsls	r3, r3, #18
 8006494:	431a      	orrs	r2, r3
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	6a1b      	ldr	r3, [r3, #32]
 800649a:	431a      	orrs	r2, r3
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	69db      	ldr	r3, [r3, #28]
 80064a0:	431a      	orrs	r2, r3
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	699b      	ldr	r3, [r3, #24]
 80064a6:	431a      	orrs	r2, r3
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	ea42 0103 	orr.w	r1, r2, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	687a      	ldr	r2, [r7, #4]
 80064b6:	430a      	orrs	r2, r1
 80064b8:	615a      	str	r2, [r3, #20]
}
 80064ba:	e0ad      	b.n	8006618 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	6a1b      	ldr	r3, [r3, #32]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d058      	beq.n	8006576 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	68ba      	ldr	r2, [r7, #8]
 80064ca:	6892      	ldr	r2, [r2, #8]
 80064cc:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	69db      	ldr	r3, [r3, #28]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d02d      	beq.n	8006532 <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064de:	431a      	orrs	r2, r3
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064e4:	431a      	orrs	r2, r3
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ea:	431a      	orrs	r2, r3
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	695b      	ldr	r3, [r3, #20]
 80064f0:	049b      	lsls	r3, r3, #18
 80064f2:	431a      	orrs	r2, r3
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	691b      	ldr	r3, [r3, #16]
 80064f8:	431a      	orrs	r2, r3
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	6a1b      	ldr	r3, [r3, #32]
 80064fe:	431a      	orrs	r2, r3
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	431a      	orrs	r2, r3
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	69db      	ldr	r3, [r3, #28]
 800650a:	431a      	orrs	r2, r3
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	ea42 0103 	orr.w	r1, r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	430a      	orrs	r2, r1
 800651c:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006524:	d078      	beq.n	8006618 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68ba      	ldr	r2, [r7, #8]
 800652c:	6852      	ldr	r2, [r2, #4]
 800652e:	619a      	str	r2, [r3, #24]
}
 8006530:	e072      	b.n	8006618 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800653a:	431a      	orrs	r2, r3
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006540:	431a      	orrs	r2, r3
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006546:	431a      	orrs	r2, r3
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	695b      	ldr	r3, [r3, #20]
 800654c:	049b      	lsls	r3, r3, #18
 800654e:	431a      	orrs	r2, r3
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	431a      	orrs	r2, r3
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	6a1b      	ldr	r3, [r3, #32]
 800655a:	431a      	orrs	r2, r3
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	69db      	ldr	r3, [r3, #28]
 8006560:	431a      	orrs	r2, r3
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	ea42 0103 	orr.w	r1, r2, r3
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	430a      	orrs	r2, r1
 8006572:	615a      	str	r2, [r3, #20]
}
 8006574:	e050      	b.n	8006618 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	69db      	ldr	r3, [r3, #28]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d02a      	beq.n	80065d4 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006586:	431a      	orrs	r2, r3
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800658c:	431a      	orrs	r2, r3
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006592:	431a      	orrs	r2, r3
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	695b      	ldr	r3, [r3, #20]
 8006598:	049b      	lsls	r3, r3, #18
 800659a:	431a      	orrs	r2, r3
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	6a1b      	ldr	r3, [r3, #32]
 80065a0:	431a      	orrs	r2, r3
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	68db      	ldr	r3, [r3, #12]
 80065a6:	431a      	orrs	r2, r3
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	69db      	ldr	r3, [r3, #28]
 80065ac:	431a      	orrs	r2, r3
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	699b      	ldr	r3, [r3, #24]
 80065b2:	ea42 0103 	orr.w	r1, r2, r3
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	430a      	orrs	r2, r1
 80065be:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80065c6:	d027      	beq.n	8006618 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	68ba      	ldr	r2, [r7, #8]
 80065ce:	6852      	ldr	r2, [r2, #4]
 80065d0:	619a      	str	r2, [r3, #24]
}
 80065d2:	e021      	b.n	8006618 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d01d      	beq.n	8006618 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065e4:	431a      	orrs	r2, r3
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065ea:	431a      	orrs	r2, r3
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f0:	431a      	orrs	r2, r3
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	695b      	ldr	r3, [r3, #20]
 80065f6:	049b      	lsls	r3, r3, #18
 80065f8:	431a      	orrs	r2, r3
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	431a      	orrs	r2, r3
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	69db      	ldr	r3, [r3, #28]
 8006604:	431a      	orrs	r2, r3
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	699b      	ldr	r3, [r3, #24]
 800660a:	ea42 0103 	orr.w	r1, r2, r3
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	430a      	orrs	r2, r1
 8006616:	615a      	str	r2, [r3, #20]
}
 8006618:	bf00      	nop
 800661a:	3714      	adds	r7, #20
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b088      	sub	sp, #32
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d101      	bne.n	8006636 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	e3d4      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006636:	4ba1      	ldr	r3, [pc, #644]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	f003 030c 	and.w	r3, r3, #12
 800663e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006640:	4b9e      	ldr	r3, [pc, #632]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	f003 0303 	and.w	r3, r3, #3
 8006648:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0310 	and.w	r3, r3, #16
 8006652:	2b00      	cmp	r3, #0
 8006654:	f000 80e4 	beq.w	8006820 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d007      	beq.n	800666e <HAL_RCC_OscConfig+0x4a>
 800665e:	69bb      	ldr	r3, [r7, #24]
 8006660:	2b0c      	cmp	r3, #12
 8006662:	f040 808b 	bne.w	800677c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	2b01      	cmp	r3, #1
 800666a:	f040 8087 	bne.w	800677c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800666e:	4b93      	ldr	r3, [pc, #588]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f003 0302 	and.w	r3, r3, #2
 8006676:	2b00      	cmp	r3, #0
 8006678:	d005      	beq.n	8006686 <HAL_RCC_OscConfig+0x62>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	699b      	ldr	r3, [r3, #24]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d101      	bne.n	8006686 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e3ac      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a1a      	ldr	r2, [r3, #32]
 800668a:	4b8c      	ldr	r3, [pc, #560]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 0308 	and.w	r3, r3, #8
 8006692:	2b00      	cmp	r3, #0
 8006694:	d004      	beq.n	80066a0 <HAL_RCC_OscConfig+0x7c>
 8006696:	4b89      	ldr	r3, [pc, #548]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800669e:	e005      	b.n	80066ac <HAL_RCC_OscConfig+0x88>
 80066a0:	4b86      	ldr	r3, [pc, #536]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80066a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066a6:	091b      	lsrs	r3, r3, #4
 80066a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d223      	bcs.n	80066f8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a1b      	ldr	r3, [r3, #32]
 80066b4:	4618      	mov	r0, r3
 80066b6:	f000 fd73 	bl	80071a0 <RCC_SetFlashLatencyFromMSIRange>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d001      	beq.n	80066c4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	e38d      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066c4:	4b7d      	ldr	r3, [pc, #500]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a7c      	ldr	r2, [pc, #496]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80066ca:	f043 0308 	orr.w	r3, r3, #8
 80066ce:	6013      	str	r3, [r2, #0]
 80066d0:	4b7a      	ldr	r3, [pc, #488]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6a1b      	ldr	r3, [r3, #32]
 80066dc:	4977      	ldr	r1, [pc, #476]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80066de:	4313      	orrs	r3, r2
 80066e0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80066e2:	4b76      	ldr	r3, [pc, #472]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	69db      	ldr	r3, [r3, #28]
 80066ee:	021b      	lsls	r3, r3, #8
 80066f0:	4972      	ldr	r1, [pc, #456]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80066f2:	4313      	orrs	r3, r2
 80066f4:	604b      	str	r3, [r1, #4]
 80066f6:	e025      	b.n	8006744 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066f8:	4b70      	ldr	r3, [pc, #448]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a6f      	ldr	r2, [pc, #444]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80066fe:	f043 0308 	orr.w	r3, r3, #8
 8006702:	6013      	str	r3, [r2, #0]
 8006704:	4b6d      	ldr	r3, [pc, #436]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6a1b      	ldr	r3, [r3, #32]
 8006710:	496a      	ldr	r1, [pc, #424]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006712:	4313      	orrs	r3, r2
 8006714:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006716:	4b69      	ldr	r3, [pc, #420]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	69db      	ldr	r3, [r3, #28]
 8006722:	021b      	lsls	r3, r3, #8
 8006724:	4965      	ldr	r1, [pc, #404]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006726:	4313      	orrs	r3, r2
 8006728:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800672a:	69bb      	ldr	r3, [r7, #24]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d109      	bne.n	8006744 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a1b      	ldr	r3, [r3, #32]
 8006734:	4618      	mov	r0, r3
 8006736:	f000 fd33 	bl	80071a0 <RCC_SetFlashLatencyFromMSIRange>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d001      	beq.n	8006744 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	e34d      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006744:	f000 fc36 	bl	8006fb4 <HAL_RCC_GetSysClockFreq>
 8006748:	4602      	mov	r2, r0
 800674a:	4b5c      	ldr	r3, [pc, #368]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	091b      	lsrs	r3, r3, #4
 8006750:	f003 030f 	and.w	r3, r3, #15
 8006754:	495a      	ldr	r1, [pc, #360]	; (80068c0 <HAL_RCC_OscConfig+0x29c>)
 8006756:	5ccb      	ldrb	r3, [r1, r3]
 8006758:	f003 031f 	and.w	r3, r3, #31
 800675c:	fa22 f303 	lsr.w	r3, r2, r3
 8006760:	4a58      	ldr	r2, [pc, #352]	; (80068c4 <HAL_RCC_OscConfig+0x2a0>)
 8006762:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006764:	4b58      	ldr	r3, [pc, #352]	; (80068c8 <HAL_RCC_OscConfig+0x2a4>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4618      	mov	r0, r3
 800676a:	f7fd fa79 	bl	8003c60 <HAL_InitTick>
 800676e:	4603      	mov	r3, r0
 8006770:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006772:	7bfb      	ldrb	r3, [r7, #15]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d052      	beq.n	800681e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8006778:	7bfb      	ldrb	r3, [r7, #15]
 800677a:	e331      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	699b      	ldr	r3, [r3, #24]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d032      	beq.n	80067ea <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006784:	4b4d      	ldr	r3, [pc, #308]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a4c      	ldr	r2, [pc, #304]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 800678a:	f043 0301 	orr.w	r3, r3, #1
 800678e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006790:	f7fd fbfc 	bl	8003f8c <HAL_GetTick>
 8006794:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006796:	e008      	b.n	80067aa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006798:	f7fd fbf8 	bl	8003f8c <HAL_GetTick>
 800679c:	4602      	mov	r2, r0
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	2b02      	cmp	r3, #2
 80067a4:	d901      	bls.n	80067aa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80067a6:	2303      	movs	r3, #3
 80067a8:	e31a      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80067aa:	4b44      	ldr	r3, [pc, #272]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0302 	and.w	r3, r3, #2
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d0f0      	beq.n	8006798 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80067b6:	4b41      	ldr	r3, [pc, #260]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a40      	ldr	r2, [pc, #256]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80067bc:	f043 0308 	orr.w	r3, r3, #8
 80067c0:	6013      	str	r3, [r2, #0]
 80067c2:	4b3e      	ldr	r3, [pc, #248]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6a1b      	ldr	r3, [r3, #32]
 80067ce:	493b      	ldr	r1, [pc, #236]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80067d0:	4313      	orrs	r3, r2
 80067d2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80067d4:	4b39      	ldr	r3, [pc, #228]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	69db      	ldr	r3, [r3, #28]
 80067e0:	021b      	lsls	r3, r3, #8
 80067e2:	4936      	ldr	r1, [pc, #216]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80067e4:	4313      	orrs	r3, r2
 80067e6:	604b      	str	r3, [r1, #4]
 80067e8:	e01a      	b.n	8006820 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80067ea:	4b34      	ldr	r3, [pc, #208]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a33      	ldr	r2, [pc, #204]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80067f0:	f023 0301 	bic.w	r3, r3, #1
 80067f4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80067f6:	f7fd fbc9 	bl	8003f8c <HAL_GetTick>
 80067fa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80067fc:	e008      	b.n	8006810 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80067fe:	f7fd fbc5 	bl	8003f8c <HAL_GetTick>
 8006802:	4602      	mov	r2, r0
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	1ad3      	subs	r3, r2, r3
 8006808:	2b02      	cmp	r3, #2
 800680a:	d901      	bls.n	8006810 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800680c:	2303      	movs	r3, #3
 800680e:	e2e7      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006810:	4b2a      	ldr	r3, [pc, #168]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 0302 	and.w	r3, r3, #2
 8006818:	2b00      	cmp	r3, #0
 800681a:	d1f0      	bne.n	80067fe <HAL_RCC_OscConfig+0x1da>
 800681c:	e000      	b.n	8006820 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800681e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 0301 	and.w	r3, r3, #1
 8006828:	2b00      	cmp	r3, #0
 800682a:	d074      	beq.n	8006916 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800682c:	69bb      	ldr	r3, [r7, #24]
 800682e:	2b08      	cmp	r3, #8
 8006830:	d005      	beq.n	800683e <HAL_RCC_OscConfig+0x21a>
 8006832:	69bb      	ldr	r3, [r7, #24]
 8006834:	2b0c      	cmp	r3, #12
 8006836:	d10e      	bne.n	8006856 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	2b03      	cmp	r3, #3
 800683c:	d10b      	bne.n	8006856 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800683e:	4b1f      	ldr	r3, [pc, #124]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006846:	2b00      	cmp	r3, #0
 8006848:	d064      	beq.n	8006914 <HAL_RCC_OscConfig+0x2f0>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d160      	bne.n	8006914 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e2c4      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800685e:	d106      	bne.n	800686e <HAL_RCC_OscConfig+0x24a>
 8006860:	4b16      	ldr	r3, [pc, #88]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a15      	ldr	r2, [pc, #84]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006866:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800686a:	6013      	str	r3, [r2, #0]
 800686c:	e01d      	b.n	80068aa <HAL_RCC_OscConfig+0x286>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006876:	d10c      	bne.n	8006892 <HAL_RCC_OscConfig+0x26e>
 8006878:	4b10      	ldr	r3, [pc, #64]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a0f      	ldr	r2, [pc, #60]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 800687e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006882:	6013      	str	r3, [r2, #0]
 8006884:	4b0d      	ldr	r3, [pc, #52]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a0c      	ldr	r2, [pc, #48]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 800688a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800688e:	6013      	str	r3, [r2, #0]
 8006890:	e00b      	b.n	80068aa <HAL_RCC_OscConfig+0x286>
 8006892:	4b0a      	ldr	r3, [pc, #40]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a09      	ldr	r2, [pc, #36]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 8006898:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800689c:	6013      	str	r3, [r2, #0]
 800689e:	4b07      	ldr	r3, [pc, #28]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a06      	ldr	r2, [pc, #24]	; (80068bc <HAL_RCC_OscConfig+0x298>)
 80068a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80068a8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d01c      	beq.n	80068ec <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068b2:	f7fd fb6b 	bl	8003f8c <HAL_GetTick>
 80068b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80068b8:	e011      	b.n	80068de <HAL_RCC_OscConfig+0x2ba>
 80068ba:	bf00      	nop
 80068bc:	40021000 	.word	0x40021000
 80068c0:	08010bd0 	.word	0x08010bd0
 80068c4:	20000008 	.word	0x20000008
 80068c8:	2000000c 	.word	0x2000000c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068cc:	f7fd fb5e 	bl	8003f8c <HAL_GetTick>
 80068d0:	4602      	mov	r2, r0
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	1ad3      	subs	r3, r2, r3
 80068d6:	2b64      	cmp	r3, #100	; 0x64
 80068d8:	d901      	bls.n	80068de <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80068da:	2303      	movs	r3, #3
 80068dc:	e280      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80068de:	4baf      	ldr	r3, [pc, #700]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d0f0      	beq.n	80068cc <HAL_RCC_OscConfig+0x2a8>
 80068ea:	e014      	b.n	8006916 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ec:	f7fd fb4e 	bl	8003f8c <HAL_GetTick>
 80068f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80068f2:	e008      	b.n	8006906 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068f4:	f7fd fb4a 	bl	8003f8c <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	2b64      	cmp	r3, #100	; 0x64
 8006900:	d901      	bls.n	8006906 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e26c      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006906:	4ba5      	ldr	r3, [pc, #660]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1f0      	bne.n	80068f4 <HAL_RCC_OscConfig+0x2d0>
 8006912:	e000      	b.n	8006916 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006914:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b00      	cmp	r3, #0
 8006920:	d060      	beq.n	80069e4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	2b04      	cmp	r3, #4
 8006926:	d005      	beq.n	8006934 <HAL_RCC_OscConfig+0x310>
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	2b0c      	cmp	r3, #12
 800692c:	d119      	bne.n	8006962 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	2b02      	cmp	r3, #2
 8006932:	d116      	bne.n	8006962 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006934:	4b99      	ldr	r3, [pc, #612]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800693c:	2b00      	cmp	r3, #0
 800693e:	d005      	beq.n	800694c <HAL_RCC_OscConfig+0x328>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d101      	bne.n	800694c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e249      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800694c:	4b93      	ldr	r3, [pc, #588]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	691b      	ldr	r3, [r3, #16]
 8006958:	061b      	lsls	r3, r3, #24
 800695a:	4990      	ldr	r1, [pc, #576]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 800695c:	4313      	orrs	r3, r2
 800695e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006960:	e040      	b.n	80069e4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	68db      	ldr	r3, [r3, #12]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d023      	beq.n	80069b2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800696a:	4b8c      	ldr	r3, [pc, #560]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a8b      	ldr	r2, [pc, #556]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006970:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006974:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006976:	f7fd fb09 	bl	8003f8c <HAL_GetTick>
 800697a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800697c:	e008      	b.n	8006990 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800697e:	f7fd fb05 	bl	8003f8c <HAL_GetTick>
 8006982:	4602      	mov	r2, r0
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	1ad3      	subs	r3, r2, r3
 8006988:	2b02      	cmp	r3, #2
 800698a:	d901      	bls.n	8006990 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800698c:	2303      	movs	r3, #3
 800698e:	e227      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006990:	4b82      	ldr	r3, [pc, #520]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006998:	2b00      	cmp	r3, #0
 800699a:	d0f0      	beq.n	800697e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800699c:	4b7f      	ldr	r3, [pc, #508]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	061b      	lsls	r3, r3, #24
 80069aa:	497c      	ldr	r1, [pc, #496]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 80069ac:	4313      	orrs	r3, r2
 80069ae:	604b      	str	r3, [r1, #4]
 80069b0:	e018      	b.n	80069e4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069b2:	4b7a      	ldr	r3, [pc, #488]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a79      	ldr	r2, [pc, #484]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 80069b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069be:	f7fd fae5 	bl	8003f8c <HAL_GetTick>
 80069c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80069c4:	e008      	b.n	80069d8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069c6:	f7fd fae1 	bl	8003f8c <HAL_GetTick>
 80069ca:	4602      	mov	r2, r0
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	1ad3      	subs	r3, r2, r3
 80069d0:	2b02      	cmp	r3, #2
 80069d2:	d901      	bls.n	80069d8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80069d4:	2303      	movs	r3, #3
 80069d6:	e203      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80069d8:	4b70      	ldr	r3, [pc, #448]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d1f0      	bne.n	80069c6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f003 0308 	and.w	r3, r3, #8
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d03c      	beq.n	8006a6a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	695b      	ldr	r3, [r3, #20]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d01c      	beq.n	8006a32 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069f8:	4b68      	ldr	r3, [pc, #416]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 80069fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80069fe:	4a67      	ldr	r2, [pc, #412]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006a00:	f043 0301 	orr.w	r3, r3, #1
 8006a04:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a08:	f7fd fac0 	bl	8003f8c <HAL_GetTick>
 8006a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a0e:	e008      	b.n	8006a22 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a10:	f7fd fabc 	bl	8003f8c <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d901      	bls.n	8006a22 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006a1e:	2303      	movs	r3, #3
 8006a20:	e1de      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a22:	4b5e      	ldr	r3, [pc, #376]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006a24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a28:	f003 0302 	and.w	r3, r3, #2
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d0ef      	beq.n	8006a10 <HAL_RCC_OscConfig+0x3ec>
 8006a30:	e01b      	b.n	8006a6a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a32:	4b5a      	ldr	r3, [pc, #360]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006a34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a38:	4a58      	ldr	r2, [pc, #352]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006a3a:	f023 0301 	bic.w	r3, r3, #1
 8006a3e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a42:	f7fd faa3 	bl	8003f8c <HAL_GetTick>
 8006a46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a48:	e008      	b.n	8006a5c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a4a:	f7fd fa9f 	bl	8003f8c <HAL_GetTick>
 8006a4e:	4602      	mov	r2, r0
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	1ad3      	subs	r3, r2, r3
 8006a54:	2b02      	cmp	r3, #2
 8006a56:	d901      	bls.n	8006a5c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006a58:	2303      	movs	r3, #3
 8006a5a:	e1c1      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a5c:	4b4f      	ldr	r3, [pc, #316]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006a5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a62:	f003 0302 	and.w	r3, r3, #2
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1ef      	bne.n	8006a4a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 0304 	and.w	r3, r3, #4
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	f000 80a6 	beq.w	8006bc4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006a7c:	4b47      	ldr	r3, [pc, #284]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d10d      	bne.n	8006aa4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a88:	4b44      	ldr	r3, [pc, #272]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a8c:	4a43      	ldr	r2, [pc, #268]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006a8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a92:	6593      	str	r3, [r2, #88]	; 0x58
 8006a94:	4b41      	ldr	r3, [pc, #260]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a9c:	60bb      	str	r3, [r7, #8]
 8006a9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006aa4:	4b3e      	ldr	r3, [pc, #248]	; (8006ba0 <HAL_RCC_OscConfig+0x57c>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d118      	bne.n	8006ae2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ab0:	4b3b      	ldr	r3, [pc, #236]	; (8006ba0 <HAL_RCC_OscConfig+0x57c>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a3a      	ldr	r2, [pc, #232]	; (8006ba0 <HAL_RCC_OscConfig+0x57c>)
 8006ab6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006aba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006abc:	f7fd fa66 	bl	8003f8c <HAL_GetTick>
 8006ac0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ac2:	e008      	b.n	8006ad6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ac4:	f7fd fa62 	bl	8003f8c <HAL_GetTick>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	1ad3      	subs	r3, r2, r3
 8006ace:	2b02      	cmp	r3, #2
 8006ad0:	d901      	bls.n	8006ad6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006ad2:	2303      	movs	r3, #3
 8006ad4:	e184      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ad6:	4b32      	ldr	r3, [pc, #200]	; (8006ba0 <HAL_RCC_OscConfig+0x57c>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d0f0      	beq.n	8006ac4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d108      	bne.n	8006afc <HAL_RCC_OscConfig+0x4d8>
 8006aea:	4b2c      	ldr	r3, [pc, #176]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006af0:	4a2a      	ldr	r2, [pc, #168]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006af2:	f043 0301 	orr.w	r3, r3, #1
 8006af6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006afa:	e024      	b.n	8006b46 <HAL_RCC_OscConfig+0x522>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	2b05      	cmp	r3, #5
 8006b02:	d110      	bne.n	8006b26 <HAL_RCC_OscConfig+0x502>
 8006b04:	4b25      	ldr	r3, [pc, #148]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b0a:	4a24      	ldr	r2, [pc, #144]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006b0c:	f043 0304 	orr.w	r3, r3, #4
 8006b10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006b14:	4b21      	ldr	r3, [pc, #132]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b1a:	4a20      	ldr	r2, [pc, #128]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006b1c:	f043 0301 	orr.w	r3, r3, #1
 8006b20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006b24:	e00f      	b.n	8006b46 <HAL_RCC_OscConfig+0x522>
 8006b26:	4b1d      	ldr	r3, [pc, #116]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b2c:	4a1b      	ldr	r2, [pc, #108]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006b2e:	f023 0301 	bic.w	r3, r3, #1
 8006b32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006b36:	4b19      	ldr	r3, [pc, #100]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b3c:	4a17      	ldr	r2, [pc, #92]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006b3e:	f023 0304 	bic.w	r3, r3, #4
 8006b42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d016      	beq.n	8006b7c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b4e:	f7fd fa1d 	bl	8003f8c <HAL_GetTick>
 8006b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b54:	e00a      	b.n	8006b6c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b56:	f7fd fa19 	bl	8003f8c <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d901      	bls.n	8006b6c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8006b68:	2303      	movs	r3, #3
 8006b6a:	e139      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b6c:	4b0b      	ldr	r3, [pc, #44]	; (8006b9c <HAL_RCC_OscConfig+0x578>)
 8006b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b72:	f003 0302 	and.w	r3, r3, #2
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d0ed      	beq.n	8006b56 <HAL_RCC_OscConfig+0x532>
 8006b7a:	e01a      	b.n	8006bb2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b7c:	f7fd fa06 	bl	8003f8c <HAL_GetTick>
 8006b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006b82:	e00f      	b.n	8006ba4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b84:	f7fd fa02 	bl	8003f8c <HAL_GetTick>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	1ad3      	subs	r3, r2, r3
 8006b8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d906      	bls.n	8006ba4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006b96:	2303      	movs	r3, #3
 8006b98:	e122      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
 8006b9a:	bf00      	nop
 8006b9c:	40021000 	.word	0x40021000
 8006ba0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ba4:	4b90      	ldr	r3, [pc, #576]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006baa:	f003 0302 	and.w	r3, r3, #2
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1e8      	bne.n	8006b84 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006bb2:	7ffb      	ldrb	r3, [r7, #31]
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d105      	bne.n	8006bc4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bb8:	4b8b      	ldr	r3, [pc, #556]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bbc:	4a8a      	ldr	r2, [pc, #552]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006bbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006bc2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f000 8108 	beq.w	8006dde <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bd2:	2b02      	cmp	r3, #2
 8006bd4:	f040 80d0 	bne.w	8006d78 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006bd8:	4b83      	ldr	r3, [pc, #524]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	f003 0203 	and.w	r2, r3, #3
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be8:	429a      	cmp	r2, r3
 8006bea:	d130      	bne.n	8006c4e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bf6:	3b01      	subs	r3, #1
 8006bf8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d127      	bne.n	8006c4e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c08:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d11f      	bne.n	8006c4e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006c18:	2a07      	cmp	r2, #7
 8006c1a:	bf14      	ite	ne
 8006c1c:	2201      	movne	r2, #1
 8006c1e:	2200      	moveq	r2, #0
 8006c20:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d113      	bne.n	8006c4e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c30:	085b      	lsrs	r3, r3, #1
 8006c32:	3b01      	subs	r3, #1
 8006c34:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d109      	bne.n	8006c4e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c44:	085b      	lsrs	r3, r3, #1
 8006c46:	3b01      	subs	r3, #1
 8006c48:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d06e      	beq.n	8006d2c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	2b0c      	cmp	r3, #12
 8006c52:	d069      	beq.n	8006d28 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006c54:	4b64      	ldr	r3, [pc, #400]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d105      	bne.n	8006c6c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006c60:	4b61      	ldr	r3, [pc, #388]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d001      	beq.n	8006c70 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	e0b7      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006c70:	4b5d      	ldr	r3, [pc, #372]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a5c      	ldr	r2, [pc, #368]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006c76:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c7a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006c7c:	f7fd f986 	bl	8003f8c <HAL_GetTick>
 8006c80:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c82:	e008      	b.n	8006c96 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c84:	f7fd f982 	bl	8003f8c <HAL_GetTick>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	1ad3      	subs	r3, r2, r3
 8006c8e:	2b02      	cmp	r3, #2
 8006c90:	d901      	bls.n	8006c96 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006c92:	2303      	movs	r3, #3
 8006c94:	e0a4      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c96:	4b54      	ldr	r3, [pc, #336]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d1f0      	bne.n	8006c84 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ca2:	4b51      	ldr	r3, [pc, #324]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006ca4:	68da      	ldr	r2, [r3, #12]
 8006ca6:	4b51      	ldr	r3, [pc, #324]	; (8006dec <HAL_RCC_OscConfig+0x7c8>)
 8006ca8:	4013      	ands	r3, r2
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006cb2:	3a01      	subs	r2, #1
 8006cb4:	0112      	lsls	r2, r2, #4
 8006cb6:	4311      	orrs	r1, r2
 8006cb8:	687a      	ldr	r2, [r7, #4]
 8006cba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006cbc:	0212      	lsls	r2, r2, #8
 8006cbe:	4311      	orrs	r1, r2
 8006cc0:	687a      	ldr	r2, [r7, #4]
 8006cc2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006cc4:	0852      	lsrs	r2, r2, #1
 8006cc6:	3a01      	subs	r2, #1
 8006cc8:	0552      	lsls	r2, r2, #21
 8006cca:	4311      	orrs	r1, r2
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006cd0:	0852      	lsrs	r2, r2, #1
 8006cd2:	3a01      	subs	r2, #1
 8006cd4:	0652      	lsls	r2, r2, #25
 8006cd6:	4311      	orrs	r1, r2
 8006cd8:	687a      	ldr	r2, [r7, #4]
 8006cda:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006cdc:	0912      	lsrs	r2, r2, #4
 8006cde:	0452      	lsls	r2, r2, #17
 8006ce0:	430a      	orrs	r2, r1
 8006ce2:	4941      	ldr	r1, [pc, #260]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006ce8:	4b3f      	ldr	r3, [pc, #252]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a3e      	ldr	r2, [pc, #248]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006cee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006cf2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006cf4:	4b3c      	ldr	r3, [pc, #240]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006cf6:	68db      	ldr	r3, [r3, #12]
 8006cf8:	4a3b      	ldr	r2, [pc, #236]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006cfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006cfe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006d00:	f7fd f944 	bl	8003f8c <HAL_GetTick>
 8006d04:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d06:	e008      	b.n	8006d1a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d08:	f7fd f940 	bl	8003f8c <HAL_GetTick>
 8006d0c:	4602      	mov	r2, r0
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	1ad3      	subs	r3, r2, r3
 8006d12:	2b02      	cmp	r3, #2
 8006d14:	d901      	bls.n	8006d1a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006d16:	2303      	movs	r3, #3
 8006d18:	e062      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d1a:	4b33      	ldr	r3, [pc, #204]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d0f0      	beq.n	8006d08 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006d26:	e05a      	b.n	8006dde <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	e059      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d2c:	4b2e      	ldr	r3, [pc, #184]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d152      	bne.n	8006dde <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006d38:	4b2b      	ldr	r3, [pc, #172]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a2a      	ldr	r2, [pc, #168]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006d3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d42:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006d44:	4b28      	ldr	r3, [pc, #160]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	4a27      	ldr	r2, [pc, #156]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006d4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d4e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006d50:	f7fd f91c 	bl	8003f8c <HAL_GetTick>
 8006d54:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d56:	e008      	b.n	8006d6a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d58:	f7fd f918 	bl	8003f8c <HAL_GetTick>
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	1ad3      	subs	r3, r2, r3
 8006d62:	2b02      	cmp	r3, #2
 8006d64:	d901      	bls.n	8006d6a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006d66:	2303      	movs	r3, #3
 8006d68:	e03a      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d6a:	4b1f      	ldr	r3, [pc, #124]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d0f0      	beq.n	8006d58 <HAL_RCC_OscConfig+0x734>
 8006d76:	e032      	b.n	8006dde <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006d78:	69bb      	ldr	r3, [r7, #24]
 8006d7a:	2b0c      	cmp	r3, #12
 8006d7c:	d02d      	beq.n	8006dda <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d7e:	4b1a      	ldr	r3, [pc, #104]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a19      	ldr	r2, [pc, #100]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006d84:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d88:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8006d8a:	4b17      	ldr	r3, [pc, #92]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d105      	bne.n	8006da2 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006d96:	4b14      	ldr	r3, [pc, #80]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006d98:	68db      	ldr	r3, [r3, #12]
 8006d9a:	4a13      	ldr	r2, [pc, #76]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006d9c:	f023 0303 	bic.w	r3, r3, #3
 8006da0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006da2:	4b11      	ldr	r3, [pc, #68]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006da4:	68db      	ldr	r3, [r3, #12]
 8006da6:	4a10      	ldr	r2, [pc, #64]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006da8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006dac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006db0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006db2:	f7fd f8eb 	bl	8003f8c <HAL_GetTick>
 8006db6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006db8:	e008      	b.n	8006dcc <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006dba:	f7fd f8e7 	bl	8003f8c <HAL_GetTick>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	1ad3      	subs	r3, r2, r3
 8006dc4:	2b02      	cmp	r3, #2
 8006dc6:	d901      	bls.n	8006dcc <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8006dc8:	2303      	movs	r3, #3
 8006dca:	e009      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006dcc:	4b06      	ldr	r3, [pc, #24]	; (8006de8 <HAL_RCC_OscConfig+0x7c4>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d1f0      	bne.n	8006dba <HAL_RCC_OscConfig+0x796>
 8006dd8:	e001      	b.n	8006dde <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e000      	b.n	8006de0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8006dde:	2300      	movs	r3, #0
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3720      	adds	r7, #32
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	40021000 	.word	0x40021000
 8006dec:	f99d808c 	.word	0xf99d808c

08006df0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b084      	sub	sp, #16
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
 8006df8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d101      	bne.n	8006e04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	e0c8      	b.n	8006f96 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006e04:	4b66      	ldr	r3, [pc, #408]	; (8006fa0 <HAL_RCC_ClockConfig+0x1b0>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f003 0307 	and.w	r3, r3, #7
 8006e0c:	683a      	ldr	r2, [r7, #0]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d910      	bls.n	8006e34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e12:	4b63      	ldr	r3, [pc, #396]	; (8006fa0 <HAL_RCC_ClockConfig+0x1b0>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f023 0207 	bic.w	r2, r3, #7
 8006e1a:	4961      	ldr	r1, [pc, #388]	; (8006fa0 <HAL_RCC_ClockConfig+0x1b0>)
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e22:	4b5f      	ldr	r3, [pc, #380]	; (8006fa0 <HAL_RCC_ClockConfig+0x1b0>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 0307 	and.w	r3, r3, #7
 8006e2a:	683a      	ldr	r2, [r7, #0]
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d001      	beq.n	8006e34 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006e30:	2301      	movs	r3, #1
 8006e32:	e0b0      	b.n	8006f96 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f003 0301 	and.w	r3, r3, #1
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d04c      	beq.n	8006eda <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	2b03      	cmp	r3, #3
 8006e46:	d107      	bne.n	8006e58 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e48:	4b56      	ldr	r3, [pc, #344]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d121      	bne.n	8006e98 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	e09e      	b.n	8006f96 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	2b02      	cmp	r3, #2
 8006e5e:	d107      	bne.n	8006e70 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e60:	4b50      	ldr	r3, [pc, #320]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d115      	bne.n	8006e98 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e092      	b.n	8006f96 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d107      	bne.n	8006e88 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006e78:	4b4a      	ldr	r3, [pc, #296]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0302 	and.w	r3, r3, #2
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d109      	bne.n	8006e98 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006e84:	2301      	movs	r3, #1
 8006e86:	e086      	b.n	8006f96 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006e88:	4b46      	ldr	r3, [pc, #280]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d101      	bne.n	8006e98 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	e07e      	b.n	8006f96 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006e98:	4b42      	ldr	r3, [pc, #264]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006e9a:	689b      	ldr	r3, [r3, #8]
 8006e9c:	f023 0203 	bic.w	r2, r3, #3
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	493f      	ldr	r1, [pc, #252]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006eaa:	f7fd f86f 	bl	8003f8c <HAL_GetTick>
 8006eae:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006eb0:	e00a      	b.n	8006ec8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006eb2:	f7fd f86b 	bl	8003f8c <HAL_GetTick>
 8006eb6:	4602      	mov	r2, r0
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	1ad3      	subs	r3, r2, r3
 8006ebc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d901      	bls.n	8006ec8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	e066      	b.n	8006f96 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ec8:	4b36      	ldr	r3, [pc, #216]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	f003 020c 	and.w	r2, r3, #12
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d1eb      	bne.n	8006eb2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f003 0302 	and.w	r3, r3, #2
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d008      	beq.n	8006ef8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ee6:	4b2f      	ldr	r3, [pc, #188]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	492c      	ldr	r1, [pc, #176]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006ef8:	4b29      	ldr	r3, [pc, #164]	; (8006fa0 <HAL_RCC_ClockConfig+0x1b0>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 0307 	and.w	r3, r3, #7
 8006f00:	683a      	ldr	r2, [r7, #0]
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d210      	bcs.n	8006f28 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f06:	4b26      	ldr	r3, [pc, #152]	; (8006fa0 <HAL_RCC_ClockConfig+0x1b0>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f023 0207 	bic.w	r2, r3, #7
 8006f0e:	4924      	ldr	r1, [pc, #144]	; (8006fa0 <HAL_RCC_ClockConfig+0x1b0>)
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	4313      	orrs	r3, r2
 8006f14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f16:	4b22      	ldr	r3, [pc, #136]	; (8006fa0 <HAL_RCC_ClockConfig+0x1b0>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0307 	and.w	r3, r3, #7
 8006f1e:	683a      	ldr	r2, [r7, #0]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d001      	beq.n	8006f28 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e036      	b.n	8006f96 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f003 0304 	and.w	r3, r3, #4
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d008      	beq.n	8006f46 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006f34:	4b1b      	ldr	r3, [pc, #108]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	68db      	ldr	r3, [r3, #12]
 8006f40:	4918      	ldr	r1, [pc, #96]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006f42:	4313      	orrs	r3, r2
 8006f44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0308 	and.w	r3, r3, #8
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d009      	beq.n	8006f66 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006f52:	4b14      	ldr	r3, [pc, #80]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	691b      	ldr	r3, [r3, #16]
 8006f5e:	00db      	lsls	r3, r3, #3
 8006f60:	4910      	ldr	r1, [pc, #64]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006f62:	4313      	orrs	r3, r2
 8006f64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006f66:	f000 f825 	bl	8006fb4 <HAL_RCC_GetSysClockFreq>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	4b0d      	ldr	r3, [pc, #52]	; (8006fa4 <HAL_RCC_ClockConfig+0x1b4>)
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	091b      	lsrs	r3, r3, #4
 8006f72:	f003 030f 	and.w	r3, r3, #15
 8006f76:	490c      	ldr	r1, [pc, #48]	; (8006fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8006f78:	5ccb      	ldrb	r3, [r1, r3]
 8006f7a:	f003 031f 	and.w	r3, r3, #31
 8006f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8006f82:	4a0a      	ldr	r2, [pc, #40]	; (8006fac <HAL_RCC_ClockConfig+0x1bc>)
 8006f84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006f86:	4b0a      	ldr	r3, [pc, #40]	; (8006fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f7fc fe68 	bl	8003c60 <HAL_InitTick>
 8006f90:	4603      	mov	r3, r0
 8006f92:	72fb      	strb	r3, [r7, #11]

  return status;
 8006f94:	7afb      	ldrb	r3, [r7, #11]
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3710      	adds	r7, #16
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	40022000 	.word	0x40022000
 8006fa4:	40021000 	.word	0x40021000
 8006fa8:	08010bd0 	.word	0x08010bd0
 8006fac:	20000008 	.word	0x20000008
 8006fb0:	2000000c 	.word	0x2000000c

08006fb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b089      	sub	sp, #36	; 0x24
 8006fb8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	61fb      	str	r3, [r7, #28]
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006fc2:	4b3e      	ldr	r3, [pc, #248]	; (80070bc <HAL_RCC_GetSysClockFreq+0x108>)
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	f003 030c 	and.w	r3, r3, #12
 8006fca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006fcc:	4b3b      	ldr	r3, [pc, #236]	; (80070bc <HAL_RCC_GetSysClockFreq+0x108>)
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	f003 0303 	and.w	r3, r3, #3
 8006fd4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d005      	beq.n	8006fe8 <HAL_RCC_GetSysClockFreq+0x34>
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	2b0c      	cmp	r3, #12
 8006fe0:	d121      	bne.n	8007026 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d11e      	bne.n	8007026 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006fe8:	4b34      	ldr	r3, [pc, #208]	; (80070bc <HAL_RCC_GetSysClockFreq+0x108>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f003 0308 	and.w	r3, r3, #8
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d107      	bne.n	8007004 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006ff4:	4b31      	ldr	r3, [pc, #196]	; (80070bc <HAL_RCC_GetSysClockFreq+0x108>)
 8006ff6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ffa:	0a1b      	lsrs	r3, r3, #8
 8006ffc:	f003 030f 	and.w	r3, r3, #15
 8007000:	61fb      	str	r3, [r7, #28]
 8007002:	e005      	b.n	8007010 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007004:	4b2d      	ldr	r3, [pc, #180]	; (80070bc <HAL_RCC_GetSysClockFreq+0x108>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	091b      	lsrs	r3, r3, #4
 800700a:	f003 030f 	and.w	r3, r3, #15
 800700e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007010:	4a2b      	ldr	r2, [pc, #172]	; (80070c0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007018:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d10d      	bne.n	800703c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007020:	69fb      	ldr	r3, [r7, #28]
 8007022:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007024:	e00a      	b.n	800703c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	2b04      	cmp	r3, #4
 800702a:	d102      	bne.n	8007032 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800702c:	4b25      	ldr	r3, [pc, #148]	; (80070c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800702e:	61bb      	str	r3, [r7, #24]
 8007030:	e004      	b.n	800703c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	2b08      	cmp	r3, #8
 8007036:	d101      	bne.n	800703c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007038:	4b23      	ldr	r3, [pc, #140]	; (80070c8 <HAL_RCC_GetSysClockFreq+0x114>)
 800703a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	2b0c      	cmp	r3, #12
 8007040:	d134      	bne.n	80070ac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007042:	4b1e      	ldr	r3, [pc, #120]	; (80070bc <HAL_RCC_GetSysClockFreq+0x108>)
 8007044:	68db      	ldr	r3, [r3, #12]
 8007046:	f003 0303 	and.w	r3, r3, #3
 800704a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	2b02      	cmp	r3, #2
 8007050:	d003      	beq.n	800705a <HAL_RCC_GetSysClockFreq+0xa6>
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	2b03      	cmp	r3, #3
 8007056:	d003      	beq.n	8007060 <HAL_RCC_GetSysClockFreq+0xac>
 8007058:	e005      	b.n	8007066 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800705a:	4b1a      	ldr	r3, [pc, #104]	; (80070c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800705c:	617b      	str	r3, [r7, #20]
      break;
 800705e:	e005      	b.n	800706c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007060:	4b19      	ldr	r3, [pc, #100]	; (80070c8 <HAL_RCC_GetSysClockFreq+0x114>)
 8007062:	617b      	str	r3, [r7, #20]
      break;
 8007064:	e002      	b.n	800706c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	617b      	str	r3, [r7, #20]
      break;
 800706a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800706c:	4b13      	ldr	r3, [pc, #76]	; (80070bc <HAL_RCC_GetSysClockFreq+0x108>)
 800706e:	68db      	ldr	r3, [r3, #12]
 8007070:	091b      	lsrs	r3, r3, #4
 8007072:	f003 0307 	and.w	r3, r3, #7
 8007076:	3301      	adds	r3, #1
 8007078:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800707a:	4b10      	ldr	r3, [pc, #64]	; (80070bc <HAL_RCC_GetSysClockFreq+0x108>)
 800707c:	68db      	ldr	r3, [r3, #12]
 800707e:	0a1b      	lsrs	r3, r3, #8
 8007080:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007084:	697a      	ldr	r2, [r7, #20]
 8007086:	fb02 f203 	mul.w	r2, r2, r3
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007090:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007092:	4b0a      	ldr	r3, [pc, #40]	; (80070bc <HAL_RCC_GetSysClockFreq+0x108>)
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	0e5b      	lsrs	r3, r3, #25
 8007098:	f003 0303 	and.w	r3, r3, #3
 800709c:	3301      	adds	r3, #1
 800709e:	005b      	lsls	r3, r3, #1
 80070a0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80070a2:	697a      	ldr	r2, [r7, #20]
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80070aa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80070ac:	69bb      	ldr	r3, [r7, #24]
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3724      	adds	r7, #36	; 0x24
 80070b2:	46bd      	mov	sp, r7
 80070b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b8:	4770      	bx	lr
 80070ba:	bf00      	nop
 80070bc:	40021000 	.word	0x40021000
 80070c0:	08010be8 	.word	0x08010be8
 80070c4:	00f42400 	.word	0x00f42400
 80070c8:	007a1200 	.word	0x007a1200

080070cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070cc:	b480      	push	{r7}
 80070ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80070d0:	4b03      	ldr	r3, [pc, #12]	; (80070e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80070d2:	681b      	ldr	r3, [r3, #0]
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop
 80070e0:	20000008 	.word	0x20000008

080070e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80070e8:	f7ff fff0 	bl	80070cc <HAL_RCC_GetHCLKFreq>
 80070ec:	4602      	mov	r2, r0
 80070ee:	4b06      	ldr	r3, [pc, #24]	; (8007108 <HAL_RCC_GetPCLK1Freq+0x24>)
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	0a1b      	lsrs	r3, r3, #8
 80070f4:	f003 0307 	and.w	r3, r3, #7
 80070f8:	4904      	ldr	r1, [pc, #16]	; (800710c <HAL_RCC_GetPCLK1Freq+0x28>)
 80070fa:	5ccb      	ldrb	r3, [r1, r3]
 80070fc:	f003 031f 	and.w	r3, r3, #31
 8007100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007104:	4618      	mov	r0, r3
 8007106:	bd80      	pop	{r7, pc}
 8007108:	40021000 	.word	0x40021000
 800710c:	08010be0 	.word	0x08010be0

08007110 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007114:	f7ff ffda 	bl	80070cc <HAL_RCC_GetHCLKFreq>
 8007118:	4602      	mov	r2, r0
 800711a:	4b06      	ldr	r3, [pc, #24]	; (8007134 <HAL_RCC_GetPCLK2Freq+0x24>)
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	0adb      	lsrs	r3, r3, #11
 8007120:	f003 0307 	and.w	r3, r3, #7
 8007124:	4904      	ldr	r1, [pc, #16]	; (8007138 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007126:	5ccb      	ldrb	r3, [r1, r3]
 8007128:	f003 031f 	and.w	r3, r3, #31
 800712c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007130:	4618      	mov	r0, r3
 8007132:	bd80      	pop	{r7, pc}
 8007134:	40021000 	.word	0x40021000
 8007138:	08010be0 	.word	0x08010be0

0800713c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800713c:	b480      	push	{r7}
 800713e:	b083      	sub	sp, #12
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	220f      	movs	r2, #15
 800714a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800714c:	4b12      	ldr	r3, [pc, #72]	; (8007198 <HAL_RCC_GetClockConfig+0x5c>)
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	f003 0203 	and.w	r2, r3, #3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007158:	4b0f      	ldr	r3, [pc, #60]	; (8007198 <HAL_RCC_GetClockConfig+0x5c>)
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007164:	4b0c      	ldr	r3, [pc, #48]	; (8007198 <HAL_RCC_GetClockConfig+0x5c>)
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007170:	4b09      	ldr	r3, [pc, #36]	; (8007198 <HAL_RCC_GetClockConfig+0x5c>)
 8007172:	689b      	ldr	r3, [r3, #8]
 8007174:	08db      	lsrs	r3, r3, #3
 8007176:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800717e:	4b07      	ldr	r3, [pc, #28]	; (800719c <HAL_RCC_GetClockConfig+0x60>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0207 	and.w	r2, r3, #7
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	601a      	str	r2, [r3, #0]
}
 800718a:	bf00      	nop
 800718c:	370c      	adds	r7, #12
 800718e:	46bd      	mov	sp, r7
 8007190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007194:	4770      	bx	lr
 8007196:	bf00      	nop
 8007198:	40021000 	.word	0x40021000
 800719c:	40022000 	.word	0x40022000

080071a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b086      	sub	sp, #24
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80071a8:	2300      	movs	r3, #0
 80071aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80071ac:	4b2a      	ldr	r3, [pc, #168]	; (8007258 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d003      	beq.n	80071c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80071b8:	f7fe fca8 	bl	8005b0c <HAL_PWREx_GetVoltageRange>
 80071bc:	6178      	str	r0, [r7, #20]
 80071be:	e014      	b.n	80071ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80071c0:	4b25      	ldr	r3, [pc, #148]	; (8007258 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071c4:	4a24      	ldr	r2, [pc, #144]	; (8007258 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071ca:	6593      	str	r3, [r2, #88]	; 0x58
 80071cc:	4b22      	ldr	r3, [pc, #136]	; (8007258 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071d4:	60fb      	str	r3, [r7, #12]
 80071d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80071d8:	f7fe fc98 	bl	8005b0c <HAL_PWREx_GetVoltageRange>
 80071dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80071de:	4b1e      	ldr	r3, [pc, #120]	; (8007258 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071e2:	4a1d      	ldr	r2, [pc, #116]	; (8007258 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80071e8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071f0:	d10b      	bne.n	800720a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b80      	cmp	r3, #128	; 0x80
 80071f6:	d919      	bls.n	800722c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2ba0      	cmp	r3, #160	; 0xa0
 80071fc:	d902      	bls.n	8007204 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80071fe:	2302      	movs	r3, #2
 8007200:	613b      	str	r3, [r7, #16]
 8007202:	e013      	b.n	800722c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007204:	2301      	movs	r3, #1
 8007206:	613b      	str	r3, [r7, #16]
 8007208:	e010      	b.n	800722c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2b80      	cmp	r3, #128	; 0x80
 800720e:	d902      	bls.n	8007216 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007210:	2303      	movs	r3, #3
 8007212:	613b      	str	r3, [r7, #16]
 8007214:	e00a      	b.n	800722c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2b80      	cmp	r3, #128	; 0x80
 800721a:	d102      	bne.n	8007222 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800721c:	2302      	movs	r3, #2
 800721e:	613b      	str	r3, [r7, #16]
 8007220:	e004      	b.n	800722c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2b70      	cmp	r3, #112	; 0x70
 8007226:	d101      	bne.n	800722c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007228:	2301      	movs	r3, #1
 800722a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800722c:	4b0b      	ldr	r3, [pc, #44]	; (800725c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f023 0207 	bic.w	r2, r3, #7
 8007234:	4909      	ldr	r1, [pc, #36]	; (800725c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	4313      	orrs	r3, r2
 800723a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800723c:	4b07      	ldr	r3, [pc, #28]	; (800725c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f003 0307 	and.w	r3, r3, #7
 8007244:	693a      	ldr	r2, [r7, #16]
 8007246:	429a      	cmp	r2, r3
 8007248:	d001      	beq.n	800724e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	e000      	b.n	8007250 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800724e:	2300      	movs	r3, #0
}
 8007250:	4618      	mov	r0, r3
 8007252:	3718      	adds	r7, #24
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}
 8007258:	40021000 	.word	0x40021000
 800725c:	40022000 	.word	0x40022000

08007260 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b086      	sub	sp, #24
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007268:	2300      	movs	r3, #0
 800726a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800726c:	2300      	movs	r3, #0
 800726e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007278:	2b00      	cmp	r3, #0
 800727a:	d041      	beq.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007280:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007284:	d02a      	beq.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007286:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800728a:	d824      	bhi.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800728c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007290:	d008      	beq.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007292:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007296:	d81e      	bhi.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007298:	2b00      	cmp	r3, #0
 800729a:	d00a      	beq.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800729c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80072a0:	d010      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80072a2:	e018      	b.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80072a4:	4b86      	ldr	r3, [pc, #536]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072a6:	68db      	ldr	r3, [r3, #12]
 80072a8:	4a85      	ldr	r2, [pc, #532]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072ae:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80072b0:	e015      	b.n	80072de <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	3304      	adds	r3, #4
 80072b6:	2100      	movs	r1, #0
 80072b8:	4618      	mov	r0, r3
 80072ba:	f000 fabb 	bl	8007834 <RCCEx_PLLSAI1_Config>
 80072be:	4603      	mov	r3, r0
 80072c0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80072c2:	e00c      	b.n	80072de <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	3320      	adds	r3, #32
 80072c8:	2100      	movs	r1, #0
 80072ca:	4618      	mov	r0, r3
 80072cc:	f000 fba6 	bl	8007a1c <RCCEx_PLLSAI2_Config>
 80072d0:	4603      	mov	r3, r0
 80072d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80072d4:	e003      	b.n	80072de <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	74fb      	strb	r3, [r7, #19]
      break;
 80072da:	e000      	b.n	80072de <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80072dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80072de:	7cfb      	ldrb	r3, [r7, #19]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d10b      	bne.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80072e4:	4b76      	ldr	r3, [pc, #472]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072ea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80072f2:	4973      	ldr	r1, [pc, #460]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072f4:	4313      	orrs	r3, r2
 80072f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80072fa:	e001      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072fc:	7cfb      	ldrb	r3, [r7, #19]
 80072fe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007308:	2b00      	cmp	r3, #0
 800730a:	d041      	beq.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007310:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007314:	d02a      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8007316:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800731a:	d824      	bhi.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800731c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007320:	d008      	beq.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007322:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007326:	d81e      	bhi.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00a      	beq.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800732c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007330:	d010      	beq.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007332:	e018      	b.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007334:	4b62      	ldr	r3, [pc, #392]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	4a61      	ldr	r2, [pc, #388]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800733a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800733e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007340:	e015      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	3304      	adds	r3, #4
 8007346:	2100      	movs	r1, #0
 8007348:	4618      	mov	r0, r3
 800734a:	f000 fa73 	bl	8007834 <RCCEx_PLLSAI1_Config>
 800734e:	4603      	mov	r3, r0
 8007350:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007352:	e00c      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	3320      	adds	r3, #32
 8007358:	2100      	movs	r1, #0
 800735a:	4618      	mov	r0, r3
 800735c:	f000 fb5e 	bl	8007a1c <RCCEx_PLLSAI2_Config>
 8007360:	4603      	mov	r3, r0
 8007362:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007364:	e003      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	74fb      	strb	r3, [r7, #19]
      break;
 800736a:	e000      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800736c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800736e:	7cfb      	ldrb	r3, [r7, #19]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d10b      	bne.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007374:	4b52      	ldr	r3, [pc, #328]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800737a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007382:	494f      	ldr	r1, [pc, #316]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007384:	4313      	orrs	r3, r2
 8007386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800738a:	e001      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800738c:	7cfb      	ldrb	r3, [r7, #19]
 800738e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007398:	2b00      	cmp	r3, #0
 800739a:	f000 80a0 	beq.w	80074de <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800739e:	2300      	movs	r3, #0
 80073a0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80073a2:	4b47      	ldr	r3, [pc, #284]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80073a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d101      	bne.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80073ae:	2301      	movs	r3, #1
 80073b0:	e000      	b.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80073b2:	2300      	movs	r3, #0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d00d      	beq.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073b8:	4b41      	ldr	r3, [pc, #260]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80073ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073bc:	4a40      	ldr	r2, [pc, #256]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80073be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073c2:	6593      	str	r3, [r2, #88]	; 0x58
 80073c4:	4b3e      	ldr	r3, [pc, #248]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80073c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073cc:	60bb      	str	r3, [r7, #8]
 80073ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80073d0:	2301      	movs	r3, #1
 80073d2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80073d4:	4b3b      	ldr	r3, [pc, #236]	; (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a3a      	ldr	r2, [pc, #232]	; (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80073da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073de:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80073e0:	f7fc fdd4 	bl	8003f8c <HAL_GetTick>
 80073e4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80073e6:	e009      	b.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073e8:	f7fc fdd0 	bl	8003f8c <HAL_GetTick>
 80073ec:	4602      	mov	r2, r0
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	1ad3      	subs	r3, r2, r3
 80073f2:	2b02      	cmp	r3, #2
 80073f4:	d902      	bls.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80073f6:	2303      	movs	r3, #3
 80073f8:	74fb      	strb	r3, [r7, #19]
        break;
 80073fa:	e005      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80073fc:	4b31      	ldr	r3, [pc, #196]	; (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007404:	2b00      	cmp	r3, #0
 8007406:	d0ef      	beq.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007408:	7cfb      	ldrb	r3, [r7, #19]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d15c      	bne.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800740e:	4b2c      	ldr	r3, [pc, #176]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007410:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007414:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007418:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d01f      	beq.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007426:	697a      	ldr	r2, [r7, #20]
 8007428:	429a      	cmp	r2, r3
 800742a:	d019      	beq.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800742c:	4b24      	ldr	r3, [pc, #144]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800742e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007432:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007436:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007438:	4b21      	ldr	r3, [pc, #132]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800743a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800743e:	4a20      	ldr	r2, [pc, #128]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007440:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007444:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007448:	4b1d      	ldr	r3, [pc, #116]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800744a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800744e:	4a1c      	ldr	r2, [pc, #112]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007450:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007454:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007458:	4a19      	ldr	r2, [pc, #100]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	f003 0301 	and.w	r3, r3, #1
 8007466:	2b00      	cmp	r3, #0
 8007468:	d016      	beq.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800746a:	f7fc fd8f 	bl	8003f8c <HAL_GetTick>
 800746e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007470:	e00b      	b.n	800748a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007472:	f7fc fd8b 	bl	8003f8c <HAL_GetTick>
 8007476:	4602      	mov	r2, r0
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007480:	4293      	cmp	r3, r2
 8007482:	d902      	bls.n	800748a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007484:	2303      	movs	r3, #3
 8007486:	74fb      	strb	r3, [r7, #19]
            break;
 8007488:	e006      	b.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800748a:	4b0d      	ldr	r3, [pc, #52]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800748c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007490:	f003 0302 	and.w	r3, r3, #2
 8007494:	2b00      	cmp	r3, #0
 8007496:	d0ec      	beq.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007498:	7cfb      	ldrb	r3, [r7, #19]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d10c      	bne.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800749e:	4b08      	ldr	r3, [pc, #32]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074ae:	4904      	ldr	r1, [pc, #16]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074b0:	4313      	orrs	r3, r2
 80074b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80074b6:	e009      	b.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80074b8:	7cfb      	ldrb	r3, [r7, #19]
 80074ba:	74bb      	strb	r3, [r7, #18]
 80074bc:	e006      	b.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80074be:	bf00      	nop
 80074c0:	40021000 	.word	0x40021000
 80074c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074c8:	7cfb      	ldrb	r3, [r7, #19]
 80074ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80074cc:	7c7b      	ldrb	r3, [r7, #17]
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d105      	bne.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80074d2:	4b9e      	ldr	r3, [pc, #632]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074d6:	4a9d      	ldr	r2, [pc, #628]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80074dc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 0301 	and.w	r3, r3, #1
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d00a      	beq.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80074ea:	4b98      	ldr	r3, [pc, #608]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074f0:	f023 0203 	bic.w	r2, r3, #3
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074f8:	4994      	ldr	r1, [pc, #592]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074fa:	4313      	orrs	r3, r2
 80074fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f003 0302 	and.w	r3, r3, #2
 8007508:	2b00      	cmp	r3, #0
 800750a:	d00a      	beq.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800750c:	4b8f      	ldr	r3, [pc, #572]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800750e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007512:	f023 020c 	bic.w	r2, r3, #12
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800751a:	498c      	ldr	r1, [pc, #560]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800751c:	4313      	orrs	r3, r2
 800751e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f003 0304 	and.w	r3, r3, #4
 800752a:	2b00      	cmp	r3, #0
 800752c:	d00a      	beq.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800752e:	4b87      	ldr	r3, [pc, #540]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007534:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800753c:	4983      	ldr	r1, [pc, #524]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800753e:	4313      	orrs	r3, r2
 8007540:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f003 0308 	and.w	r3, r3, #8
 800754c:	2b00      	cmp	r3, #0
 800754e:	d00a      	beq.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007550:	4b7e      	ldr	r3, [pc, #504]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007556:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800755e:	497b      	ldr	r1, [pc, #492]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007560:	4313      	orrs	r3, r2
 8007562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f003 0310 	and.w	r3, r3, #16
 800756e:	2b00      	cmp	r3, #0
 8007570:	d00a      	beq.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007572:	4b76      	ldr	r3, [pc, #472]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007578:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007580:	4972      	ldr	r1, [pc, #456]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007582:	4313      	orrs	r3, r2
 8007584:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f003 0320 	and.w	r3, r3, #32
 8007590:	2b00      	cmp	r3, #0
 8007592:	d00a      	beq.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007594:	4b6d      	ldr	r3, [pc, #436]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800759a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075a2:	496a      	ldr	r1, [pc, #424]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075a4:	4313      	orrs	r3, r2
 80075a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d00a      	beq.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80075b6:	4b65      	ldr	r3, [pc, #404]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075bc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075c4:	4961      	ldr	r1, [pc, #388]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075c6:	4313      	orrs	r3, r2
 80075c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d00a      	beq.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80075d8:	4b5c      	ldr	r3, [pc, #368]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075de:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075e6:	4959      	ldr	r1, [pc, #356]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075e8:	4313      	orrs	r3, r2
 80075ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d00a      	beq.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80075fa:	4b54      	ldr	r3, [pc, #336]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007600:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007608:	4950      	ldr	r1, [pc, #320]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800760a:	4313      	orrs	r3, r2
 800760c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007618:	2b00      	cmp	r3, #0
 800761a:	d00a      	beq.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800761c:	4b4b      	ldr	r3, [pc, #300]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800761e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007622:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800762a:	4948      	ldr	r1, [pc, #288]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800762c:	4313      	orrs	r3, r2
 800762e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800763a:	2b00      	cmp	r3, #0
 800763c:	d00a      	beq.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800763e:	4b43      	ldr	r3, [pc, #268]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007644:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800764c:	493f      	ldr	r1, [pc, #252]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800764e:	4313      	orrs	r3, r2
 8007650:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800765c:	2b00      	cmp	r3, #0
 800765e:	d028      	beq.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007660:	4b3a      	ldr	r3, [pc, #232]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007666:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800766e:	4937      	ldr	r1, [pc, #220]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007670:	4313      	orrs	r3, r2
 8007672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800767a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800767e:	d106      	bne.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007680:	4b32      	ldr	r3, [pc, #200]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	4a31      	ldr	r2, [pc, #196]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007686:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800768a:	60d3      	str	r3, [r2, #12]
 800768c:	e011      	b.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007692:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007696:	d10c      	bne.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	3304      	adds	r3, #4
 800769c:	2101      	movs	r1, #1
 800769e:	4618      	mov	r0, r3
 80076a0:	f000 f8c8 	bl	8007834 <RCCEx_PLLSAI1_Config>
 80076a4:	4603      	mov	r3, r0
 80076a6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80076a8:	7cfb      	ldrb	r3, [r7, #19]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d001      	beq.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80076ae:	7cfb      	ldrb	r3, [r7, #19]
 80076b0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d028      	beq.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80076be:	4b23      	ldr	r3, [pc, #140]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076c4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076cc:	491f      	ldr	r1, [pc, #124]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076ce:	4313      	orrs	r3, r2
 80076d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80076dc:	d106      	bne.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076de:	4b1b      	ldr	r3, [pc, #108]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	4a1a      	ldr	r2, [pc, #104]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80076e8:	60d3      	str	r3, [r2, #12]
 80076ea:	e011      	b.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80076f4:	d10c      	bne.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	3304      	adds	r3, #4
 80076fa:	2101      	movs	r1, #1
 80076fc:	4618      	mov	r0, r3
 80076fe:	f000 f899 	bl	8007834 <RCCEx_PLLSAI1_Config>
 8007702:	4603      	mov	r3, r0
 8007704:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007706:	7cfb      	ldrb	r3, [r7, #19]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d001      	beq.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800770c:	7cfb      	ldrb	r3, [r7, #19]
 800770e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007718:	2b00      	cmp	r3, #0
 800771a:	d02b      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800771c:	4b0b      	ldr	r3, [pc, #44]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800771e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007722:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800772a:	4908      	ldr	r1, [pc, #32]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800772c:	4313      	orrs	r3, r2
 800772e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007736:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800773a:	d109      	bne.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800773c:	4b03      	ldr	r3, [pc, #12]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800773e:	68db      	ldr	r3, [r3, #12]
 8007740:	4a02      	ldr	r2, [pc, #8]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007742:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007746:	60d3      	str	r3, [r2, #12]
 8007748:	e014      	b.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800774a:	bf00      	nop
 800774c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007754:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007758:	d10c      	bne.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	3304      	adds	r3, #4
 800775e:	2101      	movs	r1, #1
 8007760:	4618      	mov	r0, r3
 8007762:	f000 f867 	bl	8007834 <RCCEx_PLLSAI1_Config>
 8007766:	4603      	mov	r3, r0
 8007768:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800776a:	7cfb      	ldrb	r3, [r7, #19]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d001      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8007770:	7cfb      	ldrb	r3, [r7, #19]
 8007772:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800777c:	2b00      	cmp	r3, #0
 800777e:	d02f      	beq.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007780:	4b2b      	ldr	r3, [pc, #172]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007782:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007786:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800778e:	4928      	ldr	r1, [pc, #160]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007790:	4313      	orrs	r3, r2
 8007792:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800779a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800779e:	d10d      	bne.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	3304      	adds	r3, #4
 80077a4:	2102      	movs	r1, #2
 80077a6:	4618      	mov	r0, r3
 80077a8:	f000 f844 	bl	8007834 <RCCEx_PLLSAI1_Config>
 80077ac:	4603      	mov	r3, r0
 80077ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80077b0:	7cfb      	ldrb	r3, [r7, #19]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d014      	beq.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80077b6:	7cfb      	ldrb	r3, [r7, #19]
 80077b8:	74bb      	strb	r3, [r7, #18]
 80077ba:	e011      	b.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80077c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80077c4:	d10c      	bne.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	3320      	adds	r3, #32
 80077ca:	2102      	movs	r1, #2
 80077cc:	4618      	mov	r0, r3
 80077ce:	f000 f925 	bl	8007a1c <RCCEx_PLLSAI2_Config>
 80077d2:	4603      	mov	r3, r0
 80077d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80077d6:	7cfb      	ldrb	r3, [r7, #19]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d001      	beq.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80077dc:	7cfb      	ldrb	r3, [r7, #19]
 80077de:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d00a      	beq.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80077ec:	4b10      	ldr	r3, [pc, #64]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80077ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077f2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077fa:	490d      	ldr	r1, [pc, #52]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80077fc:	4313      	orrs	r3, r2
 80077fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800780a:	2b00      	cmp	r3, #0
 800780c:	d00b      	beq.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800780e:	4b08      	ldr	r3, [pc, #32]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007810:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007814:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800781e:	4904      	ldr	r1, [pc, #16]	; (8007830 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007820:	4313      	orrs	r3, r2
 8007822:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007826:	7cbb      	ldrb	r3, [r7, #18]
}
 8007828:	4618      	mov	r0, r3
 800782a:	3718      	adds	r7, #24
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}
 8007830:	40021000 	.word	0x40021000

08007834 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b084      	sub	sp, #16
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800783e:	2300      	movs	r3, #0
 8007840:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007842:	4b75      	ldr	r3, [pc, #468]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	f003 0303 	and.w	r3, r3, #3
 800784a:	2b00      	cmp	r3, #0
 800784c:	d018      	beq.n	8007880 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800784e:	4b72      	ldr	r3, [pc, #456]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007850:	68db      	ldr	r3, [r3, #12]
 8007852:	f003 0203 	and.w	r2, r3, #3
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	429a      	cmp	r2, r3
 800785c:	d10d      	bne.n	800787a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
       ||
 8007862:	2b00      	cmp	r3, #0
 8007864:	d009      	beq.n	800787a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007866:	4b6c      	ldr	r3, [pc, #432]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007868:	68db      	ldr	r3, [r3, #12]
 800786a:	091b      	lsrs	r3, r3, #4
 800786c:	f003 0307 	and.w	r3, r3, #7
 8007870:	1c5a      	adds	r2, r3, #1
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	685b      	ldr	r3, [r3, #4]
       ||
 8007876:	429a      	cmp	r2, r3
 8007878:	d047      	beq.n	800790a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	73fb      	strb	r3, [r7, #15]
 800787e:	e044      	b.n	800790a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	2b03      	cmp	r3, #3
 8007886:	d018      	beq.n	80078ba <RCCEx_PLLSAI1_Config+0x86>
 8007888:	2b03      	cmp	r3, #3
 800788a:	d825      	bhi.n	80078d8 <RCCEx_PLLSAI1_Config+0xa4>
 800788c:	2b01      	cmp	r3, #1
 800788e:	d002      	beq.n	8007896 <RCCEx_PLLSAI1_Config+0x62>
 8007890:	2b02      	cmp	r3, #2
 8007892:	d009      	beq.n	80078a8 <RCCEx_PLLSAI1_Config+0x74>
 8007894:	e020      	b.n	80078d8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007896:	4b60      	ldr	r3, [pc, #384]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f003 0302 	and.w	r3, r3, #2
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d11d      	bne.n	80078de <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80078a6:	e01a      	b.n	80078de <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80078a8:	4b5b      	ldr	r3, [pc, #364]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d116      	bne.n	80078e2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80078b8:	e013      	b.n	80078e2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80078ba:	4b57      	ldr	r3, [pc, #348]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d10f      	bne.n	80078e6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80078c6:	4b54      	ldr	r3, [pc, #336]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d109      	bne.n	80078e6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80078d6:	e006      	b.n	80078e6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	73fb      	strb	r3, [r7, #15]
      break;
 80078dc:	e004      	b.n	80078e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80078de:	bf00      	nop
 80078e0:	e002      	b.n	80078e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80078e2:	bf00      	nop
 80078e4:	e000      	b.n	80078e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80078e6:	bf00      	nop
    }

    if(status == HAL_OK)
 80078e8:	7bfb      	ldrb	r3, [r7, #15]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d10d      	bne.n	800790a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80078ee:	4b4a      	ldr	r3, [pc, #296]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078f0:	68db      	ldr	r3, [r3, #12]
 80078f2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6819      	ldr	r1, [r3, #0]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	3b01      	subs	r3, #1
 8007900:	011b      	lsls	r3, r3, #4
 8007902:	430b      	orrs	r3, r1
 8007904:	4944      	ldr	r1, [pc, #272]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007906:	4313      	orrs	r3, r2
 8007908:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800790a:	7bfb      	ldrb	r3, [r7, #15]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d17d      	bne.n	8007a0c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007910:	4b41      	ldr	r3, [pc, #260]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a40      	ldr	r2, [pc, #256]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007916:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800791a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800791c:	f7fc fb36 	bl	8003f8c <HAL_GetTick>
 8007920:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007922:	e009      	b.n	8007938 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007924:	f7fc fb32 	bl	8003f8c <HAL_GetTick>
 8007928:	4602      	mov	r2, r0
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	2b02      	cmp	r3, #2
 8007930:	d902      	bls.n	8007938 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007932:	2303      	movs	r3, #3
 8007934:	73fb      	strb	r3, [r7, #15]
        break;
 8007936:	e005      	b.n	8007944 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007938:	4b37      	ldr	r3, [pc, #220]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007940:	2b00      	cmp	r3, #0
 8007942:	d1ef      	bne.n	8007924 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007944:	7bfb      	ldrb	r3, [r7, #15]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d160      	bne.n	8007a0c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d111      	bne.n	8007974 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007950:	4b31      	ldr	r3, [pc, #196]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007958:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800795c:	687a      	ldr	r2, [r7, #4]
 800795e:	6892      	ldr	r2, [r2, #8]
 8007960:	0211      	lsls	r1, r2, #8
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	68d2      	ldr	r2, [r2, #12]
 8007966:	0912      	lsrs	r2, r2, #4
 8007968:	0452      	lsls	r2, r2, #17
 800796a:	430a      	orrs	r2, r1
 800796c:	492a      	ldr	r1, [pc, #168]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 800796e:	4313      	orrs	r3, r2
 8007970:	610b      	str	r3, [r1, #16]
 8007972:	e027      	b.n	80079c4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	2b01      	cmp	r3, #1
 8007978:	d112      	bne.n	80079a0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800797a:	4b27      	ldr	r3, [pc, #156]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 800797c:	691b      	ldr	r3, [r3, #16]
 800797e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007982:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007986:	687a      	ldr	r2, [r7, #4]
 8007988:	6892      	ldr	r2, [r2, #8]
 800798a:	0211      	lsls	r1, r2, #8
 800798c:	687a      	ldr	r2, [r7, #4]
 800798e:	6912      	ldr	r2, [r2, #16]
 8007990:	0852      	lsrs	r2, r2, #1
 8007992:	3a01      	subs	r2, #1
 8007994:	0552      	lsls	r2, r2, #21
 8007996:	430a      	orrs	r2, r1
 8007998:	491f      	ldr	r1, [pc, #124]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 800799a:	4313      	orrs	r3, r2
 800799c:	610b      	str	r3, [r1, #16]
 800799e:	e011      	b.n	80079c4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80079a0:	4b1d      	ldr	r3, [pc, #116]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 80079a2:	691b      	ldr	r3, [r3, #16]
 80079a4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80079a8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80079ac:	687a      	ldr	r2, [r7, #4]
 80079ae:	6892      	ldr	r2, [r2, #8]
 80079b0:	0211      	lsls	r1, r2, #8
 80079b2:	687a      	ldr	r2, [r7, #4]
 80079b4:	6952      	ldr	r2, [r2, #20]
 80079b6:	0852      	lsrs	r2, r2, #1
 80079b8:	3a01      	subs	r2, #1
 80079ba:	0652      	lsls	r2, r2, #25
 80079bc:	430a      	orrs	r2, r1
 80079be:	4916      	ldr	r1, [pc, #88]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 80079c0:	4313      	orrs	r3, r2
 80079c2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80079c4:	4b14      	ldr	r3, [pc, #80]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a13      	ldr	r2, [pc, #76]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 80079ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80079ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079d0:	f7fc fadc 	bl	8003f8c <HAL_GetTick>
 80079d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80079d6:	e009      	b.n	80079ec <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80079d8:	f7fc fad8 	bl	8003f8c <HAL_GetTick>
 80079dc:	4602      	mov	r2, r0
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	2b02      	cmp	r3, #2
 80079e4:	d902      	bls.n	80079ec <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	73fb      	strb	r3, [r7, #15]
          break;
 80079ea:	e005      	b.n	80079f8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80079ec:	4b0a      	ldr	r3, [pc, #40]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d0ef      	beq.n	80079d8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80079f8:	7bfb      	ldrb	r3, [r7, #15]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d106      	bne.n	8007a0c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80079fe:	4b06      	ldr	r3, [pc, #24]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a00:	691a      	ldr	r2, [r3, #16]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	699b      	ldr	r3, [r3, #24]
 8007a06:	4904      	ldr	r1, [pc, #16]	; (8007a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3710      	adds	r7, #16
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}
 8007a16:	bf00      	nop
 8007a18:	40021000 	.word	0x40021000

08007a1c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007a26:	2300      	movs	r3, #0
 8007a28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007a2a:	4b6a      	ldr	r3, [pc, #424]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	f003 0303 	and.w	r3, r3, #3
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d018      	beq.n	8007a68 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007a36:	4b67      	ldr	r3, [pc, #412]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a38:	68db      	ldr	r3, [r3, #12]
 8007a3a:	f003 0203 	and.w	r2, r3, #3
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d10d      	bne.n	8007a62 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
       ||
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d009      	beq.n	8007a62 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007a4e:	4b61      	ldr	r3, [pc, #388]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a50:	68db      	ldr	r3, [r3, #12]
 8007a52:	091b      	lsrs	r3, r3, #4
 8007a54:	f003 0307 	and.w	r3, r3, #7
 8007a58:	1c5a      	adds	r2, r3, #1
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	685b      	ldr	r3, [r3, #4]
       ||
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d047      	beq.n	8007af2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	73fb      	strb	r3, [r7, #15]
 8007a66:	e044      	b.n	8007af2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2b03      	cmp	r3, #3
 8007a6e:	d018      	beq.n	8007aa2 <RCCEx_PLLSAI2_Config+0x86>
 8007a70:	2b03      	cmp	r3, #3
 8007a72:	d825      	bhi.n	8007ac0 <RCCEx_PLLSAI2_Config+0xa4>
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d002      	beq.n	8007a7e <RCCEx_PLLSAI2_Config+0x62>
 8007a78:	2b02      	cmp	r3, #2
 8007a7a:	d009      	beq.n	8007a90 <RCCEx_PLLSAI2_Config+0x74>
 8007a7c:	e020      	b.n	8007ac0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007a7e:	4b55      	ldr	r3, [pc, #340]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f003 0302 	and.w	r3, r3, #2
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d11d      	bne.n	8007ac6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a8e:	e01a      	b.n	8007ac6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007a90:	4b50      	ldr	r3, [pc, #320]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d116      	bne.n	8007aca <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007aa0:	e013      	b.n	8007aca <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007aa2:	4b4c      	ldr	r3, [pc, #304]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d10f      	bne.n	8007ace <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007aae:	4b49      	ldr	r3, [pc, #292]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d109      	bne.n	8007ace <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
 8007abc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007abe:	e006      	b.n	8007ace <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ac4:	e004      	b.n	8007ad0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007ac6:	bf00      	nop
 8007ac8:	e002      	b.n	8007ad0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007aca:	bf00      	nop
 8007acc:	e000      	b.n	8007ad0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007ace:	bf00      	nop
    }

    if(status == HAL_OK)
 8007ad0:	7bfb      	ldrb	r3, [r7, #15]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d10d      	bne.n	8007af2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007ad6:	4b3f      	ldr	r3, [pc, #252]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6819      	ldr	r1, [r3, #0]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	011b      	lsls	r3, r3, #4
 8007aea:	430b      	orrs	r3, r1
 8007aec:	4939      	ldr	r1, [pc, #228]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007aee:	4313      	orrs	r3, r2
 8007af0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007af2:	7bfb      	ldrb	r3, [r7, #15]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d167      	bne.n	8007bc8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007af8:	4b36      	ldr	r3, [pc, #216]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a35      	ldr	r2, [pc, #212]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007afe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b04:	f7fc fa42 	bl	8003f8c <HAL_GetTick>
 8007b08:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007b0a:	e009      	b.n	8007b20 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007b0c:	f7fc fa3e 	bl	8003f8c <HAL_GetTick>
 8007b10:	4602      	mov	r2, r0
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	1ad3      	subs	r3, r2, r3
 8007b16:	2b02      	cmp	r3, #2
 8007b18:	d902      	bls.n	8007b20 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007b1a:	2303      	movs	r3, #3
 8007b1c:	73fb      	strb	r3, [r7, #15]
        break;
 8007b1e:	e005      	b.n	8007b2c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007b20:	4b2c      	ldr	r3, [pc, #176]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1ef      	bne.n	8007b0c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007b2c:	7bfb      	ldrb	r3, [r7, #15]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d14a      	bne.n	8007bc8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d111      	bne.n	8007b5c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007b38:	4b26      	ldr	r3, [pc, #152]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b3a:	695b      	ldr	r3, [r3, #20]
 8007b3c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007b40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b44:	687a      	ldr	r2, [r7, #4]
 8007b46:	6892      	ldr	r2, [r2, #8]
 8007b48:	0211      	lsls	r1, r2, #8
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	68d2      	ldr	r2, [r2, #12]
 8007b4e:	0912      	lsrs	r2, r2, #4
 8007b50:	0452      	lsls	r2, r2, #17
 8007b52:	430a      	orrs	r2, r1
 8007b54:	491f      	ldr	r1, [pc, #124]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b56:	4313      	orrs	r3, r2
 8007b58:	614b      	str	r3, [r1, #20]
 8007b5a:	e011      	b.n	8007b80 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007b5c:	4b1d      	ldr	r3, [pc, #116]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b5e:	695b      	ldr	r3, [r3, #20]
 8007b60:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007b64:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007b68:	687a      	ldr	r2, [r7, #4]
 8007b6a:	6892      	ldr	r2, [r2, #8]
 8007b6c:	0211      	lsls	r1, r2, #8
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	6912      	ldr	r2, [r2, #16]
 8007b72:	0852      	lsrs	r2, r2, #1
 8007b74:	3a01      	subs	r2, #1
 8007b76:	0652      	lsls	r2, r2, #25
 8007b78:	430a      	orrs	r2, r1
 8007b7a:	4916      	ldr	r1, [pc, #88]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007b80:	4b14      	ldr	r3, [pc, #80]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a13      	ldr	r2, [pc, #76]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b8a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b8c:	f7fc f9fe 	bl	8003f8c <HAL_GetTick>
 8007b90:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007b92:	e009      	b.n	8007ba8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007b94:	f7fc f9fa 	bl	8003f8c <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	2b02      	cmp	r3, #2
 8007ba0:	d902      	bls.n	8007ba8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	73fb      	strb	r3, [r7, #15]
          break;
 8007ba6:	e005      	b.n	8007bb4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007ba8:	4b0a      	ldr	r3, [pc, #40]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d0ef      	beq.n	8007b94 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007bb4:	7bfb      	ldrb	r3, [r7, #15]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d106      	bne.n	8007bc8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007bba:	4b06      	ldr	r3, [pc, #24]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007bbc:	695a      	ldr	r2, [r3, #20]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	695b      	ldr	r3, [r3, #20]
 8007bc2:	4904      	ldr	r1, [pc, #16]	; (8007bd4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	40021000 	.word	0x40021000

08007bd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b082      	sub	sp, #8
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d101      	bne.n	8007bea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	e049      	b.n	8007c7e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bf0:	b2db      	uxtb	r3, r3
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d106      	bne.n	8007c04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f7fb ffac 	bl	8003b5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2202      	movs	r2, #2
 8007c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	3304      	adds	r3, #4
 8007c14:	4619      	mov	r1, r3
 8007c16:	4610      	mov	r0, r2
 8007c18:	f000 fab6 	bl	8008188 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2201      	movs	r2, #1
 8007c30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2201      	movs	r2, #1
 8007c38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2201      	movs	r2, #1
 8007c48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2201      	movs	r2, #1
 8007c58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2201      	movs	r2, #1
 8007c68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2201      	movs	r2, #1
 8007c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3708      	adds	r7, #8
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
	...

08007c88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b085      	sub	sp, #20
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d001      	beq.n	8007ca0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	e04f      	b.n	8007d40 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2202      	movs	r2, #2
 8007ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	68da      	ldr	r2, [r3, #12]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f042 0201 	orr.w	r2, r2, #1
 8007cb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a23      	ldr	r2, [pc, #140]	; (8007d4c <HAL_TIM_Base_Start_IT+0xc4>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d01d      	beq.n	8007cfe <HAL_TIM_Base_Start_IT+0x76>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cca:	d018      	beq.n	8007cfe <HAL_TIM_Base_Start_IT+0x76>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a1f      	ldr	r2, [pc, #124]	; (8007d50 <HAL_TIM_Base_Start_IT+0xc8>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d013      	beq.n	8007cfe <HAL_TIM_Base_Start_IT+0x76>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4a1e      	ldr	r2, [pc, #120]	; (8007d54 <HAL_TIM_Base_Start_IT+0xcc>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d00e      	beq.n	8007cfe <HAL_TIM_Base_Start_IT+0x76>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a1c      	ldr	r2, [pc, #112]	; (8007d58 <HAL_TIM_Base_Start_IT+0xd0>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d009      	beq.n	8007cfe <HAL_TIM_Base_Start_IT+0x76>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a1b      	ldr	r2, [pc, #108]	; (8007d5c <HAL_TIM_Base_Start_IT+0xd4>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d004      	beq.n	8007cfe <HAL_TIM_Base_Start_IT+0x76>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a19      	ldr	r2, [pc, #100]	; (8007d60 <HAL_TIM_Base_Start_IT+0xd8>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d115      	bne.n	8007d2a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	689a      	ldr	r2, [r3, #8]
 8007d04:	4b17      	ldr	r3, [pc, #92]	; (8007d64 <HAL_TIM_Base_Start_IT+0xdc>)
 8007d06:	4013      	ands	r3, r2
 8007d08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2b06      	cmp	r3, #6
 8007d0e:	d015      	beq.n	8007d3c <HAL_TIM_Base_Start_IT+0xb4>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d16:	d011      	beq.n	8007d3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f042 0201 	orr.w	r2, r2, #1
 8007d26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d28:	e008      	b.n	8007d3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f042 0201 	orr.w	r2, r2, #1
 8007d38:	601a      	str	r2, [r3, #0]
 8007d3a:	e000      	b.n	8007d3e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d3c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007d3e:	2300      	movs	r3, #0
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3714      	adds	r7, #20
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr
 8007d4c:	40012c00 	.word	0x40012c00
 8007d50:	40000400 	.word	0x40000400
 8007d54:	40000800 	.word	0x40000800
 8007d58:	40000c00 	.word	0x40000c00
 8007d5c:	40013400 	.word	0x40013400
 8007d60:	40014000 	.word	0x40014000
 8007d64:	00010007 	.word	0x00010007

08007d68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b082      	sub	sp, #8
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	691b      	ldr	r3, [r3, #16]
 8007d76:	f003 0302 	and.w	r3, r3, #2
 8007d7a:	2b02      	cmp	r3, #2
 8007d7c:	d122      	bne.n	8007dc4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	68db      	ldr	r3, [r3, #12]
 8007d84:	f003 0302 	and.w	r3, r3, #2
 8007d88:	2b02      	cmp	r3, #2
 8007d8a:	d11b      	bne.n	8007dc4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f06f 0202 	mvn.w	r2, #2
 8007d94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2201      	movs	r2, #1
 8007d9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	699b      	ldr	r3, [r3, #24]
 8007da2:	f003 0303 	and.w	r3, r3, #3
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d003      	beq.n	8007db2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f000 f9ce 	bl	800814c <HAL_TIM_IC_CaptureCallback>
 8007db0:	e005      	b.n	8007dbe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f000 f9c0 	bl	8008138 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 f9d1 	bl	8008160 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	691b      	ldr	r3, [r3, #16]
 8007dca:	f003 0304 	and.w	r3, r3, #4
 8007dce:	2b04      	cmp	r3, #4
 8007dd0:	d122      	bne.n	8007e18 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	f003 0304 	and.w	r3, r3, #4
 8007ddc:	2b04      	cmp	r3, #4
 8007dde:	d11b      	bne.n	8007e18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f06f 0204 	mvn.w	r2, #4
 8007de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2202      	movs	r2, #2
 8007dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	699b      	ldr	r3, [r3, #24]
 8007df6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d003      	beq.n	8007e06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f000 f9a4 	bl	800814c <HAL_TIM_IC_CaptureCallback>
 8007e04:	e005      	b.n	8007e12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f000 f996 	bl	8008138 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 f9a7 	bl	8008160 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2200      	movs	r2, #0
 8007e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	691b      	ldr	r3, [r3, #16]
 8007e1e:	f003 0308 	and.w	r3, r3, #8
 8007e22:	2b08      	cmp	r3, #8
 8007e24:	d122      	bne.n	8007e6c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	68db      	ldr	r3, [r3, #12]
 8007e2c:	f003 0308 	and.w	r3, r3, #8
 8007e30:	2b08      	cmp	r3, #8
 8007e32:	d11b      	bne.n	8007e6c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f06f 0208 	mvn.w	r2, #8
 8007e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2204      	movs	r2, #4
 8007e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	69db      	ldr	r3, [r3, #28]
 8007e4a:	f003 0303 	and.w	r3, r3, #3
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d003      	beq.n	8007e5a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f000 f97a 	bl	800814c <HAL_TIM_IC_CaptureCallback>
 8007e58:	e005      	b.n	8007e66 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f000 f96c 	bl	8008138 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f000 f97d 	bl	8008160 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	691b      	ldr	r3, [r3, #16]
 8007e72:	f003 0310 	and.w	r3, r3, #16
 8007e76:	2b10      	cmp	r3, #16
 8007e78:	d122      	bne.n	8007ec0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	f003 0310 	and.w	r3, r3, #16
 8007e84:	2b10      	cmp	r3, #16
 8007e86:	d11b      	bne.n	8007ec0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f06f 0210 	mvn.w	r2, #16
 8007e90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2208      	movs	r2, #8
 8007e96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	69db      	ldr	r3, [r3, #28]
 8007e9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d003      	beq.n	8007eae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 f950 	bl	800814c <HAL_TIM_IC_CaptureCallback>
 8007eac:	e005      	b.n	8007eba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 f942 	bl	8008138 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f000 f953 	bl	8008160 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	691b      	ldr	r3, [r3, #16]
 8007ec6:	f003 0301 	and.w	r3, r3, #1
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	d10e      	bne.n	8007eec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	68db      	ldr	r3, [r3, #12]
 8007ed4:	f003 0301 	and.w	r3, r3, #1
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	d107      	bne.n	8007eec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f06f 0201 	mvn.w	r2, #1
 8007ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f7fa ff9a 	bl	8002e20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	691b      	ldr	r3, [r3, #16]
 8007ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ef6:	2b80      	cmp	r3, #128	; 0x80
 8007ef8:	d10e      	bne.n	8007f18 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	68db      	ldr	r3, [r3, #12]
 8007f00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f04:	2b80      	cmp	r3, #128	; 0x80
 8007f06:	d107      	bne.n	8007f18 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f000 fafe 	bl	8008514 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	691b      	ldr	r3, [r3, #16]
 8007f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f26:	d10e      	bne.n	8007f46 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68db      	ldr	r3, [r3, #12]
 8007f2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f32:	2b80      	cmp	r3, #128	; 0x80
 8007f34:	d107      	bne.n	8007f46 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	f000 faf1 	bl	8008528 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	691b      	ldr	r3, [r3, #16]
 8007f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f50:	2b40      	cmp	r3, #64	; 0x40
 8007f52:	d10e      	bne.n	8007f72 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	68db      	ldr	r3, [r3, #12]
 8007f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f5e:	2b40      	cmp	r3, #64	; 0x40
 8007f60:	d107      	bne.n	8007f72 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f000 f901 	bl	8008174 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	691b      	ldr	r3, [r3, #16]
 8007f78:	f003 0320 	and.w	r3, r3, #32
 8007f7c:	2b20      	cmp	r3, #32
 8007f7e:	d10e      	bne.n	8007f9e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	68db      	ldr	r3, [r3, #12]
 8007f86:	f003 0320 	and.w	r3, r3, #32
 8007f8a:	2b20      	cmp	r3, #32
 8007f8c:	d107      	bne.n	8007f9e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f06f 0220 	mvn.w	r2, #32
 8007f96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f000 fab1 	bl	8008500 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007f9e:	bf00      	nop
 8007fa0:	3708      	adds	r7, #8
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}

08007fa6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007fa6:	b580      	push	{r7, lr}
 8007fa8:	b084      	sub	sp, #16
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	6078      	str	r0, [r7, #4]
 8007fae:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fba:	2b01      	cmp	r3, #1
 8007fbc:	d101      	bne.n	8007fc2 <HAL_TIM_ConfigClockSource+0x1c>
 8007fbe:	2302      	movs	r3, #2
 8007fc0:	e0b6      	b.n	8008130 <HAL_TIM_ConfigClockSource+0x18a>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2202      	movs	r2, #2
 8007fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007fe0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007fe4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007fec:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	68ba      	ldr	r2, [r7, #8]
 8007ff4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ffe:	d03e      	beq.n	800807e <HAL_TIM_ConfigClockSource+0xd8>
 8008000:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008004:	f200 8087 	bhi.w	8008116 <HAL_TIM_ConfigClockSource+0x170>
 8008008:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800800c:	f000 8086 	beq.w	800811c <HAL_TIM_ConfigClockSource+0x176>
 8008010:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008014:	d87f      	bhi.n	8008116 <HAL_TIM_ConfigClockSource+0x170>
 8008016:	2b70      	cmp	r3, #112	; 0x70
 8008018:	d01a      	beq.n	8008050 <HAL_TIM_ConfigClockSource+0xaa>
 800801a:	2b70      	cmp	r3, #112	; 0x70
 800801c:	d87b      	bhi.n	8008116 <HAL_TIM_ConfigClockSource+0x170>
 800801e:	2b60      	cmp	r3, #96	; 0x60
 8008020:	d050      	beq.n	80080c4 <HAL_TIM_ConfigClockSource+0x11e>
 8008022:	2b60      	cmp	r3, #96	; 0x60
 8008024:	d877      	bhi.n	8008116 <HAL_TIM_ConfigClockSource+0x170>
 8008026:	2b50      	cmp	r3, #80	; 0x50
 8008028:	d03c      	beq.n	80080a4 <HAL_TIM_ConfigClockSource+0xfe>
 800802a:	2b50      	cmp	r3, #80	; 0x50
 800802c:	d873      	bhi.n	8008116 <HAL_TIM_ConfigClockSource+0x170>
 800802e:	2b40      	cmp	r3, #64	; 0x40
 8008030:	d058      	beq.n	80080e4 <HAL_TIM_ConfigClockSource+0x13e>
 8008032:	2b40      	cmp	r3, #64	; 0x40
 8008034:	d86f      	bhi.n	8008116 <HAL_TIM_ConfigClockSource+0x170>
 8008036:	2b30      	cmp	r3, #48	; 0x30
 8008038:	d064      	beq.n	8008104 <HAL_TIM_ConfigClockSource+0x15e>
 800803a:	2b30      	cmp	r3, #48	; 0x30
 800803c:	d86b      	bhi.n	8008116 <HAL_TIM_ConfigClockSource+0x170>
 800803e:	2b20      	cmp	r3, #32
 8008040:	d060      	beq.n	8008104 <HAL_TIM_ConfigClockSource+0x15e>
 8008042:	2b20      	cmp	r3, #32
 8008044:	d867      	bhi.n	8008116 <HAL_TIM_ConfigClockSource+0x170>
 8008046:	2b00      	cmp	r3, #0
 8008048:	d05c      	beq.n	8008104 <HAL_TIM_ConfigClockSource+0x15e>
 800804a:	2b10      	cmp	r3, #16
 800804c:	d05a      	beq.n	8008104 <HAL_TIM_ConfigClockSource+0x15e>
 800804e:	e062      	b.n	8008116 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6818      	ldr	r0, [r3, #0]
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	6899      	ldr	r1, [r3, #8]
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	685a      	ldr	r2, [r3, #4]
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	f000 f9a6 	bl	80083b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008072:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	68ba      	ldr	r2, [r7, #8]
 800807a:	609a      	str	r2, [r3, #8]
      break;
 800807c:	e04f      	b.n	800811e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6818      	ldr	r0, [r3, #0]
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	6899      	ldr	r1, [r3, #8]
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	685a      	ldr	r2, [r3, #4]
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	68db      	ldr	r3, [r3, #12]
 800808e:	f000 f98f 	bl	80083b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	689a      	ldr	r2, [r3, #8]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80080a0:	609a      	str	r2, [r3, #8]
      break;
 80080a2:	e03c      	b.n	800811e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6818      	ldr	r0, [r3, #0]
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	6859      	ldr	r1, [r3, #4]
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	68db      	ldr	r3, [r3, #12]
 80080b0:	461a      	mov	r2, r3
 80080b2:	f000 f903 	bl	80082bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	2150      	movs	r1, #80	; 0x50
 80080bc:	4618      	mov	r0, r3
 80080be:	f000 f95c 	bl	800837a <TIM_ITRx_SetConfig>
      break;
 80080c2:	e02c      	b.n	800811e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6818      	ldr	r0, [r3, #0]
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	6859      	ldr	r1, [r3, #4]
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	68db      	ldr	r3, [r3, #12]
 80080d0:	461a      	mov	r2, r3
 80080d2:	f000 f922 	bl	800831a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	2160      	movs	r1, #96	; 0x60
 80080dc:	4618      	mov	r0, r3
 80080de:	f000 f94c 	bl	800837a <TIM_ITRx_SetConfig>
      break;
 80080e2:	e01c      	b.n	800811e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6818      	ldr	r0, [r3, #0]
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	6859      	ldr	r1, [r3, #4]
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	68db      	ldr	r3, [r3, #12]
 80080f0:	461a      	mov	r2, r3
 80080f2:	f000 f8e3 	bl	80082bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	2140      	movs	r1, #64	; 0x40
 80080fc:	4618      	mov	r0, r3
 80080fe:	f000 f93c 	bl	800837a <TIM_ITRx_SetConfig>
      break;
 8008102:	e00c      	b.n	800811e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4619      	mov	r1, r3
 800810e:	4610      	mov	r0, r2
 8008110:	f000 f933 	bl	800837a <TIM_ITRx_SetConfig>
      break;
 8008114:	e003      	b.n	800811e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8008116:	2301      	movs	r3, #1
 8008118:	73fb      	strb	r3, [r7, #15]
      break;
 800811a:	e000      	b.n	800811e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800811c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2201      	movs	r2, #1
 8008122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2200      	movs	r2, #0
 800812a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800812e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008130:	4618      	mov	r0, r3
 8008132:	3710      	adds	r7, #16
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}

08008138 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008138:	b480      	push	{r7}
 800813a:	b083      	sub	sp, #12
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008140:	bf00      	nop
 8008142:	370c      	adds	r7, #12
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr

0800814c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800814c:	b480      	push	{r7}
 800814e:	b083      	sub	sp, #12
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008154:	bf00      	nop
 8008156:	370c      	adds	r7, #12
 8008158:	46bd      	mov	sp, r7
 800815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815e:	4770      	bx	lr

08008160 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008160:	b480      	push	{r7}
 8008162:	b083      	sub	sp, #12
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008168:	bf00      	nop
 800816a:	370c      	adds	r7, #12
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr

08008174 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008174:	b480      	push	{r7}
 8008176:	b083      	sub	sp, #12
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800817c:	bf00      	nop
 800817e:	370c      	adds	r7, #12
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008188:	b480      	push	{r7}
 800818a:	b085      	sub	sp, #20
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	4a40      	ldr	r2, [pc, #256]	; (800829c <TIM_Base_SetConfig+0x114>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d013      	beq.n	80081c8 <TIM_Base_SetConfig+0x40>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081a6:	d00f      	beq.n	80081c8 <TIM_Base_SetConfig+0x40>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	4a3d      	ldr	r2, [pc, #244]	; (80082a0 <TIM_Base_SetConfig+0x118>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d00b      	beq.n	80081c8 <TIM_Base_SetConfig+0x40>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	4a3c      	ldr	r2, [pc, #240]	; (80082a4 <TIM_Base_SetConfig+0x11c>)
 80081b4:	4293      	cmp	r3, r2
 80081b6:	d007      	beq.n	80081c8 <TIM_Base_SetConfig+0x40>
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	4a3b      	ldr	r2, [pc, #236]	; (80082a8 <TIM_Base_SetConfig+0x120>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d003      	beq.n	80081c8 <TIM_Base_SetConfig+0x40>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	4a3a      	ldr	r2, [pc, #232]	; (80082ac <TIM_Base_SetConfig+0x124>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d108      	bne.n	80081da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	68fa      	ldr	r2, [r7, #12]
 80081d6:	4313      	orrs	r3, r2
 80081d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	4a2f      	ldr	r2, [pc, #188]	; (800829c <TIM_Base_SetConfig+0x114>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d01f      	beq.n	8008222 <TIM_Base_SetConfig+0x9a>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081e8:	d01b      	beq.n	8008222 <TIM_Base_SetConfig+0x9a>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	4a2c      	ldr	r2, [pc, #176]	; (80082a0 <TIM_Base_SetConfig+0x118>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d017      	beq.n	8008222 <TIM_Base_SetConfig+0x9a>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	4a2b      	ldr	r2, [pc, #172]	; (80082a4 <TIM_Base_SetConfig+0x11c>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d013      	beq.n	8008222 <TIM_Base_SetConfig+0x9a>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	4a2a      	ldr	r2, [pc, #168]	; (80082a8 <TIM_Base_SetConfig+0x120>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d00f      	beq.n	8008222 <TIM_Base_SetConfig+0x9a>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	4a29      	ldr	r2, [pc, #164]	; (80082ac <TIM_Base_SetConfig+0x124>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d00b      	beq.n	8008222 <TIM_Base_SetConfig+0x9a>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	4a28      	ldr	r2, [pc, #160]	; (80082b0 <TIM_Base_SetConfig+0x128>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d007      	beq.n	8008222 <TIM_Base_SetConfig+0x9a>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	4a27      	ldr	r2, [pc, #156]	; (80082b4 <TIM_Base_SetConfig+0x12c>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d003      	beq.n	8008222 <TIM_Base_SetConfig+0x9a>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	4a26      	ldr	r2, [pc, #152]	; (80082b8 <TIM_Base_SetConfig+0x130>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d108      	bne.n	8008234 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008228:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	68db      	ldr	r3, [r3, #12]
 800822e:	68fa      	ldr	r2, [r7, #12]
 8008230:	4313      	orrs	r3, r2
 8008232:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	695b      	ldr	r3, [r3, #20]
 800823e:	4313      	orrs	r3, r2
 8008240:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	68fa      	ldr	r2, [r7, #12]
 8008246:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	689a      	ldr	r2, [r3, #8]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	681a      	ldr	r2, [r3, #0]
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	4a10      	ldr	r2, [pc, #64]	; (800829c <TIM_Base_SetConfig+0x114>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d00f      	beq.n	8008280 <TIM_Base_SetConfig+0xf8>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	4a12      	ldr	r2, [pc, #72]	; (80082ac <TIM_Base_SetConfig+0x124>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d00b      	beq.n	8008280 <TIM_Base_SetConfig+0xf8>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	4a11      	ldr	r2, [pc, #68]	; (80082b0 <TIM_Base_SetConfig+0x128>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d007      	beq.n	8008280 <TIM_Base_SetConfig+0xf8>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	4a10      	ldr	r2, [pc, #64]	; (80082b4 <TIM_Base_SetConfig+0x12c>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d003      	beq.n	8008280 <TIM_Base_SetConfig+0xf8>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	4a0f      	ldr	r2, [pc, #60]	; (80082b8 <TIM_Base_SetConfig+0x130>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d103      	bne.n	8008288 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	691a      	ldr	r2, [r3, #16]
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2201      	movs	r2, #1
 800828c:	615a      	str	r2, [r3, #20]
}
 800828e:	bf00      	nop
 8008290:	3714      	adds	r7, #20
 8008292:	46bd      	mov	sp, r7
 8008294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008298:	4770      	bx	lr
 800829a:	bf00      	nop
 800829c:	40012c00 	.word	0x40012c00
 80082a0:	40000400 	.word	0x40000400
 80082a4:	40000800 	.word	0x40000800
 80082a8:	40000c00 	.word	0x40000c00
 80082ac:	40013400 	.word	0x40013400
 80082b0:	40014000 	.word	0x40014000
 80082b4:	40014400 	.word	0x40014400
 80082b8:	40014800 	.word	0x40014800

080082bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082bc:	b480      	push	{r7}
 80082be:	b087      	sub	sp, #28
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	60f8      	str	r0, [r7, #12]
 80082c4:	60b9      	str	r1, [r7, #8]
 80082c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	6a1b      	ldr	r3, [r3, #32]
 80082cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6a1b      	ldr	r3, [r3, #32]
 80082d2:	f023 0201 	bic.w	r2, r3, #1
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	699b      	ldr	r3, [r3, #24]
 80082de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80082e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	011b      	lsls	r3, r3, #4
 80082ec:	693a      	ldr	r2, [r7, #16]
 80082ee:	4313      	orrs	r3, r2
 80082f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	f023 030a 	bic.w	r3, r3, #10
 80082f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80082fa:	697a      	ldr	r2, [r7, #20]
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	4313      	orrs	r3, r2
 8008300:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	693a      	ldr	r2, [r7, #16]
 8008306:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	697a      	ldr	r2, [r7, #20]
 800830c:	621a      	str	r2, [r3, #32]
}
 800830e:	bf00      	nop
 8008310:	371c      	adds	r7, #28
 8008312:	46bd      	mov	sp, r7
 8008314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008318:	4770      	bx	lr

0800831a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800831a:	b480      	push	{r7}
 800831c:	b087      	sub	sp, #28
 800831e:	af00      	add	r7, sp, #0
 8008320:	60f8      	str	r0, [r7, #12]
 8008322:	60b9      	str	r1, [r7, #8]
 8008324:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	6a1b      	ldr	r3, [r3, #32]
 800832a:	f023 0210 	bic.w	r2, r3, #16
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	699b      	ldr	r3, [r3, #24]
 8008336:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6a1b      	ldr	r3, [r3, #32]
 800833c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008344:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	031b      	lsls	r3, r3, #12
 800834a:	697a      	ldr	r2, [r7, #20]
 800834c:	4313      	orrs	r3, r2
 800834e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008356:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	011b      	lsls	r3, r3, #4
 800835c:	693a      	ldr	r2, [r7, #16]
 800835e:	4313      	orrs	r3, r2
 8008360:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	697a      	ldr	r2, [r7, #20]
 8008366:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	693a      	ldr	r2, [r7, #16]
 800836c:	621a      	str	r2, [r3, #32]
}
 800836e:	bf00      	nop
 8008370:	371c      	adds	r7, #28
 8008372:	46bd      	mov	sp, r7
 8008374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008378:	4770      	bx	lr

0800837a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800837a:	b480      	push	{r7}
 800837c:	b085      	sub	sp, #20
 800837e:	af00      	add	r7, sp, #0
 8008380:	6078      	str	r0, [r7, #4]
 8008382:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	689b      	ldr	r3, [r3, #8]
 8008388:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008390:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008392:	683a      	ldr	r2, [r7, #0]
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	4313      	orrs	r3, r2
 8008398:	f043 0307 	orr.w	r3, r3, #7
 800839c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	68fa      	ldr	r2, [r7, #12]
 80083a2:	609a      	str	r2, [r3, #8]
}
 80083a4:	bf00      	nop
 80083a6:	3714      	adds	r7, #20
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b087      	sub	sp, #28
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]
 80083bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	689b      	ldr	r3, [r3, #8]
 80083c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083c4:	697b      	ldr	r3, [r7, #20]
 80083c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80083ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	021a      	lsls	r2, r3, #8
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	431a      	orrs	r2, r3
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	4313      	orrs	r3, r2
 80083d8:	697a      	ldr	r2, [r7, #20]
 80083da:	4313      	orrs	r3, r2
 80083dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	697a      	ldr	r2, [r7, #20]
 80083e2:	609a      	str	r2, [r3, #8]
}
 80083e4:	bf00      	nop
 80083e6:	371c      	adds	r7, #28
 80083e8:	46bd      	mov	sp, r7
 80083ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ee:	4770      	bx	lr

080083f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b085      	sub	sp, #20
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
 80083f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008400:	2b01      	cmp	r3, #1
 8008402:	d101      	bne.n	8008408 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008404:	2302      	movs	r3, #2
 8008406:	e068      	b.n	80084da <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2201      	movs	r2, #1
 800840c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2202      	movs	r2, #2
 8008414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	685b      	ldr	r3, [r3, #4]
 800841e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a2e      	ldr	r2, [pc, #184]	; (80084e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d004      	beq.n	800843c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a2d      	ldr	r2, [pc, #180]	; (80084ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d108      	bne.n	800844e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008442:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	685b      	ldr	r3, [r3, #4]
 8008448:	68fa      	ldr	r2, [r7, #12]
 800844a:	4313      	orrs	r3, r2
 800844c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008454:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	68fa      	ldr	r2, [r7, #12]
 800845c:	4313      	orrs	r3, r2
 800845e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	68fa      	ldr	r2, [r7, #12]
 8008466:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a1e      	ldr	r2, [pc, #120]	; (80084e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d01d      	beq.n	80084ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800847a:	d018      	beq.n	80084ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a1b      	ldr	r2, [pc, #108]	; (80084f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d013      	beq.n	80084ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a1a      	ldr	r2, [pc, #104]	; (80084f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d00e      	beq.n	80084ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a18      	ldr	r2, [pc, #96]	; (80084f8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d009      	beq.n	80084ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a13      	ldr	r2, [pc, #76]	; (80084ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d004      	beq.n	80084ae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a14      	ldr	r2, [pc, #80]	; (80084fc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d10c      	bne.n	80084c8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	689b      	ldr	r3, [r3, #8]
 80084ba:	68ba      	ldr	r2, [r7, #8]
 80084bc:	4313      	orrs	r3, r2
 80084be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	68ba      	ldr	r2, [r7, #8]
 80084c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2201      	movs	r2, #1
 80084cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2200      	movs	r2, #0
 80084d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084d8:	2300      	movs	r3, #0
}
 80084da:	4618      	mov	r0, r3
 80084dc:	3714      	adds	r7, #20
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr
 80084e6:	bf00      	nop
 80084e8:	40012c00 	.word	0x40012c00
 80084ec:	40013400 	.word	0x40013400
 80084f0:	40000400 	.word	0x40000400
 80084f4:	40000800 	.word	0x40000800
 80084f8:	40000c00 	.word	0x40000c00
 80084fc:	40014000 	.word	0x40014000

08008500 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008500:	b480      	push	{r7}
 8008502:	b083      	sub	sp, #12
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008508:	bf00      	nop
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800851c:	bf00      	nop
 800851e:	370c      	adds	r7, #12
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b082      	sub	sp, #8
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d101      	bne.n	800854e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800854a:	2301      	movs	r3, #1
 800854c:	e040      	b.n	80085d0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008552:	2b00      	cmp	r3, #0
 8008554:	d106      	bne.n	8008564 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2200      	movs	r2, #0
 800855a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f7fb fb20 	bl	8003ba4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2224      	movs	r2, #36	; 0x24
 8008568:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f022 0201 	bic.w	r2, r2, #1
 8008578:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 f8c0 	bl	8008700 <UART_SetConfig>
 8008580:	4603      	mov	r3, r0
 8008582:	2b01      	cmp	r3, #1
 8008584:	d101      	bne.n	800858a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008586:	2301      	movs	r3, #1
 8008588:	e022      	b.n	80085d0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800858e:	2b00      	cmp	r3, #0
 8008590:	d002      	beq.n	8008598 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 fb3e 	bl	8008c14 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	685a      	ldr	r2, [r3, #4]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80085a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	689a      	ldr	r2, [r3, #8]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80085b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f042 0201 	orr.w	r2, r2, #1
 80085c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f000 fbc5 	bl	8008d58 <UART_CheckIdleState>
 80085ce:	4603      	mov	r3, r0
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3708      	adds	r7, #8
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b08a      	sub	sp, #40	; 0x28
 80085dc:	af02      	add	r7, sp, #8
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	603b      	str	r3, [r7, #0]
 80085e4:	4613      	mov	r3, r2
 80085e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80085ec:	2b20      	cmp	r3, #32
 80085ee:	f040 8082 	bne.w	80086f6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d002      	beq.n	80085fe <HAL_UART_Transmit+0x26>
 80085f8:	88fb      	ldrh	r3, [r7, #6]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d101      	bne.n	8008602 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80085fe:	2301      	movs	r3, #1
 8008600:	e07a      	b.n	80086f8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008608:	2b01      	cmp	r3, #1
 800860a:	d101      	bne.n	8008610 <HAL_UART_Transmit+0x38>
 800860c:	2302      	movs	r3, #2
 800860e:	e073      	b.n	80086f8 <HAL_UART_Transmit+0x120>
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2200      	movs	r2, #0
 800861c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2221      	movs	r2, #33	; 0x21
 8008624:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008626:	f7fb fcb1 	bl	8003f8c <HAL_GetTick>
 800862a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	88fa      	ldrh	r2, [r7, #6]
 8008630:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	88fa      	ldrh	r2, [r7, #6]
 8008638:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008644:	d108      	bne.n	8008658 <HAL_UART_Transmit+0x80>
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	691b      	ldr	r3, [r3, #16]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d104      	bne.n	8008658 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800864e:	2300      	movs	r3, #0
 8008650:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	61bb      	str	r3, [r7, #24]
 8008656:	e003      	b.n	8008660 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800865c:	2300      	movs	r3, #0
 800865e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2200      	movs	r2, #0
 8008664:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8008668:	e02d      	b.n	80086c6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	9300      	str	r3, [sp, #0]
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	2200      	movs	r2, #0
 8008672:	2180      	movs	r1, #128	; 0x80
 8008674:	68f8      	ldr	r0, [r7, #12]
 8008676:	f000 fbb8 	bl	8008dea <UART_WaitOnFlagUntilTimeout>
 800867a:	4603      	mov	r3, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	d001      	beq.n	8008684 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008680:	2303      	movs	r3, #3
 8008682:	e039      	b.n	80086f8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8008684:	69fb      	ldr	r3, [r7, #28]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d10b      	bne.n	80086a2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800868a:	69bb      	ldr	r3, [r7, #24]
 800868c:	881a      	ldrh	r2, [r3, #0]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008696:	b292      	uxth	r2, r2
 8008698:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800869a:	69bb      	ldr	r3, [r7, #24]
 800869c:	3302      	adds	r3, #2
 800869e:	61bb      	str	r3, [r7, #24]
 80086a0:	e008      	b.n	80086b4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80086a2:	69fb      	ldr	r3, [r7, #28]
 80086a4:	781a      	ldrb	r2, [r3, #0]
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	b292      	uxth	r2, r2
 80086ac:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80086ae:	69fb      	ldr	r3, [r7, #28]
 80086b0:	3301      	adds	r3, #1
 80086b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	3b01      	subs	r3, #1
 80086be:	b29a      	uxth	r2, r3
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d1cb      	bne.n	800866a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	9300      	str	r3, [sp, #0]
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	2200      	movs	r2, #0
 80086da:	2140      	movs	r1, #64	; 0x40
 80086dc:	68f8      	ldr	r0, [r7, #12]
 80086de:	f000 fb84 	bl	8008dea <UART_WaitOnFlagUntilTimeout>
 80086e2:	4603      	mov	r3, r0
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d001      	beq.n	80086ec <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80086e8:	2303      	movs	r3, #3
 80086ea:	e005      	b.n	80086f8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2220      	movs	r2, #32
 80086f0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80086f2:	2300      	movs	r3, #0
 80086f4:	e000      	b.n	80086f8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80086f6:	2302      	movs	r3, #2
  }
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3720      	adds	r7, #32
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008700:	b5b0      	push	{r4, r5, r7, lr}
 8008702:	b088      	sub	sp, #32
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008708:	2300      	movs	r3, #0
 800870a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	689a      	ldr	r2, [r3, #8]
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	691b      	ldr	r3, [r3, #16]
 8008714:	431a      	orrs	r2, r3
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	695b      	ldr	r3, [r3, #20]
 800871a:	431a      	orrs	r2, r3
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	69db      	ldr	r3, [r3, #28]
 8008720:	4313      	orrs	r3, r2
 8008722:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	4bad      	ldr	r3, [pc, #692]	; (80089e0 <UART_SetConfig+0x2e0>)
 800872c:	4013      	ands	r3, r2
 800872e:	687a      	ldr	r2, [r7, #4]
 8008730:	6812      	ldr	r2, [r2, #0]
 8008732:	69f9      	ldr	r1, [r7, #28]
 8008734:	430b      	orrs	r3, r1
 8008736:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	68da      	ldr	r2, [r3, #12]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	430a      	orrs	r2, r1
 800874c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	699b      	ldr	r3, [r3, #24]
 8008752:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4aa2      	ldr	r2, [pc, #648]	; (80089e4 <UART_SetConfig+0x2e4>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d004      	beq.n	8008768 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6a1b      	ldr	r3, [r3, #32]
 8008762:	69fa      	ldr	r2, [r7, #28]
 8008764:	4313      	orrs	r3, r2
 8008766:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	689b      	ldr	r3, [r3, #8]
 800876e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	69fa      	ldr	r2, [r7, #28]
 8008778:	430a      	orrs	r2, r1
 800877a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a99      	ldr	r2, [pc, #612]	; (80089e8 <UART_SetConfig+0x2e8>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d121      	bne.n	80087ca <UART_SetConfig+0xca>
 8008786:	4b99      	ldr	r3, [pc, #612]	; (80089ec <UART_SetConfig+0x2ec>)
 8008788:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800878c:	f003 0303 	and.w	r3, r3, #3
 8008790:	2b03      	cmp	r3, #3
 8008792:	d817      	bhi.n	80087c4 <UART_SetConfig+0xc4>
 8008794:	a201      	add	r2, pc, #4	; (adr r2, 800879c <UART_SetConfig+0x9c>)
 8008796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800879a:	bf00      	nop
 800879c:	080087ad 	.word	0x080087ad
 80087a0:	080087b9 	.word	0x080087b9
 80087a4:	080087b3 	.word	0x080087b3
 80087a8:	080087bf 	.word	0x080087bf
 80087ac:	2301      	movs	r3, #1
 80087ae:	76fb      	strb	r3, [r7, #27]
 80087b0:	e0e7      	b.n	8008982 <UART_SetConfig+0x282>
 80087b2:	2302      	movs	r3, #2
 80087b4:	76fb      	strb	r3, [r7, #27]
 80087b6:	e0e4      	b.n	8008982 <UART_SetConfig+0x282>
 80087b8:	2304      	movs	r3, #4
 80087ba:	76fb      	strb	r3, [r7, #27]
 80087bc:	e0e1      	b.n	8008982 <UART_SetConfig+0x282>
 80087be:	2308      	movs	r3, #8
 80087c0:	76fb      	strb	r3, [r7, #27]
 80087c2:	e0de      	b.n	8008982 <UART_SetConfig+0x282>
 80087c4:	2310      	movs	r3, #16
 80087c6:	76fb      	strb	r3, [r7, #27]
 80087c8:	e0db      	b.n	8008982 <UART_SetConfig+0x282>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a88      	ldr	r2, [pc, #544]	; (80089f0 <UART_SetConfig+0x2f0>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d132      	bne.n	800883a <UART_SetConfig+0x13a>
 80087d4:	4b85      	ldr	r3, [pc, #532]	; (80089ec <UART_SetConfig+0x2ec>)
 80087d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087da:	f003 030c 	and.w	r3, r3, #12
 80087de:	2b0c      	cmp	r3, #12
 80087e0:	d828      	bhi.n	8008834 <UART_SetConfig+0x134>
 80087e2:	a201      	add	r2, pc, #4	; (adr r2, 80087e8 <UART_SetConfig+0xe8>)
 80087e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087e8:	0800881d 	.word	0x0800881d
 80087ec:	08008835 	.word	0x08008835
 80087f0:	08008835 	.word	0x08008835
 80087f4:	08008835 	.word	0x08008835
 80087f8:	08008829 	.word	0x08008829
 80087fc:	08008835 	.word	0x08008835
 8008800:	08008835 	.word	0x08008835
 8008804:	08008835 	.word	0x08008835
 8008808:	08008823 	.word	0x08008823
 800880c:	08008835 	.word	0x08008835
 8008810:	08008835 	.word	0x08008835
 8008814:	08008835 	.word	0x08008835
 8008818:	0800882f 	.word	0x0800882f
 800881c:	2300      	movs	r3, #0
 800881e:	76fb      	strb	r3, [r7, #27]
 8008820:	e0af      	b.n	8008982 <UART_SetConfig+0x282>
 8008822:	2302      	movs	r3, #2
 8008824:	76fb      	strb	r3, [r7, #27]
 8008826:	e0ac      	b.n	8008982 <UART_SetConfig+0x282>
 8008828:	2304      	movs	r3, #4
 800882a:	76fb      	strb	r3, [r7, #27]
 800882c:	e0a9      	b.n	8008982 <UART_SetConfig+0x282>
 800882e:	2308      	movs	r3, #8
 8008830:	76fb      	strb	r3, [r7, #27]
 8008832:	e0a6      	b.n	8008982 <UART_SetConfig+0x282>
 8008834:	2310      	movs	r3, #16
 8008836:	76fb      	strb	r3, [r7, #27]
 8008838:	e0a3      	b.n	8008982 <UART_SetConfig+0x282>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4a6d      	ldr	r2, [pc, #436]	; (80089f4 <UART_SetConfig+0x2f4>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d120      	bne.n	8008886 <UART_SetConfig+0x186>
 8008844:	4b69      	ldr	r3, [pc, #420]	; (80089ec <UART_SetConfig+0x2ec>)
 8008846:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800884a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800884e:	2b30      	cmp	r3, #48	; 0x30
 8008850:	d013      	beq.n	800887a <UART_SetConfig+0x17a>
 8008852:	2b30      	cmp	r3, #48	; 0x30
 8008854:	d814      	bhi.n	8008880 <UART_SetConfig+0x180>
 8008856:	2b20      	cmp	r3, #32
 8008858:	d009      	beq.n	800886e <UART_SetConfig+0x16e>
 800885a:	2b20      	cmp	r3, #32
 800885c:	d810      	bhi.n	8008880 <UART_SetConfig+0x180>
 800885e:	2b00      	cmp	r3, #0
 8008860:	d002      	beq.n	8008868 <UART_SetConfig+0x168>
 8008862:	2b10      	cmp	r3, #16
 8008864:	d006      	beq.n	8008874 <UART_SetConfig+0x174>
 8008866:	e00b      	b.n	8008880 <UART_SetConfig+0x180>
 8008868:	2300      	movs	r3, #0
 800886a:	76fb      	strb	r3, [r7, #27]
 800886c:	e089      	b.n	8008982 <UART_SetConfig+0x282>
 800886e:	2302      	movs	r3, #2
 8008870:	76fb      	strb	r3, [r7, #27]
 8008872:	e086      	b.n	8008982 <UART_SetConfig+0x282>
 8008874:	2304      	movs	r3, #4
 8008876:	76fb      	strb	r3, [r7, #27]
 8008878:	e083      	b.n	8008982 <UART_SetConfig+0x282>
 800887a:	2308      	movs	r3, #8
 800887c:	76fb      	strb	r3, [r7, #27]
 800887e:	e080      	b.n	8008982 <UART_SetConfig+0x282>
 8008880:	2310      	movs	r3, #16
 8008882:	76fb      	strb	r3, [r7, #27]
 8008884:	e07d      	b.n	8008982 <UART_SetConfig+0x282>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4a5b      	ldr	r2, [pc, #364]	; (80089f8 <UART_SetConfig+0x2f8>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d120      	bne.n	80088d2 <UART_SetConfig+0x1d2>
 8008890:	4b56      	ldr	r3, [pc, #344]	; (80089ec <UART_SetConfig+0x2ec>)
 8008892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008896:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800889a:	2bc0      	cmp	r3, #192	; 0xc0
 800889c:	d013      	beq.n	80088c6 <UART_SetConfig+0x1c6>
 800889e:	2bc0      	cmp	r3, #192	; 0xc0
 80088a0:	d814      	bhi.n	80088cc <UART_SetConfig+0x1cc>
 80088a2:	2b80      	cmp	r3, #128	; 0x80
 80088a4:	d009      	beq.n	80088ba <UART_SetConfig+0x1ba>
 80088a6:	2b80      	cmp	r3, #128	; 0x80
 80088a8:	d810      	bhi.n	80088cc <UART_SetConfig+0x1cc>
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d002      	beq.n	80088b4 <UART_SetConfig+0x1b4>
 80088ae:	2b40      	cmp	r3, #64	; 0x40
 80088b0:	d006      	beq.n	80088c0 <UART_SetConfig+0x1c0>
 80088b2:	e00b      	b.n	80088cc <UART_SetConfig+0x1cc>
 80088b4:	2300      	movs	r3, #0
 80088b6:	76fb      	strb	r3, [r7, #27]
 80088b8:	e063      	b.n	8008982 <UART_SetConfig+0x282>
 80088ba:	2302      	movs	r3, #2
 80088bc:	76fb      	strb	r3, [r7, #27]
 80088be:	e060      	b.n	8008982 <UART_SetConfig+0x282>
 80088c0:	2304      	movs	r3, #4
 80088c2:	76fb      	strb	r3, [r7, #27]
 80088c4:	e05d      	b.n	8008982 <UART_SetConfig+0x282>
 80088c6:	2308      	movs	r3, #8
 80088c8:	76fb      	strb	r3, [r7, #27]
 80088ca:	e05a      	b.n	8008982 <UART_SetConfig+0x282>
 80088cc:	2310      	movs	r3, #16
 80088ce:	76fb      	strb	r3, [r7, #27]
 80088d0:	e057      	b.n	8008982 <UART_SetConfig+0x282>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a49      	ldr	r2, [pc, #292]	; (80089fc <UART_SetConfig+0x2fc>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d125      	bne.n	8008928 <UART_SetConfig+0x228>
 80088dc:	4b43      	ldr	r3, [pc, #268]	; (80089ec <UART_SetConfig+0x2ec>)
 80088de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80088ea:	d017      	beq.n	800891c <UART_SetConfig+0x21c>
 80088ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80088f0:	d817      	bhi.n	8008922 <UART_SetConfig+0x222>
 80088f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088f6:	d00b      	beq.n	8008910 <UART_SetConfig+0x210>
 80088f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088fc:	d811      	bhi.n	8008922 <UART_SetConfig+0x222>
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d003      	beq.n	800890a <UART_SetConfig+0x20a>
 8008902:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008906:	d006      	beq.n	8008916 <UART_SetConfig+0x216>
 8008908:	e00b      	b.n	8008922 <UART_SetConfig+0x222>
 800890a:	2300      	movs	r3, #0
 800890c:	76fb      	strb	r3, [r7, #27]
 800890e:	e038      	b.n	8008982 <UART_SetConfig+0x282>
 8008910:	2302      	movs	r3, #2
 8008912:	76fb      	strb	r3, [r7, #27]
 8008914:	e035      	b.n	8008982 <UART_SetConfig+0x282>
 8008916:	2304      	movs	r3, #4
 8008918:	76fb      	strb	r3, [r7, #27]
 800891a:	e032      	b.n	8008982 <UART_SetConfig+0x282>
 800891c:	2308      	movs	r3, #8
 800891e:	76fb      	strb	r3, [r7, #27]
 8008920:	e02f      	b.n	8008982 <UART_SetConfig+0x282>
 8008922:	2310      	movs	r3, #16
 8008924:	76fb      	strb	r3, [r7, #27]
 8008926:	e02c      	b.n	8008982 <UART_SetConfig+0x282>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a2d      	ldr	r2, [pc, #180]	; (80089e4 <UART_SetConfig+0x2e4>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d125      	bne.n	800897e <UART_SetConfig+0x27e>
 8008932:	4b2e      	ldr	r3, [pc, #184]	; (80089ec <UART_SetConfig+0x2ec>)
 8008934:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008938:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800893c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008940:	d017      	beq.n	8008972 <UART_SetConfig+0x272>
 8008942:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008946:	d817      	bhi.n	8008978 <UART_SetConfig+0x278>
 8008948:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800894c:	d00b      	beq.n	8008966 <UART_SetConfig+0x266>
 800894e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008952:	d811      	bhi.n	8008978 <UART_SetConfig+0x278>
 8008954:	2b00      	cmp	r3, #0
 8008956:	d003      	beq.n	8008960 <UART_SetConfig+0x260>
 8008958:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800895c:	d006      	beq.n	800896c <UART_SetConfig+0x26c>
 800895e:	e00b      	b.n	8008978 <UART_SetConfig+0x278>
 8008960:	2300      	movs	r3, #0
 8008962:	76fb      	strb	r3, [r7, #27]
 8008964:	e00d      	b.n	8008982 <UART_SetConfig+0x282>
 8008966:	2302      	movs	r3, #2
 8008968:	76fb      	strb	r3, [r7, #27]
 800896a:	e00a      	b.n	8008982 <UART_SetConfig+0x282>
 800896c:	2304      	movs	r3, #4
 800896e:	76fb      	strb	r3, [r7, #27]
 8008970:	e007      	b.n	8008982 <UART_SetConfig+0x282>
 8008972:	2308      	movs	r3, #8
 8008974:	76fb      	strb	r3, [r7, #27]
 8008976:	e004      	b.n	8008982 <UART_SetConfig+0x282>
 8008978:	2310      	movs	r3, #16
 800897a:	76fb      	strb	r3, [r7, #27]
 800897c:	e001      	b.n	8008982 <UART_SetConfig+0x282>
 800897e:	2310      	movs	r3, #16
 8008980:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a17      	ldr	r2, [pc, #92]	; (80089e4 <UART_SetConfig+0x2e4>)
 8008988:	4293      	cmp	r3, r2
 800898a:	f040 8087 	bne.w	8008a9c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800898e:	7efb      	ldrb	r3, [r7, #27]
 8008990:	2b08      	cmp	r3, #8
 8008992:	d837      	bhi.n	8008a04 <UART_SetConfig+0x304>
 8008994:	a201      	add	r2, pc, #4	; (adr r2, 800899c <UART_SetConfig+0x29c>)
 8008996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800899a:	bf00      	nop
 800899c:	080089c1 	.word	0x080089c1
 80089a0:	08008a05 	.word	0x08008a05
 80089a4:	080089c9 	.word	0x080089c9
 80089a8:	08008a05 	.word	0x08008a05
 80089ac:	080089cf 	.word	0x080089cf
 80089b0:	08008a05 	.word	0x08008a05
 80089b4:	08008a05 	.word	0x08008a05
 80089b8:	08008a05 	.word	0x08008a05
 80089bc:	080089d7 	.word	0x080089d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80089c0:	f7fe fb90 	bl	80070e4 <HAL_RCC_GetPCLK1Freq>
 80089c4:	6178      	str	r0, [r7, #20]
        break;
 80089c6:	e022      	b.n	8008a0e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80089c8:	4b0d      	ldr	r3, [pc, #52]	; (8008a00 <UART_SetConfig+0x300>)
 80089ca:	617b      	str	r3, [r7, #20]
        break;
 80089cc:	e01f      	b.n	8008a0e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089ce:	f7fe faf1 	bl	8006fb4 <HAL_RCC_GetSysClockFreq>
 80089d2:	6178      	str	r0, [r7, #20]
        break;
 80089d4:	e01b      	b.n	8008a0e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80089da:	617b      	str	r3, [r7, #20]
        break;
 80089dc:	e017      	b.n	8008a0e <UART_SetConfig+0x30e>
 80089de:	bf00      	nop
 80089e0:	efff69f3 	.word	0xefff69f3
 80089e4:	40008000 	.word	0x40008000
 80089e8:	40013800 	.word	0x40013800
 80089ec:	40021000 	.word	0x40021000
 80089f0:	40004400 	.word	0x40004400
 80089f4:	40004800 	.word	0x40004800
 80089f8:	40004c00 	.word	0x40004c00
 80089fc:	40005000 	.word	0x40005000
 8008a00:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8008a04:	2300      	movs	r3, #0
 8008a06:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008a08:	2301      	movs	r3, #1
 8008a0a:	76bb      	strb	r3, [r7, #26]
        break;
 8008a0c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	f000 80f1 	beq.w	8008bf8 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	685a      	ldr	r2, [r3, #4]
 8008a1a:	4613      	mov	r3, r2
 8008a1c:	005b      	lsls	r3, r3, #1
 8008a1e:	4413      	add	r3, r2
 8008a20:	697a      	ldr	r2, [r7, #20]
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d305      	bcc.n	8008a32 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	685b      	ldr	r3, [r3, #4]
 8008a2a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008a2c:	697a      	ldr	r2, [r7, #20]
 8008a2e:	429a      	cmp	r2, r3
 8008a30:	d902      	bls.n	8008a38 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8008a32:	2301      	movs	r3, #1
 8008a34:	76bb      	strb	r3, [r7, #26]
 8008a36:	e0df      	b.n	8008bf8 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f04f 0100 	mov.w	r1, #0
 8008a40:	f04f 0200 	mov.w	r2, #0
 8008a44:	f04f 0300 	mov.w	r3, #0
 8008a48:	020b      	lsls	r3, r1, #8
 8008a4a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008a4e:	0202      	lsls	r2, r0, #8
 8008a50:	6879      	ldr	r1, [r7, #4]
 8008a52:	6849      	ldr	r1, [r1, #4]
 8008a54:	0849      	lsrs	r1, r1, #1
 8008a56:	4608      	mov	r0, r1
 8008a58:	f04f 0100 	mov.w	r1, #0
 8008a5c:	1814      	adds	r4, r2, r0
 8008a5e:	eb43 0501 	adc.w	r5, r3, r1
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	461a      	mov	r2, r3
 8008a68:	f04f 0300 	mov.w	r3, #0
 8008a6c:	4620      	mov	r0, r4
 8008a6e:	4629      	mov	r1, r5
 8008a70:	f7f8 f8ea 	bl	8000c48 <__aeabi_uldivmod>
 8008a74:	4602      	mov	r2, r0
 8008a76:	460b      	mov	r3, r1
 8008a78:	4613      	mov	r3, r2
 8008a7a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008a82:	d308      	bcc.n	8008a96 <UART_SetConfig+0x396>
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a8a:	d204      	bcs.n	8008a96 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	693a      	ldr	r2, [r7, #16]
 8008a92:	60da      	str	r2, [r3, #12]
 8008a94:	e0b0      	b.n	8008bf8 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8008a96:	2301      	movs	r3, #1
 8008a98:	76bb      	strb	r3, [r7, #26]
 8008a9a:	e0ad      	b.n	8008bf8 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	69db      	ldr	r3, [r3, #28]
 8008aa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008aa4:	d15b      	bne.n	8008b5e <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8008aa6:	7efb      	ldrb	r3, [r7, #27]
 8008aa8:	2b08      	cmp	r3, #8
 8008aaa:	d828      	bhi.n	8008afe <UART_SetConfig+0x3fe>
 8008aac:	a201      	add	r2, pc, #4	; (adr r2, 8008ab4 <UART_SetConfig+0x3b4>)
 8008aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ab2:	bf00      	nop
 8008ab4:	08008ad9 	.word	0x08008ad9
 8008ab8:	08008ae1 	.word	0x08008ae1
 8008abc:	08008ae9 	.word	0x08008ae9
 8008ac0:	08008aff 	.word	0x08008aff
 8008ac4:	08008aef 	.word	0x08008aef
 8008ac8:	08008aff 	.word	0x08008aff
 8008acc:	08008aff 	.word	0x08008aff
 8008ad0:	08008aff 	.word	0x08008aff
 8008ad4:	08008af7 	.word	0x08008af7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ad8:	f7fe fb04 	bl	80070e4 <HAL_RCC_GetPCLK1Freq>
 8008adc:	6178      	str	r0, [r7, #20]
        break;
 8008ade:	e013      	b.n	8008b08 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008ae0:	f7fe fb16 	bl	8007110 <HAL_RCC_GetPCLK2Freq>
 8008ae4:	6178      	str	r0, [r7, #20]
        break;
 8008ae6:	e00f      	b.n	8008b08 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ae8:	4b49      	ldr	r3, [pc, #292]	; (8008c10 <UART_SetConfig+0x510>)
 8008aea:	617b      	str	r3, [r7, #20]
        break;
 8008aec:	e00c      	b.n	8008b08 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008aee:	f7fe fa61 	bl	8006fb4 <HAL_RCC_GetSysClockFreq>
 8008af2:	6178      	str	r0, [r7, #20]
        break;
 8008af4:	e008      	b.n	8008b08 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008af6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008afa:	617b      	str	r3, [r7, #20]
        break;
 8008afc:	e004      	b.n	8008b08 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8008afe:	2300      	movs	r3, #0
 8008b00:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008b02:	2301      	movs	r3, #1
 8008b04:	76bb      	strb	r3, [r7, #26]
        break;
 8008b06:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d074      	beq.n	8008bf8 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	005a      	lsls	r2, r3, #1
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	685b      	ldr	r3, [r3, #4]
 8008b16:	085b      	lsrs	r3, r3, #1
 8008b18:	441a      	add	r2, r3
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b22:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	2b0f      	cmp	r3, #15
 8008b28:	d916      	bls.n	8008b58 <UART_SetConfig+0x458>
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b30:	d212      	bcs.n	8008b58 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	f023 030f 	bic.w	r3, r3, #15
 8008b3a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	085b      	lsrs	r3, r3, #1
 8008b40:	b29b      	uxth	r3, r3
 8008b42:	f003 0307 	and.w	r3, r3, #7
 8008b46:	b29a      	uxth	r2, r3
 8008b48:	89fb      	ldrh	r3, [r7, #14]
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	89fa      	ldrh	r2, [r7, #14]
 8008b54:	60da      	str	r2, [r3, #12]
 8008b56:	e04f      	b.n	8008bf8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8008b58:	2301      	movs	r3, #1
 8008b5a:	76bb      	strb	r3, [r7, #26]
 8008b5c:	e04c      	b.n	8008bf8 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008b5e:	7efb      	ldrb	r3, [r7, #27]
 8008b60:	2b08      	cmp	r3, #8
 8008b62:	d828      	bhi.n	8008bb6 <UART_SetConfig+0x4b6>
 8008b64:	a201      	add	r2, pc, #4	; (adr r2, 8008b6c <UART_SetConfig+0x46c>)
 8008b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b6a:	bf00      	nop
 8008b6c:	08008b91 	.word	0x08008b91
 8008b70:	08008b99 	.word	0x08008b99
 8008b74:	08008ba1 	.word	0x08008ba1
 8008b78:	08008bb7 	.word	0x08008bb7
 8008b7c:	08008ba7 	.word	0x08008ba7
 8008b80:	08008bb7 	.word	0x08008bb7
 8008b84:	08008bb7 	.word	0x08008bb7
 8008b88:	08008bb7 	.word	0x08008bb7
 8008b8c:	08008baf 	.word	0x08008baf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b90:	f7fe faa8 	bl	80070e4 <HAL_RCC_GetPCLK1Freq>
 8008b94:	6178      	str	r0, [r7, #20]
        break;
 8008b96:	e013      	b.n	8008bc0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b98:	f7fe faba 	bl	8007110 <HAL_RCC_GetPCLK2Freq>
 8008b9c:	6178      	str	r0, [r7, #20]
        break;
 8008b9e:	e00f      	b.n	8008bc0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ba0:	4b1b      	ldr	r3, [pc, #108]	; (8008c10 <UART_SetConfig+0x510>)
 8008ba2:	617b      	str	r3, [r7, #20]
        break;
 8008ba4:	e00c      	b.n	8008bc0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ba6:	f7fe fa05 	bl	8006fb4 <HAL_RCC_GetSysClockFreq>
 8008baa:	6178      	str	r0, [r7, #20]
        break;
 8008bac:	e008      	b.n	8008bc0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008bae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008bb2:	617b      	str	r3, [r7, #20]
        break;
 8008bb4:	e004      	b.n	8008bc0 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008bba:	2301      	movs	r3, #1
 8008bbc:	76bb      	strb	r3, [r7, #26]
        break;
 8008bbe:	bf00      	nop
    }

    if (pclk != 0U)
 8008bc0:	697b      	ldr	r3, [r7, #20]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d018      	beq.n	8008bf8 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	685b      	ldr	r3, [r3, #4]
 8008bca:	085a      	lsrs	r2, r3, #1
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	441a      	add	r2, r3
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bd8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	2b0f      	cmp	r3, #15
 8008bde:	d909      	bls.n	8008bf4 <UART_SetConfig+0x4f4>
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008be6:	d205      	bcs.n	8008bf4 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	b29a      	uxth	r2, r3
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	60da      	str	r2, [r3, #12]
 8008bf2:	e001      	b.n	8008bf8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2200      	movs	r2, #0
 8008c02:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008c04:	7ebb      	ldrb	r3, [r7, #26]
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3720      	adds	r7, #32
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bdb0      	pop	{r4, r5, r7, pc}
 8008c0e:	bf00      	nop
 8008c10:	00f42400 	.word	0x00f42400

08008c14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008c14:	b480      	push	{r7}
 8008c16:	b083      	sub	sp, #12
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c20:	f003 0301 	and.w	r3, r3, #1
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d00a      	beq.n	8008c3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	685b      	ldr	r3, [r3, #4]
 8008c2e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	430a      	orrs	r2, r1
 8008c3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c42:	f003 0302 	and.w	r3, r3, #2
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d00a      	beq.n	8008c60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	685b      	ldr	r3, [r3, #4]
 8008c50:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	430a      	orrs	r2, r1
 8008c5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c64:	f003 0304 	and.w	r3, r3, #4
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d00a      	beq.n	8008c82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	685b      	ldr	r3, [r3, #4]
 8008c72:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	430a      	orrs	r2, r1
 8008c80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c86:	f003 0308 	and.w	r3, r3, #8
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d00a      	beq.n	8008ca4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	430a      	orrs	r2, r1
 8008ca2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca8:	f003 0310 	and.w	r3, r3, #16
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d00a      	beq.n	8008cc6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	430a      	orrs	r2, r1
 8008cc4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cca:	f003 0320 	and.w	r3, r3, #32
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d00a      	beq.n	8008ce8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	689b      	ldr	r3, [r3, #8]
 8008cd8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	430a      	orrs	r2, r1
 8008ce6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d01a      	beq.n	8008d2a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	430a      	orrs	r2, r1
 8008d08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d12:	d10a      	bne.n	8008d2a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	685b      	ldr	r3, [r3, #4]
 8008d1a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	430a      	orrs	r2, r1
 8008d28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d00a      	beq.n	8008d4c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	430a      	orrs	r2, r1
 8008d4a:	605a      	str	r2, [r3, #4]
  }
}
 8008d4c:	bf00      	nop
 8008d4e:	370c      	adds	r7, #12
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b086      	sub	sp, #24
 8008d5c:	af02      	add	r7, sp, #8
 8008d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2200      	movs	r2, #0
 8008d64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008d68:	f7fb f910 	bl	8003f8c <HAL_GetTick>
 8008d6c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f003 0308 	and.w	r3, r3, #8
 8008d78:	2b08      	cmp	r3, #8
 8008d7a:	d10e      	bne.n	8008d9a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d7c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008d80:	9300      	str	r3, [sp, #0]
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	2200      	movs	r2, #0
 8008d86:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f000 f82d 	bl	8008dea <UART_WaitOnFlagUntilTimeout>
 8008d90:	4603      	mov	r3, r0
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d001      	beq.n	8008d9a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d96:	2303      	movs	r3, #3
 8008d98:	e023      	b.n	8008de2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f003 0304 	and.w	r3, r3, #4
 8008da4:	2b04      	cmp	r3, #4
 8008da6:	d10e      	bne.n	8008dc6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008da8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008dac:	9300      	str	r3, [sp, #0]
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2200      	movs	r2, #0
 8008db2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 f817 	bl	8008dea <UART_WaitOnFlagUntilTimeout>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d001      	beq.n	8008dc6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008dc2:	2303      	movs	r3, #3
 8008dc4:	e00d      	b.n	8008de2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2220      	movs	r2, #32
 8008dca:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2220      	movs	r2, #32
 8008dd0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008de0:	2300      	movs	r3, #0
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	3710      	adds	r7, #16
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}

08008dea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008dea:	b580      	push	{r7, lr}
 8008dec:	b09c      	sub	sp, #112	; 0x70
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	60f8      	str	r0, [r7, #12]
 8008df2:	60b9      	str	r1, [r7, #8]
 8008df4:	603b      	str	r3, [r7, #0]
 8008df6:	4613      	mov	r3, r2
 8008df8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008dfa:	e0a5      	b.n	8008f48 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008dfc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e02:	f000 80a1 	beq.w	8008f48 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e06:	f7fb f8c1 	bl	8003f8c <HAL_GetTick>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	1ad3      	subs	r3, r2, r3
 8008e10:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008e12:	429a      	cmp	r2, r3
 8008e14:	d302      	bcc.n	8008e1c <UART_WaitOnFlagUntilTimeout+0x32>
 8008e16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d13e      	bne.n	8008e9a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e24:	e853 3f00 	ldrex	r3, [r3]
 8008e28:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008e2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e2c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008e30:	667b      	str	r3, [r7, #100]	; 0x64
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	461a      	mov	r2, r3
 8008e38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e3a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008e3c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e3e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008e40:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008e42:	e841 2300 	strex	r3, r2, [r1]
 8008e46:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008e48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d1e6      	bne.n	8008e1c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	3308      	adds	r3, #8
 8008e54:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e58:	e853 3f00 	ldrex	r3, [r3]
 8008e5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e60:	f023 0301 	bic.w	r3, r3, #1
 8008e64:	663b      	str	r3, [r7, #96]	; 0x60
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	3308      	adds	r3, #8
 8008e6c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008e6e:	64ba      	str	r2, [r7, #72]	; 0x48
 8008e70:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e72:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008e74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008e76:	e841 2300 	strex	r3, r2, [r1]
 8008e7a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008e7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d1e5      	bne.n	8008e4e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2220      	movs	r2, #32
 8008e86:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	2220      	movs	r2, #32
 8008e8c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	2200      	movs	r2, #0
 8008e92:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008e96:	2303      	movs	r3, #3
 8008e98:	e067      	b.n	8008f6a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f003 0304 	and.w	r3, r3, #4
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d04f      	beq.n	8008f48 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	69db      	ldr	r3, [r3, #28]
 8008eae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008eb2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008eb6:	d147      	bne.n	8008f48 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008ec0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eca:	e853 3f00 	ldrex	r3, [r3]
 8008ece:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ed2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008ed6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	461a      	mov	r2, r3
 8008ede:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ee0:	637b      	str	r3, [r7, #52]	; 0x34
 8008ee2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008ee6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ee8:	e841 2300 	strex	r3, r2, [r1]
 8008eec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d1e6      	bne.n	8008ec2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	3308      	adds	r3, #8
 8008efa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	e853 3f00 	ldrex	r3, [r3]
 8008f02:	613b      	str	r3, [r7, #16]
   return(result);
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	f023 0301 	bic.w	r3, r3, #1
 8008f0a:	66bb      	str	r3, [r7, #104]	; 0x68
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	3308      	adds	r3, #8
 8008f12:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008f14:	623a      	str	r2, [r7, #32]
 8008f16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f18:	69f9      	ldr	r1, [r7, #28]
 8008f1a:	6a3a      	ldr	r2, [r7, #32]
 8008f1c:	e841 2300 	strex	r3, r2, [r1]
 8008f20:	61bb      	str	r3, [r7, #24]
   return(result);
 8008f22:	69bb      	ldr	r3, [r7, #24]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d1e5      	bne.n	8008ef4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2220      	movs	r2, #32
 8008f2c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2220      	movs	r2, #32
 8008f32:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2220      	movs	r2, #32
 8008f38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008f44:	2303      	movs	r3, #3
 8008f46:	e010      	b.n	8008f6a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	69da      	ldr	r2, [r3, #28]
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	4013      	ands	r3, r2
 8008f52:	68ba      	ldr	r2, [r7, #8]
 8008f54:	429a      	cmp	r2, r3
 8008f56:	bf0c      	ite	eq
 8008f58:	2301      	moveq	r3, #1
 8008f5a:	2300      	movne	r3, #0
 8008f5c:	b2db      	uxtb	r3, r3
 8008f5e:	461a      	mov	r2, r3
 8008f60:	79fb      	ldrb	r3, [r7, #7]
 8008f62:	429a      	cmp	r2, r3
 8008f64:	f43f af4a 	beq.w	8008dfc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f68:	2300      	movs	r3, #0
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	3770      	adds	r7, #112	; 0x70
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}
	...

08008f74 <cnn_model_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool cnn_model_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b084      	sub	sp, #16
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
 8008f7c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  ai_ptr activations_map[1] = AI_C_ARRAY_INIT;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	60fb      	str	r3, [r7, #12]

  if (ai_platform_get_activations_map(activations_map, 1, params)) {
 8008f82:	f107 030c 	add.w	r3, r7, #12
 8008f86:	683a      	ldr	r2, [r7, #0]
 8008f88:	2101      	movs	r1, #1
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f000 fb4c 	bl	8009628 <ai_platform_get_activations_map>
 8008f90:	4603      	mov	r3, r0
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d043      	beq.n	800901e <cnn_model_configure_activations+0xaa>
    /* Updating activations (byte) offsets */
    conv2d_1_conv2d_output_array.data = AI_PTR(activations_map[0] + 600);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8008f9c:	4a25      	ldr	r2, [pc, #148]	; (8009034 <cnn_model_configure_activations+0xc0>)
 8008f9e:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_output_array.data_start = AI_PTR(activations_map[0] + 600);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8008fa6:	4a23      	ldr	r2, [pc, #140]	; (8009034 <cnn_model_configure_activations+0xc0>)
 8008fa8:	60d3      	str	r3, [r2, #12]
    batch_normalization_1_output_array.data = AI_PTR(activations_map[0] + 600);
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8008fb0:	4a21      	ldr	r2, [pc, #132]	; (8009038 <cnn_model_configure_activations+0xc4>)
 8008fb2:	6093      	str	r3, [r2, #8]
    batch_normalization_1_output_array.data_start = AI_PTR(activations_map[0] + 600);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8008fba:	4a1f      	ldr	r2, [pc, #124]	; (8009038 <cnn_model_configure_activations+0xc4>)
 8008fbc:	60d3      	str	r3, [r2, #12]
    conv2d_2_conv2d_output_array.data = AI_PTR(activations_map[0] + 0);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	4a1e      	ldr	r2, [pc, #120]	; (800903c <cnn_model_configure_activations+0xc8>)
 8008fc2:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_output_array.data_start = AI_PTR(activations_map[0] + 0);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	4a1d      	ldr	r2, [pc, #116]	; (800903c <cnn_model_configure_activations+0xc8>)
 8008fc8:	60d3      	str	r3, [r2, #12]
    batch_normalization_2_output_array.data = AI_PTR(activations_map[0] + 7680);
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8008fd0:	4a1b      	ldr	r2, [pc, #108]	; (8009040 <cnn_model_configure_activations+0xcc>)
 8008fd2:	6093      	str	r3, [r2, #8]
    batch_normalization_2_output_array.data_start = AI_PTR(activations_map[0] + 7680);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8008fda:	4a19      	ldr	r2, [pc, #100]	; (8009040 <cnn_model_configure_activations+0xcc>)
 8008fdc:	60d3      	str	r3, [r2, #12]
    dense_1_dense_output_array.data = AI_PTR(activations_map[0] + 0);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	4a18      	ldr	r2, [pc, #96]	; (8009044 <cnn_model_configure_activations+0xd0>)
 8008fe2:	6093      	str	r3, [r2, #8]
    dense_1_dense_output_array.data_start = AI_PTR(activations_map[0] + 0);
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	4a17      	ldr	r2, [pc, #92]	; (8009044 <cnn_model_configure_activations+0xd0>)
 8008fe8:	60d3      	str	r3, [r2, #12]
    dense_2_dense_output_array.data = AI_PTR(activations_map[0] + 64);
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	3340      	adds	r3, #64	; 0x40
 8008fee:	4a16      	ldr	r2, [pc, #88]	; (8009048 <cnn_model_configure_activations+0xd4>)
 8008ff0:	6093      	str	r3, [r2, #8]
    dense_2_dense_output_array.data_start = AI_PTR(activations_map[0] + 64);
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	3340      	adds	r3, #64	; 0x40
 8008ff6:	4a14      	ldr	r2, [pc, #80]	; (8009048 <cnn_model_configure_activations+0xd4>)
 8008ff8:	60d3      	str	r3, [r2, #12]
    dense_2_output_array.data = AI_PTR(activations_map[0] + 576);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8009000:	4a12      	ldr	r2, [pc, #72]	; (800904c <cnn_model_configure_activations+0xd8>)
 8009002:	6093      	str	r3, [r2, #8]
    dense_2_output_array.data_start = AI_PTR(activations_map[0] + 576);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f503 7310 	add.w	r3, r3, #576	; 0x240
 800900a:	4a10      	ldr	r2, [pc, #64]	; (800904c <cnn_model_configure_activations+0xd8>)
 800900c:	60d3      	str	r3, [r2, #12]
    dense_3_dense_output_array.data = AI_PTR(activations_map[0] + 0);
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	4a0f      	ldr	r2, [pc, #60]	; (8009050 <cnn_model_configure_activations+0xdc>)
 8009012:	6093      	str	r3, [r2, #8]
    dense_3_dense_output_array.data_start = AI_PTR(activations_map[0] + 0);
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	4a0e      	ldr	r2, [pc, #56]	; (8009050 <cnn_model_configure_activations+0xdc>)
 8009018:	60d3      	str	r3, [r2, #12]
    
    return true;
 800901a:	2301      	movs	r3, #1
 800901c:	e005      	b.n	800902a <cnn_model_configure_activations+0xb6>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800901e:	2213      	movs	r2, #19
 8009020:	2130      	movs	r1, #48	; 0x30
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f000 fbcc 	bl	80097c0 <ai_platform_network_set_error>
  return false;
 8009028:	2300      	movs	r3, #0
}
 800902a:	4618      	mov	r0, r3
 800902c:	3710      	adds	r7, #16
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}
 8009032:	bf00      	nop
 8009034:	20000024 	.word	0x20000024
 8009038:	20000034 	.word	0x20000034
 800903c:	20000044 	.word	0x20000044
 8009040:	20000054 	.word	0x20000054
 8009044:	20000064 	.word	0x20000064
 8009048:	20000074 	.word	0x20000074
 800904c:	20000084 	.word	0x20000084
 8009050:	20000094 	.word	0x20000094

08009054 <cnn_model_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool cnn_model_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b084      	sub	sp, #16
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  ai_ptr weights_map[1] = AI_C_ARRAY_INIT;
 800905e:	2300      	movs	r3, #0
 8009060:	60fb      	str	r3, [r7, #12]

  if (ai_platform_get_weights_map(weights_map, 1, params)) {
 8009062:	f107 030c 	add.w	r3, r7, #12
 8009066:	683a      	ldr	r2, [r7, #0]
 8009068:	2101      	movs	r1, #1
 800906a:	4618      	mov	r0, r3
 800906c:	f000 fa8c 	bl	8009588 <ai_platform_get_weights_map>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	f000 8102 	beq.w	800927c <cnn_model_configure_weights+0x228>
    /* Updating weights (byte) offsets */
    
    conv2d_1_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8009078:	4b85      	ldr	r3, [pc, #532]	; (8009290 <cnn_model_configure_weights+0x23c>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009080:	4a83      	ldr	r2, [pc, #524]	; (8009290 <cnn_model_configure_weights+0x23c>)
 8009082:	6013      	str	r3, [r2, #0]
    conv2d_1_conv2d_weights_array.data = AI_PTR(weights_map[0] + 0);
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	4a82      	ldr	r2, [pc, #520]	; (8009290 <cnn_model_configure_weights+0x23c>)
 8009088:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_weights_array.data_start = AI_PTR(weights_map[0] + 0);
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	4a80      	ldr	r2, [pc, #512]	; (8009290 <cnn_model_configure_weights+0x23c>)
 800908e:	60d3      	str	r3, [r2, #12]
    conv2d_1_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8009090:	4b80      	ldr	r3, [pc, #512]	; (8009294 <cnn_model_configure_weights+0x240>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009098:	4a7e      	ldr	r2, [pc, #504]	; (8009294 <cnn_model_configure_weights+0x240>)
 800909a:	6013      	str	r3, [r2, #0]
    conv2d_1_conv2d_bias_array.data = AI_PTR(weights_map[0] + 4480);
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	f503 538c 	add.w	r3, r3, #4480	; 0x1180
 80090a2:	4a7c      	ldr	r2, [pc, #496]	; (8009294 <cnn_model_configure_weights+0x240>)
 80090a4:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_bias_array.data_start = AI_PTR(weights_map[0] + 4480);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f503 538c 	add.w	r3, r3, #4480	; 0x1180
 80090ac:	4a79      	ldr	r2, [pc, #484]	; (8009294 <cnn_model_configure_weights+0x240>)
 80090ae:	60d3      	str	r3, [r2, #12]
    batch_normalization_1_scale_array.format |= AI_FMT_FLAG_CONST;
 80090b0:	4b79      	ldr	r3, [pc, #484]	; (8009298 <cnn_model_configure_weights+0x244>)
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80090b8:	4a77      	ldr	r2, [pc, #476]	; (8009298 <cnn_model_configure_weights+0x244>)
 80090ba:	6013      	str	r3, [r2, #0]
    batch_normalization_1_scale_array.data = AI_PTR(weights_map[0] + 4592);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	f503 538f 	add.w	r3, r3, #4576	; 0x11e0
 80090c2:	3310      	adds	r3, #16
 80090c4:	4a74      	ldr	r2, [pc, #464]	; (8009298 <cnn_model_configure_weights+0x244>)
 80090c6:	6093      	str	r3, [r2, #8]
    batch_normalization_1_scale_array.data_start = AI_PTR(weights_map[0] + 4592);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	f503 538f 	add.w	r3, r3, #4576	; 0x11e0
 80090ce:	3310      	adds	r3, #16
 80090d0:	4a71      	ldr	r2, [pc, #452]	; (8009298 <cnn_model_configure_weights+0x244>)
 80090d2:	60d3      	str	r3, [r2, #12]
    batch_normalization_1_bias_array.format |= AI_FMT_FLAG_CONST;
 80090d4:	4b71      	ldr	r3, [pc, #452]	; (800929c <cnn_model_configure_weights+0x248>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80090dc:	4a6f      	ldr	r2, [pc, #444]	; (800929c <cnn_model_configure_weights+0x248>)
 80090de:	6013      	str	r3, [r2, #0]
    batch_normalization_1_bias_array.data = AI_PTR(weights_map[0] + 4704);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	f503 5393 	add.w	r3, r3, #4704	; 0x1260
 80090e6:	4a6d      	ldr	r2, [pc, #436]	; (800929c <cnn_model_configure_weights+0x248>)
 80090e8:	6093      	str	r3, [r2, #8]
    batch_normalization_1_bias_array.data_start = AI_PTR(weights_map[0] + 4704);
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	f503 5393 	add.w	r3, r3, #4704	; 0x1260
 80090f0:	4a6a      	ldr	r2, [pc, #424]	; (800929c <cnn_model_configure_weights+0x248>)
 80090f2:	60d3      	str	r3, [r2, #12]
    conv2d_2_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 80090f4:	4b6a      	ldr	r3, [pc, #424]	; (80092a0 <cnn_model_configure_weights+0x24c>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80090fc:	4a68      	ldr	r2, [pc, #416]	; (80092a0 <cnn_model_configure_weights+0x24c>)
 80090fe:	6013      	str	r3, [r2, #0]
    conv2d_2_conv2d_weights_array.data = AI_PTR(weights_map[0] + 4816);
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	f503 5396 	add.w	r3, r3, #4800	; 0x12c0
 8009106:	3310      	adds	r3, #16
 8009108:	4a65      	ldr	r2, [pc, #404]	; (80092a0 <cnn_model_configure_weights+0x24c>)
 800910a:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_weights_array.data_start = AI_PTR(weights_map[0] + 4816);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f503 5396 	add.w	r3, r3, #4800	; 0x12c0
 8009112:	3310      	adds	r3, #16
 8009114:	4a62      	ldr	r2, [pc, #392]	; (80092a0 <cnn_model_configure_weights+0x24c>)
 8009116:	60d3      	str	r3, [r2, #12]
    conv2d_2_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8009118:	4b62      	ldr	r3, [pc, #392]	; (80092a4 <cnn_model_configure_weights+0x250>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009120:	4a60      	ldr	r2, [pc, #384]	; (80092a4 <cnn_model_configure_weights+0x250>)
 8009122:	6013      	str	r3, [r2, #0]
    conv2d_2_conv2d_bias_array.data = AI_PTR(weights_map[0] + 139216);
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f503 3307 	add.w	r3, r3, #138240	; 0x21c00
 800912a:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 800912e:	4a5d      	ldr	r2, [pc, #372]	; (80092a4 <cnn_model_configure_weights+0x250>)
 8009130:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_bias_array.data_start = AI_PTR(weights_map[0] + 139216);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	f503 3307 	add.w	r3, r3, #138240	; 0x21c00
 8009138:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 800913c:	4a59      	ldr	r2, [pc, #356]	; (80092a4 <cnn_model_configure_weights+0x250>)
 800913e:	60d3      	str	r3, [r2, #12]
    batch_normalization_2_scale_array.format |= AI_FMT_FLAG_CONST;
 8009140:	4b59      	ldr	r3, [pc, #356]	; (80092a8 <cnn_model_configure_weights+0x254>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009148:	4a57      	ldr	r2, [pc, #348]	; (80092a8 <cnn_model_configure_weights+0x254>)
 800914a:	6013      	str	r3, [r2, #0]
    batch_normalization_2_scale_array.data = AI_PTR(weights_map[0] + 139336);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	f503 3308 	add.w	r3, r3, #139264	; 0x22000
 8009152:	3348      	adds	r3, #72	; 0x48
 8009154:	4a54      	ldr	r2, [pc, #336]	; (80092a8 <cnn_model_configure_weights+0x254>)
 8009156:	6093      	str	r3, [r2, #8]
    batch_normalization_2_scale_array.data_start = AI_PTR(weights_map[0] + 139336);
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	f503 3308 	add.w	r3, r3, #139264	; 0x22000
 800915e:	3348      	adds	r3, #72	; 0x48
 8009160:	4a51      	ldr	r2, [pc, #324]	; (80092a8 <cnn_model_configure_weights+0x254>)
 8009162:	60d3      	str	r3, [r2, #12]
    batch_normalization_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8009164:	4b51      	ldr	r3, [pc, #324]	; (80092ac <cnn_model_configure_weights+0x258>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800916c:	4a4f      	ldr	r2, [pc, #316]	; (80092ac <cnn_model_configure_weights+0x258>)
 800916e:	6013      	str	r3, [r2, #0]
    batch_normalization_2_bias_array.data = AI_PTR(weights_map[0] + 139456);
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f503 3308 	add.w	r3, r3, #139264	; 0x22000
 8009176:	33c0      	adds	r3, #192	; 0xc0
 8009178:	4a4c      	ldr	r2, [pc, #304]	; (80092ac <cnn_model_configure_weights+0x258>)
 800917a:	6093      	str	r3, [r2, #8]
    batch_normalization_2_bias_array.data_start = AI_PTR(weights_map[0] + 139456);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	f503 3308 	add.w	r3, r3, #139264	; 0x22000
 8009182:	33c0      	adds	r3, #192	; 0xc0
 8009184:	4a49      	ldr	r2, [pc, #292]	; (80092ac <cnn_model_configure_weights+0x258>)
 8009186:	60d3      	str	r3, [r2, #12]
    dense_1_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8009188:	4b49      	ldr	r3, [pc, #292]	; (80092b0 <cnn_model_configure_weights+0x25c>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009190:	4a47      	ldr	r2, [pc, #284]	; (80092b0 <cnn_model_configure_weights+0x25c>)
 8009192:	6013      	str	r3, [r2, #0]
    dense_1_dense_weights_array.data = AI_PTR(weights_map[0] + 139576);
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	f503 3308 	add.w	r3, r3, #139264	; 0x22000
 800919a:	f503 739c 	add.w	r3, r3, #312	; 0x138
 800919e:	4a44      	ldr	r2, [pc, #272]	; (80092b0 <cnn_model_configure_weights+0x25c>)
 80091a0:	6093      	str	r3, [r2, #8]
    dense_1_dense_weights_array.data_start = AI_PTR(weights_map[0] + 139576);
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	f503 3308 	add.w	r3, r3, #139264	; 0x22000
 80091a8:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80091ac:	4a40      	ldr	r2, [pc, #256]	; (80092b0 <cnn_model_configure_weights+0x25c>)
 80091ae:	60d3      	str	r3, [r2, #12]
    dense_1_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 80091b0:	4b40      	ldr	r3, [pc, #256]	; (80092b4 <cnn_model_configure_weights+0x260>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80091b8:	4a3e      	ldr	r2, [pc, #248]	; (80092b4 <cnn_model_configure_weights+0x260>)
 80091ba:	6013      	str	r3, [r2, #0]
    dense_1_dense_bias_array.data = AI_PTR(weights_map[0] + 262456);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 80091c2:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80091c6:	4a3b      	ldr	r2, [pc, #236]	; (80092b4 <cnn_model_configure_weights+0x260>)
 80091c8:	6093      	str	r3, [r2, #8]
    dense_1_dense_bias_array.data_start = AI_PTR(weights_map[0] + 262456);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 80091d0:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80091d4:	4a37      	ldr	r2, [pc, #220]	; (80092b4 <cnn_model_configure_weights+0x260>)
 80091d6:	60d3      	str	r3, [r2, #12]
    dense_2_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 80091d8:	4b37      	ldr	r3, [pc, #220]	; (80092b8 <cnn_model_configure_weights+0x264>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80091e0:	4a35      	ldr	r2, [pc, #212]	; (80092b8 <cnn_model_configure_weights+0x264>)
 80091e2:	6013      	str	r3, [r2, #0]
    dense_2_dense_weights_array.data = AI_PTR(weights_map[0] + 262520);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 80091ea:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80091ee:	4a32      	ldr	r2, [pc, #200]	; (80092b8 <cnn_model_configure_weights+0x264>)
 80091f0:	6093      	str	r3, [r2, #8]
    dense_2_dense_weights_array.data_start = AI_PTR(weights_map[0] + 262520);
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 80091f8:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80091fc:	4a2e      	ldr	r2, [pc, #184]	; (80092b8 <cnn_model_configure_weights+0x264>)
 80091fe:	60d3      	str	r3, [r2, #12]
    dense_2_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8009200:	4b2e      	ldr	r3, [pc, #184]	; (80092bc <cnn_model_configure_weights+0x268>)
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009208:	4a2c      	ldr	r2, [pc, #176]	; (80092bc <cnn_model_configure_weights+0x268>)
 800920a:	6013      	str	r3, [r2, #0]
    dense_2_dense_bias_array.data = AI_PTR(weights_map[0] + 270712);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f503 2384 	add.w	r3, r3, #270336	; 0x42000
 8009212:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8009216:	4a29      	ldr	r2, [pc, #164]	; (80092bc <cnn_model_configure_weights+0x268>)
 8009218:	6093      	str	r3, [r2, #8]
    dense_2_dense_bias_array.data_start = AI_PTR(weights_map[0] + 270712);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	f503 2384 	add.w	r3, r3, #270336	; 0x42000
 8009220:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8009224:	4a25      	ldr	r2, [pc, #148]	; (80092bc <cnn_model_configure_weights+0x268>)
 8009226:	60d3      	str	r3, [r2, #12]
    dense_3_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8009228:	4b25      	ldr	r3, [pc, #148]	; (80092c0 <cnn_model_configure_weights+0x26c>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009230:	4a23      	ldr	r2, [pc, #140]	; (80092c0 <cnn_model_configure_weights+0x26c>)
 8009232:	6013      	str	r3, [r2, #0]
    dense_3_dense_weights_array.data = AI_PTR(weights_map[0] + 271224);
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f503 2384 	add.w	r3, r3, #270336	; 0x42000
 800923a:	f503 735e 	add.w	r3, r3, #888	; 0x378
 800923e:	4a20      	ldr	r2, [pc, #128]	; (80092c0 <cnn_model_configure_weights+0x26c>)
 8009240:	6093      	str	r3, [r2, #8]
    dense_3_dense_weights_array.data_start = AI_PTR(weights_map[0] + 271224);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	f503 2384 	add.w	r3, r3, #270336	; 0x42000
 8009248:	f503 735e 	add.w	r3, r3, #888	; 0x378
 800924c:	4a1c      	ldr	r2, [pc, #112]	; (80092c0 <cnn_model_configure_weights+0x26c>)
 800924e:	60d3      	str	r3, [r2, #12]
    dense_3_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8009250:	4b1c      	ldr	r3, [pc, #112]	; (80092c4 <cnn_model_configure_weights+0x270>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009258:	4a1a      	ldr	r2, [pc, #104]	; (80092c4 <cnn_model_configure_weights+0x270>)
 800925a:	6013      	str	r3, [r2, #0]
    dense_3_dense_bias_array.data = AI_PTR(weights_map[0] + 277368);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	f503 2387 	add.w	r3, r3, #276480	; 0x43800
 8009262:	f503 735e 	add.w	r3, r3, #888	; 0x378
 8009266:	4a17      	ldr	r2, [pc, #92]	; (80092c4 <cnn_model_configure_weights+0x270>)
 8009268:	6093      	str	r3, [r2, #8]
    dense_3_dense_bias_array.data_start = AI_PTR(weights_map[0] + 277368);
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	f503 2387 	add.w	r3, r3, #276480	; 0x43800
 8009270:	f503 735e 	add.w	r3, r3, #888	; 0x378
 8009274:	4a13      	ldr	r2, [pc, #76]	; (80092c4 <cnn_model_configure_weights+0x270>)
 8009276:	60d3      	str	r3, [r2, #12]
    return true;
 8009278:	2301      	movs	r3, #1
 800927a:	e005      	b.n	8009288 <cnn_model_configure_weights+0x234>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800927c:	2212      	movs	r2, #18
 800927e:	2130      	movs	r1, #48	; 0x30
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 fa9d 	bl	80097c0 <ai_platform_network_set_error>
  return false;
 8009286:	2300      	movs	r3, #0
}
 8009288:	4618      	mov	r0, r3
 800928a:	3710      	adds	r7, #16
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}
 8009290:	200000b4 	.word	0x200000b4
 8009294:	200000c4 	.word	0x200000c4
 8009298:	200000d4 	.word	0x200000d4
 800929c:	200000e4 	.word	0x200000e4
 80092a0:	200000f4 	.word	0x200000f4
 80092a4:	20000104 	.word	0x20000104
 80092a8:	20000114 	.word	0x20000114
 80092ac:	20000124 	.word	0x20000124
 80092b0:	20000134 	.word	0x20000134
 80092b4:	20000144 	.word	0x20000144
 80092b8:	20000154 	.word	0x20000154
 80092bc:	20000164 	.word	0x20000164
 80092c0:	20000174 	.word	0x20000174
 80092c4:	20000184 	.word	0x20000184

080092c8 <ai_cnn_model_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_cnn_model_get_error(ai_handle network)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b082      	sub	sp, #8
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f000 f9fb 	bl	80096cc <ai_platform_network_get_error>
 80092d6:	4603      	mov	r3, r0
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3708      	adds	r7, #8
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <ai_cnn_model_create>:

AI_API_ENTRY
ai_error ai_cnn_model_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b084      	sub	sp, #16
 80092e4:	af02      	add	r7, sp, #8
 80092e6:	6078      	str	r0, [r7, #4]
 80092e8:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80092ea:	2300      	movs	r3, #0
 80092ec:	9301      	str	r3, [sp, #4]
 80092ee:	2305      	movs	r3, #5
 80092f0:	9300      	str	r3, [sp, #0]
 80092f2:	2301      	movs	r3, #1
 80092f4:	4a04      	ldr	r2, [pc, #16]	; (8009308 <ai_cnn_model_create+0x28>)
 80092f6:	6839      	ldr	r1, [r7, #0]
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	f000 fc55 	bl	8009ba8 <ai_platform_network_create>
 80092fe:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8009300:	4618      	mov	r0, r3
 8009302:	3708      	adds	r7, #8
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}
 8009308:	20000b84 	.word	0x20000b84

0800930c <ai_cnn_model_inputs_get>:
    return err;
}

AI_API_ENTRY
ai_buffer* ai_cnn_model_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b082      	sub	sp, #8
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
 8009314:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d104      	bne.n	8009326 <ai_cnn_model_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800931c:	4b06      	ldr	r3, [pc, #24]	; (8009338 <ai_cnn_model_inputs_get+0x2c>)
 800931e:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4a06      	ldr	r2, [pc, #24]	; (800933c <ai_cnn_model_inputs_get+0x30>)
 8009324:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8009326:	6839      	ldr	r1, [r7, #0]
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f000 fa4f 	bl	80097cc <ai_platform_inputs_get>
 800932e:	4603      	mov	r3, r0
}
 8009330:	4618      	mov	r0, r3
 8009332:	3708      	adds	r7, #8
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}
 8009338:	20000b84 	.word	0x20000b84
 800933c:	a1c00100 	.word	0xa1c00100

08009340 <ai_cnn_model_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_cnn_model_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b082      	sub	sp, #8
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d104      	bne.n	800935a <ai_cnn_model_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8009350:	4b06      	ldr	r3, [pc, #24]	; (800936c <ai_cnn_model_outputs_get+0x2c>)
 8009352:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	4a06      	ldr	r2, [pc, #24]	; (8009370 <ai_cnn_model_outputs_get+0x30>)
 8009358:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800935a:	6839      	ldr	r1, [r7, #0]
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f000 fb29 	bl	80099b4 <ai_platform_outputs_get>
 8009362:	4603      	mov	r3, r0
}
 8009364:	4618      	mov	r0, r3
 8009366:	3708      	adds	r7, #8
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}
 800936c:	20000b84 	.word	0x20000b84
 8009370:	a1c00100 	.word	0xa1c00100

08009374 <ai_cnn_model_destroy>:

AI_API_ENTRY
ai_handle ai_cnn_model_destroy(ai_handle network)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b082      	sub	sp, #8
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  return ai_platform_network_destroy(network);
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f000 fcf3 	bl	8009d68 <ai_platform_network_destroy>
 8009382:	4603      	mov	r3, r0
}
 8009384:	4618      	mov	r0, r3
 8009386:	3708      	adds	r7, #8
 8009388:	46bd      	mov	sp, r7
 800938a:	bd80      	pop	{r7, pc}

0800938c <ai_cnn_model_init>:

AI_API_ENTRY
ai_bool ai_cnn_model_init(
  ai_handle network, const ai_network_params* params)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b084      	sub	sp, #16
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
 8009394:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8009396:	6839      	ldr	r1, [r7, #0]
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f000 fd5d 	bl	8009e58 <ai_platform_network_init>
 800939e:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d101      	bne.n	80093aa <ai_cnn_model_init+0x1e>
 80093a6:	2300      	movs	r3, #0
 80093a8:	e028      	b.n	80093fc <ai_cnn_model_init+0x70>

  ai_bool ok = true;
 80093aa:	2301      	movs	r3, #1
 80093ac:	72fb      	strb	r3, [r7, #11]
  ok &= cnn_model_configure_weights(net_ctx, params);
 80093ae:	6839      	ldr	r1, [r7, #0]
 80093b0:	68f8      	ldr	r0, [r7, #12]
 80093b2:	f7ff fe4f 	bl	8009054 <cnn_model_configure_weights>
 80093b6:	4603      	mov	r3, r0
 80093b8:	461a      	mov	r2, r3
 80093ba:	7afb      	ldrb	r3, [r7, #11]
 80093bc:	4013      	ands	r3, r2
 80093be:	2b00      	cmp	r3, #0
 80093c0:	bf14      	ite	ne
 80093c2:	2301      	movne	r3, #1
 80093c4:	2300      	moveq	r3, #0
 80093c6:	72fb      	strb	r3, [r7, #11]
  ok &= cnn_model_configure_activations(net_ctx, params);
 80093c8:	6839      	ldr	r1, [r7, #0]
 80093ca:	68f8      	ldr	r0, [r7, #12]
 80093cc:	f7ff fdd2 	bl	8008f74 <cnn_model_configure_activations>
 80093d0:	4603      	mov	r3, r0
 80093d2:	461a      	mov	r2, r3
 80093d4:	7afb      	ldrb	r3, [r7, #11]
 80093d6:	4013      	ands	r3, r2
 80093d8:	2b00      	cmp	r3, #0
 80093da:	bf14      	ite	ne
 80093dc:	2301      	movne	r3, #1
 80093de:	2300      	moveq	r3, #0
 80093e0:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	f000 fe44 	bl	800a070 <ai_platform_network_post_init>
 80093e8:	4603      	mov	r3, r0
 80093ea:	461a      	mov	r2, r3
 80093ec:	7afb      	ldrb	r3, [r7, #11]
 80093ee:	4013      	ands	r3, r2
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	bf14      	ite	ne
 80093f4:	2301      	movne	r3, #1
 80093f6:	2300      	moveq	r3, #0
 80093f8:	72fb      	strb	r3, [r7, #11]

  return ok;
 80093fa:	7afb      	ldrb	r3, [r7, #11]
}
 80093fc:	4618      	mov	r0, r3
 80093fe:	3710      	adds	r7, #16
 8009400:	46bd      	mov	sp, r7
 8009402:	bd80      	pop	{r7, pc}

08009404 <ai_cnn_model_run>:


AI_API_ENTRY
ai_i32 ai_cnn_model_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	60f8      	str	r0, [r7, #12]
 800940c:	60b9      	str	r1, [r7, #8]
 800940e:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8009410:	687a      	ldr	r2, [r7, #4]
 8009412:	68b9      	ldr	r1, [r7, #8]
 8009414:	68f8      	ldr	r0, [r7, #12]
 8009416:	f000 febf 	bl	800a198 <ai_platform_network_process>
 800941a:	4603      	mov	r3, r0
}
 800941c:	4618      	mov	r0, r3
 800941e:	3710      	adds	r7, #16
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <ai_cnn_model_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_cnn_model_data_activations_buffer_get(const ai_handle ptr)
{
 8009424:	b4b0      	push	{r4, r5, r7}
 8009426:	b08f      	sub	sp, #60	; 0x3c
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
 800942c:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 800942e:	4b15      	ldr	r3, [pc, #84]	; (8009484 <ai_cnn_model_data_activations_buffer_get+0x60>)
 8009430:	61fb      	str	r3, [r7, #28]
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	623b      	str	r3, [r7, #32]
 8009436:	2300      	movs	r3, #0
 8009438:	627b      	str	r3, [r7, #36]	; 0x24
 800943a:	2300      	movs	r3, #0
 800943c:	62bb      	str	r3, [r7, #40]	; 0x28
 800943e:	f647 43d8 	movw	r3, #31960	; 0x7cd8
 8009442:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009444:	2301      	movs	r3, #1
 8009446:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800944a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800944c:	2204      	movs	r2, #4
 800944e:	f362 231f 	bfi	r3, r2, #8, #24
 8009452:	633b      	str	r3, [r7, #48]	; 0x30
 8009454:	4b0c      	ldr	r3, [pc, #48]	; (8009488 <ai_cnn_model_data_activations_buffer_get+0x64>)
 8009456:	f107 040c 	add.w	r4, r7, #12
 800945a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800945c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8009460:	f107 030c 	add.w	r3, r7, #12
 8009464:	637b      	str	r3, [r7, #52]	; 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_CNN_MODEL_DATA_ACTIVATIONS_SIZE, 1, AI_CNN_MODEL_DATA_ACTIVATIONS_COUNT),
    AI_CNN_MODEL_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	461d      	mov	r5, r3
 800946a:	f107 041c 	add.w	r4, r7, #28
 800946e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009470:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009472:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8009476:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	373c      	adds	r7, #60	; 0x3c
 800947e:	46bd      	mov	sp, r7
 8009480:	bcb0      	pop	{r4, r5, r7}
 8009482:	4770      	bx	lr
 8009484:	00040440 	.word	0x00040440
 8009488:	08010b9c 	.word	0x08010b9c

0800948c <ai_cnn_model_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_cnn_model_data_weights_buffer_get(const ai_handle ptr)
{
 800948c:	b4b0      	push	{r4, r5, r7}
 800948e:	b08f      	sub	sp, #60	; 0x3c
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8009496:	4b15      	ldr	r3, [pc, #84]	; (80094ec <ai_cnn_model_data_weights_buffer_get+0x60>)
 8009498:	61fb      	str	r3, [r7, #28]
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	623b      	str	r3, [r7, #32]
 800949e:	2300      	movs	r3, #0
 80094a0:	627b      	str	r3, [r7, #36]	; 0x24
 80094a2:	2300      	movs	r3, #0
 80094a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80094a6:	4b12      	ldr	r3, [pc, #72]	; (80094f0 <ai_cnn_model_data_weights_buffer_get+0x64>)
 80094a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80094aa:	2301      	movs	r3, #1
 80094ac:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80094b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094b2:	2204      	movs	r2, #4
 80094b4:	f362 231f 	bfi	r3, r2, #8, #24
 80094b8:	633b      	str	r3, [r7, #48]	; 0x30
 80094ba:	4b0e      	ldr	r3, [pc, #56]	; (80094f4 <ai_cnn_model_data_weights_buffer_get+0x68>)
 80094bc:	f107 040c 	add.w	r4, r7, #12
 80094c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80094c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80094c6:	f107 030c 	add.w	r3, r7, #12
 80094ca:	637b      	str	r3, [r7, #52]	; 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_CNN_MODEL_DATA_WEIGHTS_SIZE, 1, AI_CNN_MODEL_DATA_WEIGHTS_COUNT),
    AI_CNN_MODEL_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	461d      	mov	r5, r3
 80094d0:	f107 041c 	add.w	r4, r7, #28
 80094d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80094d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80094d8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80094dc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	373c      	adds	r7, #60	; 0x3c
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bcb0      	pop	{r4, r5, r7}
 80094e8:	4770      	bx	lr
 80094ea:	bf00      	nop
 80094ec:	40040440 	.word	0x40040440
 80094f0:	00043ba8 	.word	0x00043ba8
 80094f4:	08010bac 	.word	0x08010bac

080094f8 <ai_cnn_model_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_cnn_model_data_weights_get(void)
{
 80094f8:	b480      	push	{r7}
 80094fa:	af00      	add	r7, sp, #0
    AI_PTR(AI_MAGIC_MARKER),
    AI_PTR(s_cnn_model_cnn_model_weights_array_u64),
    AI_PTR(AI_MAGIC_MARKER)
  };

  return AI_HANDLE_PTR(s_cnn_model_weights_table);
 80094fc:	4b02      	ldr	r3, [pc, #8]	; (8009508 <ai_cnn_model_data_weights_get+0x10>)

}
 80094fe:	4618      	mov	r0, r3
 8009500:	46bd      	mov	sp, r7
 8009502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009506:	4770      	bx	lr
 8009508:	08054808 	.word	0x08054808

0800950c <ai_buffer_get_size>:
 800950c:	b358      	cbz	r0, 8009566 <ai_buffer_get_size+0x5a>
 800950e:	b430      	push	{r4, r5}
 8009510:	6803      	ldr	r3, [r0, #0]
 8009512:	4d15      	ldr	r5, [pc, #84]	; (8009568 <ai_buffer_get_size+0x5c>)
 8009514:	6984      	ldr	r4, [r0, #24]
 8009516:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800951a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800951e:	42ab      	cmp	r3, r5
 8009520:	6862      	ldr	r2, [r4, #4]
 8009522:	d01a      	beq.n	800955a <ai_buffer_get_size+0x4e>
 8009524:	7d03      	ldrb	r3, [r0, #20]
 8009526:	6941      	ldr	r1, [r0, #20]
 8009528:	f1a3 0301 	sub.w	r3, r3, #1
 800952c:	fab3 f383 	clz	r3, r3
 8009530:	095b      	lsrs	r3, r3, #5
 8009532:	f3c1 2117 	ubfx	r1, r1, #8, #24
 8009536:	428b      	cmp	r3, r1
 8009538:	da0b      	bge.n	8009552 <ai_buffer_get_size+0x46>
 800953a:	2b01      	cmp	r3, #1
 800953c:	d102      	bne.n	8009544 <ai_buffer_get_size+0x38>
 800953e:	2902      	cmp	r1, #2
 8009540:	d007      	beq.n	8009552 <ai_buffer_get_size+0x46>
 8009542:	2302      	movs	r3, #2
 8009544:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 8009548:	3301      	adds	r3, #1
 800954a:	428b      	cmp	r3, r1
 800954c:	fb00 f202 	mul.w	r2, r0, r2
 8009550:	d1f3      	bne.n	800953a <ai_buffer_get_size+0x2e>
 8009552:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8009556:	bc30      	pop	{r4, r5}
 8009558:	4770      	bx	lr
 800955a:	2900      	cmp	r1, #0
 800955c:	d0e2      	beq.n	8009524 <ai_buffer_get_size+0x18>
 800955e:	321f      	adds	r2, #31
 8009560:	f022 021f 	bic.w	r2, r2, #31
 8009564:	e7de      	b.n	8009524 <ai_buffer_get_size+0x18>
 8009566:	4770      	bx	lr
 8009568:	000400c0 	.word	0x000400c0

0800956c <ai_buffer_array_sane>:
 800956c:	b138      	cbz	r0, 800957e <ai_buffer_array_sane+0x12>
 800956e:	6843      	ldr	r3, [r0, #4]
 8009570:	b123      	cbz	r3, 800957c <ai_buffer_array_sane+0x10>
 8009572:	8840      	ldrh	r0, [r0, #2]
 8009574:	3000      	adds	r0, #0
 8009576:	bf18      	it	ne
 8009578:	2001      	movne	r0, #1
 800957a:	4770      	bx	lr
 800957c:	4618      	mov	r0, r3
 800957e:	4770      	bx	lr

08009580 <_ai_platform_acquire_crc>:
 8009580:	2001      	movs	r0, #1
 8009582:	4770      	bx	lr

08009584 <_ai_platform_release_crc>:
 8009584:	4770      	bx	lr
 8009586:	bf00      	nop

08009588 <ai_platform_get_weights_map>:
 8009588:	b192      	cbz	r2, 80095b0 <ai_platform_get_weights_map+0x28>
 800958a:	b188      	cbz	r0, 80095b0 <ai_platform_get_weights_map+0x28>
 800958c:	b181      	cbz	r1, 80095b0 <ai_platform_get_weights_map+0x28>
 800958e:	b570      	push	{r4, r5, r6, lr}
 8009590:	4b24      	ldr	r3, [pc, #144]	; (8009624 <ai_platform_get_weights_map+0x9c>)
 8009592:	6814      	ldr	r4, [r2, #0]
 8009594:	429c      	cmp	r4, r3
 8009596:	d00d      	beq.n	80095b4 <ai_platform_get_weights_map+0x2c>
 8009598:	6854      	ldr	r4, [r2, #4]
 800959a:	b194      	cbz	r4, 80095c2 <ai_platform_get_weights_map+0x3a>
 800959c:	6825      	ldr	r5, [r4, #0]
 800959e:	429d      	cmp	r5, r3
 80095a0:	d027      	beq.n	80095f2 <ai_platform_get_weights_map+0x6a>
 80095a2:	6004      	str	r4, [r0, #0]
 80095a4:	f1a1 0001 	sub.w	r0, r1, #1
 80095a8:	fab0 f080 	clz	r0, r0
 80095ac:	0940      	lsrs	r0, r0, #5
 80095ae:	bd70      	pop	{r4, r5, r6, pc}
 80095b0:	2000      	movs	r0, #0
 80095b2:	4770      	bx	lr
 80095b4:	4605      	mov	r5, r0
 80095b6:	1d10      	adds	r0, r2, #4
 80095b8:	4616      	mov	r6, r2
 80095ba:	460c      	mov	r4, r1
 80095bc:	f7ff ffd6 	bl	800956c <ai_buffer_array_sane>
 80095c0:	b908      	cbnz	r0, 80095c6 <ai_platform_get_weights_map+0x3e>
 80095c2:	2000      	movs	r0, #0
 80095c4:	bd70      	pop	{r4, r5, r6, pc}
 80095c6:	88f3      	ldrh	r3, [r6, #6]
 80095c8:	429c      	cmp	r4, r3
 80095ca:	d1fa      	bne.n	80095c2 <ai_platform_get_weights_map+0x3a>
 80095cc:	2100      	movs	r1, #0
 80095ce:	1f2b      	subs	r3, r5, #4
 80095d0:	4608      	mov	r0, r1
 80095d2:	68b2      	ldr	r2, [r6, #8]
 80095d4:	440a      	add	r2, r1
 80095d6:	311c      	adds	r1, #28
 80095d8:	6852      	ldr	r2, [r2, #4]
 80095da:	b12a      	cbz	r2, 80095e8 <ai_platform_get_weights_map+0x60>
 80095dc:	3001      	adds	r0, #1
 80095de:	4284      	cmp	r4, r0
 80095e0:	f843 2f04 	str.w	r2, [r3, #4]!
 80095e4:	d1f5      	bne.n	80095d2 <ai_platform_get_weights_map+0x4a>
 80095e6:	4620      	mov	r0, r4
 80095e8:	1a20      	subs	r0, r4, r0
 80095ea:	fab0 f080 	clz	r0, r0
 80095ee:	0940      	lsrs	r0, r0, #5
 80095f0:	bd70      	pop	{r4, r5, r6, pc}
 80095f2:	6863      	ldr	r3, [r4, #4]
 80095f4:	42ab      	cmp	r3, r5
 80095f6:	f104 0404 	add.w	r4, r4, #4
 80095fa:	d0e2      	beq.n	80095c2 <ai_platform_get_weights_map+0x3a>
 80095fc:	3804      	subs	r0, #4
 80095fe:	4626      	mov	r6, r4
 8009600:	2200      	movs	r2, #0
 8009602:	e003      	b.n	800960c <ai_platform_get_weights_map+0x84>
 8009604:	f856 3f04 	ldr.w	r3, [r6, #4]!
 8009608:	42ab      	cmp	r3, r5
 800960a:	d0da      	beq.n	80095c2 <ai_platform_get_weights_map+0x3a>
 800960c:	3201      	adds	r2, #1
 800960e:	4291      	cmp	r1, r2
 8009610:	f840 3f04 	str.w	r3, [r0, #4]!
 8009614:	d1f6      	bne.n	8009604 <ai_platform_get_weights_map+0x7c>
 8009616:	f854 2021 	ldr.w	r2, [r4, r1, lsl #2]
 800961a:	4b02      	ldr	r3, [pc, #8]	; (8009624 <ai_platform_get_weights_map+0x9c>)
 800961c:	429a      	cmp	r2, r3
 800961e:	d1d0      	bne.n	80095c2 <ai_platform_get_weights_map+0x3a>
 8009620:	2001      	movs	r0, #1
 8009622:	bd70      	pop	{r4, r5, r6, pc}
 8009624:	a1facade 	.word	0xa1facade

08009628 <ai_platform_get_activations_map>:
 8009628:	b192      	cbz	r2, 8009650 <ai_platform_get_activations_map+0x28>
 800962a:	b188      	cbz	r0, 8009650 <ai_platform_get_activations_map+0x28>
 800962c:	b181      	cbz	r1, 8009650 <ai_platform_get_activations_map+0x28>
 800962e:	b570      	push	{r4, r5, r6, lr}
 8009630:	4b25      	ldr	r3, [pc, #148]	; (80096c8 <ai_platform_get_activations_map+0xa0>)
 8009632:	6814      	ldr	r4, [r2, #0]
 8009634:	429c      	cmp	r4, r3
 8009636:	d00d      	beq.n	8009654 <ai_platform_get_activations_map+0x2c>
 8009638:	6a14      	ldr	r4, [r2, #32]
 800963a:	b19c      	cbz	r4, 8009664 <ai_platform_get_activations_map+0x3c>
 800963c:	6825      	ldr	r5, [r4, #0]
 800963e:	429d      	cmp	r5, r3
 8009640:	d028      	beq.n	8009694 <ai_platform_get_activations_map+0x6c>
 8009642:	6004      	str	r4, [r0, #0]
 8009644:	f1a1 0001 	sub.w	r0, r1, #1
 8009648:	fab0 f080 	clz	r0, r0
 800964c:	0940      	lsrs	r0, r0, #5
 800964e:	bd70      	pop	{r4, r5, r6, pc}
 8009650:	2000      	movs	r0, #0
 8009652:	4770      	bx	lr
 8009654:	4605      	mov	r5, r0
 8009656:	f102 000c 	add.w	r0, r2, #12
 800965a:	4616      	mov	r6, r2
 800965c:	460c      	mov	r4, r1
 800965e:	f7ff ff85 	bl	800956c <ai_buffer_array_sane>
 8009662:	b908      	cbnz	r0, 8009668 <ai_platform_get_activations_map+0x40>
 8009664:	2000      	movs	r0, #0
 8009666:	bd70      	pop	{r4, r5, r6, pc}
 8009668:	89f3      	ldrh	r3, [r6, #14]
 800966a:	429c      	cmp	r4, r3
 800966c:	d1fa      	bne.n	8009664 <ai_platform_get_activations_map+0x3c>
 800966e:	2100      	movs	r1, #0
 8009670:	1f2b      	subs	r3, r5, #4
 8009672:	4608      	mov	r0, r1
 8009674:	6932      	ldr	r2, [r6, #16]
 8009676:	440a      	add	r2, r1
 8009678:	311c      	adds	r1, #28
 800967a:	6852      	ldr	r2, [r2, #4]
 800967c:	b12a      	cbz	r2, 800968a <ai_platform_get_activations_map+0x62>
 800967e:	3001      	adds	r0, #1
 8009680:	4284      	cmp	r4, r0
 8009682:	f843 2f04 	str.w	r2, [r3, #4]!
 8009686:	d1f5      	bne.n	8009674 <ai_platform_get_activations_map+0x4c>
 8009688:	4620      	mov	r0, r4
 800968a:	1a20      	subs	r0, r4, r0
 800968c:	fab0 f080 	clz	r0, r0
 8009690:	0940      	lsrs	r0, r0, #5
 8009692:	bd70      	pop	{r4, r5, r6, pc}
 8009694:	6863      	ldr	r3, [r4, #4]
 8009696:	42ab      	cmp	r3, r5
 8009698:	f104 0404 	add.w	r4, r4, #4
 800969c:	d0e2      	beq.n	8009664 <ai_platform_get_activations_map+0x3c>
 800969e:	3804      	subs	r0, #4
 80096a0:	4626      	mov	r6, r4
 80096a2:	2200      	movs	r2, #0
 80096a4:	e003      	b.n	80096ae <ai_platform_get_activations_map+0x86>
 80096a6:	f856 3f04 	ldr.w	r3, [r6, #4]!
 80096aa:	42ab      	cmp	r3, r5
 80096ac:	d0da      	beq.n	8009664 <ai_platform_get_activations_map+0x3c>
 80096ae:	3201      	adds	r2, #1
 80096b0:	4291      	cmp	r1, r2
 80096b2:	f840 3f04 	str.w	r3, [r0, #4]!
 80096b6:	d1f6      	bne.n	80096a6 <ai_platform_get_activations_map+0x7e>
 80096b8:	f854 2021 	ldr.w	r2, [r4, r1, lsl #2]
 80096bc:	4b02      	ldr	r3, [pc, #8]	; (80096c8 <ai_platform_get_activations_map+0xa0>)
 80096be:	429a      	cmp	r2, r3
 80096c0:	d1d0      	bne.n	8009664 <ai_platform_get_activations_map+0x3c>
 80096c2:	2001      	movs	r0, #1
 80096c4:	bd70      	pop	{r4, r5, r6, pc}
 80096c6:	bf00      	nop
 80096c8:	a1facade 	.word	0xa1facade

080096cc <ai_platform_network_get_error>:
 80096cc:	b510      	push	{r4, lr}
 80096ce:	b120      	cbz	r0, 80096da <ai_platform_network_get_error+0xe>
 80096d0:	4b32      	ldr	r3, [pc, #200]	; (800979c <ai_platform_network_get_error+0xd0>)
 80096d2:	6802      	ldr	r2, [r0, #0]
 80096d4:	429a      	cmp	r2, r3
 80096d6:	4604      	mov	r4, r0
 80096d8:	d02e      	beq.n	8009738 <ai_platform_network_get_error+0x6c>
 80096da:	4a31      	ldr	r2, [pc, #196]	; (80097a0 <ai_platform_network_get_error+0xd4>)
 80096dc:	6813      	ldr	r3, [r2, #0]
 80096de:	f023 0301 	bic.w	r3, r3, #1
 80096e2:	6013      	str	r3, [r2, #0]
 80096e4:	f7ff ff4c 	bl	8009580 <_ai_platform_acquire_crc>
 80096e8:	4b2e      	ldr	r3, [pc, #184]	; (80097a4 <ai_platform_network_get_error+0xd8>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80096f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096f4:	d00d      	beq.n	8009712 <ai_platform_network_get_error+0x46>
 80096f6:	4b2c      	ldr	r3, [pc, #176]	; (80097a8 <ai_platform_network_get_error+0xdc>)
 80096f8:	2201      	movs	r2, #1
 80096fa:	601a      	str	r2, [r3, #0]
 80096fc:	681a      	ldr	r2, [r3, #0]
 80096fe:	2a00      	cmp	r2, #0
 8009700:	d1fc      	bne.n	80096fc <ai_platform_network_get_error+0x30>
 8009702:	4b2a      	ldr	r3, [pc, #168]	; (80097ac <ai_platform_network_get_error+0xe0>)
 8009704:	4a2a      	ldr	r2, [pc, #168]	; (80097b0 <ai_platform_network_get_error+0xe4>)
 8009706:	601a      	str	r2, [r3, #0]
 8009708:	681a      	ldr	r2, [r3, #0]
 800970a:	4b2a      	ldr	r3, [pc, #168]	; (80097b4 <ai_platform_network_get_error+0xe8>)
 800970c:	429a      	cmp	r2, r3
 800970e:	d00d      	beq.n	800972c <ai_platform_network_get_error+0x60>
 8009710:	e7fe      	b.n	8009710 <ai_platform_network_get_error+0x44>
 8009712:	4b29      	ldr	r3, [pc, #164]	; (80097b8 <ai_platform_network_get_error+0xec>)
 8009714:	2201      	movs	r2, #1
 8009716:	601a      	str	r2, [r3, #0]
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	2a00      	cmp	r2, #0
 800971c:	d1fc      	bne.n	8009718 <ai_platform_network_get_error+0x4c>
 800971e:	4b27      	ldr	r3, [pc, #156]	; (80097bc <ai_platform_network_get_error+0xf0>)
 8009720:	4a23      	ldr	r2, [pc, #140]	; (80097b0 <ai_platform_network_get_error+0xe4>)
 8009722:	601a      	str	r2, [r3, #0]
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	4b23      	ldr	r3, [pc, #140]	; (80097b4 <ai_platform_network_get_error+0xe8>)
 8009728:	429a      	cmp	r2, r3
 800972a:	d104      	bne.n	8009736 <ai_platform_network_get_error+0x6a>
 800972c:	f7ff ff2a 	bl	8009584 <_ai_platform_release_crc>
 8009730:	f241 0010 	movw	r0, #4112	; 0x1010
 8009734:	bd10      	pop	{r4, pc}
 8009736:	e7fe      	b.n	8009736 <ai_platform_network_get_error+0x6a>
 8009738:	4a19      	ldr	r2, [pc, #100]	; (80097a0 <ai_platform_network_get_error+0xd4>)
 800973a:	6813      	ldr	r3, [r2, #0]
 800973c:	f023 0301 	bic.w	r3, r3, #1
 8009740:	6013      	str	r3, [r2, #0]
 8009742:	f7ff ff1d 	bl	8009580 <_ai_platform_acquire_crc>
 8009746:	4b17      	ldr	r3, [pc, #92]	; (80097a4 <ai_platform_network_get_error+0xd8>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800974e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009752:	d00d      	beq.n	8009770 <ai_platform_network_get_error+0xa4>
 8009754:	4b14      	ldr	r3, [pc, #80]	; (80097a8 <ai_platform_network_get_error+0xdc>)
 8009756:	2201      	movs	r2, #1
 8009758:	601a      	str	r2, [r3, #0]
 800975a:	681a      	ldr	r2, [r3, #0]
 800975c:	2a00      	cmp	r2, #0
 800975e:	d1fc      	bne.n	800975a <ai_platform_network_get_error+0x8e>
 8009760:	4b12      	ldr	r3, [pc, #72]	; (80097ac <ai_platform_network_get_error+0xe0>)
 8009762:	4a13      	ldr	r2, [pc, #76]	; (80097b0 <ai_platform_network_get_error+0xe4>)
 8009764:	601a      	str	r2, [r3, #0]
 8009766:	681a      	ldr	r2, [r3, #0]
 8009768:	4b12      	ldr	r3, [pc, #72]	; (80097b4 <ai_platform_network_get_error+0xe8>)
 800976a:	429a      	cmp	r2, r3
 800976c:	d00e      	beq.n	800978c <ai_platform_network_get_error+0xc0>
 800976e:	e7fe      	b.n	800976e <ai_platform_network_get_error+0xa2>
 8009770:	4b11      	ldr	r3, [pc, #68]	; (80097b8 <ai_platform_network_get_error+0xec>)
 8009772:	2201      	movs	r2, #1
 8009774:	601a      	str	r2, [r3, #0]
 8009776:	681a      	ldr	r2, [r3, #0]
 8009778:	2a00      	cmp	r2, #0
 800977a:	d1fc      	bne.n	8009776 <ai_platform_network_get_error+0xaa>
 800977c:	4b0f      	ldr	r3, [pc, #60]	; (80097bc <ai_platform_network_get_error+0xf0>)
 800977e:	4a0c      	ldr	r2, [pc, #48]	; (80097b0 <ai_platform_network_get_error+0xe4>)
 8009780:	601a      	str	r2, [r3, #0]
 8009782:	681a      	ldr	r2, [r3, #0]
 8009784:	4b0b      	ldr	r3, [pc, #44]	; (80097b4 <ai_platform_network_get_error+0xe8>)
 8009786:	429a      	cmp	r2, r3
 8009788:	d000      	beq.n	800978c <ai_platform_network_get_error+0xc0>
 800978a:	e7fe      	b.n	800978a <ai_platform_network_get_error+0xbe>
 800978c:	f7ff fefa 	bl	8009584 <_ai_platform_release_crc>
 8009790:	f104 0010 	add.w	r0, r4, #16
 8009794:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009798:	f000 bf6c 	b.w	800a674 <core_get_error>
 800979c:	a1c00100 	.word	0xa1c00100
 80097a0:	e0002000 	.word	0xe0002000
 80097a4:	e0042000 	.word	0xe0042000
 80097a8:	58024c08 	.word	0x58024c08
 80097ac:	58024c00 	.word	0x58024c00
 80097b0:	f407a5c2 	.word	0xf407a5c2
 80097b4:	b5e8b5cd 	.word	0xb5e8b5cd
 80097b8:	40023008 	.word	0x40023008
 80097bc:	40023000 	.word	0x40023000

080097c0 <ai_platform_network_set_error>:
 80097c0:	b110      	cbz	r0, 80097c8 <ai_platform_network_set_error+0x8>
 80097c2:	3010      	adds	r0, #16
 80097c4:	f000 bf5c 	b.w	800a680 <core_set_error>
 80097c8:	4770      	bx	lr
 80097ca:	bf00      	nop

080097cc <ai_platform_inputs_get>:
 80097cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097d0:	b085      	sub	sp, #20
 80097d2:	2800      	cmp	r0, #0
 80097d4:	f000 80a1 	beq.w	800991a <ai_platform_inputs_get+0x14e>
 80097d8:	4b6d      	ldr	r3, [pc, #436]	; (8009990 <ai_platform_inputs_get+0x1c4>)
 80097da:	6802      	ldr	r2, [r0, #0]
 80097dc:	429a      	cmp	r2, r3
 80097de:	4607      	mov	r7, r0
 80097e0:	f040 809b 	bne.w	800991a <ai_platform_inputs_get+0x14e>
 80097e4:	4a6b      	ldr	r2, [pc, #428]	; (8009994 <ai_platform_inputs_get+0x1c8>)
 80097e6:	6813      	ldr	r3, [r2, #0]
 80097e8:	f023 0301 	bic.w	r3, r3, #1
 80097ec:	6013      	str	r3, [r2, #0]
 80097ee:	468b      	mov	fp, r1
 80097f0:	f7ff fec6 	bl	8009580 <_ai_platform_acquire_crc>
 80097f4:	4b68      	ldr	r3, [pc, #416]	; (8009998 <ai_platform_inputs_get+0x1cc>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80097fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009800:	d00d      	beq.n	800981e <ai_platform_inputs_get+0x52>
 8009802:	4b66      	ldr	r3, [pc, #408]	; (800999c <ai_platform_inputs_get+0x1d0>)
 8009804:	2201      	movs	r2, #1
 8009806:	601a      	str	r2, [r3, #0]
 8009808:	681a      	ldr	r2, [r3, #0]
 800980a:	2a00      	cmp	r2, #0
 800980c:	d1fc      	bne.n	8009808 <ai_platform_inputs_get+0x3c>
 800980e:	4b64      	ldr	r3, [pc, #400]	; (80099a0 <ai_platform_inputs_get+0x1d4>)
 8009810:	4a64      	ldr	r2, [pc, #400]	; (80099a4 <ai_platform_inputs_get+0x1d8>)
 8009812:	601a      	str	r2, [r3, #0]
 8009814:	681a      	ldr	r2, [r3, #0]
 8009816:	4b64      	ldr	r3, [pc, #400]	; (80099a8 <ai_platform_inputs_get+0x1dc>)
 8009818:	429a      	cmp	r2, r3
 800981a:	d00d      	beq.n	8009838 <ai_platform_inputs_get+0x6c>
 800981c:	e7fe      	b.n	800981c <ai_platform_inputs_get+0x50>
 800981e:	4b63      	ldr	r3, [pc, #396]	; (80099ac <ai_platform_inputs_get+0x1e0>)
 8009820:	2201      	movs	r2, #1
 8009822:	601a      	str	r2, [r3, #0]
 8009824:	681a      	ldr	r2, [r3, #0]
 8009826:	2a00      	cmp	r2, #0
 8009828:	d1fc      	bne.n	8009824 <ai_platform_inputs_get+0x58>
 800982a:	4b61      	ldr	r3, [pc, #388]	; (80099b0 <ai_platform_inputs_get+0x1e4>)
 800982c:	4a5d      	ldr	r2, [pc, #372]	; (80099a4 <ai_platform_inputs_get+0x1d8>)
 800982e:	601a      	str	r2, [r3, #0]
 8009830:	681a      	ldr	r2, [r3, #0]
 8009832:	4b5d      	ldr	r3, [pc, #372]	; (80099a8 <ai_platform_inputs_get+0x1dc>)
 8009834:	429a      	cmp	r2, r3
 8009836:	d16f      	bne.n	8009918 <ai_platform_inputs_get+0x14c>
 8009838:	f7ff fea4 	bl	8009584 <_ai_platform_release_crc>
 800983c:	f1bb 0f00 	cmp.w	fp, #0
 8009840:	d002      	beq.n	8009848 <ai_platform_inputs_get+0x7c>
 8009842:	2300      	movs	r3, #0
 8009844:	f8ab 3000 	strh.w	r3, [fp]
 8009848:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800984a:	2b00      	cmp	r3, #0
 800984c:	f000 8081 	beq.w	8009952 <ai_platform_inputs_get+0x186>
 8009850:	6b3e      	ldr	r6, [r7, #48]	; 0x30
 8009852:	2e00      	cmp	r6, #0
 8009854:	d07d      	beq.n	8009952 <ai_platform_inputs_get+0x186>
 8009856:	8833      	ldrh	r3, [r6, #0]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d07a      	beq.n	8009952 <ai_platform_inputs_get+0x186>
 800985c:	6873      	ldr	r3, [r6, #4]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d077      	beq.n	8009952 <ai_platform_inputs_get+0x186>
 8009862:	681d      	ldr	r5, [r3, #0]
 8009864:	2d00      	cmp	r5, #0
 8009866:	d074      	beq.n	8009952 <ai_platform_inputs_get+0x186>
 8009868:	f04f 0800 	mov.w	r8, #0
 800986c:	f8cd b008 	str.w	fp, [sp, #8]
 8009870:	46c1      	mov	r9, r8
 8009872:	46bb      	mov	fp, r7
 8009874:	68b0      	ldr	r0, [r6, #8]
 8009876:	69aa      	ldr	r2, [r5, #24]
 8009878:	68ab      	ldr	r3, [r5, #8]
 800987a:	6844      	ldr	r4, [r0, #4]
 800987c:	f8d0 a008 	ldr.w	sl, [r0, #8]
 8009880:	6810      	ldr	r0, [r2, #0]
 8009882:	68ef      	ldr	r7, [r5, #12]
 8009884:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8009888:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800988c:	9301      	str	r3, [sp, #4]
 800988e:	9203      	str	r2, [sp, #12]
 8009890:	f002 fe70 	bl	800c574 <ai_array_to_buffer_fmt>
 8009894:	9a03      	ldr	r2, [sp, #12]
 8009896:	4601      	mov	r1, r0
 8009898:	69a8      	ldr	r0, [r5, #24]
 800989a:	eb0a 0302 	add.w	r3, sl, r2
 800989e:	4444      	add	r4, r8
 80098a0:	f8d0 e008 	ldr.w	lr, [r0, #8]
 80098a4:	b16b      	cbz	r3, 80098c2 <ai_platform_inputs_get+0xf6>
 80098a6:	2000      	movs	r0, #0
 80098a8:	f84a 0039 	str.w	r0, [sl, r9, lsl #3]
 80098ac:	6828      	ldr	r0, [r5, #0]
 80098ae:	6058      	str	r0, [r3, #4]
 80098b0:	2800      	cmp	r0, #0
 80098b2:	d058      	beq.n	8009966 <ai_platform_inputs_get+0x19a>
 80098b4:	8840      	ldrh	r0, [r0, #2]
 80098b6:	2800      	cmp	r0, #0
 80098b8:	d055      	beq.n	8009966 <ai_platform_inputs_get+0x19a>
 80098ba:	2001      	movs	r0, #1
 80098bc:	f84a 0002 	str.w	r0, [sl, r2]
 80098c0:	69a8      	ldr	r0, [r5, #24]
 80098c2:	6842      	ldr	r2, [r0, #4]
 80098c4:	6122      	str	r2, [r4, #16]
 80098c6:	f04f 0001 	mov.w	r0, #1
 80098ca:	7520      	strb	r0, [r4, #20]
 80098cc:	9a01      	ldr	r2, [sp, #4]
 80098ce:	6960      	ldr	r0, [r4, #20]
 80098d0:	60a3      	str	r3, [r4, #8]
 80098d2:	f362 201f 	bfi	r0, r2, #8, #24
 80098d6:	e9c4 1e00 	strd	r1, lr, [r4]
 80098da:	e9c4 0705 	strd	r0, r7, [r4, #20]
 80098de:	2300      	movs	r3, #0
 80098e0:	60e3      	str	r3, [r4, #12]
 80098e2:	8830      	ldrh	r0, [r6, #0]
 80098e4:	f109 0301 	add.w	r3, r9, #1
 80098e8:	4283      	cmp	r3, r0
 80098ea:	4699      	mov	r9, r3
 80098ec:	b29a      	uxth	r2, r3
 80098ee:	d207      	bcs.n	8009900 <ai_platform_inputs_get+0x134>
 80098f0:	6870      	ldr	r0, [r6, #4]
 80098f2:	b128      	cbz	r0, 8009900 <ai_platform_inputs_get+0x134>
 80098f4:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 80098f8:	f108 081c 	add.w	r8, r8, #28
 80098fc:	2d00      	cmp	r5, #0
 80098fe:	d1b9      	bne.n	8009874 <ai_platform_inputs_get+0xa8>
 8009900:	465f      	mov	r7, fp
 8009902:	f8dd b008 	ldr.w	fp, [sp, #8]
 8009906:	b322      	cbz	r2, 8009952 <ai_platform_inputs_get+0x186>
 8009908:	68b3      	ldr	r3, [r6, #8]
 800990a:	6858      	ldr	r0, [r3, #4]
 800990c:	f1bb 0f00 	cmp.w	fp, #0
 8009910:	d026      	beq.n	8009960 <ai_platform_inputs_get+0x194>
 8009912:	f8ab 2000 	strh.w	r2, [fp]
 8009916:	e023      	b.n	8009960 <ai_platform_inputs_get+0x194>
 8009918:	e7fe      	b.n	8009918 <ai_platform_inputs_get+0x14c>
 800991a:	4a1e      	ldr	r2, [pc, #120]	; (8009994 <ai_platform_inputs_get+0x1c8>)
 800991c:	6813      	ldr	r3, [r2, #0]
 800991e:	f023 0301 	bic.w	r3, r3, #1
 8009922:	6013      	str	r3, [r2, #0]
 8009924:	f7ff fe2c 	bl	8009580 <_ai_platform_acquire_crc>
 8009928:	4b1b      	ldr	r3, [pc, #108]	; (8009998 <ai_platform_inputs_get+0x1cc>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009930:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009934:	d01a      	beq.n	800996c <ai_platform_inputs_get+0x1a0>
 8009936:	4b19      	ldr	r3, [pc, #100]	; (800999c <ai_platform_inputs_get+0x1d0>)
 8009938:	2201      	movs	r2, #1
 800993a:	601a      	str	r2, [r3, #0]
 800993c:	681a      	ldr	r2, [r3, #0]
 800993e:	2a00      	cmp	r2, #0
 8009940:	d1fc      	bne.n	800993c <ai_platform_inputs_get+0x170>
 8009942:	4b17      	ldr	r3, [pc, #92]	; (80099a0 <ai_platform_inputs_get+0x1d4>)
 8009944:	4a17      	ldr	r2, [pc, #92]	; (80099a4 <ai_platform_inputs_get+0x1d8>)
 8009946:	601a      	str	r2, [r3, #0]
 8009948:	681a      	ldr	r2, [r3, #0]
 800994a:	4b17      	ldr	r3, [pc, #92]	; (80099a8 <ai_platform_inputs_get+0x1dc>)
 800994c:	429a      	cmp	r2, r3
 800994e:	d01b      	beq.n	8009988 <ai_platform_inputs_get+0x1bc>
 8009950:	e7fe      	b.n	8009950 <ai_platform_inputs_get+0x184>
 8009952:	f107 0010 	add.w	r0, r7, #16
 8009956:	2218      	movs	r2, #24
 8009958:	2111      	movs	r1, #17
 800995a:	f000 fe91 	bl	800a680 <core_set_error>
 800995e:	2000      	movs	r0, #0
 8009960:	b005      	add	sp, #20
 8009962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009966:	69a8      	ldr	r0, [r5, #24]
 8009968:	2300      	movs	r3, #0
 800996a:	e7aa      	b.n	80098c2 <ai_platform_inputs_get+0xf6>
 800996c:	4b0f      	ldr	r3, [pc, #60]	; (80099ac <ai_platform_inputs_get+0x1e0>)
 800996e:	2201      	movs	r2, #1
 8009970:	601a      	str	r2, [r3, #0]
 8009972:	681a      	ldr	r2, [r3, #0]
 8009974:	2a00      	cmp	r2, #0
 8009976:	d1fc      	bne.n	8009972 <ai_platform_inputs_get+0x1a6>
 8009978:	4b0d      	ldr	r3, [pc, #52]	; (80099b0 <ai_platform_inputs_get+0x1e4>)
 800997a:	4a0a      	ldr	r2, [pc, #40]	; (80099a4 <ai_platform_inputs_get+0x1d8>)
 800997c:	601a      	str	r2, [r3, #0]
 800997e:	681a      	ldr	r2, [r3, #0]
 8009980:	4b09      	ldr	r3, [pc, #36]	; (80099a8 <ai_platform_inputs_get+0x1dc>)
 8009982:	429a      	cmp	r2, r3
 8009984:	d000      	beq.n	8009988 <ai_platform_inputs_get+0x1bc>
 8009986:	e7fe      	b.n	8009986 <ai_platform_inputs_get+0x1ba>
 8009988:	f7ff fdfc 	bl	8009584 <_ai_platform_release_crc>
 800998c:	2000      	movs	r0, #0
 800998e:	e7e7      	b.n	8009960 <ai_platform_inputs_get+0x194>
 8009990:	a1c00100 	.word	0xa1c00100
 8009994:	e0002000 	.word	0xe0002000
 8009998:	e0042000 	.word	0xe0042000
 800999c:	58024c08 	.word	0x58024c08
 80099a0:	58024c00 	.word	0x58024c00
 80099a4:	f407a5c2 	.word	0xf407a5c2
 80099a8:	b5e8b5cd 	.word	0xb5e8b5cd
 80099ac:	40023008 	.word	0x40023008
 80099b0:	40023000 	.word	0x40023000

080099b4 <ai_platform_outputs_get>:
 80099b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099b8:	b085      	sub	sp, #20
 80099ba:	2800      	cmp	r0, #0
 80099bc:	f000 80a9 	beq.w	8009b12 <ai_platform_outputs_get+0x15e>
 80099c0:	4b70      	ldr	r3, [pc, #448]	; (8009b84 <ai_platform_outputs_get+0x1d0>)
 80099c2:	6802      	ldr	r2, [r0, #0]
 80099c4:	429a      	cmp	r2, r3
 80099c6:	4607      	mov	r7, r0
 80099c8:	f040 80a3 	bne.w	8009b12 <ai_platform_outputs_get+0x15e>
 80099cc:	4a6e      	ldr	r2, [pc, #440]	; (8009b88 <ai_platform_outputs_get+0x1d4>)
 80099ce:	6813      	ldr	r3, [r2, #0]
 80099d0:	f023 0301 	bic.w	r3, r3, #1
 80099d4:	6013      	str	r3, [r2, #0]
 80099d6:	468b      	mov	fp, r1
 80099d8:	f7ff fdd2 	bl	8009580 <_ai_platform_acquire_crc>
 80099dc:	4b6b      	ldr	r3, [pc, #428]	; (8009b8c <ai_platform_outputs_get+0x1d8>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80099e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80099e8:	d00d      	beq.n	8009a06 <ai_platform_outputs_get+0x52>
 80099ea:	4b69      	ldr	r3, [pc, #420]	; (8009b90 <ai_platform_outputs_get+0x1dc>)
 80099ec:	2201      	movs	r2, #1
 80099ee:	601a      	str	r2, [r3, #0]
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	2a00      	cmp	r2, #0
 80099f4:	d1fc      	bne.n	80099f0 <ai_platform_outputs_get+0x3c>
 80099f6:	4b67      	ldr	r3, [pc, #412]	; (8009b94 <ai_platform_outputs_get+0x1e0>)
 80099f8:	4a67      	ldr	r2, [pc, #412]	; (8009b98 <ai_platform_outputs_get+0x1e4>)
 80099fa:	601a      	str	r2, [r3, #0]
 80099fc:	681a      	ldr	r2, [r3, #0]
 80099fe:	4b67      	ldr	r3, [pc, #412]	; (8009b9c <ai_platform_outputs_get+0x1e8>)
 8009a00:	429a      	cmp	r2, r3
 8009a02:	d00d      	beq.n	8009a20 <ai_platform_outputs_get+0x6c>
 8009a04:	e7fe      	b.n	8009a04 <ai_platform_outputs_get+0x50>
 8009a06:	4b66      	ldr	r3, [pc, #408]	; (8009ba0 <ai_platform_outputs_get+0x1ec>)
 8009a08:	2201      	movs	r2, #1
 8009a0a:	601a      	str	r2, [r3, #0]
 8009a0c:	681a      	ldr	r2, [r3, #0]
 8009a0e:	2a00      	cmp	r2, #0
 8009a10:	d1fc      	bne.n	8009a0c <ai_platform_outputs_get+0x58>
 8009a12:	4b64      	ldr	r3, [pc, #400]	; (8009ba4 <ai_platform_outputs_get+0x1f0>)
 8009a14:	4a60      	ldr	r2, [pc, #384]	; (8009b98 <ai_platform_outputs_get+0x1e4>)
 8009a16:	601a      	str	r2, [r3, #0]
 8009a18:	681a      	ldr	r2, [r3, #0]
 8009a1a:	4b60      	ldr	r3, [pc, #384]	; (8009b9c <ai_platform_outputs_get+0x1e8>)
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d177      	bne.n	8009b10 <ai_platform_outputs_get+0x15c>
 8009a20:	f7ff fdb0 	bl	8009584 <_ai_platform_release_crc>
 8009a24:	f1bb 0f00 	cmp.w	fp, #0
 8009a28:	d002      	beq.n	8009a30 <ai_platform_outputs_get+0x7c>
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	f8ab 3000 	strh.w	r3, [fp]
 8009a30:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	f240 809a 	bls.w	8009b6c <ai_platform_outputs_get+0x1b8>
 8009a38:	6b3e      	ldr	r6, [r7, #48]	; 0x30
 8009a3a:	f116 0f0c 	cmn.w	r6, #12
 8009a3e:	f000 8095 	beq.w	8009b6c <ai_platform_outputs_get+0x1b8>
 8009a42:	89b3      	ldrh	r3, [r6, #12]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	f000 8091 	beq.w	8009b6c <ai_platform_outputs_get+0x1b8>
 8009a4a:	6933      	ldr	r3, [r6, #16]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	f000 808d 	beq.w	8009b6c <ai_platform_outputs_get+0x1b8>
 8009a52:	681d      	ldr	r5, [r3, #0]
 8009a54:	2d00      	cmp	r5, #0
 8009a56:	f000 8089 	beq.w	8009b6c <ai_platform_outputs_get+0x1b8>
 8009a5a:	f04f 0800 	mov.w	r8, #0
 8009a5e:	f8cd b008 	str.w	fp, [sp, #8]
 8009a62:	46c1      	mov	r9, r8
 8009a64:	46bb      	mov	fp, r7
 8009a66:	6970      	ldr	r0, [r6, #20]
 8009a68:	69aa      	ldr	r2, [r5, #24]
 8009a6a:	68ab      	ldr	r3, [r5, #8]
 8009a6c:	6844      	ldr	r4, [r0, #4]
 8009a6e:	f8d0 a008 	ldr.w	sl, [r0, #8]
 8009a72:	6810      	ldr	r0, [r2, #0]
 8009a74:	68ef      	ldr	r7, [r5, #12]
 8009a76:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8009a7a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009a7e:	9301      	str	r3, [sp, #4]
 8009a80:	9203      	str	r2, [sp, #12]
 8009a82:	f002 fd77 	bl	800c574 <ai_array_to_buffer_fmt>
 8009a86:	9a03      	ldr	r2, [sp, #12]
 8009a88:	4601      	mov	r1, r0
 8009a8a:	69a8      	ldr	r0, [r5, #24]
 8009a8c:	eb0a 0302 	add.w	r3, sl, r2
 8009a90:	4444      	add	r4, r8
 8009a92:	f8d0 e008 	ldr.w	lr, [r0, #8]
 8009a96:	b16b      	cbz	r3, 8009ab4 <ai_platform_outputs_get+0x100>
 8009a98:	2000      	movs	r0, #0
 8009a9a:	f84a 0039 	str.w	r0, [sl, r9, lsl #3]
 8009a9e:	6828      	ldr	r0, [r5, #0]
 8009aa0:	6058      	str	r0, [r3, #4]
 8009aa2:	2800      	cmp	r0, #0
 8009aa4:	d051      	beq.n	8009b4a <ai_platform_outputs_get+0x196>
 8009aa6:	8840      	ldrh	r0, [r0, #2]
 8009aa8:	2800      	cmp	r0, #0
 8009aaa:	d04e      	beq.n	8009b4a <ai_platform_outputs_get+0x196>
 8009aac:	2001      	movs	r0, #1
 8009aae:	f84a 0002 	str.w	r0, [sl, r2]
 8009ab2:	69a8      	ldr	r0, [r5, #24]
 8009ab4:	6842      	ldr	r2, [r0, #4]
 8009ab6:	6122      	str	r2, [r4, #16]
 8009ab8:	f04f 0001 	mov.w	r0, #1
 8009abc:	7520      	strb	r0, [r4, #20]
 8009abe:	9a01      	ldr	r2, [sp, #4]
 8009ac0:	6960      	ldr	r0, [r4, #20]
 8009ac2:	60a3      	str	r3, [r4, #8]
 8009ac4:	f362 201f 	bfi	r0, r2, #8, #24
 8009ac8:	e9c4 1e00 	strd	r1, lr, [r4]
 8009acc:	e9c4 0705 	strd	r0, r7, [r4, #20]
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	60e3      	str	r3, [r4, #12]
 8009ad4:	89b0      	ldrh	r0, [r6, #12]
 8009ad6:	f109 0301 	add.w	r3, r9, #1
 8009ada:	4283      	cmp	r3, r0
 8009adc:	4699      	mov	r9, r3
 8009ade:	b29a      	uxth	r2, r3
 8009ae0:	d207      	bcs.n	8009af2 <ai_platform_outputs_get+0x13e>
 8009ae2:	6930      	ldr	r0, [r6, #16]
 8009ae4:	b128      	cbz	r0, 8009af2 <ai_platform_outputs_get+0x13e>
 8009ae6:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 8009aea:	f108 081c 	add.w	r8, r8, #28
 8009aee:	2d00      	cmp	r5, #0
 8009af0:	d1b9      	bne.n	8009a66 <ai_platform_outputs_get+0xb2>
 8009af2:	465f      	mov	r7, fp
 8009af4:	f8dd b008 	ldr.w	fp, [sp, #8]
 8009af8:	2a00      	cmp	r2, #0
 8009afa:	d037      	beq.n	8009b6c <ai_platform_outputs_get+0x1b8>
 8009afc:	6973      	ldr	r3, [r6, #20]
 8009afe:	6858      	ldr	r0, [r3, #4]
 8009b00:	f1bb 0f00 	cmp.w	fp, #0
 8009b04:	d001      	beq.n	8009b0a <ai_platform_outputs_get+0x156>
 8009b06:	f8ab 2000 	strh.w	r2, [fp]
 8009b0a:	b005      	add	sp, #20
 8009b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b10:	e7fe      	b.n	8009b10 <ai_platform_outputs_get+0x15c>
 8009b12:	4a1d      	ldr	r2, [pc, #116]	; (8009b88 <ai_platform_outputs_get+0x1d4>)
 8009b14:	6813      	ldr	r3, [r2, #0]
 8009b16:	f023 0301 	bic.w	r3, r3, #1
 8009b1a:	6013      	str	r3, [r2, #0]
 8009b1c:	f7ff fd30 	bl	8009580 <_ai_platform_acquire_crc>
 8009b20:	4b1a      	ldr	r3, [pc, #104]	; (8009b8c <ai_platform_outputs_get+0x1d8>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009b28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b2c:	d010      	beq.n	8009b50 <ai_platform_outputs_get+0x19c>
 8009b2e:	4b18      	ldr	r3, [pc, #96]	; (8009b90 <ai_platform_outputs_get+0x1dc>)
 8009b30:	2201      	movs	r2, #1
 8009b32:	601a      	str	r2, [r3, #0]
 8009b34:	681a      	ldr	r2, [r3, #0]
 8009b36:	2a00      	cmp	r2, #0
 8009b38:	d1fc      	bne.n	8009b34 <ai_platform_outputs_get+0x180>
 8009b3a:	4b16      	ldr	r3, [pc, #88]	; (8009b94 <ai_platform_outputs_get+0x1e0>)
 8009b3c:	4a16      	ldr	r2, [pc, #88]	; (8009b98 <ai_platform_outputs_get+0x1e4>)
 8009b3e:	601a      	str	r2, [r3, #0]
 8009b40:	681a      	ldr	r2, [r3, #0]
 8009b42:	4b16      	ldr	r3, [pc, #88]	; (8009b9c <ai_platform_outputs_get+0x1e8>)
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d019      	beq.n	8009b7c <ai_platform_outputs_get+0x1c8>
 8009b48:	e7fe      	b.n	8009b48 <ai_platform_outputs_get+0x194>
 8009b4a:	69a8      	ldr	r0, [r5, #24]
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	e7b1      	b.n	8009ab4 <ai_platform_outputs_get+0x100>
 8009b50:	4b13      	ldr	r3, [pc, #76]	; (8009ba0 <ai_platform_outputs_get+0x1ec>)
 8009b52:	2201      	movs	r2, #1
 8009b54:	601a      	str	r2, [r3, #0]
 8009b56:	681a      	ldr	r2, [r3, #0]
 8009b58:	2a00      	cmp	r2, #0
 8009b5a:	d1fc      	bne.n	8009b56 <ai_platform_outputs_get+0x1a2>
 8009b5c:	4b11      	ldr	r3, [pc, #68]	; (8009ba4 <ai_platform_outputs_get+0x1f0>)
 8009b5e:	4a0e      	ldr	r2, [pc, #56]	; (8009b98 <ai_platform_outputs_get+0x1e4>)
 8009b60:	601a      	str	r2, [r3, #0]
 8009b62:	681a      	ldr	r2, [r3, #0]
 8009b64:	4b0d      	ldr	r3, [pc, #52]	; (8009b9c <ai_platform_outputs_get+0x1e8>)
 8009b66:	429a      	cmp	r2, r3
 8009b68:	d008      	beq.n	8009b7c <ai_platform_outputs_get+0x1c8>
 8009b6a:	e7fe      	b.n	8009b6a <ai_platform_outputs_get+0x1b6>
 8009b6c:	f107 0010 	add.w	r0, r7, #16
 8009b70:	2218      	movs	r2, #24
 8009b72:	2111      	movs	r1, #17
 8009b74:	f000 fd84 	bl	800a680 <core_set_error>
 8009b78:	2000      	movs	r0, #0
 8009b7a:	e7c6      	b.n	8009b0a <ai_platform_outputs_get+0x156>
 8009b7c:	f7ff fd02 	bl	8009584 <_ai_platform_release_crc>
 8009b80:	2000      	movs	r0, #0
 8009b82:	e7c2      	b.n	8009b0a <ai_platform_outputs_get+0x156>
 8009b84:	a1c00100 	.word	0xa1c00100
 8009b88:	e0002000 	.word	0xe0002000
 8009b8c:	e0042000 	.word	0xe0042000
 8009b90:	58024c08 	.word	0x58024c08
 8009b94:	58024c00 	.word	0x58024c00
 8009b98:	f407a5c2 	.word	0xf407a5c2
 8009b9c:	b5e8b5cd 	.word	0xb5e8b5cd
 8009ba0:	40023008 	.word	0x40023008
 8009ba4:	40023000 	.word	0x40023000

08009ba8 <ai_platform_network_create>:
 8009ba8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009bac:	b083      	sub	sp, #12
 8009bae:	4606      	mov	r6, r0
 8009bb0:	4615      	mov	r5, r2
 8009bb2:	461f      	mov	r7, r3
 8009bb4:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
 8009bb8:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
 8009bbc:	f7ff fce0 	bl	8009580 <_ai_platform_acquire_crc>
 8009bc0:	b178      	cbz	r0, 8009be2 <ai_platform_network_create+0x3a>
 8009bc2:	4b5f      	ldr	r3, [pc, #380]	; (8009d40 <ai_platform_network_create+0x198>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009bca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009bce:	4602      	mov	r2, r0
 8009bd0:	d00d      	beq.n	8009bee <ai_platform_network_create+0x46>
 8009bd2:	4b5c      	ldr	r3, [pc, #368]	; (8009d44 <ai_platform_network_create+0x19c>)
 8009bd4:	2118      	movs	r1, #24
 8009bd6:	6019      	str	r1, [r3, #0]
 8009bd8:	6819      	ldr	r1, [r3, #0]
 8009bda:	2918      	cmp	r1, #24
 8009bdc:	d01a      	beq.n	8009c14 <ai_platform_network_create+0x6c>
 8009bde:	f7ff fcd1 	bl	8009584 <_ai_platform_release_crc>
 8009be2:	f244 1333 	movw	r3, #16691	; 0x4133
 8009be6:	4618      	mov	r0, r3
 8009be8:	b003      	add	sp, #12
 8009bea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bee:	4b56      	ldr	r3, [pc, #344]	; (8009d48 <ai_platform_network_create+0x1a0>)
 8009bf0:	2101      	movs	r1, #1
 8009bf2:	6019      	str	r1, [r3, #0]
 8009bf4:	2114      	movs	r1, #20
 8009bf6:	e001      	b.n	8009bfc <ai_platform_network_create+0x54>
 8009bf8:	3901      	subs	r1, #1
 8009bfa:	d002      	beq.n	8009c02 <ai_platform_network_create+0x5a>
 8009bfc:	6818      	ldr	r0, [r3, #0]
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	d1fa      	bne.n	8009bf8 <ai_platform_network_create+0x50>
 8009c02:	4b51      	ldr	r3, [pc, #324]	; (8009d48 <ai_platform_network_create+0x1a0>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	b91b      	cbnz	r3, 8009c10 <ai_platform_network_create+0x68>
 8009c08:	4b50      	ldr	r3, [pc, #320]	; (8009d4c <ai_platform_network_create+0x1a4>)
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	3301      	adds	r3, #1
 8009c0e:	d006      	beq.n	8009c1e <ai_platform_network_create+0x76>
 8009c10:	4610      	mov	r0, r2
 8009c12:	e7e4      	b.n	8009bde <ai_platform_network_create+0x36>
 8009c14:	2101      	movs	r1, #1
 8009c16:	6019      	str	r1, [r3, #0]
 8009c18:	6819      	ldr	r1, [r3, #0]
 8009c1a:	2900      	cmp	r1, #0
 8009c1c:	d1fc      	bne.n	8009c18 <ai_platform_network_create+0x70>
 8009c1e:	4610      	mov	r0, r2
 8009c20:	f7ff fcb0 	bl	8009584 <_ai_platform_release_crc>
 8009c24:	4a4a      	ldr	r2, [pc, #296]	; (8009d50 <ai_platform_network_create+0x1a8>)
 8009c26:	6813      	ldr	r3, [r2, #0]
 8009c28:	f023 0301 	bic.w	r3, r3, #1
 8009c2c:	6013      	str	r3, [r2, #0]
 8009c2e:	f7ff fca7 	bl	8009580 <_ai_platform_acquire_crc>
 8009c32:	4b43      	ldr	r3, [pc, #268]	; (8009d40 <ai_platform_network_create+0x198>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009c3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c3e:	d00d      	beq.n	8009c5c <ai_platform_network_create+0xb4>
 8009c40:	4b40      	ldr	r3, [pc, #256]	; (8009d44 <ai_platform_network_create+0x19c>)
 8009c42:	2201      	movs	r2, #1
 8009c44:	601a      	str	r2, [r3, #0]
 8009c46:	681a      	ldr	r2, [r3, #0]
 8009c48:	2a00      	cmp	r2, #0
 8009c4a:	d1fc      	bne.n	8009c46 <ai_platform_network_create+0x9e>
 8009c4c:	4b41      	ldr	r3, [pc, #260]	; (8009d54 <ai_platform_network_create+0x1ac>)
 8009c4e:	4a42      	ldr	r2, [pc, #264]	; (8009d58 <ai_platform_network_create+0x1b0>)
 8009c50:	601a      	str	r2, [r3, #0]
 8009c52:	681a      	ldr	r2, [r3, #0]
 8009c54:	4b41      	ldr	r3, [pc, #260]	; (8009d5c <ai_platform_network_create+0x1b4>)
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d00e      	beq.n	8009c78 <ai_platform_network_create+0xd0>
 8009c5a:	e7fe      	b.n	8009c5a <ai_platform_network_create+0xb2>
 8009c5c:	4b3a      	ldr	r3, [pc, #232]	; (8009d48 <ai_platform_network_create+0x1a0>)
 8009c5e:	2201      	movs	r2, #1
 8009c60:	601a      	str	r2, [r3, #0]
 8009c62:	681a      	ldr	r2, [r3, #0]
 8009c64:	2a00      	cmp	r2, #0
 8009c66:	d1fc      	bne.n	8009c62 <ai_platform_network_create+0xba>
 8009c68:	4b38      	ldr	r3, [pc, #224]	; (8009d4c <ai_platform_network_create+0x1a4>)
 8009c6a:	4a3b      	ldr	r2, [pc, #236]	; (8009d58 <ai_platform_network_create+0x1b0>)
 8009c6c:	601a      	str	r2, [r3, #0]
 8009c6e:	681a      	ldr	r2, [r3, #0]
 8009c70:	4b3a      	ldr	r3, [pc, #232]	; (8009d5c <ai_platform_network_create+0x1b4>)
 8009c72:	429a      	cmp	r2, r3
 8009c74:	d000      	beq.n	8009c78 <ai_platform_network_create+0xd0>
 8009c76:	e7fe      	b.n	8009c76 <ai_platform_network_create+0xce>
 8009c78:	f7ff fc84 	bl	8009584 <_ai_platform_release_crc>
 8009c7c:	b1ae      	cbz	r6, 8009caa <ai_platform_network_create+0x102>
 8009c7e:	4b38      	ldr	r3, [pc, #224]	; (8009d60 <ai_platform_network_create+0x1b8>)
 8009c80:	602b      	str	r3, [r5, #0]
 8009c82:	6035      	str	r5, [r6, #0]
 8009c84:	f000 fcf4 	bl	800a670 <core_init>
 8009c88:	b990      	cbnz	r0, 8009cb0 <ai_platform_network_create+0x108>
 8009c8a:	2430      	movs	r4, #48	; 0x30
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	6033      	str	r3, [r6, #0]
 8009c90:	2610      	movs	r6, #16
 8009c92:	464a      	mov	r2, r9
 8009c94:	4641      	mov	r1, r8
 8009c96:	4638      	mov	r0, r7
 8009c98:	f002 fc52 	bl	800c540 <ai_version_get>
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	f364 0307 	bfi	r3, r4, #0, #8
 8009ca2:	6468      	str	r0, [r5, #68]	; 0x44
 8009ca4:	f366 231f 	bfi	r3, r6, #8, #24
 8009ca8:	e79d      	b.n	8009be6 <ai_platform_network_create+0x3e>
 8009caa:	f241 0310 	movw	r3, #4112	; 0x1010
 8009cae:	e79a      	b.n	8009be6 <ai_platform_network_create+0x3e>
 8009cb0:	4a27      	ldr	r2, [pc, #156]	; (8009d50 <ai_platform_network_create+0x1a8>)
 8009cb2:	6813      	ldr	r3, [r2, #0]
 8009cb4:	f023 0301 	bic.w	r3, r3, #1
 8009cb8:	6013      	str	r3, [r2, #0]
 8009cba:	f7ff fc61 	bl	8009580 <_ai_platform_acquire_crc>
 8009cbe:	4b20      	ldr	r3, [pc, #128]	; (8009d40 <ai_platform_network_create+0x198>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009cc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009cca:	d00d      	beq.n	8009ce8 <ai_platform_network_create+0x140>
 8009ccc:	4b1d      	ldr	r3, [pc, #116]	; (8009d44 <ai_platform_network_create+0x19c>)
 8009cce:	2201      	movs	r2, #1
 8009cd0:	601a      	str	r2, [r3, #0]
 8009cd2:	681a      	ldr	r2, [r3, #0]
 8009cd4:	2a00      	cmp	r2, #0
 8009cd6:	d1fc      	bne.n	8009cd2 <ai_platform_network_create+0x12a>
 8009cd8:	4b1e      	ldr	r3, [pc, #120]	; (8009d54 <ai_platform_network_create+0x1ac>)
 8009cda:	4a1f      	ldr	r2, [pc, #124]	; (8009d58 <ai_platform_network_create+0x1b0>)
 8009cdc:	601a      	str	r2, [r3, #0]
 8009cde:	681a      	ldr	r2, [r3, #0]
 8009ce0:	4b1e      	ldr	r3, [pc, #120]	; (8009d5c <ai_platform_network_create+0x1b4>)
 8009ce2:	429a      	cmp	r2, r3
 8009ce4:	d00e      	beq.n	8009d04 <ai_platform_network_create+0x15c>
 8009ce6:	e7fe      	b.n	8009ce6 <ai_platform_network_create+0x13e>
 8009ce8:	4b17      	ldr	r3, [pc, #92]	; (8009d48 <ai_platform_network_create+0x1a0>)
 8009cea:	2201      	movs	r2, #1
 8009cec:	601a      	str	r2, [r3, #0]
 8009cee:	681a      	ldr	r2, [r3, #0]
 8009cf0:	2a00      	cmp	r2, #0
 8009cf2:	d1fc      	bne.n	8009cee <ai_platform_network_create+0x146>
 8009cf4:	4b15      	ldr	r3, [pc, #84]	; (8009d4c <ai_platform_network_create+0x1a4>)
 8009cf6:	4a18      	ldr	r2, [pc, #96]	; (8009d58 <ai_platform_network_create+0x1b0>)
 8009cf8:	601a      	str	r2, [r3, #0]
 8009cfa:	681a      	ldr	r2, [r3, #0]
 8009cfc:	4b17      	ldr	r3, [pc, #92]	; (8009d5c <ai_platform_network_create+0x1b4>)
 8009cfe:	429a      	cmp	r2, r3
 8009d00:	d000      	beq.n	8009d04 <ai_platform_network_create+0x15c>
 8009d02:	e7fe      	b.n	8009d02 <ai_platform_network_create+0x15a>
 8009d04:	f7ff fc3e 	bl	8009584 <_ai_platform_release_crc>
 8009d08:	2200      	movs	r2, #0
 8009d0a:	4641      	mov	r1, r8
 8009d0c:	4638      	mov	r0, r7
 8009d0e:	f002 fc17 	bl	800c540 <ai_version_get>
 8009d12:	2200      	movs	r2, #0
 8009d14:	4604      	mov	r4, r0
 8009d16:	2105      	movs	r1, #5
 8009d18:	2001      	movs	r0, #1
 8009d1a:	f002 fc11 	bl	800c540 <ai_version_get>
 8009d1e:	4284      	cmp	r4, r0
 8009d20:	d001      	beq.n	8009d26 <ai_platform_network_create+0x17e>
 8009d22:	2401      	movs	r4, #1
 8009d24:	e7b2      	b.n	8009c8c <ai_platform_network_create+0xe4>
 8009d26:	a802      	add	r0, sp, #8
 8009d28:	4b0e      	ldr	r3, [pc, #56]	; (8009d64 <ai_platform_network_create+0x1bc>)
 8009d2a:	f840 3d04 	str.w	r3, [r0, #-4]!
 8009d2e:	f002 fb4b 	bl	800c3c8 <ai_check_custom_types>
 8009d32:	b110      	cbz	r0, 8009d3a <ai_platform_network_create+0x192>
 8009d34:	2600      	movs	r6, #0
 8009d36:	4634      	mov	r4, r6
 8009d38:	e7ab      	b.n	8009c92 <ai_platform_network_create+0xea>
 8009d3a:	2402      	movs	r4, #2
 8009d3c:	e7a6      	b.n	8009c8c <ai_platform_network_create+0xe4>
 8009d3e:	bf00      	nop
 8009d40:	e0042000 	.word	0xe0042000
 8009d44:	58024c08 	.word	0x58024c08
 8009d48:	40023008 	.word	0x40023008
 8009d4c:	40023000 	.word	0x40023000
 8009d50:	e0002000 	.word	0xe0002000
 8009d54:	58024c00 	.word	0x58024c00
 8009d58:	f407a5c2 	.word	0xf407a5c2
 8009d5c:	b5e8b5cd 	.word	0xb5e8b5cd
 8009d60:	a1c00100 	.word	0xa1c00100
 8009d64:	84048403 	.word	0x84048403

08009d68 <ai_platform_network_destroy>:
 8009d68:	b510      	push	{r4, lr}
 8009d6a:	4604      	mov	r4, r0
 8009d6c:	b118      	cbz	r0, 8009d76 <ai_platform_network_destroy+0xe>
 8009d6e:	4b31      	ldr	r3, [pc, #196]	; (8009e34 <ai_platform_network_destroy+0xcc>)
 8009d70:	6802      	ldr	r2, [r0, #0]
 8009d72:	429a      	cmp	r2, r3
 8009d74:	d02d      	beq.n	8009dd2 <ai_platform_network_destroy+0x6a>
 8009d76:	4a30      	ldr	r2, [pc, #192]	; (8009e38 <ai_platform_network_destroy+0xd0>)
 8009d78:	6813      	ldr	r3, [r2, #0]
 8009d7a:	f023 0301 	bic.w	r3, r3, #1
 8009d7e:	6013      	str	r3, [r2, #0]
 8009d80:	f7ff fbfe 	bl	8009580 <_ai_platform_acquire_crc>
 8009d84:	4b2d      	ldr	r3, [pc, #180]	; (8009e3c <ai_platform_network_destroy+0xd4>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009d8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d90:	d00d      	beq.n	8009dae <ai_platform_network_destroy+0x46>
 8009d92:	4b2b      	ldr	r3, [pc, #172]	; (8009e40 <ai_platform_network_destroy+0xd8>)
 8009d94:	2201      	movs	r2, #1
 8009d96:	601a      	str	r2, [r3, #0]
 8009d98:	681a      	ldr	r2, [r3, #0]
 8009d9a:	2a00      	cmp	r2, #0
 8009d9c:	d1fc      	bne.n	8009d98 <ai_platform_network_destroy+0x30>
 8009d9e:	4b29      	ldr	r3, [pc, #164]	; (8009e44 <ai_platform_network_destroy+0xdc>)
 8009da0:	4a29      	ldr	r2, [pc, #164]	; (8009e48 <ai_platform_network_destroy+0xe0>)
 8009da2:	601a      	str	r2, [r3, #0]
 8009da4:	681a      	ldr	r2, [r3, #0]
 8009da6:	4b29      	ldr	r3, [pc, #164]	; (8009e4c <ai_platform_network_destroy+0xe4>)
 8009da8:	429a      	cmp	r2, r3
 8009daa:	d00e      	beq.n	8009dca <ai_platform_network_destroy+0x62>
 8009dac:	e7fe      	b.n	8009dac <ai_platform_network_destroy+0x44>
 8009dae:	4b28      	ldr	r3, [pc, #160]	; (8009e50 <ai_platform_network_destroy+0xe8>)
 8009db0:	2201      	movs	r2, #1
 8009db2:	601a      	str	r2, [r3, #0]
 8009db4:	681a      	ldr	r2, [r3, #0]
 8009db6:	2a00      	cmp	r2, #0
 8009db8:	d1fc      	bne.n	8009db4 <ai_platform_network_destroy+0x4c>
 8009dba:	4b26      	ldr	r3, [pc, #152]	; (8009e54 <ai_platform_network_destroy+0xec>)
 8009dbc:	4a22      	ldr	r2, [pc, #136]	; (8009e48 <ai_platform_network_destroy+0xe0>)
 8009dbe:	601a      	str	r2, [r3, #0]
 8009dc0:	681a      	ldr	r2, [r3, #0]
 8009dc2:	4b22      	ldr	r3, [pc, #136]	; (8009e4c <ai_platform_network_destroy+0xe4>)
 8009dc4:	429a      	cmp	r2, r3
 8009dc6:	d000      	beq.n	8009dca <ai_platform_network_destroy+0x62>
 8009dc8:	e7fe      	b.n	8009dc8 <ai_platform_network_destroy+0x60>
 8009dca:	f7ff fbdb 	bl	8009584 <_ai_platform_release_crc>
 8009dce:	4620      	mov	r0, r4
 8009dd0:	bd10      	pop	{r4, pc}
 8009dd2:	4a19      	ldr	r2, [pc, #100]	; (8009e38 <ai_platform_network_destroy+0xd0>)
 8009dd4:	6813      	ldr	r3, [r2, #0]
 8009dd6:	f023 0301 	bic.w	r3, r3, #1
 8009dda:	6013      	str	r3, [r2, #0]
 8009ddc:	f7ff fbd0 	bl	8009580 <_ai_platform_acquire_crc>
 8009de0:	4b16      	ldr	r3, [pc, #88]	; (8009e3c <ai_platform_network_destroy+0xd4>)
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009de8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009dec:	d00d      	beq.n	8009e0a <ai_platform_network_destroy+0xa2>
 8009dee:	4b14      	ldr	r3, [pc, #80]	; (8009e40 <ai_platform_network_destroy+0xd8>)
 8009df0:	2201      	movs	r2, #1
 8009df2:	601a      	str	r2, [r3, #0]
 8009df4:	681a      	ldr	r2, [r3, #0]
 8009df6:	2a00      	cmp	r2, #0
 8009df8:	d1fc      	bne.n	8009df4 <ai_platform_network_destroy+0x8c>
 8009dfa:	4b12      	ldr	r3, [pc, #72]	; (8009e44 <ai_platform_network_destroy+0xdc>)
 8009dfc:	4a12      	ldr	r2, [pc, #72]	; (8009e48 <ai_platform_network_destroy+0xe0>)
 8009dfe:	601a      	str	r2, [r3, #0]
 8009e00:	681a      	ldr	r2, [r3, #0]
 8009e02:	4b12      	ldr	r3, [pc, #72]	; (8009e4c <ai_platform_network_destroy+0xe4>)
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d00e      	beq.n	8009e26 <ai_platform_network_destroy+0xbe>
 8009e08:	e7fe      	b.n	8009e08 <ai_platform_network_destroy+0xa0>
 8009e0a:	4b11      	ldr	r3, [pc, #68]	; (8009e50 <ai_platform_network_destroy+0xe8>)
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	601a      	str	r2, [r3, #0]
 8009e10:	681a      	ldr	r2, [r3, #0]
 8009e12:	2a00      	cmp	r2, #0
 8009e14:	d1fc      	bne.n	8009e10 <ai_platform_network_destroy+0xa8>
 8009e16:	4b0f      	ldr	r3, [pc, #60]	; (8009e54 <ai_platform_network_destroy+0xec>)
 8009e18:	4a0b      	ldr	r2, [pc, #44]	; (8009e48 <ai_platform_network_destroy+0xe0>)
 8009e1a:	601a      	str	r2, [r3, #0]
 8009e1c:	681a      	ldr	r2, [r3, #0]
 8009e1e:	4b0b      	ldr	r3, [pc, #44]	; (8009e4c <ai_platform_network_destroy+0xe4>)
 8009e20:	429a      	cmp	r2, r3
 8009e22:	d000      	beq.n	8009e26 <ai_platform_network_destroy+0xbe>
 8009e24:	e7fe      	b.n	8009e24 <ai_platform_network_destroy+0xbc>
 8009e26:	f7ff fbad 	bl	8009584 <_ai_platform_release_crc>
 8009e2a:	4620      	mov	r0, r4
 8009e2c:	f002 fb70 	bl	800c510 <ai_layers_destroy_all>
 8009e30:	2400      	movs	r4, #0
 8009e32:	e7cc      	b.n	8009dce <ai_platform_network_destroy+0x66>
 8009e34:	a1c00100 	.word	0xa1c00100
 8009e38:	e0002000 	.word	0xe0002000
 8009e3c:	e0042000 	.word	0xe0042000
 8009e40:	58024c08 	.word	0x58024c08
 8009e44:	58024c00 	.word	0x58024c00
 8009e48:	f407a5c2 	.word	0xf407a5c2
 8009e4c:	b5e8b5cd 	.word	0xb5e8b5cd
 8009e50:	40023008 	.word	0x40023008
 8009e54:	40023000 	.word	0x40023000

08009e58 <ai_platform_network_init>:
 8009e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e5c:	2800      	cmp	r0, #0
 8009e5e:	d04b      	beq.n	8009ef8 <ai_platform_network_init+0xa0>
 8009e60:	4b79      	ldr	r3, [pc, #484]	; (800a048 <ai_platform_network_init+0x1f0>)
 8009e62:	6802      	ldr	r2, [r0, #0]
 8009e64:	429a      	cmp	r2, r3
 8009e66:	4604      	mov	r4, r0
 8009e68:	d146      	bne.n	8009ef8 <ai_platform_network_init+0xa0>
 8009e6a:	4a78      	ldr	r2, [pc, #480]	; (800a04c <ai_platform_network_init+0x1f4>)
 8009e6c:	6813      	ldr	r3, [r2, #0]
 8009e6e:	f023 0301 	bic.w	r3, r3, #1
 8009e72:	6013      	str	r3, [r2, #0]
 8009e74:	460e      	mov	r6, r1
 8009e76:	f7ff fb83 	bl	8009580 <_ai_platform_acquire_crc>
 8009e7a:	4b75      	ldr	r3, [pc, #468]	; (800a050 <ai_platform_network_init+0x1f8>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009e82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e86:	d00d      	beq.n	8009ea4 <ai_platform_network_init+0x4c>
 8009e88:	4b72      	ldr	r3, [pc, #456]	; (800a054 <ai_platform_network_init+0x1fc>)
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	601a      	str	r2, [r3, #0]
 8009e8e:	681a      	ldr	r2, [r3, #0]
 8009e90:	2a00      	cmp	r2, #0
 8009e92:	d1fc      	bne.n	8009e8e <ai_platform_network_init+0x36>
 8009e94:	4b70      	ldr	r3, [pc, #448]	; (800a058 <ai_platform_network_init+0x200>)
 8009e96:	4a71      	ldr	r2, [pc, #452]	; (800a05c <ai_platform_network_init+0x204>)
 8009e98:	601a      	str	r2, [r3, #0]
 8009e9a:	681a      	ldr	r2, [r3, #0]
 8009e9c:	4b70      	ldr	r3, [pc, #448]	; (800a060 <ai_platform_network_init+0x208>)
 8009e9e:	429a      	cmp	r2, r3
 8009ea0:	d00d      	beq.n	8009ebe <ai_platform_network_init+0x66>
 8009ea2:	e7fe      	b.n	8009ea2 <ai_platform_network_init+0x4a>
 8009ea4:	4b6f      	ldr	r3, [pc, #444]	; (800a064 <ai_platform_network_init+0x20c>)
 8009ea6:	2201      	movs	r2, #1
 8009ea8:	601a      	str	r2, [r3, #0]
 8009eaa:	681a      	ldr	r2, [r3, #0]
 8009eac:	2a00      	cmp	r2, #0
 8009eae:	d1fc      	bne.n	8009eaa <ai_platform_network_init+0x52>
 8009eb0:	4b6d      	ldr	r3, [pc, #436]	; (800a068 <ai_platform_network_init+0x210>)
 8009eb2:	4a6a      	ldr	r2, [pc, #424]	; (800a05c <ai_platform_network_init+0x204>)
 8009eb4:	601a      	str	r2, [r3, #0]
 8009eb6:	681a      	ldr	r2, [r3, #0]
 8009eb8:	4b69      	ldr	r3, [pc, #420]	; (800a060 <ai_platform_network_init+0x208>)
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d11b      	bne.n	8009ef6 <ai_platform_network_init+0x9e>
 8009ebe:	f7ff fb61 	bl	8009584 <_ai_platform_release_crc>
 8009ec2:	2e00      	cmp	r6, #0
 8009ec4:	d034      	beq.n	8009f30 <ai_platform_network_init+0xd8>
 8009ec6:	4b69      	ldr	r3, [pc, #420]	; (800a06c <ai_platform_network_init+0x214>)
 8009ec8:	6832      	ldr	r2, [r6, #0]
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	d149      	bne.n	8009f62 <ai_platform_network_init+0x10a>
 8009ece:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8009ed2:	6930      	ldr	r0, [r6, #16]
 8009ed4:	89b3      	ldrh	r3, [r6, #12]
 8009ed6:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
 8009eda:	62a0      	str	r0, [r4, #40]	; 0x28
 8009edc:	e9c4 2107 	strd	r2, r1, [r4, #28]
 8009ee0:	2203      	movs	r2, #3
 8009ee2:	f8a4 c026 	strh.w	ip, [r4, #38]	; 0x26
 8009ee6:	84a3      	strh	r3, [r4, #36]	; 0x24
 8009ee8:	60e2      	str	r2, [r4, #12]
 8009eea:	4620      	mov	r0, r4
 8009eec:	f002 fa96 	bl	800c41c <ai_layers_init_all>
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ef6:	e7fe      	b.n	8009ef6 <ai_platform_network_init+0x9e>
 8009ef8:	4a54      	ldr	r2, [pc, #336]	; (800a04c <ai_platform_network_init+0x1f4>)
 8009efa:	6813      	ldr	r3, [r2, #0]
 8009efc:	f023 0301 	bic.w	r3, r3, #1
 8009f00:	6013      	str	r3, [r2, #0]
 8009f02:	f7ff fb3d 	bl	8009580 <_ai_platform_acquire_crc>
 8009f06:	4b52      	ldr	r3, [pc, #328]	; (800a050 <ai_platform_network_init+0x1f8>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009f0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f12:	d015      	beq.n	8009f40 <ai_platform_network_init+0xe8>
 8009f14:	4b4f      	ldr	r3, [pc, #316]	; (800a054 <ai_platform_network_init+0x1fc>)
 8009f16:	2201      	movs	r2, #1
 8009f18:	601a      	str	r2, [r3, #0]
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	2a00      	cmp	r2, #0
 8009f1e:	d1fc      	bne.n	8009f1a <ai_platform_network_init+0xc2>
 8009f20:	4b4d      	ldr	r3, [pc, #308]	; (800a058 <ai_platform_network_init+0x200>)
 8009f22:	4a4e      	ldr	r2, [pc, #312]	; (800a05c <ai_platform_network_init+0x204>)
 8009f24:	601a      	str	r2, [r3, #0]
 8009f26:	681a      	ldr	r2, [r3, #0]
 8009f28:	4b4d      	ldr	r3, [pc, #308]	; (800a060 <ai_platform_network_init+0x208>)
 8009f2a:	429a      	cmp	r2, r3
 8009f2c:	d015      	beq.n	8009f5a <ai_platform_network_init+0x102>
 8009f2e:	e7fe      	b.n	8009f2e <ai_platform_network_init+0xd6>
 8009f30:	f104 0010 	add.w	r0, r4, #16
 8009f34:	2211      	movs	r2, #17
 8009f36:	2110      	movs	r1, #16
 8009f38:	4634      	mov	r4, r6
 8009f3a:	f000 fba1 	bl	800a680 <core_set_error>
 8009f3e:	e7d7      	b.n	8009ef0 <ai_platform_network_init+0x98>
 8009f40:	4b48      	ldr	r3, [pc, #288]	; (800a064 <ai_platform_network_init+0x20c>)
 8009f42:	2201      	movs	r2, #1
 8009f44:	601a      	str	r2, [r3, #0]
 8009f46:	681a      	ldr	r2, [r3, #0]
 8009f48:	2a00      	cmp	r2, #0
 8009f4a:	d1fc      	bne.n	8009f46 <ai_platform_network_init+0xee>
 8009f4c:	4b46      	ldr	r3, [pc, #280]	; (800a068 <ai_platform_network_init+0x210>)
 8009f4e:	4a43      	ldr	r2, [pc, #268]	; (800a05c <ai_platform_network_init+0x204>)
 8009f50:	601a      	str	r2, [r3, #0]
 8009f52:	681a      	ldr	r2, [r3, #0]
 8009f54:	4b42      	ldr	r3, [pc, #264]	; (800a060 <ai_platform_network_init+0x208>)
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d16d      	bne.n	800a036 <ai_platform_network_init+0x1de>
 8009f5a:	f7ff fb13 	bl	8009584 <_ai_platform_release_crc>
 8009f5e:	2400      	movs	r4, #0
 8009f60:	e7c6      	b.n	8009ef0 <ai_platform_network_init+0x98>
 8009f62:	4630      	mov	r0, r6
 8009f64:	2101      	movs	r1, #1
 8009f66:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8009f6a:	f7ff facf 	bl	800950c <ai_buffer_get_size>
 8009f6e:	4635      	mov	r5, r6
 8009f70:	f106 071c 	add.w	r7, r6, #28
 8009f74:	2101      	movs	r1, #1
 8009f76:	4606      	mov	r6, r0
 8009f78:	4638      	mov	r0, r7
 8009f7a:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8009f7e:	f7ff fac5 	bl	800950c <ai_buffer_get_size>
 8009f82:	2e00      	cmp	r6, #0
 8009f84:	bf0a      	itet	eq
 8009f86:	46b6      	moveq	lr, r6
 8009f88:	f04f 0e01 	movne.w	lr, #1
 8009f8c:	4635      	moveq	r5, r6
 8009f8e:	2800      	cmp	r0, #0
 8009f90:	d14b      	bne.n	800a02a <ai_platform_network_init+0x1d2>
 8009f92:	4607      	mov	r7, r0
 8009f94:	4684      	mov	ip, r0
 8009f96:	f1b8 0f00 	cmp.w	r8, #0
 8009f9a:	d023      	beq.n	8009fe4 <ai_platform_network_init+0x18c>
 8009f9c:	8be3      	ldrh	r3, [r4, #30]
 8009f9e:	4573      	cmp	r3, lr
 8009fa0:	d207      	bcs.n	8009fb2 <ai_platform_network_init+0x15a>
 8009fa2:	f104 0010 	add.w	r0, r4, #16
 8009fa6:	2212      	movs	r2, #18
 8009fa8:	2116      	movs	r1, #22
 8009faa:	f000 fb69 	bl	800a680 <core_set_error>
 8009fae:	2400      	movs	r4, #0
 8009fb0:	e79e      	b.n	8009ef0 <ai_platform_network_init+0x98>
 8009fb2:	f1be 0f00 	cmp.w	lr, #0
 8009fb6:	d006      	beq.n	8009fc6 <ai_platform_network_init+0x16e>
 8009fb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009fba:	6a26      	ldr	r6, [r4, #32]
 8009fbc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8009fbe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009fc2:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8009fc6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8009fc8:	f8a4 e01e 	strh.w	lr, [r4, #30]
 8009fcc:	2600      	movs	r6, #0
 8009fce:	4563      	cmp	r3, ip
 8009fd0:	83a6      	strh	r6, [r4, #28]
 8009fd2:	d211      	bcs.n	8009ff8 <ai_platform_network_init+0x1a0>
 8009fd4:	f104 0010 	add.w	r0, r4, #16
 8009fd8:	2213      	movs	r2, #19
 8009fda:	2116      	movs	r1, #22
 8009fdc:	f000 fb50 	bl	800a680 <core_set_error>
 8009fe0:	4634      	mov	r4, r6
 8009fe2:	e785      	b.n	8009ef0 <ai_platform_network_init+0x98>
 8009fe4:	2e00      	cmp	r6, #0
 8009fe6:	d0d9      	beq.n	8009f9c <ai_platform_network_init+0x144>
 8009fe8:	f104 0010 	add.w	r0, r4, #16
 8009fec:	2212      	movs	r2, #18
 8009fee:	2110      	movs	r1, #16
 8009ff0:	4644      	mov	r4, r8
 8009ff2:	f000 fb45 	bl	800a680 <core_set_error>
 8009ff6:	e77b      	b.n	8009ef0 <ai_platform_network_init+0x98>
 8009ff8:	f1bc 0f00 	cmp.w	ip, #0
 8009ffc:	d013      	beq.n	800a026 <ai_platform_network_init+0x1ce>
 8009ffe:	f04f 081c 	mov.w	r8, #28
 800a002:	fb08 f80c 	mul.w	r8, r8, ip
 800a006:	eb07 0e06 	add.w	lr, r7, r6
 800a00a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800a00e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800a010:	4435      	add	r5, r6
 800a012:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a014:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800a018:	361c      	adds	r6, #28
 800a01a:	4546      	cmp	r6, r8
 800a01c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800a020:	d1f1      	bne.n	800a006 <ai_platform_network_init+0x1ae>
 800a022:	2300      	movs	r3, #0
 800a024:	e75c      	b.n	8009ee0 <ai_platform_network_init+0x88>
 800a026:	4663      	mov	r3, ip
 800a028:	e75a      	b.n	8009ee0 <ai_platform_network_init+0x88>
 800a02a:	f1b9 0f00 	cmp.w	r9, #0
 800a02e:	d003      	beq.n	800a038 <ai_platform_network_init+0x1e0>
 800a030:	f04f 0c01 	mov.w	ip, #1
 800a034:	e7af      	b.n	8009f96 <ai_platform_network_init+0x13e>
 800a036:	e7fe      	b.n	800a036 <ai_platform_network_init+0x1de>
 800a038:	f104 0010 	add.w	r0, r4, #16
 800a03c:	2213      	movs	r2, #19
 800a03e:	2110      	movs	r1, #16
 800a040:	464c      	mov	r4, r9
 800a042:	f000 fb1d 	bl	800a680 <core_set_error>
 800a046:	e753      	b.n	8009ef0 <ai_platform_network_init+0x98>
 800a048:	a1c00100 	.word	0xa1c00100
 800a04c:	e0002000 	.word	0xe0002000
 800a050:	e0042000 	.word	0xe0042000
 800a054:	58024c08 	.word	0x58024c08
 800a058:	58024c00 	.word	0x58024c00
 800a05c:	f407a5c2 	.word	0xf407a5c2
 800a060:	b5e8b5cd 	.word	0xb5e8b5cd
 800a064:	40023008 	.word	0x40023008
 800a068:	40023000 	.word	0x40023000
 800a06c:	a1facade 	.word	0xa1facade

0800a070 <ai_platform_network_post_init>:
 800a070:	b538      	push	{r3, r4, r5, lr}
 800a072:	b120      	cbz	r0, 800a07e <ai_platform_network_post_init+0xe>
 800a074:	4b3f      	ldr	r3, [pc, #252]	; (800a174 <ai_platform_network_post_init+0x104>)
 800a076:	6802      	ldr	r2, [r0, #0]
 800a078:	429a      	cmp	r2, r3
 800a07a:	4604      	mov	r4, r0
 800a07c:	d02d      	beq.n	800a0da <ai_platform_network_post_init+0x6a>
 800a07e:	4a3e      	ldr	r2, [pc, #248]	; (800a178 <ai_platform_network_post_init+0x108>)
 800a080:	6813      	ldr	r3, [r2, #0]
 800a082:	f023 0301 	bic.w	r3, r3, #1
 800a086:	6013      	str	r3, [r2, #0]
 800a088:	f7ff fa7a 	bl	8009580 <_ai_platform_acquire_crc>
 800a08c:	4b3b      	ldr	r3, [pc, #236]	; (800a17c <ai_platform_network_post_init+0x10c>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a098:	d00d      	beq.n	800a0b6 <ai_platform_network_post_init+0x46>
 800a09a:	4b39      	ldr	r3, [pc, #228]	; (800a180 <ai_platform_network_post_init+0x110>)
 800a09c:	2201      	movs	r2, #1
 800a09e:	601a      	str	r2, [r3, #0]
 800a0a0:	681a      	ldr	r2, [r3, #0]
 800a0a2:	2a00      	cmp	r2, #0
 800a0a4:	d1fc      	bne.n	800a0a0 <ai_platform_network_post_init+0x30>
 800a0a6:	4b37      	ldr	r3, [pc, #220]	; (800a184 <ai_platform_network_post_init+0x114>)
 800a0a8:	4a37      	ldr	r2, [pc, #220]	; (800a188 <ai_platform_network_post_init+0x118>)
 800a0aa:	601a      	str	r2, [r3, #0]
 800a0ac:	681a      	ldr	r2, [r3, #0]
 800a0ae:	4b37      	ldr	r3, [pc, #220]	; (800a18c <ai_platform_network_post_init+0x11c>)
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	d00d      	beq.n	800a0d0 <ai_platform_network_post_init+0x60>
 800a0b4:	e7fe      	b.n	800a0b4 <ai_platform_network_post_init+0x44>
 800a0b6:	4b36      	ldr	r3, [pc, #216]	; (800a190 <ai_platform_network_post_init+0x120>)
 800a0b8:	2201      	movs	r2, #1
 800a0ba:	601a      	str	r2, [r3, #0]
 800a0bc:	681a      	ldr	r2, [r3, #0]
 800a0be:	2a00      	cmp	r2, #0
 800a0c0:	d1fc      	bne.n	800a0bc <ai_platform_network_post_init+0x4c>
 800a0c2:	4b34      	ldr	r3, [pc, #208]	; (800a194 <ai_platform_network_post_init+0x124>)
 800a0c4:	4a30      	ldr	r2, [pc, #192]	; (800a188 <ai_platform_network_post_init+0x118>)
 800a0c6:	601a      	str	r2, [r3, #0]
 800a0c8:	681a      	ldr	r2, [r3, #0]
 800a0ca:	4b30      	ldr	r3, [pc, #192]	; (800a18c <ai_platform_network_post_init+0x11c>)
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	d103      	bne.n	800a0d8 <ai_platform_network_post_init+0x68>
 800a0d0:	f7ff fa58 	bl	8009584 <_ai_platform_release_crc>
 800a0d4:	2000      	movs	r0, #0
 800a0d6:	bd38      	pop	{r3, r4, r5, pc}
 800a0d8:	e7fe      	b.n	800a0d8 <ai_platform_network_post_init+0x68>
 800a0da:	4a27      	ldr	r2, [pc, #156]	; (800a178 <ai_platform_network_post_init+0x108>)
 800a0dc:	6813      	ldr	r3, [r2, #0]
 800a0de:	f023 0301 	bic.w	r3, r3, #1
 800a0e2:	6013      	str	r3, [r2, #0]
 800a0e4:	f7ff fa4c 	bl	8009580 <_ai_platform_acquire_crc>
 800a0e8:	4b24      	ldr	r3, [pc, #144]	; (800a17c <ai_platform_network_post_init+0x10c>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a0f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a0f4:	d00d      	beq.n	800a112 <ai_platform_network_post_init+0xa2>
 800a0f6:	4b22      	ldr	r3, [pc, #136]	; (800a180 <ai_platform_network_post_init+0x110>)
 800a0f8:	2201      	movs	r2, #1
 800a0fa:	601a      	str	r2, [r3, #0]
 800a0fc:	681a      	ldr	r2, [r3, #0]
 800a0fe:	2a00      	cmp	r2, #0
 800a100:	d1fc      	bne.n	800a0fc <ai_platform_network_post_init+0x8c>
 800a102:	4b20      	ldr	r3, [pc, #128]	; (800a184 <ai_platform_network_post_init+0x114>)
 800a104:	4a20      	ldr	r2, [pc, #128]	; (800a188 <ai_platform_network_post_init+0x118>)
 800a106:	601a      	str	r2, [r3, #0]
 800a108:	681a      	ldr	r2, [r3, #0]
 800a10a:	4b20      	ldr	r3, [pc, #128]	; (800a18c <ai_platform_network_post_init+0x11c>)
 800a10c:	429a      	cmp	r2, r3
 800a10e:	d00e      	beq.n	800a12e <ai_platform_network_post_init+0xbe>
 800a110:	e7fe      	b.n	800a110 <ai_platform_network_post_init+0xa0>
 800a112:	4b1f      	ldr	r3, [pc, #124]	; (800a190 <ai_platform_network_post_init+0x120>)
 800a114:	2201      	movs	r2, #1
 800a116:	601a      	str	r2, [r3, #0]
 800a118:	681a      	ldr	r2, [r3, #0]
 800a11a:	2a00      	cmp	r2, #0
 800a11c:	d1fc      	bne.n	800a118 <ai_platform_network_post_init+0xa8>
 800a11e:	4b1d      	ldr	r3, [pc, #116]	; (800a194 <ai_platform_network_post_init+0x124>)
 800a120:	4a19      	ldr	r2, [pc, #100]	; (800a188 <ai_platform_network_post_init+0x118>)
 800a122:	601a      	str	r2, [r3, #0]
 800a124:	681a      	ldr	r2, [r3, #0]
 800a126:	4b19      	ldr	r3, [pc, #100]	; (800a18c <ai_platform_network_post_init+0x11c>)
 800a128:	429a      	cmp	r2, r3
 800a12a:	d000      	beq.n	800a12e <ai_platform_network_post_init+0xbe>
 800a12c:	e7fe      	b.n	800a12c <ai_platform_network_post_init+0xbc>
 800a12e:	f7ff fa29 	bl	8009584 <_ai_platform_release_crc>
 800a132:	68e3      	ldr	r3, [r4, #12]
 800a134:	f013 0502 	ands.w	r5, r3, #2
 800a138:	d011      	beq.n	800a15e <ai_platform_network_post_init+0xee>
 800a13a:	4620      	mov	r0, r4
 800a13c:	f002 f982 	bl	800c444 <ai_layers_post_init_all>
 800a140:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a142:	b1a3      	cbz	r3, 800a16e <ai_platform_network_post_init+0xfe>
 800a144:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800a146:	b195      	cbz	r5, 800a16e <ai_platform_network_post_init+0xfe>
 800a148:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800a14a:	4629      	mov	r1, r5
 800a14c:	2000      	movs	r0, #0
 800a14e:	4798      	blx	r3
 800a150:	692b      	ldr	r3, [r5, #16]
 800a152:	42ab      	cmp	r3, r5
 800a154:	d00b      	beq.n	800a16e <ai_platform_network_post_init+0xfe>
 800a156:	461d      	mov	r5, r3
 800a158:	b14b      	cbz	r3, 800a16e <ai_platform_network_post_init+0xfe>
 800a15a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a15c:	e7f4      	b.n	800a148 <ai_platform_network_post_init+0xd8>
 800a15e:	f104 0010 	add.w	r0, r4, #16
 800a162:	2210      	movs	r2, #16
 800a164:	2111      	movs	r1, #17
 800a166:	f000 fa8b 	bl	800a680 <core_set_error>
 800a16a:	4628      	mov	r0, r5
 800a16c:	bd38      	pop	{r3, r4, r5, pc}
 800a16e:	2001      	movs	r0, #1
 800a170:	bd38      	pop	{r3, r4, r5, pc}
 800a172:	bf00      	nop
 800a174:	a1c00100 	.word	0xa1c00100
 800a178:	e0002000 	.word	0xe0002000
 800a17c:	e0042000 	.word	0xe0042000
 800a180:	58024c08 	.word	0x58024c08
 800a184:	58024c00 	.word	0x58024c00
 800a188:	f407a5c2 	.word	0xf407a5c2
 800a18c:	b5e8b5cd 	.word	0xb5e8b5cd
 800a190:	40023008 	.word	0x40023008
 800a194:	40023000 	.word	0x40023000

0800a198 <ai_platform_network_process>:
 800a198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a19c:	b085      	sub	sp, #20
 800a19e:	460d      	mov	r5, r1
 800a1a0:	9202      	str	r2, [sp, #8]
 800a1a2:	4604      	mov	r4, r0
 800a1a4:	b120      	cbz	r0, 800a1b0 <ai_platform_network_process+0x18>
 800a1a6:	4b73      	ldr	r3, [pc, #460]	; (800a374 <ai_platform_network_process+0x1dc>)
 800a1a8:	6802      	ldr	r2, [r0, #0]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	bf18      	it	ne
 800a1ae:	2400      	movne	r4, #0
 800a1b0:	4a71      	ldr	r2, [pc, #452]	; (800a378 <ai_platform_network_process+0x1e0>)
 800a1b2:	6813      	ldr	r3, [r2, #0]
 800a1b4:	f023 0301 	bic.w	r3, r3, #1
 800a1b8:	6013      	str	r3, [r2, #0]
 800a1ba:	f7ff f9e1 	bl	8009580 <_ai_platform_acquire_crc>
 800a1be:	4b6f      	ldr	r3, [pc, #444]	; (800a37c <ai_platform_network_process+0x1e4>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a1c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a1ca:	d00d      	beq.n	800a1e8 <ai_platform_network_process+0x50>
 800a1cc:	4b6c      	ldr	r3, [pc, #432]	; (800a380 <ai_platform_network_process+0x1e8>)
 800a1ce:	2201      	movs	r2, #1
 800a1d0:	601a      	str	r2, [r3, #0]
 800a1d2:	681a      	ldr	r2, [r3, #0]
 800a1d4:	2a00      	cmp	r2, #0
 800a1d6:	d1fc      	bne.n	800a1d2 <ai_platform_network_process+0x3a>
 800a1d8:	4b6a      	ldr	r3, [pc, #424]	; (800a384 <ai_platform_network_process+0x1ec>)
 800a1da:	4a6b      	ldr	r2, [pc, #428]	; (800a388 <ai_platform_network_process+0x1f0>)
 800a1dc:	601a      	str	r2, [r3, #0]
 800a1de:	681a      	ldr	r2, [r3, #0]
 800a1e0:	4b6a      	ldr	r3, [pc, #424]	; (800a38c <ai_platform_network_process+0x1f4>)
 800a1e2:	429a      	cmp	r2, r3
 800a1e4:	d00e      	beq.n	800a204 <ai_platform_network_process+0x6c>
 800a1e6:	e7fe      	b.n	800a1e6 <ai_platform_network_process+0x4e>
 800a1e8:	4b69      	ldr	r3, [pc, #420]	; (800a390 <ai_platform_network_process+0x1f8>)
 800a1ea:	2201      	movs	r2, #1
 800a1ec:	601a      	str	r2, [r3, #0]
 800a1ee:	681a      	ldr	r2, [r3, #0]
 800a1f0:	2a00      	cmp	r2, #0
 800a1f2:	d1fc      	bne.n	800a1ee <ai_platform_network_process+0x56>
 800a1f4:	4b67      	ldr	r3, [pc, #412]	; (800a394 <ai_platform_network_process+0x1fc>)
 800a1f6:	4a64      	ldr	r2, [pc, #400]	; (800a388 <ai_platform_network_process+0x1f0>)
 800a1f8:	601a      	str	r2, [r3, #0]
 800a1fa:	681a      	ldr	r2, [r3, #0]
 800a1fc:	4b63      	ldr	r3, [pc, #396]	; (800a38c <ai_platform_network_process+0x1f4>)
 800a1fe:	429a      	cmp	r2, r3
 800a200:	d000      	beq.n	800a204 <ai_platform_network_process+0x6c>
 800a202:	e7fe      	b.n	800a202 <ai_platform_network_process+0x6a>
 800a204:	f7ff f9be 	bl	8009584 <_ai_platform_release_crc>
 800a208:	2c00      	cmp	r4, #0
 800a20a:	f000 8089 	beq.w	800a320 <ai_platform_network_process+0x188>
 800a20e:	8da7      	ldrh	r7, [r4, #44]	; 0x2c
 800a210:	2f00      	cmp	r7, #0
 800a212:	f040 822b 	bne.w	800a66c <ai_platform_network_process+0x4d4>
 800a216:	68e3      	ldr	r3, [r4, #12]
 800a218:	f003 0303 	and.w	r3, r3, #3
 800a21c:	2600      	movs	r6, #0
 800a21e:	2b03      	cmp	r3, #3
 800a220:	6166      	str	r6, [r4, #20]
 800a222:	f040 821b 	bne.w	800a65c <ai_platform_network_process+0x4c4>
 800a226:	2d00      	cmp	r5, #0
 800a228:	f000 809c 	beq.w	800a364 <ai_platform_network_process+0x1cc>
 800a22c:	2f00      	cmp	r7, #0
 800a22e:	f000 8099 	beq.w	800a364 <ai_platform_network_process+0x1cc>
 800a232:	883b      	ldrh	r3, [r7, #0]
 800a234:	2b00      	cmp	r3, #0
 800a236:	f000 8095 	beq.w	800a364 <ai_platform_network_process+0x1cc>
 800a23a:	69aa      	ldr	r2, [r5, #24]
 800a23c:	9401      	str	r4, [sp, #4]
 800a23e:	f8d2 8000 	ldr.w	r8, [r2]
 800a242:	429e      	cmp	r6, r3
 800a244:	f080 80a8 	bcs.w	800a398 <ai_platform_network_process+0x200>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	f000 80a4 	beq.w	800a398 <ai_platform_network_process+0x200>
 800a250:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 800a254:	2c00      	cmp	r4, #0
 800a256:	f000 809f 	beq.w	800a398 <ai_platform_network_process+0x200>
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	f8d3 b000 	ldr.w	fp, [r3]
 800a260:	ea4f 1906 	mov.w	r9, r6, lsl #4
 800a264:	eb1b 0a09 	adds.w	sl, fp, r9
 800a268:	d07b      	beq.n	800a362 <ai_platform_network_process+0x1ca>
 800a26a:	69a3      	ldr	r3, [r4, #24]
 800a26c:	2101      	movs	r1, #1
 800a26e:	685b      	ldr	r3, [r3, #4]
 800a270:	9303      	str	r3, [sp, #12]
 800a272:	4628      	mov	r0, r5
 800a274:	f7ff f94a 	bl	800950c <ai_buffer_get_size>
 800a278:	9b03      	ldr	r3, [sp, #12]
 800a27a:	4283      	cmp	r3, r0
 800a27c:	d368      	bcc.n	800a350 <ai_platform_network_process+0x1b8>
 800a27e:	68e0      	ldr	r0, [r4, #12]
 800a280:	69a9      	ldr	r1, [r5, #24]
 800a282:	68c2      	ldr	r2, [r0, #12]
 800a284:	68cb      	ldr	r3, [r1, #12]
 800a286:	429a      	cmp	r2, r3
 800a288:	d162      	bne.n	800a350 <ai_platform_network_process+0x1b8>
 800a28a:	6882      	ldr	r2, [r0, #8]
 800a28c:	688b      	ldr	r3, [r1, #8]
 800a28e:	429a      	cmp	r2, r3
 800a290:	d15e      	bne.n	800a350 <ai_platform_network_process+0x1b8>
 800a292:	6842      	ldr	r2, [r0, #4]
 800a294:	684b      	ldr	r3, [r1, #4]
 800a296:	429a      	cmp	r2, r3
 800a298:	d15a      	bne.n	800a350 <ai_platform_network_process+0x1b8>
 800a29a:	69a3      	ldr	r3, [r4, #24]
 800a29c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a2a0:	f002 f9e2 	bl	800c668 <ai_array_get_data_byte_size>
 800a2a4:	9003      	str	r0, [sp, #12]
 800a2a6:	4620      	mov	r0, r4
 800a2a8:	f002 f950 	bl	800c54c <get_tensor_byte_size>
 800a2ac:	9b03      	ldr	r3, [sp, #12]
 800a2ae:	4283      	cmp	r3, r0
 800a2b0:	d34e      	bcc.n	800a350 <ai_platform_network_process+0x1b8>
 800a2b2:	69a3      	ldr	r3, [r4, #24]
 800a2b4:	6818      	ldr	r0, [r3, #0]
 800a2b6:	f002 f95d 	bl	800c574 <ai_array_to_buffer_fmt>
 800a2ba:	682b      	ldr	r3, [r5, #0]
 800a2bc:	4043      	eors	r3, r0
 800a2be:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 800a2c2:	d13c      	bne.n	800a33e <ai_platform_network_process+0x1a6>
 800a2c4:	686b      	ldr	r3, [r5, #4]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d04b      	beq.n	800a362 <ai_platform_network_process+0x1ca>
 800a2ca:	69ab      	ldr	r3, [r5, #24]
 800a2cc:	681a      	ldr	r2, [r3, #0]
 800a2ce:	b362      	cbz	r2, 800a32a <ai_platform_network_process+0x192>
 800a2d0:	4620      	mov	r0, r4
 800a2d2:	9203      	str	r2, [sp, #12]
 800a2d4:	f002 f93a 	bl	800c54c <get_tensor_byte_size>
 800a2d8:	f8ca 0008 	str.w	r0, [sl, #8]
 800a2dc:	69ab      	ldr	r3, [r5, #24]
 800a2de:	9a03      	ldr	r2, [sp, #12]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	fb03 f000 	mul.w	r0, r3, r0
 800a2e6:	f8ca 000c 	str.w	r0, [sl, #12]
 800a2ea:	6869      	ldr	r1, [r5, #4]
 800a2ec:	f8ca 1004 	str.w	r1, [sl, #4]
 800a2f0:	686b      	ldr	r3, [r5, #4]
 800a2f2:	4403      	add	r3, r0
 800a2f4:	f84b 3009 	str.w	r3, [fp, r9]
 800a2f8:	69a0      	ldr	r0, [r4, #24]
 800a2fa:	6803      	ldr	r3, [r0, #0]
 800a2fc:	4590      	cmp	r8, r2
 800a2fe:	bf38      	it	cc
 800a300:	4690      	movcc	r8, r2
 800a302:	009b      	lsls	r3, r3, #2
 800a304:	d408      	bmi.n	800a318 <ai_platform_network_process+0x180>
 800a306:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800a30a:	1a9b      	subs	r3, r3, r2
 800a30c:	4419      	add	r1, r3
 800a30e:	6081      	str	r1, [r0, #8]
 800a310:	69a3      	ldr	r3, [r4, #24]
 800a312:	f8da 2004 	ldr.w	r2, [sl, #4]
 800a316:	60da      	str	r2, [r3, #12]
 800a318:	883b      	ldrh	r3, [r7, #0]
 800a31a:	3601      	adds	r6, #1
 800a31c:	351c      	adds	r5, #28
 800a31e:	e790      	b.n	800a242 <ai_platform_network_process+0xaa>
 800a320:	4623      	mov	r3, r4
 800a322:	4618      	mov	r0, r3
 800a324:	b005      	add	sp, #20
 800a326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a32a:	9c01      	ldr	r4, [sp, #4]
 800a32c:	4692      	mov	sl, r2
 800a32e:	f104 0010 	add.w	r0, r4, #16
 800a332:	2221      	movs	r2, #33	; 0x21
 800a334:	2112      	movs	r1, #18
 800a336:	f000 f9a3 	bl	800a680 <core_set_error>
 800a33a:	4653      	mov	r3, sl
 800a33c:	e7f1      	b.n	800a322 <ai_platform_network_process+0x18a>
 800a33e:	9c01      	ldr	r4, [sp, #4]
 800a340:	2219      	movs	r2, #25
 800a342:	f104 0010 	add.w	r0, r4, #16
 800a346:	2112      	movs	r1, #18
 800a348:	f000 f99a 	bl	800a680 <core_set_error>
 800a34c:	2300      	movs	r3, #0
 800a34e:	e7e8      	b.n	800a322 <ai_platform_network_process+0x18a>
 800a350:	9c01      	ldr	r4, [sp, #4]
 800a352:	2218      	movs	r2, #24
 800a354:	f104 0010 	add.w	r0, r4, #16
 800a358:	2112      	movs	r1, #18
 800a35a:	f000 f991 	bl	800a680 <core_set_error>
 800a35e:	2300      	movs	r3, #0
 800a360:	e7df      	b.n	800a322 <ai_platform_network_process+0x18a>
 800a362:	9c01      	ldr	r4, [sp, #4]
 800a364:	f104 0010 	add.w	r0, r4, #16
 800a368:	2217      	movs	r2, #23
 800a36a:	2112      	movs	r1, #18
 800a36c:	f000 f988 	bl	800a680 <core_set_error>
 800a370:	2300      	movs	r3, #0
 800a372:	e7d6      	b.n	800a322 <ai_platform_network_process+0x18a>
 800a374:	a1c00100 	.word	0xa1c00100
 800a378:	e0002000 	.word	0xe0002000
 800a37c:	e0042000 	.word	0xe0042000
 800a380:	58024c08 	.word	0x58024c08
 800a384:	58024c00 	.word	0x58024c00
 800a388:	f407a5c2 	.word	0xf407a5c2
 800a38c:	b5e8b5cd 	.word	0xb5e8b5cd
 800a390:	40023008 	.word	0x40023008
 800a394:	40023000 	.word	0x40023000
 800a398:	9c01      	ldr	r4, [sp, #4]
 800a39a:	9a02      	ldr	r2, [sp, #8]
 800a39c:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 800a39e:	2a00      	cmp	r2, #0
 800a3a0:	f000 80ab 	beq.w	800a4fa <ai_platform_network_process+0x362>
 800a3a4:	2b01      	cmp	r3, #1
 800a3a6:	f240 809e 	bls.w	800a4e6 <ai_platform_network_process+0x34e>
 800a3aa:	f8d4 9030 	ldr.w	r9, [r4, #48]	; 0x30
 800a3ae:	f119 0f0c 	cmn.w	r9, #12
 800a3b2:	f000 8098 	beq.w	800a4e6 <ai_platform_network_process+0x34e>
 800a3b6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	f000 8093 	beq.w	800a4e6 <ai_platform_network_process+0x34e>
 800a3c0:	9d02      	ldr	r5, [sp, #8]
 800a3c2:	9401      	str	r4, [sp, #4]
 800a3c4:	2700      	movs	r7, #0
 800a3c6:	429f      	cmp	r7, r3
 800a3c8:	f080 8095 	bcs.w	800a4f6 <ai_platform_network_process+0x35e>
 800a3cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	f000 8090 	beq.w	800a4f6 <ai_platform_network_process+0x35e>
 800a3d6:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 800a3da:	2c00      	cmp	r4, #0
 800a3dc:	f000 808b 	beq.w	800a4f6 <ai_platform_network_process+0x35e>
 800a3e0:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800a3e4:	f8d3 b000 	ldr.w	fp, [r3]
 800a3e8:	013e      	lsls	r6, r7, #4
 800a3ea:	eb1b 0a06 	adds.w	sl, fp, r6
 800a3ee:	f000 812c 	beq.w	800a64a <ai_platform_network_process+0x4b2>
 800a3f2:	69a3      	ldr	r3, [r4, #24]
 800a3f4:	2101      	movs	r1, #1
 800a3f6:	685b      	ldr	r3, [r3, #4]
 800a3f8:	9302      	str	r3, [sp, #8]
 800a3fa:	4628      	mov	r0, r5
 800a3fc:	f7ff f886 	bl	800950c <ai_buffer_get_size>
 800a400:	9b02      	ldr	r3, [sp, #8]
 800a402:	4283      	cmp	r3, r0
 800a404:	d36e      	bcc.n	800a4e4 <ai_platform_network_process+0x34c>
 800a406:	68e0      	ldr	r0, [r4, #12]
 800a408:	69a9      	ldr	r1, [r5, #24]
 800a40a:	68c2      	ldr	r2, [r0, #12]
 800a40c:	68cb      	ldr	r3, [r1, #12]
 800a40e:	429a      	cmp	r2, r3
 800a410:	d168      	bne.n	800a4e4 <ai_platform_network_process+0x34c>
 800a412:	6882      	ldr	r2, [r0, #8]
 800a414:	688b      	ldr	r3, [r1, #8]
 800a416:	429a      	cmp	r2, r3
 800a418:	d164      	bne.n	800a4e4 <ai_platform_network_process+0x34c>
 800a41a:	6842      	ldr	r2, [r0, #4]
 800a41c:	684b      	ldr	r3, [r1, #4]
 800a41e:	429a      	cmp	r2, r3
 800a420:	d160      	bne.n	800a4e4 <ai_platform_network_process+0x34c>
 800a422:	69a3      	ldr	r3, [r4, #24]
 800a424:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a428:	f002 f91e 	bl	800c668 <ai_array_get_data_byte_size>
 800a42c:	9002      	str	r0, [sp, #8]
 800a42e:	4620      	mov	r0, r4
 800a430:	f002 f88c 	bl	800c54c <get_tensor_byte_size>
 800a434:	9b02      	ldr	r3, [sp, #8]
 800a436:	4283      	cmp	r3, r0
 800a438:	d354      	bcc.n	800a4e4 <ai_platform_network_process+0x34c>
 800a43a:	69a3      	ldr	r3, [r4, #24]
 800a43c:	6818      	ldr	r0, [r3, #0]
 800a43e:	f002 f899 	bl	800c574 <ai_array_to_buffer_fmt>
 800a442:	682b      	ldr	r3, [r5, #0]
 800a444:	4043      	eors	r3, r0
 800a446:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 800a44a:	d142      	bne.n	800a4d2 <ai_platform_network_process+0x33a>
 800a44c:	686b      	ldr	r3, [r5, #4]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d035      	beq.n	800a4be <ai_platform_network_process+0x326>
 800a452:	69ab      	ldr	r3, [r5, #24]
 800a454:	681a      	ldr	r2, [r3, #0]
 800a456:	b342      	cbz	r2, 800a4aa <ai_platform_network_process+0x312>
 800a458:	4620      	mov	r0, r4
 800a45a:	9202      	str	r2, [sp, #8]
 800a45c:	f002 f876 	bl	800c54c <get_tensor_byte_size>
 800a460:	f8ca 0008 	str.w	r0, [sl, #8]
 800a464:	69ab      	ldr	r3, [r5, #24]
 800a466:	9a02      	ldr	r2, [sp, #8]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	fb03 f000 	mul.w	r0, r3, r0
 800a46e:	f8ca 000c 	str.w	r0, [sl, #12]
 800a472:	6869      	ldr	r1, [r5, #4]
 800a474:	f8ca 1004 	str.w	r1, [sl, #4]
 800a478:	686b      	ldr	r3, [r5, #4]
 800a47a:	4403      	add	r3, r0
 800a47c:	f84b 3006 	str.w	r3, [fp, r6]
 800a480:	69a0      	ldr	r0, [r4, #24]
 800a482:	6803      	ldr	r3, [r0, #0]
 800a484:	4590      	cmp	r8, r2
 800a486:	bf38      	it	cc
 800a488:	4690      	movcc	r8, r2
 800a48a:	009e      	lsls	r6, r3, #2
 800a48c:	d408      	bmi.n	800a4a0 <ai_platform_network_process+0x308>
 800a48e:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800a492:	1a9b      	subs	r3, r3, r2
 800a494:	4419      	add	r1, r3
 800a496:	6081      	str	r1, [r0, #8]
 800a498:	69a3      	ldr	r3, [r4, #24]
 800a49a:	f8da 2004 	ldr.w	r2, [sl, #4]
 800a49e:	60da      	str	r2, [r3, #12]
 800a4a0:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800a4a4:	3701      	adds	r7, #1
 800a4a6:	351c      	adds	r5, #28
 800a4a8:	e78d      	b.n	800a3c6 <ai_platform_network_process+0x22e>
 800a4aa:	9c01      	ldr	r4, [sp, #4]
 800a4ac:	4692      	mov	sl, r2
 800a4ae:	f104 0010 	add.w	r0, r4, #16
 800a4b2:	2221      	movs	r2, #33	; 0x21
 800a4b4:	2113      	movs	r1, #19
 800a4b6:	f000 f8e3 	bl	800a680 <core_set_error>
 800a4ba:	4653      	mov	r3, sl
 800a4bc:	e731      	b.n	800a322 <ai_platform_network_process+0x18a>
 800a4be:	9c01      	ldr	r4, [sp, #4]
 800a4c0:	469a      	mov	sl, r3
 800a4c2:	f104 0010 	add.w	r0, r4, #16
 800a4c6:	2217      	movs	r2, #23
 800a4c8:	2113      	movs	r1, #19
 800a4ca:	f000 f8d9 	bl	800a680 <core_set_error>
 800a4ce:	4653      	mov	r3, sl
 800a4d0:	e727      	b.n	800a322 <ai_platform_network_process+0x18a>
 800a4d2:	9c01      	ldr	r4, [sp, #4]
 800a4d4:	2219      	movs	r2, #25
 800a4d6:	f104 0010 	add.w	r0, r4, #16
 800a4da:	2113      	movs	r1, #19
 800a4dc:	f000 f8d0 	bl	800a680 <core_set_error>
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	e71e      	b.n	800a322 <ai_platform_network_process+0x18a>
 800a4e4:	9c01      	ldr	r4, [sp, #4]
 800a4e6:	f104 0010 	add.w	r0, r4, #16
 800a4ea:	2218      	movs	r2, #24
 800a4ec:	2113      	movs	r1, #19
 800a4ee:	f000 f8c7 	bl	800a680 <core_set_error>
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	e715      	b.n	800a322 <ai_platform_network_process+0x18a>
 800a4f6:	9c01      	ldr	r4, [sp, #4]
 800a4f8:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 800a4fa:	f8a4 8014 	strh.w	r8, [r4, #20]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	f000 80a0 	beq.w	800a644 <ai_platform_network_process+0x4ac>
 800a504:	2b01      	cmp	r3, #1
 800a506:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800a508:	f240 809a 	bls.w	800a640 <ai_platform_network_process+0x4a8>
 800a50c:	f105 070c 	add.w	r7, r5, #12
 800a510:	8ae3      	ldrh	r3, [r4, #22]
 800a512:	8aa2      	ldrh	r2, [r4, #20]
 800a514:	429a      	cmp	r2, r3
 800a516:	f67f af04 	bls.w	800a322 <ai_platform_network_process+0x18a>
 800a51a:	46a3      	mov	fp, r4
 800a51c:	2d00      	cmp	r5, #0
 800a51e:	d036      	beq.n	800a58e <ai_platform_network_process+0x3f6>
 800a520:	882b      	ldrh	r3, [r5, #0]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d033      	beq.n	800a58e <ai_platform_network_process+0x3f6>
 800a526:	686b      	ldr	r3, [r5, #4]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d030      	beq.n	800a58e <ai_platform_network_process+0x3f6>
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	f04f 0800 	mov.w	r8, #0
 800a532:	b9db      	cbnz	r3, 800a56c <ai_platform_network_process+0x3d4>
 800a534:	e02b      	b.n	800a58e <ai_platform_network_process+0x3f6>
 800a536:	68d4      	ldr	r4, [r2, #12]
 800a538:	1b00      	subs	r0, r0, r4
 800a53a:	4401      	add	r1, r0
 800a53c:	6091      	str	r1, [r2, #8]
 800a53e:	699b      	ldr	r3, [r3, #24]
 800a540:	6872      	ldr	r2, [r6, #4]
 800a542:	60da      	str	r2, [r3, #12]
 800a544:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 800a548:	f85a 2009 	ldr.w	r2, [sl, r9]
 800a54c:	440b      	add	r3, r1
 800a54e:	4293      	cmp	r3, r2
 800a550:	bf24      	itt	cs
 800a552:	68f3      	ldrcs	r3, [r6, #12]
 800a554:	1ad3      	subcs	r3, r2, r3
 800a556:	6073      	str	r3, [r6, #4]
 800a558:	882b      	ldrh	r3, [r5, #0]
 800a55a:	f108 0801 	add.w	r8, r8, #1
 800a55e:	4598      	cmp	r8, r3
 800a560:	d215      	bcs.n	800a58e <ai_platform_network_process+0x3f6>
 800a562:	686b      	ldr	r3, [r5, #4]
 800a564:	b19b      	cbz	r3, 800a58e <ai_platform_network_process+0x3f6>
 800a566:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800a56a:	b183      	cbz	r3, 800a58e <ai_platform_network_process+0x3f6>
 800a56c:	68a9      	ldr	r1, [r5, #8]
 800a56e:	699a      	ldr	r2, [r3, #24]
 800a570:	f8d1 a000 	ldr.w	sl, [r1]
 800a574:	6814      	ldr	r4, [r2, #0]
 800a576:	6890      	ldr	r0, [r2, #8]
 800a578:	ea4f 1908 	mov.w	r9, r8, lsl #4
 800a57c:	eb0a 0609 	add.w	r6, sl, r9
 800a580:	00a4      	lsls	r4, r4, #2
 800a582:	6871      	ldr	r1, [r6, #4]
 800a584:	d5d7      	bpl.n	800a536 <ai_platform_network_process+0x39e>
 800a586:	68b2      	ldr	r2, [r6, #8]
 800a588:	f005 fde2 	bl	8010150 <memcpy>
 800a58c:	e7da      	b.n	800a544 <ai_platform_network_process+0x3ac>
 800a58e:	4658      	mov	r0, fp
 800a590:	f001 ff70 	bl	800c474 <ai_layers_forward_all>
 800a594:	2f00      	cmp	r7, #0
 800a596:	d047      	beq.n	800a628 <ai_platform_network_process+0x490>
 800a598:	883b      	ldrh	r3, [r7, #0]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d044      	beq.n	800a628 <ai_platform_network_process+0x490>
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d041      	beq.n	800a628 <ai_platform_network_process+0x490>
 800a5a4:	6818      	ldr	r0, [r3, #0]
 800a5a6:	2800      	cmp	r0, #0
 800a5a8:	d03e      	beq.n	800a628 <ai_platform_network_process+0x490>
 800a5aa:	f04f 0800 	mov.w	r8, #0
 800a5ae:	e019      	b.n	800a5e4 <ai_platform_network_process+0x44c>
 800a5b0:	f85a 2009 	ldr.w	r2, [sl, r9]
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	bf24      	itt	cs
 800a5b8:	68f3      	ldrcs	r3, [r6, #12]
 800a5ba:	1ad3      	subcs	r3, r2, r3
 800a5bc:	6073      	str	r3, [r6, #4]
 800a5be:	6981      	ldr	r1, [r0, #24]
 800a5c0:	e9d1 2402 	ldrd	r2, r4, [r1, #8]
 800a5c4:	1b12      	subs	r2, r2, r4
 800a5c6:	4413      	add	r3, r2
 800a5c8:	608b      	str	r3, [r1, #8]
 800a5ca:	6983      	ldr	r3, [r0, #24]
 800a5cc:	6872      	ldr	r2, [r6, #4]
 800a5ce:	60da      	str	r2, [r3, #12]
 800a5d0:	883b      	ldrh	r3, [r7, #0]
 800a5d2:	f108 0801 	add.w	r8, r8, #1
 800a5d6:	4598      	cmp	r8, r3
 800a5d8:	d226      	bcs.n	800a628 <ai_platform_network_process+0x490>
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	b323      	cbz	r3, 800a628 <ai_platform_network_process+0x490>
 800a5de:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a5e2:	b308      	cbz	r0, 800a628 <ai_platform_network_process+0x490>
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	6981      	ldr	r1, [r0, #24]
 800a5e8:	f8d3 a000 	ldr.w	sl, [r3]
 800a5ec:	680c      	ldr	r4, [r1, #0]
 800a5ee:	ea4f 1908 	mov.w	r9, r8, lsl #4
 800a5f2:	eb0a 0609 	add.w	r6, sl, r9
 800a5f6:	e9d6 c201 	ldrd	ip, r2, [r6, #4]
 800a5fa:	00a4      	lsls	r4, r4, #2
 800a5fc:	eb0c 0302 	add.w	r3, ip, r2
 800a600:	d5d6      	bpl.n	800a5b0 <ai_platform_network_process+0x418>
 800a602:	6889      	ldr	r1, [r1, #8]
 800a604:	4660      	mov	r0, ip
 800a606:	f005 fda3 	bl	8010150 <memcpy>
 800a60a:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 800a60e:	f85a 2009 	ldr.w	r2, [sl, r9]
 800a612:	440b      	add	r3, r1
 800a614:	4293      	cmp	r3, r2
 800a616:	bf24      	itt	cs
 800a618:	68f3      	ldrcs	r3, [r6, #12]
 800a61a:	1ad3      	subcs	r3, r2, r3
 800a61c:	6073      	str	r3, [r6, #4]
 800a61e:	883b      	ldrh	r3, [r7, #0]
 800a620:	f108 0801 	add.w	r8, r8, #1
 800a624:	4598      	cmp	r8, r3
 800a626:	d3d8      	bcc.n	800a5da <ai_platform_network_process+0x442>
 800a628:	f8bb 3016 	ldrh.w	r3, [fp, #22]
 800a62c:	f8bb 2014 	ldrh.w	r2, [fp, #20]
 800a630:	3301      	adds	r3, #1
 800a632:	b29b      	uxth	r3, r3
 800a634:	429a      	cmp	r2, r3
 800a636:	f8ab 3016 	strh.w	r3, [fp, #22]
 800a63a:	f63f af6f 	bhi.w	800a51c <ai_platform_network_process+0x384>
 800a63e:	e670      	b.n	800a322 <ai_platform_network_process+0x18a>
 800a640:	2700      	movs	r7, #0
 800a642:	e765      	b.n	800a510 <ai_platform_network_process+0x378>
 800a644:	461d      	mov	r5, r3
 800a646:	461f      	mov	r7, r3
 800a648:	e762      	b.n	800a510 <ai_platform_network_process+0x378>
 800a64a:	9c01      	ldr	r4, [sp, #4]
 800a64c:	2217      	movs	r2, #23
 800a64e:	f104 0010 	add.w	r0, r4, #16
 800a652:	2113      	movs	r1, #19
 800a654:	f000 f814 	bl	800a680 <core_set_error>
 800a658:	4653      	mov	r3, sl
 800a65a:	e662      	b.n	800a322 <ai_platform_network_process+0x18a>
 800a65c:	f104 0010 	add.w	r0, r4, #16
 800a660:	2230      	movs	r2, #48	; 0x30
 800a662:	2111      	movs	r1, #17
 800a664:	f000 f80c 	bl	800a680 <core_set_error>
 800a668:	4633      	mov	r3, r6
 800a66a:	e65a      	b.n	800a322 <ai_platform_network_process+0x18a>
 800a66c:	6b27      	ldr	r7, [r4, #48]	; 0x30
 800a66e:	e5d2      	b.n	800a216 <ai_platform_network_process+0x7e>

0800a670 <core_init>:
 800a670:	2001      	movs	r0, #1
 800a672:	4770      	bx	lr

0800a674 <core_get_error>:
 800a674:	4603      	mov	r3, r0
 800a676:	2200      	movs	r2, #0
 800a678:	6800      	ldr	r0, [r0, #0]
 800a67a:	601a      	str	r2, [r3, #0]
 800a67c:	4770      	bx	lr
 800a67e:	bf00      	nop

0800a680 <core_set_error>:
 800a680:	7803      	ldrb	r3, [r0, #0]
 800a682:	b933      	cbnz	r3, 800a692 <core_set_error+0x12>
 800a684:	7001      	strb	r1, [r0, #0]
 800a686:	6803      	ldr	r3, [r0, #0]
 800a688:	f362 231f 	bfi	r3, r2, #8, #24
 800a68c:	6003      	str	r3, [r0, #0]
 800a68e:	2001      	movs	r0, #1
 800a690:	4770      	bx	lr
 800a692:	2000      	movs	r0, #0
 800a694:	4770      	bx	lr
 800a696:	bf00      	nop

0800a698 <func_dummy>:
 800a698:	4770      	bx	lr
 800a69a:	bf00      	nop

0800a69c <ai_dict_decompress_f32>:
 800a69c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a6a0:	9f08      	ldr	r7, [sp, #32]
 800a6a2:	2b04      	cmp	r3, #4
 800a6a4:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800a6a8:	d00e      	beq.n	800a6c8 <ai_dict_decompress_f32+0x2c>
 800a6aa:	2b08      	cmp	r3, #8
 800a6ac:	d10a      	bne.n	800a6c4 <ai_dict_decompress_f32+0x28>
 800a6ae:	42b8      	cmp	r0, r7
 800a6b0:	d208      	bcs.n	800a6c4 <ai_dict_decompress_f32+0x28>
 800a6b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f840 3b04 	str.w	r3, [r0], #4
 800a6c0:	4287      	cmp	r7, r0
 800a6c2:	d8f6      	bhi.n	800a6b2 <ai_dict_decompress_f32+0x16>
 800a6c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a6c8:	9b07      	ldr	r3, [sp, #28]
 800a6ca:	ea4f 0c53 	mov.w	ip, r3, lsr #1
 800a6ce:	ea4f 09cc 	mov.w	r9, ip, lsl #3
 800a6d2:	f10c 38ff 	add.w	r8, ip, #4294967295
 800a6d6:	f003 0e01 	and.w	lr, r3, #1
 800a6da:	42b8      	cmp	r0, r7
 800a6dc:	d2f2      	bcs.n	800a6c4 <ai_dict_decompress_f32+0x28>
 800a6de:	f1bc 0f00 	cmp.w	ip, #0
 800a6e2:	d01a      	beq.n	800a71a <ai_dict_decompress_f32+0x7e>
 800a6e4:	f100 0508 	add.w	r5, r0, #8
 800a6e8:	1e4c      	subs	r4, r1, #1
 800a6ea:	eb01 0608 	add.w	r6, r1, r8
 800a6ee:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a6f2:	091b      	lsrs	r3, r3, #4
 800a6f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a6f8:	42a6      	cmp	r6, r4
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f845 3c08 	str.w	r3, [r5, #-8]
 800a700:	7823      	ldrb	r3, [r4, #0]
 800a702:	f003 030f 	and.w	r3, r3, #15
 800a706:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a70a:	f105 0508 	add.w	r5, r5, #8
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f845 3c0c 	str.w	r3, [r5, #-12]
 800a714:	d1eb      	bne.n	800a6ee <ai_dict_decompress_f32+0x52>
 800a716:	4461      	add	r1, ip
 800a718:	4448      	add	r0, r9
 800a71a:	f1be 0f00 	cmp.w	lr, #0
 800a71e:	d103      	bne.n	800a728 <ai_dict_decompress_f32+0x8c>
 800a720:	4287      	cmp	r7, r0
 800a722:	d8dc      	bhi.n	800a6de <ai_dict_decompress_f32+0x42>
 800a724:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a728:	780b      	ldrb	r3, [r1, #0]
 800a72a:	091b      	lsrs	r3, r3, #4
 800a72c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a730:	3101      	adds	r1, #1
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	6003      	str	r3, [r0, #0]
 800a736:	3004      	adds	r0, #4
 800a738:	e7cf      	b.n	800a6da <ai_dict_decompress_f32+0x3e>
 800a73a:	bf00      	nop

0800a73c <forward_conv2d>:
 800a73c:	6983      	ldr	r3, [r0, #24]
 800a73e:	881a      	ldrh	r2, [r3, #0]
 800a740:	2a00      	cmp	r2, #0
 800a742:	f000 87c7 	beq.w	800b6d4 <forward_conv2d+0xf98>
 800a746:	685b      	ldr	r3, [r3, #4]
 800a748:	6859      	ldr	r1, [r3, #4]
 800a74a:	b101      	cbz	r1, 800a74e <forward_conv2d+0x12>
 800a74c:	6809      	ldr	r1, [r1, #0]
 800a74e:	2a01      	cmp	r2, #1
 800a750:	f240 87bd 	bls.w	800b6ce <forward_conv2d+0xf92>
 800a754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a758:	ed2d 8b10 	vpush	{d8-d15}
 800a75c:	b0cb      	sub	sp, #300	; 0x12c
 800a75e:	691c      	ldr	r4, [r3, #16]
 800a760:	af02      	add	r7, sp, #8
 800a762:	2c00      	cmp	r4, #0
 800a764:	f000 87af 	beq.w	800b6c6 <forward_conv2d+0xf8a>
 800a768:	6824      	ldr	r4, [r4, #0]
 800a76a:	f8c7 40dc 	str.w	r4, [r7, #220]	; 0xdc
 800a76e:	2a02      	cmp	r2, #2
 800a770:	f000 87a4 	beq.w	800b6bc <forward_conv2d+0xf80>
 800a774:	69dd      	ldr	r5, [r3, #28]
 800a776:	2d00      	cmp	r5, #0
 800a778:	f000 8799 	beq.w	800b6ae <forward_conv2d+0xf72>
 800a77c:	f113 0218 	adds.w	r2, r3, #24
 800a780:	682c      	ldr	r4, [r5, #0]
 800a782:	d004      	beq.n	800a78e <forward_conv2d+0x52>
 800a784:	8b1b      	ldrh	r3, [r3, #24]
 800a786:	2b01      	cmp	r3, #1
 800a788:	f240 87a6 	bls.w	800b6d8 <forward_conv2d+0xf9c>
 800a78c:	686a      	ldr	r2, [r5, #4]
 800a78e:	68ab      	ldr	r3, [r5, #8]
 800a790:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 800a794:	f8d1 8018 	ldr.w	r8, [r1, #24]
 800a798:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800a79c:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800a7a0:	68ce      	ldr	r6, [r1, #12]
 800a7a2:	69a1      	ldr	r1, [r4, #24]
 800a7a4:	f8c7 111c 	str.w	r1, [r7, #284]	; 0x11c
 800a7a8:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800a7ac:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 800a7b0:	f8de 1004 	ldr.w	r1, [lr, #4]
 800a7b4:	f8c7 110c 	str.w	r1, [r7, #268]	; 0x10c
 800a7b8:	f8de 100c 	ldr.w	r1, [lr, #12]
 800a7bc:	6479      	str	r1, [r7, #68]	; 0x44
 800a7be:	f8de 1008 	ldr.w	r1, [lr, #8]
 800a7c2:	f8c7 1114 	str.w	r1, [r7, #276]	; 0x114
 800a7c6:	6871      	ldr	r1, [r6, #4]
 800a7c8:	f8c7 1104 	str.w	r1, [r7, #260]	; 0x104
 800a7cc:	68f1      	ldr	r1, [r6, #12]
 800a7ce:	f8c7 1084 	str.w	r1, [r7, #132]	; 0x84
 800a7d2:	68b1      	ldr	r1, [r6, #8]
 800a7d4:	f8c7 1118 	str.w	r1, [r7, #280]	; 0x118
 800a7d8:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800a7dc:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 800a7e0:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800a7e4:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
 800a7e8:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800a7ec:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 800a7ee:	6889      	ldr	r1, [r1, #8]
 800a7f0:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
 800a7f4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800a7f6:	e9d5 ba00 	ldrd	fp, sl, [r5]
 800a7fa:	f8c7 1100 	str.w	r1, [r7, #256]	; 0x100
 800a7fe:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800a800:	f8c7 10f0 	str.w	r1, [r7, #240]	; 0xf0
 800a804:	69c1      	ldr	r1, [r0, #28]
 800a806:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 800a80a:	e9d0 980c 	ldrd	r9, r8, [r0, #48]	; 0x30
 800a80e:	2a00      	cmp	r2, #0
 800a810:	f000 8749 	beq.w	800b6a6 <forward_conv2d+0xf6a>
 800a814:	6992      	ldr	r2, [r2, #24]
 800a816:	6892      	ldr	r2, [r2, #8]
 800a818:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 800a81c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800a820:	6992      	ldr	r2, [r2, #24]
 800a822:	6892      	ldr	r2, [r2, #8]
 800a824:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800a828:	4606      	mov	r6, r0
 800a82a:	6a00      	ldr	r0, [r0, #32]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	f000 872c 	beq.w	800b68a <forward_conv2d+0xf4e>
 800a832:	699a      	ldr	r2, [r3, #24]
 800a834:	2a00      	cmp	r2, #0
 800a836:	f000 8594 	beq.w	800b362 <forward_conv2d+0xc26>
 800a83a:	695b      	ldr	r3, [r3, #20]
 800a83c:	689b      	ldr	r3, [r3, #8]
 800a83e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800a842:	e9d2 0100 	ldrd	r0, r1, [r2]
 800a846:	6893      	ldr	r3, [r2, #8]
 800a848:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a84c:	f001 fee8 	bl	800c620 <ai_array_get_byte_size>
 800a850:	69a3      	ldr	r3, [r4, #24]
 800a852:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
 800a856:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 800a860:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800a862:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a866:	f3c3 5441 	ubfx	r4, r3, #21, #2
 800a86a:	f3c3 15c6 	ubfx	r5, r3, #7, #7
 800a86e:	fa1f f088 	uxth.w	r0, r8
 800a872:	4125      	asrs	r5, r4
 800a874:	3801      	subs	r0, #1
 800a876:	1e4c      	subs	r4, r1, #1
 800a878:	fb04 1100 	mla	r1, r4, r0, r1
 800a87c:	6439      	str	r1, [r7, #64]	; 0x40
 800a87e:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 800a882:	f8df c3a0 	ldr.w	ip, [pc, #928]	; 800ac24 <forward_conv2d+0x4e8>
 800a886:	fa1f f289 	uxth.w	r2, r9
 800a88a:	3a01      	subs	r2, #1
 800a88c:	1e48      	subs	r0, r1, #1
 800a88e:	fb00 1102 	mla	r1, r0, r2, r1
 800a892:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a896:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800a89a:	f3c3 4343 	ubfx	r3, r3, #17, #4
 800a89e:	4610      	mov	r0, r2
 800a8a0:	2a00      	cmp	r2, #0
 800a8a2:	bf08      	it	eq
 800a8a4:	4660      	moveq	r0, ip
 800a8a6:	2b04      	cmp	r3, #4
 800a8a8:	b2ad      	uxth	r5, r5
 800a8aa:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
 800a8ae:	f000 8533 	beq.w	800b318 <forward_conv2d+0xbdc>
 800a8b2:	2b08      	cmp	r3, #8
 800a8b4:	f000 8530 	beq.w	800b318 <forward_conv2d+0xbdc>
 800a8b8:	fa1f f38b 	uxth.w	r3, fp
 800a8bc:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800a8c0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a8c4:	425b      	negs	r3, r3
 800a8c6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a8ca:	2900      	cmp	r1, #0
 800a8cc:	f000 8242 	beq.w	800ad54 <forward_conv2d+0x618>
 800a8d0:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800a8d4:	f8d7 50c8 	ldr.w	r5, [r7, #200]	; 0xc8
 800a8d8:	ed9f 8ad1 	vldr	s16, [pc, #836]	; 800ac20 <forward_conv2d+0x4e4>
 800a8dc:	fb00 f305 	mul.w	r3, r0, r5
 800a8e0:	f8b7 0100 	ldrh.w	r0, [r7, #256]	; 0x100
 800a8e4:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
 800a8e8:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800a8ec:	f8b7 50f0 	ldrh.w	r5, [r7, #240]	; 0xf0
 800a8f0:	663d      	str	r5, [r7, #96]	; 0x60
 800a8f2:	fa0f f288 	sxth.w	r2, r8
 800a8f6:	fb03 f400 	mul.w	r4, r3, r0
 800a8fa:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 800a8fe:	fa1f f18a 	uxth.w	r1, sl
 800a902:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800a906:	67bc      	str	r4, [r7, #120]	; 0x78
 800a908:	f8c7 10b4 	str.w	r1, [r7, #180]	; 0xb4
 800a90c:	f8d7 4114 	ldr.w	r4, [r7, #276]	; 0x114
 800a910:	4249      	negs	r1, r1
 800a912:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800a916:	0092      	lsls	r2, r2, #2
 800a918:	0081      	lsls	r1, r0, #2
 800a91a:	4605      	mov	r5, r0
 800a91c:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 800a920:	fb04 f200 	mul.w	r2, r4, r0
 800a924:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800a928:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 800a92c:	fb01 fc00 	mul.w	ip, r1, r0
 800a930:	f8c7 c05c 	str.w	ip, [r7, #92]	; 0x5c
 800a934:	fb01 fc03 	mul.w	ip, r1, r3
 800a938:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a93a:	f8c7 c038 	str.w	ip, [r7, #56]	; 0x38
 800a93e:	009b      	lsls	r3, r3, #2
 800a940:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a944:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a948:	fa0f f689 	sxth.w	r6, r9
 800a94c:	469c      	mov	ip, r3
 800a94e:	f8c7 60a4 	str.w	r6, [r7, #164]	; 0xa4
 800a952:	4633      	mov	r3, r6
 800a954:	fb0c f606 	mul.w	r6, ip, r6
 800a958:	677e      	str	r6, [r7, #116]	; 0x74
 800a95a:	4666      	mov	r6, ip
 800a95c:	fb04 f606 	mul.w	r6, r4, r6
 800a960:	4686      	mov	lr, r0
 800a962:	4620      	mov	r0, r4
 800a964:	f8d7 4110 	ldr.w	r4, [r7, #272]	; 0x110
 800a968:	62be      	str	r6, [r7, #40]	; 0x28
 800a96a:	fb01 f404 	mul.w	r4, r1, r4
 800a96e:	fb03 f605 	mul.w	r6, r3, r5
 800a972:	6e3d      	ldr	r5, [r7, #96]	; 0x60
 800a974:	66bc      	str	r4, [r7, #104]	; 0x68
 800a976:	460b      	mov	r3, r1
 800a978:	4604      	mov	r4, r0
 800a97a:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 800a97e:	627e      	str	r6, [r7, #36]	; 0x24
 800a980:	fb05 f404 	mul.w	r4, r5, r4
 800a984:	617c      	str	r4, [r7, #20]
 800a986:	460c      	mov	r4, r1
 800a988:	fb04 f403 	mul.w	r4, r4, r3
 800a98c:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800a990:	65bc      	str	r4, [r7, #88]	; 0x58
 800a992:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 800a996:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a99a:	fb01 f104 	mul.w	r1, r1, r4
 800a99e:	61b9      	str	r1, [r7, #24]
 800a9a0:	0091      	lsls	r1, r2, #2
 800a9a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a9a6:	64b9      	str	r1, [r7, #72]	; 0x48
 800a9a8:	fb00 f202 	mul.w	r2, r0, r2
 800a9ac:	0081      	lsls	r1, r0, #2
 800a9ae:	61f9      	str	r1, [r7, #28]
 800a9b0:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 800a9b4:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 800a9b8:	f8c7 20b8 	str.w	r2, [r7, #184]	; 0xb8
 800a9bc:	011a      	lsls	r2, r3, #4
 800a9be:	00db      	lsls	r3, r3, #3
 800a9c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a9c4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a9c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a9cc:	f101 4178 	add.w	r1, r1, #4160749568	; 0xf8000000
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	63f9      	str	r1, [r7, #60]	; 0x3c
 800a9d4:	607a      	str	r2, [r7, #4]
 800a9d6:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a9d8:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 800a9dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800a9e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a9e2:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800a9e4:	2900      	cmp	r1, #0
 800a9e6:	441a      	add	r2, r3
 800a9e8:	bfb4      	ite	lt
 800a9ea:	2100      	movlt	r1, #0
 800a9ec:	2300      	movge	r3, #0
 800a9ee:	4282      	cmp	r2, r0
 800a9f0:	bf28      	it	cs
 800a9f2:	4602      	movcs	r2, r0
 800a9f4:	f8d7 00f8 	ldr.w	r0, [r7, #248]	; 0xf8
 800a9f8:	2801      	cmp	r0, #1
 800a9fa:	f000 8320 	beq.w	800b03e <forward_conv2d+0x902>
 800a9fe:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 800aa02:	4281      	cmp	r1, r0
 800aa04:	f000 81c3 	beq.w	800ad8e <forward_conv2d+0x652>
 800aa08:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 800aa0c:	2900      	cmp	r1, #0
 800aa0e:	f000 8182 	beq.w	800ad16 <forward_conv2d+0x5da>
 800aa12:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 800aa16:	fb93 f1f0 	sdiv	r1, r3, r0
 800aa1a:	fb00 3111 	mls	r1, r0, r1, r3
 800aa1e:	1a41      	subs	r1, r0, r1
 800aa20:	1ad2      	subs	r2, r2, r3
 800aa22:	fb91 f5f0 	sdiv	r5, r1, r0
 800aa26:	fb00 1515 	mls	r5, r0, r5, r1
 800aa2a:	1b52      	subs	r2, r2, r5
 800aa2c:	4601      	mov	r1, r0
 800aa2e:	4402      	add	r2, r0
 800aa30:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800aa34:	f8d7 60c8 	ldr.w	r6, [r7, #200]	; 0xc8
 800aa38:	f8c7 b020 	str.w	fp, [r7, #32]
 800aa3c:	4604      	mov	r4, r0
 800aa3e:	f8d7 00f8 	ldr.w	r0, [r7, #248]	; 0xf8
 800aa42:	fbb4 f4f0 	udiv	r4, r4, r0
 800aa46:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aa48:	3a01      	subs	r2, #1
 800aa4a:	fb92 f8f1 	sdiv	r8, r2, r1
 800aa4e:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800aa52:	eba0 0c04 	sub.w	ip, r0, r4
 800aa56:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800aa5a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800aa5e:	4614      	mov	r4, r2
 800aa60:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 800aa64:	fbb4 f2f2 	udiv	r2, r4, r2
 800aa68:	f8d7 4114 	ldr.w	r4, [r7, #276]	; 0x114
 800aa6c:	657a      	str	r2, [r7, #84]	; 0x54
 800aa6e:	441d      	add	r5, r3
 800aa70:	fb0e f000 	mul.w	r0, lr, r0
 800aa74:	440b      	add	r3, r1
 800aa76:	eba6 0608 	sub.w	r6, r6, r8
 800aa7a:	fb04 f505 	mul.w	r5, r4, r5
 800aa7e:	3b01      	subs	r3, #1
 800aa80:	f8d7 40e0 	ldr.w	r4, [r7, #224]	; 0xe0
 800aa84:	fb93 f3f4 	sdiv	r3, r3, r4
 800aa88:	fb00 f406 	mul.w	r4, r0, r6
 800aa8c:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800aa90:	66fd      	str	r5, [r7, #108]	; 0x6c
 800aa92:	0091      	lsls	r1, r2, #2
 800aa94:	fb00 f003 	mul.w	r0, r0, r3
 800aa98:	f8c7 108c 	str.w	r1, [r7, #140]	; 0x8c
 800aa9c:	6538      	str	r0, [r7, #80]	; 0x50
 800aa9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aaa2:	f8d7 00f4 	ldr.w	r0, [r7, #244]	; 0xf4
 800aaa6:	f8c7 40bc 	str.w	r4, [r7, #188]	; 0xbc
 800aaaa:	ebc2 7182 	rsb	r1, r2, r2, lsl #30
 800aaae:	1ac3      	subs	r3, r0, r3
 800aab0:	ebc2 7242 	rsb	r2, r2, r2, lsl #29
 800aab4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800aab8:	008b      	lsls	r3, r1, #2
 800aaba:	637b      	str	r3, [r7, #52]	; 0x34
 800aabc:	00d3      	lsls	r3, r2, #3
 800aabe:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aac0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800aac4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800aac8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800aacc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800aad0:	2300      	movs	r3, #0
 800aad2:	ea4f 098c 	mov.w	r9, ip, lsl #2
 800aad6:	673b      	str	r3, [r7, #112]	; 0x70
 800aad8:	46c2      	mov	sl, r8
 800aada:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aade:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800aae2:	eb03 0c02 	add.w	ip, r3, r2
 800aae6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	f2c0 813b 	blt.w	800ad66 <forward_conv2d+0x62a>
 800aaf0:	2000      	movs	r0, #0
 800aaf2:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 800aaf4:	f8d7 80a4 	ldr.w	r8, [r7, #164]	; 0xa4
 800aaf8:	4605      	mov	r5, r0
 800aafa:	4606      	mov	r6, r0
 800aafc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ab00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab04:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800ab08:	4413      	add	r3, r2
 800ab0a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800ab0e:	440a      	add	r2, r1
 800ab10:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800ab14:	428b      	cmp	r3, r1
 800ab16:	bf94      	ite	ls
 800ab18:	ebc6 0303 	rsbls	r3, r6, r3
 800ab1c:	ebc6 0301 	rsbhi	r3, r6, r1
 800ab20:	4415      	add	r5, r2
 800ab22:	1a1b      	subs	r3, r3, r0
 800ab24:	00a4      	lsls	r4, r4, #2
 800ab26:	f8d7 00fc 	ldr.w	r0, [r7, #252]	; 0xfc
 800ab2a:	f8d7 60a0 	ldr.w	r6, [r7, #160]	; 0xa0
 800ab2e:	eb04 0485 	add.w	r4, r4, r5, lsl #2
 800ab32:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 800ab34:	4602      	mov	r2, r0
 800ab36:	2800      	cmp	r0, #0
 800ab38:	bf08      	it	eq
 800ab3a:	4662      	moveq	r2, ip
 800ab3c:	f108 31ff 	add.w	r1, r8, #4294967295
 800ab40:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 800ab44:	fb91 f1f0 	sdiv	r1, r1, r0
 800ab48:	4429      	add	r1, r5
 800ab4a:	f8d7 5108 	ldr.w	r5, [r7, #264]	; 0x108
 800ab4e:	fb0e 5501 	mla	r5, lr, r1, r5
 800ab52:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 800ab56:	4403      	add	r3, r0
 800ab58:	fb01 6104 	mla	r1, r1, r4, r6
 800ab5c:	3b01      	subs	r3, #1
 800ab5e:	fb93 f6f0 	sdiv	r6, r3, r0
 800ab62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab64:	f8c7 10ec 	str.w	r1, [r7, #236]	; 0xec
 800ab68:	fb06 3110 	mls	r1, r6, r0, r3
 800ab6c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800ab70:	f8d7 00f8 	ldr.w	r0, [r7, #248]	; 0xf8
 800ab74:	4562      	cmp	r2, ip
 800ab76:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800ab7a:	bf08      	it	eq
 800ab7c:	eeb0 6a48 	vmoveq.f32	s12, s16
 800ab80:	1b9b      	subs	r3, r3, r6
 800ab82:	2800      	cmp	r0, #0
 800ab84:	d076      	beq.n	800ac74 <forward_conv2d+0x538>
 800ab86:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800ab8a:	fb0e f803 	mul.w	r8, lr, r3
 800ab8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab90:	fb00 fb01 	mul.w	fp, r0, r1
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d06d      	beq.n	800ac74 <forward_conv2d+0x538>
 800ab98:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ab9c:	18d3      	adds	r3, r2, r3
 800ab9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800aba2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800aba6:	1a9b      	subs	r3, r3, r2
 800aba8:	633b      	str	r3, [r7, #48]	; 0x30
 800abaa:	2300      	movs	r3, #0
 800abac:	667b      	str	r3, [r7, #100]	; 0x64
 800abae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800abb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abb4:	4413      	add	r3, r2
 800abb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800abb8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800abbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abbe:	4413      	add	r3, r2
 800abc0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800abc4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800abc8:	ecf3 7a01 	vldmia	r3!, {s15}
 800abcc:	f1ba 0f00 	cmp.w	sl, #0
 800abd0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800abd4:	ee67 7a86 	vmul.f32	s15, s15, s12
 800abd8:	f340 80c3 	ble.w	800ad62 <forward_conv2d+0x626>
 800abdc:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 800abe0:	f04f 0c00 	mov.w	ip, #0
 800abe4:	2e00      	cmp	r6, #0
 800abe6:	dd1f      	ble.n	800ac28 <forward_conv2d+0x4ec>
 800abe8:	2100      	movs	r1, #0
 800abea:	eb00 040e 	add.w	r4, r0, lr
 800abee:	4284      	cmp	r4, r0
 800abf0:	d910      	bls.n	800ac14 <forward_conv2d+0x4d8>
 800abf2:	4603      	mov	r3, r0
 800abf4:	462a      	mov	r2, r5
 800abf6:	ecb3 7a01 	vldmia	r3!, {s14}
 800abfa:	ecf2 6a01 	vldmia	r2!, {s13}
 800abfe:	429c      	cmp	r4, r3
 800ac00:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ac04:	d8f7      	bhi.n	800abf6 <forward_conv2d+0x4ba>
 800ac06:	43c3      	mvns	r3, r0
 800ac08:	441c      	add	r4, r3
 800ac0a:	f024 0403 	bic.w	r4, r4, #3
 800ac0e:	3404      	adds	r4, #4
 800ac10:	4425      	add	r5, r4
 800ac12:	4420      	add	r0, r4
 800ac14:	3101      	adds	r1, #1
 800ac16:	428e      	cmp	r6, r1
 800ac18:	4448      	add	r0, r9
 800ac1a:	d1e6      	bne.n	800abea <forward_conv2d+0x4ae>
 800ac1c:	e004      	b.n	800ac28 <forward_conv2d+0x4ec>
 800ac1e:	bf00      	nop
 800ac20:	00000000 	.word	0x00000000
 800ac24:	0800a699 	.word	0x0800a699
 800ac28:	f10c 0c01 	add.w	ip, ip, #1
 800ac2c:	45e2      	cmp	sl, ip
 800ac2e:	4458      	add	r0, fp
 800ac30:	4445      	add	r5, r8
 800ac32:	d1d7      	bne.n	800abe4 <forward_conv2d+0x4a8>
 800ac34:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800ac38:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ac3c:	441d      	add	r5, r3
 800ac3e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800ac42:	ece3 7a01 	vstmia	r3!, {s15}
 800ac46:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800ac4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d1b8      	bne.n	800abc4 <forward_conv2d+0x488>
 800ac52:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800ac56:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ac58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ac5a:	4472      	add	r2, lr
 800ac5c:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800ac60:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ac62:	1a52      	subs	r2, r2, r1
 800ac64:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800ac68:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 800ac6c:	3301      	adds	r3, #1
 800ac6e:	429a      	cmp	r2, r3
 800ac70:	667b      	str	r3, [r7, #100]	; 0x64
 800ac72:	d19c      	bne.n	800abae <forward_conv2d+0x472>
 800ac74:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 800ac78:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800ac7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ac7e:	4608      	mov	r0, r1
 800ac80:	4410      	add	r0, r2
 800ac82:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 800ac86:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
 800ac8a:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 800ac8e:	4401      	add	r1, r0
 800ac90:	f8c7 10ac 	str.w	r1, [r7, #172]	; 0xac
 800ac94:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800ac98:	1a8a      	subs	r2, r1, r2
 800ac9a:	f8c7 20b0 	str.w	r2, [r7, #176]	; 0xb0
 800ac9e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800aca2:	3301      	adds	r3, #1
 800aca4:	429a      	cmp	r2, r3
 800aca6:	673b      	str	r3, [r7, #112]	; 0x70
 800aca8:	f47f af17 	bne.w	800aada <forward_conv2d+0x39e>
 800acac:	f8d7 b020 	ldr.w	fp, [r7, #32]
 800acb0:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800acb4:	b37b      	cbz	r3, 800ad16 <forward_conv2d+0x5da>
 800acb6:	f8d7 40f4 	ldr.w	r4, [r7, #244]	; 0xf4
 800acba:	f8d7 6088 	ldr.w	r6, [r7, #136]	; 0x88
 800acbe:	f8d7 80dc 	ldr.w	r8, [r7, #220]	; 0xdc
 800acc2:	f8d7 90e8 	ldr.w	r9, [r7, #232]	; 0xe8
 800acc6:	2500      	movs	r5, #0
 800acc8:	46a2      	mov	sl, r4
 800acca:	f8d8 2018 	ldr.w	r2, [r8, #24]
 800acce:	f8d7 40a8 	ldr.w	r4, [r7, #168]	; 0xa8
 800acd2:	f8c2 a008 	str.w	sl, [r2, #8]
 800acd6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800acda:	4633      	mov	r3, r6
 800acdc:	4641      	mov	r1, r8
 800acde:	4416      	add	r6, r2
 800ace0:	4640      	mov	r0, r8
 800ace2:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800ace6:	47a0      	blx	r4
 800ace8:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 800acec:	4492      	add	sl, r2
 800acee:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 800acf2:	eba6 0309 	sub.w	r3, r6, r9
 800acf6:	4293      	cmp	r3, r2
 800acf8:	bfa8      	it	ge
 800acfa:	464e      	movge	r6, r9
 800acfc:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800ad00:	3501      	adds	r5, #1
 800ad02:	42ab      	cmp	r3, r5
 800ad04:	d1e1      	bne.n	800acca <forward_conv2d+0x58e>
 800ad06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad0a:	69ba      	ldr	r2, [r7, #24]
 800ad0c:	f8c7 6088 	str.w	r6, [r7, #136]	; 0x88
 800ad10:	4413      	add	r3, r2
 800ad12:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ad16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ad1a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ad1c:	699b      	ldr	r3, [r3, #24]
 800ad1e:	68da      	ldr	r2, [r3, #12]
 800ad20:	609a      	str	r2, [r3, #8]
 800ad22:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800ad26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ad28:	4610      	mov	r0, r2
 800ad2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800ad2e:	4418      	add	r0, r3
 800ad30:	1ad3      	subs	r3, r2, r3
 800ad32:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800ad36:	697a      	ldr	r2, [r7, #20]
 800ad38:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ad3c:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
 800ad40:	4413      	add	r3, r2
 800ad42:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ad46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ad4a:	3101      	adds	r1, #1
 800ad4c:	428b      	cmp	r3, r1
 800ad4e:	67f9      	str	r1, [r7, #124]	; 0x7c
 800ad50:	f47f ae42 	bne.w	800a9d8 <forward_conv2d+0x29c>
 800ad54:	f507 7792 	add.w	r7, r7, #292	; 0x124
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	ecbd 8b10 	vpop	{d8-d15}
 800ad5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad62:	461a      	mov	r2, r3
 800ad64:	e768      	b.n	800ac38 <forward_conv2d+0x4fc>
 800ad66:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800ad6a:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 800ad6e:	fb90 f3f2 	sdiv	r3, r0, r2
 800ad72:	fb02 0313 	mls	r3, r2, r3, r0
 800ad76:	1ad3      	subs	r3, r2, r3
 800ad78:	4605      	mov	r5, r0
 800ad7a:	fb93 f0f2 	sdiv	r0, r3, r2
 800ad7e:	fb02 3010 	mls	r0, r2, r0, r3
 800ad82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad84:	462e      	mov	r6, r5
 800ad86:	18c4      	adds	r4, r0, r3
 800ad88:	eb02 0805 	add.w	r8, r2, r5
 800ad8c:	e6b6      	b.n	800aafc <forward_conv2d+0x3c0>
 800ad8e:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800ad90:	2901      	cmp	r1, #1
 800ad92:	f47f ae39 	bne.w	800aa08 <forward_conv2d+0x2cc>
 800ad96:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 800ad9a:	2900      	cmp	r1, #0
 800ad9c:	d0bb      	beq.n	800ad16 <forward_conv2d+0x5da>
 800ad9e:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 800ada2:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800ada6:	f8d7 6110 	ldr.w	r6, [r7, #272]	; 0x110
 800adaa:	fbb1 f5f0 	udiv	r5, r1, r0
 800adae:	f8d7 10c8 	ldr.w	r1, [r7, #200]	; 0xc8
 800adb2:	f8d7 a004 	ldr.w	sl, [r7, #4]
 800adb6:	633d      	str	r5, [r7, #48]	; 0x30
 800adb8:	1ad2      	subs	r2, r2, r3
 800adba:	1a8c      	subs	r4, r1, r2
 800adbc:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800adc0:	00b2      	lsls	r2, r6, #2
 800adc2:	fb02 f204 	mul.w	r2, r2, r4
 800adc6:	ebc5 7085 	rsb	r0, r5, r5, lsl #30
 800adca:	ebc5 7145 	rsb	r1, r5, r5, lsl #29
 800adce:	62fa      	str	r2, [r7, #44]	; 0x2c
 800add0:	0082      	lsls	r2, r0, #2
 800add2:	64fa      	str	r2, [r7, #76]	; 0x4c
 800add4:	00ca      	lsls	r2, r1, #3
 800add6:	603a      	str	r2, [r7, #0]
 800add8:	00aa      	lsls	r2, r5, #2
 800adda:	60ba      	str	r2, [r7, #8]
 800addc:	fb03 f206 	mul.w	r2, r3, r6
 800ade0:	673a      	str	r2, [r7, #112]	; 0x70
 800ade2:	69fa      	ldr	r2, [r7, #28]
 800ade4:	fb02 f303 	mul.w	r3, r2, r3
 800ade8:	637b      	str	r3, [r7, #52]	; 0x34
 800adea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800adee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800adf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adf6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800adfa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800adfe:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800ae02:	2300      	movs	r3, #0
 800ae04:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800ae08:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	f2c0 8110 	blt.w	800b032 <forward_conv2d+0x8f6>
 800ae12:	2100      	movs	r1, #0
 800ae14:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ae16:	460a      	mov	r2, r1
 800ae18:	f8d7 40b8 	ldr.w	r4, [r7, #184]	; 0xb8
 800ae1c:	f8d7 0100 	ldr.w	r0, [r7, #256]	; 0x100
 800ae20:	f8d7 5080 	ldr.w	r5, [r7, #128]	; 0x80
 800ae24:	4420      	add	r0, r4
 800ae26:	4408      	add	r0, r1
 800ae28:	f8d7 40e4 	ldr.w	r4, [r7, #228]	; 0xe4
 800ae2c:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 800ae30:	190c      	adds	r4, r1, r4
 800ae32:	42ac      	cmp	r4, r5
 800ae34:	bf28      	it	cs
 800ae36:	462c      	movcs	r4, r5
 800ae38:	f8d7 50fc 	ldr.w	r5, [r7, #252]	; 0xfc
 800ae3c:	0080      	lsls	r0, r0, #2
 800ae3e:	1aa4      	subs	r4, r4, r2
 800ae40:	2d00      	cmp	r5, #0
 800ae42:	f000 80e7 	beq.w	800b014 <forward_conv2d+0x8d8>
 800ae46:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800ae4a:	f8d7 611c 	ldr.w	r6, [r7, #284]	; 0x11c
 800ae4e:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 800ae52:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800ae56:	42b5      	cmp	r5, r6
 800ae58:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 800ae5c:	eba3 0204 	sub.w	r2, r3, r4
 800ae60:	eba1 0104 	sub.w	r1, r1, r4
 800ae64:	bf08      	it	eq
 800ae66:	eef0 3a48 	vmoveq.f32	s7, s16
 800ae6a:	462b      	mov	r3, r5
 800ae6c:	6b7d      	ldr	r5, [r7, #52]	; 0x34
 800ae6e:	f8d7 60a0 	ldr.w	r6, [r7, #160]	; 0xa0
 800ae72:	4428      	add	r0, r5
 800ae74:	f8d7 510c 	ldr.w	r5, [r7, #268]	; 0x10c
 800ae78:	fb05 6e00 	mla	lr, r5, r0, r6
 800ae7c:	eb0e 000b 	add.w	r0, lr, fp
 800ae80:	4586      	cmp	lr, r0
 800ae82:	6238      	str	r0, [r7, #32]
 800ae84:	f080 80a5 	bcs.w	800afd2 <forward_conv2d+0x896>
 800ae88:	0092      	lsls	r2, r2, #2
 800ae8a:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800ae8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae90:	fb0b f101 	mul.w	r1, fp, r1
 800ae94:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800ae98:	f024 0803 	bic.w	r8, r4, #3
 800ae9c:	2a00      	cmp	r2, #0
 800ae9e:	f000 8098 	beq.w	800afd2 <forward_conv2d+0x896>
 800aea2:	f108 32ff 	add.w	r2, r8, #4294967295
 800aea6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800aea8:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800aeac:	0892      	lsrs	r2, r2, #2
 800aeae:	3201      	adds	r2, #1
 800aeb0:	4401      	add	r1, r0
 800aeb2:	fb02 f00a 	mul.w	r0, r2, sl
 800aeb6:	6578      	str	r0, [r7, #84]	; 0x54
 800aeb8:	0110      	lsls	r0, r2, #4
 800aeba:	0092      	lsls	r2, r2, #2
 800aebc:	653a      	str	r2, [r7, #80]	; 0x50
 800aebe:	1aca      	subs	r2, r1, r3
 800aec0:	613a      	str	r2, [r7, #16]
 800aec2:	68ba      	ldr	r2, [r7, #8]
 800aec4:	6678      	str	r0, [r7, #100]	; 0x64
 800aec6:	4413      	add	r3, r2
 800aec8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800aecc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800aed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aed2:	4413      	add	r3, r2
 800aed4:	60fb      	str	r3, [r7, #12]
 800aed6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800aeda:	693b      	ldr	r3, [r7, #16]
 800aedc:	4413      	add	r3, r2
 800aede:	66fb      	str	r3, [r7, #108]	; 0x6c
 800aee0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800aee4:	ecf3 6a01 	vldmia	r3!, {s13}
 800aee8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800aeec:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800aef6:	dd57      	ble.n	800afa8 <forward_conv2d+0x86c>
 800aef8:	4676      	mov	r6, lr
 800aefa:	f04f 0c00 	mov.w	ip, #0
 800aefe:	f1b8 0f00 	cmp.w	r8, #0
 800af02:	f340 8085 	ble.w	800b010 <forward_conv2d+0x8d4>
 800af06:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800af0a:	f109 0310 	add.w	r3, r9, #16
 800af0e:	18b1      	adds	r1, r6, r2
 800af10:	2000      	movs	r0, #0
 800af12:	4632      	mov	r2, r6
 800af14:	eb02 050b 	add.w	r5, r2, fp
 800af18:	ed95 7a00 	vldr	s14, [r5]
 800af1c:	ed53 7a03 	vldr	s15, [r3, #-12]
 800af20:	ed92 4a00 	vldr	s8, [r2]
 800af24:	ed53 4a04 	vldr	s9, [r3, #-16]
 800af28:	ed91 5a00 	vldr	s10, [r1]
 800af2c:	ed53 5a02 	vldr	s11, [r3, #-8]
 800af30:	ed13 6a01 	vldr	s12, [r3, #-4]
 800af34:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af38:	eb01 050b 	add.w	r5, r1, fp
 800af3c:	eee4 7a24 	vfma.f32	s15, s8, s9
 800af40:	3004      	adds	r0, #4
 800af42:	4540      	cmp	r0, r8
 800af44:	ed95 7a00 	vldr	s14, [r5]
 800af48:	eee5 7a25 	vfma.f32	s15, s10, s11
 800af4c:	4452      	add	r2, sl
 800af4e:	4451      	add	r1, sl
 800af50:	f103 0310 	add.w	r3, r3, #16
 800af54:	eee7 7a06 	vfma.f32	s15, s14, s12
 800af58:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800af5c:	dbda      	blt.n	800af14 <forward_conv2d+0x7d8>
 800af5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800af60:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800af62:	441e      	add	r6, r3
 800af64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800af66:	4499      	add	r9, r3
 800af68:	42a0      	cmp	r0, r4
 800af6a:	da11      	bge.n	800af90 <forward_conv2d+0x854>
 800af6c:	4602      	mov	r2, r0
 800af6e:	4633      	mov	r3, r6
 800af70:	4649      	mov	r1, r9
 800af72:	edd3 7a00 	vldr	s15, [r3]
 800af76:	ecb1 7a01 	vldmia	r1!, {s14}
 800af7a:	3201      	adds	r2, #1
 800af7c:	42a2      	cmp	r2, r4
 800af7e:	eee7 6a27 	vfma.f32	s13, s14, s15
 800af82:	445b      	add	r3, fp
 800af84:	d1f5      	bne.n	800af72 <forward_conv2d+0x836>
 800af86:	1a20      	subs	r0, r4, r0
 800af88:	eb09 0980 	add.w	r9, r9, r0, lsl #2
 800af8c:	fb00 660b 	mla	r6, r0, fp, r6
 800af90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800af94:	441e      	add	r6, r3
 800af96:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800af9a:	4499      	add	r9, r3
 800af9c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800afa0:	f10c 0c01 	add.w	ip, ip, #1
 800afa4:	4563      	cmp	r3, ip
 800afa6:	d1aa      	bne.n	800aefe <forward_conv2d+0x7c2>
 800afa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afaa:	4499      	add	r9, r3
 800afac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afae:	ece3 6a01 	vstmia	r3!, {s13}
 800afb2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800afb4:	e9d7 232b 	ldrd	r2, r3, [r7, #172]	; 0xac
 800afb8:	4293      	cmp	r3, r2
 800afba:	d191      	bne.n	800aee0 <forward_conv2d+0x7a4>
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	683a      	ldr	r2, [r7, #0]
 800afc0:	1a9b      	subs	r3, r3, r2
 800afc2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800afc6:	6a3b      	ldr	r3, [r7, #32]
 800afc8:	f10e 0e04 	add.w	lr, lr, #4
 800afcc:	459e      	cmp	lr, r3
 800afce:	f4ff af7d 	bcc.w	800aecc <forward_conv2d+0x790>
 800afd2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800afd6:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800afda:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800afde:	440a      	add	r2, r1
 800afe0:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 800afe4:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800afe8:	4608      	mov	r0, r1
 800afea:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800afee:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 800aff2:	4410      	add	r0, r2
 800aff4:	1a8a      	subs	r2, r1, r2
 800aff6:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800affa:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800affe:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
 800b002:	3301      	adds	r3, #1
 800b004:	429a      	cmp	r2, r3
 800b006:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b00a:	f47f aefd 	bne.w	800ae08 <forward_conv2d+0x6cc>
 800b00e:	e64f      	b.n	800acb0 <forward_conv2d+0x574>
 800b010:	2000      	movs	r0, #0
 800b012:	e7a9      	b.n	800af68 <forward_conv2d+0x82c>
 800b014:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800b018:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 800b01c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b020:	1b19      	subs	r1, r3, r4
 800b022:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800b026:	eef0 3a48 	vmov.f32	s7, s16
 800b02a:	1b1a      	subs	r2, r3, r4
 800b02c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800b030:	e71c      	b.n	800ae6c <forward_conv2d+0x730>
 800b032:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 800b036:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b038:	460a      	mov	r2, r1
 800b03a:	440b      	add	r3, r1
 800b03c:	e6ec      	b.n	800ae18 <forward_conv2d+0x6dc>
 800b03e:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800b040:	2801      	cmp	r0, #1
 800b042:	f47f ace1 	bne.w	800aa08 <forward_conv2d+0x2cc>
 800b046:	1ad2      	subs	r2, r2, r3
 800b048:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800b04a:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 800b04e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800b052:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b054:	fb00 4101 	mla	r1, r0, r1, r4
 800b058:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 800b05c:	f8c7 1100 	str.w	r1, [r7, #256]	; 0x100
 800b060:	f080 8191 	bcs.w	800b386 <forward_conv2d+0xc4a>
 800b064:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800b068:	2a00      	cmp	r2, #0
 800b06a:	f43f ae21 	beq.w	800acb0 <forward_conv2d+0x574>
 800b06e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b070:	f8c7 b034 	str.w	fp, [r7, #52]	; 0x34
 800b074:	fb02 f303 	mul.w	r3, r2, r3
 800b078:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b07a:	667b      	str	r3, [r7, #100]	; 0x64
 800b07c:	1a9b      	subs	r3, r3, r2
 800b07e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b080:	188b      	adds	r3, r1, r2
 800b082:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b084:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b088:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800b08c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b090:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b094:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b098:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b09c:	2300      	movs	r3, #0
 800b09e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b0a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	f000 8133 	beq.w	800b312 <forward_conv2d+0xbd6>
 800b0ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b0b0:	ed93 6a00 	vldr	s12, [r3]
 800b0b4:	3304      	adds	r3, #4
 800b0b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b0ba:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	f000 8101 	beq.w	800b2c6 <forward_conv2d+0xb8a>
 800b0c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0c8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b0cc:	eb03 0802 	add.w	r8, r3, r2
 800b0d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b0d2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b0d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b0d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b0dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b0e0:	673b      	str	r3, [r7, #112]	; 0x70
 800b0e2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800b0e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b0ea:	f04f 0b00 	mov.w	fp, #0
 800b0ee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	f2c0 8104 	blt.w	800b300 <forward_conv2d+0xbc4>
 800b0f8:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800b0fc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b0fe:	2300      	movs	r3, #0
 800b100:	f8d7 40ec 	ldr.w	r4, [r7, #236]	; 0xec
 800b104:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800b108:	eb02 0c04 	add.w	ip, r2, r4
 800b10c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800b110:	4540      	cmp	r0, r8
 800b112:	bf94      	ite	ls
 800b114:	ebc3 0300 	rsbls	r3, r3, r0
 800b118:	ebc3 0308 	rsbhi	r3, r3, r8
 800b11c:	eba2 0903 	sub.w	r9, r2, r3
 800b120:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800b124:	1ac4      	subs	r4, r0, r3
 800b126:	fb03 f302 	mul.w	r3, r3, r2
 800b12a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800b12e:	2a00      	cmp	r2, #0
 800b130:	f340 80e3 	ble.w	800b2fa <forward_conv2d+0xbbe>
 800b134:	f023 050f 	bic.w	r5, r3, #15
 800b138:	f8d7 6098 	ldr.w	r6, [r7, #152]	; 0x98
 800b13c:	1e68      	subs	r0, r5, #1
 800b13e:	0900      	lsrs	r0, r0, #4
 800b140:	3001      	adds	r0, #1
 800b142:	fb06 f204 	mul.w	r2, r6, r4
 800b146:	657a      	str	r2, [r7, #84]	; 0x54
 800b148:	0102      	lsls	r2, r0, #4
 800b14a:	653a      	str	r2, [r7, #80]	; 0x50
 800b14c:	fb06 f909 	mul.w	r9, r6, r9
 800b150:	ea4f 1a80 	mov.w	sl, r0, lsl #6
 800b154:	eef0 6a46 	vmov.f32	s13, s12
 800b158:	f04f 0e00 	mov.w	lr, #0
 800b15c:	4662      	mov	r2, ip
 800b15e:	2d00      	cmp	r5, #0
 800b160:	f340 80c9 	ble.w	800b2f6 <forward_conv2d+0xbba>
 800b164:	f101 0440 	add.w	r4, r1, #64	; 0x40
 800b168:	f102 0040 	add.w	r0, r2, #64	; 0x40
 800b16c:	2600      	movs	r6, #0
 800b16e:	ed54 fa0f 	vldr	s31, [r4, #-60]	; 0xffffffc4
 800b172:	ed50 7a0f 	vldr	s15, [r0, #-60]	; 0xffffffc4
 800b176:	ed10 fa10 	vldr	s30, [r0, #-64]	; 0xffffffc0
 800b17a:	ed54 ea10 	vldr	s29, [r4, #-64]	; 0xffffffc0
 800b17e:	ed10 ea0e 	vldr	s28, [r0, #-56]	; 0xffffffc8
 800b182:	ed54 da0d 	vldr	s27, [r4, #-52]	; 0xffffffcc
 800b186:	ed10 da0d 	vldr	s26, [r0, #-52]	; 0xffffffcc
 800b18a:	ed50 ca0c 	vldr	s25, [r0, #-48]	; 0xffffffd0
 800b18e:	ed14 ca0c 	vldr	s24, [r4, #-48]	; 0xffffffd0
 800b192:	ed50 ba0b 	vldr	s23, [r0, #-44]	; 0xffffffd4
 800b196:	ed14 ba0b 	vldr	s22, [r4, #-44]	; 0xffffffd4
 800b19a:	ed54 aa0a 	vldr	s21, [r4, #-40]	; 0xffffffd8
 800b19e:	ed10 aa0a 	vldr	s20, [r0, #-40]	; 0xffffffd8
 800b1a2:	ed54 9a09 	vldr	s19, [r4, #-36]	; 0xffffffdc
 800b1a6:	ed10 9a09 	vldr	s18, [r0, #-36]	; 0xffffffdc
 800b1aa:	ed50 8a08 	vldr	s17, [r0, #-32]	; 0xffffffe0
 800b1ae:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 800b1b2:	ed50 0a07 	vldr	s1, [r0, #-28]	; 0xffffffe4
 800b1b6:	ed14 1a07 	vldr	s2, [r4, #-28]	; 0xffffffe4
 800b1ba:	ed54 1a06 	vldr	s3, [r4, #-24]	; 0xffffffe8
 800b1be:	ed10 2a06 	vldr	s4, [r0, #-24]	; 0xffffffe8
 800b1c2:	ed54 2a05 	vldr	s5, [r4, #-20]	; 0xffffffec
 800b1c6:	ed10 3a05 	vldr	s6, [r0, #-20]	; 0xffffffec
 800b1ca:	ed50 3a04 	vldr	s7, [r0, #-16]
 800b1ce:	ed14 4a04 	vldr	s8, [r4, #-16]
 800b1d2:	ed50 4a03 	vldr	s9, [r0, #-12]
 800b1d6:	ed14 5a03 	vldr	s10, [r4, #-12]
 800b1da:	ed50 5a02 	vldr	s11, [r0, #-8]
 800b1de:	ed14 7a02 	vldr	s14, [r4, #-8]
 800b1e2:	ee67 7aaf 	vmul.f32	s15, s15, s31
 800b1e6:	ed54 fa0e 	vldr	s31, [r4, #-56]	; 0xffffffc8
 800b1ea:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800b1ee:	3610      	adds	r6, #16
 800b1f0:	42ae      	cmp	r6, r5
 800b1f2:	ed14 fa01 	vldr	s30, [r4, #-4]
 800b1f6:	ed50 ea01 	vldr	s29, [r0, #-4]
 800b1fa:	eeee 7a2f 	vfma.f32	s15, s28, s31
 800b1fe:	f104 0440 	add.w	r4, r4, #64	; 0x40
 800b202:	f100 0040 	add.w	r0, r0, #64	; 0x40
 800b206:	eeed 7a8d 	vfma.f32	s15, s27, s26
 800b20a:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800b20e:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800b212:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800b216:	eee9 7a89 	vfma.f32	s15, s19, s18
 800b21a:	eee8 7a80 	vfma.f32	s15, s17, s0
 800b21e:	eee0 7a81 	vfma.f32	s15, s1, s2
 800b222:	eee1 7a82 	vfma.f32	s15, s3, s4
 800b226:	eee2 7a83 	vfma.f32	s15, s5, s6
 800b22a:	eee3 7a84 	vfma.f32	s15, s7, s8
 800b22e:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b232:	eee5 7a87 	vfma.f32	s15, s11, s14
 800b236:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800b23a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800b23e:	db96      	blt.n	800b16e <forward_conv2d+0xa32>
 800b240:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800b242:	4451      	add	r1, sl
 800b244:	4452      	add	r2, sl
 800b246:	4283      	cmp	r3, r0
 800b248:	dd0f      	ble.n	800b26a <forward_conv2d+0xb2e>
 800b24a:	4604      	mov	r4, r0
 800b24c:	468c      	mov	ip, r1
 800b24e:	4616      	mov	r6, r2
 800b250:	ecb6 7a01 	vldmia	r6!, {s14}
 800b254:	ecfc 7a01 	vldmia	ip!, {s15}
 800b258:	3401      	adds	r4, #1
 800b25a:	42a3      	cmp	r3, r4
 800b25c:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b260:	d1f6      	bne.n	800b250 <forward_conv2d+0xb14>
 800b262:	1a18      	subs	r0, r3, r0
 800b264:	0080      	lsls	r0, r0, #2
 800b266:	4402      	add	r2, r0
 800b268:	4401      	add	r1, r0
 800b26a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800b26c:	4402      	add	r2, r0
 800b26e:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800b272:	f10e 0e01 	add.w	lr, lr, #1
 800b276:	4570      	cmp	r0, lr
 800b278:	4449      	add	r1, r9
 800b27a:	f47f af70 	bne.w	800b15e <forward_conv2d+0xa22>
 800b27e:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 800b282:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b284:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800b288:	edc3 6a00 	vstr	s13, [r3]
 800b28c:	4608      	mov	r0, r1
 800b28e:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800b292:	440b      	add	r3, r1
 800b294:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800b298:	673b      	str	r3, [r7, #112]	; 0x70
 800b29a:	4410      	add	r0, r2
 800b29c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b29e:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
 800b2a2:	4608      	mov	r0, r1
 800b2a4:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 800b2a8:	4418      	add	r0, r3
 800b2aa:	1acb      	subs	r3, r1, r3
 800b2ac:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b2b0:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800b2b4:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
 800b2b8:	f10b 0b01 	add.w	fp, fp, #1
 800b2bc:	455b      	cmp	r3, fp
 800b2be:	eba8 0802 	sub.w	r8, r8, r2
 800b2c2:	f47f af14 	bne.w	800b0ee <forward_conv2d+0x9b2>
 800b2c6:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800b2ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b2cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b2d0:	440a      	add	r2, r1
 800b2d2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b2d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800b2da:	3204      	adds	r2, #4
 800b2dc:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800b2e0:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800b2e4:	3301      	adds	r3, #1
 800b2e6:	429a      	cmp	r2, r3
 800b2e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b2ec:	f47f aed9 	bne.w	800b0a2 <forward_conv2d+0x966>
 800b2f0:	f8d7 b034 	ldr.w	fp, [r7, #52]	; 0x34
 800b2f4:	e4dc      	b.n	800acb0 <forward_conv2d+0x574>
 800b2f6:	2000      	movs	r0, #0
 800b2f8:	e7a5      	b.n	800b246 <forward_conv2d+0xb0a>
 800b2fa:	eef0 6a46 	vmov.f32	s13, s12
 800b2fe:	e7be      	b.n	800b27e <forward_conv2d+0xb42>
 800b300:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b304:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b308:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 800b30c:	eba8 0303 	sub.w	r3, r8, r3
 800b310:	e6f6      	b.n	800b100 <forward_conv2d+0x9c4>
 800b312:	eeb0 6a48 	vmov.f32	s12, s16
 800b316:	e6d0      	b.n	800b0ba <forward_conv2d+0x97e>
 800b318:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800b31c:	68ca      	ldr	r2, [r1, #12]
 800b31e:	2a00      	cmp	r2, #0
 800b320:	f43f aaca 	beq.w	800a8b8 <forward_conv2d+0x17c>
 800b324:	69b3      	ldr	r3, [r6, #24]
 800b326:	8818      	ldrh	r0, [r3, #0]
 800b328:	2803      	cmp	r0, #3
 800b32a:	f240 819f 	bls.w	800b66c <forward_conv2d+0xf30>
 800b32e:	685b      	ldr	r3, [r3, #4]
 800b330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b332:	b32b      	cbz	r3, 800b380 <forward_conv2d+0xc44>
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	b31b      	cbz	r3, 800b380 <forward_conv2d+0xc44>
 800b338:	699b      	ldr	r3, [r3, #24]
 800b33a:	6889      	ldr	r1, [r1, #8]
 800b33c:	e9d3 3401 	ldrd	r3, r4, [r3, #4]
 800b340:	9301      	str	r3, [sp, #4]
 800b342:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800b346:	9000      	str	r0, [sp, #0]
 800b348:	462b      	mov	r3, r5
 800b34a:	4620      	mov	r0, r4
 800b34c:	f7ff f9a6 	bl	800a69c <ai_dict_decompress_f32>
 800b350:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b354:	2c00      	cmp	r4, #0
 800b356:	bf18      	it	ne
 800b358:	4623      	movne	r3, r4
 800b35a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800b35e:	f7ff baab 	b.w	800a8b8 <forward_conv2d+0x17c>
 800b362:	2800      	cmp	r0, #0
 800b364:	f000 8185 	beq.w	800b672 <forward_conv2d+0xf36>
 800b368:	6883      	ldr	r3, [r0, #8]
 800b36a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b36e:	2301      	movs	r3, #1
 800b370:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b374:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b378:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800b37c:	f7ff ba6d 	b.w	800a85a <forward_conv2d+0x11e>
 800b380:	2300      	movs	r3, #0
 800b382:	699b      	ldr	r3, [r3, #24]
 800b384:	deff      	udf	#255	; 0xff
 800b386:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b38a:	f8c7 d064 	str.w	sp, [r7, #100]	; 0x64
 800b38e:	320a      	adds	r2, #10
 800b390:	f022 0207 	bic.w	r2, r2, #7
 800b394:	ebad 0d02 	sub.w	sp, sp, r2
 800b398:	aa02      	add	r2, sp, #8
 800b39a:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b39e:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800b3a2:	2a00      	cmp	r2, #0
 800b3a4:	f000 814d 	beq.w	800b642 <forward_conv2d+0xf06>
 800b3a8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b3aa:	f8c7 b02c 	str.w	fp, [r7, #44]	; 0x2c
 800b3ae:	fb02 f303 	mul.w	r3, r2, r3
 800b3b2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b3b4:	657b      	str	r3, [r7, #84]	; 0x54
 800b3b6:	1a9b      	subs	r3, r3, r2
 800b3b8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b3ba:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b3be:	4413      	add	r3, r2
 800b3c0:	637b      	str	r3, [r7, #52]	; 0x34
 800b3c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b3ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b3ce:	673b      	str	r3, [r7, #112]	; 0x70
 800b3d0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800b3d4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800b3d8:	2300      	movs	r3, #0
 800b3da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b3de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b3e0:	b13b      	cbz	r3, 800b3f2 <forward_conv2d+0xcb6>
 800b3e2:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b3e6:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 800b3ea:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 800b3ee:	f004 feaf 	bl	8010150 <memcpy>
 800b3f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	f000 8135 	beq.w	800b666 <forward_conv2d+0xf2a>
 800b3fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b3fe:	ed93 6a00 	vldr	s12, [r3]
 800b402:	3304      	adds	r3, #4
 800b404:	673b      	str	r3, [r7, #112]	; 0x70
 800b406:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	f000 8101 	beq.w	800b612 <forward_conv2d+0xed6>
 800b410:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b414:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b418:	eb03 0802 	add.w	r8, r3, r2
 800b41c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b41e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b422:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b424:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b42c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b42e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800b432:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b436:	f04f 0b00 	mov.w	fp, #0
 800b43a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800b43e:	2b00      	cmp	r3, #0
 800b440:	f2c0 8108 	blt.w	800b654 <forward_conv2d+0xf18>
 800b444:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800b448:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b44a:	2300      	movs	r3, #0
 800b44c:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 800b450:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800b454:	eb02 0c04 	add.w	ip, r2, r4
 800b458:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800b45c:	4540      	cmp	r0, r8
 800b45e:	bf94      	ite	ls
 800b460:	ebc3 0300 	rsbls	r3, r3, r0
 800b464:	ebc3 0308 	rsbhi	r3, r3, r8
 800b468:	eba2 0903 	sub.w	r9, r2, r3
 800b46c:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800b470:	1ac4      	subs	r4, r0, r3
 800b472:	fb03 f302 	mul.w	r3, r3, r2
 800b476:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800b47a:	2a00      	cmp	r2, #0
 800b47c:	f340 80e7 	ble.w	800b64e <forward_conv2d+0xf12>
 800b480:	f023 050f 	bic.w	r5, r3, #15
 800b484:	f8d7 6098 	ldr.w	r6, [r7, #152]	; 0x98
 800b488:	1e68      	subs	r0, r5, #1
 800b48a:	0900      	lsrs	r0, r0, #4
 800b48c:	3001      	adds	r0, #1
 800b48e:	fb06 f204 	mul.w	r2, r6, r4
 800b492:	653a      	str	r2, [r7, #80]	; 0x50
 800b494:	0102      	lsls	r2, r0, #4
 800b496:	633a      	str	r2, [r7, #48]	; 0x30
 800b498:	fb06 f909 	mul.w	r9, r6, r9
 800b49c:	ea4f 1a80 	mov.w	sl, r0, lsl #6
 800b4a0:	eef0 6a46 	vmov.f32	s13, s12
 800b4a4:	f04f 0e00 	mov.w	lr, #0
 800b4a8:	4662      	mov	r2, ip
 800b4aa:	2d00      	cmp	r5, #0
 800b4ac:	f340 80cd 	ble.w	800b64a <forward_conv2d+0xf0e>
 800b4b0:	f101 0440 	add.w	r4, r1, #64	; 0x40
 800b4b4:	f102 0040 	add.w	r0, r2, #64	; 0x40
 800b4b8:	2600      	movs	r6, #0
 800b4ba:	ed50 fa0f 	vldr	s31, [r0, #-60]	; 0xffffffc4
 800b4be:	ed54 7a0f 	vldr	s15, [r4, #-60]	; 0xffffffc4
 800b4c2:	ed10 fa10 	vldr	s30, [r0, #-64]	; 0xffffffc0
 800b4c6:	ed54 ea10 	vldr	s29, [r4, #-64]	; 0xffffffc0
 800b4ca:	ed14 ea0e 	vldr	s28, [r4, #-56]	; 0xffffffc8
 800b4ce:	ed54 da0d 	vldr	s27, [r4, #-52]	; 0xffffffcc
 800b4d2:	ed10 da0d 	vldr	s26, [r0, #-52]	; 0xffffffcc
 800b4d6:	ed54 ca0c 	vldr	s25, [r4, #-48]	; 0xffffffd0
 800b4da:	ed10 ca0c 	vldr	s24, [r0, #-48]	; 0xffffffd0
 800b4de:	ed54 ba0b 	vldr	s23, [r4, #-44]	; 0xffffffd4
 800b4e2:	ed10 ba0b 	vldr	s22, [r0, #-44]	; 0xffffffd4
 800b4e6:	ed54 aa0a 	vldr	s21, [r4, #-40]	; 0xffffffd8
 800b4ea:	ed10 aa0a 	vldr	s20, [r0, #-40]	; 0xffffffd8
 800b4ee:	ed54 9a09 	vldr	s19, [r4, #-36]	; 0xffffffdc
 800b4f2:	ed10 9a09 	vldr	s18, [r0, #-36]	; 0xffffffdc
 800b4f6:	ed54 8a08 	vldr	s17, [r4, #-32]	; 0xffffffe0
 800b4fa:	ed10 0a08 	vldr	s0, [r0, #-32]	; 0xffffffe0
 800b4fe:	ed50 0a07 	vldr	s1, [r0, #-28]	; 0xffffffe4
 800b502:	ed14 1a07 	vldr	s2, [r4, #-28]	; 0xffffffe4
 800b506:	ed50 1a06 	vldr	s3, [r0, #-24]	; 0xffffffe8
 800b50a:	ed14 2a06 	vldr	s4, [r4, #-24]	; 0xffffffe8
 800b50e:	ed50 2a05 	vldr	s5, [r0, #-20]	; 0xffffffec
 800b512:	ed14 3a05 	vldr	s6, [r4, #-20]	; 0xffffffec
 800b516:	ed54 3a04 	vldr	s7, [r4, #-16]
 800b51a:	ed10 4a04 	vldr	s8, [r0, #-16]
 800b51e:	ed50 4a03 	vldr	s9, [r0, #-12]
 800b522:	ed14 5a03 	vldr	s10, [r4, #-12]
 800b526:	ed54 5a02 	vldr	s11, [r4, #-8]
 800b52a:	ed10 7a02 	vldr	s14, [r0, #-8]
 800b52e:	ee67 7aaf 	vmul.f32	s15, s15, s31
 800b532:	ed50 fa0e 	vldr	s31, [r0, #-56]	; 0xffffffc8
 800b536:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800b53a:	3610      	adds	r6, #16
 800b53c:	42b5      	cmp	r5, r6
 800b53e:	ed14 fa01 	vldr	s30, [r4, #-4]
 800b542:	ed50 ea01 	vldr	s29, [r0, #-4]
 800b546:	eeee 7a2f 	vfma.f32	s15, s28, s31
 800b54a:	f104 0440 	add.w	r4, r4, #64	; 0x40
 800b54e:	f100 0040 	add.w	r0, r0, #64	; 0x40
 800b552:	eeed 7a8d 	vfma.f32	s15, s27, s26
 800b556:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800b55a:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800b55e:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800b562:	eee9 7a89 	vfma.f32	s15, s19, s18
 800b566:	eee8 7a80 	vfma.f32	s15, s17, s0
 800b56a:	eee0 7a81 	vfma.f32	s15, s1, s2
 800b56e:	eee1 7a82 	vfma.f32	s15, s3, s4
 800b572:	eee2 7a83 	vfma.f32	s15, s5, s6
 800b576:	eee3 7a84 	vfma.f32	s15, s7, s8
 800b57a:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b57e:	eee5 7a87 	vfma.f32	s15, s11, s14
 800b582:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800b586:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800b58a:	dc96      	bgt.n	800b4ba <forward_conv2d+0xd7e>
 800b58c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b58e:	4451      	add	r1, sl
 800b590:	4452      	add	r2, sl
 800b592:	4283      	cmp	r3, r0
 800b594:	dd0f      	ble.n	800b5b6 <forward_conv2d+0xe7a>
 800b596:	4604      	mov	r4, r0
 800b598:	468c      	mov	ip, r1
 800b59a:	4616      	mov	r6, r2
 800b59c:	ecb6 7a01 	vldmia	r6!, {s14}
 800b5a0:	ecfc 7a01 	vldmia	ip!, {s15}
 800b5a4:	3401      	adds	r4, #1
 800b5a6:	42a3      	cmp	r3, r4
 800b5a8:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b5ac:	d1f6      	bne.n	800b59c <forward_conv2d+0xe60>
 800b5ae:	1a18      	subs	r0, r3, r0
 800b5b0:	0080      	lsls	r0, r0, #2
 800b5b2:	4402      	add	r2, r0
 800b5b4:	4401      	add	r1, r0
 800b5b6:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800b5b8:	4402      	add	r2, r0
 800b5ba:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800b5be:	f10e 0e01 	add.w	lr, lr, #1
 800b5c2:	4570      	cmp	r0, lr
 800b5c4:	4449      	add	r1, r9
 800b5c6:	f47f af70 	bne.w	800b4aa <forward_conv2d+0xd6e>
 800b5ca:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 800b5ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b5d0:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800b5d4:	edc3 6a00 	vstr	s13, [r3]
 800b5d8:	4608      	mov	r0, r1
 800b5da:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800b5de:	440b      	add	r3, r1
 800b5e0:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800b5e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b5e6:	4410      	add	r0, r2
 800b5e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b5ea:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
 800b5ee:	4608      	mov	r0, r1
 800b5f0:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 800b5f4:	4418      	add	r0, r3
 800b5f6:	1acb      	subs	r3, r1, r3
 800b5f8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b5fc:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800b600:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
 800b604:	f10b 0b01 	add.w	fp, fp, #1
 800b608:	455b      	cmp	r3, fp
 800b60a:	eba8 0802 	sub.w	r8, r8, r2
 800b60e:	f47f af14 	bne.w	800b43a <forward_conv2d+0xcfe>
 800b612:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800b616:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 800b61a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b61e:	440a      	add	r2, r1
 800b620:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b624:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800b628:	3204      	adds	r2, #4
 800b62a:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800b62e:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800b632:	3301      	adds	r3, #1
 800b634:	429a      	cmp	r2, r3
 800b636:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b63a:	f47f aed0 	bne.w	800b3de <forward_conv2d+0xca2>
 800b63e:	f8d7 b02c 	ldr.w	fp, [r7, #44]	; 0x2c
 800b642:	f8d7 d064 	ldr.w	sp, [r7, #100]	; 0x64
 800b646:	f7ff bb33 	b.w	800acb0 <forward_conv2d+0x574>
 800b64a:	2000      	movs	r0, #0
 800b64c:	e7a1      	b.n	800b592 <forward_conv2d+0xe56>
 800b64e:	eef0 6a46 	vmov.f32	s13, s12
 800b652:	e7ba      	b.n	800b5ca <forward_conv2d+0xe8e>
 800b654:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b658:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b65c:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 800b660:	eba8 0303 	sub.w	r3, r8, r3
 800b664:	e6f2      	b.n	800b44c <forward_conv2d+0xd10>
 800b666:	eeb0 6a48 	vmov.f32	s12, s16
 800b66a:	e6cc      	b.n	800b406 <forward_conv2d+0xcca>
 800b66c:	2300      	movs	r3, #0
 800b66e:	685b      	ldr	r3, [r3, #4]
 800b670:	deff      	udf	#255	; 0xff
 800b672:	4603      	mov	r3, r0
 800b674:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b678:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b67c:	2301      	movs	r3, #1
 800b67e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b682:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800b686:	f7ff b8e8 	b.w	800a85a <forward_conv2d+0x11e>
 800b68a:	2800      	cmp	r0, #0
 800b68c:	d0f2      	beq.n	800b674 <forward_conv2d+0xf38>
 800b68e:	6882      	ldr	r2, [r0, #8]
 800b690:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b694:	2301      	movs	r3, #1
 800b696:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b69a:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 800b69e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800b6a2:	f7ff b8da 	b.w	800a85a <forward_conv2d+0x11e>
 800b6a6:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 800b6aa:	f7ff b8b7 	b.w	800a81c <forward_conv2d+0xe0>
 800b6ae:	3318      	adds	r3, #24
 800b6b0:	d007      	beq.n	800b6c2 <forward_conv2d+0xf86>
 800b6b2:	462a      	mov	r2, r5
 800b6b4:	462c      	mov	r4, r5
 800b6b6:	462b      	mov	r3, r5
 800b6b8:	f7ff b86a 	b.w	800a790 <forward_conv2d+0x54>
 800b6bc:	2300      	movs	r3, #0
 800b6be:	685b      	ldr	r3, [r3, #4]
 800b6c0:	deff      	udf	#255	; 0xff
 800b6c2:	68db      	ldr	r3, [r3, #12]
 800b6c4:	deff      	udf	#255	; 0xff
 800b6c6:	f8c7 40dc 	str.w	r4, [r7, #220]	; 0xdc
 800b6ca:	f7ff b850 	b.w	800a76e <forward_conv2d+0x32>
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	685b      	ldr	r3, [r3, #4]
 800b6d2:	deff      	udf	#255	; 0xff
 800b6d4:	6853      	ldr	r3, [r2, #4]
 800b6d6:	deff      	udf	#255	; 0xff
 800b6d8:	2200      	movs	r2, #0
 800b6da:	f7ff b858 	b.w	800a78e <forward_conv2d+0x52>
 800b6de:	bf00      	nop

0800b6e0 <forward_dense>:
 800b6e0:	6983      	ldr	r3, [r0, #24]
 800b6e2:	881a      	ldrh	r2, [r3, #0]
 800b6e4:	2a00      	cmp	r2, #0
 800b6e6:	f000 8193 	beq.w	800ba10 <forward_dense+0x330>
 800b6ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6ee:	ed2d 8b10 	vpush	{d8-d15}
 800b6f2:	f8d3 c004 	ldr.w	ip, [r3, #4]
 800b6f6:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800b6fa:	b099      	sub	sp, #100	; 0x64
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	f000 8194 	beq.w	800ba2a <forward_dense+0x34a>
 800b702:	f8d3 8000 	ldr.w	r8, [r3]
 800b706:	2a01      	cmp	r2, #1
 800b708:	f240 817f 	bls.w	800ba0a <forward_dense+0x32a>
 800b70c:	f8dc 4010 	ldr.w	r4, [ip, #16]
 800b710:	b104      	cbz	r4, 800b714 <forward_dense+0x34>
 800b712:	6824      	ldr	r4, [r4, #0]
 800b714:	2a02      	cmp	r2, #2
 800b716:	f000 817d 	beq.w	800ba14 <forward_dense+0x334>
 800b71a:	f8dc 301c 	ldr.w	r3, [ip, #28]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	f040 817b 	bne.w	800ba1a <forward_dense+0x33a>
 800b724:	f11c 0118 	adds.w	r1, ip, #24
 800b728:	930e      	str	r3, [sp, #56]	; 0x38
 800b72a:	f000 817c 	beq.w	800ba26 <forward_dense+0x346>
 800b72e:	f8bc 1018 	ldrh.w	r1, [ip, #24]
 800b732:	2901      	cmp	r1, #1
 800b734:	f240 83ab 	bls.w	800be8e <forward_dense+0x7ae>
 800b738:	2b00      	cmp	r3, #0
 800b73a:	f000 8178 	beq.w	800ba2e <forward_dense+0x34e>
 800b73e:	685b      	ldr	r3, [r3, #4]
 800b740:	930f      	str	r3, [sp, #60]	; 0x3c
 800b742:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b744:	68e7      	ldr	r7, [r4, #12]
 800b746:	6998      	ldr	r0, [r3, #24]
 800b748:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800b74c:	6803      	ldr	r3, [r0, #0]
 800b74e:	6849      	ldr	r1, [r1, #4]
 800b750:	9115      	str	r1, [sp, #84]	; 0x54
 800b752:	e9d7 6501 	ldrd	r6, r5, [r7, #4]
 800b756:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 800b75a:	f3c3 5141 	ubfx	r1, r3, #21, #2
 800b75e:	fa4e f101 	asr.w	r1, lr, r1
 800b762:	2a03      	cmp	r2, #3
 800b764:	68ff      	ldr	r7, [r7, #12]
 800b766:	9113      	str	r1, [sp, #76]	; 0x4c
 800b768:	fb05 f506 	mul.w	r5, r5, r6
 800b76c:	f000 8373 	beq.w	800be56 <forward_dense+0x776>
 800b770:	f8dc 2028 	ldr.w	r2, [ip, #40]	; 0x28
 800b774:	2a00      	cmp	r2, #0
 800b776:	f000 8371 	beq.w	800be5c <forward_dense+0x77c>
 800b77a:	6812      	ldr	r2, [r2, #0]
 800b77c:	2a00      	cmp	r2, #0
 800b77e:	f000 836d 	beq.w	800be5c <forward_dense+0x77c>
 800b782:	f3c3 4343 	ubfx	r3, r3, #17, #4
 800b786:	2b04      	cmp	r3, #4
 800b788:	f8d2 9018 	ldr.w	r9, [r2, #24]
 800b78c:	f000 836c 	beq.w	800be68 <forward_dense+0x788>
 800b790:	2b08      	cmp	r3, #8
 800b792:	f000 8369 	beq.w	800be68 <forward_dense+0x788>
 800b796:	f04f 0a00 	mov.w	sl, #0
 800b79a:	69a3      	ldr	r3, [r4, #24]
 800b79c:	f8d8 2018 	ldr.w	r2, [r8, #24]
 800b7a0:	6899      	ldr	r1, [r3, #8]
 800b7a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b7a4:	9102      	str	r1, [sp, #8]
 800b7a6:	695b      	ldr	r3, [r3, #20]
 800b7a8:	6892      	ldr	r2, [r2, #8]
 800b7aa:	685b      	ldr	r3, [r3, #4]
 800b7ac:	9305      	str	r3, [sp, #20]
 800b7ae:	00ad      	lsls	r5, r5, #2
 800b7b0:	fb07 1005 	mla	r0, r7, r5, r1
 800b7b4:	00b4      	lsls	r4, r6, #2
 800b7b6:	4281      	cmp	r1, r0
 800b7b8:	9011      	str	r0, [sp, #68]	; 0x44
 800b7ba:	9410      	str	r4, [sp, #64]	; 0x40
 800b7bc:	eb01 0804 	add.w	r8, r1, r4
 800b7c0:	f080 811e 	bcs.w	800ba00 <forward_dense+0x320>
 800b7c4:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b7c6:	eddf faa0 	vldr	s31, [pc, #640]	; 800ba48 <forward_dense+0x368>
 800b7ca:	08e8      	lsrs	r0, r5, #3
 800b7cc:	0141      	lsls	r1, r0, #5
 800b7ce:	f025 0301 	bic.w	r3, r5, #1
 800b7d2:	4606      	mov	r6, r0
 800b7d4:	ebc1 0383 	rsb	r3, r1, r3, lsl #2
 800b7d8:	9001      	str	r0, [sp, #4]
 800b7da:	ebc0 60c0 	rsb	r0, r0, r0, lsl #27
 800b7de:	00f7      	lsls	r7, r6, #3
 800b7e0:	9316      	str	r3, [sp, #88]	; 0x58
 800b7e2:	0143      	lsls	r3, r0, #5
 800b7e4:	00b6      	lsls	r6, r6, #2
 800b7e6:	f1a5 0410 	sub.w	r4, r5, #16
 800b7ea:	9307      	str	r3, [sp, #28]
 800b7ec:	f107 0308 	add.w	r3, r7, #8
 800b7f0:	0924      	lsrs	r4, r4, #4
 800b7f2:	9304      	str	r3, [sp, #16]
 800b7f4:	1d33      	adds	r3, r6, #4
 800b7f6:	3401      	adds	r4, #1
 800b7f8:	930d      	str	r3, [sp, #52]	; 0x34
 800b7fa:	f005 0301 	and.w	r3, r5, #1
 800b7fe:	01a4      	lsls	r4, r4, #6
 800b800:	f005 0907 	and.w	r9, r5, #7
 800b804:	9309      	str	r3, [sp, #36]	; 0x24
 800b806:	00ab      	lsls	r3, r5, #2
 800b808:	9312      	str	r3, [sp, #72]	; 0x48
 800b80a:	9703      	str	r7, [sp, #12]
 800b80c:	960c      	str	r6, [sp, #48]	; 0x30
 800b80e:	9417      	str	r4, [sp, #92]	; 0x5c
 800b810:	eb02 0b01 	add.w	fp, r2, r1
 800b814:	4653      	mov	r3, sl
 800b816:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 800b81a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b81c:	9907      	ldr	r1, [sp, #28]
 800b81e:	6992      	ldr	r2, [r2, #24]
 800b820:	6894      	ldr	r4, [r2, #8]
 800b822:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b824:	4459      	add	r1, fp
 800b826:	9106      	str	r1, [sp, #24]
 800b828:	2a00      	cmp	r2, #0
 800b82a:	f000 810f 	beq.w	800ba4c <forward_dense+0x36c>
 800b82e:	6992      	ldr	r2, [r2, #24]
 800b830:	6896      	ldr	r6, [r2, #8]
 800b832:	2b00      	cmp	r3, #0
 800b834:	f000 810e 	beq.w	800ba54 <forward_dense+0x374>
 800b838:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b83a:	2a04      	cmp	r2, #4
 800b83c:	f000 821e 	beq.w	800bc7c <forward_dense+0x59c>
 800b840:	9a02      	ldr	r2, [sp, #8]
 800b842:	4590      	cmp	r8, r2
 800b844:	f240 80d3 	bls.w	800b9ee <forward_dense+0x30e>
 800b848:	4694      	mov	ip, r2
 800b84a:	9a07      	ldr	r2, [sp, #28]
 800b84c:	f8dd a014 	ldr.w	sl, [sp, #20]
 800b850:	f102 0e20 	add.w	lr, r2, #32
 800b854:	46b1      	mov	r9, r6
 800b856:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800b858:	44de      	add	lr, fp
 800b85a:	f1b9 0f00 	cmp.w	r9, #0
 800b85e:	f000 80e8 	beq.w	800ba32 <forward_dense+0x352>
 800b862:	9a01      	ldr	r2, [sp, #4]
 800b864:	edd9 2a00 	vldr	s5, [r9]
 800b868:	eddf 6a77 	vldr	s13, [pc, #476]	; 800ba48 <forward_dense+0x368>
 800b86c:	f109 0904 	add.w	r9, r9, #4
 800b870:	2a00      	cmp	r2, #0
 800b872:	f000 80e6 	beq.w	800ba42 <forward_dense+0x362>
 800b876:	9904      	ldr	r1, [sp, #16]
 800b878:	f104 0208 	add.w	r2, r4, #8
 800b87c:	190f      	adds	r7, r1, r4
 800b87e:	4671      	mov	r1, lr
 800b880:	f812 5c07 	ldrb.w	r5, [r2, #-7]
 800b884:	f812 0c08 	ldrb.w	r0, [r2, #-8]
 800b888:	ed51 7a07 	vldr	s15, [r1, #-28]	; 0xffffffe4
 800b88c:	ed11 3a08 	vldr	s6, [r1, #-32]	; 0xffffffe0
 800b890:	ed11 4a06 	vldr	s8, [r1, #-24]	; 0xffffffe8
 800b894:	ed11 5a05 	vldr	s10, [r1, #-20]	; 0xffffffec
 800b898:	ed51 3a04 	vldr	s7, [r1, #-16]
 800b89c:	ed51 4a03 	vldr	s9, [r1, #-12]
 800b8a0:	ed51 5a02 	vldr	s11, [r1, #-8]
 800b8a4:	ed11 6a01 	vldr	s12, [r1, #-4]
 800b8a8:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800b8ac:	ed95 7a00 	vldr	s14, [r5]
 800b8b0:	f812 5c06 	ldrb.w	r5, [r2, #-6]
 800b8b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b8b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8bc:	ed90 7a00 	vldr	s14, [r0]
 800b8c0:	f812 0c05 	ldrb.w	r0, [r2, #-5]
 800b8c4:	eee7 7a03 	vfma.f32	s15, s14, s6
 800b8c8:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800b8cc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b8d0:	ed95 3a00 	vldr	s6, [r5]
 800b8d4:	ed90 7a00 	vldr	s14, [r0]
 800b8d8:	f812 5c04 	ldrb.w	r5, [r2, #-4]
 800b8dc:	f812 0c03 	ldrb.w	r0, [r2, #-3]
 800b8e0:	eee3 7a04 	vfma.f32	s15, s6, s8
 800b8e4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800b8e8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b8ec:	ed95 3a00 	vldr	s6, [r5]
 800b8f0:	ed90 4a00 	vldr	s8, [r0]
 800b8f4:	f812 5c02 	ldrb.w	r5, [r2, #-2]
 800b8f8:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 800b8fc:	eee7 7a05 	vfma.f32	s15, s14, s10
 800b900:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800b904:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b908:	ed95 5a00 	vldr	s10, [r5]
 800b90c:	ed90 7a00 	vldr	s14, [r0]
 800b910:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b914:	3208      	adds	r2, #8
 800b916:	4297      	cmp	r7, r2
 800b918:	f101 0120 	add.w	r1, r1, #32
 800b91c:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b920:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b924:	eee7 7a06 	vfma.f32	s15, s14, s12
 800b928:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800b92c:	d1a8      	bne.n	800b880 <forward_dense+0x1a0>
 800b92e:	9a03      	ldr	r2, [sp, #12]
 800b930:	18a1      	adds	r1, r4, r2
 800b932:	465a      	mov	r2, fp
 800b934:	2e00      	cmp	r6, #0
 800b936:	d04a      	beq.n	800b9ce <forward_dense+0x2ee>
 800b938:	7808      	ldrb	r0, [r1, #0]
 800b93a:	ed92 7a00 	vldr	s14, [r2]
 800b93e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b942:	edd0 7a00 	vldr	s15, [r0]
 800b946:	2e01      	cmp	r6, #1
 800b948:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b94c:	d03f      	beq.n	800b9ce <forward_dense+0x2ee>
 800b94e:	7848      	ldrb	r0, [r1, #1]
 800b950:	edd2 7a01 	vldr	s15, [r2, #4]
 800b954:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b958:	ed90 7a00 	vldr	s14, [r0]
 800b95c:	2e02      	cmp	r6, #2
 800b95e:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b962:	d034      	beq.n	800b9ce <forward_dense+0x2ee>
 800b964:	7888      	ldrb	r0, [r1, #2]
 800b966:	edd2 7a02 	vldr	s15, [r2, #8]
 800b96a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b96e:	ed90 7a00 	vldr	s14, [r0]
 800b972:	2e03      	cmp	r6, #3
 800b974:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b978:	d029      	beq.n	800b9ce <forward_dense+0x2ee>
 800b97a:	78c8      	ldrb	r0, [r1, #3]
 800b97c:	edd2 7a03 	vldr	s15, [r2, #12]
 800b980:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b984:	ed90 7a00 	vldr	s14, [r0]
 800b988:	2e04      	cmp	r6, #4
 800b98a:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b98e:	d01e      	beq.n	800b9ce <forward_dense+0x2ee>
 800b990:	7908      	ldrb	r0, [r1, #4]
 800b992:	edd2 7a04 	vldr	s15, [r2, #16]
 800b996:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b99a:	ed90 7a00 	vldr	s14, [r0]
 800b99e:	2e05      	cmp	r6, #5
 800b9a0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b9a4:	d013      	beq.n	800b9ce <forward_dense+0x2ee>
 800b9a6:	7948      	ldrb	r0, [r1, #5]
 800b9a8:	edd2 7a05 	vldr	s15, [r2, #20]
 800b9ac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b9b0:	ed90 7a00 	vldr	s14, [r0]
 800b9b4:	2e06      	cmp	r6, #6
 800b9b6:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b9ba:	d008      	beq.n	800b9ce <forward_dense+0x2ee>
 800b9bc:	7989      	ldrb	r1, [r1, #6]
 800b9be:	edd2 7a06 	vldr	s15, [r2, #24]
 800b9c2:	eb03 0281 	add.w	r2, r3, r1, lsl #2
 800b9c6:	ed92 7a00 	vldr	s14, [r2]
 800b9ca:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b9ce:	4454      	add	r4, sl
 800b9d0:	ee72 6aa6 	vadd.f32	s13, s5, s13
 800b9d4:	ecec 6a01 	vstmia	ip!, {s13}
 800b9d8:	45c4      	cmp	ip, r8
 800b9da:	f4ff af3e 	bcc.w	800b85a <forward_dense+0x17a>
 800b9de:	9902      	ldr	r1, [sp, #8]
 800b9e0:	43ca      	mvns	r2, r1
 800b9e2:	4442      	add	r2, r8
 800b9e4:	f022 0203 	bic.w	r2, r2, #3
 800b9e8:	3204      	adds	r2, #4
 800b9ea:	188a      	adds	r2, r1, r2
 800b9ec:	9202      	str	r2, [sp, #8]
 800b9ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b9f0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b9f2:	4490      	add	r8, r2
 800b9f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b9f6:	4493      	add	fp, r2
 800b9f8:	9a02      	ldr	r2, [sp, #8]
 800b9fa:	428a      	cmp	r2, r1
 800b9fc:	f4ff af0d 	bcc.w	800b81a <forward_dense+0x13a>
 800ba00:	b019      	add	sp, #100	; 0x64
 800ba02:	ecbd 8b10 	vpop	{d8-d15}
 800ba06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	685b      	ldr	r3, [r3, #4]
 800ba0e:	deff      	udf	#255	; 0xff
 800ba10:	6853      	ldr	r3, [r2, #4]
 800ba12:	deff      	udf	#255	; 0xff
 800ba14:	2300      	movs	r3, #0
 800ba16:	685b      	ldr	r3, [r3, #4]
 800ba18:	deff      	udf	#255	; 0xff
 800ba1a:	6819      	ldr	r1, [r3, #0]
 800ba1c:	910e      	str	r1, [sp, #56]	; 0x38
 800ba1e:	f11c 0118 	adds.w	r1, ip, #24
 800ba22:	f47f ae84 	bne.w	800b72e <forward_dense+0x4e>
 800ba26:	910f      	str	r1, [sp, #60]	; 0x3c
 800ba28:	e68b      	b.n	800b742 <forward_dense+0x62>
 800ba2a:	4698      	mov	r8, r3
 800ba2c:	e66b      	b.n	800b706 <forward_dense+0x26>
 800ba2e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ba30:	e687      	b.n	800b742 <forward_dense+0x62>
 800ba32:	9a01      	ldr	r2, [sp, #4]
 800ba34:	eddf 6a04 	vldr	s13, [pc, #16]	; 800ba48 <forward_dense+0x368>
 800ba38:	eef0 2a6f 	vmov.f32	s5, s31
 800ba3c:	2a00      	cmp	r2, #0
 800ba3e:	f47f af1a 	bne.w	800b876 <forward_dense+0x196>
 800ba42:	9a06      	ldr	r2, [sp, #24]
 800ba44:	4621      	mov	r1, r4
 800ba46:	e775      	b.n	800b934 <forward_dense+0x254>
 800ba48:	00000000 	.word	0x00000000
 800ba4c:	4616      	mov	r6, r2
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	f47f aef2 	bne.w	800b838 <forward_dense+0x158>
 800ba54:	9a02      	ldr	r2, [sp, #8]
 800ba56:	4590      	cmp	r8, r2
 800ba58:	d9c9      	bls.n	800b9ee <forward_dense+0x30e>
 800ba5a:	4615      	mov	r5, r2
 800ba5c:	9a07      	ldr	r2, [sp, #28]
 800ba5e:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ba60:	9308      	str	r3, [sp, #32]
 800ba62:	f102 0740 	add.w	r7, r2, #64	; 0x40
 800ba66:	9a06      	ldr	r2, [sp, #24]
 800ba68:	9b05      	ldr	r3, [sp, #20]
 800ba6a:	4610      	mov	r0, r2
 800ba6c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ba6e:	445f      	add	r7, fp
 800ba70:	eb00 0c02 	add.w	ip, r0, r2
 800ba74:	f001 0e0f 	and.w	lr, r1, #15
 800ba78:	468a      	mov	sl, r1
 800ba7a:	4691      	mov	r9, r2
 800ba7c:	2e00      	cmp	r6, #0
 800ba7e:	f000 81de 	beq.w	800be3e <forward_dense+0x75e>
 800ba82:	f1ba 0f0f 	cmp.w	sl, #15
 800ba86:	ed96 fa00 	vldr	s30, [r6]
 800ba8a:	ed5f 6a11 	vldr	s13, [pc, #-68]	; 800ba48 <forward_dense+0x368>
 800ba8e:	f106 0604 	add.w	r6, r6, #4
 800ba92:	f240 81dc 	bls.w	800be4e <forward_dense+0x76e>
 800ba96:	f104 0140 	add.w	r1, r4, #64	; 0x40
 800ba9a:	463a      	mov	r2, r7
 800ba9c:	4650      	mov	r0, sl
 800ba9e:	ed52 ea0f 	vldr	s29, [r2, #-60]	; 0xffffffc4
 800baa2:	ed51 7a0f 	vldr	s15, [r1, #-60]	; 0xffffffc4
 800baa6:	ed11 ea10 	vldr	s28, [r1, #-64]	; 0xffffffc0
 800baaa:	ed52 da10 	vldr	s27, [r2, #-64]	; 0xffffffc0
 800baae:	ed11 da0e 	vldr	s26, [r1, #-56]	; 0xffffffc8
 800bab2:	ed51 ca0d 	vldr	s25, [r1, #-52]	; 0xffffffcc
 800bab6:	ed12 ca0d 	vldr	s24, [r2, #-52]	; 0xffffffcc
 800baba:	ed52 ba0c 	vldr	s23, [r2, #-48]	; 0xffffffd0
 800babe:	ed11 ba0c 	vldr	s22, [r1, #-48]	; 0xffffffd0
 800bac2:	ed52 aa0b 	vldr	s21, [r2, #-44]	; 0xffffffd4
 800bac6:	ed11 aa0b 	vldr	s20, [r1, #-44]	; 0xffffffd4
 800baca:	ed52 9a0a 	vldr	s19, [r2, #-40]	; 0xffffffd8
 800bace:	ed11 9a0a 	vldr	s18, [r1, #-40]	; 0xffffffd8
 800bad2:	ed51 8a09 	vldr	s17, [r1, #-36]	; 0xffffffdc
 800bad6:	ed12 8a09 	vldr	s16, [r2, #-36]	; 0xffffffdc
 800bada:	ed11 0a08 	vldr	s0, [r1, #-32]	; 0xffffffe0
 800bade:	ed52 0a08 	vldr	s1, [r2, #-32]	; 0xffffffe0
 800bae2:	ed11 1a07 	vldr	s2, [r1, #-28]	; 0xffffffe4
 800bae6:	ed52 1a07 	vldr	s3, [r2, #-28]	; 0xffffffe4
 800baea:	ed11 2a06 	vldr	s4, [r1, #-24]	; 0xffffffe8
 800baee:	ed52 2a06 	vldr	s5, [r2, #-24]	; 0xffffffe8
 800baf2:	ed11 3a05 	vldr	s6, [r1, #-20]	; 0xffffffec
 800baf6:	ed52 3a05 	vldr	s7, [r2, #-20]	; 0xffffffec
 800bafa:	ed12 4a04 	vldr	s8, [r2, #-16]
 800bafe:	ed51 4a04 	vldr	s9, [r1, #-16]
 800bb02:	ed12 5a03 	vldr	s10, [r2, #-12]
 800bb06:	ed51 5a03 	vldr	s11, [r1, #-12]
 800bb0a:	ed12 6a02 	vldr	s12, [r2, #-8]
 800bb0e:	ed11 7a02 	vldr	s14, [r1, #-8]
 800bb12:	ee67 7aae 	vmul.f32	s15, s15, s29
 800bb16:	ed52 ea0e 	vldr	s29, [r2, #-56]	; 0xffffffc8
 800bb1a:	eeee 7a2d 	vfma.f32	s15, s28, s27
 800bb1e:	3810      	subs	r0, #16
 800bb20:	280f      	cmp	r0, #15
 800bb22:	ed11 ea01 	vldr	s28, [r1, #-4]
 800bb26:	ed52 da01 	vldr	s27, [r2, #-4]
 800bb2a:	eeed 7a2e 	vfma.f32	s15, s26, s29
 800bb2e:	f101 0140 	add.w	r1, r1, #64	; 0x40
 800bb32:	f102 0240 	add.w	r2, r2, #64	; 0x40
 800bb36:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800bb3a:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800bb3e:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800bb42:	eee9 7a89 	vfma.f32	s15, s19, s18
 800bb46:	eee8 7a88 	vfma.f32	s15, s17, s16
 800bb4a:	eee0 7a20 	vfma.f32	s15, s0, s1
 800bb4e:	eee1 7a21 	vfma.f32	s15, s2, s3
 800bb52:	eee2 7a22 	vfma.f32	s15, s4, s5
 800bb56:	eee3 7a23 	vfma.f32	s15, s6, s7
 800bb5a:	eee4 7a24 	vfma.f32	s15, s8, s9
 800bb5e:	eee5 7a25 	vfma.f32	s15, s10, s11
 800bb62:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bb66:	eeee 7a2d 	vfma.f32	s15, s28, s27
 800bb6a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800bb6e:	d896      	bhi.n	800ba9e <forward_dense+0x3be>
 800bb70:	eb04 0009 	add.w	r0, r4, r9
 800bb74:	4672      	mov	r2, lr
 800bb76:	4661      	mov	r1, ip
 800bb78:	2a00      	cmp	r2, #0
 800bb7a:	d075      	beq.n	800bc68 <forward_dense+0x588>
 800bb7c:	ed90 7a00 	vldr	s14, [r0]
 800bb80:	edd1 7a00 	vldr	s15, [r1]
 800bb84:	2a01      	cmp	r2, #1
 800bb86:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bb8a:	d06d      	beq.n	800bc68 <forward_dense+0x588>
 800bb8c:	ed90 7a01 	vldr	s14, [r0, #4]
 800bb90:	edd1 7a01 	vldr	s15, [r1, #4]
 800bb94:	2a02      	cmp	r2, #2
 800bb96:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bb9a:	d065      	beq.n	800bc68 <forward_dense+0x588>
 800bb9c:	ed90 7a02 	vldr	s14, [r0, #8]
 800bba0:	edd1 7a02 	vldr	s15, [r1, #8]
 800bba4:	2a03      	cmp	r2, #3
 800bba6:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bbaa:	d05d      	beq.n	800bc68 <forward_dense+0x588>
 800bbac:	ed90 7a03 	vldr	s14, [r0, #12]
 800bbb0:	edd1 7a03 	vldr	s15, [r1, #12]
 800bbb4:	2a04      	cmp	r2, #4
 800bbb6:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bbba:	d055      	beq.n	800bc68 <forward_dense+0x588>
 800bbbc:	ed90 7a04 	vldr	s14, [r0, #16]
 800bbc0:	edd1 7a04 	vldr	s15, [r1, #16]
 800bbc4:	2a05      	cmp	r2, #5
 800bbc6:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bbca:	d04d      	beq.n	800bc68 <forward_dense+0x588>
 800bbcc:	ed90 7a05 	vldr	s14, [r0, #20]
 800bbd0:	edd1 7a05 	vldr	s15, [r1, #20]
 800bbd4:	2a06      	cmp	r2, #6
 800bbd6:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bbda:	d045      	beq.n	800bc68 <forward_dense+0x588>
 800bbdc:	ed90 7a06 	vldr	s14, [r0, #24]
 800bbe0:	edd1 7a06 	vldr	s15, [r1, #24]
 800bbe4:	2a07      	cmp	r2, #7
 800bbe6:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bbea:	d03d      	beq.n	800bc68 <forward_dense+0x588>
 800bbec:	ed90 7a07 	vldr	s14, [r0, #28]
 800bbf0:	edd1 7a07 	vldr	s15, [r1, #28]
 800bbf4:	2a08      	cmp	r2, #8
 800bbf6:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bbfa:	d035      	beq.n	800bc68 <forward_dense+0x588>
 800bbfc:	ed90 7a08 	vldr	s14, [r0, #32]
 800bc00:	edd1 7a08 	vldr	s15, [r1, #32]
 800bc04:	2a09      	cmp	r2, #9
 800bc06:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bc0a:	d02d      	beq.n	800bc68 <forward_dense+0x588>
 800bc0c:	ed90 7a09 	vldr	s14, [r0, #36]	; 0x24
 800bc10:	edd1 7a09 	vldr	s15, [r1, #36]	; 0x24
 800bc14:	2a0a      	cmp	r2, #10
 800bc16:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bc1a:	d025      	beq.n	800bc68 <forward_dense+0x588>
 800bc1c:	ed90 7a0a 	vldr	s14, [r0, #40]	; 0x28
 800bc20:	edd1 7a0a 	vldr	s15, [r1, #40]	; 0x28
 800bc24:	2a0b      	cmp	r2, #11
 800bc26:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bc2a:	d01d      	beq.n	800bc68 <forward_dense+0x588>
 800bc2c:	ed90 7a0b 	vldr	s14, [r0, #44]	; 0x2c
 800bc30:	edd1 7a0b 	vldr	s15, [r1, #44]	; 0x2c
 800bc34:	2a0c      	cmp	r2, #12
 800bc36:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bc3a:	d015      	beq.n	800bc68 <forward_dense+0x588>
 800bc3c:	ed90 7a0c 	vldr	s14, [r0, #48]	; 0x30
 800bc40:	edd1 7a0c 	vldr	s15, [r1, #48]	; 0x30
 800bc44:	2a0d      	cmp	r2, #13
 800bc46:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bc4a:	d00d      	beq.n	800bc68 <forward_dense+0x588>
 800bc4c:	ed90 7a0d 	vldr	s14, [r0, #52]	; 0x34
 800bc50:	edd1 7a0d 	vldr	s15, [r1, #52]	; 0x34
 800bc54:	2a0e      	cmp	r2, #14
 800bc56:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bc5a:	d005      	beq.n	800bc68 <forward_dense+0x588>
 800bc5c:	ed90 7a0e 	vldr	s14, [r0, #56]	; 0x38
 800bc60:	edd1 7a0e 	vldr	s15, [r1, #56]	; 0x38
 800bc64:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bc68:	441c      	add	r4, r3
 800bc6a:	ee7f 6a26 	vadd.f32	s13, s30, s13
 800bc6e:	ece5 6a01 	vstmia	r5!, {s13}
 800bc72:	4545      	cmp	r5, r8
 800bc74:	f4ff af02 	bcc.w	800ba7c <forward_dense+0x39c>
 800bc78:	9b08      	ldr	r3, [sp, #32]
 800bc7a:	e6b0      	b.n	800b9de <forward_dense+0x2fe>
 800bc7c:	9902      	ldr	r1, [sp, #8]
 800bc7e:	4588      	cmp	r8, r1
 800bc80:	f67f aeb5 	bls.w	800b9ee <forward_dense+0x30e>
 800bc84:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bc86:	eb02 000b 	add.w	r0, r2, fp
 800bc8a:	9a07      	ldr	r2, [sp, #28]
 800bc8c:	9008      	str	r0, [sp, #32]
 800bc8e:	3220      	adds	r2, #32
 800bc90:	3007      	adds	r0, #7
 800bc92:	445a      	add	r2, fp
 800bc94:	900b      	str	r0, [sp, #44]	; 0x2c
 800bc96:	920a      	str	r2, [sp, #40]	; 0x28
 800bc98:	4689      	mov	r9, r1
 800bc9a:	2e00      	cmp	r6, #0
 800bc9c:	f000 80b9 	beq.w	800be12 <forward_dense+0x732>
 800bca0:	9a01      	ldr	r2, [sp, #4]
 800bca2:	edd6 2a00 	vldr	s5, [r6]
 800bca6:	ed5f 6a98 	vldr	s13, [pc, #-608]	; 800ba48 <forward_dense+0x368>
 800bcaa:	3604      	adds	r6, #4
 800bcac:	2a00      	cmp	r2, #0
 800bcae:	f000 80b8 	beq.w	800be22 <forward_dense+0x742>
 800bcb2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bcb4:	1917      	adds	r7, r2, r4
 800bcb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bcb8:	1d21      	adds	r1, r4, #4
 800bcba:	f811 5c04 	ldrb.w	r5, [r1, #-4]
 800bcbe:	ed52 7a07 	vldr	s15, [r2, #-28]	; 0xffffffe4
 800bcc2:	f811 0c03 	ldrb.w	r0, [r1, #-3]
 800bcc6:	ed12 3a08 	vldr	s6, [r2, #-32]	; 0xffffffe0
 800bcca:	ed52 3a06 	vldr	s7, [r2, #-24]	; 0xffffffe8
 800bcce:	ed12 4a05 	vldr	s8, [r2, #-20]	; 0xffffffec
 800bcd2:	ed52 4a04 	vldr	s9, [r2, #-16]
 800bcd6:	ed12 5a03 	vldr	s10, [r2, #-12]
 800bcda:	ed52 5a02 	vldr	s11, [r2, #-8]
 800bcde:	ed12 6a01 	vldr	s12, [r2, #-4]
 800bce2:	f005 0e0f 	and.w	lr, r5, #15
 800bce6:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
 800bcea:	ed9e 7a00 	vldr	s14, [lr]
 800bcee:	ea4f 1c15 	mov.w	ip, r5, lsr #4
 800bcf2:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 800bcf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcfa:	ed9c 7a00 	vldr	s14, [ip]
 800bcfe:	f811 5c02 	ldrb.w	r5, [r1, #-2]
 800bd02:	ea4f 1e10 	mov.w	lr, r0, lsr #4
 800bd06:	eee7 7a03 	vfma.f32	s15, s14, s6
 800bd0a:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
 800bd0e:	f000 0c0f 	and.w	ip, r0, #15
 800bd12:	ed9e 7a00 	vldr	s14, [lr]
 800bd16:	f811 0c01 	ldrb.w	r0, [r1, #-1]
 800bd1a:	eee7 7a23 	vfma.f32	s15, s14, s7
 800bd1e:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 800bd22:	3104      	adds	r1, #4
 800bd24:	ed9c 7a00 	vldr	s14, [ip]
 800bd28:	ea4f 1c15 	mov.w	ip, r5, lsr #4
 800bd2c:	eee7 7a04 	vfma.f32	s15, s14, s8
 800bd30:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 800bd34:	f005 050f 	and.w	r5, r5, #15
 800bd38:	ed9c 7a00 	vldr	s14, [ip]
 800bd3c:	eee7 7a24 	vfma.f32	s15, s14, s9
 800bd40:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800bd44:	428f      	cmp	r7, r1
 800bd46:	ed95 7a00 	vldr	s14, [r5]
 800bd4a:	ea4f 1510 	mov.w	r5, r0, lsr #4
 800bd4e:	eee7 7a05 	vfma.f32	s15, s14, s10
 800bd52:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800bd56:	f000 000f 	and.w	r0, r0, #15
 800bd5a:	ed95 7a00 	vldr	s14, [r5]
 800bd5e:	eee7 7a25 	vfma.f32	s15, s14, s11
 800bd62:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800bd66:	f102 0220 	add.w	r2, r2, #32
 800bd6a:	ed90 7a00 	vldr	s14, [r0]
 800bd6e:	eee7 7a06 	vfma.f32	s15, s14, s12
 800bd72:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800bd76:	d1a0      	bne.n	800bcba <forward_dense+0x5da>
 800bd78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bd7a:	46de      	mov	lr, fp
 800bd7c:	eb04 0a02 	add.w	sl, r4, r2
 800bd80:	9a08      	ldr	r2, [sp, #32]
 800bd82:	4596      	cmp	lr, r2
 800bd84:	d22c      	bcs.n	800bde0 <forward_dense+0x700>
 800bd86:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bd88:	f10e 0108 	add.w	r1, lr, #8
 800bd8c:	eba2 0c01 	sub.w	ip, r2, r1
 800bd90:	f02c 0207 	bic.w	r2, ip, #7
 800bd94:	f10e 0710 	add.w	r7, lr, #16
 800bd98:	4417      	add	r7, r2
 800bd9a:	f10a 35ff 	add.w	r5, sl, #4294967295
 800bd9e:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800bda2:	ed51 7a01 	vldr	s15, [r1, #-4]
 800bda6:	ed11 6a02 	vldr	s12, [r1, #-8]
 800bdaa:	f002 000f 	and.w	r0, r2, #15
 800bdae:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800bdb2:	ed90 7a00 	vldr	s14, [r0]
 800bdb6:	0912      	lsrs	r2, r2, #4
 800bdb8:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800bdbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bdc0:	ed92 7a00 	vldr	s14, [r2]
 800bdc4:	eee7 7a06 	vfma.f32	s15, s14, s12
 800bdc8:	3108      	adds	r1, #8
 800bdca:	428f      	cmp	r7, r1
 800bdcc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800bdd0:	d1e5      	bne.n	800bd9e <forward_dense+0x6be>
 800bdd2:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 800bdd6:	f10c 0c01 	add.w	ip, ip, #1
 800bdda:	44e2      	add	sl, ip
 800bddc:	eb0e 0ecc 	add.w	lr, lr, ip, lsl #3
 800bde0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bde2:	b312      	cbz	r2, 800be2a <forward_dense+0x74a>
 800bde4:	f89a 2000 	ldrb.w	r2, [sl]
 800bde8:	edde 7a00 	vldr	s15, [lr]
 800bdec:	0912      	lsrs	r2, r2, #4
 800bdee:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800bdf2:	ed92 7a00 	vldr	s14, [r2]
 800bdf6:	9a05      	ldr	r2, [sp, #20]
 800bdf8:	eee7 6a27 	vfma.f32	s13, s14, s15
 800bdfc:	4414      	add	r4, r2
 800bdfe:	ee76 2aa2 	vadd.f32	s5, s13, s5
 800be02:	ece9 2a01 	vstmia	r9!, {s5}
 800be06:	45c8      	cmp	r8, r9
 800be08:	f67f ade9 	bls.w	800b9de <forward_dense+0x2fe>
 800be0c:	2e00      	cmp	r6, #0
 800be0e:	f47f af47 	bne.w	800bca0 <forward_dense+0x5c0>
 800be12:	9a01      	ldr	r2, [sp, #4]
 800be14:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800be94 <forward_dense+0x7b4>
 800be18:	eef0 2a6f 	vmov.f32	s5, s31
 800be1c:	2a00      	cmp	r2, #0
 800be1e:	f47f af48 	bne.w	800bcb2 <forward_dense+0x5d2>
 800be22:	f8dd e018 	ldr.w	lr, [sp, #24]
 800be26:	46a2      	mov	sl, r4
 800be28:	e7aa      	b.n	800bd80 <forward_dense+0x6a0>
 800be2a:	ee72 6aa6 	vadd.f32	s13, s5, s13
 800be2e:	9a05      	ldr	r2, [sp, #20]
 800be30:	ece9 6a01 	vstmia	r9!, {s13}
 800be34:	45c1      	cmp	r9, r8
 800be36:	4414      	add	r4, r2
 800be38:	f4ff af2f 	bcc.w	800bc9a <forward_dense+0x5ba>
 800be3c:	e5cf      	b.n	800b9de <forward_dense+0x2fe>
 800be3e:	f1ba 0f0f 	cmp.w	sl, #15
 800be42:	eeb0 fa6f 	vmov.f32	s30, s31
 800be46:	eddf 6a13 	vldr	s13, [pc, #76]	; 800be94 <forward_dense+0x7b4>
 800be4a:	f63f ae24 	bhi.w	800ba96 <forward_dense+0x3b6>
 800be4e:	4652      	mov	r2, sl
 800be50:	4620      	mov	r0, r4
 800be52:	9906      	ldr	r1, [sp, #24]
 800be54:	e690      	b.n	800bb78 <forward_dense+0x498>
 800be56:	2300      	movs	r3, #0
 800be58:	685b      	ldr	r3, [r3, #4]
 800be5a:	deff      	udf	#255	; 0xff
 800be5c:	f3c3 4343 	ubfx	r3, r3, #17, #4
 800be60:	2b04      	cmp	r3, #4
 800be62:	4691      	mov	r9, r2
 800be64:	f47f ac94 	bne.w	800b790 <forward_dense+0xb0>
 800be68:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800be6c:	f1b9 0f00 	cmp.w	r9, #0
 800be70:	f43f ac93 	beq.w	800b79a <forward_dense+0xba>
 800be74:	e9d9 0100 	ldrd	r0, r1, [r9]
 800be78:	f000 fbd2 	bl	800c620 <ai_array_get_byte_size>
 800be7c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800be80:	4602      	mov	r2, r0
 800be82:	4651      	mov	r1, sl
 800be84:	4618      	mov	r0, r3
 800be86:	f004 f963 	bl	8010150 <memcpy>
 800be8a:	4682      	mov	sl, r0
 800be8c:	e485      	b.n	800b79a <forward_dense+0xba>
 800be8e:	2300      	movs	r3, #0
 800be90:	930f      	str	r3, [sp, #60]	; 0x3c
 800be92:	e456      	b.n	800b742 <forward_dense+0x62>
 800be94:	00000000 	.word	0x00000000

0800be98 <nl_func_relu_array_f32>:
 800be98:	b410      	push	{r4}
 800be9a:	698c      	ldr	r4, [r1, #24]
 800be9c:	6981      	ldr	r1, [r0, #24]
 800be9e:	68a3      	ldr	r3, [r4, #8]
 800bea0:	6889      	ldr	r1, [r1, #8]
 800bea2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800bea6:	3a01      	subs	r2, #1
 800bea8:	0092      	lsls	r2, r2, #2
 800beaa:	189b      	adds	r3, r3, r2
 800beac:	d216      	bcs.n	800bedc <nl_func_relu_array_f32+0x44>
 800beae:	3204      	adds	r2, #4
 800beb0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800bee4 <nl_func_relu_array_f32+0x4c>
 800beb4:	4411      	add	r1, r2
 800beb6:	3304      	adds	r3, #4
 800beb8:	ed53 7a01 	vldr	s15, [r3, #-4]
 800bebc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bec4:	bfb8      	it	lt
 800bec6:	eef0 7a47 	vmovlt.f32	s15, s14
 800beca:	ed61 7a01 	vstmdb	r1!, {s15}
 800bece:	68a0      	ldr	r0, [r4, #8]
 800bed0:	f1a3 0208 	sub.w	r2, r3, #8
 800bed4:	4290      	cmp	r0, r2
 800bed6:	f1a3 0304 	sub.w	r3, r3, #4
 800beda:	d9ed      	bls.n	800beb8 <nl_func_relu_array_f32+0x20>
 800bedc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bee0:	4770      	bx	lr
 800bee2:	bf00      	nop
 800bee4:	00000000 	.word	0x00000000

0800bee8 <nl_func_sm_array_f32>:
 800bee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beec:	ed2d 8b04 	vpush	{d8-d9}
 800bef0:	b089      	sub	sp, #36	; 0x24
 800bef2:	698f      	ldr	r7, [r1, #24]
 800bef4:	6984      	ldr	r4, [r0, #24]
 800bef6:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
 800befa:	68bd      	ldr	r5, [r7, #8]
 800befc:	9402      	str	r4, [sp, #8]
 800befe:	4626      	mov	r6, r4
 800bf00:	4696      	mov	lr, r2
 800bf02:	eba2 020c 	sub.w	r2, r2, ip
 800bf06:	eb05 0582 	add.w	r5, r5, r2, lsl #2
 800bf0a:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800bf0c:	68fa      	ldr	r2, [r7, #12]
 800bf0e:	68b6      	ldr	r6, [r6, #8]
 800bf10:	ebae 0e04 	sub.w	lr, lr, r4
 800bf14:	4295      	cmp	r5, r2
 800bf16:	eb06 068e 	add.w	r6, r6, lr, lsl #2
 800bf1a:	d354      	bcc.n	800bfc6 <nl_func_sm_array_f32+0xde>
 800bf1c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800bf20:	f1cc 0200 	rsb	r2, ip, #0
 800bf24:	00a4      	lsls	r4, r4, #2
 800bf26:	e9cd 1006 	strd	r1, r0, [sp, #24]
 800bf2a:	9303      	str	r3, [sp, #12]
 800bf2c:	9204      	str	r2, [sp, #16]
 800bf2e:	009b      	lsls	r3, r3, #2
 800bf30:	4262      	negs	r2, r4
 800bf32:	9205      	str	r2, [sp, #20]
 800bf34:	9301      	str	r3, [sp, #4]
 800bf36:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 800bf3a:	9b02      	ldr	r3, [sp, #8]
 800bf3c:	9a07      	ldr	r2, [sp, #28]
 800bf3e:	60bd      	str	r5, [r7, #8]
 800bf40:	609e      	str	r6, [r3, #8]
 800bf42:	9b06      	ldr	r3, [sp, #24]
 800bf44:	6992      	ldr	r2, [r2, #24]
 800bf46:	699b      	ldr	r3, [r3, #24]
 800bf48:	6894      	ldr	r4, [r2, #8]
 800bf4a:	9a03      	ldr	r2, [sp, #12]
 800bf4c:	689b      	ldr	r3, [r3, #8]
 800bf4e:	2a01      	cmp	r2, #1
 800bf50:	ed93 8a00 	vldr	s16, [r3]
 800bf54:	d940      	bls.n	800bfd8 <nl_func_sm_array_f32+0xf0>
 800bf56:	9901      	ldr	r1, [sp, #4]
 800bf58:	1d1a      	adds	r2, r3, #4
 800bf5a:	eb03 0b01 	add.w	fp, r3, r1
 800bf5e:	ecf2 7a01 	vldmia	r2!, {s15}
 800bf62:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800bf66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf6a:	bfb8      	it	lt
 800bf6c:	eeb0 8a67 	vmovlt.f32	s16, s15
 800bf70:	4593      	cmp	fp, r2
 800bf72:	d1f4      	bne.n	800bf5e <nl_func_sm_array_f32+0x76>
 800bf74:	eddf 8a1b 	vldr	s17, [pc, #108]	; 800bfe4 <nl_func_sm_array_f32+0xfc>
 800bf78:	469a      	mov	sl, r3
 800bf7a:	46a1      	mov	r9, r4
 800bf7c:	46a0      	mov	r8, r4
 800bf7e:	ecba 0a01 	vldmia	sl!, {s0}
 800bf82:	ee30 0a48 	vsub.f32	s0, s0, s16
 800bf86:	f001 fe0d 	bl	800dba4 <expf>
 800bf8a:	45d3      	cmp	fp, sl
 800bf8c:	eca8 0a01 	vstmia	r8!, {s0}
 800bf90:	ee78 8a80 	vadd.f32	s17, s17, s0
 800bf94:	d1f3      	bne.n	800bf7e <nl_func_sm_array_f32+0x96>
 800bf96:	eef5 8a40 	vcmp.f32	s17, #0.0
 800bf9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf9e:	d00b      	beq.n	800bfb8 <nl_func_sm_array_f32+0xd0>
 800bfa0:	ee89 7a28 	vdiv.f32	s14, s18, s17
 800bfa4:	9b01      	ldr	r3, [sp, #4]
 800bfa6:	441c      	add	r4, r3
 800bfa8:	edd9 7a00 	vldr	s15, [r9]
 800bfac:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bfb0:	ece9 7a01 	vstmia	r9!, {s15}
 800bfb4:	454c      	cmp	r4, r9
 800bfb6:	d1f7      	bne.n	800bfa8 <nl_func_sm_array_f32+0xc0>
 800bfb8:	9b04      	ldr	r3, [sp, #16]
 800bfba:	68fa      	ldr	r2, [r7, #12]
 800bfbc:	441d      	add	r5, r3
 800bfbe:	9b05      	ldr	r3, [sp, #20]
 800bfc0:	42aa      	cmp	r2, r5
 800bfc2:	441e      	add	r6, r3
 800bfc4:	d9b9      	bls.n	800bf3a <nl_func_sm_array_f32+0x52>
 800bfc6:	60ba      	str	r2, [r7, #8]
 800bfc8:	9a02      	ldr	r2, [sp, #8]
 800bfca:	68d3      	ldr	r3, [r2, #12]
 800bfcc:	6093      	str	r3, [r2, #8]
 800bfce:	b009      	add	sp, #36	; 0x24
 800bfd0:	ecbd 8b04 	vpop	{d8-d9}
 800bfd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfd8:	2a00      	cmp	r2, #0
 800bfda:	d0ed      	beq.n	800bfb8 <nl_func_sm_array_f32+0xd0>
 800bfdc:	9a01      	ldr	r2, [sp, #4]
 800bfde:	eb03 0b02 	add.w	fp, r3, r2
 800bfe2:	e7c7      	b.n	800bf74 <nl_func_sm_array_f32+0x8c>
 800bfe4:	00000000 	.word	0x00000000

0800bfe8 <nl_func_relu_generic_array_f32>:
 800bfe8:	b430      	push	{r4, r5}
 800bfea:	6989      	ldr	r1, [r1, #24]
 800bfec:	6980      	ldr	r0, [r0, #24]
 800bfee:	edd3 6a02 	vldr	s13, [r3, #8]
 800bff2:	688c      	ldr	r4, [r1, #8]
 800bff4:	6880      	ldr	r0, [r0, #8]
 800bff6:	ed93 7a00 	vldr	s14, [r3]
 800bffa:	ed93 6a01 	vldr	s12, [r3, #4]
 800bffe:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800c002:	3a01      	subs	r2, #1
 800c004:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800c008:	0092      	lsls	r2, r2, #2
 800c00a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c00e:	4410      	add	r0, r2
 800c010:	4422      	add	r2, r4
 800c012:	d421      	bmi.n	800c058 <nl_func_relu_generic_array_f32+0x70>
 800c014:	4294      	cmp	r4, r2
 800c016:	d83d      	bhi.n	800c094 <nl_func_relu_generic_array_f32+0xac>
 800c018:	1d13      	adds	r3, r2, #4
 800c01a:	1d02      	adds	r2, r0, #4
 800c01c:	e010      	b.n	800c040 <nl_func_relu_generic_array_f32+0x58>
 800c01e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c026:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800c02a:	d501      	bpl.n	800c030 <nl_func_relu_generic_array_f32+0x48>
 800c02c:	ee65 7a86 	vmul.f32	s15, s11, s12
 800c030:	ed62 7a01 	vstmdb	r2!, {s15}
 800c034:	6888      	ldr	r0, [r1, #8]
 800c036:	f1a3 0408 	sub.w	r4, r3, #8
 800c03a:	4284      	cmp	r4, r0
 800c03c:	462b      	mov	r3, r5
 800c03e:	d329      	bcc.n	800c094 <nl_func_relu_generic_array_f32+0xac>
 800c040:	ed53 7a01 	vldr	s15, [r3, #-4]
 800c044:	eef4 7ae6 	vcmpe.f32	s15, s13
 800c048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c04c:	f1a3 0504 	sub.w	r5, r3, #4
 800c050:	d4e5      	bmi.n	800c01e <nl_func_relu_generic_array_f32+0x36>
 800c052:	eef0 7a66 	vmov.f32	s15, s13
 800c056:	e7eb      	b.n	800c030 <nl_func_relu_generic_array_f32+0x48>
 800c058:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800c05c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c060:	d01a      	beq.n	800c098 <nl_func_relu_generic_array_f32+0xb0>
 800c062:	4294      	cmp	r4, r2
 800c064:	d816      	bhi.n	800c094 <nl_func_relu_generic_array_f32+0xac>
 800c066:	1d13      	adds	r3, r2, #4
 800c068:	1d02      	adds	r2, r0, #4
 800c06a:	ed53 7a01 	vldr	s15, [r3, #-4]
 800c06e:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800c072:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c076:	f1a3 0408 	sub.w	r4, r3, #8
 800c07a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c07e:	f1a3 0004 	sub.w	r0, r3, #4
 800c082:	ee66 6a86 	vmul.f32	s13, s13, s12
 800c086:	4623      	mov	r3, r4
 800c088:	d51e      	bpl.n	800c0c8 <nl_func_relu_generic_array_f32+0xe0>
 800c08a:	ed62 6a01 	vstmdb	r2!, {s13}
 800c08e:	688b      	ldr	r3, [r1, #8]
 800c090:	42a3      	cmp	r3, r4
 800c092:	d91e      	bls.n	800c0d2 <nl_func_relu_generic_array_f32+0xea>
 800c094:	bc30      	pop	{r4, r5}
 800c096:	4770      	bx	lr
 800c098:	4294      	cmp	r4, r2
 800c09a:	d8fb      	bhi.n	800c094 <nl_func_relu_generic_array_f32+0xac>
 800c09c:	1d13      	adds	r3, r2, #4
 800c09e:	2500      	movs	r5, #0
 800c0a0:	1d02      	adds	r2, r0, #4
 800c0a2:	ed53 7a01 	vldr	s15, [r3, #-4]
 800c0a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c0aa:	f1a3 0408 	sub.w	r4, r3, #8
 800c0ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0b2:	f1a3 0004 	sub.w	r0, r3, #4
 800c0b6:	4623      	mov	r3, r4
 800c0b8:	db0d      	blt.n	800c0d6 <nl_func_relu_generic_array_f32+0xee>
 800c0ba:	ed62 7a01 	vstmdb	r2!, {s15}
 800c0be:	688b      	ldr	r3, [r1, #8]
 800c0c0:	42a3      	cmp	r3, r4
 800c0c2:	d8e7      	bhi.n	800c094 <nl_func_relu_generic_array_f32+0xac>
 800c0c4:	4603      	mov	r3, r0
 800c0c6:	e7ec      	b.n	800c0a2 <nl_func_relu_generic_array_f32+0xba>
 800c0c8:	ed62 7a01 	vstmdb	r2!, {s15}
 800c0cc:	688c      	ldr	r4, [r1, #8]
 800c0ce:	429c      	cmp	r4, r3
 800c0d0:	d8e0      	bhi.n	800c094 <nl_func_relu_generic_array_f32+0xac>
 800c0d2:	4603      	mov	r3, r0
 800c0d4:	e7c9      	b.n	800c06a <nl_func_relu_generic_array_f32+0x82>
 800c0d6:	f842 5d04 	str.w	r5, [r2, #-4]!
 800c0da:	688c      	ldr	r4, [r1, #8]
 800c0dc:	429c      	cmp	r4, r3
 800c0de:	d8d9      	bhi.n	800c094 <nl_func_relu_generic_array_f32+0xac>
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	e7de      	b.n	800c0a2 <nl_func_relu_generic_array_f32+0xba>

0800c0e4 <forward_relu>:
 800c0e4:	6982      	ldr	r2, [r0, #24]
 800c0e6:	8813      	ldrh	r3, [r2, #0]
 800c0e8:	b333      	cbz	r3, 800c138 <forward_relu+0x54>
 800c0ea:	6852      	ldr	r2, [r2, #4]
 800c0ec:	6851      	ldr	r1, [r2, #4]
 800c0ee:	b101      	cbz	r1, 800c0f2 <forward_relu+0xe>
 800c0f0:	6809      	ldr	r1, [r1, #0]
 800c0f2:	2b01      	cmp	r3, #1
 800c0f4:	d91d      	bls.n	800c132 <forward_relu+0x4e>
 800c0f6:	b4f0      	push	{r4, r5, r6, r7}
 800c0f8:	6917      	ldr	r7, [r2, #16]
 800c0fa:	b107      	cbz	r7, 800c0fe <forward_relu+0x1a>
 800c0fc:	683f      	ldr	r7, [r7, #0]
 800c0fe:	688c      	ldr	r4, [r1, #8]
 800c100:	69c3      	ldr	r3, [r0, #28]
 800c102:	f3c4 2417 	ubfx	r4, r4, #8, #24
 800c106:	2b00      	cmp	r3, #0
 800c108:	d044      	beq.n	800c194 <forward_relu+0xb0>
 800c10a:	e9d3 5301 	ldrd	r5, r3, [r3, #4]
 800c10e:	2d01      	cmp	r5, #1
 800c110:	d014      	beq.n	800c13c <forward_relu+0x58>
 800c112:	2c00      	cmp	r4, #0
 800c114:	d074      	beq.n	800c200 <forward_relu+0x11c>
 800c116:	68ce      	ldr	r6, [r1, #12]
 800c118:	2201      	movs	r2, #1
 800c11a:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800c11e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c122:	42a6      	cmp	r6, r4
 800c124:	fb05 f202 	mul.w	r2, r5, r2
 800c128:	d1f9      	bne.n	800c11e <forward_relu+0x3a>
 800c12a:	4638      	mov	r0, r7
 800c12c:	bcf0      	pop	{r4, r5, r6, r7}
 800c12e:	f7ff bf5b 	b.w	800bfe8 <nl_func_relu_generic_array_f32>
 800c132:	2300      	movs	r3, #0
 800c134:	685b      	ldr	r3, [r3, #4]
 800c136:	deff      	udf	#255	; 0xff
 800c138:	685b      	ldr	r3, [r3, #4]
 800c13a:	deff      	udf	#255	; 0xff
 800c13c:	69ba      	ldr	r2, [r7, #24]
 800c13e:	6988      	ldr	r0, [r1, #24]
 800c140:	6896      	ldr	r6, [r2, #8]
 800c142:	ed93 7a00 	vldr	s14, [r3]
 800c146:	6882      	ldr	r2, [r0, #8]
 800c148:	b184      	cbz	r4, 800c16c <forward_relu+0x88>
 800c14a:	68cf      	ldr	r7, [r1, #12]
 800c14c:	462b      	mov	r3, r5
 800c14e:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 800c152:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 800c156:	42a7      	cmp	r7, r4
 800c158:	fb01 f303 	mul.w	r3, r1, r3
 800c15c:	d1f9      	bne.n	800c152 <forward_relu+0x6e>
 800c15e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c162:	3b01      	subs	r3, #1
 800c164:	009b      	lsls	r3, r3, #2
 800c166:	18d2      	adds	r2, r2, r3
 800c168:	441e      	add	r6, r3
 800c16a:	d23f      	bcs.n	800c1ec <forward_relu+0x108>
 800c16c:	1d13      	adds	r3, r2, #4
 800c16e:	2500      	movs	r5, #0
 800c170:	1d32      	adds	r2, r6, #4
 800c172:	ed53 7a01 	vldr	s15, [r3, #-4]
 800c176:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c17a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c17e:	f1a3 0104 	sub.w	r1, r3, #4
 800c182:	d835      	bhi.n	800c1f0 <forward_relu+0x10c>
 800c184:	ed62 7a01 	vstmdb	r2!, {s15}
 800c188:	6884      	ldr	r4, [r0, #8]
 800c18a:	3b08      	subs	r3, #8
 800c18c:	429c      	cmp	r4, r3
 800c18e:	d82d      	bhi.n	800c1ec <forward_relu+0x108>
 800c190:	460b      	mov	r3, r1
 800c192:	e7ee      	b.n	800c172 <forward_relu+0x8e>
 800c194:	69bb      	ldr	r3, [r7, #24]
 800c196:	698d      	ldr	r5, [r1, #24]
 800c198:	6898      	ldr	r0, [r3, #8]
 800c19a:	68ab      	ldr	r3, [r5, #8]
 800c19c:	b184      	cbz	r4, 800c1c0 <forward_relu+0xdc>
 800c19e:	68ce      	ldr	r6, [r1, #12]
 800c1a0:	2201      	movs	r2, #1
 800c1a2:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800c1a6:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 800c1aa:	42a6      	cmp	r6, r4
 800c1ac:	fb01 f202 	mul.w	r2, r1, r2
 800c1b0:	d1f9      	bne.n	800c1a6 <forward_relu+0xc2>
 800c1b2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800c1b6:	3a01      	subs	r2, #1
 800c1b8:	0092      	lsls	r2, r2, #2
 800c1ba:	189b      	adds	r3, r3, r2
 800c1bc:	4410      	add	r0, r2
 800c1be:	d215      	bcs.n	800c1ec <forward_relu+0x108>
 800c1c0:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800c204 <forward_relu+0x120>
 800c1c4:	3304      	adds	r3, #4
 800c1c6:	1d01      	adds	r1, r0, #4
 800c1c8:	ed53 7a01 	vldr	s15, [r3, #-4]
 800c1cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c1d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1d4:	bfb8      	it	lt
 800c1d6:	eef0 7a47 	vmovlt.f32	s15, s14
 800c1da:	ed61 7a01 	vstmdb	r1!, {s15}
 800c1de:	68a8      	ldr	r0, [r5, #8]
 800c1e0:	f1a3 0208 	sub.w	r2, r3, #8
 800c1e4:	4290      	cmp	r0, r2
 800c1e6:	f1a3 0304 	sub.w	r3, r3, #4
 800c1ea:	d9ed      	bls.n	800c1c8 <forward_relu+0xe4>
 800c1ec:	bcf0      	pop	{r4, r5, r6, r7}
 800c1ee:	4770      	bx	lr
 800c1f0:	f842 5d04 	str.w	r5, [r2, #-4]!
 800c1f4:	6884      	ldr	r4, [r0, #8]
 800c1f6:	3b08      	subs	r3, #8
 800c1f8:	429c      	cmp	r4, r3
 800c1fa:	d8f7      	bhi.n	800c1ec <forward_relu+0x108>
 800c1fc:	460b      	mov	r3, r1
 800c1fe:	e7b8      	b.n	800c172 <forward_relu+0x8e>
 800c200:	2201      	movs	r2, #1
 800c202:	e792      	b.n	800c12a <forward_relu+0x46>
 800c204:	00000000 	.word	0x00000000

0800c208 <forward_sm>:
 800c208:	6982      	ldr	r2, [r0, #24]
 800c20a:	8813      	ldrh	r3, [r2, #0]
 800c20c:	b32b      	cbz	r3, 800c25a <forward_sm+0x52>
 800c20e:	6852      	ldr	r2, [r2, #4]
 800c210:	6851      	ldr	r1, [r2, #4]
 800c212:	b101      	cbz	r1, 800c216 <forward_sm+0xe>
 800c214:	6809      	ldr	r1, [r1, #0]
 800c216:	2b01      	cmp	r3, #1
 800c218:	d91c      	bls.n	800c254 <forward_sm+0x4c>
 800c21a:	6913      	ldr	r3, [r2, #16]
 800c21c:	b1c3      	cbz	r3, 800c250 <forward_sm+0x48>
 800c21e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c220:	6818      	ldr	r0, [r3, #0]
 800c222:	688c      	ldr	r4, [r1, #8]
 800c224:	68c3      	ldr	r3, [r0, #12]
 800c226:	68ce      	ldr	r6, [r1, #12]
 800c228:	685f      	ldr	r7, [r3, #4]
 800c22a:	6873      	ldr	r3, [r6, #4]
 800c22c:	0a24      	lsrs	r4, r4, #8
 800c22e:	b083      	sub	sp, #12
 800c230:	d015      	beq.n	800c25e <forward_sm+0x56>
 800c232:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800c236:	2201      	movs	r2, #1
 800c238:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c23c:	42a6      	cmp	r6, r4
 800c23e:	fb05 f202 	mul.w	r2, r5, r2
 800c242:	d1f9      	bne.n	800c238 <forward_sm+0x30>
 800c244:	e9cd 3700 	strd	r3, r7, [sp]
 800c248:	f7ff fe4e 	bl	800bee8 <nl_func_sm_array_f32>
 800c24c:	b003      	add	sp, #12
 800c24e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c250:	68db      	ldr	r3, [r3, #12]
 800c252:	deff      	udf	#255	; 0xff
 800c254:	2300      	movs	r3, #0
 800c256:	685b      	ldr	r3, [r3, #4]
 800c258:	deff      	udf	#255	; 0xff
 800c25a:	685b      	ldr	r3, [r3, #4]
 800c25c:	deff      	udf	#255	; 0xff
 800c25e:	2201      	movs	r2, #1
 800c260:	e9cd 3700 	strd	r3, r7, [sp]
 800c264:	f7ff fe40 	bl	800bee8 <nl_func_sm_array_f32>
 800c268:	b003      	add	sp, #12
 800c26a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c26c <forward_bn>:
 800c26c:	6983      	ldr	r3, [r0, #24]
 800c26e:	8819      	ldrh	r1, [r3, #0]
 800c270:	2900      	cmp	r1, #0
 800c272:	d062      	beq.n	800c33a <forward_bn+0xce>
 800c274:	6858      	ldr	r0, [r3, #4]
 800c276:	6843      	ldr	r3, [r0, #4]
 800c278:	b103      	cbz	r3, 800c27c <forward_bn+0x10>
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	2901      	cmp	r1, #1
 800c27e:	d959      	bls.n	800c334 <forward_bn+0xc8>
 800c280:	6902      	ldr	r2, [r0, #16]
 800c282:	b102      	cbz	r2, 800c286 <forward_bn+0x1a>
 800c284:	6812      	ldr	r2, [r2, #0]
 800c286:	2902      	cmp	r1, #2
 800c288:	d059      	beq.n	800c33e <forward_bn+0xd2>
 800c28a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c28e:	69c1      	ldr	r1, [r0, #28]
 800c290:	2900      	cmp	r1, #0
 800c292:	f000 8097 	beq.w	800c3c4 <forward_bn+0x158>
 800c296:	680c      	ldr	r4, [r1, #0]
 800c298:	f110 0f18 	cmn.w	r0, #24
 800c29c:	d052      	beq.n	800c344 <forward_bn+0xd8>
 800c29e:	8b00      	ldrh	r0, [r0, #24]
 800c2a0:	2801      	cmp	r0, #1
 800c2a2:	d94f      	bls.n	800c344 <forward_bn+0xd8>
 800c2a4:	2900      	cmp	r1, #0
 800c2a6:	d04d      	beq.n	800c344 <forward_bn+0xd8>
 800c2a8:	6996      	ldr	r6, [r2, #24]
 800c2aa:	68d8      	ldr	r0, [r3, #12]
 800c2ac:	699a      	ldr	r2, [r3, #24]
 800c2ae:	689b      	ldr	r3, [r3, #8]
 800c2b0:	69a5      	ldr	r5, [r4, #24]
 800c2b2:	f8d1 c004 	ldr.w	ip, [r1, #4]
 800c2b6:	68b4      	ldr	r4, [r6, #8]
 800c2b8:	6892      	ldr	r2, [r2, #8]
 800c2ba:	68ae      	ldr	r6, [r5, #8]
 800c2bc:	6845      	ldr	r5, [r0, #4]
 800c2be:	0a1b      	lsrs	r3, r3, #8
 800c2c0:	d075      	beq.n	800c3ae <forward_bn+0x142>
 800c2c2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c2c6:	2701      	movs	r7, #1
 800c2c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c2cc:	4298      	cmp	r0, r3
 800c2ce:	fb01 f707 	mul.w	r7, r1, r7
 800c2d2:	d1f9      	bne.n	800c2c8 <forward_bn+0x5c>
 800c2d4:	f1bc 0f00 	cmp.w	ip, #0
 800c2d8:	d042      	beq.n	800c360 <forward_bn+0xf4>
 800c2da:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800c2de:	f8d3 9008 	ldr.w	r9, [r3, #8]
 800c2e2:	b32f      	cbz	r7, 800c330 <forward_bn+0xc4>
 800c2e4:	ea4f 0885 	mov.w	r8, r5, lsl #2
 800c2e8:	eba4 0e08 	sub.w	lr, r4, r8
 800c2ec:	ebc5 7a85 	rsb	sl, r5, r5, lsl #30
 800c2f0:	ebae 0e02 	sub.w	lr, lr, r2
 800c2f4:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800c2f8:	4442      	add	r2, r8
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	eb05 0c03 	add.w	ip, r5, r3
 800c300:	459c      	cmp	ip, r3
 800c302:	d911      	bls.n	800c328 <forward_bn+0xbc>
 800c304:	eb0a 0302 	add.w	r3, sl, r2
 800c308:	4634      	mov	r4, r6
 800c30a:	4648      	mov	r0, r9
 800c30c:	eb0e 0102 	add.w	r1, lr, r2
 800c310:	ecf3 6a01 	vldmia	r3!, {s13}
 800c314:	ecb4 7a01 	vldmia	r4!, {s14}
 800c318:	ecf0 7a01 	vldmia	r0!, {s15}
 800c31c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c320:	4293      	cmp	r3, r2
 800c322:	ece1 7a01 	vstmia	r1!, {s15}
 800c326:	d1f3      	bne.n	800c310 <forward_bn+0xa4>
 800c328:	45bc      	cmp	ip, r7
 800c32a:	4663      	mov	r3, ip
 800c32c:	4442      	add	r2, r8
 800c32e:	d3e5      	bcc.n	800c2fc <forward_bn+0x90>
 800c330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c334:	2300      	movs	r3, #0
 800c336:	685b      	ldr	r3, [r3, #4]
 800c338:	deff      	udf	#255	; 0xff
 800c33a:	684b      	ldr	r3, [r1, #4]
 800c33c:	deff      	udf	#255	; 0xff
 800c33e:	2300      	movs	r3, #0
 800c340:	685b      	ldr	r3, [r3, #4]
 800c342:	deff      	udf	#255	; 0xff
 800c344:	6995      	ldr	r5, [r2, #24]
 800c346:	68d8      	ldr	r0, [r3, #12]
 800c348:	699a      	ldr	r2, [r3, #24]
 800c34a:	689b      	ldr	r3, [r3, #8]
 800c34c:	69a1      	ldr	r1, [r4, #24]
 800c34e:	6892      	ldr	r2, [r2, #8]
 800c350:	68ac      	ldr	r4, [r5, #8]
 800c352:	688e      	ldr	r6, [r1, #8]
 800c354:	6845      	ldr	r5, [r0, #4]
 800c356:	0a1b      	lsrs	r3, r3, #8
 800c358:	d032      	beq.n	800c3c0 <forward_bn+0x154>
 800c35a:	f04f 0c00 	mov.w	ip, #0
 800c35e:	e7b0      	b.n	800c2c2 <forward_bn+0x56>
 800c360:	2f00      	cmp	r7, #0
 800c362:	d0e5      	beq.n	800c330 <forward_bn+0xc4>
 800c364:	ea4f 0885 	mov.w	r8, r5, lsl #2
 800c368:	eba4 0408 	sub.w	r4, r4, r8
 800c36c:	ebc5 7e85 	rsb	lr, r5, r5, lsl #30
 800c370:	eba4 0c02 	sub.w	ip, r4, r2
 800c374:	eb02 0008 	add.w	r0, r2, r8
 800c378:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800c37c:	2300      	movs	r3, #0
 800c37e:	18ec      	adds	r4, r5, r3
 800c380:	429c      	cmp	r4, r3
 800c382:	d90e      	bls.n	800c3a2 <forward_bn+0x136>
 800c384:	eb0e 0300 	add.w	r3, lr, r0
 800c388:	4631      	mov	r1, r6
 800c38a:	eb00 020c 	add.w	r2, r0, ip
 800c38e:	ecf3 7a01 	vldmia	r3!, {s15}
 800c392:	ecb1 7a01 	vldmia	r1!, {s14}
 800c396:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c39a:	4298      	cmp	r0, r3
 800c39c:	ece2 7a01 	vstmia	r2!, {s15}
 800c3a0:	d1f5      	bne.n	800c38e <forward_bn+0x122>
 800c3a2:	42bc      	cmp	r4, r7
 800c3a4:	4623      	mov	r3, r4
 800c3a6:	4440      	add	r0, r8
 800c3a8:	d3e9      	bcc.n	800c37e <forward_bn+0x112>
 800c3aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3ae:	f1bc 0f00 	cmp.w	ip, #0
 800c3b2:	d005      	beq.n	800c3c0 <forward_bn+0x154>
 800c3b4:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800c3b8:	2701      	movs	r7, #1
 800c3ba:	f8d3 9008 	ldr.w	r9, [r3, #8]
 800c3be:	e791      	b.n	800c2e4 <forward_bn+0x78>
 800c3c0:	2701      	movs	r7, #1
 800c3c2:	e7cf      	b.n	800c364 <forward_bn+0xf8>
 800c3c4:	460c      	mov	r4, r1
 800c3c6:	e767      	b.n	800c298 <forward_bn+0x2c>

0800c3c8 <ai_check_custom_types>:
 800c3c8:	4b13      	ldr	r3, [pc, #76]	; (800c418 <ai_check_custom_types+0x50>)
 800c3ca:	b082      	sub	sp, #8
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	9301      	str	r3, [sp, #4]
 800c3d0:	b118      	cbz	r0, 800c3da <ai_check_custom_types+0x12>
 800c3d2:	7803      	ldrb	r3, [r0, #0]
 800c3d4:	2b03      	cmp	r3, #3
 800c3d6:	d002      	beq.n	800c3de <ai_check_custom_types+0x16>
 800c3d8:	2000      	movs	r0, #0
 800c3da:	b002      	add	sp, #8
 800c3dc:	4770      	bx	lr
 800c3de:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c3e2:	4293      	cmp	r3, r2
 800c3e4:	d004      	beq.n	800c3f0 <ai_check_custom_types+0x28>
 800c3e6:	2001      	movs	r0, #1
 800c3e8:	f080 0001 	eor.w	r0, r0, #1
 800c3ec:	b002      	add	sp, #8
 800c3ee:	4770      	bx	lr
 800c3f0:	7842      	ldrb	r2, [r0, #1]
 800c3f2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c3f6:	429a      	cmp	r2, r3
 800c3f8:	f100 0001 	add.w	r0, r0, #1
 800c3fc:	d1f3      	bne.n	800c3e6 <ai_check_custom_types+0x1e>
 800c3fe:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800c402:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c406:	429a      	cmp	r2, r3
 800c408:	d1ed      	bne.n	800c3e6 <ai_check_custom_types+0x1e>
 800c40a:	7842      	ldrb	r2, [r0, #1]
 800c40c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c410:	429a      	cmp	r2, r3
 800c412:	d1e8      	bne.n	800c3e6 <ai_check_custom_types+0x1e>
 800c414:	2000      	movs	r0, #0
 800c416:	e7e7      	b.n	800c3e8 <ai_check_custom_types+0x20>
 800c418:	08010bcc 	.word	0x08010bcc

0800c41c <ai_layers_init_all>:
 800c41c:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800c41e:	b17a      	cbz	r2, 800c440 <ai_layers_init_all+0x24>
 800c420:	6913      	ldr	r3, [r2, #16]
 800c422:	60d0      	str	r0, [r2, #12]
 800c424:	429a      	cmp	r2, r3
 800c426:	f04f 0201 	mov.w	r2, #1
 800c42a:	d009      	beq.n	800c440 <ai_layers_init_all+0x24>
 800c42c:	b143      	cbz	r3, 800c440 <ai_layers_init_all+0x24>
 800c42e:	6919      	ldr	r1, [r3, #16]
 800c430:	60d8      	str	r0, [r3, #12]
 800c432:	4299      	cmp	r1, r3
 800c434:	f102 0201 	add.w	r2, r2, #1
 800c438:	d002      	beq.n	800c440 <ai_layers_init_all+0x24>
 800c43a:	460b      	mov	r3, r1
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d1f6      	bne.n	800c42e <ai_layers_init_all+0x12>
 800c440:	4610      	mov	r0, r2
 800c442:	4770      	bx	lr

0800c444 <ai_layers_post_init_all>:
 800c444:	b538      	push	{r3, r4, r5, lr}
 800c446:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800c448:	b18c      	cbz	r4, 800c46e <ai_layers_post_init_all+0x2a>
 800c44a:	2500      	movs	r5, #0
 800c44c:	6863      	ldr	r3, [r4, #4]
 800c44e:	f013 0f01 	tst.w	r3, #1
 800c452:	4620      	mov	r0, r4
 800c454:	d003      	beq.n	800c45e <ai_layers_post_init_all+0x1a>
 800c456:	6a23      	ldr	r3, [r4, #32]
 800c458:	b10b      	cbz	r3, 800c45e <ai_layers_post_init_all+0x1a>
 800c45a:	4798      	blx	r3
 800c45c:	3501      	adds	r5, #1
 800c45e:	6923      	ldr	r3, [r4, #16]
 800c460:	42a3      	cmp	r3, r4
 800c462:	d002      	beq.n	800c46a <ai_layers_post_init_all+0x26>
 800c464:	461c      	mov	r4, r3
 800c466:	2b00      	cmp	r3, #0
 800c468:	d1f0      	bne.n	800c44c <ai_layers_post_init_all+0x8>
 800c46a:	4628      	mov	r0, r5
 800c46c:	bd38      	pop	{r3, r4, r5, pc}
 800c46e:	4625      	mov	r5, r4
 800c470:	e7fb      	b.n	800c46a <ai_layers_post_init_all+0x26>
 800c472:	bf00      	nop

0800c474 <ai_layers_forward_all>:
 800c474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c478:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
 800c47a:	6b45      	ldr	r5, [r0, #52]	; 0x34
 800c47c:	4604      	mov	r4, r0
 800c47e:	2f00      	cmp	r7, #0
 800c480:	d02c      	beq.n	800c4dc <ai_layers_forward_all+0x68>
 800c482:	2d00      	cmp	r5, #0
 800c484:	d03f      	beq.n	800c506 <ai_layers_forward_all+0x92>
 800c486:	6385      	str	r5, [r0, #56]	; 0x38
 800c488:	4629      	mov	r1, r5
 800c48a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800c48c:	2001      	movs	r0, #1
 800c48e:	47b8      	blx	r7
 800c490:	2600      	movs	r6, #0
 800c492:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800c494:	46b0      	mov	r8, r6
 800c496:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800c498:	2002      	movs	r0, #2
 800c49a:	47b8      	blx	r7
 800c49c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800c49e:	696b      	ldr	r3, [r5, #20]
 800c4a0:	4628      	mov	r0, r5
 800c4a2:	4798      	blx	r3
 800c4a4:	692b      	ldr	r3, [r5, #16]
 800c4a6:	429d      	cmp	r5, r3
 800c4a8:	f04f 0003 	mov.w	r0, #3
 800c4ac:	4619      	mov	r1, r3
 800c4ae:	d009      	beq.n	800c4c4 <ai_layers_forward_all+0x50>
 800c4b0:	63a3      	str	r3, [r4, #56]	; 0x38
 800c4b2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800c4b4:	47b8      	blx	r7
 800c4b6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800c4b8:	3601      	adds	r6, #1
 800c4ba:	2900      	cmp	r1, #0
 800c4bc:	d1eb      	bne.n	800c496 <ai_layers_forward_all+0x22>
 800c4be:	4630      	mov	r0, r6
 800c4c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4c4:	2100      	movs	r1, #0
 800c4c6:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
 800c4ca:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800c4cc:	47b8      	blx	r7
 800c4ce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800c4d0:	3601      	adds	r6, #1
 800c4d2:	2900      	cmp	r1, #0
 800c4d4:	d1df      	bne.n	800c496 <ai_layers_forward_all+0x22>
 800c4d6:	4630      	mov	r0, r6
 800c4d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4dc:	b19d      	cbz	r5, 800c506 <ai_layers_forward_all+0x92>
 800c4de:	6385      	str	r5, [r0, #56]	; 0x38
 800c4e0:	463e      	mov	r6, r7
 800c4e2:	696b      	ldr	r3, [r5, #20]
 800c4e4:	4628      	mov	r0, r5
 800c4e6:	4798      	blx	r3
 800c4e8:	692b      	ldr	r3, [r5, #16]
 800c4ea:	42ab      	cmp	r3, r5
 800c4ec:	f106 0601 	add.w	r6, r6, #1
 800c4f0:	d004      	beq.n	800c4fc <ai_layers_forward_all+0x88>
 800c4f2:	63a3      	str	r3, [r4, #56]	; 0x38
 800c4f4:	461d      	mov	r5, r3
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d1f3      	bne.n	800c4e2 <ai_layers_forward_all+0x6e>
 800c4fa:	e7e0      	b.n	800c4be <ai_layers_forward_all+0x4a>
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	63a3      	str	r3, [r4, #56]	; 0x38
 800c500:	4630      	mov	r0, r6
 800c502:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c506:	462e      	mov	r6, r5
 800c508:	4630      	mov	r0, r6
 800c50a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c50e:	bf00      	nop

0800c510 <ai_layers_destroy_all>:
 800c510:	b538      	push	{r3, r4, r5, lr}
 800c512:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800c514:	b18c      	cbz	r4, 800c53a <ai_layers_destroy_all+0x2a>
 800c516:	2500      	movs	r5, #0
 800c518:	6863      	ldr	r3, [r4, #4]
 800c51a:	f013 0f04 	tst.w	r3, #4
 800c51e:	4620      	mov	r0, r4
 800c520:	d003      	beq.n	800c52a <ai_layers_destroy_all+0x1a>
 800c522:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c524:	b10b      	cbz	r3, 800c52a <ai_layers_destroy_all+0x1a>
 800c526:	4798      	blx	r3
 800c528:	3501      	adds	r5, #1
 800c52a:	6923      	ldr	r3, [r4, #16]
 800c52c:	42a3      	cmp	r3, r4
 800c52e:	d002      	beq.n	800c536 <ai_layers_destroy_all+0x26>
 800c530:	461c      	mov	r4, r3
 800c532:	2b00      	cmp	r3, #0
 800c534:	d1f0      	bne.n	800c518 <ai_layers_destroy_all+0x8>
 800c536:	4628      	mov	r0, r5
 800c538:	bd38      	pop	{r3, r4, r5, pc}
 800c53a:	4625      	mov	r5, r4
 800c53c:	e7fb      	b.n	800c536 <ai_layers_destroy_all+0x26>
 800c53e:	bf00      	nop

0800c540 <ai_version_get>:
 800c540:	0212      	lsls	r2, r2, #8
 800c542:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800c546:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800c54a:	4770      	bx	lr

0800c54c <get_tensor_byte_size>:
 800c54c:	6983      	ldr	r3, [r0, #24]
 800c54e:	68c1      	ldr	r1, [r0, #12]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	6940      	ldr	r0, [r0, #20]
 800c554:	4a06      	ldr	r2, [pc, #24]	; (800c570 <get_tensor_byte_size+0x24>)
 800c556:	68c9      	ldr	r1, [r1, #12]
 800c558:	68c0      	ldr	r0, [r0, #12]
 800c55a:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800c55e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800c562:	fb00 f001 	mul.w	r0, r0, r1
 800c566:	4293      	cmp	r3, r2
 800c568:	bf04      	itt	eq
 800c56a:	3007      	addeq	r0, #7
 800c56c:	08c0      	lsreq	r0, r0, #3
 800c56e:	4770      	bx	lr
 800c570:	000400c0 	.word	0x000400c0

0800c574 <ai_array_to_buffer_fmt>:
 800c574:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800c578:	2b02      	cmp	r3, #2
 800c57a:	d036      	beq.n	800c5ea <ai_array_to_buffer_fmt+0x76>
 800c57c:	4a21      	ldr	r2, [pc, #132]	; (800c604 <ai_array_to_buffer_fmt+0x90>)
 800c57e:	f020 437e 	bic.w	r3, r0, #4261412864	; 0xfe000000
 800c582:	4293      	cmp	r3, r2
 800c584:	d00f      	beq.n	800c5a6 <ai_array_to_buffer_fmt+0x32>
 800c586:	dd12      	ble.n	800c5ae <ai_array_to_buffer_fmt+0x3a>
 800c588:	4a1f      	ldr	r2, [pc, #124]	; (800c608 <ai_array_to_buffer_fmt+0x94>)
 800c58a:	4293      	cmp	r3, r2
 800c58c:	d00b      	beq.n	800c5a6 <ai_array_to_buffer_fmt+0x32>
 800c58e:	dd1e      	ble.n	800c5ce <ai_array_to_buffer_fmt+0x5a>
 800c590:	4a1e      	ldr	r2, [pc, #120]	; (800c60c <ai_array_to_buffer_fmt+0x98>)
 800c592:	4293      	cmp	r3, r2
 800c594:	d007      	beq.n	800c5a6 <ai_array_to_buffer_fmt+0x32>
 800c596:	dd30      	ble.n	800c5fa <ai_array_to_buffer_fmt+0x86>
 800c598:	4a1d      	ldr	r2, [pc, #116]	; (800c610 <ai_array_to_buffer_fmt+0x9c>)
 800c59a:	4293      	cmp	r3, r2
 800c59c:	d003      	beq.n	800c5a6 <ai_array_to_buffer_fmt+0x32>
 800c59e:	f502 027e 	add.w	r2, r2, #16646144	; 0xfe0000
 800c5a2:	4293      	cmp	r3, r2
 800c5a4:	d11f      	bne.n	800c5e6 <ai_array_to_buffer_fmt+0x72>
 800c5a6:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800c5aa:	4318      	orrs	r0, r3
 800c5ac:	4770      	bx	lr
 800c5ae:	4a19      	ldr	r2, [pc, #100]	; (800c614 <ai_array_to_buffer_fmt+0xa0>)
 800c5b0:	4293      	cmp	r3, r2
 800c5b2:	d0f8      	beq.n	800c5a6 <ai_array_to_buffer_fmt+0x32>
 800c5b4:	dd0b      	ble.n	800c5ce <ai_array_to_buffer_fmt+0x5a>
 800c5b6:	4a18      	ldr	r2, [pc, #96]	; (800c618 <ai_array_to_buffer_fmt+0xa4>)
 800c5b8:	4293      	cmp	r3, r2
 800c5ba:	d0f4      	beq.n	800c5a6 <ai_array_to_buffer_fmt+0x32>
 800c5bc:	f202 72f1 	addw	r2, r2, #2033	; 0x7f1
 800c5c0:	4293      	cmp	r3, r2
 800c5c2:	d0f0      	beq.n	800c5a6 <ai_array_to_buffer_fmt+0x32>
 800c5c4:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 800c5c8:	4293      	cmp	r3, r2
 800c5ca:	d10c      	bne.n	800c5e6 <ai_array_to_buffer_fmt+0x72>
 800c5cc:	e7eb      	b.n	800c5a6 <ai_array_to_buffer_fmt+0x32>
 800c5ce:	f2a2 3287 	subw	r2, r2, #903	; 0x387
 800c5d2:	4293      	cmp	r3, r2
 800c5d4:	d0e7      	beq.n	800c5a6 <ai_array_to_buffer_fmt+0x32>
 800c5d6:	f502 7260 	add.w	r2, r2, #896	; 0x380
 800c5da:	4293      	cmp	r3, r2
 800c5dc:	d0e3      	beq.n	800c5a6 <ai_array_to_buffer_fmt+0x32>
 800c5de:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 800c5e2:	4293      	cmp	r3, r2
 800c5e4:	d0df      	beq.n	800c5a6 <ai_array_to_buffer_fmt+0x32>
 800c5e6:	2340      	movs	r3, #64	; 0x40
 800c5e8:	e7dd      	b.n	800c5a6 <ai_array_to_buffer_fmt+0x32>
 800c5ea:	4b0c      	ldr	r3, [pc, #48]	; (800c61c <ai_array_to_buffer_fmt+0xa8>)
 800c5ec:	4003      	ands	r3, r0
 800c5ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c5f2:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800c5f6:	4318      	orrs	r0, r3
 800c5f8:	4770      	bx	lr
 800c5fa:	3a0f      	subs	r2, #15
 800c5fc:	4293      	cmp	r3, r2
 800c5fe:	d0d2      	beq.n	800c5a6 <ai_array_to_buffer_fmt+0x32>
 800c600:	e7f1      	b.n	800c5e6 <ai_array_to_buffer_fmt+0x72>
 800c602:	bf00      	nop
 800c604:	00060440 	.word	0x00060440
 800c608:	00840447 	.word	0x00840447
 800c60c:	0084084f 	.word	0x0084084f
 800c610:	00841040 	.word	0x00841040
 800c614:	00040447 	.word	0x00040447
 800c618:	0004084f 	.word	0x0004084f
 800c61c:	00803fff 	.word	0x00803fff

0800c620 <ai_array_get_byte_size>:
 800c620:	b1c1      	cbz	r1, 800c654 <ai_array_get_byte_size+0x34>
 800c622:	11c3      	asrs	r3, r0, #7
 800c624:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c628:	fb01 f102 	mul.w	r1, r1, r2
 800c62c:	3107      	adds	r1, #7
 800c62e:	f3c0 5241 	ubfx	r2, r0, #21, #2
 800c632:	f3c0 4043 	ubfx	r0, r0, #17, #4
 800c636:	f021 0107 	bic.w	r1, r1, #7
 800c63a:	2804      	cmp	r0, #4
 800c63c:	fa21 f102 	lsr.w	r1, r1, r2
 800c640:	d00a      	beq.n	800c658 <ai_array_get_byte_size+0x38>
 800c642:	2808      	cmp	r0, #8
 800c644:	d103      	bne.n	800c64e <ai_array_get_byte_size+0x2e>
 800c646:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c64a:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 800c64e:	3107      	adds	r1, #7
 800c650:	08c8      	lsrs	r0, r1, #3
 800c652:	4770      	bx	lr
 800c654:	4608      	mov	r0, r1
 800c656:	4770      	bx	lr
 800c658:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c65c:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 800c660:	3107      	adds	r1, #7
 800c662:	08c8      	lsrs	r0, r1, #3
 800c664:	4770      	bx	lr
 800c666:	bf00      	nop

0800c668 <ai_array_get_data_byte_size>:
 800c668:	b161      	cbz	r1, 800c684 <ai_array_get_data_byte_size+0x1c>
 800c66a:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800c66e:	fb01 f103 	mul.w	r1, r1, r3
 800c672:	3107      	adds	r1, #7
 800c674:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800c678:	f021 0107 	bic.w	r1, r1, #7
 800c67c:	40c1      	lsrs	r1, r0
 800c67e:	3107      	adds	r1, #7
 800c680:	08c8      	lsrs	r0, r1, #3
 800c682:	4770      	bx	lr
 800c684:	4608      	mov	r0, r1
 800c686:	4770      	bx	lr

0800c688 <arm_copy_f32>:
 800c688:	b4f0      	push	{r4, r5, r6, r7}
 800c68a:	0897      	lsrs	r7, r2, #2
 800c68c:	d01d      	beq.n	800c6ca <arm_copy_f32+0x42>
 800c68e:	f100 0410 	add.w	r4, r0, #16
 800c692:	f101 0310 	add.w	r3, r1, #16
 800c696:	463d      	mov	r5, r7
 800c698:	f854 6c10 	ldr.w	r6, [r4, #-16]
 800c69c:	f843 6c10 	str.w	r6, [r3, #-16]
 800c6a0:	f854 6c0c 	ldr.w	r6, [r4, #-12]
 800c6a4:	f843 6c0c 	str.w	r6, [r3, #-12]
 800c6a8:	f854 6c08 	ldr.w	r6, [r4, #-8]
 800c6ac:	f843 6c08 	str.w	r6, [r3, #-8]
 800c6b0:	f854 6c04 	ldr.w	r6, [r4, #-4]
 800c6b4:	f843 6c04 	str.w	r6, [r3, #-4]
 800c6b8:	3d01      	subs	r5, #1
 800c6ba:	f104 0410 	add.w	r4, r4, #16
 800c6be:	f103 0310 	add.w	r3, r3, #16
 800c6c2:	d1e9      	bne.n	800c698 <arm_copy_f32+0x10>
 800c6c4:	013f      	lsls	r7, r7, #4
 800c6c6:	4438      	add	r0, r7
 800c6c8:	4439      	add	r1, r7
 800c6ca:	f012 0203 	ands.w	r2, r2, #3
 800c6ce:	d009      	beq.n	800c6e4 <arm_copy_f32+0x5c>
 800c6d0:	6803      	ldr	r3, [r0, #0]
 800c6d2:	600b      	str	r3, [r1, #0]
 800c6d4:	3a01      	subs	r2, #1
 800c6d6:	d005      	beq.n	800c6e4 <arm_copy_f32+0x5c>
 800c6d8:	6843      	ldr	r3, [r0, #4]
 800c6da:	604b      	str	r3, [r1, #4]
 800c6dc:	2a01      	cmp	r2, #1
 800c6de:	bf1c      	itt	ne
 800c6e0:	6883      	ldrne	r3, [r0, #8]
 800c6e2:	608b      	strne	r3, [r1, #8]
 800c6e4:	bcf0      	pop	{r4, r5, r6, r7}
 800c6e6:	4770      	bx	lr

0800c6e8 <arm_rfft_32_fast_init_f32>:
 800c6e8:	b178      	cbz	r0, 800c70a <arm_rfft_32_fast_init_f32+0x22>
 800c6ea:	b430      	push	{r4, r5}
 800c6ec:	4908      	ldr	r1, [pc, #32]	; (800c710 <arm_rfft_32_fast_init_f32+0x28>)
 800c6ee:	4a09      	ldr	r2, [pc, #36]	; (800c714 <arm_rfft_32_fast_init_f32+0x2c>)
 800c6f0:	2310      	movs	r3, #16
 800c6f2:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800c6f6:	8003      	strh	r3, [r0, #0]
 800c6f8:	2520      	movs	r5, #32
 800c6fa:	2414      	movs	r4, #20
 800c6fc:	4b06      	ldr	r3, [pc, #24]	; (800c718 <arm_rfft_32_fast_init_f32+0x30>)
 800c6fe:	8205      	strh	r5, [r0, #16]
 800c700:	8184      	strh	r4, [r0, #12]
 800c702:	6143      	str	r3, [r0, #20]
 800c704:	bc30      	pop	{r4, r5}
 800c706:	2000      	movs	r0, #0
 800c708:	4770      	bx	lr
 800c70a:	f04f 30ff 	mov.w	r0, #4294967295
 800c70e:	4770      	bx	lr
 800c710:	080557c4 	.word	0x080557c4
 800c714:	0805a0fc 	.word	0x0805a0fc
 800c718:	08062e7c 	.word	0x08062e7c

0800c71c <arm_rfft_64_fast_init_f32>:
 800c71c:	b178      	cbz	r0, 800c73e <arm_rfft_64_fast_init_f32+0x22>
 800c71e:	b430      	push	{r4, r5}
 800c720:	4908      	ldr	r1, [pc, #32]	; (800c744 <arm_rfft_64_fast_init_f32+0x28>)
 800c722:	4a09      	ldr	r2, [pc, #36]	; (800c748 <arm_rfft_64_fast_init_f32+0x2c>)
 800c724:	2320      	movs	r3, #32
 800c726:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800c72a:	8003      	strh	r3, [r0, #0]
 800c72c:	2540      	movs	r5, #64	; 0x40
 800c72e:	2430      	movs	r4, #48	; 0x30
 800c730:	4b06      	ldr	r3, [pc, #24]	; (800c74c <arm_rfft_64_fast_init_f32+0x30>)
 800c732:	8205      	strh	r5, [r0, #16]
 800c734:	8184      	strh	r4, [r0, #12]
 800c736:	6143      	str	r3, [r0, #20]
 800c738:	bc30      	pop	{r4, r5}
 800c73a:	2000      	movs	r0, #0
 800c73c:	4770      	bx	lr
 800c73e:	f04f 30ff 	mov.w	r0, #4294967295
 800c742:	4770      	bx	lr
 800c744:	0805791c 	.word	0x0805791c
 800c748:	0805e97c 	.word	0x0805e97c
 800c74c:	080676fc 	.word	0x080676fc

0800c750 <arm_rfft_256_fast_init_f32>:
 800c750:	b180      	cbz	r0, 800c774 <arm_rfft_256_fast_init_f32+0x24>
 800c752:	b430      	push	{r4, r5}
 800c754:	4909      	ldr	r1, [pc, #36]	; (800c77c <arm_rfft_256_fast_init_f32+0x2c>)
 800c756:	4a0a      	ldr	r2, [pc, #40]	; (800c780 <arm_rfft_256_fast_init_f32+0x30>)
 800c758:	2380      	movs	r3, #128	; 0x80
 800c75a:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800c75e:	8003      	strh	r3, [r0, #0]
 800c760:	f44f 7580 	mov.w	r5, #256	; 0x100
 800c764:	24d0      	movs	r4, #208	; 0xd0
 800c766:	4b07      	ldr	r3, [pc, #28]	; (800c784 <arm_rfft_256_fast_init_f32+0x34>)
 800c768:	8205      	strh	r5, [r0, #16]
 800c76a:	8184      	strh	r4, [r0, #12]
 800c76c:	6143      	str	r3, [r0, #20]
 800c76e:	bc30      	pop	{r4, r5}
 800c770:	2000      	movs	r0, #0
 800c772:	4770      	bx	lr
 800c774:	f04f 30ff 	mov.w	r0, #4294967295
 800c778:	4770      	bx	lr
 800c77a:	bf00      	nop
 800c77c:	08055624 	.word	0x08055624
 800c780:	08059cfc 	.word	0x08059cfc
 800c784:	08062a7c 	.word	0x08062a7c

0800c788 <arm_rfft_512_fast_init_f32>:
 800c788:	b190      	cbz	r0, 800c7b0 <arm_rfft_512_fast_init_f32+0x28>
 800c78a:	b430      	push	{r4, r5}
 800c78c:	490a      	ldr	r1, [pc, #40]	; (800c7b8 <arm_rfft_512_fast_init_f32+0x30>)
 800c78e:	4a0b      	ldr	r2, [pc, #44]	; (800c7bc <arm_rfft_512_fast_init_f32+0x34>)
 800c790:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c794:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800c798:	8003      	strh	r3, [r0, #0]
 800c79a:	f44f 7500 	mov.w	r5, #512	; 0x200
 800c79e:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800c7a2:	4b07      	ldr	r3, [pc, #28]	; (800c7c0 <arm_rfft_512_fast_init_f32+0x38>)
 800c7a4:	8205      	strh	r5, [r0, #16]
 800c7a6:	8184      	strh	r4, [r0, #12]
 800c7a8:	6143      	str	r3, [r0, #20]
 800c7aa:	bc30      	pop	{r4, r5}
 800c7ac:	2000      	movs	r0, #0
 800c7ae:	4770      	bx	lr
 800c7b0:	f04f 30ff 	mov.w	r0, #4294967295
 800c7b4:	4770      	bx	lr
 800c7b6:	bf00      	nop
 800c7b8:	080575ac 	.word	0x080575ac
 800c7bc:	0805e17c 	.word	0x0805e17c
 800c7c0:	08066efc 	.word	0x08066efc

0800c7c4 <arm_rfft_1024_fast_init_f32>:
 800c7c4:	b190      	cbz	r0, 800c7ec <arm_rfft_1024_fast_init_f32+0x28>
 800c7c6:	b430      	push	{r4, r5}
 800c7c8:	490a      	ldr	r1, [pc, #40]	; (800c7f4 <arm_rfft_1024_fast_init_f32+0x30>)
 800c7ca:	4a0b      	ldr	r2, [pc, #44]	; (800c7f8 <arm_rfft_1024_fast_init_f32+0x34>)
 800c7cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c7d0:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800c7d4:	8003      	strh	r3, [r0, #0]
 800c7d6:	f44f 6580 	mov.w	r5, #1024	; 0x400
 800c7da:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800c7de:	4b07      	ldr	r3, [pc, #28]	; (800c7fc <arm_rfft_1024_fast_init_f32+0x38>)
 800c7e0:	8205      	strh	r5, [r0, #16]
 800c7e2:	8184      	strh	r4, [r0, #12]
 800c7e4:	6143      	str	r3, [r0, #20]
 800c7e6:	bc30      	pop	{r4, r5}
 800c7e8:	2000      	movs	r0, #0
 800c7ea:	4770      	bx	lr
 800c7ec:	f04f 30ff 	mov.w	r0, #4294967295
 800c7f0:	4770      	bx	lr
 800c7f2:	bf00      	nop
 800c7f4:	0805797c 	.word	0x0805797c
 800c7f8:	0805ea7c 	.word	0x0805ea7c
 800c7fc:	0805fa7c 	.word	0x0805fa7c

0800c800 <arm_rfft_2048_fast_init_f32>:
 800c800:	b190      	cbz	r0, 800c828 <arm_rfft_2048_fast_init_f32+0x28>
 800c802:	b430      	push	{r4, r5}
 800c804:	490a      	ldr	r1, [pc, #40]	; (800c830 <arm_rfft_2048_fast_init_f32+0x30>)
 800c806:	4a0b      	ldr	r2, [pc, #44]	; (800c834 <arm_rfft_2048_fast_init_f32+0x34>)
 800c808:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c80c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800c810:	8003      	strh	r3, [r0, #0]
 800c812:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800c816:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 800c81a:	4b07      	ldr	r3, [pc, #28]	; (800c838 <arm_rfft_2048_fast_init_f32+0x38>)
 800c81c:	8205      	strh	r5, [r0, #16]
 800c81e:	8184      	strh	r4, [r0, #12]
 800c820:	6143      	str	r3, [r0, #20]
 800c822:	bc30      	pop	{r4, r5}
 800c824:	2000      	movs	r0, #0
 800c826:	4770      	bx	lr
 800c828:	f04f 30ff 	mov.w	r0, #4294967295
 800c82c:	4770      	bx	lr
 800c82e:	bf00      	nop
 800c830:	08054814 	.word	0x08054814
 800c834:	08057cfc 	.word	0x08057cfc
 800c838:	08060a7c 	.word	0x08060a7c

0800c83c <arm_rfft_4096_fast_init_f32>:
 800c83c:	b190      	cbz	r0, 800c864 <arm_rfft_4096_fast_init_f32+0x28>
 800c83e:	b430      	push	{r4, r5}
 800c840:	490a      	ldr	r1, [pc, #40]	; (800c86c <arm_rfft_4096_fast_init_f32+0x30>)
 800c842:	4a0b      	ldr	r2, [pc, #44]	; (800c870 <arm_rfft_4096_fast_init_f32+0x34>)
 800c844:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c848:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800c84c:	8003      	strh	r3, [r0, #0]
 800c84e:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800c852:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 800c856:	4b07      	ldr	r3, [pc, #28]	; (800c874 <arm_rfft_4096_fast_init_f32+0x38>)
 800c858:	8205      	strh	r5, [r0, #16]
 800c85a:	8184      	strh	r4, [r0, #12]
 800c85c:	6143      	str	r3, [r0, #20]
 800c85e:	bc30      	pop	{r4, r5}
 800c860:	2000      	movs	r0, #0
 800c862:	4770      	bx	lr
 800c864:	f04f 30ff 	mov.w	r0, #4294967295
 800c868:	4770      	bx	lr
 800c86a:	bf00      	nop
 800c86c:	080557ec 	.word	0x080557ec
 800c870:	0805a17c 	.word	0x0805a17c
 800c874:	08062efc 	.word	0x08062efc

0800c878 <arm_rfft_fast_init_f32>:
 800c878:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c87c:	d01f      	beq.n	800c8be <arm_rfft_fast_init_f32+0x46>
 800c87e:	d90b      	bls.n	800c898 <arm_rfft_fast_init_f32+0x20>
 800c880:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800c884:	d019      	beq.n	800c8ba <arm_rfft_fast_init_f32+0x42>
 800c886:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800c88a:	d012      	beq.n	800c8b2 <arm_rfft_fast_init_f32+0x3a>
 800c88c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c890:	d00d      	beq.n	800c8ae <arm_rfft_fast_init_f32+0x36>
 800c892:	f04f 30ff 	mov.w	r0, #4294967295
 800c896:	4770      	bx	lr
 800c898:	2940      	cmp	r1, #64	; 0x40
 800c89a:	d00c      	beq.n	800c8b6 <arm_rfft_fast_init_f32+0x3e>
 800c89c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800c8a0:	d003      	beq.n	800c8aa <arm_rfft_fast_init_f32+0x32>
 800c8a2:	2920      	cmp	r1, #32
 800c8a4:	d1f5      	bne.n	800c892 <arm_rfft_fast_init_f32+0x1a>
 800c8a6:	4b07      	ldr	r3, [pc, #28]	; (800c8c4 <arm_rfft_fast_init_f32+0x4c>)
 800c8a8:	4718      	bx	r3
 800c8aa:	4b07      	ldr	r3, [pc, #28]	; (800c8c8 <arm_rfft_fast_init_f32+0x50>)
 800c8ac:	4718      	bx	r3
 800c8ae:	4b07      	ldr	r3, [pc, #28]	; (800c8cc <arm_rfft_fast_init_f32+0x54>)
 800c8b0:	4718      	bx	r3
 800c8b2:	4b07      	ldr	r3, [pc, #28]	; (800c8d0 <arm_rfft_fast_init_f32+0x58>)
 800c8b4:	4718      	bx	r3
 800c8b6:	4b07      	ldr	r3, [pc, #28]	; (800c8d4 <arm_rfft_fast_init_f32+0x5c>)
 800c8b8:	e7f6      	b.n	800c8a8 <arm_rfft_fast_init_f32+0x30>
 800c8ba:	4b07      	ldr	r3, [pc, #28]	; (800c8d8 <arm_rfft_fast_init_f32+0x60>)
 800c8bc:	e7f4      	b.n	800c8a8 <arm_rfft_fast_init_f32+0x30>
 800c8be:	4b07      	ldr	r3, [pc, #28]	; (800c8dc <arm_rfft_fast_init_f32+0x64>)
 800c8c0:	e7f2      	b.n	800c8a8 <arm_rfft_fast_init_f32+0x30>
 800c8c2:	bf00      	nop
 800c8c4:	0800c6e9 	.word	0x0800c6e9
 800c8c8:	0800c751 	.word	0x0800c751
 800c8cc:	0800c7c5 	.word	0x0800c7c5
 800c8d0:	0800c83d 	.word	0x0800c83d
 800c8d4:	0800c71d 	.word	0x0800c71d
 800c8d8:	0800c801 	.word	0x0800c801
 800c8dc:	0800c789 	.word	0x0800c789

0800c8e0 <stage_rfft_f32>:
 800c8e0:	b410      	push	{r4}
 800c8e2:	edd1 7a00 	vldr	s15, [r1]
 800c8e6:	ed91 7a01 	vldr	s14, [r1, #4]
 800c8ea:	8804      	ldrh	r4, [r0, #0]
 800c8ec:	6940      	ldr	r0, [r0, #20]
 800c8ee:	ee37 7a07 	vadd.f32	s14, s14, s14
 800c8f2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800c8f6:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800c8fa:	ee77 6a87 	vadd.f32	s13, s15, s14
 800c8fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c902:	3c01      	subs	r4, #1
 800c904:	ee26 7a84 	vmul.f32	s14, s13, s8
 800c908:	ee67 7a84 	vmul.f32	s15, s15, s8
 800c90c:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800c910:	ed82 7a00 	vstr	s14, [r2]
 800c914:	edc2 7a01 	vstr	s15, [r2, #4]
 800c918:	3010      	adds	r0, #16
 800c91a:	3210      	adds	r2, #16
 800c91c:	3b08      	subs	r3, #8
 800c91e:	3110      	adds	r1, #16
 800c920:	ed11 5a02 	vldr	s10, [r1, #-8]
 800c924:	ed93 7a02 	vldr	s14, [r3, #8]
 800c928:	ed50 6a02 	vldr	s13, [r0, #-8]
 800c92c:	edd3 4a03 	vldr	s9, [r3, #12]
 800c930:	ed51 7a01 	vldr	s15, [r1, #-4]
 800c934:	ed10 6a01 	vldr	s12, [r0, #-4]
 800c938:	ee77 5a45 	vsub.f32	s11, s14, s10
 800c93c:	ee37 7a05 	vadd.f32	s14, s14, s10
 800c940:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800c944:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800c948:	ee66 5a25 	vmul.f32	s11, s12, s11
 800c94c:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800c950:	ee37 7a23 	vadd.f32	s14, s14, s7
 800c954:	ee66 6a85 	vmul.f32	s13, s13, s10
 800c958:	ee26 6a05 	vmul.f32	s12, s12, s10
 800c95c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800c960:	ee37 7a06 	vadd.f32	s14, s14, s12
 800c964:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c968:	ee27 7a04 	vmul.f32	s14, s14, s8
 800c96c:	ee67 7a84 	vmul.f32	s15, s15, s8
 800c970:	3c01      	subs	r4, #1
 800c972:	ed02 7a02 	vstr	s14, [r2, #-8]
 800c976:	ed42 7a01 	vstr	s15, [r2, #-4]
 800c97a:	f1a3 0308 	sub.w	r3, r3, #8
 800c97e:	f101 0108 	add.w	r1, r1, #8
 800c982:	f100 0008 	add.w	r0, r0, #8
 800c986:	f102 0208 	add.w	r2, r2, #8
 800c98a:	d1c9      	bne.n	800c920 <stage_rfft_f32+0x40>
 800c98c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c990:	4770      	bx	lr
 800c992:	bf00      	nop

0800c994 <merge_rfft_f32>:
 800c994:	b410      	push	{r4}
 800c996:	edd1 7a00 	vldr	s15, [r1]
 800c99a:	edd1 6a01 	vldr	s13, [r1, #4]
 800c99e:	8804      	ldrh	r4, [r0, #0]
 800c9a0:	6940      	ldr	r0, [r0, #20]
 800c9a2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c9a6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c9aa:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800c9ae:	ee27 7a04 	vmul.f32	s14, s14, s8
 800c9b2:	ee67 7a84 	vmul.f32	s15, s15, s8
 800c9b6:	3c01      	subs	r4, #1
 800c9b8:	ed82 7a00 	vstr	s14, [r2]
 800c9bc:	edc2 7a01 	vstr	s15, [r2, #4]
 800c9c0:	b3dc      	cbz	r4, 800ca3a <merge_rfft_f32+0xa6>
 800c9c2:	00e3      	lsls	r3, r4, #3
 800c9c4:	3b08      	subs	r3, #8
 800c9c6:	440b      	add	r3, r1
 800c9c8:	3010      	adds	r0, #16
 800c9ca:	3210      	adds	r2, #16
 800c9cc:	3110      	adds	r1, #16
 800c9ce:	ed11 5a02 	vldr	s10, [r1, #-8]
 800c9d2:	ed93 7a02 	vldr	s14, [r3, #8]
 800c9d6:	ed50 6a02 	vldr	s13, [r0, #-8]
 800c9da:	edd3 4a03 	vldr	s9, [r3, #12]
 800c9de:	ed51 7a01 	vldr	s15, [r1, #-4]
 800c9e2:	ed10 6a01 	vldr	s12, [r0, #-4]
 800c9e6:	ee75 5a47 	vsub.f32	s11, s10, s14
 800c9ea:	ee37 7a05 	vadd.f32	s14, s14, s10
 800c9ee:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800c9f2:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800c9f6:	ee66 5a25 	vmul.f32	s11, s12, s11
 800c9fa:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800c9fe:	ee37 7a63 	vsub.f32	s14, s14, s7
 800ca02:	ee66 6a85 	vmul.f32	s13, s13, s10
 800ca06:	ee26 6a05 	vmul.f32	s12, s12, s10
 800ca0a:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800ca0e:	ee37 7a46 	vsub.f32	s14, s14, s12
 800ca12:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ca16:	ee27 7a04 	vmul.f32	s14, s14, s8
 800ca1a:	ee67 7a84 	vmul.f32	s15, s15, s8
 800ca1e:	3c01      	subs	r4, #1
 800ca20:	ed02 7a02 	vstr	s14, [r2, #-8]
 800ca24:	ed42 7a01 	vstr	s15, [r2, #-4]
 800ca28:	f1a3 0308 	sub.w	r3, r3, #8
 800ca2c:	f101 0108 	add.w	r1, r1, #8
 800ca30:	f100 0008 	add.w	r0, r0, #8
 800ca34:	f102 0208 	add.w	r2, r2, #8
 800ca38:	d1c9      	bne.n	800c9ce <merge_rfft_f32+0x3a>
 800ca3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca3e:	4770      	bx	lr

0800ca40 <arm_rfft_fast_f32>:
 800ca40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca44:	8a05      	ldrh	r5, [r0, #16]
 800ca46:	086d      	lsrs	r5, r5, #1
 800ca48:	8005      	strh	r5, [r0, #0]
 800ca4a:	4604      	mov	r4, r0
 800ca4c:	4616      	mov	r6, r2
 800ca4e:	461d      	mov	r5, r3
 800ca50:	b14b      	cbz	r3, 800ca66 <arm_rfft_fast_f32+0x26>
 800ca52:	f7ff ff9f 	bl	800c994 <merge_rfft_f32>
 800ca56:	462a      	mov	r2, r5
 800ca58:	4631      	mov	r1, r6
 800ca5a:	4620      	mov	r0, r4
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca62:	f000 bb33 	b.w	800d0cc <arm_cfft_f32>
 800ca66:	460f      	mov	r7, r1
 800ca68:	461a      	mov	r2, r3
 800ca6a:	2301      	movs	r3, #1
 800ca6c:	f000 fb2e 	bl	800d0cc <arm_cfft_f32>
 800ca70:	4632      	mov	r2, r6
 800ca72:	4639      	mov	r1, r7
 800ca74:	4620      	mov	r0, r4
 800ca76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca7a:	f7ff bf31 	b.w	800c8e0 <stage_rfft_f32>
 800ca7e:	bf00      	nop

0800ca80 <arm_cfft_radix8by2_f32>:
 800ca80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca84:	ed2d 8b08 	vpush	{d8-d11}
 800ca88:	4607      	mov	r7, r0
 800ca8a:	4608      	mov	r0, r1
 800ca8c:	f8b7 c000 	ldrh.w	ip, [r7]
 800ca90:	687a      	ldr	r2, [r7, #4]
 800ca92:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800ca96:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800ca9a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800ca9e:	f000 80b0 	beq.w	800cc02 <arm_cfft_radix8by2_f32+0x182>
 800caa2:	008c      	lsls	r4, r1, #2
 800caa4:	3410      	adds	r4, #16
 800caa6:	f100 0310 	add.w	r3, r0, #16
 800caaa:	1906      	adds	r6, r0, r4
 800caac:	3210      	adds	r2, #16
 800caae:	4444      	add	r4, r8
 800cab0:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800cab4:	f108 0510 	add.w	r5, r8, #16
 800cab8:	ed15 2a04 	vldr	s4, [r5, #-16]
 800cabc:	ed55 2a03 	vldr	s5, [r5, #-12]
 800cac0:	ed54 4a04 	vldr	s9, [r4, #-16]
 800cac4:	ed14 4a03 	vldr	s8, [r4, #-12]
 800cac8:	ed14 6a02 	vldr	s12, [r4, #-8]
 800cacc:	ed54 5a01 	vldr	s11, [r4, #-4]
 800cad0:	ed53 3a04 	vldr	s7, [r3, #-16]
 800cad4:	ed15 0a02 	vldr	s0, [r5, #-8]
 800cad8:	ed55 0a01 	vldr	s1, [r5, #-4]
 800cadc:	ed56 6a04 	vldr	s13, [r6, #-16]
 800cae0:	ed16 3a03 	vldr	s6, [r6, #-12]
 800cae4:	ed13 7a03 	vldr	s14, [r3, #-12]
 800cae8:	ed13 5a02 	vldr	s10, [r3, #-8]
 800caec:	ed53 7a01 	vldr	s15, [r3, #-4]
 800caf0:	ed16 1a02 	vldr	s2, [r6, #-8]
 800caf4:	ed56 1a01 	vldr	s3, [r6, #-4]
 800caf8:	ee73 ba82 	vadd.f32	s23, s7, s4
 800cafc:	ee37 ba22 	vadd.f32	s22, s14, s5
 800cb00:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800cb04:	ee33 9a04 	vadd.f32	s18, s6, s8
 800cb08:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800cb0c:	ee75 aa00 	vadd.f32	s21, s10, s0
 800cb10:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800cb14:	ee71 8a06 	vadd.f32	s17, s2, s12
 800cb18:	ed43 ba04 	vstr	s23, [r3, #-16]
 800cb1c:	ed03 ba03 	vstr	s22, [r3, #-12]
 800cb20:	ed43 aa02 	vstr	s21, [r3, #-8]
 800cb24:	ed03 aa01 	vstr	s20, [r3, #-4]
 800cb28:	ed06 8a01 	vstr	s16, [r6, #-4]
 800cb2c:	ed46 9a04 	vstr	s19, [r6, #-16]
 800cb30:	ed06 9a03 	vstr	s18, [r6, #-12]
 800cb34:	ed46 8a02 	vstr	s17, [r6, #-8]
 800cb38:	ee37 7a62 	vsub.f32	s14, s14, s5
 800cb3c:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800cb40:	ee34 4a43 	vsub.f32	s8, s8, s6
 800cb44:	ed52 6a03 	vldr	s13, [r2, #-12]
 800cb48:	ed12 3a04 	vldr	s6, [r2, #-16]
 800cb4c:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800cb50:	ee27 8a26 	vmul.f32	s16, s14, s13
 800cb54:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800cb58:	ee23 2a83 	vmul.f32	s4, s7, s6
 800cb5c:	ee64 4a83 	vmul.f32	s9, s9, s6
 800cb60:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800cb64:	ee27 7a03 	vmul.f32	s14, s14, s6
 800cb68:	ee64 6a26 	vmul.f32	s13, s8, s13
 800cb6c:	ee24 4a03 	vmul.f32	s8, s8, s6
 800cb70:	ee37 7a63 	vsub.f32	s14, s14, s7
 800cb74:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800cb78:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800cb7c:	ee32 3a08 	vadd.f32	s6, s4, s16
 800cb80:	ed05 7a03 	vstr	s14, [r5, #-12]
 800cb84:	ed05 3a04 	vstr	s6, [r5, #-16]
 800cb88:	ed04 4a04 	vstr	s8, [r4, #-16]
 800cb8c:	ed44 6a03 	vstr	s13, [r4, #-12]
 800cb90:	ed12 7a01 	vldr	s14, [r2, #-4]
 800cb94:	ee76 6a41 	vsub.f32	s13, s12, s2
 800cb98:	ee35 5a40 	vsub.f32	s10, s10, s0
 800cb9c:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800cba0:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800cba4:	ed52 5a02 	vldr	s11, [r2, #-8]
 800cba8:	ee67 3a87 	vmul.f32	s7, s15, s14
 800cbac:	ee66 4a87 	vmul.f32	s9, s13, s14
 800cbb0:	ee25 4a25 	vmul.f32	s8, s10, s11
 800cbb4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800cbb8:	ee25 5a07 	vmul.f32	s10, s10, s14
 800cbbc:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800cbc0:	ee26 7a07 	vmul.f32	s14, s12, s14
 800cbc4:	ee26 6a25 	vmul.f32	s12, s12, s11
 800cbc8:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800cbcc:	ee74 5a23 	vadd.f32	s11, s8, s7
 800cbd0:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800cbd4:	ee37 7a26 	vadd.f32	s14, s14, s13
 800cbd8:	3310      	adds	r3, #16
 800cbda:	4563      	cmp	r3, ip
 800cbdc:	ed45 5a02 	vstr	s11, [r5, #-8]
 800cbe0:	f106 0610 	add.w	r6, r6, #16
 800cbe4:	ed45 7a01 	vstr	s15, [r5, #-4]
 800cbe8:	f102 0210 	add.w	r2, r2, #16
 800cbec:	ed04 6a02 	vstr	s12, [r4, #-8]
 800cbf0:	ed04 7a01 	vstr	s14, [r4, #-4]
 800cbf4:	f105 0510 	add.w	r5, r5, #16
 800cbf8:	f104 0410 	add.w	r4, r4, #16
 800cbfc:	f47f af5c 	bne.w	800cab8 <arm_cfft_radix8by2_f32+0x38>
 800cc00:	687a      	ldr	r2, [r7, #4]
 800cc02:	b28c      	uxth	r4, r1
 800cc04:	4621      	mov	r1, r4
 800cc06:	2302      	movs	r3, #2
 800cc08:	f000 faf8 	bl	800d1fc <arm_radix8_butterfly_f32>
 800cc0c:	ecbd 8b08 	vpop	{d8-d11}
 800cc10:	4621      	mov	r1, r4
 800cc12:	687a      	ldr	r2, [r7, #4]
 800cc14:	4640      	mov	r0, r8
 800cc16:	2302      	movs	r3, #2
 800cc18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc1c:	f000 baee 	b.w	800d1fc <arm_radix8_butterfly_f32>

0800cc20 <arm_cfft_radix8by4_f32>:
 800cc20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc24:	ed2d 8b0a 	vpush	{d8-d12}
 800cc28:	b08d      	sub	sp, #52	; 0x34
 800cc2a:	460d      	mov	r5, r1
 800cc2c:	910b      	str	r1, [sp, #44]	; 0x2c
 800cc2e:	8801      	ldrh	r1, [r0, #0]
 800cc30:	6842      	ldr	r2, [r0, #4]
 800cc32:	900a      	str	r0, [sp, #40]	; 0x28
 800cc34:	0849      	lsrs	r1, r1, #1
 800cc36:	008b      	lsls	r3, r1, #2
 800cc38:	18ee      	adds	r6, r5, r3
 800cc3a:	18f0      	adds	r0, r6, r3
 800cc3c:	edd0 5a00 	vldr	s11, [r0]
 800cc40:	edd5 7a00 	vldr	s15, [r5]
 800cc44:	ed96 7a00 	vldr	s14, [r6]
 800cc48:	edd0 3a01 	vldr	s7, [r0, #4]
 800cc4c:	ed96 4a01 	vldr	s8, [r6, #4]
 800cc50:	ed95 5a01 	vldr	s10, [r5, #4]
 800cc54:	9008      	str	r0, [sp, #32]
 800cc56:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800cc5a:	18c7      	adds	r7, r0, r3
 800cc5c:	edd7 4a00 	vldr	s9, [r7]
 800cc60:	ed97 3a01 	vldr	s6, [r7, #4]
 800cc64:	9701      	str	r7, [sp, #4]
 800cc66:	ee77 6a06 	vadd.f32	s13, s14, s12
 800cc6a:	462c      	mov	r4, r5
 800cc6c:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800cc70:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800cc74:	ee16 ca90 	vmov	ip, s13
 800cc78:	f844 cb08 	str.w	ip, [r4], #8
 800cc7c:	ee75 6a23 	vadd.f32	s13, s10, s7
 800cc80:	edd6 5a01 	vldr	s11, [r6, #4]
 800cc84:	edd7 2a01 	vldr	s5, [r7, #4]
 800cc88:	9404      	str	r4, [sp, #16]
 800cc8a:	ee35 5a63 	vsub.f32	s10, s10, s7
 800cc8e:	ee74 3a27 	vadd.f32	s7, s8, s15
 800cc92:	ee36 6a47 	vsub.f32	s12, s12, s14
 800cc96:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800cc9a:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800cc9e:	0849      	lsrs	r1, r1, #1
 800cca0:	f102 0e08 	add.w	lr, r2, #8
 800cca4:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800cca8:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800ccac:	9109      	str	r1, [sp, #36]	; 0x24
 800ccae:	ee35 4a47 	vsub.f32	s8, s10, s14
 800ccb2:	f1a1 0902 	sub.w	r9, r1, #2
 800ccb6:	f8cd e00c 	str.w	lr, [sp, #12]
 800ccba:	4631      	mov	r1, r6
 800ccbc:	ee13 ea90 	vmov	lr, s7
 800ccc0:	ee36 6a64 	vsub.f32	s12, s12, s9
 800ccc4:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800ccc8:	4604      	mov	r4, r0
 800ccca:	edc5 5a01 	vstr	s11, [r5, #4]
 800ccce:	ee37 7a05 	vadd.f32	s14, s14, s10
 800ccd2:	f841 eb08 	str.w	lr, [r1], #8
 800ccd6:	ee34 5a24 	vadd.f32	s10, s8, s9
 800ccda:	ee16 ea10 	vmov	lr, s12
 800ccde:	ed86 5a01 	vstr	s10, [r6, #4]
 800cce2:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800cce6:	f844 eb08 	str.w	lr, [r4], #8
 800ccea:	ee77 7a83 	vadd.f32	s15, s15, s6
 800ccee:	edc0 6a01 	vstr	s13, [r0, #4]
 800ccf2:	9405      	str	r4, [sp, #20]
 800ccf4:	4604      	mov	r4, r0
 800ccf6:	ee17 0a90 	vmov	r0, s15
 800ccfa:	9106      	str	r1, [sp, #24]
 800ccfc:	ee37 7a64 	vsub.f32	s14, s14, s9
 800cd00:	f102 0110 	add.w	r1, r2, #16
 800cd04:	46bc      	mov	ip, r7
 800cd06:	9100      	str	r1, [sp, #0]
 800cd08:	f847 0b08 	str.w	r0, [r7], #8
 800cd0c:	f102 0118 	add.w	r1, r2, #24
 800cd10:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800cd14:	9102      	str	r1, [sp, #8]
 800cd16:	ed8c 7a01 	vstr	s14, [ip, #4]
 800cd1a:	9007      	str	r0, [sp, #28]
 800cd1c:	f000 8134 	beq.w	800cf88 <arm_cfft_radix8by4_f32+0x368>
 800cd20:	f102 0920 	add.w	r9, r2, #32
 800cd24:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800cd28:	9a01      	ldr	r2, [sp, #4]
 800cd2a:	f8dd a000 	ldr.w	sl, [sp]
 800cd2e:	3b0c      	subs	r3, #12
 800cd30:	4683      	mov	fp, r0
 800cd32:	4463      	add	r3, ip
 800cd34:	f105 0e10 	add.w	lr, r5, #16
 800cd38:	f1a4 010c 	sub.w	r1, r4, #12
 800cd3c:	f104 0510 	add.w	r5, r4, #16
 800cd40:	f1a6 0c0c 	sub.w	ip, r6, #12
 800cd44:	f1a2 040c 	sub.w	r4, r2, #12
 800cd48:	f106 0010 	add.w	r0, r6, #16
 800cd4c:	3210      	adds	r2, #16
 800cd4e:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800cd52:	ed55 5a02 	vldr	s11, [r5, #-8]
 800cd56:	ed50 7a02 	vldr	s15, [r0, #-8]
 800cd5a:	ed52 1a02 	vldr	s3, [r2, #-8]
 800cd5e:	ed55 6a01 	vldr	s13, [r5, #-4]
 800cd62:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800cd66:	ed12 1a01 	vldr	s2, [r2, #-4]
 800cd6a:	ed10 8a01 	vldr	s16, [r0, #-4]
 800cd6e:	ee35 4a25 	vadd.f32	s8, s10, s11
 800cd72:	ee30 6a26 	vadd.f32	s12, s0, s13
 800cd76:	ee37 7a84 	vadd.f32	s14, s15, s8
 800cd7a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800cd7e:	ee37 7a21 	vadd.f32	s14, s14, s3
 800cd82:	ee75 5a65 	vsub.f32	s11, s10, s11
 800cd86:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800cd8a:	ed10 7a01 	vldr	s14, [r0, #-4]
 800cd8e:	ed52 6a01 	vldr	s13, [r2, #-4]
 800cd92:	ee36 7a07 	vadd.f32	s14, s12, s14
 800cd96:	ee78 aa25 	vadd.f32	s21, s16, s11
 800cd9a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800cd9e:	ee70 3a67 	vsub.f32	s7, s0, s15
 800cda2:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800cda6:	ed94 7a02 	vldr	s14, [r4, #8]
 800cdaa:	ed9c 2a02 	vldr	s4, [ip, #8]
 800cdae:	ed91 ba02 	vldr	s22, [r1, #8]
 800cdb2:	edd3 9a02 	vldr	s19, [r3, #8]
 800cdb6:	edd4 2a01 	vldr	s5, [r4, #4]
 800cdba:	ed9c 9a01 	vldr	s18, [ip, #4]
 800cdbe:	ed93 5a01 	vldr	s10, [r3, #4]
 800cdc2:	edd1 0a01 	vldr	s1, [r1, #4]
 800cdc6:	ee72 6a07 	vadd.f32	s13, s4, s14
 800cdca:	ee32 2a47 	vsub.f32	s4, s4, s14
 800cdce:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800cdd2:	ee79 4a22 	vadd.f32	s9, s18, s5
 800cdd6:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800cdda:	ee79 2a62 	vsub.f32	s5, s18, s5
 800cdde:	ed8c 7a02 	vstr	s14, [ip, #8]
 800cde2:	ed91 7a01 	vldr	s14, [r1, #4]
 800cde6:	edd3 8a01 	vldr	s17, [r3, #4]
 800cdea:	ee34 7a87 	vadd.f32	s14, s9, s14
 800cdee:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800cdf2:	ee37 7a28 	vadd.f32	s14, s14, s17
 800cdf6:	ee32 9a60 	vsub.f32	s18, s4, s1
 800cdfa:	ed8c 7a01 	vstr	s14, [ip, #4]
 800cdfe:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800ce02:	ed1a aa02 	vldr	s20, [sl, #-8]
 800ce06:	ee73 8a22 	vadd.f32	s17, s6, s5
 800ce0a:	ee39 9a05 	vadd.f32	s18, s18, s10
 800ce0e:	ee7a aac1 	vsub.f32	s21, s21, s2
 800ce12:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800ce16:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800ce1a:	ee69 ba07 	vmul.f32	s23, s18, s14
 800ce1e:	ee6a aa87 	vmul.f32	s21, s21, s14
 800ce22:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800ce26:	ee63 ca87 	vmul.f32	s25, s7, s14
 800ce2a:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800ce2e:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800ce32:	ee68 8a87 	vmul.f32	s17, s17, s14
 800ce36:	ee73 3aea 	vsub.f32	s7, s7, s21
 800ce3a:	ee78 8a89 	vadd.f32	s17, s17, s18
 800ce3e:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800ce42:	ee3b aaca 	vsub.f32	s20, s23, s20
 800ce46:	ee34 4a67 	vsub.f32	s8, s8, s15
 800ce4a:	ee76 6acb 	vsub.f32	s13, s13, s22
 800ce4e:	ee36 6a48 	vsub.f32	s12, s12, s16
 800ce52:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800ce56:	ed00 7a02 	vstr	s14, [r0, #-8]
 800ce5a:	ed40 3a01 	vstr	s7, [r0, #-4]
 800ce5e:	edc1 8a01 	vstr	s17, [r1, #4]
 800ce62:	ed81 aa02 	vstr	s20, [r1, #8]
 800ce66:	ed59 3a04 	vldr	s7, [r9, #-16]
 800ce6a:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800ce6e:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800ce72:	ed59 6a03 	vldr	s13, [r9, #-12]
 800ce76:	ee34 4a61 	vsub.f32	s8, s8, s3
 800ce7a:	ee36 6a41 	vsub.f32	s12, s12, s2
 800ce7e:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800ce82:	ee66 9a26 	vmul.f32	s19, s12, s13
 800ce86:	ee24 9a23 	vmul.f32	s18, s8, s7
 800ce8a:	ee26 6a23 	vmul.f32	s12, s12, s7
 800ce8e:	ee24 4a26 	vmul.f32	s8, s8, s13
 800ce92:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ce96:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800ce9a:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800ce9e:	ee36 6a44 	vsub.f32	s12, s12, s8
 800cea2:	ee37 7a64 	vsub.f32	s14, s14, s9
 800cea6:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800ceaa:	ee79 3a29 	vadd.f32	s7, s18, s19
 800ceae:	ee75 6a60 	vsub.f32	s13, s10, s1
 800ceb2:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800ceb6:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ceba:	ed45 3a02 	vstr	s7, [r5, #-8]
 800cebe:	ed05 6a01 	vstr	s12, [r5, #-4]
 800cec2:	ed84 7a01 	vstr	s14, [r4, #4]
 800cec6:	ed84 4a02 	vstr	s8, [r4, #8]
 800ceca:	ee35 6a81 	vadd.f32	s12, s11, s2
 800cece:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800ced2:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 800ced6:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 800ceda:	ee33 3a62 	vsub.f32	s6, s6, s5
 800cede:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800cee2:	ee67 2a26 	vmul.f32	s5, s14, s13
 800cee6:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800ceea:	ee26 5a25 	vmul.f32	s10, s12, s11
 800ceee:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800cef2:	ee26 6a26 	vmul.f32	s12, s12, s13
 800cef6:	ee27 7a25 	vmul.f32	s14, s14, s11
 800cefa:	ee63 6a26 	vmul.f32	s13, s6, s13
 800cefe:	ee23 3a25 	vmul.f32	s6, s6, s11
 800cf02:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800cf06:	ee75 5a24 	vadd.f32	s11, s10, s9
 800cf0a:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800cf0e:	ee36 7a87 	vadd.f32	s14, s13, s14
 800cf12:	f1bb 0b01 	subs.w	fp, fp, #1
 800cf16:	ed42 5a02 	vstr	s11, [r2, #-8]
 800cf1a:	ed42 7a01 	vstr	s15, [r2, #-4]
 800cf1e:	f10e 0e08 	add.w	lr, lr, #8
 800cf22:	ed83 3a02 	vstr	s6, [r3, #8]
 800cf26:	ed83 7a01 	vstr	s14, [r3, #4]
 800cf2a:	f1ac 0c08 	sub.w	ip, ip, #8
 800cf2e:	f10a 0a08 	add.w	sl, sl, #8
 800cf32:	f100 0008 	add.w	r0, r0, #8
 800cf36:	f1a1 0108 	sub.w	r1, r1, #8
 800cf3a:	f109 0910 	add.w	r9, r9, #16
 800cf3e:	f105 0508 	add.w	r5, r5, #8
 800cf42:	f1a4 0408 	sub.w	r4, r4, #8
 800cf46:	f108 0818 	add.w	r8, r8, #24
 800cf4a:	f102 0208 	add.w	r2, r2, #8
 800cf4e:	f1a3 0308 	sub.w	r3, r3, #8
 800cf52:	f47f aefc 	bne.w	800cd4e <arm_cfft_radix8by4_f32+0x12e>
 800cf56:	9907      	ldr	r1, [sp, #28]
 800cf58:	9800      	ldr	r0, [sp, #0]
 800cf5a:	00cb      	lsls	r3, r1, #3
 800cf5c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800cf60:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800cf64:	9100      	str	r1, [sp, #0]
 800cf66:	9904      	ldr	r1, [sp, #16]
 800cf68:	4419      	add	r1, r3
 800cf6a:	9104      	str	r1, [sp, #16]
 800cf6c:	9903      	ldr	r1, [sp, #12]
 800cf6e:	4419      	add	r1, r3
 800cf70:	9103      	str	r1, [sp, #12]
 800cf72:	9906      	ldr	r1, [sp, #24]
 800cf74:	4419      	add	r1, r3
 800cf76:	9106      	str	r1, [sp, #24]
 800cf78:	9905      	ldr	r1, [sp, #20]
 800cf7a:	441f      	add	r7, r3
 800cf7c:	4419      	add	r1, r3
 800cf7e:	9b02      	ldr	r3, [sp, #8]
 800cf80:	9105      	str	r1, [sp, #20]
 800cf82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf86:	9302      	str	r3, [sp, #8]
 800cf88:	9904      	ldr	r1, [sp, #16]
 800cf8a:	9805      	ldr	r0, [sp, #20]
 800cf8c:	ed91 4a00 	vldr	s8, [r1]
 800cf90:	edd0 6a00 	vldr	s13, [r0]
 800cf94:	9b06      	ldr	r3, [sp, #24]
 800cf96:	ed97 3a00 	vldr	s6, [r7]
 800cf9a:	edd3 7a00 	vldr	s15, [r3]
 800cf9e:	edd0 4a01 	vldr	s9, [r0, #4]
 800cfa2:	edd1 3a01 	vldr	s7, [r1, #4]
 800cfa6:	ed97 2a01 	vldr	s4, [r7, #4]
 800cfaa:	ed93 7a01 	vldr	s14, [r3, #4]
 800cfae:	9a03      	ldr	r2, [sp, #12]
 800cfb0:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800cfb4:	ee34 6a26 	vadd.f32	s12, s8, s13
 800cfb8:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800cfbc:	ee37 5a86 	vadd.f32	s10, s15, s12
 800cfc0:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800cfc4:	ee35 5a03 	vadd.f32	s10, s10, s6
 800cfc8:	ee74 6a66 	vsub.f32	s13, s8, s13
 800cfcc:	ed81 5a00 	vstr	s10, [r1]
 800cfd0:	ed93 5a01 	vldr	s10, [r3, #4]
 800cfd4:	edd7 4a01 	vldr	s9, [r7, #4]
 800cfd8:	ee35 5a85 	vadd.f32	s10, s11, s10
 800cfdc:	ee37 4a26 	vadd.f32	s8, s14, s13
 800cfe0:	ee35 5a24 	vadd.f32	s10, s10, s9
 800cfe4:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800cfe8:	ed81 5a01 	vstr	s10, [r1, #4]
 800cfec:	edd2 1a00 	vldr	s3, [r2]
 800cff0:	edd2 2a01 	vldr	s5, [r2, #4]
 800cff4:	ee34 5a83 	vadd.f32	s10, s9, s6
 800cff8:	ee34 4a42 	vsub.f32	s8, s8, s4
 800cffc:	ee36 6a67 	vsub.f32	s12, s12, s15
 800d000:	ee64 4a21 	vmul.f32	s9, s8, s3
 800d004:	ee24 4a22 	vmul.f32	s8, s8, s5
 800d008:	ee65 2a22 	vmul.f32	s5, s10, s5
 800d00c:	ee25 5a21 	vmul.f32	s10, s10, s3
 800d010:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800d014:	ee35 5a44 	vsub.f32	s10, s10, s8
 800d018:	edc3 2a00 	vstr	s5, [r3]
 800d01c:	ed83 5a01 	vstr	s10, [r3, #4]
 800d020:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800d024:	9b00      	ldr	r3, [sp, #0]
 800d026:	ee36 6a43 	vsub.f32	s12, s12, s6
 800d02a:	ed93 4a01 	vldr	s8, [r3, #4]
 800d02e:	ed93 5a00 	vldr	s10, [r3]
 800d032:	9b02      	ldr	r3, [sp, #8]
 800d034:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800d038:	ee66 4a05 	vmul.f32	s9, s12, s10
 800d03c:	ee25 5a85 	vmul.f32	s10, s11, s10
 800d040:	ee26 6a04 	vmul.f32	s12, s12, s8
 800d044:	ee65 5a84 	vmul.f32	s11, s11, s8
 800d048:	ee35 6a46 	vsub.f32	s12, s10, s12
 800d04c:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800d050:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800d054:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d058:	ed80 6a01 	vstr	s12, [r0, #4]
 800d05c:	edc0 5a00 	vstr	s11, [r0]
 800d060:	edd3 5a01 	vldr	s11, [r3, #4]
 800d064:	edd3 6a00 	vldr	s13, [r3]
 800d068:	ee37 7a02 	vadd.f32	s14, s14, s4
 800d06c:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800d070:	ee27 6a26 	vmul.f32	s12, s14, s13
 800d074:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800d078:	ee27 7a25 	vmul.f32	s14, s14, s11
 800d07c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d080:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d084:	ee76 7a27 	vadd.f32	s15, s12, s15
 800d088:	ed87 7a01 	vstr	s14, [r7, #4]
 800d08c:	edc7 7a00 	vstr	s15, [r7]
 800d090:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 800d094:	4621      	mov	r1, r4
 800d096:	686a      	ldr	r2, [r5, #4]
 800d098:	2304      	movs	r3, #4
 800d09a:	f000 f8af 	bl	800d1fc <arm_radix8_butterfly_f32>
 800d09e:	4630      	mov	r0, r6
 800d0a0:	4621      	mov	r1, r4
 800d0a2:	686a      	ldr	r2, [r5, #4]
 800d0a4:	2304      	movs	r3, #4
 800d0a6:	f000 f8a9 	bl	800d1fc <arm_radix8_butterfly_f32>
 800d0aa:	9808      	ldr	r0, [sp, #32]
 800d0ac:	686a      	ldr	r2, [r5, #4]
 800d0ae:	4621      	mov	r1, r4
 800d0b0:	2304      	movs	r3, #4
 800d0b2:	f000 f8a3 	bl	800d1fc <arm_radix8_butterfly_f32>
 800d0b6:	686a      	ldr	r2, [r5, #4]
 800d0b8:	9801      	ldr	r0, [sp, #4]
 800d0ba:	4621      	mov	r1, r4
 800d0bc:	2304      	movs	r3, #4
 800d0be:	b00d      	add	sp, #52	; 0x34
 800d0c0:	ecbd 8b0a 	vpop	{d8-d12}
 800d0c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0c8:	f000 b898 	b.w	800d1fc <arm_radix8_butterfly_f32>

0800d0cc <arm_cfft_f32>:
 800d0cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0d0:	2a01      	cmp	r2, #1
 800d0d2:	4606      	mov	r6, r0
 800d0d4:	4617      	mov	r7, r2
 800d0d6:	460c      	mov	r4, r1
 800d0d8:	4698      	mov	r8, r3
 800d0da:	8805      	ldrh	r5, [r0, #0]
 800d0dc:	d056      	beq.n	800d18c <arm_cfft_f32+0xc0>
 800d0de:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800d0e2:	d063      	beq.n	800d1ac <arm_cfft_f32+0xe0>
 800d0e4:	d916      	bls.n	800d114 <arm_cfft_f32+0x48>
 800d0e6:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800d0ea:	d01a      	beq.n	800d122 <arm_cfft_f32+0x56>
 800d0ec:	d947      	bls.n	800d17e <arm_cfft_f32+0xb2>
 800d0ee:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800d0f2:	d05b      	beq.n	800d1ac <arm_cfft_f32+0xe0>
 800d0f4:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800d0f8:	d105      	bne.n	800d106 <arm_cfft_f32+0x3a>
 800d0fa:	2301      	movs	r3, #1
 800d0fc:	6872      	ldr	r2, [r6, #4]
 800d0fe:	4629      	mov	r1, r5
 800d100:	4620      	mov	r0, r4
 800d102:	f000 f87b 	bl	800d1fc <arm_radix8_butterfly_f32>
 800d106:	f1b8 0f00 	cmp.w	r8, #0
 800d10a:	d111      	bne.n	800d130 <arm_cfft_f32+0x64>
 800d10c:	2f01      	cmp	r7, #1
 800d10e:	d016      	beq.n	800d13e <arm_cfft_f32+0x72>
 800d110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d114:	2d20      	cmp	r5, #32
 800d116:	d049      	beq.n	800d1ac <arm_cfft_f32+0xe0>
 800d118:	d935      	bls.n	800d186 <arm_cfft_f32+0xba>
 800d11a:	2d40      	cmp	r5, #64	; 0x40
 800d11c:	d0ed      	beq.n	800d0fa <arm_cfft_f32+0x2e>
 800d11e:	2d80      	cmp	r5, #128	; 0x80
 800d120:	d1f1      	bne.n	800d106 <arm_cfft_f32+0x3a>
 800d122:	4621      	mov	r1, r4
 800d124:	4630      	mov	r0, r6
 800d126:	f7ff fcab 	bl	800ca80 <arm_cfft_radix8by2_f32>
 800d12a:	f1b8 0f00 	cmp.w	r8, #0
 800d12e:	d0ed      	beq.n	800d10c <arm_cfft_f32+0x40>
 800d130:	68b2      	ldr	r2, [r6, #8]
 800d132:	89b1      	ldrh	r1, [r6, #12]
 800d134:	4620      	mov	r0, r4
 800d136:	f000 f841 	bl	800d1bc <arm_bitreversal_32>
 800d13a:	2f01      	cmp	r7, #1
 800d13c:	d1e8      	bne.n	800d110 <arm_cfft_f32+0x44>
 800d13e:	ee07 5a90 	vmov	s15, r5
 800d142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d146:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d14a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800d14e:	2d00      	cmp	r5, #0
 800d150:	d0de      	beq.n	800d110 <arm_cfft_f32+0x44>
 800d152:	f104 0108 	add.w	r1, r4, #8
 800d156:	2300      	movs	r3, #0
 800d158:	3301      	adds	r3, #1
 800d15a:	429d      	cmp	r5, r3
 800d15c:	f101 0108 	add.w	r1, r1, #8
 800d160:	ed11 7a04 	vldr	s14, [r1, #-16]
 800d164:	ed51 7a03 	vldr	s15, [r1, #-12]
 800d168:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d16c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800d170:	ed01 7a04 	vstr	s14, [r1, #-16]
 800d174:	ed41 7a03 	vstr	s15, [r1, #-12]
 800d178:	d1ee      	bne.n	800d158 <arm_cfft_f32+0x8c>
 800d17a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d17e:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800d182:	d0ba      	beq.n	800d0fa <arm_cfft_f32+0x2e>
 800d184:	e7bf      	b.n	800d106 <arm_cfft_f32+0x3a>
 800d186:	2d10      	cmp	r5, #16
 800d188:	d0cb      	beq.n	800d122 <arm_cfft_f32+0x56>
 800d18a:	e7bc      	b.n	800d106 <arm_cfft_f32+0x3a>
 800d18c:	b19d      	cbz	r5, 800d1b6 <arm_cfft_f32+0xea>
 800d18e:	f101 030c 	add.w	r3, r1, #12
 800d192:	2200      	movs	r2, #0
 800d194:	ed53 7a02 	vldr	s15, [r3, #-8]
 800d198:	3201      	adds	r2, #1
 800d19a:	eef1 7a67 	vneg.f32	s15, s15
 800d19e:	4295      	cmp	r5, r2
 800d1a0:	ed43 7a02 	vstr	s15, [r3, #-8]
 800d1a4:	f103 0308 	add.w	r3, r3, #8
 800d1a8:	d1f4      	bne.n	800d194 <arm_cfft_f32+0xc8>
 800d1aa:	e798      	b.n	800d0de <arm_cfft_f32+0x12>
 800d1ac:	4621      	mov	r1, r4
 800d1ae:	4630      	mov	r0, r6
 800d1b0:	f7ff fd36 	bl	800cc20 <arm_cfft_radix8by4_f32>
 800d1b4:	e7a7      	b.n	800d106 <arm_cfft_f32+0x3a>
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d0aa      	beq.n	800d110 <arm_cfft_f32+0x44>
 800d1ba:	e7b9      	b.n	800d130 <arm_cfft_f32+0x64>

0800d1bc <arm_bitreversal_32>:
 800d1bc:	b1e9      	cbz	r1, 800d1fa <arm_bitreversal_32+0x3e>
 800d1be:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d1c0:	2500      	movs	r5, #0
 800d1c2:	f102 0e02 	add.w	lr, r2, #2
 800d1c6:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800d1ca:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800d1ce:	08a4      	lsrs	r4, r4, #2
 800d1d0:	089b      	lsrs	r3, r3, #2
 800d1d2:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800d1d6:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800d1da:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800d1de:	00a6      	lsls	r6, r4, #2
 800d1e0:	009b      	lsls	r3, r3, #2
 800d1e2:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800d1e6:	3304      	adds	r3, #4
 800d1e8:	1d34      	adds	r4, r6, #4
 800d1ea:	3502      	adds	r5, #2
 800d1ec:	58c6      	ldr	r6, [r0, r3]
 800d1ee:	5907      	ldr	r7, [r0, r4]
 800d1f0:	50c7      	str	r7, [r0, r3]
 800d1f2:	428d      	cmp	r5, r1
 800d1f4:	5106      	str	r6, [r0, r4]
 800d1f6:	d3e6      	bcc.n	800d1c6 <arm_bitreversal_32+0xa>
 800d1f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1fa:	4770      	bx	lr

0800d1fc <arm_radix8_butterfly_f32>:
 800d1fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d200:	ed2d 8b10 	vpush	{d8-d15}
 800d204:	b095      	sub	sp, #84	; 0x54
 800d206:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800d20a:	4603      	mov	r3, r0
 800d20c:	3304      	adds	r3, #4
 800d20e:	ed9f bab9 	vldr	s22, [pc, #740]	; 800d4f4 <arm_radix8_butterfly_f32+0x2f8>
 800d212:	9012      	str	r0, [sp, #72]	; 0x48
 800d214:	468b      	mov	fp, r1
 800d216:	9313      	str	r3, [sp, #76]	; 0x4c
 800d218:	4689      	mov	r9, r1
 800d21a:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800d21e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d220:	960f      	str	r6, [sp, #60]	; 0x3c
 800d222:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800d226:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800d22a:	eb03 0508 	add.w	r5, r3, r8
 800d22e:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800d232:	eb05 040e 	add.w	r4, r5, lr
 800d236:	0137      	lsls	r7, r6, #4
 800d238:	eba6 030a 	sub.w	r3, r6, sl
 800d23c:	eb04 000e 	add.w	r0, r4, lr
 800d240:	44b2      	add	sl, r6
 800d242:	1d3a      	adds	r2, r7, #4
 800d244:	9702      	str	r7, [sp, #8]
 800d246:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800d24a:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800d24e:	ebae 0c06 	sub.w	ip, lr, r6
 800d252:	9703      	str	r7, [sp, #12]
 800d254:	eb03 0708 	add.w	r7, r3, r8
 800d258:	9701      	str	r7, [sp, #4]
 800d25a:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800d25e:	9706      	str	r7, [sp, #24]
 800d260:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800d262:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800d266:	f10e 0104 	add.w	r1, lr, #4
 800d26a:	4439      	add	r1, r7
 800d26c:	443a      	add	r2, r7
 800d26e:	0137      	lsls	r7, r6, #4
 800d270:	00f6      	lsls	r6, r6, #3
 800d272:	9704      	str	r7, [sp, #16]
 800d274:	9605      	str	r6, [sp, #20]
 800d276:	9f01      	ldr	r7, [sp, #4]
 800d278:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800d27a:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800d27e:	f04f 0c00 	mov.w	ip, #0
 800d282:	edd4 6a00 	vldr	s13, [r4]
 800d286:	edd7 1a00 	vldr	s3, [r7]
 800d28a:	ed16 aa01 	vldr	s20, [r6, #-4]
 800d28e:	edd5 5a00 	vldr	s11, [r5]
 800d292:	ed52 9a01 	vldr	s19, [r2, #-4]
 800d296:	ed90 6a00 	vldr	s12, [r0]
 800d29a:	ed51 7a01 	vldr	s15, [r1, #-4]
 800d29e:	ed93 3a00 	vldr	s6, [r3]
 800d2a2:	ee39 0a86 	vadd.f32	s0, s19, s12
 800d2a6:	ee33 2a21 	vadd.f32	s4, s6, s3
 800d2aa:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800d2ae:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800d2b2:	ee35 7a02 	vadd.f32	s14, s10, s4
 800d2b6:	ee34 4a80 	vadd.f32	s8, s9, s0
 800d2ba:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d2be:	ee74 6a07 	vadd.f32	s13, s8, s14
 800d2c2:	ee34 4a47 	vsub.f32	s8, s8, s14
 800d2c6:	ed46 6a01 	vstr	s13, [r6, #-4]
 800d2ca:	ed85 4a00 	vstr	s8, [r5]
 800d2ce:	edd1 6a00 	vldr	s13, [r1]
 800d2d2:	ed94 9a01 	vldr	s18, [r4, #4]
 800d2d6:	edd3 2a01 	vldr	s5, [r3, #4]
 800d2da:	edd7 8a01 	vldr	s17, [r7, #4]
 800d2de:	edd6 0a00 	vldr	s1, [r6]
 800d2e2:	edd5 3a01 	vldr	s7, [r5, #4]
 800d2e6:	ed90 8a01 	vldr	s16, [r0, #4]
 800d2ea:	ed92 7a00 	vldr	s14, [r2]
 800d2ee:	ee33 3a61 	vsub.f32	s6, s6, s3
 800d2f2:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800d2f6:	ee72 aae8 	vsub.f32	s21, s5, s17
 800d2fa:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800d2fe:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800d302:	ee77 7a83 	vadd.f32	s15, s15, s6
 800d306:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800d30a:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800d30e:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800d312:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800d316:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800d31a:	ee77 0a08 	vadd.f32	s1, s14, s16
 800d31e:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800d322:	ee37 7a48 	vsub.f32	s14, s14, s16
 800d326:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800d32a:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800d32e:	ee76 6a89 	vadd.f32	s13, s13, s18
 800d332:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800d336:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800d33a:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800d33e:	ee35 5a42 	vsub.f32	s10, s10, s4
 800d342:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800d346:	ee33 2a20 	vadd.f32	s4, s6, s1
 800d34a:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800d34e:	ee33 3a60 	vsub.f32	s6, s6, s1
 800d352:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800d356:	ee77 0a01 	vadd.f32	s1, s14, s2
 800d35a:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800d35e:	ee37 7a41 	vsub.f32	s14, s14, s2
 800d362:	ee73 1a84 	vadd.f32	s3, s7, s8
 800d366:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800d36a:	ee76 3a27 	vadd.f32	s7, s12, s15
 800d36e:	ee76 7a67 	vsub.f32	s15, s12, s15
 800d372:	ee32 8a00 	vadd.f32	s16, s4, s0
 800d376:	ee33 1a45 	vsub.f32	s2, s6, s10
 800d37a:	ee32 2a40 	vsub.f32	s4, s4, s0
 800d37e:	ee35 5a03 	vadd.f32	s10, s10, s6
 800d382:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800d386:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800d38a:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800d38e:	ee34 6a67 	vsub.f32	s12, s8, s15
 800d392:	ee75 4a87 	vadd.f32	s9, s11, s14
 800d396:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800d39a:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800d39e:	ee77 7a84 	vadd.f32	s15, s15, s8
 800d3a2:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800d3a6:	44dc      	add	ip, fp
 800d3a8:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800d3ac:	45e1      	cmp	r9, ip
 800d3ae:	ed86 8a00 	vstr	s16, [r6]
 800d3b2:	ed85 2a01 	vstr	s4, [r5, #4]
 800d3b6:	4456      	add	r6, sl
 800d3b8:	ed02 0a01 	vstr	s0, [r2, #-4]
 800d3bc:	4455      	add	r5, sl
 800d3be:	edc0 6a00 	vstr	s13, [r0]
 800d3c2:	ed82 1a00 	vstr	s2, [r2]
 800d3c6:	ed80 5a01 	vstr	s10, [r0, #4]
 800d3ca:	4452      	add	r2, sl
 800d3cc:	ed01 3a01 	vstr	s6, [r1, #-4]
 800d3d0:	4450      	add	r0, sl
 800d3d2:	edc7 2a00 	vstr	s5, [r7]
 800d3d6:	edc4 4a00 	vstr	s9, [r4]
 800d3da:	ed83 7a00 	vstr	s14, [r3]
 800d3de:	edc1 5a00 	vstr	s11, [r1]
 800d3e2:	edc7 3a01 	vstr	s7, [r7, #4]
 800d3e6:	4451      	add	r1, sl
 800d3e8:	ed84 6a01 	vstr	s12, [r4, #4]
 800d3ec:	4457      	add	r7, sl
 800d3ee:	edc3 7a01 	vstr	s15, [r3, #4]
 800d3f2:	4454      	add	r4, sl
 800d3f4:	4453      	add	r3, sl
 800d3f6:	f63f af44 	bhi.w	800d282 <arm_radix8_butterfly_f32+0x86>
 800d3fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d3fc:	2b07      	cmp	r3, #7
 800d3fe:	f240 81b7 	bls.w	800d770 <arm_radix8_butterfly_f32+0x574>
 800d402:	9b06      	ldr	r3, [sp, #24]
 800d404:	9903      	ldr	r1, [sp, #12]
 800d406:	9812      	ldr	r0, [sp, #72]	; 0x48
 800d408:	9e05      	ldr	r6, [sp, #20]
 800d40a:	9a04      	ldr	r2, [sp, #16]
 800d40c:	f103 0c08 	add.w	ip, r3, #8
 800d410:	9b02      	ldr	r3, [sp, #8]
 800d412:	3108      	adds	r1, #8
 800d414:	f108 0808 	add.w	r8, r8, #8
 800d418:	1841      	adds	r1, r0, r1
 800d41a:	3608      	adds	r6, #8
 800d41c:	330c      	adds	r3, #12
 800d41e:	4604      	mov	r4, r0
 800d420:	4444      	add	r4, r8
 800d422:	18c3      	adds	r3, r0, r3
 800d424:	9109      	str	r1, [sp, #36]	; 0x24
 800d426:	1981      	adds	r1, r0, r6
 800d428:	f10e 0e08 	add.w	lr, lr, #8
 800d42c:	3208      	adds	r2, #8
 800d42e:	940b      	str	r4, [sp, #44]	; 0x2c
 800d430:	9107      	str	r1, [sp, #28]
 800d432:	4604      	mov	r4, r0
 800d434:	4601      	mov	r1, r0
 800d436:	9304      	str	r3, [sp, #16]
 800d438:	f100 030c 	add.w	r3, r0, #12
 800d43c:	4474      	add	r4, lr
 800d43e:	f04f 0801 	mov.w	r8, #1
 800d442:	1882      	adds	r2, r0, r2
 800d444:	4461      	add	r1, ip
 800d446:	9305      	str	r3, [sp, #20]
 800d448:	464b      	mov	r3, r9
 800d44a:	940a      	str	r4, [sp, #40]	; 0x28
 800d44c:	46c1      	mov	r9, r8
 800d44e:	9208      	str	r2, [sp, #32]
 800d450:	46d8      	mov	r8, fp
 800d452:	9106      	str	r1, [sp, #24]
 800d454:	f04f 0e00 	mov.w	lr, #0
 800d458:	469b      	mov	fp, r3
 800d45a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d45c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d45e:	449e      	add	lr, r3
 800d460:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800d464:	441a      	add	r2, r3
 800d466:	920e      	str	r2, [sp, #56]	; 0x38
 800d468:	441a      	add	r2, r3
 800d46a:	18d4      	adds	r4, r2, r3
 800d46c:	18e5      	adds	r5, r4, r3
 800d46e:	18ee      	adds	r6, r5, r3
 800d470:	18f7      	adds	r7, r6, r3
 800d472:	eb07 0c03 	add.w	ip, r7, r3
 800d476:	920d      	str	r2, [sp, #52]	; 0x34
 800d478:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800d47c:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800d480:	910c      	str	r1, [sp, #48]	; 0x30
 800d482:	4419      	add	r1, r3
 800d484:	9103      	str	r1, [sp, #12]
 800d486:	4419      	add	r1, r3
 800d488:	18ca      	adds	r2, r1, r3
 800d48a:	9202      	str	r2, [sp, #8]
 800d48c:	441a      	add	r2, r3
 800d48e:	18d0      	adds	r0, r2, r3
 800d490:	ed92 ea01 	vldr	s28, [r2, #4]
 800d494:	9a02      	ldr	r2, [sp, #8]
 800d496:	edd4 7a00 	vldr	s15, [r4]
 800d49a:	edd2 da01 	vldr	s27, [r2, #4]
 800d49e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d4a0:	ed91 da01 	vldr	s26, [r1, #4]
 800d4a4:	ed92 ca01 	vldr	s24, [r2, #4]
 800d4a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d4aa:	9903      	ldr	r1, [sp, #12]
 800d4ac:	edcd 7a03 	vstr	s15, [sp, #12]
 800d4b0:	edd2 7a00 	vldr	s15, [r2]
 800d4b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d4b6:	edcd 7a02 	vstr	s15, [sp, #8]
 800d4ba:	edd2 7a00 	vldr	s15, [r2]
 800d4be:	edd0 ea01 	vldr	s29, [r0, #4]
 800d4c2:	edd1 ca01 	vldr	s25, [r1, #4]
 800d4c6:	eddc ba00 	vldr	s23, [ip]
 800d4ca:	edd7 aa00 	vldr	s21, [r7]
 800d4ce:	ed96 aa00 	vldr	s20, [r6]
 800d4d2:	edd5 9a00 	vldr	s19, [r5]
 800d4d6:	edcd 7a01 	vstr	s15, [sp, #4]
 800d4da:	4403      	add	r3, r0
 800d4dc:	ed93 fa01 	vldr	s30, [r3, #4]
 800d4e0:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800d4e4:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800d4e8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d4ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d4f0:	46cc      	mov	ip, r9
 800d4f2:	e001      	b.n	800d4f8 <arm_radix8_butterfly_f32+0x2fc>
 800d4f4:	3f3504f3 	.word	0x3f3504f3
 800d4f8:	ed91 6a00 	vldr	s12, [r1]
 800d4fc:	ed93 5a00 	vldr	s10, [r3]
 800d500:	edd0 fa00 	vldr	s31, [r0]
 800d504:	edd4 7a00 	vldr	s15, [r4]
 800d508:	ed95 7a00 	vldr	s14, [r5]
 800d50c:	ed56 3a01 	vldr	s7, [r6, #-4]
 800d510:	ed17 3a01 	vldr	s6, [r7, #-4]
 800d514:	ed92 2a00 	vldr	s4, [r2]
 800d518:	ed96 0a00 	vldr	s0, [r6]
 800d51c:	ee33 8a85 	vadd.f32	s16, s7, s10
 800d520:	ee32 1a06 	vadd.f32	s2, s4, s12
 800d524:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800d528:	ee77 4a87 	vadd.f32	s9, s15, s14
 800d52c:	ee78 1a04 	vadd.f32	s3, s16, s8
 800d530:	ee71 6a24 	vadd.f32	s13, s2, s9
 800d534:	ee32 2a46 	vsub.f32	s4, s4, s12
 800d538:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800d53c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d540:	ed06 6a01 	vstr	s12, [r6, #-4]
 800d544:	edd4 8a01 	vldr	s17, [r4, #4]
 800d548:	ed92 9a01 	vldr	s18, [r2, #4]
 800d54c:	edd7 0a00 	vldr	s1, [r7]
 800d550:	edd1 2a01 	vldr	s5, [r1, #4]
 800d554:	ed95 7a01 	vldr	s14, [r5, #4]
 800d558:	ed93 6a01 	vldr	s12, [r3, #4]
 800d55c:	edd0 5a01 	vldr	s11, [r0, #4]
 800d560:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800d564:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800d568:	ee39 5a62 	vsub.f32	s10, s18, s5
 800d56c:	ee78 fac7 	vsub.f32	s31, s17, s14
 800d570:	ee38 4a44 	vsub.f32	s8, s16, s8
 800d574:	ee38 7a87 	vadd.f32	s14, s17, s14
 800d578:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800d57c:	ee79 2a22 	vadd.f32	s5, s18, s5
 800d580:	ee32 9a27 	vadd.f32	s18, s4, s15
 800d584:	ee72 7a67 	vsub.f32	s15, s4, s15
 800d588:	ee30 2a06 	vadd.f32	s4, s0, s12
 800d58c:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800d590:	ee71 4a64 	vsub.f32	s9, s2, s9
 800d594:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800d598:	ee32 1a08 	vadd.f32	s2, s4, s16
 800d59c:	ee72 fa87 	vadd.f32	s31, s5, s14
 800d5a0:	ee32 2a48 	vsub.f32	s4, s4, s16
 800d5a4:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800d5a8:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800d5ac:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800d5b0:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800d5b4:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800d5b8:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800d5bc:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800d5c0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800d5c4:	ee30 6a46 	vsub.f32	s12, s0, s12
 800d5c8:	ee74 0a22 	vadd.f32	s1, s8, s5
 800d5cc:	ee36 0a28 	vadd.f32	s0, s12, s17
 800d5d0:	ee74 2a62 	vsub.f32	s5, s8, s5
 800d5d4:	ee36 6a68 	vsub.f32	s12, s12, s17
 800d5d8:	ee32 4a64 	vsub.f32	s8, s4, s9
 800d5dc:	ee73 8a09 	vadd.f32	s17, s6, s18
 800d5e0:	ee74 4a82 	vadd.f32	s9, s9, s4
 800d5e4:	ee33 9a49 	vsub.f32	s18, s6, s18
 800d5e8:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800d5ec:	ee35 3a85 	vadd.f32	s6, s11, s10
 800d5f0:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800d5f4:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800d5f8:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800d5fc:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800d600:	ee30 7a68 	vsub.f32	s14, s0, s17
 800d604:	ee35 8a03 	vadd.f32	s16, s10, s6
 800d608:	ee38 0a80 	vadd.f32	s0, s17, s0
 800d60c:	ee73 3a82 	vadd.f32	s7, s7, s4
 800d610:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800d614:	ed9d 2a01 	vldr	s4, [sp, #4]
 800d618:	eddd 1a02 	vldr	s3, [sp, #8]
 800d61c:	ee35 5a43 	vsub.f32	s10, s10, s6
 800d620:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800d624:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800d628:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800d62c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800d630:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800d634:	ee76 5a49 	vsub.f32	s11, s12, s18
 800d638:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800d63c:	ee39 6a06 	vadd.f32	s12, s18, s12
 800d640:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800d644:	ee21 4a84 	vmul.f32	s8, s3, s8
 800d648:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800d64c:	ee22 7a07 	vmul.f32	s14, s4, s14
 800d650:	ee22 2a08 	vmul.f32	s4, s4, s16
 800d654:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800d658:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800d65c:	ee31 1a09 	vadd.f32	s2, s2, s18
 800d660:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800d664:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800d668:	ee74 0a60 	vsub.f32	s1, s8, s1
 800d66c:	ee37 7a48 	vsub.f32	s14, s14, s16
 800d670:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800d674:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800d678:	ee72 1a21 	vadd.f32	s3, s4, s3
 800d67c:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800d680:	ee38 2a89 	vadd.f32	s4, s17, s18
 800d684:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800d688:	ee38 8a04 	vadd.f32	s16, s16, s8
 800d68c:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800d690:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800d694:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800d698:	eddd 5a03 	vldr	s11, [sp, #12]
 800d69c:	edc6 fa00 	vstr	s31, [r6]
 800d6a0:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800d6a4:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800d6a8:	ee30 0a45 	vsub.f32	s0, s0, s10
 800d6ac:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800d6b0:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800d6b4:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800d6b8:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800d6bc:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800d6c0:	ee25 6a86 	vmul.f32	s12, s11, s12
 800d6c4:	ee74 4a89 	vadd.f32	s9, s9, s18
 800d6c8:	ee34 3a43 	vsub.f32	s6, s8, s6
 800d6cc:	ee78 8a85 	vadd.f32	s17, s17, s10
 800d6d0:	ee36 6a67 	vsub.f32	s12, s12, s15
 800d6d4:	44c4      	add	ip, r8
 800d6d6:	45e3      	cmp	fp, ip
 800d6d8:	edc3 3a00 	vstr	s7, [r3]
 800d6dc:	edc3 6a01 	vstr	s13, [r3, #4]
 800d6e0:	4456      	add	r6, sl
 800d6e2:	ed07 1a01 	vstr	s2, [r7, #-4]
 800d6e6:	edc7 0a00 	vstr	s1, [r7]
 800d6ea:	4453      	add	r3, sl
 800d6ec:	ed80 2a00 	vstr	s4, [r0]
 800d6f0:	edc0 2a01 	vstr	s5, [r0, #4]
 800d6f4:	4457      	add	r7, sl
 800d6f6:	edc2 1a00 	vstr	s3, [r2]
 800d6fa:	ed82 7a01 	vstr	s14, [r2, #4]
 800d6fe:	4450      	add	r0, sl
 800d700:	ed85 8a00 	vstr	s16, [r5]
 800d704:	ed85 0a01 	vstr	s0, [r5, #4]
 800d708:	4452      	add	r2, sl
 800d70a:	edc1 4a00 	vstr	s9, [r1]
 800d70e:	4455      	add	r5, sl
 800d710:	ed81 3a01 	vstr	s6, [r1, #4]
 800d714:	edc4 8a00 	vstr	s17, [r4]
 800d718:	ed84 6a01 	vstr	s12, [r4, #4]
 800d71c:	4451      	add	r1, sl
 800d71e:	4454      	add	r4, sl
 800d720:	f63f aeea 	bhi.w	800d4f8 <arm_radix8_butterfly_f32+0x2fc>
 800d724:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d726:	3308      	adds	r3, #8
 800d728:	930b      	str	r3, [sp, #44]	; 0x2c
 800d72a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d72c:	3308      	adds	r3, #8
 800d72e:	930a      	str	r3, [sp, #40]	; 0x28
 800d730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d732:	3308      	adds	r3, #8
 800d734:	9309      	str	r3, [sp, #36]	; 0x24
 800d736:	9b08      	ldr	r3, [sp, #32]
 800d738:	3308      	adds	r3, #8
 800d73a:	9308      	str	r3, [sp, #32]
 800d73c:	9b07      	ldr	r3, [sp, #28]
 800d73e:	3308      	adds	r3, #8
 800d740:	9307      	str	r3, [sp, #28]
 800d742:	9b06      	ldr	r3, [sp, #24]
 800d744:	3308      	adds	r3, #8
 800d746:	9306      	str	r3, [sp, #24]
 800d748:	9b05      	ldr	r3, [sp, #20]
 800d74a:	3308      	adds	r3, #8
 800d74c:	9305      	str	r3, [sp, #20]
 800d74e:	9b04      	ldr	r3, [sp, #16]
 800d750:	3308      	adds	r3, #8
 800d752:	9304      	str	r3, [sp, #16]
 800d754:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d756:	f109 0901 	add.w	r9, r9, #1
 800d75a:	454b      	cmp	r3, r9
 800d75c:	f47f ae7d 	bne.w	800d45a <arm_radix8_butterfly_f32+0x25e>
 800d760:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d762:	00db      	lsls	r3, r3, #3
 800d764:	b29b      	uxth	r3, r3
 800d766:	46d9      	mov	r9, fp
 800d768:	9310      	str	r3, [sp, #64]	; 0x40
 800d76a:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800d76e:	e554      	b.n	800d21a <arm_radix8_butterfly_f32+0x1e>
 800d770:	b015      	add	sp, #84	; 0x54
 800d772:	ecbd 8b10 	vpop	{d8-d15}
 800d776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d77a:	bf00      	nop

0800d77c <_ZdlPvj>:
 800d77c:	f000 b815 	b.w	800d7aa <_ZdlPv>

0800d780 <_ZdaPv>:
 800d780:	f000 b813 	b.w	800d7aa <_ZdlPv>

0800d784 <_Znwj>:
 800d784:	2801      	cmp	r0, #1
 800d786:	bf38      	it	cc
 800d788:	2001      	movcc	r0, #1
 800d78a:	b510      	push	{r4, lr}
 800d78c:	4604      	mov	r4, r0
 800d78e:	4620      	mov	r0, r4
 800d790:	f002 fcce 	bl	8010130 <malloc>
 800d794:	b930      	cbnz	r0, 800d7a4 <_Znwj+0x20>
 800d796:	f000 f80b 	bl	800d7b0 <_ZSt15get_new_handlerv>
 800d79a:	b908      	cbnz	r0, 800d7a0 <_Znwj+0x1c>
 800d79c:	f002 fc8e 	bl	80100bc <abort>
 800d7a0:	4780      	blx	r0
 800d7a2:	e7f4      	b.n	800d78e <_Znwj+0xa>
 800d7a4:	bd10      	pop	{r4, pc}

0800d7a6 <_Znaj>:
 800d7a6:	f7ff bfed 	b.w	800d784 <_Znwj>

0800d7aa <_ZdlPv>:
 800d7aa:	f002 bcc9 	b.w	8010140 <free>
	...

0800d7b0 <_ZSt15get_new_handlerv>:
 800d7b0:	4b02      	ldr	r3, [pc, #8]	; (800d7bc <_ZSt15get_new_handlerv+0xc>)
 800d7b2:	6818      	ldr	r0, [r3, #0]
 800d7b4:	f3bf 8f5b 	dmb	ish
 800d7b8:	4770      	bx	lr
 800d7ba:	bf00      	nop
 800d7bc:	20001068 	.word	0x20001068

0800d7c0 <ceil>:
 800d7c0:	ec51 0b10 	vmov	r0, r1, d0
 800d7c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7c8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800d7cc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800d7d0:	2e13      	cmp	r6, #19
 800d7d2:	ee10 5a10 	vmov	r5, s0
 800d7d6:	ee10 8a10 	vmov	r8, s0
 800d7da:	460c      	mov	r4, r1
 800d7dc:	dc30      	bgt.n	800d840 <ceil+0x80>
 800d7de:	2e00      	cmp	r6, #0
 800d7e0:	da12      	bge.n	800d808 <ceil+0x48>
 800d7e2:	a335      	add	r3, pc, #212	; (adr r3, 800d8b8 <ceil+0xf8>)
 800d7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7e8:	f7f2 fd50 	bl	800028c <__adddf3>
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	2300      	movs	r3, #0
 800d7f0:	f7f3 f992 	bl	8000b18 <__aeabi_dcmpgt>
 800d7f4:	b128      	cbz	r0, 800d802 <ceil+0x42>
 800d7f6:	2c00      	cmp	r4, #0
 800d7f8:	db55      	blt.n	800d8a6 <ceil+0xe6>
 800d7fa:	432c      	orrs	r4, r5
 800d7fc:	d057      	beq.n	800d8ae <ceil+0xee>
 800d7fe:	4c30      	ldr	r4, [pc, #192]	; (800d8c0 <ceil+0x100>)
 800d800:	2500      	movs	r5, #0
 800d802:	4621      	mov	r1, r4
 800d804:	4628      	mov	r0, r5
 800d806:	e025      	b.n	800d854 <ceil+0x94>
 800d808:	4f2e      	ldr	r7, [pc, #184]	; (800d8c4 <ceil+0x104>)
 800d80a:	4137      	asrs	r7, r6
 800d80c:	ea01 0307 	and.w	r3, r1, r7
 800d810:	4303      	orrs	r3, r0
 800d812:	d01f      	beq.n	800d854 <ceil+0x94>
 800d814:	a328      	add	r3, pc, #160	; (adr r3, 800d8b8 <ceil+0xf8>)
 800d816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d81a:	f7f2 fd37 	bl	800028c <__adddf3>
 800d81e:	2200      	movs	r2, #0
 800d820:	2300      	movs	r3, #0
 800d822:	f7f3 f979 	bl	8000b18 <__aeabi_dcmpgt>
 800d826:	2800      	cmp	r0, #0
 800d828:	d0eb      	beq.n	800d802 <ceil+0x42>
 800d82a:	2c00      	cmp	r4, #0
 800d82c:	bfc2      	ittt	gt
 800d82e:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 800d832:	fa43 f606 	asrgt.w	r6, r3, r6
 800d836:	19a4      	addgt	r4, r4, r6
 800d838:	ea24 0407 	bic.w	r4, r4, r7
 800d83c:	2500      	movs	r5, #0
 800d83e:	e7e0      	b.n	800d802 <ceil+0x42>
 800d840:	2e33      	cmp	r6, #51	; 0x33
 800d842:	dd0b      	ble.n	800d85c <ceil+0x9c>
 800d844:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d848:	d104      	bne.n	800d854 <ceil+0x94>
 800d84a:	ee10 2a10 	vmov	r2, s0
 800d84e:	460b      	mov	r3, r1
 800d850:	f7f2 fd1c 	bl	800028c <__adddf3>
 800d854:	ec41 0b10 	vmov	d0, r0, r1
 800d858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d85c:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800d860:	f04f 33ff 	mov.w	r3, #4294967295
 800d864:	fa23 f707 	lsr.w	r7, r3, r7
 800d868:	4207      	tst	r7, r0
 800d86a:	d0f3      	beq.n	800d854 <ceil+0x94>
 800d86c:	a312      	add	r3, pc, #72	; (adr r3, 800d8b8 <ceil+0xf8>)
 800d86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d872:	f7f2 fd0b 	bl	800028c <__adddf3>
 800d876:	2200      	movs	r2, #0
 800d878:	2300      	movs	r3, #0
 800d87a:	f7f3 f94d 	bl	8000b18 <__aeabi_dcmpgt>
 800d87e:	2800      	cmp	r0, #0
 800d880:	d0bf      	beq.n	800d802 <ceil+0x42>
 800d882:	2c00      	cmp	r4, #0
 800d884:	dd02      	ble.n	800d88c <ceil+0xcc>
 800d886:	2e14      	cmp	r6, #20
 800d888:	d103      	bne.n	800d892 <ceil+0xd2>
 800d88a:	3401      	adds	r4, #1
 800d88c:	ea25 0507 	bic.w	r5, r5, r7
 800d890:	e7b7      	b.n	800d802 <ceil+0x42>
 800d892:	2301      	movs	r3, #1
 800d894:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800d898:	fa03 f606 	lsl.w	r6, r3, r6
 800d89c:	4435      	add	r5, r6
 800d89e:	4545      	cmp	r5, r8
 800d8a0:	bf38      	it	cc
 800d8a2:	18e4      	addcc	r4, r4, r3
 800d8a4:	e7f2      	b.n	800d88c <ceil+0xcc>
 800d8a6:	2500      	movs	r5, #0
 800d8a8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800d8ac:	e7a9      	b.n	800d802 <ceil+0x42>
 800d8ae:	4625      	mov	r5, r4
 800d8b0:	e7a7      	b.n	800d802 <ceil+0x42>
 800d8b2:	bf00      	nop
 800d8b4:	f3af 8000 	nop.w
 800d8b8:	8800759c 	.word	0x8800759c
 800d8bc:	7e37e43c 	.word	0x7e37e43c
 800d8c0:	3ff00000 	.word	0x3ff00000
 800d8c4:	000fffff 	.word	0x000fffff

0800d8c8 <cos>:
 800d8c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d8ca:	ec53 2b10 	vmov	r2, r3, d0
 800d8ce:	4824      	ldr	r0, [pc, #144]	; (800d960 <cos+0x98>)
 800d8d0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d8d4:	4281      	cmp	r1, r0
 800d8d6:	dc06      	bgt.n	800d8e6 <cos+0x1e>
 800d8d8:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 800d958 <cos+0x90>
 800d8dc:	f001 fd64 	bl	800f3a8 <__kernel_cos>
 800d8e0:	ec51 0b10 	vmov	r0, r1, d0
 800d8e4:	e007      	b.n	800d8f6 <cos+0x2e>
 800d8e6:	481f      	ldr	r0, [pc, #124]	; (800d964 <cos+0x9c>)
 800d8e8:	4281      	cmp	r1, r0
 800d8ea:	dd09      	ble.n	800d900 <cos+0x38>
 800d8ec:	ee10 0a10 	vmov	r0, s0
 800d8f0:	4619      	mov	r1, r3
 800d8f2:	f7f2 fcc9 	bl	8000288 <__aeabi_dsub>
 800d8f6:	ec41 0b10 	vmov	d0, r0, r1
 800d8fa:	b005      	add	sp, #20
 800d8fc:	f85d fb04 	ldr.w	pc, [sp], #4
 800d900:	4668      	mov	r0, sp
 800d902:	f001 f8c9 	bl	800ea98 <__ieee754_rem_pio2>
 800d906:	f000 0003 	and.w	r0, r0, #3
 800d90a:	2801      	cmp	r0, #1
 800d90c:	d007      	beq.n	800d91e <cos+0x56>
 800d90e:	2802      	cmp	r0, #2
 800d910:	d012      	beq.n	800d938 <cos+0x70>
 800d912:	b9c0      	cbnz	r0, 800d946 <cos+0x7e>
 800d914:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d918:	ed9d 0b00 	vldr	d0, [sp]
 800d91c:	e7de      	b.n	800d8dc <cos+0x14>
 800d91e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d922:	ed9d 0b00 	vldr	d0, [sp]
 800d926:	f002 f947 	bl	800fbb8 <__kernel_sin>
 800d92a:	ec53 2b10 	vmov	r2, r3, d0
 800d92e:	ee10 0a10 	vmov	r0, s0
 800d932:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d936:	e7de      	b.n	800d8f6 <cos+0x2e>
 800d938:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d93c:	ed9d 0b00 	vldr	d0, [sp]
 800d940:	f001 fd32 	bl	800f3a8 <__kernel_cos>
 800d944:	e7f1      	b.n	800d92a <cos+0x62>
 800d946:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d94a:	ed9d 0b00 	vldr	d0, [sp]
 800d94e:	2001      	movs	r0, #1
 800d950:	f002 f932 	bl	800fbb8 <__kernel_sin>
 800d954:	e7c4      	b.n	800d8e0 <cos+0x18>
 800d956:	bf00      	nop
	...
 800d960:	3fe921fb 	.word	0x3fe921fb
 800d964:	7fefffff 	.word	0x7fefffff

0800d968 <roundf>:
 800d968:	ee10 0a10 	vmov	r0, s0
 800d96c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800d970:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 800d974:	2a16      	cmp	r2, #22
 800d976:	dc15      	bgt.n	800d9a4 <roundf+0x3c>
 800d978:	2a00      	cmp	r2, #0
 800d97a:	da08      	bge.n	800d98e <roundf+0x26>
 800d97c:	3201      	adds	r2, #1
 800d97e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800d982:	d101      	bne.n	800d988 <roundf+0x20>
 800d984:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800d988:	ee00 3a10 	vmov	s0, r3
 800d98c:	4770      	bx	lr
 800d98e:	4908      	ldr	r1, [pc, #32]	; (800d9b0 <roundf+0x48>)
 800d990:	4111      	asrs	r1, r2
 800d992:	4208      	tst	r0, r1
 800d994:	d0fa      	beq.n	800d98c <roundf+0x24>
 800d996:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d99a:	4113      	asrs	r3, r2
 800d99c:	4403      	add	r3, r0
 800d99e:	ea23 0301 	bic.w	r3, r3, r1
 800d9a2:	e7f1      	b.n	800d988 <roundf+0x20>
 800d9a4:	2a80      	cmp	r2, #128	; 0x80
 800d9a6:	d1f1      	bne.n	800d98c <roundf+0x24>
 800d9a8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d9ac:	4770      	bx	lr
 800d9ae:	bf00      	nop
 800d9b0:	007fffff 	.word	0x007fffff
 800d9b4:	00000000 	.word	0x00000000

0800d9b8 <log>:
 800d9b8:	b538      	push	{r3, r4, r5, lr}
 800d9ba:	ed2d 8b02 	vpush	{d8}
 800d9be:	ec55 4b10 	vmov	r4, r5, d0
 800d9c2:	f000 f989 	bl	800dcd8 <__ieee754_log>
 800d9c6:	4b1e      	ldr	r3, [pc, #120]	; (800da40 <log+0x88>)
 800d9c8:	eeb0 8a40 	vmov.f32	s16, s0
 800d9cc:	eef0 8a60 	vmov.f32	s17, s1
 800d9d0:	f993 3000 	ldrsb.w	r3, [r3]
 800d9d4:	3301      	adds	r3, #1
 800d9d6:	d01a      	beq.n	800da0e <log+0x56>
 800d9d8:	4622      	mov	r2, r4
 800d9da:	462b      	mov	r3, r5
 800d9dc:	4620      	mov	r0, r4
 800d9de:	4629      	mov	r1, r5
 800d9e0:	f7f3 f8a4 	bl	8000b2c <__aeabi_dcmpun>
 800d9e4:	b998      	cbnz	r0, 800da0e <log+0x56>
 800d9e6:	2200      	movs	r2, #0
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	4620      	mov	r0, r4
 800d9ec:	4629      	mov	r1, r5
 800d9ee:	f7f3 f893 	bl	8000b18 <__aeabi_dcmpgt>
 800d9f2:	b960      	cbnz	r0, 800da0e <log+0x56>
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	4620      	mov	r0, r4
 800d9fa:	4629      	mov	r1, r5
 800d9fc:	f7f3 f864 	bl	8000ac8 <__aeabi_dcmpeq>
 800da00:	b160      	cbz	r0, 800da1c <log+0x64>
 800da02:	f002 fb6b 	bl	80100dc <__errno>
 800da06:	ed9f 8b0c 	vldr	d8, [pc, #48]	; 800da38 <log+0x80>
 800da0a:	2322      	movs	r3, #34	; 0x22
 800da0c:	6003      	str	r3, [r0, #0]
 800da0e:	eeb0 0a48 	vmov.f32	s0, s16
 800da12:	eef0 0a68 	vmov.f32	s1, s17
 800da16:	ecbd 8b02 	vpop	{d8}
 800da1a:	bd38      	pop	{r3, r4, r5, pc}
 800da1c:	f002 fb5e 	bl	80100dc <__errno>
 800da20:	ecbd 8b02 	vpop	{d8}
 800da24:	2321      	movs	r3, #33	; 0x21
 800da26:	6003      	str	r3, [r0, #0]
 800da28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da2c:	4805      	ldr	r0, [pc, #20]	; (800da44 <log+0x8c>)
 800da2e:	f002 ba17 	b.w	800fe60 <nan>
 800da32:	bf00      	nop
 800da34:	f3af 8000 	nop.w
 800da38:	00000000 	.word	0x00000000
 800da3c:	fff00000 	.word	0xfff00000
 800da40:	20000c24 	.word	0x20000c24
 800da44:	08067a35 	.word	0x08067a35

0800da48 <pow>:
 800da48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da4c:	ec59 8b10 	vmov	r8, r9, d0
 800da50:	ec57 6b11 	vmov	r6, r7, d1
 800da54:	f000 fafc 	bl	800e050 <__ieee754_pow>
 800da58:	4b4e      	ldr	r3, [pc, #312]	; (800db94 <pow+0x14c>)
 800da5a:	f993 3000 	ldrsb.w	r3, [r3]
 800da5e:	3301      	adds	r3, #1
 800da60:	ec55 4b10 	vmov	r4, r5, d0
 800da64:	d015      	beq.n	800da92 <pow+0x4a>
 800da66:	4632      	mov	r2, r6
 800da68:	463b      	mov	r3, r7
 800da6a:	4630      	mov	r0, r6
 800da6c:	4639      	mov	r1, r7
 800da6e:	f7f3 f85d 	bl	8000b2c <__aeabi_dcmpun>
 800da72:	b970      	cbnz	r0, 800da92 <pow+0x4a>
 800da74:	4642      	mov	r2, r8
 800da76:	464b      	mov	r3, r9
 800da78:	4640      	mov	r0, r8
 800da7a:	4649      	mov	r1, r9
 800da7c:	f7f3 f856 	bl	8000b2c <__aeabi_dcmpun>
 800da80:	2200      	movs	r2, #0
 800da82:	2300      	movs	r3, #0
 800da84:	b148      	cbz	r0, 800da9a <pow+0x52>
 800da86:	4630      	mov	r0, r6
 800da88:	4639      	mov	r1, r7
 800da8a:	f7f3 f81d 	bl	8000ac8 <__aeabi_dcmpeq>
 800da8e:	2800      	cmp	r0, #0
 800da90:	d17d      	bne.n	800db8e <pow+0x146>
 800da92:	ec45 4b10 	vmov	d0, r4, r5
 800da96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da9a:	4640      	mov	r0, r8
 800da9c:	4649      	mov	r1, r9
 800da9e:	f7f3 f813 	bl	8000ac8 <__aeabi_dcmpeq>
 800daa2:	b1e0      	cbz	r0, 800dade <pow+0x96>
 800daa4:	2200      	movs	r2, #0
 800daa6:	2300      	movs	r3, #0
 800daa8:	4630      	mov	r0, r6
 800daaa:	4639      	mov	r1, r7
 800daac:	f7f3 f80c 	bl	8000ac8 <__aeabi_dcmpeq>
 800dab0:	2800      	cmp	r0, #0
 800dab2:	d16c      	bne.n	800db8e <pow+0x146>
 800dab4:	ec47 6b10 	vmov	d0, r6, r7
 800dab8:	f002 f945 	bl	800fd46 <finite>
 800dabc:	2800      	cmp	r0, #0
 800dabe:	d0e8      	beq.n	800da92 <pow+0x4a>
 800dac0:	2200      	movs	r2, #0
 800dac2:	2300      	movs	r3, #0
 800dac4:	4630      	mov	r0, r6
 800dac6:	4639      	mov	r1, r7
 800dac8:	f7f3 f808 	bl	8000adc <__aeabi_dcmplt>
 800dacc:	2800      	cmp	r0, #0
 800dace:	d0e0      	beq.n	800da92 <pow+0x4a>
 800dad0:	f002 fb04 	bl	80100dc <__errno>
 800dad4:	2321      	movs	r3, #33	; 0x21
 800dad6:	6003      	str	r3, [r0, #0]
 800dad8:	2400      	movs	r4, #0
 800dada:	4d2f      	ldr	r5, [pc, #188]	; (800db98 <pow+0x150>)
 800dadc:	e7d9      	b.n	800da92 <pow+0x4a>
 800dade:	ec45 4b10 	vmov	d0, r4, r5
 800dae2:	f002 f930 	bl	800fd46 <finite>
 800dae6:	bbb8      	cbnz	r0, 800db58 <pow+0x110>
 800dae8:	ec49 8b10 	vmov	d0, r8, r9
 800daec:	f002 f92b 	bl	800fd46 <finite>
 800daf0:	b390      	cbz	r0, 800db58 <pow+0x110>
 800daf2:	ec47 6b10 	vmov	d0, r6, r7
 800daf6:	f002 f926 	bl	800fd46 <finite>
 800dafa:	b368      	cbz	r0, 800db58 <pow+0x110>
 800dafc:	4622      	mov	r2, r4
 800dafe:	462b      	mov	r3, r5
 800db00:	4620      	mov	r0, r4
 800db02:	4629      	mov	r1, r5
 800db04:	f7f3 f812 	bl	8000b2c <__aeabi_dcmpun>
 800db08:	b160      	cbz	r0, 800db24 <pow+0xdc>
 800db0a:	f002 fae7 	bl	80100dc <__errno>
 800db0e:	2321      	movs	r3, #33	; 0x21
 800db10:	6003      	str	r3, [r0, #0]
 800db12:	2200      	movs	r2, #0
 800db14:	2300      	movs	r3, #0
 800db16:	4610      	mov	r0, r2
 800db18:	4619      	mov	r1, r3
 800db1a:	f7f2 fe97 	bl	800084c <__aeabi_ddiv>
 800db1e:	4604      	mov	r4, r0
 800db20:	460d      	mov	r5, r1
 800db22:	e7b6      	b.n	800da92 <pow+0x4a>
 800db24:	f002 fada 	bl	80100dc <__errno>
 800db28:	2322      	movs	r3, #34	; 0x22
 800db2a:	6003      	str	r3, [r0, #0]
 800db2c:	2200      	movs	r2, #0
 800db2e:	2300      	movs	r3, #0
 800db30:	4640      	mov	r0, r8
 800db32:	4649      	mov	r1, r9
 800db34:	f7f2 ffd2 	bl	8000adc <__aeabi_dcmplt>
 800db38:	2400      	movs	r4, #0
 800db3a:	b158      	cbz	r0, 800db54 <pow+0x10c>
 800db3c:	ec47 6b10 	vmov	d0, r6, r7
 800db40:	f002 f996 	bl	800fe70 <rint>
 800db44:	4632      	mov	r2, r6
 800db46:	ec51 0b10 	vmov	r0, r1, d0
 800db4a:	463b      	mov	r3, r7
 800db4c:	f7f2 ffbc 	bl	8000ac8 <__aeabi_dcmpeq>
 800db50:	2800      	cmp	r0, #0
 800db52:	d0c2      	beq.n	800dada <pow+0x92>
 800db54:	4d11      	ldr	r5, [pc, #68]	; (800db9c <pow+0x154>)
 800db56:	e79c      	b.n	800da92 <pow+0x4a>
 800db58:	2200      	movs	r2, #0
 800db5a:	2300      	movs	r3, #0
 800db5c:	4620      	mov	r0, r4
 800db5e:	4629      	mov	r1, r5
 800db60:	f7f2 ffb2 	bl	8000ac8 <__aeabi_dcmpeq>
 800db64:	2800      	cmp	r0, #0
 800db66:	d094      	beq.n	800da92 <pow+0x4a>
 800db68:	ec49 8b10 	vmov	d0, r8, r9
 800db6c:	f002 f8eb 	bl	800fd46 <finite>
 800db70:	2800      	cmp	r0, #0
 800db72:	d08e      	beq.n	800da92 <pow+0x4a>
 800db74:	ec47 6b10 	vmov	d0, r6, r7
 800db78:	f002 f8e5 	bl	800fd46 <finite>
 800db7c:	2800      	cmp	r0, #0
 800db7e:	d088      	beq.n	800da92 <pow+0x4a>
 800db80:	f002 faac 	bl	80100dc <__errno>
 800db84:	2322      	movs	r3, #34	; 0x22
 800db86:	6003      	str	r3, [r0, #0]
 800db88:	2400      	movs	r4, #0
 800db8a:	2500      	movs	r5, #0
 800db8c:	e781      	b.n	800da92 <pow+0x4a>
 800db8e:	4d04      	ldr	r5, [pc, #16]	; (800dba0 <pow+0x158>)
 800db90:	2400      	movs	r4, #0
 800db92:	e77e      	b.n	800da92 <pow+0x4a>
 800db94:	20000c24 	.word	0x20000c24
 800db98:	fff00000 	.word	0xfff00000
 800db9c:	7ff00000 	.word	0x7ff00000
 800dba0:	3ff00000 	.word	0x3ff00000

0800dba4 <expf>:
 800dba4:	b508      	push	{r3, lr}
 800dba6:	ed2d 8b02 	vpush	{d8}
 800dbaa:	eef0 8a40 	vmov.f32	s17, s0
 800dbae:	f001 fa31 	bl	800f014 <__ieee754_expf>
 800dbb2:	4b16      	ldr	r3, [pc, #88]	; (800dc0c <expf+0x68>)
 800dbb4:	f993 3000 	ldrsb.w	r3, [r3]
 800dbb8:	3301      	adds	r3, #1
 800dbba:	eeb0 8a40 	vmov.f32	s16, s0
 800dbbe:	d011      	beq.n	800dbe4 <expf+0x40>
 800dbc0:	eeb0 0a68 	vmov.f32	s0, s17
 800dbc4:	f002 fa66 	bl	8010094 <finitef>
 800dbc8:	b160      	cbz	r0, 800dbe4 <expf+0x40>
 800dbca:	eddf 7a11 	vldr	s15, [pc, #68]	; 800dc10 <expf+0x6c>
 800dbce:	eef4 8ae7 	vcmpe.f32	s17, s15
 800dbd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbd6:	dd0a      	ble.n	800dbee <expf+0x4a>
 800dbd8:	f002 fa80 	bl	80100dc <__errno>
 800dbdc:	ed9f 8a0d 	vldr	s16, [pc, #52]	; 800dc14 <expf+0x70>
 800dbe0:	2322      	movs	r3, #34	; 0x22
 800dbe2:	6003      	str	r3, [r0, #0]
 800dbe4:	eeb0 0a48 	vmov.f32	s0, s16
 800dbe8:	ecbd 8b02 	vpop	{d8}
 800dbec:	bd08      	pop	{r3, pc}
 800dbee:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800dc18 <expf+0x74>
 800dbf2:	eef4 8ae7 	vcmpe.f32	s17, s15
 800dbf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbfa:	d5f3      	bpl.n	800dbe4 <expf+0x40>
 800dbfc:	f002 fa6e 	bl	80100dc <__errno>
 800dc00:	2322      	movs	r3, #34	; 0x22
 800dc02:	ed9f 8a06 	vldr	s16, [pc, #24]	; 800dc1c <expf+0x78>
 800dc06:	6003      	str	r3, [r0, #0]
 800dc08:	e7ec      	b.n	800dbe4 <expf+0x40>
 800dc0a:	bf00      	nop
 800dc0c:	20000c24 	.word	0x20000c24
 800dc10:	42b17180 	.word	0x42b17180
 800dc14:	7f800000 	.word	0x7f800000
 800dc18:	c2cff1b5 	.word	0xc2cff1b5
 800dc1c:	00000000 	.word	0x00000000

0800dc20 <logf>:
 800dc20:	b508      	push	{r3, lr}
 800dc22:	ed2d 8b02 	vpush	{d8}
 800dc26:	eeb0 8a40 	vmov.f32	s16, s0
 800dc2a:	f001 fac7 	bl	800f1bc <__ieee754_logf>
 800dc2e:	4b14      	ldr	r3, [pc, #80]	; (800dc80 <logf+0x60>)
 800dc30:	f993 3000 	ldrsb.w	r3, [r3]
 800dc34:	3301      	adds	r3, #1
 800dc36:	d014      	beq.n	800dc62 <logf+0x42>
 800dc38:	eeb4 8a48 	vcmp.f32	s16, s16
 800dc3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc40:	d60f      	bvs.n	800dc62 <logf+0x42>
 800dc42:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800dc46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc4a:	dc0a      	bgt.n	800dc62 <logf+0x42>
 800dc4c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800dc50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc54:	d108      	bne.n	800dc68 <logf+0x48>
 800dc56:	f002 fa41 	bl	80100dc <__errno>
 800dc5a:	2322      	movs	r3, #34	; 0x22
 800dc5c:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800dc84 <logf+0x64>
 800dc60:	6003      	str	r3, [r0, #0]
 800dc62:	ecbd 8b02 	vpop	{d8}
 800dc66:	bd08      	pop	{r3, pc}
 800dc68:	f002 fa38 	bl	80100dc <__errno>
 800dc6c:	ecbd 8b02 	vpop	{d8}
 800dc70:	2321      	movs	r3, #33	; 0x21
 800dc72:	6003      	str	r3, [r0, #0]
 800dc74:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800dc78:	4803      	ldr	r0, [pc, #12]	; (800dc88 <logf+0x68>)
 800dc7a:	f002 ba19 	b.w	80100b0 <nanf>
 800dc7e:	bf00      	nop
 800dc80:	20000c24 	.word	0x20000c24
 800dc84:	ff800000 	.word	0xff800000
 800dc88:	08067a35 	.word	0x08067a35

0800dc8c <sqrtf>:
 800dc8c:	b508      	push	{r3, lr}
 800dc8e:	ed2d 8b02 	vpush	{d8}
 800dc92:	eeb0 8a40 	vmov.f32	s16, s0
 800dc96:	f001 fb81 	bl	800f39c <__ieee754_sqrtf>
 800dc9a:	4b0d      	ldr	r3, [pc, #52]	; (800dcd0 <sqrtf+0x44>)
 800dc9c:	f993 3000 	ldrsb.w	r3, [r3]
 800dca0:	3301      	adds	r3, #1
 800dca2:	d011      	beq.n	800dcc8 <sqrtf+0x3c>
 800dca4:	eeb4 8a48 	vcmp.f32	s16, s16
 800dca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcac:	d60c      	bvs.n	800dcc8 <sqrtf+0x3c>
 800dcae:	eddf 8a09 	vldr	s17, [pc, #36]	; 800dcd4 <sqrtf+0x48>
 800dcb2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800dcb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcba:	d505      	bpl.n	800dcc8 <sqrtf+0x3c>
 800dcbc:	f002 fa0e 	bl	80100dc <__errno>
 800dcc0:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800dcc4:	2321      	movs	r3, #33	; 0x21
 800dcc6:	6003      	str	r3, [r0, #0]
 800dcc8:	ecbd 8b02 	vpop	{d8}
 800dccc:	bd08      	pop	{r3, pc}
 800dcce:	bf00      	nop
 800dcd0:	20000c24 	.word	0x20000c24
 800dcd4:	00000000 	.word	0x00000000

0800dcd8 <__ieee754_log>:
 800dcd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcdc:	ec51 0b10 	vmov	r0, r1, d0
 800dce0:	ed2d 8b04 	vpush	{d8-d9}
 800dce4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800dce8:	b083      	sub	sp, #12
 800dcea:	460d      	mov	r5, r1
 800dcec:	da29      	bge.n	800dd42 <__ieee754_log+0x6a>
 800dcee:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dcf2:	4303      	orrs	r3, r0
 800dcf4:	ee10 2a10 	vmov	r2, s0
 800dcf8:	d10c      	bne.n	800dd14 <__ieee754_log+0x3c>
 800dcfa:	49cf      	ldr	r1, [pc, #828]	; (800e038 <__ieee754_log+0x360>)
 800dcfc:	2200      	movs	r2, #0
 800dcfe:	2300      	movs	r3, #0
 800dd00:	2000      	movs	r0, #0
 800dd02:	f7f2 fda3 	bl	800084c <__aeabi_ddiv>
 800dd06:	ec41 0b10 	vmov	d0, r0, r1
 800dd0a:	b003      	add	sp, #12
 800dd0c:	ecbd 8b04 	vpop	{d8-d9}
 800dd10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd14:	2900      	cmp	r1, #0
 800dd16:	da05      	bge.n	800dd24 <__ieee754_log+0x4c>
 800dd18:	460b      	mov	r3, r1
 800dd1a:	f7f2 fab5 	bl	8000288 <__aeabi_dsub>
 800dd1e:	2200      	movs	r2, #0
 800dd20:	2300      	movs	r3, #0
 800dd22:	e7ee      	b.n	800dd02 <__ieee754_log+0x2a>
 800dd24:	4bc5      	ldr	r3, [pc, #788]	; (800e03c <__ieee754_log+0x364>)
 800dd26:	2200      	movs	r2, #0
 800dd28:	f7f2 fc66 	bl	80005f8 <__aeabi_dmul>
 800dd2c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800dd30:	460d      	mov	r5, r1
 800dd32:	4ac3      	ldr	r2, [pc, #780]	; (800e040 <__ieee754_log+0x368>)
 800dd34:	4295      	cmp	r5, r2
 800dd36:	dd06      	ble.n	800dd46 <__ieee754_log+0x6e>
 800dd38:	4602      	mov	r2, r0
 800dd3a:	460b      	mov	r3, r1
 800dd3c:	f7f2 faa6 	bl	800028c <__adddf3>
 800dd40:	e7e1      	b.n	800dd06 <__ieee754_log+0x2e>
 800dd42:	2300      	movs	r3, #0
 800dd44:	e7f5      	b.n	800dd32 <__ieee754_log+0x5a>
 800dd46:	152c      	asrs	r4, r5, #20
 800dd48:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800dd4c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800dd50:	441c      	add	r4, r3
 800dd52:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800dd56:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800dd5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dd5e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800dd62:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800dd66:	ea42 0105 	orr.w	r1, r2, r5
 800dd6a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800dd6e:	2200      	movs	r2, #0
 800dd70:	4bb4      	ldr	r3, [pc, #720]	; (800e044 <__ieee754_log+0x36c>)
 800dd72:	f7f2 fa89 	bl	8000288 <__aeabi_dsub>
 800dd76:	1cab      	adds	r3, r5, #2
 800dd78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dd7c:	2b02      	cmp	r3, #2
 800dd7e:	4682      	mov	sl, r0
 800dd80:	468b      	mov	fp, r1
 800dd82:	f04f 0200 	mov.w	r2, #0
 800dd86:	dc53      	bgt.n	800de30 <__ieee754_log+0x158>
 800dd88:	2300      	movs	r3, #0
 800dd8a:	f7f2 fe9d 	bl	8000ac8 <__aeabi_dcmpeq>
 800dd8e:	b1d0      	cbz	r0, 800ddc6 <__ieee754_log+0xee>
 800dd90:	2c00      	cmp	r4, #0
 800dd92:	f000 8122 	beq.w	800dfda <__ieee754_log+0x302>
 800dd96:	4620      	mov	r0, r4
 800dd98:	f7f2 fbc4 	bl	8000524 <__aeabi_i2d>
 800dd9c:	a390      	add	r3, pc, #576	; (adr r3, 800dfe0 <__ieee754_log+0x308>)
 800dd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda2:	4606      	mov	r6, r0
 800dda4:	460f      	mov	r7, r1
 800dda6:	f7f2 fc27 	bl	80005f8 <__aeabi_dmul>
 800ddaa:	a38f      	add	r3, pc, #572	; (adr r3, 800dfe8 <__ieee754_log+0x310>)
 800ddac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddb0:	4604      	mov	r4, r0
 800ddb2:	460d      	mov	r5, r1
 800ddb4:	4630      	mov	r0, r6
 800ddb6:	4639      	mov	r1, r7
 800ddb8:	f7f2 fc1e 	bl	80005f8 <__aeabi_dmul>
 800ddbc:	4602      	mov	r2, r0
 800ddbe:	460b      	mov	r3, r1
 800ddc0:	4620      	mov	r0, r4
 800ddc2:	4629      	mov	r1, r5
 800ddc4:	e7ba      	b.n	800dd3c <__ieee754_log+0x64>
 800ddc6:	a38a      	add	r3, pc, #552	; (adr r3, 800dff0 <__ieee754_log+0x318>)
 800ddc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddcc:	4650      	mov	r0, sl
 800ddce:	4659      	mov	r1, fp
 800ddd0:	f7f2 fc12 	bl	80005f8 <__aeabi_dmul>
 800ddd4:	4602      	mov	r2, r0
 800ddd6:	460b      	mov	r3, r1
 800ddd8:	2000      	movs	r0, #0
 800ddda:	499b      	ldr	r1, [pc, #620]	; (800e048 <__ieee754_log+0x370>)
 800dddc:	f7f2 fa54 	bl	8000288 <__aeabi_dsub>
 800dde0:	4652      	mov	r2, sl
 800dde2:	4606      	mov	r6, r0
 800dde4:	460f      	mov	r7, r1
 800dde6:	465b      	mov	r3, fp
 800dde8:	4650      	mov	r0, sl
 800ddea:	4659      	mov	r1, fp
 800ddec:	f7f2 fc04 	bl	80005f8 <__aeabi_dmul>
 800ddf0:	4602      	mov	r2, r0
 800ddf2:	460b      	mov	r3, r1
 800ddf4:	4630      	mov	r0, r6
 800ddf6:	4639      	mov	r1, r7
 800ddf8:	f7f2 fbfe 	bl	80005f8 <__aeabi_dmul>
 800ddfc:	4606      	mov	r6, r0
 800ddfe:	460f      	mov	r7, r1
 800de00:	b914      	cbnz	r4, 800de08 <__ieee754_log+0x130>
 800de02:	4632      	mov	r2, r6
 800de04:	463b      	mov	r3, r7
 800de06:	e0a2      	b.n	800df4e <__ieee754_log+0x276>
 800de08:	4620      	mov	r0, r4
 800de0a:	f7f2 fb8b 	bl	8000524 <__aeabi_i2d>
 800de0e:	a374      	add	r3, pc, #464	; (adr r3, 800dfe0 <__ieee754_log+0x308>)
 800de10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de14:	4680      	mov	r8, r0
 800de16:	4689      	mov	r9, r1
 800de18:	f7f2 fbee 	bl	80005f8 <__aeabi_dmul>
 800de1c:	a372      	add	r3, pc, #456	; (adr r3, 800dfe8 <__ieee754_log+0x310>)
 800de1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de22:	4604      	mov	r4, r0
 800de24:	460d      	mov	r5, r1
 800de26:	4640      	mov	r0, r8
 800de28:	4649      	mov	r1, r9
 800de2a:	f7f2 fbe5 	bl	80005f8 <__aeabi_dmul>
 800de2e:	e0a7      	b.n	800df80 <__ieee754_log+0x2a8>
 800de30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800de34:	f7f2 fa2a 	bl	800028c <__adddf3>
 800de38:	4602      	mov	r2, r0
 800de3a:	460b      	mov	r3, r1
 800de3c:	4650      	mov	r0, sl
 800de3e:	4659      	mov	r1, fp
 800de40:	f7f2 fd04 	bl	800084c <__aeabi_ddiv>
 800de44:	ec41 0b18 	vmov	d8, r0, r1
 800de48:	4620      	mov	r0, r4
 800de4a:	f7f2 fb6b 	bl	8000524 <__aeabi_i2d>
 800de4e:	ec53 2b18 	vmov	r2, r3, d8
 800de52:	ec41 0b19 	vmov	d9, r0, r1
 800de56:	ec51 0b18 	vmov	r0, r1, d8
 800de5a:	f7f2 fbcd 	bl	80005f8 <__aeabi_dmul>
 800de5e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800de62:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800de66:	9301      	str	r3, [sp, #4]
 800de68:	4602      	mov	r2, r0
 800de6a:	460b      	mov	r3, r1
 800de6c:	4680      	mov	r8, r0
 800de6e:	4689      	mov	r9, r1
 800de70:	f7f2 fbc2 	bl	80005f8 <__aeabi_dmul>
 800de74:	a360      	add	r3, pc, #384	; (adr r3, 800dff8 <__ieee754_log+0x320>)
 800de76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de7a:	4606      	mov	r6, r0
 800de7c:	460f      	mov	r7, r1
 800de7e:	f7f2 fbbb 	bl	80005f8 <__aeabi_dmul>
 800de82:	a35f      	add	r3, pc, #380	; (adr r3, 800e000 <__ieee754_log+0x328>)
 800de84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de88:	f7f2 fa00 	bl	800028c <__adddf3>
 800de8c:	4632      	mov	r2, r6
 800de8e:	463b      	mov	r3, r7
 800de90:	f7f2 fbb2 	bl	80005f8 <__aeabi_dmul>
 800de94:	a35c      	add	r3, pc, #368	; (adr r3, 800e008 <__ieee754_log+0x330>)
 800de96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de9a:	f7f2 f9f7 	bl	800028c <__adddf3>
 800de9e:	4632      	mov	r2, r6
 800dea0:	463b      	mov	r3, r7
 800dea2:	f7f2 fba9 	bl	80005f8 <__aeabi_dmul>
 800dea6:	a35a      	add	r3, pc, #360	; (adr r3, 800e010 <__ieee754_log+0x338>)
 800dea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deac:	f7f2 f9ee 	bl	800028c <__adddf3>
 800deb0:	4642      	mov	r2, r8
 800deb2:	464b      	mov	r3, r9
 800deb4:	f7f2 fba0 	bl	80005f8 <__aeabi_dmul>
 800deb8:	a357      	add	r3, pc, #348	; (adr r3, 800e018 <__ieee754_log+0x340>)
 800deba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800debe:	4680      	mov	r8, r0
 800dec0:	4689      	mov	r9, r1
 800dec2:	4630      	mov	r0, r6
 800dec4:	4639      	mov	r1, r7
 800dec6:	f7f2 fb97 	bl	80005f8 <__aeabi_dmul>
 800deca:	a355      	add	r3, pc, #340	; (adr r3, 800e020 <__ieee754_log+0x348>)
 800decc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded0:	f7f2 f9dc 	bl	800028c <__adddf3>
 800ded4:	4632      	mov	r2, r6
 800ded6:	463b      	mov	r3, r7
 800ded8:	f7f2 fb8e 	bl	80005f8 <__aeabi_dmul>
 800dedc:	a352      	add	r3, pc, #328	; (adr r3, 800e028 <__ieee754_log+0x350>)
 800dede:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dee2:	f7f2 f9d3 	bl	800028c <__adddf3>
 800dee6:	4632      	mov	r2, r6
 800dee8:	463b      	mov	r3, r7
 800deea:	f7f2 fb85 	bl	80005f8 <__aeabi_dmul>
 800deee:	460b      	mov	r3, r1
 800def0:	4602      	mov	r2, r0
 800def2:	4649      	mov	r1, r9
 800def4:	4640      	mov	r0, r8
 800def6:	f7f2 f9c9 	bl	800028c <__adddf3>
 800defa:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800defe:	9b01      	ldr	r3, [sp, #4]
 800df00:	3551      	adds	r5, #81	; 0x51
 800df02:	431d      	orrs	r5, r3
 800df04:	2d00      	cmp	r5, #0
 800df06:	4680      	mov	r8, r0
 800df08:	4689      	mov	r9, r1
 800df0a:	dd48      	ble.n	800df9e <__ieee754_log+0x2c6>
 800df0c:	4b4e      	ldr	r3, [pc, #312]	; (800e048 <__ieee754_log+0x370>)
 800df0e:	2200      	movs	r2, #0
 800df10:	4650      	mov	r0, sl
 800df12:	4659      	mov	r1, fp
 800df14:	f7f2 fb70 	bl	80005f8 <__aeabi_dmul>
 800df18:	4652      	mov	r2, sl
 800df1a:	465b      	mov	r3, fp
 800df1c:	f7f2 fb6c 	bl	80005f8 <__aeabi_dmul>
 800df20:	4602      	mov	r2, r0
 800df22:	460b      	mov	r3, r1
 800df24:	4606      	mov	r6, r0
 800df26:	460f      	mov	r7, r1
 800df28:	4640      	mov	r0, r8
 800df2a:	4649      	mov	r1, r9
 800df2c:	f7f2 f9ae 	bl	800028c <__adddf3>
 800df30:	ec53 2b18 	vmov	r2, r3, d8
 800df34:	f7f2 fb60 	bl	80005f8 <__aeabi_dmul>
 800df38:	4680      	mov	r8, r0
 800df3a:	4689      	mov	r9, r1
 800df3c:	b964      	cbnz	r4, 800df58 <__ieee754_log+0x280>
 800df3e:	4602      	mov	r2, r0
 800df40:	460b      	mov	r3, r1
 800df42:	4630      	mov	r0, r6
 800df44:	4639      	mov	r1, r7
 800df46:	f7f2 f99f 	bl	8000288 <__aeabi_dsub>
 800df4a:	4602      	mov	r2, r0
 800df4c:	460b      	mov	r3, r1
 800df4e:	4650      	mov	r0, sl
 800df50:	4659      	mov	r1, fp
 800df52:	f7f2 f999 	bl	8000288 <__aeabi_dsub>
 800df56:	e6d6      	b.n	800dd06 <__ieee754_log+0x2e>
 800df58:	a321      	add	r3, pc, #132	; (adr r3, 800dfe0 <__ieee754_log+0x308>)
 800df5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df5e:	ec51 0b19 	vmov	r0, r1, d9
 800df62:	f7f2 fb49 	bl	80005f8 <__aeabi_dmul>
 800df66:	a320      	add	r3, pc, #128	; (adr r3, 800dfe8 <__ieee754_log+0x310>)
 800df68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df6c:	4604      	mov	r4, r0
 800df6e:	460d      	mov	r5, r1
 800df70:	ec51 0b19 	vmov	r0, r1, d9
 800df74:	f7f2 fb40 	bl	80005f8 <__aeabi_dmul>
 800df78:	4642      	mov	r2, r8
 800df7a:	464b      	mov	r3, r9
 800df7c:	f7f2 f986 	bl	800028c <__adddf3>
 800df80:	4602      	mov	r2, r0
 800df82:	460b      	mov	r3, r1
 800df84:	4630      	mov	r0, r6
 800df86:	4639      	mov	r1, r7
 800df88:	f7f2 f97e 	bl	8000288 <__aeabi_dsub>
 800df8c:	4652      	mov	r2, sl
 800df8e:	465b      	mov	r3, fp
 800df90:	f7f2 f97a 	bl	8000288 <__aeabi_dsub>
 800df94:	4602      	mov	r2, r0
 800df96:	460b      	mov	r3, r1
 800df98:	4620      	mov	r0, r4
 800df9a:	4629      	mov	r1, r5
 800df9c:	e7d9      	b.n	800df52 <__ieee754_log+0x27a>
 800df9e:	4602      	mov	r2, r0
 800dfa0:	460b      	mov	r3, r1
 800dfa2:	4650      	mov	r0, sl
 800dfa4:	4659      	mov	r1, fp
 800dfa6:	f7f2 f96f 	bl	8000288 <__aeabi_dsub>
 800dfaa:	ec53 2b18 	vmov	r2, r3, d8
 800dfae:	f7f2 fb23 	bl	80005f8 <__aeabi_dmul>
 800dfb2:	4606      	mov	r6, r0
 800dfb4:	460f      	mov	r7, r1
 800dfb6:	2c00      	cmp	r4, #0
 800dfb8:	f43f af23 	beq.w	800de02 <__ieee754_log+0x12a>
 800dfbc:	a308      	add	r3, pc, #32	; (adr r3, 800dfe0 <__ieee754_log+0x308>)
 800dfbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfc2:	ec51 0b19 	vmov	r0, r1, d9
 800dfc6:	f7f2 fb17 	bl	80005f8 <__aeabi_dmul>
 800dfca:	a307      	add	r3, pc, #28	; (adr r3, 800dfe8 <__ieee754_log+0x310>)
 800dfcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfd0:	4604      	mov	r4, r0
 800dfd2:	460d      	mov	r5, r1
 800dfd4:	ec51 0b19 	vmov	r0, r1, d9
 800dfd8:	e727      	b.n	800de2a <__ieee754_log+0x152>
 800dfda:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800e030 <__ieee754_log+0x358>
 800dfde:	e694      	b.n	800dd0a <__ieee754_log+0x32>
 800dfe0:	fee00000 	.word	0xfee00000
 800dfe4:	3fe62e42 	.word	0x3fe62e42
 800dfe8:	35793c76 	.word	0x35793c76
 800dfec:	3dea39ef 	.word	0x3dea39ef
 800dff0:	55555555 	.word	0x55555555
 800dff4:	3fd55555 	.word	0x3fd55555
 800dff8:	df3e5244 	.word	0xdf3e5244
 800dffc:	3fc2f112 	.word	0x3fc2f112
 800e000:	96cb03de 	.word	0x96cb03de
 800e004:	3fc74664 	.word	0x3fc74664
 800e008:	94229359 	.word	0x94229359
 800e00c:	3fd24924 	.word	0x3fd24924
 800e010:	55555593 	.word	0x55555593
 800e014:	3fe55555 	.word	0x3fe55555
 800e018:	d078c69f 	.word	0xd078c69f
 800e01c:	3fc39a09 	.word	0x3fc39a09
 800e020:	1d8e78af 	.word	0x1d8e78af
 800e024:	3fcc71c5 	.word	0x3fcc71c5
 800e028:	9997fa04 	.word	0x9997fa04
 800e02c:	3fd99999 	.word	0x3fd99999
	...
 800e038:	c3500000 	.word	0xc3500000
 800e03c:	43500000 	.word	0x43500000
 800e040:	7fefffff 	.word	0x7fefffff
 800e044:	3ff00000 	.word	0x3ff00000
 800e048:	3fe00000 	.word	0x3fe00000
 800e04c:	00000000 	.word	0x00000000

0800e050 <__ieee754_pow>:
 800e050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e054:	ed2d 8b06 	vpush	{d8-d10}
 800e058:	b08d      	sub	sp, #52	; 0x34
 800e05a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800e05e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800e062:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800e066:	ea56 0100 	orrs.w	r1, r6, r0
 800e06a:	ec53 2b10 	vmov	r2, r3, d0
 800e06e:	f000 84d1 	beq.w	800ea14 <__ieee754_pow+0x9c4>
 800e072:	497f      	ldr	r1, [pc, #508]	; (800e270 <__ieee754_pow+0x220>)
 800e074:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800e078:	428c      	cmp	r4, r1
 800e07a:	ee10 8a10 	vmov	r8, s0
 800e07e:	4699      	mov	r9, r3
 800e080:	dc09      	bgt.n	800e096 <__ieee754_pow+0x46>
 800e082:	d103      	bne.n	800e08c <__ieee754_pow+0x3c>
 800e084:	b97a      	cbnz	r2, 800e0a6 <__ieee754_pow+0x56>
 800e086:	42a6      	cmp	r6, r4
 800e088:	dd02      	ble.n	800e090 <__ieee754_pow+0x40>
 800e08a:	e00c      	b.n	800e0a6 <__ieee754_pow+0x56>
 800e08c:	428e      	cmp	r6, r1
 800e08e:	dc02      	bgt.n	800e096 <__ieee754_pow+0x46>
 800e090:	428e      	cmp	r6, r1
 800e092:	d110      	bne.n	800e0b6 <__ieee754_pow+0x66>
 800e094:	b178      	cbz	r0, 800e0b6 <__ieee754_pow+0x66>
 800e096:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e09a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e09e:	ea54 0308 	orrs.w	r3, r4, r8
 800e0a2:	f000 84b7 	beq.w	800ea14 <__ieee754_pow+0x9c4>
 800e0a6:	4873      	ldr	r0, [pc, #460]	; (800e274 <__ieee754_pow+0x224>)
 800e0a8:	b00d      	add	sp, #52	; 0x34
 800e0aa:	ecbd 8b06 	vpop	{d8-d10}
 800e0ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0b2:	f001 bed5 	b.w	800fe60 <nan>
 800e0b6:	f1b9 0f00 	cmp.w	r9, #0
 800e0ba:	da36      	bge.n	800e12a <__ieee754_pow+0xda>
 800e0bc:	496e      	ldr	r1, [pc, #440]	; (800e278 <__ieee754_pow+0x228>)
 800e0be:	428e      	cmp	r6, r1
 800e0c0:	dc51      	bgt.n	800e166 <__ieee754_pow+0x116>
 800e0c2:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800e0c6:	428e      	cmp	r6, r1
 800e0c8:	f340 84af 	ble.w	800ea2a <__ieee754_pow+0x9da>
 800e0cc:	1531      	asrs	r1, r6, #20
 800e0ce:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800e0d2:	2914      	cmp	r1, #20
 800e0d4:	dd0f      	ble.n	800e0f6 <__ieee754_pow+0xa6>
 800e0d6:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800e0da:	fa20 fc01 	lsr.w	ip, r0, r1
 800e0de:	fa0c f101 	lsl.w	r1, ip, r1
 800e0e2:	4281      	cmp	r1, r0
 800e0e4:	f040 84a1 	bne.w	800ea2a <__ieee754_pow+0x9da>
 800e0e8:	f00c 0c01 	and.w	ip, ip, #1
 800e0ec:	f1cc 0102 	rsb	r1, ip, #2
 800e0f0:	9100      	str	r1, [sp, #0]
 800e0f2:	b180      	cbz	r0, 800e116 <__ieee754_pow+0xc6>
 800e0f4:	e059      	b.n	800e1aa <__ieee754_pow+0x15a>
 800e0f6:	2800      	cmp	r0, #0
 800e0f8:	d155      	bne.n	800e1a6 <__ieee754_pow+0x156>
 800e0fa:	f1c1 0114 	rsb	r1, r1, #20
 800e0fe:	fa46 fc01 	asr.w	ip, r6, r1
 800e102:	fa0c f101 	lsl.w	r1, ip, r1
 800e106:	42b1      	cmp	r1, r6
 800e108:	f040 848c 	bne.w	800ea24 <__ieee754_pow+0x9d4>
 800e10c:	f00c 0c01 	and.w	ip, ip, #1
 800e110:	f1cc 0102 	rsb	r1, ip, #2
 800e114:	9100      	str	r1, [sp, #0]
 800e116:	4959      	ldr	r1, [pc, #356]	; (800e27c <__ieee754_pow+0x22c>)
 800e118:	428e      	cmp	r6, r1
 800e11a:	d12d      	bne.n	800e178 <__ieee754_pow+0x128>
 800e11c:	2f00      	cmp	r7, #0
 800e11e:	da79      	bge.n	800e214 <__ieee754_pow+0x1c4>
 800e120:	4956      	ldr	r1, [pc, #344]	; (800e27c <__ieee754_pow+0x22c>)
 800e122:	2000      	movs	r0, #0
 800e124:	f7f2 fb92 	bl	800084c <__aeabi_ddiv>
 800e128:	e016      	b.n	800e158 <__ieee754_pow+0x108>
 800e12a:	2100      	movs	r1, #0
 800e12c:	9100      	str	r1, [sp, #0]
 800e12e:	2800      	cmp	r0, #0
 800e130:	d13b      	bne.n	800e1aa <__ieee754_pow+0x15a>
 800e132:	494f      	ldr	r1, [pc, #316]	; (800e270 <__ieee754_pow+0x220>)
 800e134:	428e      	cmp	r6, r1
 800e136:	d1ee      	bne.n	800e116 <__ieee754_pow+0xc6>
 800e138:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800e13c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e140:	ea53 0308 	orrs.w	r3, r3, r8
 800e144:	f000 8466 	beq.w	800ea14 <__ieee754_pow+0x9c4>
 800e148:	4b4d      	ldr	r3, [pc, #308]	; (800e280 <__ieee754_pow+0x230>)
 800e14a:	429c      	cmp	r4, r3
 800e14c:	dd0d      	ble.n	800e16a <__ieee754_pow+0x11a>
 800e14e:	2f00      	cmp	r7, #0
 800e150:	f280 8464 	bge.w	800ea1c <__ieee754_pow+0x9cc>
 800e154:	2000      	movs	r0, #0
 800e156:	2100      	movs	r1, #0
 800e158:	ec41 0b10 	vmov	d0, r0, r1
 800e15c:	b00d      	add	sp, #52	; 0x34
 800e15e:	ecbd 8b06 	vpop	{d8-d10}
 800e162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e166:	2102      	movs	r1, #2
 800e168:	e7e0      	b.n	800e12c <__ieee754_pow+0xdc>
 800e16a:	2f00      	cmp	r7, #0
 800e16c:	daf2      	bge.n	800e154 <__ieee754_pow+0x104>
 800e16e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800e172:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e176:	e7ef      	b.n	800e158 <__ieee754_pow+0x108>
 800e178:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800e17c:	d104      	bne.n	800e188 <__ieee754_pow+0x138>
 800e17e:	4610      	mov	r0, r2
 800e180:	4619      	mov	r1, r3
 800e182:	f7f2 fa39 	bl	80005f8 <__aeabi_dmul>
 800e186:	e7e7      	b.n	800e158 <__ieee754_pow+0x108>
 800e188:	493e      	ldr	r1, [pc, #248]	; (800e284 <__ieee754_pow+0x234>)
 800e18a:	428f      	cmp	r7, r1
 800e18c:	d10d      	bne.n	800e1aa <__ieee754_pow+0x15a>
 800e18e:	f1b9 0f00 	cmp.w	r9, #0
 800e192:	db0a      	blt.n	800e1aa <__ieee754_pow+0x15a>
 800e194:	ec43 2b10 	vmov	d0, r2, r3
 800e198:	b00d      	add	sp, #52	; 0x34
 800e19a:	ecbd 8b06 	vpop	{d8-d10}
 800e19e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1a2:	f000 be83 	b.w	800eeac <__ieee754_sqrt>
 800e1a6:	2100      	movs	r1, #0
 800e1a8:	9100      	str	r1, [sp, #0]
 800e1aa:	ec43 2b10 	vmov	d0, r2, r3
 800e1ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e1b2:	f001 fdbf 	bl	800fd34 <fabs>
 800e1b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e1ba:	ec51 0b10 	vmov	r0, r1, d0
 800e1be:	f1b8 0f00 	cmp.w	r8, #0
 800e1c2:	d12a      	bne.n	800e21a <__ieee754_pow+0x1ca>
 800e1c4:	b12c      	cbz	r4, 800e1d2 <__ieee754_pow+0x182>
 800e1c6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800e27c <__ieee754_pow+0x22c>
 800e1ca:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800e1ce:	45e6      	cmp	lr, ip
 800e1d0:	d123      	bne.n	800e21a <__ieee754_pow+0x1ca>
 800e1d2:	2f00      	cmp	r7, #0
 800e1d4:	da05      	bge.n	800e1e2 <__ieee754_pow+0x192>
 800e1d6:	4602      	mov	r2, r0
 800e1d8:	460b      	mov	r3, r1
 800e1da:	2000      	movs	r0, #0
 800e1dc:	4927      	ldr	r1, [pc, #156]	; (800e27c <__ieee754_pow+0x22c>)
 800e1de:	f7f2 fb35 	bl	800084c <__aeabi_ddiv>
 800e1e2:	f1b9 0f00 	cmp.w	r9, #0
 800e1e6:	dab7      	bge.n	800e158 <__ieee754_pow+0x108>
 800e1e8:	9b00      	ldr	r3, [sp, #0]
 800e1ea:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e1ee:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e1f2:	4323      	orrs	r3, r4
 800e1f4:	d108      	bne.n	800e208 <__ieee754_pow+0x1b8>
 800e1f6:	4602      	mov	r2, r0
 800e1f8:	460b      	mov	r3, r1
 800e1fa:	4610      	mov	r0, r2
 800e1fc:	4619      	mov	r1, r3
 800e1fe:	f7f2 f843 	bl	8000288 <__aeabi_dsub>
 800e202:	4602      	mov	r2, r0
 800e204:	460b      	mov	r3, r1
 800e206:	e78d      	b.n	800e124 <__ieee754_pow+0xd4>
 800e208:	9b00      	ldr	r3, [sp, #0]
 800e20a:	2b01      	cmp	r3, #1
 800e20c:	d1a4      	bne.n	800e158 <__ieee754_pow+0x108>
 800e20e:	4602      	mov	r2, r0
 800e210:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e214:	4610      	mov	r0, r2
 800e216:	4619      	mov	r1, r3
 800e218:	e79e      	b.n	800e158 <__ieee754_pow+0x108>
 800e21a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800e21e:	f10c 35ff 	add.w	r5, ip, #4294967295
 800e222:	950a      	str	r5, [sp, #40]	; 0x28
 800e224:	9d00      	ldr	r5, [sp, #0]
 800e226:	46ac      	mov	ip, r5
 800e228:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800e22a:	ea5c 0505 	orrs.w	r5, ip, r5
 800e22e:	d0e4      	beq.n	800e1fa <__ieee754_pow+0x1aa>
 800e230:	4b15      	ldr	r3, [pc, #84]	; (800e288 <__ieee754_pow+0x238>)
 800e232:	429e      	cmp	r6, r3
 800e234:	f340 80fc 	ble.w	800e430 <__ieee754_pow+0x3e0>
 800e238:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800e23c:	429e      	cmp	r6, r3
 800e23e:	4b10      	ldr	r3, [pc, #64]	; (800e280 <__ieee754_pow+0x230>)
 800e240:	dd07      	ble.n	800e252 <__ieee754_pow+0x202>
 800e242:	429c      	cmp	r4, r3
 800e244:	dc0a      	bgt.n	800e25c <__ieee754_pow+0x20c>
 800e246:	2f00      	cmp	r7, #0
 800e248:	da84      	bge.n	800e154 <__ieee754_pow+0x104>
 800e24a:	a307      	add	r3, pc, #28	; (adr r3, 800e268 <__ieee754_pow+0x218>)
 800e24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e250:	e795      	b.n	800e17e <__ieee754_pow+0x12e>
 800e252:	429c      	cmp	r4, r3
 800e254:	dbf7      	blt.n	800e246 <__ieee754_pow+0x1f6>
 800e256:	4b09      	ldr	r3, [pc, #36]	; (800e27c <__ieee754_pow+0x22c>)
 800e258:	429c      	cmp	r4, r3
 800e25a:	dd17      	ble.n	800e28c <__ieee754_pow+0x23c>
 800e25c:	2f00      	cmp	r7, #0
 800e25e:	dcf4      	bgt.n	800e24a <__ieee754_pow+0x1fa>
 800e260:	e778      	b.n	800e154 <__ieee754_pow+0x104>
 800e262:	bf00      	nop
 800e264:	f3af 8000 	nop.w
 800e268:	8800759c 	.word	0x8800759c
 800e26c:	7e37e43c 	.word	0x7e37e43c
 800e270:	7ff00000 	.word	0x7ff00000
 800e274:	08067a35 	.word	0x08067a35
 800e278:	433fffff 	.word	0x433fffff
 800e27c:	3ff00000 	.word	0x3ff00000
 800e280:	3fefffff 	.word	0x3fefffff
 800e284:	3fe00000 	.word	0x3fe00000
 800e288:	41e00000 	.word	0x41e00000
 800e28c:	4b64      	ldr	r3, [pc, #400]	; (800e420 <__ieee754_pow+0x3d0>)
 800e28e:	2200      	movs	r2, #0
 800e290:	f7f1 fffa 	bl	8000288 <__aeabi_dsub>
 800e294:	a356      	add	r3, pc, #344	; (adr r3, 800e3f0 <__ieee754_pow+0x3a0>)
 800e296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e29a:	4604      	mov	r4, r0
 800e29c:	460d      	mov	r5, r1
 800e29e:	f7f2 f9ab 	bl	80005f8 <__aeabi_dmul>
 800e2a2:	a355      	add	r3, pc, #340	; (adr r3, 800e3f8 <__ieee754_pow+0x3a8>)
 800e2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2a8:	4606      	mov	r6, r0
 800e2aa:	460f      	mov	r7, r1
 800e2ac:	4620      	mov	r0, r4
 800e2ae:	4629      	mov	r1, r5
 800e2b0:	f7f2 f9a2 	bl	80005f8 <__aeabi_dmul>
 800e2b4:	4b5b      	ldr	r3, [pc, #364]	; (800e424 <__ieee754_pow+0x3d4>)
 800e2b6:	4682      	mov	sl, r0
 800e2b8:	468b      	mov	fp, r1
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	4620      	mov	r0, r4
 800e2be:	4629      	mov	r1, r5
 800e2c0:	f7f2 f99a 	bl	80005f8 <__aeabi_dmul>
 800e2c4:	4602      	mov	r2, r0
 800e2c6:	460b      	mov	r3, r1
 800e2c8:	a14d      	add	r1, pc, #308	; (adr r1, 800e400 <__ieee754_pow+0x3b0>)
 800e2ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2ce:	f7f1 ffdb 	bl	8000288 <__aeabi_dsub>
 800e2d2:	4622      	mov	r2, r4
 800e2d4:	462b      	mov	r3, r5
 800e2d6:	f7f2 f98f 	bl	80005f8 <__aeabi_dmul>
 800e2da:	4602      	mov	r2, r0
 800e2dc:	460b      	mov	r3, r1
 800e2de:	2000      	movs	r0, #0
 800e2e0:	4951      	ldr	r1, [pc, #324]	; (800e428 <__ieee754_pow+0x3d8>)
 800e2e2:	f7f1 ffd1 	bl	8000288 <__aeabi_dsub>
 800e2e6:	4622      	mov	r2, r4
 800e2e8:	4680      	mov	r8, r0
 800e2ea:	4689      	mov	r9, r1
 800e2ec:	462b      	mov	r3, r5
 800e2ee:	4620      	mov	r0, r4
 800e2f0:	4629      	mov	r1, r5
 800e2f2:	f7f2 f981 	bl	80005f8 <__aeabi_dmul>
 800e2f6:	4602      	mov	r2, r0
 800e2f8:	460b      	mov	r3, r1
 800e2fa:	4640      	mov	r0, r8
 800e2fc:	4649      	mov	r1, r9
 800e2fe:	f7f2 f97b 	bl	80005f8 <__aeabi_dmul>
 800e302:	a341      	add	r3, pc, #260	; (adr r3, 800e408 <__ieee754_pow+0x3b8>)
 800e304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e308:	f7f2 f976 	bl	80005f8 <__aeabi_dmul>
 800e30c:	4602      	mov	r2, r0
 800e30e:	460b      	mov	r3, r1
 800e310:	4650      	mov	r0, sl
 800e312:	4659      	mov	r1, fp
 800e314:	f7f1 ffb8 	bl	8000288 <__aeabi_dsub>
 800e318:	4602      	mov	r2, r0
 800e31a:	460b      	mov	r3, r1
 800e31c:	4680      	mov	r8, r0
 800e31e:	4689      	mov	r9, r1
 800e320:	4630      	mov	r0, r6
 800e322:	4639      	mov	r1, r7
 800e324:	f7f1 ffb2 	bl	800028c <__adddf3>
 800e328:	2400      	movs	r4, #0
 800e32a:	4632      	mov	r2, r6
 800e32c:	463b      	mov	r3, r7
 800e32e:	4620      	mov	r0, r4
 800e330:	460d      	mov	r5, r1
 800e332:	f7f1 ffa9 	bl	8000288 <__aeabi_dsub>
 800e336:	4602      	mov	r2, r0
 800e338:	460b      	mov	r3, r1
 800e33a:	4640      	mov	r0, r8
 800e33c:	4649      	mov	r1, r9
 800e33e:	f7f1 ffa3 	bl	8000288 <__aeabi_dsub>
 800e342:	9b00      	ldr	r3, [sp, #0]
 800e344:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e346:	3b01      	subs	r3, #1
 800e348:	4313      	orrs	r3, r2
 800e34a:	4682      	mov	sl, r0
 800e34c:	468b      	mov	fp, r1
 800e34e:	f040 81f1 	bne.w	800e734 <__ieee754_pow+0x6e4>
 800e352:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800e410 <__ieee754_pow+0x3c0>
 800e356:	eeb0 8a47 	vmov.f32	s16, s14
 800e35a:	eef0 8a67 	vmov.f32	s17, s15
 800e35e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e362:	2600      	movs	r6, #0
 800e364:	4632      	mov	r2, r6
 800e366:	463b      	mov	r3, r7
 800e368:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e36c:	f7f1 ff8c 	bl	8000288 <__aeabi_dsub>
 800e370:	4622      	mov	r2, r4
 800e372:	462b      	mov	r3, r5
 800e374:	f7f2 f940 	bl	80005f8 <__aeabi_dmul>
 800e378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e37c:	4680      	mov	r8, r0
 800e37e:	4689      	mov	r9, r1
 800e380:	4650      	mov	r0, sl
 800e382:	4659      	mov	r1, fp
 800e384:	f7f2 f938 	bl	80005f8 <__aeabi_dmul>
 800e388:	4602      	mov	r2, r0
 800e38a:	460b      	mov	r3, r1
 800e38c:	4640      	mov	r0, r8
 800e38e:	4649      	mov	r1, r9
 800e390:	f7f1 ff7c 	bl	800028c <__adddf3>
 800e394:	4632      	mov	r2, r6
 800e396:	463b      	mov	r3, r7
 800e398:	4680      	mov	r8, r0
 800e39a:	4689      	mov	r9, r1
 800e39c:	4620      	mov	r0, r4
 800e39e:	4629      	mov	r1, r5
 800e3a0:	f7f2 f92a 	bl	80005f8 <__aeabi_dmul>
 800e3a4:	460b      	mov	r3, r1
 800e3a6:	4604      	mov	r4, r0
 800e3a8:	460d      	mov	r5, r1
 800e3aa:	4602      	mov	r2, r0
 800e3ac:	4649      	mov	r1, r9
 800e3ae:	4640      	mov	r0, r8
 800e3b0:	f7f1 ff6c 	bl	800028c <__adddf3>
 800e3b4:	4b1d      	ldr	r3, [pc, #116]	; (800e42c <__ieee754_pow+0x3dc>)
 800e3b6:	4299      	cmp	r1, r3
 800e3b8:	ec45 4b19 	vmov	d9, r4, r5
 800e3bc:	4606      	mov	r6, r0
 800e3be:	460f      	mov	r7, r1
 800e3c0:	468b      	mov	fp, r1
 800e3c2:	f340 82fe 	ble.w	800e9c2 <__ieee754_pow+0x972>
 800e3c6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800e3ca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800e3ce:	4303      	orrs	r3, r0
 800e3d0:	f000 81f0 	beq.w	800e7b4 <__ieee754_pow+0x764>
 800e3d4:	a310      	add	r3, pc, #64	; (adr r3, 800e418 <__ieee754_pow+0x3c8>)
 800e3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3da:	ec51 0b18 	vmov	r0, r1, d8
 800e3de:	f7f2 f90b 	bl	80005f8 <__aeabi_dmul>
 800e3e2:	a30d      	add	r3, pc, #52	; (adr r3, 800e418 <__ieee754_pow+0x3c8>)
 800e3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3e8:	e6cb      	b.n	800e182 <__ieee754_pow+0x132>
 800e3ea:	bf00      	nop
 800e3ec:	f3af 8000 	nop.w
 800e3f0:	60000000 	.word	0x60000000
 800e3f4:	3ff71547 	.word	0x3ff71547
 800e3f8:	f85ddf44 	.word	0xf85ddf44
 800e3fc:	3e54ae0b 	.word	0x3e54ae0b
 800e400:	55555555 	.word	0x55555555
 800e404:	3fd55555 	.word	0x3fd55555
 800e408:	652b82fe 	.word	0x652b82fe
 800e40c:	3ff71547 	.word	0x3ff71547
 800e410:	00000000 	.word	0x00000000
 800e414:	bff00000 	.word	0xbff00000
 800e418:	8800759c 	.word	0x8800759c
 800e41c:	7e37e43c 	.word	0x7e37e43c
 800e420:	3ff00000 	.word	0x3ff00000
 800e424:	3fd00000 	.word	0x3fd00000
 800e428:	3fe00000 	.word	0x3fe00000
 800e42c:	408fffff 	.word	0x408fffff
 800e430:	4bd7      	ldr	r3, [pc, #860]	; (800e790 <__ieee754_pow+0x740>)
 800e432:	ea03 0309 	and.w	r3, r3, r9
 800e436:	2200      	movs	r2, #0
 800e438:	b92b      	cbnz	r3, 800e446 <__ieee754_pow+0x3f6>
 800e43a:	4bd6      	ldr	r3, [pc, #856]	; (800e794 <__ieee754_pow+0x744>)
 800e43c:	f7f2 f8dc 	bl	80005f8 <__aeabi_dmul>
 800e440:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800e444:	460c      	mov	r4, r1
 800e446:	1523      	asrs	r3, r4, #20
 800e448:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e44c:	4413      	add	r3, r2
 800e44e:	9309      	str	r3, [sp, #36]	; 0x24
 800e450:	4bd1      	ldr	r3, [pc, #836]	; (800e798 <__ieee754_pow+0x748>)
 800e452:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e456:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800e45a:	429c      	cmp	r4, r3
 800e45c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800e460:	dd08      	ble.n	800e474 <__ieee754_pow+0x424>
 800e462:	4bce      	ldr	r3, [pc, #824]	; (800e79c <__ieee754_pow+0x74c>)
 800e464:	429c      	cmp	r4, r3
 800e466:	f340 8163 	ble.w	800e730 <__ieee754_pow+0x6e0>
 800e46a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e46c:	3301      	adds	r3, #1
 800e46e:	9309      	str	r3, [sp, #36]	; 0x24
 800e470:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800e474:	2400      	movs	r4, #0
 800e476:	00e3      	lsls	r3, r4, #3
 800e478:	930b      	str	r3, [sp, #44]	; 0x2c
 800e47a:	4bc9      	ldr	r3, [pc, #804]	; (800e7a0 <__ieee754_pow+0x750>)
 800e47c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e480:	ed93 7b00 	vldr	d7, [r3]
 800e484:	4629      	mov	r1, r5
 800e486:	ec53 2b17 	vmov	r2, r3, d7
 800e48a:	eeb0 8a47 	vmov.f32	s16, s14
 800e48e:	eef0 8a67 	vmov.f32	s17, s15
 800e492:	4682      	mov	sl, r0
 800e494:	f7f1 fef8 	bl	8000288 <__aeabi_dsub>
 800e498:	4652      	mov	r2, sl
 800e49a:	4606      	mov	r6, r0
 800e49c:	460f      	mov	r7, r1
 800e49e:	462b      	mov	r3, r5
 800e4a0:	ec51 0b18 	vmov	r0, r1, d8
 800e4a4:	f7f1 fef2 	bl	800028c <__adddf3>
 800e4a8:	4602      	mov	r2, r0
 800e4aa:	460b      	mov	r3, r1
 800e4ac:	2000      	movs	r0, #0
 800e4ae:	49bd      	ldr	r1, [pc, #756]	; (800e7a4 <__ieee754_pow+0x754>)
 800e4b0:	f7f2 f9cc 	bl	800084c <__aeabi_ddiv>
 800e4b4:	ec41 0b19 	vmov	d9, r0, r1
 800e4b8:	4602      	mov	r2, r0
 800e4ba:	460b      	mov	r3, r1
 800e4bc:	4630      	mov	r0, r6
 800e4be:	4639      	mov	r1, r7
 800e4c0:	f7f2 f89a 	bl	80005f8 <__aeabi_dmul>
 800e4c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e4c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e4cc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e4d0:	2300      	movs	r3, #0
 800e4d2:	9304      	str	r3, [sp, #16]
 800e4d4:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800e4d8:	46ab      	mov	fp, r5
 800e4da:	106d      	asrs	r5, r5, #1
 800e4dc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800e4e0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800e4e4:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	4640      	mov	r0, r8
 800e4ec:	4649      	mov	r1, r9
 800e4ee:	4614      	mov	r4, r2
 800e4f0:	461d      	mov	r5, r3
 800e4f2:	f7f2 f881 	bl	80005f8 <__aeabi_dmul>
 800e4f6:	4602      	mov	r2, r0
 800e4f8:	460b      	mov	r3, r1
 800e4fa:	4630      	mov	r0, r6
 800e4fc:	4639      	mov	r1, r7
 800e4fe:	f7f1 fec3 	bl	8000288 <__aeabi_dsub>
 800e502:	ec53 2b18 	vmov	r2, r3, d8
 800e506:	4606      	mov	r6, r0
 800e508:	460f      	mov	r7, r1
 800e50a:	4620      	mov	r0, r4
 800e50c:	4629      	mov	r1, r5
 800e50e:	f7f1 febb 	bl	8000288 <__aeabi_dsub>
 800e512:	4602      	mov	r2, r0
 800e514:	460b      	mov	r3, r1
 800e516:	4650      	mov	r0, sl
 800e518:	4659      	mov	r1, fp
 800e51a:	f7f1 feb5 	bl	8000288 <__aeabi_dsub>
 800e51e:	4642      	mov	r2, r8
 800e520:	464b      	mov	r3, r9
 800e522:	f7f2 f869 	bl	80005f8 <__aeabi_dmul>
 800e526:	4602      	mov	r2, r0
 800e528:	460b      	mov	r3, r1
 800e52a:	4630      	mov	r0, r6
 800e52c:	4639      	mov	r1, r7
 800e52e:	f7f1 feab 	bl	8000288 <__aeabi_dsub>
 800e532:	ec53 2b19 	vmov	r2, r3, d9
 800e536:	f7f2 f85f 	bl	80005f8 <__aeabi_dmul>
 800e53a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e53e:	ec41 0b18 	vmov	d8, r0, r1
 800e542:	4610      	mov	r0, r2
 800e544:	4619      	mov	r1, r3
 800e546:	f7f2 f857 	bl	80005f8 <__aeabi_dmul>
 800e54a:	a37d      	add	r3, pc, #500	; (adr r3, 800e740 <__ieee754_pow+0x6f0>)
 800e54c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e550:	4604      	mov	r4, r0
 800e552:	460d      	mov	r5, r1
 800e554:	f7f2 f850 	bl	80005f8 <__aeabi_dmul>
 800e558:	a37b      	add	r3, pc, #492	; (adr r3, 800e748 <__ieee754_pow+0x6f8>)
 800e55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e55e:	f7f1 fe95 	bl	800028c <__adddf3>
 800e562:	4622      	mov	r2, r4
 800e564:	462b      	mov	r3, r5
 800e566:	f7f2 f847 	bl	80005f8 <__aeabi_dmul>
 800e56a:	a379      	add	r3, pc, #484	; (adr r3, 800e750 <__ieee754_pow+0x700>)
 800e56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e570:	f7f1 fe8c 	bl	800028c <__adddf3>
 800e574:	4622      	mov	r2, r4
 800e576:	462b      	mov	r3, r5
 800e578:	f7f2 f83e 	bl	80005f8 <__aeabi_dmul>
 800e57c:	a376      	add	r3, pc, #472	; (adr r3, 800e758 <__ieee754_pow+0x708>)
 800e57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e582:	f7f1 fe83 	bl	800028c <__adddf3>
 800e586:	4622      	mov	r2, r4
 800e588:	462b      	mov	r3, r5
 800e58a:	f7f2 f835 	bl	80005f8 <__aeabi_dmul>
 800e58e:	a374      	add	r3, pc, #464	; (adr r3, 800e760 <__ieee754_pow+0x710>)
 800e590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e594:	f7f1 fe7a 	bl	800028c <__adddf3>
 800e598:	4622      	mov	r2, r4
 800e59a:	462b      	mov	r3, r5
 800e59c:	f7f2 f82c 	bl	80005f8 <__aeabi_dmul>
 800e5a0:	a371      	add	r3, pc, #452	; (adr r3, 800e768 <__ieee754_pow+0x718>)
 800e5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5a6:	f7f1 fe71 	bl	800028c <__adddf3>
 800e5aa:	4622      	mov	r2, r4
 800e5ac:	4606      	mov	r6, r0
 800e5ae:	460f      	mov	r7, r1
 800e5b0:	462b      	mov	r3, r5
 800e5b2:	4620      	mov	r0, r4
 800e5b4:	4629      	mov	r1, r5
 800e5b6:	f7f2 f81f 	bl	80005f8 <__aeabi_dmul>
 800e5ba:	4602      	mov	r2, r0
 800e5bc:	460b      	mov	r3, r1
 800e5be:	4630      	mov	r0, r6
 800e5c0:	4639      	mov	r1, r7
 800e5c2:	f7f2 f819 	bl	80005f8 <__aeabi_dmul>
 800e5c6:	4642      	mov	r2, r8
 800e5c8:	4604      	mov	r4, r0
 800e5ca:	460d      	mov	r5, r1
 800e5cc:	464b      	mov	r3, r9
 800e5ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e5d2:	f7f1 fe5b 	bl	800028c <__adddf3>
 800e5d6:	ec53 2b18 	vmov	r2, r3, d8
 800e5da:	f7f2 f80d 	bl	80005f8 <__aeabi_dmul>
 800e5de:	4622      	mov	r2, r4
 800e5e0:	462b      	mov	r3, r5
 800e5e2:	f7f1 fe53 	bl	800028c <__adddf3>
 800e5e6:	4642      	mov	r2, r8
 800e5e8:	4682      	mov	sl, r0
 800e5ea:	468b      	mov	fp, r1
 800e5ec:	464b      	mov	r3, r9
 800e5ee:	4640      	mov	r0, r8
 800e5f0:	4649      	mov	r1, r9
 800e5f2:	f7f2 f801 	bl	80005f8 <__aeabi_dmul>
 800e5f6:	4b6c      	ldr	r3, [pc, #432]	; (800e7a8 <__ieee754_pow+0x758>)
 800e5f8:	2200      	movs	r2, #0
 800e5fa:	4606      	mov	r6, r0
 800e5fc:	460f      	mov	r7, r1
 800e5fe:	f7f1 fe45 	bl	800028c <__adddf3>
 800e602:	4652      	mov	r2, sl
 800e604:	465b      	mov	r3, fp
 800e606:	f7f1 fe41 	bl	800028c <__adddf3>
 800e60a:	9c04      	ldr	r4, [sp, #16]
 800e60c:	460d      	mov	r5, r1
 800e60e:	4622      	mov	r2, r4
 800e610:	460b      	mov	r3, r1
 800e612:	4640      	mov	r0, r8
 800e614:	4649      	mov	r1, r9
 800e616:	f7f1 ffef 	bl	80005f8 <__aeabi_dmul>
 800e61a:	4b63      	ldr	r3, [pc, #396]	; (800e7a8 <__ieee754_pow+0x758>)
 800e61c:	4680      	mov	r8, r0
 800e61e:	4689      	mov	r9, r1
 800e620:	2200      	movs	r2, #0
 800e622:	4620      	mov	r0, r4
 800e624:	4629      	mov	r1, r5
 800e626:	f7f1 fe2f 	bl	8000288 <__aeabi_dsub>
 800e62a:	4632      	mov	r2, r6
 800e62c:	463b      	mov	r3, r7
 800e62e:	f7f1 fe2b 	bl	8000288 <__aeabi_dsub>
 800e632:	4602      	mov	r2, r0
 800e634:	460b      	mov	r3, r1
 800e636:	4650      	mov	r0, sl
 800e638:	4659      	mov	r1, fp
 800e63a:	f7f1 fe25 	bl	8000288 <__aeabi_dsub>
 800e63e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e642:	f7f1 ffd9 	bl	80005f8 <__aeabi_dmul>
 800e646:	4622      	mov	r2, r4
 800e648:	4606      	mov	r6, r0
 800e64a:	460f      	mov	r7, r1
 800e64c:	462b      	mov	r3, r5
 800e64e:	ec51 0b18 	vmov	r0, r1, d8
 800e652:	f7f1 ffd1 	bl	80005f8 <__aeabi_dmul>
 800e656:	4602      	mov	r2, r0
 800e658:	460b      	mov	r3, r1
 800e65a:	4630      	mov	r0, r6
 800e65c:	4639      	mov	r1, r7
 800e65e:	f7f1 fe15 	bl	800028c <__adddf3>
 800e662:	4606      	mov	r6, r0
 800e664:	460f      	mov	r7, r1
 800e666:	4602      	mov	r2, r0
 800e668:	460b      	mov	r3, r1
 800e66a:	4640      	mov	r0, r8
 800e66c:	4649      	mov	r1, r9
 800e66e:	f7f1 fe0d 	bl	800028c <__adddf3>
 800e672:	9c04      	ldr	r4, [sp, #16]
 800e674:	a33e      	add	r3, pc, #248	; (adr r3, 800e770 <__ieee754_pow+0x720>)
 800e676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e67a:	4620      	mov	r0, r4
 800e67c:	460d      	mov	r5, r1
 800e67e:	f7f1 ffbb 	bl	80005f8 <__aeabi_dmul>
 800e682:	4642      	mov	r2, r8
 800e684:	ec41 0b18 	vmov	d8, r0, r1
 800e688:	464b      	mov	r3, r9
 800e68a:	4620      	mov	r0, r4
 800e68c:	4629      	mov	r1, r5
 800e68e:	f7f1 fdfb 	bl	8000288 <__aeabi_dsub>
 800e692:	4602      	mov	r2, r0
 800e694:	460b      	mov	r3, r1
 800e696:	4630      	mov	r0, r6
 800e698:	4639      	mov	r1, r7
 800e69a:	f7f1 fdf5 	bl	8000288 <__aeabi_dsub>
 800e69e:	a336      	add	r3, pc, #216	; (adr r3, 800e778 <__ieee754_pow+0x728>)
 800e6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6a4:	f7f1 ffa8 	bl	80005f8 <__aeabi_dmul>
 800e6a8:	a335      	add	r3, pc, #212	; (adr r3, 800e780 <__ieee754_pow+0x730>)
 800e6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6ae:	4606      	mov	r6, r0
 800e6b0:	460f      	mov	r7, r1
 800e6b2:	4620      	mov	r0, r4
 800e6b4:	4629      	mov	r1, r5
 800e6b6:	f7f1 ff9f 	bl	80005f8 <__aeabi_dmul>
 800e6ba:	4602      	mov	r2, r0
 800e6bc:	460b      	mov	r3, r1
 800e6be:	4630      	mov	r0, r6
 800e6c0:	4639      	mov	r1, r7
 800e6c2:	f7f1 fde3 	bl	800028c <__adddf3>
 800e6c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e6c8:	4b38      	ldr	r3, [pc, #224]	; (800e7ac <__ieee754_pow+0x75c>)
 800e6ca:	4413      	add	r3, r2
 800e6cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6d0:	f7f1 fddc 	bl	800028c <__adddf3>
 800e6d4:	4682      	mov	sl, r0
 800e6d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e6d8:	468b      	mov	fp, r1
 800e6da:	f7f1 ff23 	bl	8000524 <__aeabi_i2d>
 800e6de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e6e0:	4b33      	ldr	r3, [pc, #204]	; (800e7b0 <__ieee754_pow+0x760>)
 800e6e2:	4413      	add	r3, r2
 800e6e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e6e8:	4606      	mov	r6, r0
 800e6ea:	460f      	mov	r7, r1
 800e6ec:	4652      	mov	r2, sl
 800e6ee:	465b      	mov	r3, fp
 800e6f0:	ec51 0b18 	vmov	r0, r1, d8
 800e6f4:	f7f1 fdca 	bl	800028c <__adddf3>
 800e6f8:	4642      	mov	r2, r8
 800e6fa:	464b      	mov	r3, r9
 800e6fc:	f7f1 fdc6 	bl	800028c <__adddf3>
 800e700:	4632      	mov	r2, r6
 800e702:	463b      	mov	r3, r7
 800e704:	f7f1 fdc2 	bl	800028c <__adddf3>
 800e708:	9c04      	ldr	r4, [sp, #16]
 800e70a:	4632      	mov	r2, r6
 800e70c:	463b      	mov	r3, r7
 800e70e:	4620      	mov	r0, r4
 800e710:	460d      	mov	r5, r1
 800e712:	f7f1 fdb9 	bl	8000288 <__aeabi_dsub>
 800e716:	4642      	mov	r2, r8
 800e718:	464b      	mov	r3, r9
 800e71a:	f7f1 fdb5 	bl	8000288 <__aeabi_dsub>
 800e71e:	ec53 2b18 	vmov	r2, r3, d8
 800e722:	f7f1 fdb1 	bl	8000288 <__aeabi_dsub>
 800e726:	4602      	mov	r2, r0
 800e728:	460b      	mov	r3, r1
 800e72a:	4650      	mov	r0, sl
 800e72c:	4659      	mov	r1, fp
 800e72e:	e606      	b.n	800e33e <__ieee754_pow+0x2ee>
 800e730:	2401      	movs	r4, #1
 800e732:	e6a0      	b.n	800e476 <__ieee754_pow+0x426>
 800e734:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800e788 <__ieee754_pow+0x738>
 800e738:	e60d      	b.n	800e356 <__ieee754_pow+0x306>
 800e73a:	bf00      	nop
 800e73c:	f3af 8000 	nop.w
 800e740:	4a454eef 	.word	0x4a454eef
 800e744:	3fca7e28 	.word	0x3fca7e28
 800e748:	93c9db65 	.word	0x93c9db65
 800e74c:	3fcd864a 	.word	0x3fcd864a
 800e750:	a91d4101 	.word	0xa91d4101
 800e754:	3fd17460 	.word	0x3fd17460
 800e758:	518f264d 	.word	0x518f264d
 800e75c:	3fd55555 	.word	0x3fd55555
 800e760:	db6fabff 	.word	0xdb6fabff
 800e764:	3fdb6db6 	.word	0x3fdb6db6
 800e768:	33333303 	.word	0x33333303
 800e76c:	3fe33333 	.word	0x3fe33333
 800e770:	e0000000 	.word	0xe0000000
 800e774:	3feec709 	.word	0x3feec709
 800e778:	dc3a03fd 	.word	0xdc3a03fd
 800e77c:	3feec709 	.word	0x3feec709
 800e780:	145b01f5 	.word	0x145b01f5
 800e784:	be3e2fe0 	.word	0xbe3e2fe0
 800e788:	00000000 	.word	0x00000000
 800e78c:	3ff00000 	.word	0x3ff00000
 800e790:	7ff00000 	.word	0x7ff00000
 800e794:	43400000 	.word	0x43400000
 800e798:	0003988e 	.word	0x0003988e
 800e79c:	000bb679 	.word	0x000bb679
 800e7a0:	08067800 	.word	0x08067800
 800e7a4:	3ff00000 	.word	0x3ff00000
 800e7a8:	40080000 	.word	0x40080000
 800e7ac:	08067820 	.word	0x08067820
 800e7b0:	08067810 	.word	0x08067810
 800e7b4:	a3b5      	add	r3, pc, #724	; (adr r3, 800ea8c <__ieee754_pow+0xa3c>)
 800e7b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7ba:	4640      	mov	r0, r8
 800e7bc:	4649      	mov	r1, r9
 800e7be:	f7f1 fd65 	bl	800028c <__adddf3>
 800e7c2:	4622      	mov	r2, r4
 800e7c4:	ec41 0b1a 	vmov	d10, r0, r1
 800e7c8:	462b      	mov	r3, r5
 800e7ca:	4630      	mov	r0, r6
 800e7cc:	4639      	mov	r1, r7
 800e7ce:	f7f1 fd5b 	bl	8000288 <__aeabi_dsub>
 800e7d2:	4602      	mov	r2, r0
 800e7d4:	460b      	mov	r3, r1
 800e7d6:	ec51 0b1a 	vmov	r0, r1, d10
 800e7da:	f7f2 f99d 	bl	8000b18 <__aeabi_dcmpgt>
 800e7de:	2800      	cmp	r0, #0
 800e7e0:	f47f adf8 	bne.w	800e3d4 <__ieee754_pow+0x384>
 800e7e4:	4aa4      	ldr	r2, [pc, #656]	; (800ea78 <__ieee754_pow+0xa28>)
 800e7e6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e7ea:	4293      	cmp	r3, r2
 800e7ec:	f340 810b 	ble.w	800ea06 <__ieee754_pow+0x9b6>
 800e7f0:	151b      	asrs	r3, r3, #20
 800e7f2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800e7f6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800e7fa:	fa4a f303 	asr.w	r3, sl, r3
 800e7fe:	445b      	add	r3, fp
 800e800:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800e804:	4e9d      	ldr	r6, [pc, #628]	; (800ea7c <__ieee754_pow+0xa2c>)
 800e806:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800e80a:	4116      	asrs	r6, r2
 800e80c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800e810:	2000      	movs	r0, #0
 800e812:	ea23 0106 	bic.w	r1, r3, r6
 800e816:	f1c2 0214 	rsb	r2, r2, #20
 800e81a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800e81e:	fa4a fa02 	asr.w	sl, sl, r2
 800e822:	f1bb 0f00 	cmp.w	fp, #0
 800e826:	4602      	mov	r2, r0
 800e828:	460b      	mov	r3, r1
 800e82a:	4620      	mov	r0, r4
 800e82c:	4629      	mov	r1, r5
 800e82e:	bfb8      	it	lt
 800e830:	f1ca 0a00 	rsblt	sl, sl, #0
 800e834:	f7f1 fd28 	bl	8000288 <__aeabi_dsub>
 800e838:	ec41 0b19 	vmov	d9, r0, r1
 800e83c:	4642      	mov	r2, r8
 800e83e:	464b      	mov	r3, r9
 800e840:	ec51 0b19 	vmov	r0, r1, d9
 800e844:	f7f1 fd22 	bl	800028c <__adddf3>
 800e848:	2400      	movs	r4, #0
 800e84a:	a379      	add	r3, pc, #484	; (adr r3, 800ea30 <__ieee754_pow+0x9e0>)
 800e84c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e850:	4620      	mov	r0, r4
 800e852:	460d      	mov	r5, r1
 800e854:	f7f1 fed0 	bl	80005f8 <__aeabi_dmul>
 800e858:	ec53 2b19 	vmov	r2, r3, d9
 800e85c:	4606      	mov	r6, r0
 800e85e:	460f      	mov	r7, r1
 800e860:	4620      	mov	r0, r4
 800e862:	4629      	mov	r1, r5
 800e864:	f7f1 fd10 	bl	8000288 <__aeabi_dsub>
 800e868:	4602      	mov	r2, r0
 800e86a:	460b      	mov	r3, r1
 800e86c:	4640      	mov	r0, r8
 800e86e:	4649      	mov	r1, r9
 800e870:	f7f1 fd0a 	bl	8000288 <__aeabi_dsub>
 800e874:	a370      	add	r3, pc, #448	; (adr r3, 800ea38 <__ieee754_pow+0x9e8>)
 800e876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e87a:	f7f1 febd 	bl	80005f8 <__aeabi_dmul>
 800e87e:	a370      	add	r3, pc, #448	; (adr r3, 800ea40 <__ieee754_pow+0x9f0>)
 800e880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e884:	4680      	mov	r8, r0
 800e886:	4689      	mov	r9, r1
 800e888:	4620      	mov	r0, r4
 800e88a:	4629      	mov	r1, r5
 800e88c:	f7f1 feb4 	bl	80005f8 <__aeabi_dmul>
 800e890:	4602      	mov	r2, r0
 800e892:	460b      	mov	r3, r1
 800e894:	4640      	mov	r0, r8
 800e896:	4649      	mov	r1, r9
 800e898:	f7f1 fcf8 	bl	800028c <__adddf3>
 800e89c:	4604      	mov	r4, r0
 800e89e:	460d      	mov	r5, r1
 800e8a0:	4602      	mov	r2, r0
 800e8a2:	460b      	mov	r3, r1
 800e8a4:	4630      	mov	r0, r6
 800e8a6:	4639      	mov	r1, r7
 800e8a8:	f7f1 fcf0 	bl	800028c <__adddf3>
 800e8ac:	4632      	mov	r2, r6
 800e8ae:	463b      	mov	r3, r7
 800e8b0:	4680      	mov	r8, r0
 800e8b2:	4689      	mov	r9, r1
 800e8b4:	f7f1 fce8 	bl	8000288 <__aeabi_dsub>
 800e8b8:	4602      	mov	r2, r0
 800e8ba:	460b      	mov	r3, r1
 800e8bc:	4620      	mov	r0, r4
 800e8be:	4629      	mov	r1, r5
 800e8c0:	f7f1 fce2 	bl	8000288 <__aeabi_dsub>
 800e8c4:	4642      	mov	r2, r8
 800e8c6:	4606      	mov	r6, r0
 800e8c8:	460f      	mov	r7, r1
 800e8ca:	464b      	mov	r3, r9
 800e8cc:	4640      	mov	r0, r8
 800e8ce:	4649      	mov	r1, r9
 800e8d0:	f7f1 fe92 	bl	80005f8 <__aeabi_dmul>
 800e8d4:	a35c      	add	r3, pc, #368	; (adr r3, 800ea48 <__ieee754_pow+0x9f8>)
 800e8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8da:	4604      	mov	r4, r0
 800e8dc:	460d      	mov	r5, r1
 800e8de:	f7f1 fe8b 	bl	80005f8 <__aeabi_dmul>
 800e8e2:	a35b      	add	r3, pc, #364	; (adr r3, 800ea50 <__ieee754_pow+0xa00>)
 800e8e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8e8:	f7f1 fcce 	bl	8000288 <__aeabi_dsub>
 800e8ec:	4622      	mov	r2, r4
 800e8ee:	462b      	mov	r3, r5
 800e8f0:	f7f1 fe82 	bl	80005f8 <__aeabi_dmul>
 800e8f4:	a358      	add	r3, pc, #352	; (adr r3, 800ea58 <__ieee754_pow+0xa08>)
 800e8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8fa:	f7f1 fcc7 	bl	800028c <__adddf3>
 800e8fe:	4622      	mov	r2, r4
 800e900:	462b      	mov	r3, r5
 800e902:	f7f1 fe79 	bl	80005f8 <__aeabi_dmul>
 800e906:	a356      	add	r3, pc, #344	; (adr r3, 800ea60 <__ieee754_pow+0xa10>)
 800e908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e90c:	f7f1 fcbc 	bl	8000288 <__aeabi_dsub>
 800e910:	4622      	mov	r2, r4
 800e912:	462b      	mov	r3, r5
 800e914:	f7f1 fe70 	bl	80005f8 <__aeabi_dmul>
 800e918:	a353      	add	r3, pc, #332	; (adr r3, 800ea68 <__ieee754_pow+0xa18>)
 800e91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e91e:	f7f1 fcb5 	bl	800028c <__adddf3>
 800e922:	4622      	mov	r2, r4
 800e924:	462b      	mov	r3, r5
 800e926:	f7f1 fe67 	bl	80005f8 <__aeabi_dmul>
 800e92a:	4602      	mov	r2, r0
 800e92c:	460b      	mov	r3, r1
 800e92e:	4640      	mov	r0, r8
 800e930:	4649      	mov	r1, r9
 800e932:	f7f1 fca9 	bl	8000288 <__aeabi_dsub>
 800e936:	4604      	mov	r4, r0
 800e938:	460d      	mov	r5, r1
 800e93a:	4602      	mov	r2, r0
 800e93c:	460b      	mov	r3, r1
 800e93e:	4640      	mov	r0, r8
 800e940:	4649      	mov	r1, r9
 800e942:	f7f1 fe59 	bl	80005f8 <__aeabi_dmul>
 800e946:	2200      	movs	r2, #0
 800e948:	ec41 0b19 	vmov	d9, r0, r1
 800e94c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e950:	4620      	mov	r0, r4
 800e952:	4629      	mov	r1, r5
 800e954:	f7f1 fc98 	bl	8000288 <__aeabi_dsub>
 800e958:	4602      	mov	r2, r0
 800e95a:	460b      	mov	r3, r1
 800e95c:	ec51 0b19 	vmov	r0, r1, d9
 800e960:	f7f1 ff74 	bl	800084c <__aeabi_ddiv>
 800e964:	4632      	mov	r2, r6
 800e966:	4604      	mov	r4, r0
 800e968:	460d      	mov	r5, r1
 800e96a:	463b      	mov	r3, r7
 800e96c:	4640      	mov	r0, r8
 800e96e:	4649      	mov	r1, r9
 800e970:	f7f1 fe42 	bl	80005f8 <__aeabi_dmul>
 800e974:	4632      	mov	r2, r6
 800e976:	463b      	mov	r3, r7
 800e978:	f7f1 fc88 	bl	800028c <__adddf3>
 800e97c:	4602      	mov	r2, r0
 800e97e:	460b      	mov	r3, r1
 800e980:	4620      	mov	r0, r4
 800e982:	4629      	mov	r1, r5
 800e984:	f7f1 fc80 	bl	8000288 <__aeabi_dsub>
 800e988:	4642      	mov	r2, r8
 800e98a:	464b      	mov	r3, r9
 800e98c:	f7f1 fc7c 	bl	8000288 <__aeabi_dsub>
 800e990:	460b      	mov	r3, r1
 800e992:	4602      	mov	r2, r0
 800e994:	493a      	ldr	r1, [pc, #232]	; (800ea80 <__ieee754_pow+0xa30>)
 800e996:	2000      	movs	r0, #0
 800e998:	f7f1 fc76 	bl	8000288 <__aeabi_dsub>
 800e99c:	e9cd 0100 	strd	r0, r1, [sp]
 800e9a0:	9b01      	ldr	r3, [sp, #4]
 800e9a2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800e9a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e9aa:	da2f      	bge.n	800ea0c <__ieee754_pow+0x9bc>
 800e9ac:	4650      	mov	r0, sl
 800e9ae:	ed9d 0b00 	vldr	d0, [sp]
 800e9b2:	f001 fae9 	bl	800ff88 <scalbn>
 800e9b6:	ec51 0b10 	vmov	r0, r1, d0
 800e9ba:	ec53 2b18 	vmov	r2, r3, d8
 800e9be:	f7ff bbe0 	b.w	800e182 <__ieee754_pow+0x132>
 800e9c2:	4b30      	ldr	r3, [pc, #192]	; (800ea84 <__ieee754_pow+0xa34>)
 800e9c4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800e9c8:	429e      	cmp	r6, r3
 800e9ca:	f77f af0b 	ble.w	800e7e4 <__ieee754_pow+0x794>
 800e9ce:	4b2e      	ldr	r3, [pc, #184]	; (800ea88 <__ieee754_pow+0xa38>)
 800e9d0:	440b      	add	r3, r1
 800e9d2:	4303      	orrs	r3, r0
 800e9d4:	d00b      	beq.n	800e9ee <__ieee754_pow+0x99e>
 800e9d6:	a326      	add	r3, pc, #152	; (adr r3, 800ea70 <__ieee754_pow+0xa20>)
 800e9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9dc:	ec51 0b18 	vmov	r0, r1, d8
 800e9e0:	f7f1 fe0a 	bl	80005f8 <__aeabi_dmul>
 800e9e4:	a322      	add	r3, pc, #136	; (adr r3, 800ea70 <__ieee754_pow+0xa20>)
 800e9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ea:	f7ff bbca 	b.w	800e182 <__ieee754_pow+0x132>
 800e9ee:	4622      	mov	r2, r4
 800e9f0:	462b      	mov	r3, r5
 800e9f2:	f7f1 fc49 	bl	8000288 <__aeabi_dsub>
 800e9f6:	4642      	mov	r2, r8
 800e9f8:	464b      	mov	r3, r9
 800e9fa:	f7f2 f883 	bl	8000b04 <__aeabi_dcmpge>
 800e9fe:	2800      	cmp	r0, #0
 800ea00:	f43f aef0 	beq.w	800e7e4 <__ieee754_pow+0x794>
 800ea04:	e7e7      	b.n	800e9d6 <__ieee754_pow+0x986>
 800ea06:	f04f 0a00 	mov.w	sl, #0
 800ea0a:	e717      	b.n	800e83c <__ieee754_pow+0x7ec>
 800ea0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ea10:	4619      	mov	r1, r3
 800ea12:	e7d2      	b.n	800e9ba <__ieee754_pow+0x96a>
 800ea14:	491a      	ldr	r1, [pc, #104]	; (800ea80 <__ieee754_pow+0xa30>)
 800ea16:	2000      	movs	r0, #0
 800ea18:	f7ff bb9e 	b.w	800e158 <__ieee754_pow+0x108>
 800ea1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea20:	f7ff bb9a 	b.w	800e158 <__ieee754_pow+0x108>
 800ea24:	9000      	str	r0, [sp, #0]
 800ea26:	f7ff bb76 	b.w	800e116 <__ieee754_pow+0xc6>
 800ea2a:	2100      	movs	r1, #0
 800ea2c:	f7ff bb60 	b.w	800e0f0 <__ieee754_pow+0xa0>
 800ea30:	00000000 	.word	0x00000000
 800ea34:	3fe62e43 	.word	0x3fe62e43
 800ea38:	fefa39ef 	.word	0xfefa39ef
 800ea3c:	3fe62e42 	.word	0x3fe62e42
 800ea40:	0ca86c39 	.word	0x0ca86c39
 800ea44:	be205c61 	.word	0xbe205c61
 800ea48:	72bea4d0 	.word	0x72bea4d0
 800ea4c:	3e663769 	.word	0x3e663769
 800ea50:	c5d26bf1 	.word	0xc5d26bf1
 800ea54:	3ebbbd41 	.word	0x3ebbbd41
 800ea58:	af25de2c 	.word	0xaf25de2c
 800ea5c:	3f11566a 	.word	0x3f11566a
 800ea60:	16bebd93 	.word	0x16bebd93
 800ea64:	3f66c16c 	.word	0x3f66c16c
 800ea68:	5555553e 	.word	0x5555553e
 800ea6c:	3fc55555 	.word	0x3fc55555
 800ea70:	c2f8f359 	.word	0xc2f8f359
 800ea74:	01a56e1f 	.word	0x01a56e1f
 800ea78:	3fe00000 	.word	0x3fe00000
 800ea7c:	000fffff 	.word	0x000fffff
 800ea80:	3ff00000 	.word	0x3ff00000
 800ea84:	4090cbff 	.word	0x4090cbff
 800ea88:	3f6f3400 	.word	0x3f6f3400
 800ea8c:	652b82fe 	.word	0x652b82fe
 800ea90:	3c971547 	.word	0x3c971547
 800ea94:	00000000 	.word	0x00000000

0800ea98 <__ieee754_rem_pio2>:
 800ea98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea9c:	ed2d 8b02 	vpush	{d8}
 800eaa0:	ec55 4b10 	vmov	r4, r5, d0
 800eaa4:	4bca      	ldr	r3, [pc, #808]	; (800edd0 <__ieee754_rem_pio2+0x338>)
 800eaa6:	b08b      	sub	sp, #44	; 0x2c
 800eaa8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800eaac:	4598      	cmp	r8, r3
 800eaae:	4682      	mov	sl, r0
 800eab0:	9502      	str	r5, [sp, #8]
 800eab2:	dc08      	bgt.n	800eac6 <__ieee754_rem_pio2+0x2e>
 800eab4:	2200      	movs	r2, #0
 800eab6:	2300      	movs	r3, #0
 800eab8:	ed80 0b00 	vstr	d0, [r0]
 800eabc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800eac0:	f04f 0b00 	mov.w	fp, #0
 800eac4:	e028      	b.n	800eb18 <__ieee754_rem_pio2+0x80>
 800eac6:	4bc3      	ldr	r3, [pc, #780]	; (800edd4 <__ieee754_rem_pio2+0x33c>)
 800eac8:	4598      	cmp	r8, r3
 800eaca:	dc78      	bgt.n	800ebbe <__ieee754_rem_pio2+0x126>
 800eacc:	9b02      	ldr	r3, [sp, #8]
 800eace:	4ec2      	ldr	r6, [pc, #776]	; (800edd8 <__ieee754_rem_pio2+0x340>)
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	ee10 0a10 	vmov	r0, s0
 800ead6:	a3b0      	add	r3, pc, #704	; (adr r3, 800ed98 <__ieee754_rem_pio2+0x300>)
 800ead8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eadc:	4629      	mov	r1, r5
 800eade:	dd39      	ble.n	800eb54 <__ieee754_rem_pio2+0xbc>
 800eae0:	f7f1 fbd2 	bl	8000288 <__aeabi_dsub>
 800eae4:	45b0      	cmp	r8, r6
 800eae6:	4604      	mov	r4, r0
 800eae8:	460d      	mov	r5, r1
 800eaea:	d01b      	beq.n	800eb24 <__ieee754_rem_pio2+0x8c>
 800eaec:	a3ac      	add	r3, pc, #688	; (adr r3, 800eda0 <__ieee754_rem_pio2+0x308>)
 800eaee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaf2:	f7f1 fbc9 	bl	8000288 <__aeabi_dsub>
 800eaf6:	4602      	mov	r2, r0
 800eaf8:	460b      	mov	r3, r1
 800eafa:	e9ca 2300 	strd	r2, r3, [sl]
 800eafe:	4620      	mov	r0, r4
 800eb00:	4629      	mov	r1, r5
 800eb02:	f7f1 fbc1 	bl	8000288 <__aeabi_dsub>
 800eb06:	a3a6      	add	r3, pc, #664	; (adr r3, 800eda0 <__ieee754_rem_pio2+0x308>)
 800eb08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb0c:	f7f1 fbbc 	bl	8000288 <__aeabi_dsub>
 800eb10:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800eb14:	f04f 0b01 	mov.w	fp, #1
 800eb18:	4658      	mov	r0, fp
 800eb1a:	b00b      	add	sp, #44	; 0x2c
 800eb1c:	ecbd 8b02 	vpop	{d8}
 800eb20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb24:	a3a0      	add	r3, pc, #640	; (adr r3, 800eda8 <__ieee754_rem_pio2+0x310>)
 800eb26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb2a:	f7f1 fbad 	bl	8000288 <__aeabi_dsub>
 800eb2e:	a3a0      	add	r3, pc, #640	; (adr r3, 800edb0 <__ieee754_rem_pio2+0x318>)
 800eb30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb34:	4604      	mov	r4, r0
 800eb36:	460d      	mov	r5, r1
 800eb38:	f7f1 fba6 	bl	8000288 <__aeabi_dsub>
 800eb3c:	4602      	mov	r2, r0
 800eb3e:	460b      	mov	r3, r1
 800eb40:	e9ca 2300 	strd	r2, r3, [sl]
 800eb44:	4620      	mov	r0, r4
 800eb46:	4629      	mov	r1, r5
 800eb48:	f7f1 fb9e 	bl	8000288 <__aeabi_dsub>
 800eb4c:	a398      	add	r3, pc, #608	; (adr r3, 800edb0 <__ieee754_rem_pio2+0x318>)
 800eb4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb52:	e7db      	b.n	800eb0c <__ieee754_rem_pio2+0x74>
 800eb54:	f7f1 fb9a 	bl	800028c <__adddf3>
 800eb58:	45b0      	cmp	r8, r6
 800eb5a:	4604      	mov	r4, r0
 800eb5c:	460d      	mov	r5, r1
 800eb5e:	d016      	beq.n	800eb8e <__ieee754_rem_pio2+0xf6>
 800eb60:	a38f      	add	r3, pc, #572	; (adr r3, 800eda0 <__ieee754_rem_pio2+0x308>)
 800eb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb66:	f7f1 fb91 	bl	800028c <__adddf3>
 800eb6a:	4602      	mov	r2, r0
 800eb6c:	460b      	mov	r3, r1
 800eb6e:	e9ca 2300 	strd	r2, r3, [sl]
 800eb72:	4620      	mov	r0, r4
 800eb74:	4629      	mov	r1, r5
 800eb76:	f7f1 fb87 	bl	8000288 <__aeabi_dsub>
 800eb7a:	a389      	add	r3, pc, #548	; (adr r3, 800eda0 <__ieee754_rem_pio2+0x308>)
 800eb7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb80:	f7f1 fb84 	bl	800028c <__adddf3>
 800eb84:	f04f 3bff 	mov.w	fp, #4294967295
 800eb88:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800eb8c:	e7c4      	b.n	800eb18 <__ieee754_rem_pio2+0x80>
 800eb8e:	a386      	add	r3, pc, #536	; (adr r3, 800eda8 <__ieee754_rem_pio2+0x310>)
 800eb90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb94:	f7f1 fb7a 	bl	800028c <__adddf3>
 800eb98:	a385      	add	r3, pc, #532	; (adr r3, 800edb0 <__ieee754_rem_pio2+0x318>)
 800eb9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb9e:	4604      	mov	r4, r0
 800eba0:	460d      	mov	r5, r1
 800eba2:	f7f1 fb73 	bl	800028c <__adddf3>
 800eba6:	4602      	mov	r2, r0
 800eba8:	460b      	mov	r3, r1
 800ebaa:	e9ca 2300 	strd	r2, r3, [sl]
 800ebae:	4620      	mov	r0, r4
 800ebb0:	4629      	mov	r1, r5
 800ebb2:	f7f1 fb69 	bl	8000288 <__aeabi_dsub>
 800ebb6:	a37e      	add	r3, pc, #504	; (adr r3, 800edb0 <__ieee754_rem_pio2+0x318>)
 800ebb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebbc:	e7e0      	b.n	800eb80 <__ieee754_rem_pio2+0xe8>
 800ebbe:	4b87      	ldr	r3, [pc, #540]	; (800eddc <__ieee754_rem_pio2+0x344>)
 800ebc0:	4598      	cmp	r8, r3
 800ebc2:	f300 80d9 	bgt.w	800ed78 <__ieee754_rem_pio2+0x2e0>
 800ebc6:	f001 f8b5 	bl	800fd34 <fabs>
 800ebca:	ec55 4b10 	vmov	r4, r5, d0
 800ebce:	ee10 0a10 	vmov	r0, s0
 800ebd2:	a379      	add	r3, pc, #484	; (adr r3, 800edb8 <__ieee754_rem_pio2+0x320>)
 800ebd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebd8:	4629      	mov	r1, r5
 800ebda:	f7f1 fd0d 	bl	80005f8 <__aeabi_dmul>
 800ebde:	4b80      	ldr	r3, [pc, #512]	; (800ede0 <__ieee754_rem_pio2+0x348>)
 800ebe0:	2200      	movs	r2, #0
 800ebe2:	f7f1 fb53 	bl	800028c <__adddf3>
 800ebe6:	f7f1 ffb7 	bl	8000b58 <__aeabi_d2iz>
 800ebea:	4683      	mov	fp, r0
 800ebec:	f7f1 fc9a 	bl	8000524 <__aeabi_i2d>
 800ebf0:	4602      	mov	r2, r0
 800ebf2:	460b      	mov	r3, r1
 800ebf4:	ec43 2b18 	vmov	d8, r2, r3
 800ebf8:	a367      	add	r3, pc, #412	; (adr r3, 800ed98 <__ieee754_rem_pio2+0x300>)
 800ebfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebfe:	f7f1 fcfb 	bl	80005f8 <__aeabi_dmul>
 800ec02:	4602      	mov	r2, r0
 800ec04:	460b      	mov	r3, r1
 800ec06:	4620      	mov	r0, r4
 800ec08:	4629      	mov	r1, r5
 800ec0a:	f7f1 fb3d 	bl	8000288 <__aeabi_dsub>
 800ec0e:	a364      	add	r3, pc, #400	; (adr r3, 800eda0 <__ieee754_rem_pio2+0x308>)
 800ec10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec14:	4606      	mov	r6, r0
 800ec16:	460f      	mov	r7, r1
 800ec18:	ec51 0b18 	vmov	r0, r1, d8
 800ec1c:	f7f1 fcec 	bl	80005f8 <__aeabi_dmul>
 800ec20:	f1bb 0f1f 	cmp.w	fp, #31
 800ec24:	4604      	mov	r4, r0
 800ec26:	460d      	mov	r5, r1
 800ec28:	dc0d      	bgt.n	800ec46 <__ieee754_rem_pio2+0x1ae>
 800ec2a:	4b6e      	ldr	r3, [pc, #440]	; (800ede4 <__ieee754_rem_pio2+0x34c>)
 800ec2c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800ec30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec34:	4543      	cmp	r3, r8
 800ec36:	d006      	beq.n	800ec46 <__ieee754_rem_pio2+0x1ae>
 800ec38:	4622      	mov	r2, r4
 800ec3a:	462b      	mov	r3, r5
 800ec3c:	4630      	mov	r0, r6
 800ec3e:	4639      	mov	r1, r7
 800ec40:	f7f1 fb22 	bl	8000288 <__aeabi_dsub>
 800ec44:	e00f      	b.n	800ec66 <__ieee754_rem_pio2+0x1ce>
 800ec46:	462b      	mov	r3, r5
 800ec48:	4622      	mov	r2, r4
 800ec4a:	4630      	mov	r0, r6
 800ec4c:	4639      	mov	r1, r7
 800ec4e:	f7f1 fb1b 	bl	8000288 <__aeabi_dsub>
 800ec52:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ec56:	9303      	str	r3, [sp, #12]
 800ec58:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ec5c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800ec60:	f1b8 0f10 	cmp.w	r8, #16
 800ec64:	dc02      	bgt.n	800ec6c <__ieee754_rem_pio2+0x1d4>
 800ec66:	e9ca 0100 	strd	r0, r1, [sl]
 800ec6a:	e039      	b.n	800ece0 <__ieee754_rem_pio2+0x248>
 800ec6c:	a34e      	add	r3, pc, #312	; (adr r3, 800eda8 <__ieee754_rem_pio2+0x310>)
 800ec6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec72:	ec51 0b18 	vmov	r0, r1, d8
 800ec76:	f7f1 fcbf 	bl	80005f8 <__aeabi_dmul>
 800ec7a:	4604      	mov	r4, r0
 800ec7c:	460d      	mov	r5, r1
 800ec7e:	4602      	mov	r2, r0
 800ec80:	460b      	mov	r3, r1
 800ec82:	4630      	mov	r0, r6
 800ec84:	4639      	mov	r1, r7
 800ec86:	f7f1 faff 	bl	8000288 <__aeabi_dsub>
 800ec8a:	4602      	mov	r2, r0
 800ec8c:	460b      	mov	r3, r1
 800ec8e:	4680      	mov	r8, r0
 800ec90:	4689      	mov	r9, r1
 800ec92:	4630      	mov	r0, r6
 800ec94:	4639      	mov	r1, r7
 800ec96:	f7f1 faf7 	bl	8000288 <__aeabi_dsub>
 800ec9a:	4622      	mov	r2, r4
 800ec9c:	462b      	mov	r3, r5
 800ec9e:	f7f1 faf3 	bl	8000288 <__aeabi_dsub>
 800eca2:	a343      	add	r3, pc, #268	; (adr r3, 800edb0 <__ieee754_rem_pio2+0x318>)
 800eca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eca8:	4604      	mov	r4, r0
 800ecaa:	460d      	mov	r5, r1
 800ecac:	ec51 0b18 	vmov	r0, r1, d8
 800ecb0:	f7f1 fca2 	bl	80005f8 <__aeabi_dmul>
 800ecb4:	4622      	mov	r2, r4
 800ecb6:	462b      	mov	r3, r5
 800ecb8:	f7f1 fae6 	bl	8000288 <__aeabi_dsub>
 800ecbc:	4602      	mov	r2, r0
 800ecbe:	460b      	mov	r3, r1
 800ecc0:	4604      	mov	r4, r0
 800ecc2:	460d      	mov	r5, r1
 800ecc4:	4640      	mov	r0, r8
 800ecc6:	4649      	mov	r1, r9
 800ecc8:	f7f1 fade 	bl	8000288 <__aeabi_dsub>
 800eccc:	9a03      	ldr	r2, [sp, #12]
 800ecce:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ecd2:	1ad3      	subs	r3, r2, r3
 800ecd4:	2b31      	cmp	r3, #49	; 0x31
 800ecd6:	dc24      	bgt.n	800ed22 <__ieee754_rem_pio2+0x28a>
 800ecd8:	e9ca 0100 	strd	r0, r1, [sl]
 800ecdc:	4646      	mov	r6, r8
 800ecde:	464f      	mov	r7, r9
 800ece0:	e9da 8900 	ldrd	r8, r9, [sl]
 800ece4:	4630      	mov	r0, r6
 800ece6:	4642      	mov	r2, r8
 800ece8:	464b      	mov	r3, r9
 800ecea:	4639      	mov	r1, r7
 800ecec:	f7f1 facc 	bl	8000288 <__aeabi_dsub>
 800ecf0:	462b      	mov	r3, r5
 800ecf2:	4622      	mov	r2, r4
 800ecf4:	f7f1 fac8 	bl	8000288 <__aeabi_dsub>
 800ecf8:	9b02      	ldr	r3, [sp, #8]
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ed00:	f6bf af0a 	bge.w	800eb18 <__ieee754_rem_pio2+0x80>
 800ed04:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ed08:	f8ca 3004 	str.w	r3, [sl, #4]
 800ed0c:	f8ca 8000 	str.w	r8, [sl]
 800ed10:	f8ca 0008 	str.w	r0, [sl, #8]
 800ed14:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ed18:	f8ca 300c 	str.w	r3, [sl, #12]
 800ed1c:	f1cb 0b00 	rsb	fp, fp, #0
 800ed20:	e6fa      	b.n	800eb18 <__ieee754_rem_pio2+0x80>
 800ed22:	a327      	add	r3, pc, #156	; (adr r3, 800edc0 <__ieee754_rem_pio2+0x328>)
 800ed24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed28:	ec51 0b18 	vmov	r0, r1, d8
 800ed2c:	f7f1 fc64 	bl	80005f8 <__aeabi_dmul>
 800ed30:	4604      	mov	r4, r0
 800ed32:	460d      	mov	r5, r1
 800ed34:	4602      	mov	r2, r0
 800ed36:	460b      	mov	r3, r1
 800ed38:	4640      	mov	r0, r8
 800ed3a:	4649      	mov	r1, r9
 800ed3c:	f7f1 faa4 	bl	8000288 <__aeabi_dsub>
 800ed40:	4602      	mov	r2, r0
 800ed42:	460b      	mov	r3, r1
 800ed44:	4606      	mov	r6, r0
 800ed46:	460f      	mov	r7, r1
 800ed48:	4640      	mov	r0, r8
 800ed4a:	4649      	mov	r1, r9
 800ed4c:	f7f1 fa9c 	bl	8000288 <__aeabi_dsub>
 800ed50:	4622      	mov	r2, r4
 800ed52:	462b      	mov	r3, r5
 800ed54:	f7f1 fa98 	bl	8000288 <__aeabi_dsub>
 800ed58:	a31b      	add	r3, pc, #108	; (adr r3, 800edc8 <__ieee754_rem_pio2+0x330>)
 800ed5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed5e:	4604      	mov	r4, r0
 800ed60:	460d      	mov	r5, r1
 800ed62:	ec51 0b18 	vmov	r0, r1, d8
 800ed66:	f7f1 fc47 	bl	80005f8 <__aeabi_dmul>
 800ed6a:	4622      	mov	r2, r4
 800ed6c:	462b      	mov	r3, r5
 800ed6e:	f7f1 fa8b 	bl	8000288 <__aeabi_dsub>
 800ed72:	4604      	mov	r4, r0
 800ed74:	460d      	mov	r5, r1
 800ed76:	e75f      	b.n	800ec38 <__ieee754_rem_pio2+0x1a0>
 800ed78:	4b1b      	ldr	r3, [pc, #108]	; (800ede8 <__ieee754_rem_pio2+0x350>)
 800ed7a:	4598      	cmp	r8, r3
 800ed7c:	dd36      	ble.n	800edec <__ieee754_rem_pio2+0x354>
 800ed7e:	ee10 2a10 	vmov	r2, s0
 800ed82:	462b      	mov	r3, r5
 800ed84:	4620      	mov	r0, r4
 800ed86:	4629      	mov	r1, r5
 800ed88:	f7f1 fa7e 	bl	8000288 <__aeabi_dsub>
 800ed8c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ed90:	e9ca 0100 	strd	r0, r1, [sl]
 800ed94:	e694      	b.n	800eac0 <__ieee754_rem_pio2+0x28>
 800ed96:	bf00      	nop
 800ed98:	54400000 	.word	0x54400000
 800ed9c:	3ff921fb 	.word	0x3ff921fb
 800eda0:	1a626331 	.word	0x1a626331
 800eda4:	3dd0b461 	.word	0x3dd0b461
 800eda8:	1a600000 	.word	0x1a600000
 800edac:	3dd0b461 	.word	0x3dd0b461
 800edb0:	2e037073 	.word	0x2e037073
 800edb4:	3ba3198a 	.word	0x3ba3198a
 800edb8:	6dc9c883 	.word	0x6dc9c883
 800edbc:	3fe45f30 	.word	0x3fe45f30
 800edc0:	2e000000 	.word	0x2e000000
 800edc4:	3ba3198a 	.word	0x3ba3198a
 800edc8:	252049c1 	.word	0x252049c1
 800edcc:	397b839a 	.word	0x397b839a
 800edd0:	3fe921fb 	.word	0x3fe921fb
 800edd4:	4002d97b 	.word	0x4002d97b
 800edd8:	3ff921fb 	.word	0x3ff921fb
 800eddc:	413921fb 	.word	0x413921fb
 800ede0:	3fe00000 	.word	0x3fe00000
 800ede4:	08067830 	.word	0x08067830
 800ede8:	7fefffff 	.word	0x7fefffff
 800edec:	ea4f 5428 	mov.w	r4, r8, asr #20
 800edf0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800edf4:	ee10 0a10 	vmov	r0, s0
 800edf8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800edfc:	ee10 6a10 	vmov	r6, s0
 800ee00:	460f      	mov	r7, r1
 800ee02:	f7f1 fea9 	bl	8000b58 <__aeabi_d2iz>
 800ee06:	f7f1 fb8d 	bl	8000524 <__aeabi_i2d>
 800ee0a:	4602      	mov	r2, r0
 800ee0c:	460b      	mov	r3, r1
 800ee0e:	4630      	mov	r0, r6
 800ee10:	4639      	mov	r1, r7
 800ee12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ee16:	f7f1 fa37 	bl	8000288 <__aeabi_dsub>
 800ee1a:	4b22      	ldr	r3, [pc, #136]	; (800eea4 <__ieee754_rem_pio2+0x40c>)
 800ee1c:	2200      	movs	r2, #0
 800ee1e:	f7f1 fbeb 	bl	80005f8 <__aeabi_dmul>
 800ee22:	460f      	mov	r7, r1
 800ee24:	4606      	mov	r6, r0
 800ee26:	f7f1 fe97 	bl	8000b58 <__aeabi_d2iz>
 800ee2a:	f7f1 fb7b 	bl	8000524 <__aeabi_i2d>
 800ee2e:	4602      	mov	r2, r0
 800ee30:	460b      	mov	r3, r1
 800ee32:	4630      	mov	r0, r6
 800ee34:	4639      	mov	r1, r7
 800ee36:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ee3a:	f7f1 fa25 	bl	8000288 <__aeabi_dsub>
 800ee3e:	4b19      	ldr	r3, [pc, #100]	; (800eea4 <__ieee754_rem_pio2+0x40c>)
 800ee40:	2200      	movs	r2, #0
 800ee42:	f7f1 fbd9 	bl	80005f8 <__aeabi_dmul>
 800ee46:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ee4a:	ad04      	add	r5, sp, #16
 800ee4c:	f04f 0803 	mov.w	r8, #3
 800ee50:	46a9      	mov	r9, r5
 800ee52:	2600      	movs	r6, #0
 800ee54:	2700      	movs	r7, #0
 800ee56:	4632      	mov	r2, r6
 800ee58:	463b      	mov	r3, r7
 800ee5a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800ee5e:	46c3      	mov	fp, r8
 800ee60:	3d08      	subs	r5, #8
 800ee62:	f108 38ff 	add.w	r8, r8, #4294967295
 800ee66:	f7f1 fe2f 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee6a:	2800      	cmp	r0, #0
 800ee6c:	d1f3      	bne.n	800ee56 <__ieee754_rem_pio2+0x3be>
 800ee6e:	4b0e      	ldr	r3, [pc, #56]	; (800eea8 <__ieee754_rem_pio2+0x410>)
 800ee70:	9301      	str	r3, [sp, #4]
 800ee72:	2302      	movs	r3, #2
 800ee74:	9300      	str	r3, [sp, #0]
 800ee76:	4622      	mov	r2, r4
 800ee78:	465b      	mov	r3, fp
 800ee7a:	4651      	mov	r1, sl
 800ee7c:	4648      	mov	r0, r9
 800ee7e:	f000 fb5b 	bl	800f538 <__kernel_rem_pio2>
 800ee82:	9b02      	ldr	r3, [sp, #8]
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	4683      	mov	fp, r0
 800ee88:	f6bf ae46 	bge.w	800eb18 <__ieee754_rem_pio2+0x80>
 800ee8c:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ee90:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ee94:	f8ca 3004 	str.w	r3, [sl, #4]
 800ee98:	f8da 300c 	ldr.w	r3, [sl, #12]
 800ee9c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800eea0:	e73a      	b.n	800ed18 <__ieee754_rem_pio2+0x280>
 800eea2:	bf00      	nop
 800eea4:	41700000 	.word	0x41700000
 800eea8:	080678b0 	.word	0x080678b0

0800eeac <__ieee754_sqrt>:
 800eeac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eeb0:	ec55 4b10 	vmov	r4, r5, d0
 800eeb4:	4e56      	ldr	r6, [pc, #344]	; (800f010 <__ieee754_sqrt+0x164>)
 800eeb6:	43ae      	bics	r6, r5
 800eeb8:	ee10 0a10 	vmov	r0, s0
 800eebc:	ee10 3a10 	vmov	r3, s0
 800eec0:	4629      	mov	r1, r5
 800eec2:	462a      	mov	r2, r5
 800eec4:	d110      	bne.n	800eee8 <__ieee754_sqrt+0x3c>
 800eec6:	ee10 2a10 	vmov	r2, s0
 800eeca:	462b      	mov	r3, r5
 800eecc:	f7f1 fb94 	bl	80005f8 <__aeabi_dmul>
 800eed0:	4602      	mov	r2, r0
 800eed2:	460b      	mov	r3, r1
 800eed4:	4620      	mov	r0, r4
 800eed6:	4629      	mov	r1, r5
 800eed8:	f7f1 f9d8 	bl	800028c <__adddf3>
 800eedc:	4604      	mov	r4, r0
 800eede:	460d      	mov	r5, r1
 800eee0:	ec45 4b10 	vmov	d0, r4, r5
 800eee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eee8:	2d00      	cmp	r5, #0
 800eeea:	dc10      	bgt.n	800ef0e <__ieee754_sqrt+0x62>
 800eeec:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800eef0:	4330      	orrs	r0, r6
 800eef2:	d0f5      	beq.n	800eee0 <__ieee754_sqrt+0x34>
 800eef4:	b15d      	cbz	r5, 800ef0e <__ieee754_sqrt+0x62>
 800eef6:	ee10 2a10 	vmov	r2, s0
 800eefa:	462b      	mov	r3, r5
 800eefc:	ee10 0a10 	vmov	r0, s0
 800ef00:	f7f1 f9c2 	bl	8000288 <__aeabi_dsub>
 800ef04:	4602      	mov	r2, r0
 800ef06:	460b      	mov	r3, r1
 800ef08:	f7f1 fca0 	bl	800084c <__aeabi_ddiv>
 800ef0c:	e7e6      	b.n	800eedc <__ieee754_sqrt+0x30>
 800ef0e:	1509      	asrs	r1, r1, #20
 800ef10:	d076      	beq.n	800f000 <__ieee754_sqrt+0x154>
 800ef12:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800ef16:	07ce      	lsls	r6, r1, #31
 800ef18:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800ef1c:	bf5e      	ittt	pl
 800ef1e:	0fda      	lsrpl	r2, r3, #31
 800ef20:	005b      	lslpl	r3, r3, #1
 800ef22:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800ef26:	0fda      	lsrs	r2, r3, #31
 800ef28:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800ef2c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800ef30:	2000      	movs	r0, #0
 800ef32:	106d      	asrs	r5, r5, #1
 800ef34:	005b      	lsls	r3, r3, #1
 800ef36:	f04f 0e16 	mov.w	lr, #22
 800ef3a:	4684      	mov	ip, r0
 800ef3c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ef40:	eb0c 0401 	add.w	r4, ip, r1
 800ef44:	4294      	cmp	r4, r2
 800ef46:	bfde      	ittt	le
 800ef48:	1b12      	suble	r2, r2, r4
 800ef4a:	eb04 0c01 	addle.w	ip, r4, r1
 800ef4e:	1840      	addle	r0, r0, r1
 800ef50:	0052      	lsls	r2, r2, #1
 800ef52:	f1be 0e01 	subs.w	lr, lr, #1
 800ef56:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800ef5a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ef5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ef62:	d1ed      	bne.n	800ef40 <__ieee754_sqrt+0x94>
 800ef64:	4671      	mov	r1, lr
 800ef66:	2720      	movs	r7, #32
 800ef68:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800ef6c:	4562      	cmp	r2, ip
 800ef6e:	eb04 060e 	add.w	r6, r4, lr
 800ef72:	dc02      	bgt.n	800ef7a <__ieee754_sqrt+0xce>
 800ef74:	d113      	bne.n	800ef9e <__ieee754_sqrt+0xf2>
 800ef76:	429e      	cmp	r6, r3
 800ef78:	d811      	bhi.n	800ef9e <__ieee754_sqrt+0xf2>
 800ef7a:	2e00      	cmp	r6, #0
 800ef7c:	eb06 0e04 	add.w	lr, r6, r4
 800ef80:	da43      	bge.n	800f00a <__ieee754_sqrt+0x15e>
 800ef82:	f1be 0f00 	cmp.w	lr, #0
 800ef86:	db40      	blt.n	800f00a <__ieee754_sqrt+0x15e>
 800ef88:	f10c 0801 	add.w	r8, ip, #1
 800ef8c:	eba2 020c 	sub.w	r2, r2, ip
 800ef90:	429e      	cmp	r6, r3
 800ef92:	bf88      	it	hi
 800ef94:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800ef98:	1b9b      	subs	r3, r3, r6
 800ef9a:	4421      	add	r1, r4
 800ef9c:	46c4      	mov	ip, r8
 800ef9e:	0052      	lsls	r2, r2, #1
 800efa0:	3f01      	subs	r7, #1
 800efa2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800efa6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800efaa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800efae:	d1dd      	bne.n	800ef6c <__ieee754_sqrt+0xc0>
 800efb0:	4313      	orrs	r3, r2
 800efb2:	d006      	beq.n	800efc2 <__ieee754_sqrt+0x116>
 800efb4:	1c4c      	adds	r4, r1, #1
 800efb6:	bf13      	iteet	ne
 800efb8:	3101      	addne	r1, #1
 800efba:	3001      	addeq	r0, #1
 800efbc:	4639      	moveq	r1, r7
 800efbe:	f021 0101 	bicne.w	r1, r1, #1
 800efc2:	1043      	asrs	r3, r0, #1
 800efc4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800efc8:	0849      	lsrs	r1, r1, #1
 800efca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800efce:	07c2      	lsls	r2, r0, #31
 800efd0:	bf48      	it	mi
 800efd2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800efd6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800efda:	460c      	mov	r4, r1
 800efdc:	463d      	mov	r5, r7
 800efde:	e77f      	b.n	800eee0 <__ieee754_sqrt+0x34>
 800efe0:	0ada      	lsrs	r2, r3, #11
 800efe2:	3815      	subs	r0, #21
 800efe4:	055b      	lsls	r3, r3, #21
 800efe6:	2a00      	cmp	r2, #0
 800efe8:	d0fa      	beq.n	800efe0 <__ieee754_sqrt+0x134>
 800efea:	02d7      	lsls	r7, r2, #11
 800efec:	d50a      	bpl.n	800f004 <__ieee754_sqrt+0x158>
 800efee:	f1c1 0420 	rsb	r4, r1, #32
 800eff2:	fa23 f404 	lsr.w	r4, r3, r4
 800eff6:	1e4d      	subs	r5, r1, #1
 800eff8:	408b      	lsls	r3, r1
 800effa:	4322      	orrs	r2, r4
 800effc:	1b41      	subs	r1, r0, r5
 800effe:	e788      	b.n	800ef12 <__ieee754_sqrt+0x66>
 800f000:	4608      	mov	r0, r1
 800f002:	e7f0      	b.n	800efe6 <__ieee754_sqrt+0x13a>
 800f004:	0052      	lsls	r2, r2, #1
 800f006:	3101      	adds	r1, #1
 800f008:	e7ef      	b.n	800efea <__ieee754_sqrt+0x13e>
 800f00a:	46e0      	mov	r8, ip
 800f00c:	e7be      	b.n	800ef8c <__ieee754_sqrt+0xe0>
 800f00e:	bf00      	nop
 800f010:	7ff00000 	.word	0x7ff00000

0800f014 <__ieee754_expf>:
 800f014:	ee10 2a10 	vmov	r2, s0
 800f018:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800f01c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800f020:	d902      	bls.n	800f028 <__ieee754_expf+0x14>
 800f022:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f026:	4770      	bx	lr
 800f028:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 800f02c:	d106      	bne.n	800f03c <__ieee754_expf+0x28>
 800f02e:	eddf 7a51 	vldr	s15, [pc, #324]	; 800f174 <__ieee754_expf+0x160>
 800f032:	2b00      	cmp	r3, #0
 800f034:	bf18      	it	ne
 800f036:	eeb0 0a67 	vmovne.f32	s0, s15
 800f03a:	4770      	bx	lr
 800f03c:	484e      	ldr	r0, [pc, #312]	; (800f178 <__ieee754_expf+0x164>)
 800f03e:	4282      	cmp	r2, r0
 800f040:	dd04      	ble.n	800f04c <__ieee754_expf+0x38>
 800f042:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 800f17c <__ieee754_expf+0x168>
 800f046:	ee20 0a00 	vmul.f32	s0, s0, s0
 800f04a:	4770      	bx	lr
 800f04c:	2a00      	cmp	r2, #0
 800f04e:	da03      	bge.n	800f058 <__ieee754_expf+0x44>
 800f050:	4a4b      	ldr	r2, [pc, #300]	; (800f180 <__ieee754_expf+0x16c>)
 800f052:	4291      	cmp	r1, r2
 800f054:	f200 808a 	bhi.w	800f16c <__ieee754_expf+0x158>
 800f058:	4a4a      	ldr	r2, [pc, #296]	; (800f184 <__ieee754_expf+0x170>)
 800f05a:	4291      	cmp	r1, r2
 800f05c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800f060:	d954      	bls.n	800f10c <__ieee754_expf+0xf8>
 800f062:	4a49      	ldr	r2, [pc, #292]	; (800f188 <__ieee754_expf+0x174>)
 800f064:	4291      	cmp	r1, r2
 800f066:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800f06a:	d836      	bhi.n	800f0da <__ieee754_expf+0xc6>
 800f06c:	4947      	ldr	r1, [pc, #284]	; (800f18c <__ieee754_expf+0x178>)
 800f06e:	4411      	add	r1, r2
 800f070:	ed91 7a00 	vldr	s14, [r1]
 800f074:	4946      	ldr	r1, [pc, #280]	; (800f190 <__ieee754_expf+0x17c>)
 800f076:	440a      	add	r2, r1
 800f078:	edd2 7a00 	vldr	s15, [r2]
 800f07c:	ee30 7a47 	vsub.f32	s14, s0, s14
 800f080:	f1c3 0201 	rsb	r2, r3, #1
 800f084:	1ad2      	subs	r2, r2, r3
 800f086:	ee37 0a67 	vsub.f32	s0, s14, s15
 800f08a:	ee60 6a00 	vmul.f32	s13, s0, s0
 800f08e:	eddf 5a41 	vldr	s11, [pc, #260]	; 800f194 <__ieee754_expf+0x180>
 800f092:	ed9f 5a41 	vldr	s10, [pc, #260]	; 800f198 <__ieee754_expf+0x184>
 800f096:	eea6 5aa5 	vfma.f32	s10, s13, s11
 800f09a:	eddf 5a40 	vldr	s11, [pc, #256]	; 800f19c <__ieee754_expf+0x188>
 800f09e:	eee5 5a26 	vfma.f32	s11, s10, s13
 800f0a2:	ed9f 5a3f 	vldr	s10, [pc, #252]	; 800f1a0 <__ieee754_expf+0x18c>
 800f0a6:	eea5 5aa6 	vfma.f32	s10, s11, s13
 800f0aa:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800f1a4 <__ieee754_expf+0x190>
 800f0ae:	eee5 5a26 	vfma.f32	s11, s10, s13
 800f0b2:	eeb0 5a40 	vmov.f32	s10, s0
 800f0b6:	eea5 5ae6 	vfms.f32	s10, s11, s13
 800f0ba:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800f0be:	eef0 6a45 	vmov.f32	s13, s10
 800f0c2:	ee20 5a05 	vmul.f32	s10, s0, s10
 800f0c6:	bb92      	cbnz	r2, 800f12e <__ieee754_expf+0x11a>
 800f0c8:	ee76 6ae5 	vsub.f32	s13, s13, s11
 800f0cc:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800f0d0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f0d4:	ee36 0a40 	vsub.f32	s0, s12, s0
 800f0d8:	4770      	bx	lr
 800f0da:	4b33      	ldr	r3, [pc, #204]	; (800f1a8 <__ieee754_expf+0x194>)
 800f0dc:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800f1ac <__ieee754_expf+0x198>
 800f0e0:	4413      	add	r3, r2
 800f0e2:	edd3 7a00 	vldr	s15, [r3]
 800f0e6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800f0ea:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800f1b0 <__ieee754_expf+0x19c>
 800f0ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f0f2:	ee17 2a90 	vmov	r2, s15
 800f0f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f0fa:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800f0fe:	eeb0 7a40 	vmov.f32	s14, s0
 800f102:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 800f1b4 <__ieee754_expf+0x1a0>
 800f106:	ee67 7a80 	vmul.f32	s15, s15, s0
 800f10a:	e7bc      	b.n	800f086 <__ieee754_expf+0x72>
 800f10c:	f1b1 5f46 	cmp.w	r1, #830472192	; 0x31800000
 800f110:	d20b      	bcs.n	800f12a <__ieee754_expf+0x116>
 800f112:	eddf 6a1a 	vldr	s13, [pc, #104]	; 800f17c <__ieee754_expf+0x168>
 800f116:	ee70 6a26 	vadd.f32	s13, s0, s13
 800f11a:	eef4 6ac6 	vcmpe.f32	s13, s12
 800f11e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f122:	dd02      	ble.n	800f12a <__ieee754_expf+0x116>
 800f124:	ee30 0a06 	vadd.f32	s0, s0, s12
 800f128:	4770      	bx	lr
 800f12a:	2200      	movs	r2, #0
 800f12c:	e7ad      	b.n	800f08a <__ieee754_expf+0x76>
 800f12e:	ee75 6ae6 	vsub.f32	s13, s11, s13
 800f132:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 800f136:	ee85 0a26 	vdiv.f32	s0, s10, s13
 800f13a:	bfb8      	it	lt
 800f13c:	3264      	addlt	r2, #100	; 0x64
 800f13e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800f142:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800f146:	ee76 7a40 	vsub.f32	s15, s12, s0
 800f14a:	ee17 3a90 	vmov	r3, s15
 800f14e:	bfab      	itete	ge
 800f150:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800f154:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800f158:	ee00 3a10 	vmovge	s0, r3
 800f15c:	eddf 7a16 	vldrlt	s15, [pc, #88]	; 800f1b8 <__ieee754_expf+0x1a4>
 800f160:	bfbc      	itt	lt
 800f162:	ee00 3a10 	vmovlt	s0, r3
 800f166:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800f16a:	4770      	bx	lr
 800f16c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f174 <__ieee754_expf+0x160>
 800f170:	4770      	bx	lr
 800f172:	bf00      	nop
 800f174:	00000000 	.word	0x00000000
 800f178:	42b17217 	.word	0x42b17217
 800f17c:	7149f2ca 	.word	0x7149f2ca
 800f180:	42cff1b5 	.word	0x42cff1b5
 800f184:	3eb17218 	.word	0x3eb17218
 800f188:	3f851591 	.word	0x3f851591
 800f18c:	080679c0 	.word	0x080679c0
 800f190:	080679c8 	.word	0x080679c8
 800f194:	3331bb4c 	.word	0x3331bb4c
 800f198:	b5ddea0e 	.word	0xb5ddea0e
 800f19c:	388ab355 	.word	0x388ab355
 800f1a0:	bb360b61 	.word	0xbb360b61
 800f1a4:	3e2aaaab 	.word	0x3e2aaaab
 800f1a8:	080679b8 	.word	0x080679b8
 800f1ac:	3fb8aa3b 	.word	0x3fb8aa3b
 800f1b0:	3f317180 	.word	0x3f317180
 800f1b4:	3717f7d1 	.word	0x3717f7d1
 800f1b8:	0d800000 	.word	0x0d800000

0800f1bc <__ieee754_logf>:
 800f1bc:	ee10 3a10 	vmov	r3, s0
 800f1c0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800f1c4:	d106      	bne.n	800f1d4 <__ieee754_logf+0x18>
 800f1c6:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800f35c <__ieee754_logf+0x1a0>
 800f1ca:	eddf 7a65 	vldr	s15, [pc, #404]	; 800f360 <__ieee754_logf+0x1a4>
 800f1ce:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800f1d2:	4770      	bx	lr
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	da02      	bge.n	800f1de <__ieee754_logf+0x22>
 800f1d8:	ee30 7a40 	vsub.f32	s14, s0, s0
 800f1dc:	e7f5      	b.n	800f1ca <__ieee754_logf+0xe>
 800f1de:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f1e2:	db02      	blt.n	800f1ea <__ieee754_logf+0x2e>
 800f1e4:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f1e8:	4770      	bx	lr
 800f1ea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f1ee:	bfb8      	it	lt
 800f1f0:	eddf 7a5c 	vldrlt	s15, [pc, #368]	; 800f364 <__ieee754_logf+0x1a8>
 800f1f4:	485c      	ldr	r0, [pc, #368]	; (800f368 <__ieee754_logf+0x1ac>)
 800f1f6:	bfbe      	ittt	lt
 800f1f8:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800f1fc:	f06f 0118 	mvnlt.w	r1, #24
 800f200:	ee17 3a90 	vmovlt	r3, s15
 800f204:	ea4f 52e3 	mov.w	r2, r3, asr #23
 800f208:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f20c:	4418      	add	r0, r3
 800f20e:	bfa8      	it	ge
 800f210:	2100      	movge	r1, #0
 800f212:	3a7f      	subs	r2, #127	; 0x7f
 800f214:	440a      	add	r2, r1
 800f216:	f400 0100 	and.w	r1, r0, #8388608	; 0x800000
 800f21a:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 800f21e:	4319      	orrs	r1, r3
 800f220:	ee00 1a10 	vmov	s0, r1
 800f224:	4951      	ldr	r1, [pc, #324]	; (800f36c <__ieee754_logf+0x1b0>)
 800f226:	eb02 52d0 	add.w	r2, r2, r0, lsr #23
 800f22a:	f103 000f 	add.w	r0, r3, #15
 800f22e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800f232:	4001      	ands	r1, r0
 800f234:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f238:	bb89      	cbnz	r1, 800f29e <__ieee754_logf+0xe2>
 800f23a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800f23e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f242:	d10f      	bne.n	800f264 <__ieee754_logf+0xa8>
 800f244:	2a00      	cmp	r2, #0
 800f246:	f000 8085 	beq.w	800f354 <__ieee754_logf+0x198>
 800f24a:	ee07 2a90 	vmov	s15, r2
 800f24e:	ed9f 0a48 	vldr	s0, [pc, #288]	; 800f370 <__ieee754_logf+0x1b4>
 800f252:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800f374 <__ieee754_logf+0x1b8>
 800f256:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f25a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f25e:	eea7 0a87 	vfma.f32	s0, s15, s14
 800f262:	4770      	bx	lr
 800f264:	eddf 6a44 	vldr	s13, [pc, #272]	; 800f378 <__ieee754_logf+0x1bc>
 800f268:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800f26c:	eee0 7a66 	vfms.f32	s15, s0, s13
 800f270:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f274:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f278:	b912      	cbnz	r2, 800f280 <__ieee754_logf+0xc4>
 800f27a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800f27e:	4770      	bx	lr
 800f280:	ee07 2a90 	vmov	s15, r2
 800f284:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800f370 <__ieee754_logf+0x1b4>
 800f288:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f28c:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800f290:	ee37 0a40 	vsub.f32	s0, s14, s0
 800f294:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800f374 <__ieee754_logf+0x1b8>
 800f298:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800f29c:	4770      	bx	lr
 800f29e:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800f2a2:	ee70 7a27 	vadd.f32	s15, s0, s15
 800f2a6:	eddf 5a35 	vldr	s11, [pc, #212]	; 800f37c <__ieee754_logf+0x1c0>
 800f2aa:	eddf 4a35 	vldr	s9, [pc, #212]	; 800f380 <__ieee754_logf+0x1c4>
 800f2ae:	4935      	ldr	r1, [pc, #212]	; (800f384 <__ieee754_logf+0x1c8>)
 800f2b0:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800f2b4:	4419      	add	r1, r3
 800f2b6:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 800f2ba:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800f2be:	430b      	orrs	r3, r1
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	ee07 2a90 	vmov	s15, r2
 800f2c6:	ee26 5a06 	vmul.f32	s10, s12, s12
 800f2ca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f2ce:	ee25 7a05 	vmul.f32	s14, s10, s10
 800f2d2:	eddf 7a2d 	vldr	s15, [pc, #180]	; 800f388 <__ieee754_logf+0x1cc>
 800f2d6:	eee7 7a25 	vfma.f32	s15, s14, s11
 800f2da:	eddf 5a2c 	vldr	s11, [pc, #176]	; 800f38c <__ieee754_logf+0x1d0>
 800f2de:	eee7 5a87 	vfma.f32	s11, s15, s14
 800f2e2:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800f390 <__ieee754_logf+0x1d4>
 800f2e6:	eee7 7a24 	vfma.f32	s15, s14, s9
 800f2ea:	eddf 4a2a 	vldr	s9, [pc, #168]	; 800f394 <__ieee754_logf+0x1d8>
 800f2ee:	eee7 4a87 	vfma.f32	s9, s15, s14
 800f2f2:	eddf 7a29 	vldr	s15, [pc, #164]	; 800f398 <__ieee754_logf+0x1dc>
 800f2f6:	eee4 7a87 	vfma.f32	s15, s9, s14
 800f2fa:	ee67 7a85 	vmul.f32	s15, s15, s10
 800f2fe:	eee5 7a87 	vfma.f32	s15, s11, s14
 800f302:	dd1c      	ble.n	800f33e <__ieee754_logf+0x182>
 800f304:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800f308:	ee20 7a07 	vmul.f32	s14, s0, s14
 800f30c:	ee27 7a00 	vmul.f32	s14, s14, s0
 800f310:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f314:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f318:	b922      	cbnz	r2, 800f324 <__ieee754_logf+0x168>
 800f31a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f31e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f322:	4770      	bx	lr
 800f324:	ed9f 6a12 	vldr	s12, [pc, #72]	; 800f370 <__ieee754_logf+0x1b4>
 800f328:	eee6 7a86 	vfma.f32	s15, s13, s12
 800f32c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f330:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f334:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800f374 <__ieee754_logf+0x1b8>
 800f338:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800f33c:	4770      	bx	lr
 800f33e:	ee70 7a67 	vsub.f32	s15, s0, s15
 800f342:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f346:	2a00      	cmp	r2, #0
 800f348:	d0e9      	beq.n	800f31e <__ieee754_logf+0x162>
 800f34a:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800f370 <__ieee754_logf+0x1b4>
 800f34e:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800f352:	e7ed      	b.n	800f330 <__ieee754_logf+0x174>
 800f354:	ed9f 0a02 	vldr	s0, [pc, #8]	; 800f360 <__ieee754_logf+0x1a4>
 800f358:	4770      	bx	lr
 800f35a:	bf00      	nop
 800f35c:	cc000000 	.word	0xcc000000
 800f360:	00000000 	.word	0x00000000
 800f364:	4c000000 	.word	0x4c000000
 800f368:	004afb20 	.word	0x004afb20
 800f36c:	007ffff0 	.word	0x007ffff0
 800f370:	3717f7d1 	.word	0x3717f7d1
 800f374:	3f317180 	.word	0x3f317180
 800f378:	3eaaaaab 	.word	0x3eaaaaab
 800f37c:	3e1cd04f 	.word	0x3e1cd04f
 800f380:	3e178897 	.word	0x3e178897
 800f384:	ffcf5c30 	.word	0xffcf5c30
 800f388:	3e638e29 	.word	0x3e638e29
 800f38c:	3ecccccd 	.word	0x3ecccccd
 800f390:	3e3a3325 	.word	0x3e3a3325
 800f394:	3e924925 	.word	0x3e924925
 800f398:	3f2aaaab 	.word	0x3f2aaaab

0800f39c <__ieee754_sqrtf>:
 800f39c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f3a0:	4770      	bx	lr
 800f3a2:	0000      	movs	r0, r0
 800f3a4:	0000      	movs	r0, r0
	...

0800f3a8 <__kernel_cos>:
 800f3a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3ac:	ec57 6b10 	vmov	r6, r7, d0
 800f3b0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800f3b4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800f3b8:	ed8d 1b00 	vstr	d1, [sp]
 800f3bc:	da07      	bge.n	800f3ce <__kernel_cos+0x26>
 800f3be:	ee10 0a10 	vmov	r0, s0
 800f3c2:	4639      	mov	r1, r7
 800f3c4:	f7f1 fbc8 	bl	8000b58 <__aeabi_d2iz>
 800f3c8:	2800      	cmp	r0, #0
 800f3ca:	f000 8088 	beq.w	800f4de <__kernel_cos+0x136>
 800f3ce:	4632      	mov	r2, r6
 800f3d0:	463b      	mov	r3, r7
 800f3d2:	4630      	mov	r0, r6
 800f3d4:	4639      	mov	r1, r7
 800f3d6:	f7f1 f90f 	bl	80005f8 <__aeabi_dmul>
 800f3da:	4b51      	ldr	r3, [pc, #324]	; (800f520 <__kernel_cos+0x178>)
 800f3dc:	2200      	movs	r2, #0
 800f3de:	4604      	mov	r4, r0
 800f3e0:	460d      	mov	r5, r1
 800f3e2:	f7f1 f909 	bl	80005f8 <__aeabi_dmul>
 800f3e6:	a340      	add	r3, pc, #256	; (adr r3, 800f4e8 <__kernel_cos+0x140>)
 800f3e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3ec:	4682      	mov	sl, r0
 800f3ee:	468b      	mov	fp, r1
 800f3f0:	4620      	mov	r0, r4
 800f3f2:	4629      	mov	r1, r5
 800f3f4:	f7f1 f900 	bl	80005f8 <__aeabi_dmul>
 800f3f8:	a33d      	add	r3, pc, #244	; (adr r3, 800f4f0 <__kernel_cos+0x148>)
 800f3fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3fe:	f7f0 ff45 	bl	800028c <__adddf3>
 800f402:	4622      	mov	r2, r4
 800f404:	462b      	mov	r3, r5
 800f406:	f7f1 f8f7 	bl	80005f8 <__aeabi_dmul>
 800f40a:	a33b      	add	r3, pc, #236	; (adr r3, 800f4f8 <__kernel_cos+0x150>)
 800f40c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f410:	f7f0 ff3a 	bl	8000288 <__aeabi_dsub>
 800f414:	4622      	mov	r2, r4
 800f416:	462b      	mov	r3, r5
 800f418:	f7f1 f8ee 	bl	80005f8 <__aeabi_dmul>
 800f41c:	a338      	add	r3, pc, #224	; (adr r3, 800f500 <__kernel_cos+0x158>)
 800f41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f422:	f7f0 ff33 	bl	800028c <__adddf3>
 800f426:	4622      	mov	r2, r4
 800f428:	462b      	mov	r3, r5
 800f42a:	f7f1 f8e5 	bl	80005f8 <__aeabi_dmul>
 800f42e:	a336      	add	r3, pc, #216	; (adr r3, 800f508 <__kernel_cos+0x160>)
 800f430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f434:	f7f0 ff28 	bl	8000288 <__aeabi_dsub>
 800f438:	4622      	mov	r2, r4
 800f43a:	462b      	mov	r3, r5
 800f43c:	f7f1 f8dc 	bl	80005f8 <__aeabi_dmul>
 800f440:	a333      	add	r3, pc, #204	; (adr r3, 800f510 <__kernel_cos+0x168>)
 800f442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f446:	f7f0 ff21 	bl	800028c <__adddf3>
 800f44a:	4622      	mov	r2, r4
 800f44c:	462b      	mov	r3, r5
 800f44e:	f7f1 f8d3 	bl	80005f8 <__aeabi_dmul>
 800f452:	4622      	mov	r2, r4
 800f454:	462b      	mov	r3, r5
 800f456:	f7f1 f8cf 	bl	80005f8 <__aeabi_dmul>
 800f45a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f45e:	4604      	mov	r4, r0
 800f460:	460d      	mov	r5, r1
 800f462:	4630      	mov	r0, r6
 800f464:	4639      	mov	r1, r7
 800f466:	f7f1 f8c7 	bl	80005f8 <__aeabi_dmul>
 800f46a:	460b      	mov	r3, r1
 800f46c:	4602      	mov	r2, r0
 800f46e:	4629      	mov	r1, r5
 800f470:	4620      	mov	r0, r4
 800f472:	f7f0 ff09 	bl	8000288 <__aeabi_dsub>
 800f476:	4b2b      	ldr	r3, [pc, #172]	; (800f524 <__kernel_cos+0x17c>)
 800f478:	4598      	cmp	r8, r3
 800f47a:	4606      	mov	r6, r0
 800f47c:	460f      	mov	r7, r1
 800f47e:	dc10      	bgt.n	800f4a2 <__kernel_cos+0xfa>
 800f480:	4602      	mov	r2, r0
 800f482:	460b      	mov	r3, r1
 800f484:	4650      	mov	r0, sl
 800f486:	4659      	mov	r1, fp
 800f488:	f7f0 fefe 	bl	8000288 <__aeabi_dsub>
 800f48c:	460b      	mov	r3, r1
 800f48e:	4926      	ldr	r1, [pc, #152]	; (800f528 <__kernel_cos+0x180>)
 800f490:	4602      	mov	r2, r0
 800f492:	2000      	movs	r0, #0
 800f494:	f7f0 fef8 	bl	8000288 <__aeabi_dsub>
 800f498:	ec41 0b10 	vmov	d0, r0, r1
 800f49c:	b003      	add	sp, #12
 800f49e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4a2:	4b22      	ldr	r3, [pc, #136]	; (800f52c <__kernel_cos+0x184>)
 800f4a4:	4920      	ldr	r1, [pc, #128]	; (800f528 <__kernel_cos+0x180>)
 800f4a6:	4598      	cmp	r8, r3
 800f4a8:	bfcc      	ite	gt
 800f4aa:	4d21      	ldrgt	r5, [pc, #132]	; (800f530 <__kernel_cos+0x188>)
 800f4ac:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800f4b0:	2400      	movs	r4, #0
 800f4b2:	4622      	mov	r2, r4
 800f4b4:	462b      	mov	r3, r5
 800f4b6:	2000      	movs	r0, #0
 800f4b8:	f7f0 fee6 	bl	8000288 <__aeabi_dsub>
 800f4bc:	4622      	mov	r2, r4
 800f4be:	4680      	mov	r8, r0
 800f4c0:	4689      	mov	r9, r1
 800f4c2:	462b      	mov	r3, r5
 800f4c4:	4650      	mov	r0, sl
 800f4c6:	4659      	mov	r1, fp
 800f4c8:	f7f0 fede 	bl	8000288 <__aeabi_dsub>
 800f4cc:	4632      	mov	r2, r6
 800f4ce:	463b      	mov	r3, r7
 800f4d0:	f7f0 feda 	bl	8000288 <__aeabi_dsub>
 800f4d4:	4602      	mov	r2, r0
 800f4d6:	460b      	mov	r3, r1
 800f4d8:	4640      	mov	r0, r8
 800f4da:	4649      	mov	r1, r9
 800f4dc:	e7da      	b.n	800f494 <__kernel_cos+0xec>
 800f4de:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800f518 <__kernel_cos+0x170>
 800f4e2:	e7db      	b.n	800f49c <__kernel_cos+0xf4>
 800f4e4:	f3af 8000 	nop.w
 800f4e8:	be8838d4 	.word	0xbe8838d4
 800f4ec:	bda8fae9 	.word	0xbda8fae9
 800f4f0:	bdb4b1c4 	.word	0xbdb4b1c4
 800f4f4:	3e21ee9e 	.word	0x3e21ee9e
 800f4f8:	809c52ad 	.word	0x809c52ad
 800f4fc:	3e927e4f 	.word	0x3e927e4f
 800f500:	19cb1590 	.word	0x19cb1590
 800f504:	3efa01a0 	.word	0x3efa01a0
 800f508:	16c15177 	.word	0x16c15177
 800f50c:	3f56c16c 	.word	0x3f56c16c
 800f510:	5555554c 	.word	0x5555554c
 800f514:	3fa55555 	.word	0x3fa55555
 800f518:	00000000 	.word	0x00000000
 800f51c:	3ff00000 	.word	0x3ff00000
 800f520:	3fe00000 	.word	0x3fe00000
 800f524:	3fd33332 	.word	0x3fd33332
 800f528:	3ff00000 	.word	0x3ff00000
 800f52c:	3fe90000 	.word	0x3fe90000
 800f530:	3fd20000 	.word	0x3fd20000
 800f534:	00000000 	.word	0x00000000

0800f538 <__kernel_rem_pio2>:
 800f538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f53c:	ed2d 8b02 	vpush	{d8}
 800f540:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800f544:	f112 0f14 	cmn.w	r2, #20
 800f548:	9308      	str	r3, [sp, #32]
 800f54a:	9101      	str	r1, [sp, #4]
 800f54c:	4bc6      	ldr	r3, [pc, #792]	; (800f868 <__kernel_rem_pio2+0x330>)
 800f54e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800f550:	9009      	str	r0, [sp, #36]	; 0x24
 800f552:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f556:	9304      	str	r3, [sp, #16]
 800f558:	9b08      	ldr	r3, [sp, #32]
 800f55a:	f103 33ff 	add.w	r3, r3, #4294967295
 800f55e:	bfa8      	it	ge
 800f560:	1ed4      	subge	r4, r2, #3
 800f562:	9306      	str	r3, [sp, #24]
 800f564:	bfb2      	itee	lt
 800f566:	2400      	movlt	r4, #0
 800f568:	2318      	movge	r3, #24
 800f56a:	fb94 f4f3 	sdivge	r4, r4, r3
 800f56e:	f06f 0317 	mvn.w	r3, #23
 800f572:	fb04 3303 	mla	r3, r4, r3, r3
 800f576:	eb03 0a02 	add.w	sl, r3, r2
 800f57a:	9b04      	ldr	r3, [sp, #16]
 800f57c:	9a06      	ldr	r2, [sp, #24]
 800f57e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800f858 <__kernel_rem_pio2+0x320>
 800f582:	eb03 0802 	add.w	r8, r3, r2
 800f586:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800f588:	1aa7      	subs	r7, r4, r2
 800f58a:	ae20      	add	r6, sp, #128	; 0x80
 800f58c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f590:	2500      	movs	r5, #0
 800f592:	4545      	cmp	r5, r8
 800f594:	dd18      	ble.n	800f5c8 <__kernel_rem_pio2+0x90>
 800f596:	9b08      	ldr	r3, [sp, #32]
 800f598:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800f59c:	aa20      	add	r2, sp, #128	; 0x80
 800f59e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800f858 <__kernel_rem_pio2+0x320>
 800f5a2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f5a6:	f1c3 0301 	rsb	r3, r3, #1
 800f5aa:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800f5ae:	9307      	str	r3, [sp, #28]
 800f5b0:	9b07      	ldr	r3, [sp, #28]
 800f5b2:	9a04      	ldr	r2, [sp, #16]
 800f5b4:	4443      	add	r3, r8
 800f5b6:	429a      	cmp	r2, r3
 800f5b8:	db2f      	blt.n	800f61a <__kernel_rem_pio2+0xe2>
 800f5ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f5be:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800f5c2:	462f      	mov	r7, r5
 800f5c4:	2600      	movs	r6, #0
 800f5c6:	e01b      	b.n	800f600 <__kernel_rem_pio2+0xc8>
 800f5c8:	42ef      	cmn	r7, r5
 800f5ca:	d407      	bmi.n	800f5dc <__kernel_rem_pio2+0xa4>
 800f5cc:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f5d0:	f7f0 ffa8 	bl	8000524 <__aeabi_i2d>
 800f5d4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f5d8:	3501      	adds	r5, #1
 800f5da:	e7da      	b.n	800f592 <__kernel_rem_pio2+0x5a>
 800f5dc:	ec51 0b18 	vmov	r0, r1, d8
 800f5e0:	e7f8      	b.n	800f5d4 <__kernel_rem_pio2+0x9c>
 800f5e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f5e6:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f5ea:	f7f1 f805 	bl	80005f8 <__aeabi_dmul>
 800f5ee:	4602      	mov	r2, r0
 800f5f0:	460b      	mov	r3, r1
 800f5f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f5f6:	f7f0 fe49 	bl	800028c <__adddf3>
 800f5fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f5fe:	3601      	adds	r6, #1
 800f600:	9b06      	ldr	r3, [sp, #24]
 800f602:	429e      	cmp	r6, r3
 800f604:	f1a7 0708 	sub.w	r7, r7, #8
 800f608:	ddeb      	ble.n	800f5e2 <__kernel_rem_pio2+0xaa>
 800f60a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f60e:	3508      	adds	r5, #8
 800f610:	ecab 7b02 	vstmia	fp!, {d7}
 800f614:	f108 0801 	add.w	r8, r8, #1
 800f618:	e7ca      	b.n	800f5b0 <__kernel_rem_pio2+0x78>
 800f61a:	9b04      	ldr	r3, [sp, #16]
 800f61c:	aa0c      	add	r2, sp, #48	; 0x30
 800f61e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f622:	930b      	str	r3, [sp, #44]	; 0x2c
 800f624:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800f626:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f62a:	9c04      	ldr	r4, [sp, #16]
 800f62c:	930a      	str	r3, [sp, #40]	; 0x28
 800f62e:	ab98      	add	r3, sp, #608	; 0x260
 800f630:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f634:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800f638:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800f63c:	f8cd b008 	str.w	fp, [sp, #8]
 800f640:	4625      	mov	r5, r4
 800f642:	2d00      	cmp	r5, #0
 800f644:	dc78      	bgt.n	800f738 <__kernel_rem_pio2+0x200>
 800f646:	ec47 6b10 	vmov	d0, r6, r7
 800f64a:	4650      	mov	r0, sl
 800f64c:	f000 fc9c 	bl	800ff88 <scalbn>
 800f650:	ec57 6b10 	vmov	r6, r7, d0
 800f654:	2200      	movs	r2, #0
 800f656:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800f65a:	ee10 0a10 	vmov	r0, s0
 800f65e:	4639      	mov	r1, r7
 800f660:	f7f0 ffca 	bl	80005f8 <__aeabi_dmul>
 800f664:	ec41 0b10 	vmov	d0, r0, r1
 800f668:	f000 fb7a 	bl	800fd60 <floor>
 800f66c:	4b7f      	ldr	r3, [pc, #508]	; (800f86c <__kernel_rem_pio2+0x334>)
 800f66e:	ec51 0b10 	vmov	r0, r1, d0
 800f672:	2200      	movs	r2, #0
 800f674:	f7f0 ffc0 	bl	80005f8 <__aeabi_dmul>
 800f678:	4602      	mov	r2, r0
 800f67a:	460b      	mov	r3, r1
 800f67c:	4630      	mov	r0, r6
 800f67e:	4639      	mov	r1, r7
 800f680:	f7f0 fe02 	bl	8000288 <__aeabi_dsub>
 800f684:	460f      	mov	r7, r1
 800f686:	4606      	mov	r6, r0
 800f688:	f7f1 fa66 	bl	8000b58 <__aeabi_d2iz>
 800f68c:	9007      	str	r0, [sp, #28]
 800f68e:	f7f0 ff49 	bl	8000524 <__aeabi_i2d>
 800f692:	4602      	mov	r2, r0
 800f694:	460b      	mov	r3, r1
 800f696:	4630      	mov	r0, r6
 800f698:	4639      	mov	r1, r7
 800f69a:	f7f0 fdf5 	bl	8000288 <__aeabi_dsub>
 800f69e:	f1ba 0f00 	cmp.w	sl, #0
 800f6a2:	4606      	mov	r6, r0
 800f6a4:	460f      	mov	r7, r1
 800f6a6:	dd70      	ble.n	800f78a <__kernel_rem_pio2+0x252>
 800f6a8:	1e62      	subs	r2, r4, #1
 800f6aa:	ab0c      	add	r3, sp, #48	; 0x30
 800f6ac:	9d07      	ldr	r5, [sp, #28]
 800f6ae:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f6b2:	f1ca 0118 	rsb	r1, sl, #24
 800f6b6:	fa40 f301 	asr.w	r3, r0, r1
 800f6ba:	441d      	add	r5, r3
 800f6bc:	408b      	lsls	r3, r1
 800f6be:	1ac0      	subs	r0, r0, r3
 800f6c0:	ab0c      	add	r3, sp, #48	; 0x30
 800f6c2:	9507      	str	r5, [sp, #28]
 800f6c4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800f6c8:	f1ca 0317 	rsb	r3, sl, #23
 800f6cc:	fa40 f303 	asr.w	r3, r0, r3
 800f6d0:	9302      	str	r3, [sp, #8]
 800f6d2:	9b02      	ldr	r3, [sp, #8]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	dd66      	ble.n	800f7a6 <__kernel_rem_pio2+0x26e>
 800f6d8:	9b07      	ldr	r3, [sp, #28]
 800f6da:	2200      	movs	r2, #0
 800f6dc:	3301      	adds	r3, #1
 800f6de:	9307      	str	r3, [sp, #28]
 800f6e0:	4615      	mov	r5, r2
 800f6e2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800f6e6:	4294      	cmp	r4, r2
 800f6e8:	f300 8099 	bgt.w	800f81e <__kernel_rem_pio2+0x2e6>
 800f6ec:	f1ba 0f00 	cmp.w	sl, #0
 800f6f0:	dd07      	ble.n	800f702 <__kernel_rem_pio2+0x1ca>
 800f6f2:	f1ba 0f01 	cmp.w	sl, #1
 800f6f6:	f000 80a5 	beq.w	800f844 <__kernel_rem_pio2+0x30c>
 800f6fa:	f1ba 0f02 	cmp.w	sl, #2
 800f6fe:	f000 80c1 	beq.w	800f884 <__kernel_rem_pio2+0x34c>
 800f702:	9b02      	ldr	r3, [sp, #8]
 800f704:	2b02      	cmp	r3, #2
 800f706:	d14e      	bne.n	800f7a6 <__kernel_rem_pio2+0x26e>
 800f708:	4632      	mov	r2, r6
 800f70a:	463b      	mov	r3, r7
 800f70c:	4958      	ldr	r1, [pc, #352]	; (800f870 <__kernel_rem_pio2+0x338>)
 800f70e:	2000      	movs	r0, #0
 800f710:	f7f0 fdba 	bl	8000288 <__aeabi_dsub>
 800f714:	4606      	mov	r6, r0
 800f716:	460f      	mov	r7, r1
 800f718:	2d00      	cmp	r5, #0
 800f71a:	d044      	beq.n	800f7a6 <__kernel_rem_pio2+0x26e>
 800f71c:	4650      	mov	r0, sl
 800f71e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800f860 <__kernel_rem_pio2+0x328>
 800f722:	f000 fc31 	bl	800ff88 <scalbn>
 800f726:	4630      	mov	r0, r6
 800f728:	4639      	mov	r1, r7
 800f72a:	ec53 2b10 	vmov	r2, r3, d0
 800f72e:	f7f0 fdab 	bl	8000288 <__aeabi_dsub>
 800f732:	4606      	mov	r6, r0
 800f734:	460f      	mov	r7, r1
 800f736:	e036      	b.n	800f7a6 <__kernel_rem_pio2+0x26e>
 800f738:	4b4e      	ldr	r3, [pc, #312]	; (800f874 <__kernel_rem_pio2+0x33c>)
 800f73a:	2200      	movs	r2, #0
 800f73c:	4630      	mov	r0, r6
 800f73e:	4639      	mov	r1, r7
 800f740:	f7f0 ff5a 	bl	80005f8 <__aeabi_dmul>
 800f744:	f7f1 fa08 	bl	8000b58 <__aeabi_d2iz>
 800f748:	f7f0 feec 	bl	8000524 <__aeabi_i2d>
 800f74c:	4b4a      	ldr	r3, [pc, #296]	; (800f878 <__kernel_rem_pio2+0x340>)
 800f74e:	2200      	movs	r2, #0
 800f750:	4680      	mov	r8, r0
 800f752:	4689      	mov	r9, r1
 800f754:	f7f0 ff50 	bl	80005f8 <__aeabi_dmul>
 800f758:	4602      	mov	r2, r0
 800f75a:	460b      	mov	r3, r1
 800f75c:	4630      	mov	r0, r6
 800f75e:	4639      	mov	r1, r7
 800f760:	f7f0 fd92 	bl	8000288 <__aeabi_dsub>
 800f764:	f7f1 f9f8 	bl	8000b58 <__aeabi_d2iz>
 800f768:	9b02      	ldr	r3, [sp, #8]
 800f76a:	f843 0b04 	str.w	r0, [r3], #4
 800f76e:	3d01      	subs	r5, #1
 800f770:	9302      	str	r3, [sp, #8]
 800f772:	ab70      	add	r3, sp, #448	; 0x1c0
 800f774:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f77c:	4640      	mov	r0, r8
 800f77e:	4649      	mov	r1, r9
 800f780:	f7f0 fd84 	bl	800028c <__adddf3>
 800f784:	4606      	mov	r6, r0
 800f786:	460f      	mov	r7, r1
 800f788:	e75b      	b.n	800f642 <__kernel_rem_pio2+0x10a>
 800f78a:	d105      	bne.n	800f798 <__kernel_rem_pio2+0x260>
 800f78c:	1e63      	subs	r3, r4, #1
 800f78e:	aa0c      	add	r2, sp, #48	; 0x30
 800f790:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f794:	15c3      	asrs	r3, r0, #23
 800f796:	e79b      	b.n	800f6d0 <__kernel_rem_pio2+0x198>
 800f798:	4b38      	ldr	r3, [pc, #224]	; (800f87c <__kernel_rem_pio2+0x344>)
 800f79a:	2200      	movs	r2, #0
 800f79c:	f7f1 f9b2 	bl	8000b04 <__aeabi_dcmpge>
 800f7a0:	2800      	cmp	r0, #0
 800f7a2:	d139      	bne.n	800f818 <__kernel_rem_pio2+0x2e0>
 800f7a4:	9002      	str	r0, [sp, #8]
 800f7a6:	2200      	movs	r2, #0
 800f7a8:	2300      	movs	r3, #0
 800f7aa:	4630      	mov	r0, r6
 800f7ac:	4639      	mov	r1, r7
 800f7ae:	f7f1 f98b 	bl	8000ac8 <__aeabi_dcmpeq>
 800f7b2:	2800      	cmp	r0, #0
 800f7b4:	f000 80b4 	beq.w	800f920 <__kernel_rem_pio2+0x3e8>
 800f7b8:	f104 3bff 	add.w	fp, r4, #4294967295
 800f7bc:	465b      	mov	r3, fp
 800f7be:	2200      	movs	r2, #0
 800f7c0:	9904      	ldr	r1, [sp, #16]
 800f7c2:	428b      	cmp	r3, r1
 800f7c4:	da65      	bge.n	800f892 <__kernel_rem_pio2+0x35a>
 800f7c6:	2a00      	cmp	r2, #0
 800f7c8:	d07b      	beq.n	800f8c2 <__kernel_rem_pio2+0x38a>
 800f7ca:	ab0c      	add	r3, sp, #48	; 0x30
 800f7cc:	f1aa 0a18 	sub.w	sl, sl, #24
 800f7d0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	f000 80a0 	beq.w	800f91a <__kernel_rem_pio2+0x3e2>
 800f7da:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800f860 <__kernel_rem_pio2+0x328>
 800f7de:	4650      	mov	r0, sl
 800f7e0:	f000 fbd2 	bl	800ff88 <scalbn>
 800f7e4:	4f23      	ldr	r7, [pc, #140]	; (800f874 <__kernel_rem_pio2+0x33c>)
 800f7e6:	ec55 4b10 	vmov	r4, r5, d0
 800f7ea:	46d8      	mov	r8, fp
 800f7ec:	2600      	movs	r6, #0
 800f7ee:	f1b8 0f00 	cmp.w	r8, #0
 800f7f2:	f280 80cf 	bge.w	800f994 <__kernel_rem_pio2+0x45c>
 800f7f6:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800f858 <__kernel_rem_pio2+0x320>
 800f7fa:	465f      	mov	r7, fp
 800f7fc:	f04f 0800 	mov.w	r8, #0
 800f800:	2f00      	cmp	r7, #0
 800f802:	f2c0 80fd 	blt.w	800fa00 <__kernel_rem_pio2+0x4c8>
 800f806:	ab70      	add	r3, sp, #448	; 0x1c0
 800f808:	f8df a074 	ldr.w	sl, [pc, #116]	; 800f880 <__kernel_rem_pio2+0x348>
 800f80c:	ec55 4b18 	vmov	r4, r5, d8
 800f810:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800f814:	2600      	movs	r6, #0
 800f816:	e0e5      	b.n	800f9e4 <__kernel_rem_pio2+0x4ac>
 800f818:	2302      	movs	r3, #2
 800f81a:	9302      	str	r3, [sp, #8]
 800f81c:	e75c      	b.n	800f6d8 <__kernel_rem_pio2+0x1a0>
 800f81e:	f8db 3000 	ldr.w	r3, [fp]
 800f822:	b955      	cbnz	r5, 800f83a <__kernel_rem_pio2+0x302>
 800f824:	b123      	cbz	r3, 800f830 <__kernel_rem_pio2+0x2f8>
 800f826:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800f82a:	f8cb 3000 	str.w	r3, [fp]
 800f82e:	2301      	movs	r3, #1
 800f830:	3201      	adds	r2, #1
 800f832:	f10b 0b04 	add.w	fp, fp, #4
 800f836:	461d      	mov	r5, r3
 800f838:	e755      	b.n	800f6e6 <__kernel_rem_pio2+0x1ae>
 800f83a:	1acb      	subs	r3, r1, r3
 800f83c:	f8cb 3000 	str.w	r3, [fp]
 800f840:	462b      	mov	r3, r5
 800f842:	e7f5      	b.n	800f830 <__kernel_rem_pio2+0x2f8>
 800f844:	1e62      	subs	r2, r4, #1
 800f846:	ab0c      	add	r3, sp, #48	; 0x30
 800f848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f84c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f850:	a90c      	add	r1, sp, #48	; 0x30
 800f852:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f856:	e754      	b.n	800f702 <__kernel_rem_pio2+0x1ca>
	...
 800f864:	3ff00000 	.word	0x3ff00000
 800f868:	08067a10 	.word	0x08067a10
 800f86c:	40200000 	.word	0x40200000
 800f870:	3ff00000 	.word	0x3ff00000
 800f874:	3e700000 	.word	0x3e700000
 800f878:	41700000 	.word	0x41700000
 800f87c:	3fe00000 	.word	0x3fe00000
 800f880:	080679d0 	.word	0x080679d0
 800f884:	1e62      	subs	r2, r4, #1
 800f886:	ab0c      	add	r3, sp, #48	; 0x30
 800f888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f88c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f890:	e7de      	b.n	800f850 <__kernel_rem_pio2+0x318>
 800f892:	a90c      	add	r1, sp, #48	; 0x30
 800f894:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800f898:	3b01      	subs	r3, #1
 800f89a:	430a      	orrs	r2, r1
 800f89c:	e790      	b.n	800f7c0 <__kernel_rem_pio2+0x288>
 800f89e:	3301      	adds	r3, #1
 800f8a0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800f8a4:	2900      	cmp	r1, #0
 800f8a6:	d0fa      	beq.n	800f89e <__kernel_rem_pio2+0x366>
 800f8a8:	9a08      	ldr	r2, [sp, #32]
 800f8aa:	18e3      	adds	r3, r4, r3
 800f8ac:	18a6      	adds	r6, r4, r2
 800f8ae:	aa20      	add	r2, sp, #128	; 0x80
 800f8b0:	1c65      	adds	r5, r4, #1
 800f8b2:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800f8b6:	9302      	str	r3, [sp, #8]
 800f8b8:	9b02      	ldr	r3, [sp, #8]
 800f8ba:	42ab      	cmp	r3, r5
 800f8bc:	da04      	bge.n	800f8c8 <__kernel_rem_pio2+0x390>
 800f8be:	461c      	mov	r4, r3
 800f8c0:	e6b5      	b.n	800f62e <__kernel_rem_pio2+0xf6>
 800f8c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f8c4:	2301      	movs	r3, #1
 800f8c6:	e7eb      	b.n	800f8a0 <__kernel_rem_pio2+0x368>
 800f8c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f8ce:	f7f0 fe29 	bl	8000524 <__aeabi_i2d>
 800f8d2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f8d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8d8:	46b3      	mov	fp, r6
 800f8da:	461c      	mov	r4, r3
 800f8dc:	2700      	movs	r7, #0
 800f8de:	f04f 0800 	mov.w	r8, #0
 800f8e2:	f04f 0900 	mov.w	r9, #0
 800f8e6:	9b06      	ldr	r3, [sp, #24]
 800f8e8:	429f      	cmp	r7, r3
 800f8ea:	dd06      	ble.n	800f8fa <__kernel_rem_pio2+0x3c2>
 800f8ec:	ab70      	add	r3, sp, #448	; 0x1c0
 800f8ee:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f8f2:	e9c3 8900 	strd	r8, r9, [r3]
 800f8f6:	3501      	adds	r5, #1
 800f8f8:	e7de      	b.n	800f8b8 <__kernel_rem_pio2+0x380>
 800f8fa:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800f8fe:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800f902:	f7f0 fe79 	bl	80005f8 <__aeabi_dmul>
 800f906:	4602      	mov	r2, r0
 800f908:	460b      	mov	r3, r1
 800f90a:	4640      	mov	r0, r8
 800f90c:	4649      	mov	r1, r9
 800f90e:	f7f0 fcbd 	bl	800028c <__adddf3>
 800f912:	3701      	adds	r7, #1
 800f914:	4680      	mov	r8, r0
 800f916:	4689      	mov	r9, r1
 800f918:	e7e5      	b.n	800f8e6 <__kernel_rem_pio2+0x3ae>
 800f91a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f91e:	e754      	b.n	800f7ca <__kernel_rem_pio2+0x292>
 800f920:	ec47 6b10 	vmov	d0, r6, r7
 800f924:	f1ca 0000 	rsb	r0, sl, #0
 800f928:	f000 fb2e 	bl	800ff88 <scalbn>
 800f92c:	ec57 6b10 	vmov	r6, r7, d0
 800f930:	4b9f      	ldr	r3, [pc, #636]	; (800fbb0 <__kernel_rem_pio2+0x678>)
 800f932:	ee10 0a10 	vmov	r0, s0
 800f936:	2200      	movs	r2, #0
 800f938:	4639      	mov	r1, r7
 800f93a:	f7f1 f8e3 	bl	8000b04 <__aeabi_dcmpge>
 800f93e:	b300      	cbz	r0, 800f982 <__kernel_rem_pio2+0x44a>
 800f940:	4b9c      	ldr	r3, [pc, #624]	; (800fbb4 <__kernel_rem_pio2+0x67c>)
 800f942:	2200      	movs	r2, #0
 800f944:	4630      	mov	r0, r6
 800f946:	4639      	mov	r1, r7
 800f948:	f7f0 fe56 	bl	80005f8 <__aeabi_dmul>
 800f94c:	f7f1 f904 	bl	8000b58 <__aeabi_d2iz>
 800f950:	4605      	mov	r5, r0
 800f952:	f7f0 fde7 	bl	8000524 <__aeabi_i2d>
 800f956:	4b96      	ldr	r3, [pc, #600]	; (800fbb0 <__kernel_rem_pio2+0x678>)
 800f958:	2200      	movs	r2, #0
 800f95a:	f7f0 fe4d 	bl	80005f8 <__aeabi_dmul>
 800f95e:	460b      	mov	r3, r1
 800f960:	4602      	mov	r2, r0
 800f962:	4639      	mov	r1, r7
 800f964:	4630      	mov	r0, r6
 800f966:	f7f0 fc8f 	bl	8000288 <__aeabi_dsub>
 800f96a:	f7f1 f8f5 	bl	8000b58 <__aeabi_d2iz>
 800f96e:	f104 0b01 	add.w	fp, r4, #1
 800f972:	ab0c      	add	r3, sp, #48	; 0x30
 800f974:	f10a 0a18 	add.w	sl, sl, #24
 800f978:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f97c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800f980:	e72b      	b.n	800f7da <__kernel_rem_pio2+0x2a2>
 800f982:	4630      	mov	r0, r6
 800f984:	4639      	mov	r1, r7
 800f986:	f7f1 f8e7 	bl	8000b58 <__aeabi_d2iz>
 800f98a:	ab0c      	add	r3, sp, #48	; 0x30
 800f98c:	46a3      	mov	fp, r4
 800f98e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f992:	e722      	b.n	800f7da <__kernel_rem_pio2+0x2a2>
 800f994:	ab70      	add	r3, sp, #448	; 0x1c0
 800f996:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800f99a:	ab0c      	add	r3, sp, #48	; 0x30
 800f99c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800f9a0:	f7f0 fdc0 	bl	8000524 <__aeabi_i2d>
 800f9a4:	4622      	mov	r2, r4
 800f9a6:	462b      	mov	r3, r5
 800f9a8:	f7f0 fe26 	bl	80005f8 <__aeabi_dmul>
 800f9ac:	4632      	mov	r2, r6
 800f9ae:	e9c9 0100 	strd	r0, r1, [r9]
 800f9b2:	463b      	mov	r3, r7
 800f9b4:	4620      	mov	r0, r4
 800f9b6:	4629      	mov	r1, r5
 800f9b8:	f7f0 fe1e 	bl	80005f8 <__aeabi_dmul>
 800f9bc:	f108 38ff 	add.w	r8, r8, #4294967295
 800f9c0:	4604      	mov	r4, r0
 800f9c2:	460d      	mov	r5, r1
 800f9c4:	e713      	b.n	800f7ee <__kernel_rem_pio2+0x2b6>
 800f9c6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800f9ca:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800f9ce:	f7f0 fe13 	bl	80005f8 <__aeabi_dmul>
 800f9d2:	4602      	mov	r2, r0
 800f9d4:	460b      	mov	r3, r1
 800f9d6:	4620      	mov	r0, r4
 800f9d8:	4629      	mov	r1, r5
 800f9da:	f7f0 fc57 	bl	800028c <__adddf3>
 800f9de:	3601      	adds	r6, #1
 800f9e0:	4604      	mov	r4, r0
 800f9e2:	460d      	mov	r5, r1
 800f9e4:	9b04      	ldr	r3, [sp, #16]
 800f9e6:	429e      	cmp	r6, r3
 800f9e8:	dc01      	bgt.n	800f9ee <__kernel_rem_pio2+0x4b6>
 800f9ea:	45b0      	cmp	r8, r6
 800f9ec:	daeb      	bge.n	800f9c6 <__kernel_rem_pio2+0x48e>
 800f9ee:	ab48      	add	r3, sp, #288	; 0x120
 800f9f0:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f9f4:	e9c3 4500 	strd	r4, r5, [r3]
 800f9f8:	3f01      	subs	r7, #1
 800f9fa:	f108 0801 	add.w	r8, r8, #1
 800f9fe:	e6ff      	b.n	800f800 <__kernel_rem_pio2+0x2c8>
 800fa00:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800fa02:	2b02      	cmp	r3, #2
 800fa04:	dc0b      	bgt.n	800fa1e <__kernel_rem_pio2+0x4e6>
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	dc6e      	bgt.n	800fae8 <__kernel_rem_pio2+0x5b0>
 800fa0a:	d045      	beq.n	800fa98 <__kernel_rem_pio2+0x560>
 800fa0c:	9b07      	ldr	r3, [sp, #28]
 800fa0e:	f003 0007 	and.w	r0, r3, #7
 800fa12:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800fa16:	ecbd 8b02 	vpop	{d8}
 800fa1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa1e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800fa20:	2b03      	cmp	r3, #3
 800fa22:	d1f3      	bne.n	800fa0c <__kernel_rem_pio2+0x4d4>
 800fa24:	ab48      	add	r3, sp, #288	; 0x120
 800fa26:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800fa2a:	46d0      	mov	r8, sl
 800fa2c:	46d9      	mov	r9, fp
 800fa2e:	f1b9 0f00 	cmp.w	r9, #0
 800fa32:	f1a8 0808 	sub.w	r8, r8, #8
 800fa36:	dc64      	bgt.n	800fb02 <__kernel_rem_pio2+0x5ca>
 800fa38:	465c      	mov	r4, fp
 800fa3a:	2c01      	cmp	r4, #1
 800fa3c:	f1aa 0a08 	sub.w	sl, sl, #8
 800fa40:	dc7e      	bgt.n	800fb40 <__kernel_rem_pio2+0x608>
 800fa42:	2000      	movs	r0, #0
 800fa44:	2100      	movs	r1, #0
 800fa46:	f1bb 0f01 	cmp.w	fp, #1
 800fa4a:	f300 8097 	bgt.w	800fb7c <__kernel_rem_pio2+0x644>
 800fa4e:	9b02      	ldr	r3, [sp, #8]
 800fa50:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800fa54:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	f040 8099 	bne.w	800fb90 <__kernel_rem_pio2+0x658>
 800fa5e:	9b01      	ldr	r3, [sp, #4]
 800fa60:	e9c3 5600 	strd	r5, r6, [r3]
 800fa64:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800fa68:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800fa6c:	e7ce      	b.n	800fa0c <__kernel_rem_pio2+0x4d4>
 800fa6e:	ab48      	add	r3, sp, #288	; 0x120
 800fa70:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800fa74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa78:	f7f0 fc08 	bl	800028c <__adddf3>
 800fa7c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fa80:	f1bb 0f00 	cmp.w	fp, #0
 800fa84:	daf3      	bge.n	800fa6e <__kernel_rem_pio2+0x536>
 800fa86:	9b02      	ldr	r3, [sp, #8]
 800fa88:	b113      	cbz	r3, 800fa90 <__kernel_rem_pio2+0x558>
 800fa8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fa8e:	4619      	mov	r1, r3
 800fa90:	9b01      	ldr	r3, [sp, #4]
 800fa92:	e9c3 0100 	strd	r0, r1, [r3]
 800fa96:	e7b9      	b.n	800fa0c <__kernel_rem_pio2+0x4d4>
 800fa98:	2000      	movs	r0, #0
 800fa9a:	2100      	movs	r1, #0
 800fa9c:	e7f0      	b.n	800fa80 <__kernel_rem_pio2+0x548>
 800fa9e:	ab48      	add	r3, sp, #288	; 0x120
 800faa0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800faa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faa8:	f7f0 fbf0 	bl	800028c <__adddf3>
 800faac:	3c01      	subs	r4, #1
 800faae:	2c00      	cmp	r4, #0
 800fab0:	daf5      	bge.n	800fa9e <__kernel_rem_pio2+0x566>
 800fab2:	9b02      	ldr	r3, [sp, #8]
 800fab4:	b1e3      	cbz	r3, 800faf0 <__kernel_rem_pio2+0x5b8>
 800fab6:	4602      	mov	r2, r0
 800fab8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fabc:	9c01      	ldr	r4, [sp, #4]
 800fabe:	e9c4 2300 	strd	r2, r3, [r4]
 800fac2:	4602      	mov	r2, r0
 800fac4:	460b      	mov	r3, r1
 800fac6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800faca:	f7f0 fbdd 	bl	8000288 <__aeabi_dsub>
 800face:	ad4a      	add	r5, sp, #296	; 0x128
 800fad0:	2401      	movs	r4, #1
 800fad2:	45a3      	cmp	fp, r4
 800fad4:	da0f      	bge.n	800faf6 <__kernel_rem_pio2+0x5be>
 800fad6:	9b02      	ldr	r3, [sp, #8]
 800fad8:	b113      	cbz	r3, 800fae0 <__kernel_rem_pio2+0x5a8>
 800fada:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fade:	4619      	mov	r1, r3
 800fae0:	9b01      	ldr	r3, [sp, #4]
 800fae2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800fae6:	e791      	b.n	800fa0c <__kernel_rem_pio2+0x4d4>
 800fae8:	465c      	mov	r4, fp
 800faea:	2000      	movs	r0, #0
 800faec:	2100      	movs	r1, #0
 800faee:	e7de      	b.n	800faae <__kernel_rem_pio2+0x576>
 800faf0:	4602      	mov	r2, r0
 800faf2:	460b      	mov	r3, r1
 800faf4:	e7e2      	b.n	800fabc <__kernel_rem_pio2+0x584>
 800faf6:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800fafa:	f7f0 fbc7 	bl	800028c <__adddf3>
 800fafe:	3401      	adds	r4, #1
 800fb00:	e7e7      	b.n	800fad2 <__kernel_rem_pio2+0x59a>
 800fb02:	e9d8 4500 	ldrd	r4, r5, [r8]
 800fb06:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800fb0a:	4620      	mov	r0, r4
 800fb0c:	4632      	mov	r2, r6
 800fb0e:	463b      	mov	r3, r7
 800fb10:	4629      	mov	r1, r5
 800fb12:	f7f0 fbbb 	bl	800028c <__adddf3>
 800fb16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fb1a:	4602      	mov	r2, r0
 800fb1c:	460b      	mov	r3, r1
 800fb1e:	4620      	mov	r0, r4
 800fb20:	4629      	mov	r1, r5
 800fb22:	f7f0 fbb1 	bl	8000288 <__aeabi_dsub>
 800fb26:	4632      	mov	r2, r6
 800fb28:	463b      	mov	r3, r7
 800fb2a:	f7f0 fbaf 	bl	800028c <__adddf3>
 800fb2e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800fb32:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800fb36:	ed88 7b00 	vstr	d7, [r8]
 800fb3a:	f109 39ff 	add.w	r9, r9, #4294967295
 800fb3e:	e776      	b.n	800fa2e <__kernel_rem_pio2+0x4f6>
 800fb40:	e9da 8900 	ldrd	r8, r9, [sl]
 800fb44:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800fb48:	4640      	mov	r0, r8
 800fb4a:	4632      	mov	r2, r6
 800fb4c:	463b      	mov	r3, r7
 800fb4e:	4649      	mov	r1, r9
 800fb50:	f7f0 fb9c 	bl	800028c <__adddf3>
 800fb54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fb58:	4602      	mov	r2, r0
 800fb5a:	460b      	mov	r3, r1
 800fb5c:	4640      	mov	r0, r8
 800fb5e:	4649      	mov	r1, r9
 800fb60:	f7f0 fb92 	bl	8000288 <__aeabi_dsub>
 800fb64:	4632      	mov	r2, r6
 800fb66:	463b      	mov	r3, r7
 800fb68:	f7f0 fb90 	bl	800028c <__adddf3>
 800fb6c:	ed9d 7b04 	vldr	d7, [sp, #16]
 800fb70:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fb74:	ed8a 7b00 	vstr	d7, [sl]
 800fb78:	3c01      	subs	r4, #1
 800fb7a:	e75e      	b.n	800fa3a <__kernel_rem_pio2+0x502>
 800fb7c:	ab48      	add	r3, sp, #288	; 0x120
 800fb7e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800fb82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb86:	f7f0 fb81 	bl	800028c <__adddf3>
 800fb8a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fb8e:	e75a      	b.n	800fa46 <__kernel_rem_pio2+0x50e>
 800fb90:	9b01      	ldr	r3, [sp, #4]
 800fb92:	9a01      	ldr	r2, [sp, #4]
 800fb94:	601d      	str	r5, [r3, #0]
 800fb96:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800fb9a:	605c      	str	r4, [r3, #4]
 800fb9c:	609f      	str	r7, [r3, #8]
 800fb9e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800fba2:	60d3      	str	r3, [r2, #12]
 800fba4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fba8:	6110      	str	r0, [r2, #16]
 800fbaa:	6153      	str	r3, [r2, #20]
 800fbac:	e72e      	b.n	800fa0c <__kernel_rem_pio2+0x4d4>
 800fbae:	bf00      	nop
 800fbb0:	41700000 	.word	0x41700000
 800fbb4:	3e700000 	.word	0x3e700000

0800fbb8 <__kernel_sin>:
 800fbb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbbc:	ed2d 8b04 	vpush	{d8-d9}
 800fbc0:	eeb0 8a41 	vmov.f32	s16, s2
 800fbc4:	eef0 8a61 	vmov.f32	s17, s3
 800fbc8:	ec55 4b10 	vmov	r4, r5, d0
 800fbcc:	b083      	sub	sp, #12
 800fbce:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800fbd2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800fbd6:	9001      	str	r0, [sp, #4]
 800fbd8:	da06      	bge.n	800fbe8 <__kernel_sin+0x30>
 800fbda:	ee10 0a10 	vmov	r0, s0
 800fbde:	4629      	mov	r1, r5
 800fbe0:	f7f0 ffba 	bl	8000b58 <__aeabi_d2iz>
 800fbe4:	2800      	cmp	r0, #0
 800fbe6:	d051      	beq.n	800fc8c <__kernel_sin+0xd4>
 800fbe8:	4622      	mov	r2, r4
 800fbea:	462b      	mov	r3, r5
 800fbec:	4620      	mov	r0, r4
 800fbee:	4629      	mov	r1, r5
 800fbf0:	f7f0 fd02 	bl	80005f8 <__aeabi_dmul>
 800fbf4:	4682      	mov	sl, r0
 800fbf6:	468b      	mov	fp, r1
 800fbf8:	4602      	mov	r2, r0
 800fbfa:	460b      	mov	r3, r1
 800fbfc:	4620      	mov	r0, r4
 800fbfe:	4629      	mov	r1, r5
 800fc00:	f7f0 fcfa 	bl	80005f8 <__aeabi_dmul>
 800fc04:	a341      	add	r3, pc, #260	; (adr r3, 800fd0c <__kernel_sin+0x154>)
 800fc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc0a:	4680      	mov	r8, r0
 800fc0c:	4689      	mov	r9, r1
 800fc0e:	4650      	mov	r0, sl
 800fc10:	4659      	mov	r1, fp
 800fc12:	f7f0 fcf1 	bl	80005f8 <__aeabi_dmul>
 800fc16:	a33f      	add	r3, pc, #252	; (adr r3, 800fd14 <__kernel_sin+0x15c>)
 800fc18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc1c:	f7f0 fb34 	bl	8000288 <__aeabi_dsub>
 800fc20:	4652      	mov	r2, sl
 800fc22:	465b      	mov	r3, fp
 800fc24:	f7f0 fce8 	bl	80005f8 <__aeabi_dmul>
 800fc28:	a33c      	add	r3, pc, #240	; (adr r3, 800fd1c <__kernel_sin+0x164>)
 800fc2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc2e:	f7f0 fb2d 	bl	800028c <__adddf3>
 800fc32:	4652      	mov	r2, sl
 800fc34:	465b      	mov	r3, fp
 800fc36:	f7f0 fcdf 	bl	80005f8 <__aeabi_dmul>
 800fc3a:	a33a      	add	r3, pc, #232	; (adr r3, 800fd24 <__kernel_sin+0x16c>)
 800fc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc40:	f7f0 fb22 	bl	8000288 <__aeabi_dsub>
 800fc44:	4652      	mov	r2, sl
 800fc46:	465b      	mov	r3, fp
 800fc48:	f7f0 fcd6 	bl	80005f8 <__aeabi_dmul>
 800fc4c:	a337      	add	r3, pc, #220	; (adr r3, 800fd2c <__kernel_sin+0x174>)
 800fc4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc52:	f7f0 fb1b 	bl	800028c <__adddf3>
 800fc56:	9b01      	ldr	r3, [sp, #4]
 800fc58:	4606      	mov	r6, r0
 800fc5a:	460f      	mov	r7, r1
 800fc5c:	b9eb      	cbnz	r3, 800fc9a <__kernel_sin+0xe2>
 800fc5e:	4602      	mov	r2, r0
 800fc60:	460b      	mov	r3, r1
 800fc62:	4650      	mov	r0, sl
 800fc64:	4659      	mov	r1, fp
 800fc66:	f7f0 fcc7 	bl	80005f8 <__aeabi_dmul>
 800fc6a:	a325      	add	r3, pc, #148	; (adr r3, 800fd00 <__kernel_sin+0x148>)
 800fc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc70:	f7f0 fb0a 	bl	8000288 <__aeabi_dsub>
 800fc74:	4642      	mov	r2, r8
 800fc76:	464b      	mov	r3, r9
 800fc78:	f7f0 fcbe 	bl	80005f8 <__aeabi_dmul>
 800fc7c:	4602      	mov	r2, r0
 800fc7e:	460b      	mov	r3, r1
 800fc80:	4620      	mov	r0, r4
 800fc82:	4629      	mov	r1, r5
 800fc84:	f7f0 fb02 	bl	800028c <__adddf3>
 800fc88:	4604      	mov	r4, r0
 800fc8a:	460d      	mov	r5, r1
 800fc8c:	ec45 4b10 	vmov	d0, r4, r5
 800fc90:	b003      	add	sp, #12
 800fc92:	ecbd 8b04 	vpop	{d8-d9}
 800fc96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc9a:	4b1b      	ldr	r3, [pc, #108]	; (800fd08 <__kernel_sin+0x150>)
 800fc9c:	ec51 0b18 	vmov	r0, r1, d8
 800fca0:	2200      	movs	r2, #0
 800fca2:	f7f0 fca9 	bl	80005f8 <__aeabi_dmul>
 800fca6:	4632      	mov	r2, r6
 800fca8:	ec41 0b19 	vmov	d9, r0, r1
 800fcac:	463b      	mov	r3, r7
 800fcae:	4640      	mov	r0, r8
 800fcb0:	4649      	mov	r1, r9
 800fcb2:	f7f0 fca1 	bl	80005f8 <__aeabi_dmul>
 800fcb6:	4602      	mov	r2, r0
 800fcb8:	460b      	mov	r3, r1
 800fcba:	ec51 0b19 	vmov	r0, r1, d9
 800fcbe:	f7f0 fae3 	bl	8000288 <__aeabi_dsub>
 800fcc2:	4652      	mov	r2, sl
 800fcc4:	465b      	mov	r3, fp
 800fcc6:	f7f0 fc97 	bl	80005f8 <__aeabi_dmul>
 800fcca:	ec53 2b18 	vmov	r2, r3, d8
 800fcce:	f7f0 fadb 	bl	8000288 <__aeabi_dsub>
 800fcd2:	a30b      	add	r3, pc, #44	; (adr r3, 800fd00 <__kernel_sin+0x148>)
 800fcd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcd8:	4606      	mov	r6, r0
 800fcda:	460f      	mov	r7, r1
 800fcdc:	4640      	mov	r0, r8
 800fcde:	4649      	mov	r1, r9
 800fce0:	f7f0 fc8a 	bl	80005f8 <__aeabi_dmul>
 800fce4:	4602      	mov	r2, r0
 800fce6:	460b      	mov	r3, r1
 800fce8:	4630      	mov	r0, r6
 800fcea:	4639      	mov	r1, r7
 800fcec:	f7f0 face 	bl	800028c <__adddf3>
 800fcf0:	4602      	mov	r2, r0
 800fcf2:	460b      	mov	r3, r1
 800fcf4:	4620      	mov	r0, r4
 800fcf6:	4629      	mov	r1, r5
 800fcf8:	f7f0 fac6 	bl	8000288 <__aeabi_dsub>
 800fcfc:	e7c4      	b.n	800fc88 <__kernel_sin+0xd0>
 800fcfe:	bf00      	nop
 800fd00:	55555549 	.word	0x55555549
 800fd04:	3fc55555 	.word	0x3fc55555
 800fd08:	3fe00000 	.word	0x3fe00000
 800fd0c:	5acfd57c 	.word	0x5acfd57c
 800fd10:	3de5d93a 	.word	0x3de5d93a
 800fd14:	8a2b9ceb 	.word	0x8a2b9ceb
 800fd18:	3e5ae5e6 	.word	0x3e5ae5e6
 800fd1c:	57b1fe7d 	.word	0x57b1fe7d
 800fd20:	3ec71de3 	.word	0x3ec71de3
 800fd24:	19c161d5 	.word	0x19c161d5
 800fd28:	3f2a01a0 	.word	0x3f2a01a0
 800fd2c:	1110f8a6 	.word	0x1110f8a6
 800fd30:	3f811111 	.word	0x3f811111

0800fd34 <fabs>:
 800fd34:	ec51 0b10 	vmov	r0, r1, d0
 800fd38:	ee10 2a10 	vmov	r2, s0
 800fd3c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fd40:	ec43 2b10 	vmov	d0, r2, r3
 800fd44:	4770      	bx	lr

0800fd46 <finite>:
 800fd46:	b082      	sub	sp, #8
 800fd48:	ed8d 0b00 	vstr	d0, [sp]
 800fd4c:	9801      	ldr	r0, [sp, #4]
 800fd4e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800fd52:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800fd56:	0fc0      	lsrs	r0, r0, #31
 800fd58:	b002      	add	sp, #8
 800fd5a:	4770      	bx	lr
 800fd5c:	0000      	movs	r0, r0
	...

0800fd60 <floor>:
 800fd60:	ec51 0b10 	vmov	r0, r1, d0
 800fd64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd68:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800fd6c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800fd70:	2e13      	cmp	r6, #19
 800fd72:	ee10 5a10 	vmov	r5, s0
 800fd76:	ee10 8a10 	vmov	r8, s0
 800fd7a:	460c      	mov	r4, r1
 800fd7c:	dc32      	bgt.n	800fde4 <floor+0x84>
 800fd7e:	2e00      	cmp	r6, #0
 800fd80:	da14      	bge.n	800fdac <floor+0x4c>
 800fd82:	a333      	add	r3, pc, #204	; (adr r3, 800fe50 <floor+0xf0>)
 800fd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd88:	f7f0 fa80 	bl	800028c <__adddf3>
 800fd8c:	2200      	movs	r2, #0
 800fd8e:	2300      	movs	r3, #0
 800fd90:	f7f0 fec2 	bl	8000b18 <__aeabi_dcmpgt>
 800fd94:	b138      	cbz	r0, 800fda6 <floor+0x46>
 800fd96:	2c00      	cmp	r4, #0
 800fd98:	da57      	bge.n	800fe4a <floor+0xea>
 800fd9a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800fd9e:	431d      	orrs	r5, r3
 800fda0:	d001      	beq.n	800fda6 <floor+0x46>
 800fda2:	4c2d      	ldr	r4, [pc, #180]	; (800fe58 <floor+0xf8>)
 800fda4:	2500      	movs	r5, #0
 800fda6:	4621      	mov	r1, r4
 800fda8:	4628      	mov	r0, r5
 800fdaa:	e025      	b.n	800fdf8 <floor+0x98>
 800fdac:	4f2b      	ldr	r7, [pc, #172]	; (800fe5c <floor+0xfc>)
 800fdae:	4137      	asrs	r7, r6
 800fdb0:	ea01 0307 	and.w	r3, r1, r7
 800fdb4:	4303      	orrs	r3, r0
 800fdb6:	d01f      	beq.n	800fdf8 <floor+0x98>
 800fdb8:	a325      	add	r3, pc, #148	; (adr r3, 800fe50 <floor+0xf0>)
 800fdba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdbe:	f7f0 fa65 	bl	800028c <__adddf3>
 800fdc2:	2200      	movs	r2, #0
 800fdc4:	2300      	movs	r3, #0
 800fdc6:	f7f0 fea7 	bl	8000b18 <__aeabi_dcmpgt>
 800fdca:	2800      	cmp	r0, #0
 800fdcc:	d0eb      	beq.n	800fda6 <floor+0x46>
 800fdce:	2c00      	cmp	r4, #0
 800fdd0:	bfbe      	ittt	lt
 800fdd2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800fdd6:	fa43 f606 	asrlt.w	r6, r3, r6
 800fdda:	19a4      	addlt	r4, r4, r6
 800fddc:	ea24 0407 	bic.w	r4, r4, r7
 800fde0:	2500      	movs	r5, #0
 800fde2:	e7e0      	b.n	800fda6 <floor+0x46>
 800fde4:	2e33      	cmp	r6, #51	; 0x33
 800fde6:	dd0b      	ble.n	800fe00 <floor+0xa0>
 800fde8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800fdec:	d104      	bne.n	800fdf8 <floor+0x98>
 800fdee:	ee10 2a10 	vmov	r2, s0
 800fdf2:	460b      	mov	r3, r1
 800fdf4:	f7f0 fa4a 	bl	800028c <__adddf3>
 800fdf8:	ec41 0b10 	vmov	d0, r0, r1
 800fdfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe00:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800fe04:	f04f 33ff 	mov.w	r3, #4294967295
 800fe08:	fa23 f707 	lsr.w	r7, r3, r7
 800fe0c:	4207      	tst	r7, r0
 800fe0e:	d0f3      	beq.n	800fdf8 <floor+0x98>
 800fe10:	a30f      	add	r3, pc, #60	; (adr r3, 800fe50 <floor+0xf0>)
 800fe12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe16:	f7f0 fa39 	bl	800028c <__adddf3>
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	f7f0 fe7b 	bl	8000b18 <__aeabi_dcmpgt>
 800fe22:	2800      	cmp	r0, #0
 800fe24:	d0bf      	beq.n	800fda6 <floor+0x46>
 800fe26:	2c00      	cmp	r4, #0
 800fe28:	da02      	bge.n	800fe30 <floor+0xd0>
 800fe2a:	2e14      	cmp	r6, #20
 800fe2c:	d103      	bne.n	800fe36 <floor+0xd6>
 800fe2e:	3401      	adds	r4, #1
 800fe30:	ea25 0507 	bic.w	r5, r5, r7
 800fe34:	e7b7      	b.n	800fda6 <floor+0x46>
 800fe36:	2301      	movs	r3, #1
 800fe38:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800fe3c:	fa03 f606 	lsl.w	r6, r3, r6
 800fe40:	4435      	add	r5, r6
 800fe42:	4545      	cmp	r5, r8
 800fe44:	bf38      	it	cc
 800fe46:	18e4      	addcc	r4, r4, r3
 800fe48:	e7f2      	b.n	800fe30 <floor+0xd0>
 800fe4a:	2500      	movs	r5, #0
 800fe4c:	462c      	mov	r4, r5
 800fe4e:	e7aa      	b.n	800fda6 <floor+0x46>
 800fe50:	8800759c 	.word	0x8800759c
 800fe54:	7e37e43c 	.word	0x7e37e43c
 800fe58:	bff00000 	.word	0xbff00000
 800fe5c:	000fffff 	.word	0x000fffff

0800fe60 <nan>:
 800fe60:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fe68 <nan+0x8>
 800fe64:	4770      	bx	lr
 800fe66:	bf00      	nop
 800fe68:	00000000 	.word	0x00000000
 800fe6c:	7ff80000 	.word	0x7ff80000

0800fe70 <rint>:
 800fe70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fe72:	ec51 0b10 	vmov	r0, r1, d0
 800fe76:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800fe7a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800fe7e:	2e13      	cmp	r6, #19
 800fe80:	ee10 4a10 	vmov	r4, s0
 800fe84:	460b      	mov	r3, r1
 800fe86:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800fe8a:	dc58      	bgt.n	800ff3e <rint+0xce>
 800fe8c:	2e00      	cmp	r6, #0
 800fe8e:	da2b      	bge.n	800fee8 <rint+0x78>
 800fe90:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800fe94:	4302      	orrs	r2, r0
 800fe96:	d023      	beq.n	800fee0 <rint+0x70>
 800fe98:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800fe9c:	4302      	orrs	r2, r0
 800fe9e:	4254      	negs	r4, r2
 800fea0:	4314      	orrs	r4, r2
 800fea2:	0c4b      	lsrs	r3, r1, #17
 800fea4:	0b24      	lsrs	r4, r4, #12
 800fea6:	045b      	lsls	r3, r3, #17
 800fea8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800feac:	ea44 0103 	orr.w	r1, r4, r3
 800feb0:	4b32      	ldr	r3, [pc, #200]	; (800ff7c <rint+0x10c>)
 800feb2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800feb6:	e9d3 6700 	ldrd	r6, r7, [r3]
 800feba:	4602      	mov	r2, r0
 800febc:	460b      	mov	r3, r1
 800febe:	4630      	mov	r0, r6
 800fec0:	4639      	mov	r1, r7
 800fec2:	f7f0 f9e3 	bl	800028c <__adddf3>
 800fec6:	e9cd 0100 	strd	r0, r1, [sp]
 800feca:	463b      	mov	r3, r7
 800fecc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fed0:	4632      	mov	r2, r6
 800fed2:	f7f0 f9d9 	bl	8000288 <__aeabi_dsub>
 800fed6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800feda:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800fede:	4639      	mov	r1, r7
 800fee0:	ec41 0b10 	vmov	d0, r0, r1
 800fee4:	b003      	add	sp, #12
 800fee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fee8:	4a25      	ldr	r2, [pc, #148]	; (800ff80 <rint+0x110>)
 800feea:	4132      	asrs	r2, r6
 800feec:	ea01 0702 	and.w	r7, r1, r2
 800fef0:	4307      	orrs	r7, r0
 800fef2:	d0f5      	beq.n	800fee0 <rint+0x70>
 800fef4:	0851      	lsrs	r1, r2, #1
 800fef6:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800fefa:	4314      	orrs	r4, r2
 800fefc:	d00c      	beq.n	800ff18 <rint+0xa8>
 800fefe:	ea23 0201 	bic.w	r2, r3, r1
 800ff02:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ff06:	2e13      	cmp	r6, #19
 800ff08:	fa43 f606 	asr.w	r6, r3, r6
 800ff0c:	bf0c      	ite	eq
 800ff0e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800ff12:	2400      	movne	r4, #0
 800ff14:	ea42 0306 	orr.w	r3, r2, r6
 800ff18:	4918      	ldr	r1, [pc, #96]	; (800ff7c <rint+0x10c>)
 800ff1a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800ff1e:	4622      	mov	r2, r4
 800ff20:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ff24:	4620      	mov	r0, r4
 800ff26:	4629      	mov	r1, r5
 800ff28:	f7f0 f9b0 	bl	800028c <__adddf3>
 800ff2c:	e9cd 0100 	strd	r0, r1, [sp]
 800ff30:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff34:	4622      	mov	r2, r4
 800ff36:	462b      	mov	r3, r5
 800ff38:	f7f0 f9a6 	bl	8000288 <__aeabi_dsub>
 800ff3c:	e7d0      	b.n	800fee0 <rint+0x70>
 800ff3e:	2e33      	cmp	r6, #51	; 0x33
 800ff40:	dd07      	ble.n	800ff52 <rint+0xe2>
 800ff42:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ff46:	d1cb      	bne.n	800fee0 <rint+0x70>
 800ff48:	ee10 2a10 	vmov	r2, s0
 800ff4c:	f7f0 f99e 	bl	800028c <__adddf3>
 800ff50:	e7c6      	b.n	800fee0 <rint+0x70>
 800ff52:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800ff56:	f04f 36ff 	mov.w	r6, #4294967295
 800ff5a:	40d6      	lsrs	r6, r2
 800ff5c:	4230      	tst	r0, r6
 800ff5e:	d0bf      	beq.n	800fee0 <rint+0x70>
 800ff60:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800ff64:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800ff68:	bf1f      	itttt	ne
 800ff6a:	ea24 0101 	bicne.w	r1, r4, r1
 800ff6e:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800ff72:	fa44 f202 	asrne.w	r2, r4, r2
 800ff76:	ea41 0402 	orrne.w	r4, r1, r2
 800ff7a:	e7cd      	b.n	800ff18 <rint+0xa8>
 800ff7c:	08067a20 	.word	0x08067a20
 800ff80:	000fffff 	.word	0x000fffff
 800ff84:	00000000 	.word	0x00000000

0800ff88 <scalbn>:
 800ff88:	b570      	push	{r4, r5, r6, lr}
 800ff8a:	ec55 4b10 	vmov	r4, r5, d0
 800ff8e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ff92:	4606      	mov	r6, r0
 800ff94:	462b      	mov	r3, r5
 800ff96:	b99a      	cbnz	r2, 800ffc0 <scalbn+0x38>
 800ff98:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ff9c:	4323      	orrs	r3, r4
 800ff9e:	d036      	beq.n	801000e <scalbn+0x86>
 800ffa0:	4b39      	ldr	r3, [pc, #228]	; (8010088 <scalbn+0x100>)
 800ffa2:	4629      	mov	r1, r5
 800ffa4:	ee10 0a10 	vmov	r0, s0
 800ffa8:	2200      	movs	r2, #0
 800ffaa:	f7f0 fb25 	bl	80005f8 <__aeabi_dmul>
 800ffae:	4b37      	ldr	r3, [pc, #220]	; (801008c <scalbn+0x104>)
 800ffb0:	429e      	cmp	r6, r3
 800ffb2:	4604      	mov	r4, r0
 800ffb4:	460d      	mov	r5, r1
 800ffb6:	da10      	bge.n	800ffda <scalbn+0x52>
 800ffb8:	a32b      	add	r3, pc, #172	; (adr r3, 8010068 <scalbn+0xe0>)
 800ffba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffbe:	e03a      	b.n	8010036 <scalbn+0xae>
 800ffc0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800ffc4:	428a      	cmp	r2, r1
 800ffc6:	d10c      	bne.n	800ffe2 <scalbn+0x5a>
 800ffc8:	ee10 2a10 	vmov	r2, s0
 800ffcc:	4620      	mov	r0, r4
 800ffce:	4629      	mov	r1, r5
 800ffd0:	f7f0 f95c 	bl	800028c <__adddf3>
 800ffd4:	4604      	mov	r4, r0
 800ffd6:	460d      	mov	r5, r1
 800ffd8:	e019      	b.n	801000e <scalbn+0x86>
 800ffda:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ffde:	460b      	mov	r3, r1
 800ffe0:	3a36      	subs	r2, #54	; 0x36
 800ffe2:	4432      	add	r2, r6
 800ffe4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ffe8:	428a      	cmp	r2, r1
 800ffea:	dd08      	ble.n	800fffe <scalbn+0x76>
 800ffec:	2d00      	cmp	r5, #0
 800ffee:	a120      	add	r1, pc, #128	; (adr r1, 8010070 <scalbn+0xe8>)
 800fff0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fff4:	da1c      	bge.n	8010030 <scalbn+0xa8>
 800fff6:	a120      	add	r1, pc, #128	; (adr r1, 8010078 <scalbn+0xf0>)
 800fff8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fffc:	e018      	b.n	8010030 <scalbn+0xa8>
 800fffe:	2a00      	cmp	r2, #0
 8010000:	dd08      	ble.n	8010014 <scalbn+0x8c>
 8010002:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010006:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801000a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801000e:	ec45 4b10 	vmov	d0, r4, r5
 8010012:	bd70      	pop	{r4, r5, r6, pc}
 8010014:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010018:	da19      	bge.n	801004e <scalbn+0xc6>
 801001a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801001e:	429e      	cmp	r6, r3
 8010020:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8010024:	dd0a      	ble.n	801003c <scalbn+0xb4>
 8010026:	a112      	add	r1, pc, #72	; (adr r1, 8010070 <scalbn+0xe8>)
 8010028:	e9d1 0100 	ldrd	r0, r1, [r1]
 801002c:	2b00      	cmp	r3, #0
 801002e:	d1e2      	bne.n	800fff6 <scalbn+0x6e>
 8010030:	a30f      	add	r3, pc, #60	; (adr r3, 8010070 <scalbn+0xe8>)
 8010032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010036:	f7f0 fadf 	bl	80005f8 <__aeabi_dmul>
 801003a:	e7cb      	b.n	800ffd4 <scalbn+0x4c>
 801003c:	a10a      	add	r1, pc, #40	; (adr r1, 8010068 <scalbn+0xe0>)
 801003e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010042:	2b00      	cmp	r3, #0
 8010044:	d0b8      	beq.n	800ffb8 <scalbn+0x30>
 8010046:	a10e      	add	r1, pc, #56	; (adr r1, 8010080 <scalbn+0xf8>)
 8010048:	e9d1 0100 	ldrd	r0, r1, [r1]
 801004c:	e7b4      	b.n	800ffb8 <scalbn+0x30>
 801004e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010052:	3236      	adds	r2, #54	; 0x36
 8010054:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010058:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801005c:	4620      	mov	r0, r4
 801005e:	4b0c      	ldr	r3, [pc, #48]	; (8010090 <scalbn+0x108>)
 8010060:	2200      	movs	r2, #0
 8010062:	e7e8      	b.n	8010036 <scalbn+0xae>
 8010064:	f3af 8000 	nop.w
 8010068:	c2f8f359 	.word	0xc2f8f359
 801006c:	01a56e1f 	.word	0x01a56e1f
 8010070:	8800759c 	.word	0x8800759c
 8010074:	7e37e43c 	.word	0x7e37e43c
 8010078:	8800759c 	.word	0x8800759c
 801007c:	fe37e43c 	.word	0xfe37e43c
 8010080:	c2f8f359 	.word	0xc2f8f359
 8010084:	81a56e1f 	.word	0x81a56e1f
 8010088:	43500000 	.word	0x43500000
 801008c:	ffff3cb0 	.word	0xffff3cb0
 8010090:	3c900000 	.word	0x3c900000

08010094 <finitef>:
 8010094:	b082      	sub	sp, #8
 8010096:	ed8d 0a01 	vstr	s0, [sp, #4]
 801009a:	9801      	ldr	r0, [sp, #4]
 801009c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80100a0:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80100a4:	bfac      	ite	ge
 80100a6:	2000      	movge	r0, #0
 80100a8:	2001      	movlt	r0, #1
 80100aa:	b002      	add	sp, #8
 80100ac:	4770      	bx	lr
	...

080100b0 <nanf>:
 80100b0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80100b8 <nanf+0x8>
 80100b4:	4770      	bx	lr
 80100b6:	bf00      	nop
 80100b8:	7fc00000 	.word	0x7fc00000

080100bc <abort>:
 80100bc:	b508      	push	{r3, lr}
 80100be:	2006      	movs	r0, #6
 80100c0:	f000 f94e 	bl	8010360 <raise>
 80100c4:	2001      	movs	r0, #1
 80100c6:	f7f3 feb9 	bl	8003e3c <_exit>
	...

080100cc <calloc>:
 80100cc:	4b02      	ldr	r3, [pc, #8]	; (80100d8 <calloc+0xc>)
 80100ce:	460a      	mov	r2, r1
 80100d0:	4601      	mov	r1, r0
 80100d2:	6818      	ldr	r0, [r3, #0]
 80100d4:	f000 b852 	b.w	801017c <_calloc_r>
 80100d8:	20000c28 	.word	0x20000c28

080100dc <__errno>:
 80100dc:	4b01      	ldr	r3, [pc, #4]	; (80100e4 <__errno+0x8>)
 80100de:	6818      	ldr	r0, [r3, #0]
 80100e0:	4770      	bx	lr
 80100e2:	bf00      	nop
 80100e4:	20000c28 	.word	0x20000c28

080100e8 <__libc_init_array>:
 80100e8:	b570      	push	{r4, r5, r6, lr}
 80100ea:	4d0d      	ldr	r5, [pc, #52]	; (8010120 <__libc_init_array+0x38>)
 80100ec:	4c0d      	ldr	r4, [pc, #52]	; (8010124 <__libc_init_array+0x3c>)
 80100ee:	1b64      	subs	r4, r4, r5
 80100f0:	10a4      	asrs	r4, r4, #2
 80100f2:	2600      	movs	r6, #0
 80100f4:	42a6      	cmp	r6, r4
 80100f6:	d109      	bne.n	801010c <__libc_init_array+0x24>
 80100f8:	4d0b      	ldr	r5, [pc, #44]	; (8010128 <__libc_init_array+0x40>)
 80100fa:	4c0c      	ldr	r4, [pc, #48]	; (801012c <__libc_init_array+0x44>)
 80100fc:	f000 fcba 	bl	8010a74 <_init>
 8010100:	1b64      	subs	r4, r4, r5
 8010102:	10a4      	asrs	r4, r4, #2
 8010104:	2600      	movs	r6, #0
 8010106:	42a6      	cmp	r6, r4
 8010108:	d105      	bne.n	8010116 <__libc_init_array+0x2e>
 801010a:	bd70      	pop	{r4, r5, r6, pc}
 801010c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010110:	4798      	blx	r3
 8010112:	3601      	adds	r6, #1
 8010114:	e7ee      	b.n	80100f4 <__libc_init_array+0xc>
 8010116:	f855 3b04 	ldr.w	r3, [r5], #4
 801011a:	4798      	blx	r3
 801011c:	3601      	adds	r6, #1
 801011e:	e7f2      	b.n	8010106 <__libc_init_array+0x1e>
 8010120:	08067a6c 	.word	0x08067a6c
 8010124:	08067a6c 	.word	0x08067a6c
 8010128:	08067a6c 	.word	0x08067a6c
 801012c:	08067a70 	.word	0x08067a70

08010130 <malloc>:
 8010130:	4b02      	ldr	r3, [pc, #8]	; (801013c <malloc+0xc>)
 8010132:	4601      	mov	r1, r0
 8010134:	6818      	ldr	r0, [r3, #0]
 8010136:	f000 b881 	b.w	801023c <_malloc_r>
 801013a:	bf00      	nop
 801013c:	20000c28 	.word	0x20000c28

08010140 <free>:
 8010140:	4b02      	ldr	r3, [pc, #8]	; (801014c <free+0xc>)
 8010142:	4601      	mov	r1, r0
 8010144:	6818      	ldr	r0, [r3, #0]
 8010146:	f000 b829 	b.w	801019c <_free_r>
 801014a:	bf00      	nop
 801014c:	20000c28 	.word	0x20000c28

08010150 <memcpy>:
 8010150:	440a      	add	r2, r1
 8010152:	4291      	cmp	r1, r2
 8010154:	f100 33ff 	add.w	r3, r0, #4294967295
 8010158:	d100      	bne.n	801015c <memcpy+0xc>
 801015a:	4770      	bx	lr
 801015c:	b510      	push	{r4, lr}
 801015e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010162:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010166:	4291      	cmp	r1, r2
 8010168:	d1f9      	bne.n	801015e <memcpy+0xe>
 801016a:	bd10      	pop	{r4, pc}

0801016c <memset>:
 801016c:	4402      	add	r2, r0
 801016e:	4603      	mov	r3, r0
 8010170:	4293      	cmp	r3, r2
 8010172:	d100      	bne.n	8010176 <memset+0xa>
 8010174:	4770      	bx	lr
 8010176:	f803 1b01 	strb.w	r1, [r3], #1
 801017a:	e7f9      	b.n	8010170 <memset+0x4>

0801017c <_calloc_r>:
 801017c:	b513      	push	{r0, r1, r4, lr}
 801017e:	434a      	muls	r2, r1
 8010180:	4611      	mov	r1, r2
 8010182:	9201      	str	r2, [sp, #4]
 8010184:	f000 f85a 	bl	801023c <_malloc_r>
 8010188:	4604      	mov	r4, r0
 801018a:	b118      	cbz	r0, 8010194 <_calloc_r+0x18>
 801018c:	9a01      	ldr	r2, [sp, #4]
 801018e:	2100      	movs	r1, #0
 8010190:	f7ff ffec 	bl	801016c <memset>
 8010194:	4620      	mov	r0, r4
 8010196:	b002      	add	sp, #8
 8010198:	bd10      	pop	{r4, pc}
	...

0801019c <_free_r>:
 801019c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801019e:	2900      	cmp	r1, #0
 80101a0:	d048      	beq.n	8010234 <_free_r+0x98>
 80101a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80101a6:	9001      	str	r0, [sp, #4]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	f1a1 0404 	sub.w	r4, r1, #4
 80101ae:	bfb8      	it	lt
 80101b0:	18e4      	addlt	r4, r4, r3
 80101b2:	f000 f919 	bl	80103e8 <__malloc_lock>
 80101b6:	4a20      	ldr	r2, [pc, #128]	; (8010238 <_free_r+0x9c>)
 80101b8:	9801      	ldr	r0, [sp, #4]
 80101ba:	6813      	ldr	r3, [r2, #0]
 80101bc:	4615      	mov	r5, r2
 80101be:	b933      	cbnz	r3, 80101ce <_free_r+0x32>
 80101c0:	6063      	str	r3, [r4, #4]
 80101c2:	6014      	str	r4, [r2, #0]
 80101c4:	b003      	add	sp, #12
 80101c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80101ca:	f000 b913 	b.w	80103f4 <__malloc_unlock>
 80101ce:	42a3      	cmp	r3, r4
 80101d0:	d90b      	bls.n	80101ea <_free_r+0x4e>
 80101d2:	6821      	ldr	r1, [r4, #0]
 80101d4:	1862      	adds	r2, r4, r1
 80101d6:	4293      	cmp	r3, r2
 80101d8:	bf04      	itt	eq
 80101da:	681a      	ldreq	r2, [r3, #0]
 80101dc:	685b      	ldreq	r3, [r3, #4]
 80101de:	6063      	str	r3, [r4, #4]
 80101e0:	bf04      	itt	eq
 80101e2:	1852      	addeq	r2, r2, r1
 80101e4:	6022      	streq	r2, [r4, #0]
 80101e6:	602c      	str	r4, [r5, #0]
 80101e8:	e7ec      	b.n	80101c4 <_free_r+0x28>
 80101ea:	461a      	mov	r2, r3
 80101ec:	685b      	ldr	r3, [r3, #4]
 80101ee:	b10b      	cbz	r3, 80101f4 <_free_r+0x58>
 80101f0:	42a3      	cmp	r3, r4
 80101f2:	d9fa      	bls.n	80101ea <_free_r+0x4e>
 80101f4:	6811      	ldr	r1, [r2, #0]
 80101f6:	1855      	adds	r5, r2, r1
 80101f8:	42a5      	cmp	r5, r4
 80101fa:	d10b      	bne.n	8010214 <_free_r+0x78>
 80101fc:	6824      	ldr	r4, [r4, #0]
 80101fe:	4421      	add	r1, r4
 8010200:	1854      	adds	r4, r2, r1
 8010202:	42a3      	cmp	r3, r4
 8010204:	6011      	str	r1, [r2, #0]
 8010206:	d1dd      	bne.n	80101c4 <_free_r+0x28>
 8010208:	681c      	ldr	r4, [r3, #0]
 801020a:	685b      	ldr	r3, [r3, #4]
 801020c:	6053      	str	r3, [r2, #4]
 801020e:	4421      	add	r1, r4
 8010210:	6011      	str	r1, [r2, #0]
 8010212:	e7d7      	b.n	80101c4 <_free_r+0x28>
 8010214:	d902      	bls.n	801021c <_free_r+0x80>
 8010216:	230c      	movs	r3, #12
 8010218:	6003      	str	r3, [r0, #0]
 801021a:	e7d3      	b.n	80101c4 <_free_r+0x28>
 801021c:	6825      	ldr	r5, [r4, #0]
 801021e:	1961      	adds	r1, r4, r5
 8010220:	428b      	cmp	r3, r1
 8010222:	bf04      	itt	eq
 8010224:	6819      	ldreq	r1, [r3, #0]
 8010226:	685b      	ldreq	r3, [r3, #4]
 8010228:	6063      	str	r3, [r4, #4]
 801022a:	bf04      	itt	eq
 801022c:	1949      	addeq	r1, r1, r5
 801022e:	6021      	streq	r1, [r4, #0]
 8010230:	6054      	str	r4, [r2, #4]
 8010232:	e7c7      	b.n	80101c4 <_free_r+0x28>
 8010234:	b003      	add	sp, #12
 8010236:	bd30      	pop	{r4, r5, pc}
 8010238:	2000106c 	.word	0x2000106c

0801023c <_malloc_r>:
 801023c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801023e:	1ccd      	adds	r5, r1, #3
 8010240:	f025 0503 	bic.w	r5, r5, #3
 8010244:	3508      	adds	r5, #8
 8010246:	2d0c      	cmp	r5, #12
 8010248:	bf38      	it	cc
 801024a:	250c      	movcc	r5, #12
 801024c:	2d00      	cmp	r5, #0
 801024e:	4606      	mov	r6, r0
 8010250:	db01      	blt.n	8010256 <_malloc_r+0x1a>
 8010252:	42a9      	cmp	r1, r5
 8010254:	d903      	bls.n	801025e <_malloc_r+0x22>
 8010256:	230c      	movs	r3, #12
 8010258:	6033      	str	r3, [r6, #0]
 801025a:	2000      	movs	r0, #0
 801025c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801025e:	f000 f8c3 	bl	80103e8 <__malloc_lock>
 8010262:	4921      	ldr	r1, [pc, #132]	; (80102e8 <_malloc_r+0xac>)
 8010264:	680a      	ldr	r2, [r1, #0]
 8010266:	4614      	mov	r4, r2
 8010268:	b99c      	cbnz	r4, 8010292 <_malloc_r+0x56>
 801026a:	4f20      	ldr	r7, [pc, #128]	; (80102ec <_malloc_r+0xb0>)
 801026c:	683b      	ldr	r3, [r7, #0]
 801026e:	b923      	cbnz	r3, 801027a <_malloc_r+0x3e>
 8010270:	4621      	mov	r1, r4
 8010272:	4630      	mov	r0, r6
 8010274:	f000 f83c 	bl	80102f0 <_sbrk_r>
 8010278:	6038      	str	r0, [r7, #0]
 801027a:	4629      	mov	r1, r5
 801027c:	4630      	mov	r0, r6
 801027e:	f000 f837 	bl	80102f0 <_sbrk_r>
 8010282:	1c43      	adds	r3, r0, #1
 8010284:	d123      	bne.n	80102ce <_malloc_r+0x92>
 8010286:	230c      	movs	r3, #12
 8010288:	6033      	str	r3, [r6, #0]
 801028a:	4630      	mov	r0, r6
 801028c:	f000 f8b2 	bl	80103f4 <__malloc_unlock>
 8010290:	e7e3      	b.n	801025a <_malloc_r+0x1e>
 8010292:	6823      	ldr	r3, [r4, #0]
 8010294:	1b5b      	subs	r3, r3, r5
 8010296:	d417      	bmi.n	80102c8 <_malloc_r+0x8c>
 8010298:	2b0b      	cmp	r3, #11
 801029a:	d903      	bls.n	80102a4 <_malloc_r+0x68>
 801029c:	6023      	str	r3, [r4, #0]
 801029e:	441c      	add	r4, r3
 80102a0:	6025      	str	r5, [r4, #0]
 80102a2:	e004      	b.n	80102ae <_malloc_r+0x72>
 80102a4:	6863      	ldr	r3, [r4, #4]
 80102a6:	42a2      	cmp	r2, r4
 80102a8:	bf0c      	ite	eq
 80102aa:	600b      	streq	r3, [r1, #0]
 80102ac:	6053      	strne	r3, [r2, #4]
 80102ae:	4630      	mov	r0, r6
 80102b0:	f000 f8a0 	bl	80103f4 <__malloc_unlock>
 80102b4:	f104 000b 	add.w	r0, r4, #11
 80102b8:	1d23      	adds	r3, r4, #4
 80102ba:	f020 0007 	bic.w	r0, r0, #7
 80102be:	1ac2      	subs	r2, r0, r3
 80102c0:	d0cc      	beq.n	801025c <_malloc_r+0x20>
 80102c2:	1a1b      	subs	r3, r3, r0
 80102c4:	50a3      	str	r3, [r4, r2]
 80102c6:	e7c9      	b.n	801025c <_malloc_r+0x20>
 80102c8:	4622      	mov	r2, r4
 80102ca:	6864      	ldr	r4, [r4, #4]
 80102cc:	e7cc      	b.n	8010268 <_malloc_r+0x2c>
 80102ce:	1cc4      	adds	r4, r0, #3
 80102d0:	f024 0403 	bic.w	r4, r4, #3
 80102d4:	42a0      	cmp	r0, r4
 80102d6:	d0e3      	beq.n	80102a0 <_malloc_r+0x64>
 80102d8:	1a21      	subs	r1, r4, r0
 80102da:	4630      	mov	r0, r6
 80102dc:	f000 f808 	bl	80102f0 <_sbrk_r>
 80102e0:	3001      	adds	r0, #1
 80102e2:	d1dd      	bne.n	80102a0 <_malloc_r+0x64>
 80102e4:	e7cf      	b.n	8010286 <_malloc_r+0x4a>
 80102e6:	bf00      	nop
 80102e8:	2000106c 	.word	0x2000106c
 80102ec:	20001070 	.word	0x20001070

080102f0 <_sbrk_r>:
 80102f0:	b538      	push	{r3, r4, r5, lr}
 80102f2:	4d06      	ldr	r5, [pc, #24]	; (801030c <_sbrk_r+0x1c>)
 80102f4:	2300      	movs	r3, #0
 80102f6:	4604      	mov	r4, r0
 80102f8:	4608      	mov	r0, r1
 80102fa:	602b      	str	r3, [r5, #0]
 80102fc:	f7f3 fda8 	bl	8003e50 <_sbrk>
 8010300:	1c43      	adds	r3, r0, #1
 8010302:	d102      	bne.n	801030a <_sbrk_r+0x1a>
 8010304:	682b      	ldr	r3, [r5, #0]
 8010306:	b103      	cbz	r3, 801030a <_sbrk_r+0x1a>
 8010308:	6023      	str	r3, [r4, #0]
 801030a:	bd38      	pop	{r3, r4, r5, pc}
 801030c:	20001108 	.word	0x20001108

08010310 <_raise_r>:
 8010310:	291f      	cmp	r1, #31
 8010312:	b538      	push	{r3, r4, r5, lr}
 8010314:	4604      	mov	r4, r0
 8010316:	460d      	mov	r5, r1
 8010318:	d904      	bls.n	8010324 <_raise_r+0x14>
 801031a:	2316      	movs	r3, #22
 801031c:	6003      	str	r3, [r0, #0]
 801031e:	f04f 30ff 	mov.w	r0, #4294967295
 8010322:	bd38      	pop	{r3, r4, r5, pc}
 8010324:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010326:	b112      	cbz	r2, 801032e <_raise_r+0x1e>
 8010328:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801032c:	b94b      	cbnz	r3, 8010342 <_raise_r+0x32>
 801032e:	4620      	mov	r0, r4
 8010330:	f000 f830 	bl	8010394 <_getpid_r>
 8010334:	462a      	mov	r2, r5
 8010336:	4601      	mov	r1, r0
 8010338:	4620      	mov	r0, r4
 801033a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801033e:	f000 b817 	b.w	8010370 <_kill_r>
 8010342:	2b01      	cmp	r3, #1
 8010344:	d00a      	beq.n	801035c <_raise_r+0x4c>
 8010346:	1c59      	adds	r1, r3, #1
 8010348:	d103      	bne.n	8010352 <_raise_r+0x42>
 801034a:	2316      	movs	r3, #22
 801034c:	6003      	str	r3, [r0, #0]
 801034e:	2001      	movs	r0, #1
 8010350:	e7e7      	b.n	8010322 <_raise_r+0x12>
 8010352:	2400      	movs	r4, #0
 8010354:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010358:	4628      	mov	r0, r5
 801035a:	4798      	blx	r3
 801035c:	2000      	movs	r0, #0
 801035e:	e7e0      	b.n	8010322 <_raise_r+0x12>

08010360 <raise>:
 8010360:	4b02      	ldr	r3, [pc, #8]	; (801036c <raise+0xc>)
 8010362:	4601      	mov	r1, r0
 8010364:	6818      	ldr	r0, [r3, #0]
 8010366:	f7ff bfd3 	b.w	8010310 <_raise_r>
 801036a:	bf00      	nop
 801036c:	20000c28 	.word	0x20000c28

08010370 <_kill_r>:
 8010370:	b538      	push	{r3, r4, r5, lr}
 8010372:	4d07      	ldr	r5, [pc, #28]	; (8010390 <_kill_r+0x20>)
 8010374:	2300      	movs	r3, #0
 8010376:	4604      	mov	r4, r0
 8010378:	4608      	mov	r0, r1
 801037a:	4611      	mov	r1, r2
 801037c:	602b      	str	r3, [r5, #0]
 801037e:	f7f3 fd4d 	bl	8003e1c <_kill>
 8010382:	1c43      	adds	r3, r0, #1
 8010384:	d102      	bne.n	801038c <_kill_r+0x1c>
 8010386:	682b      	ldr	r3, [r5, #0]
 8010388:	b103      	cbz	r3, 801038c <_kill_r+0x1c>
 801038a:	6023      	str	r3, [r4, #0]
 801038c:	bd38      	pop	{r3, r4, r5, pc}
 801038e:	bf00      	nop
 8010390:	20001108 	.word	0x20001108

08010394 <_getpid_r>:
 8010394:	f7f3 bd3a 	b.w	8003e0c <_getpid>

08010398 <siprintf>:
 8010398:	b40e      	push	{r1, r2, r3}
 801039a:	b500      	push	{lr}
 801039c:	b09c      	sub	sp, #112	; 0x70
 801039e:	ab1d      	add	r3, sp, #116	; 0x74
 80103a0:	9002      	str	r0, [sp, #8]
 80103a2:	9006      	str	r0, [sp, #24]
 80103a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80103a8:	4809      	ldr	r0, [pc, #36]	; (80103d0 <siprintf+0x38>)
 80103aa:	9107      	str	r1, [sp, #28]
 80103ac:	9104      	str	r1, [sp, #16]
 80103ae:	4909      	ldr	r1, [pc, #36]	; (80103d4 <siprintf+0x3c>)
 80103b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80103b4:	9105      	str	r1, [sp, #20]
 80103b6:	6800      	ldr	r0, [r0, #0]
 80103b8:	9301      	str	r3, [sp, #4]
 80103ba:	a902      	add	r1, sp, #8
 80103bc:	f000 f8a2 	bl	8010504 <_svfiprintf_r>
 80103c0:	9b02      	ldr	r3, [sp, #8]
 80103c2:	2200      	movs	r2, #0
 80103c4:	701a      	strb	r2, [r3, #0]
 80103c6:	b01c      	add	sp, #112	; 0x70
 80103c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80103cc:	b003      	add	sp, #12
 80103ce:	4770      	bx	lr
 80103d0:	20000c28 	.word	0x20000c28
 80103d4:	ffff0208 	.word	0xffff0208

080103d8 <strcpy>:
 80103d8:	4603      	mov	r3, r0
 80103da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80103de:	f803 2b01 	strb.w	r2, [r3], #1
 80103e2:	2a00      	cmp	r2, #0
 80103e4:	d1f9      	bne.n	80103da <strcpy+0x2>
 80103e6:	4770      	bx	lr

080103e8 <__malloc_lock>:
 80103e8:	4801      	ldr	r0, [pc, #4]	; (80103f0 <__malloc_lock+0x8>)
 80103ea:	f000 bb1f 	b.w	8010a2c <__retarget_lock_acquire_recursive>
 80103ee:	bf00      	nop
 80103f0:	20001110 	.word	0x20001110

080103f4 <__malloc_unlock>:
 80103f4:	4801      	ldr	r0, [pc, #4]	; (80103fc <__malloc_unlock+0x8>)
 80103f6:	f000 bb1a 	b.w	8010a2e <__retarget_lock_release_recursive>
 80103fa:	bf00      	nop
 80103fc:	20001110 	.word	0x20001110

08010400 <_realloc_r>:
 8010400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010402:	4607      	mov	r7, r0
 8010404:	4614      	mov	r4, r2
 8010406:	460e      	mov	r6, r1
 8010408:	b921      	cbnz	r1, 8010414 <_realloc_r+0x14>
 801040a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801040e:	4611      	mov	r1, r2
 8010410:	f7ff bf14 	b.w	801023c <_malloc_r>
 8010414:	b922      	cbnz	r2, 8010420 <_realloc_r+0x20>
 8010416:	f7ff fec1 	bl	801019c <_free_r>
 801041a:	4625      	mov	r5, r4
 801041c:	4628      	mov	r0, r5
 801041e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010420:	f000 fb20 	bl	8010a64 <_malloc_usable_size_r>
 8010424:	42a0      	cmp	r0, r4
 8010426:	d20f      	bcs.n	8010448 <_realloc_r+0x48>
 8010428:	4621      	mov	r1, r4
 801042a:	4638      	mov	r0, r7
 801042c:	f7ff ff06 	bl	801023c <_malloc_r>
 8010430:	4605      	mov	r5, r0
 8010432:	2800      	cmp	r0, #0
 8010434:	d0f2      	beq.n	801041c <_realloc_r+0x1c>
 8010436:	4631      	mov	r1, r6
 8010438:	4622      	mov	r2, r4
 801043a:	f7ff fe89 	bl	8010150 <memcpy>
 801043e:	4631      	mov	r1, r6
 8010440:	4638      	mov	r0, r7
 8010442:	f7ff feab 	bl	801019c <_free_r>
 8010446:	e7e9      	b.n	801041c <_realloc_r+0x1c>
 8010448:	4635      	mov	r5, r6
 801044a:	e7e7      	b.n	801041c <_realloc_r+0x1c>

0801044c <__ssputs_r>:
 801044c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010450:	688e      	ldr	r6, [r1, #8]
 8010452:	429e      	cmp	r6, r3
 8010454:	4682      	mov	sl, r0
 8010456:	460c      	mov	r4, r1
 8010458:	4690      	mov	r8, r2
 801045a:	461f      	mov	r7, r3
 801045c:	d838      	bhi.n	80104d0 <__ssputs_r+0x84>
 801045e:	898a      	ldrh	r2, [r1, #12]
 8010460:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010464:	d032      	beq.n	80104cc <__ssputs_r+0x80>
 8010466:	6825      	ldr	r5, [r4, #0]
 8010468:	6909      	ldr	r1, [r1, #16]
 801046a:	eba5 0901 	sub.w	r9, r5, r1
 801046e:	6965      	ldr	r5, [r4, #20]
 8010470:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010474:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010478:	3301      	adds	r3, #1
 801047a:	444b      	add	r3, r9
 801047c:	106d      	asrs	r5, r5, #1
 801047e:	429d      	cmp	r5, r3
 8010480:	bf38      	it	cc
 8010482:	461d      	movcc	r5, r3
 8010484:	0553      	lsls	r3, r2, #21
 8010486:	d531      	bpl.n	80104ec <__ssputs_r+0xa0>
 8010488:	4629      	mov	r1, r5
 801048a:	f7ff fed7 	bl	801023c <_malloc_r>
 801048e:	4606      	mov	r6, r0
 8010490:	b950      	cbnz	r0, 80104a8 <__ssputs_r+0x5c>
 8010492:	230c      	movs	r3, #12
 8010494:	f8ca 3000 	str.w	r3, [sl]
 8010498:	89a3      	ldrh	r3, [r4, #12]
 801049a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801049e:	81a3      	strh	r3, [r4, #12]
 80104a0:	f04f 30ff 	mov.w	r0, #4294967295
 80104a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104a8:	6921      	ldr	r1, [r4, #16]
 80104aa:	464a      	mov	r2, r9
 80104ac:	f7ff fe50 	bl	8010150 <memcpy>
 80104b0:	89a3      	ldrh	r3, [r4, #12]
 80104b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80104b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80104ba:	81a3      	strh	r3, [r4, #12]
 80104bc:	6126      	str	r6, [r4, #16]
 80104be:	6165      	str	r5, [r4, #20]
 80104c0:	444e      	add	r6, r9
 80104c2:	eba5 0509 	sub.w	r5, r5, r9
 80104c6:	6026      	str	r6, [r4, #0]
 80104c8:	60a5      	str	r5, [r4, #8]
 80104ca:	463e      	mov	r6, r7
 80104cc:	42be      	cmp	r6, r7
 80104ce:	d900      	bls.n	80104d2 <__ssputs_r+0x86>
 80104d0:	463e      	mov	r6, r7
 80104d2:	4632      	mov	r2, r6
 80104d4:	6820      	ldr	r0, [r4, #0]
 80104d6:	4641      	mov	r1, r8
 80104d8:	f000 faaa 	bl	8010a30 <memmove>
 80104dc:	68a3      	ldr	r3, [r4, #8]
 80104de:	6822      	ldr	r2, [r4, #0]
 80104e0:	1b9b      	subs	r3, r3, r6
 80104e2:	4432      	add	r2, r6
 80104e4:	60a3      	str	r3, [r4, #8]
 80104e6:	6022      	str	r2, [r4, #0]
 80104e8:	2000      	movs	r0, #0
 80104ea:	e7db      	b.n	80104a4 <__ssputs_r+0x58>
 80104ec:	462a      	mov	r2, r5
 80104ee:	f7ff ff87 	bl	8010400 <_realloc_r>
 80104f2:	4606      	mov	r6, r0
 80104f4:	2800      	cmp	r0, #0
 80104f6:	d1e1      	bne.n	80104bc <__ssputs_r+0x70>
 80104f8:	6921      	ldr	r1, [r4, #16]
 80104fa:	4650      	mov	r0, sl
 80104fc:	f7ff fe4e 	bl	801019c <_free_r>
 8010500:	e7c7      	b.n	8010492 <__ssputs_r+0x46>
	...

08010504 <_svfiprintf_r>:
 8010504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010508:	4698      	mov	r8, r3
 801050a:	898b      	ldrh	r3, [r1, #12]
 801050c:	061b      	lsls	r3, r3, #24
 801050e:	b09d      	sub	sp, #116	; 0x74
 8010510:	4607      	mov	r7, r0
 8010512:	460d      	mov	r5, r1
 8010514:	4614      	mov	r4, r2
 8010516:	d50e      	bpl.n	8010536 <_svfiprintf_r+0x32>
 8010518:	690b      	ldr	r3, [r1, #16]
 801051a:	b963      	cbnz	r3, 8010536 <_svfiprintf_r+0x32>
 801051c:	2140      	movs	r1, #64	; 0x40
 801051e:	f7ff fe8d 	bl	801023c <_malloc_r>
 8010522:	6028      	str	r0, [r5, #0]
 8010524:	6128      	str	r0, [r5, #16]
 8010526:	b920      	cbnz	r0, 8010532 <_svfiprintf_r+0x2e>
 8010528:	230c      	movs	r3, #12
 801052a:	603b      	str	r3, [r7, #0]
 801052c:	f04f 30ff 	mov.w	r0, #4294967295
 8010530:	e0d1      	b.n	80106d6 <_svfiprintf_r+0x1d2>
 8010532:	2340      	movs	r3, #64	; 0x40
 8010534:	616b      	str	r3, [r5, #20]
 8010536:	2300      	movs	r3, #0
 8010538:	9309      	str	r3, [sp, #36]	; 0x24
 801053a:	2320      	movs	r3, #32
 801053c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010540:	f8cd 800c 	str.w	r8, [sp, #12]
 8010544:	2330      	movs	r3, #48	; 0x30
 8010546:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80106f0 <_svfiprintf_r+0x1ec>
 801054a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801054e:	f04f 0901 	mov.w	r9, #1
 8010552:	4623      	mov	r3, r4
 8010554:	469a      	mov	sl, r3
 8010556:	f813 2b01 	ldrb.w	r2, [r3], #1
 801055a:	b10a      	cbz	r2, 8010560 <_svfiprintf_r+0x5c>
 801055c:	2a25      	cmp	r2, #37	; 0x25
 801055e:	d1f9      	bne.n	8010554 <_svfiprintf_r+0x50>
 8010560:	ebba 0b04 	subs.w	fp, sl, r4
 8010564:	d00b      	beq.n	801057e <_svfiprintf_r+0x7a>
 8010566:	465b      	mov	r3, fp
 8010568:	4622      	mov	r2, r4
 801056a:	4629      	mov	r1, r5
 801056c:	4638      	mov	r0, r7
 801056e:	f7ff ff6d 	bl	801044c <__ssputs_r>
 8010572:	3001      	adds	r0, #1
 8010574:	f000 80aa 	beq.w	80106cc <_svfiprintf_r+0x1c8>
 8010578:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801057a:	445a      	add	r2, fp
 801057c:	9209      	str	r2, [sp, #36]	; 0x24
 801057e:	f89a 3000 	ldrb.w	r3, [sl]
 8010582:	2b00      	cmp	r3, #0
 8010584:	f000 80a2 	beq.w	80106cc <_svfiprintf_r+0x1c8>
 8010588:	2300      	movs	r3, #0
 801058a:	f04f 32ff 	mov.w	r2, #4294967295
 801058e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010592:	f10a 0a01 	add.w	sl, sl, #1
 8010596:	9304      	str	r3, [sp, #16]
 8010598:	9307      	str	r3, [sp, #28]
 801059a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801059e:	931a      	str	r3, [sp, #104]	; 0x68
 80105a0:	4654      	mov	r4, sl
 80105a2:	2205      	movs	r2, #5
 80105a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80105a8:	4851      	ldr	r0, [pc, #324]	; (80106f0 <_svfiprintf_r+0x1ec>)
 80105aa:	f7ef fe19 	bl	80001e0 <memchr>
 80105ae:	9a04      	ldr	r2, [sp, #16]
 80105b0:	b9d8      	cbnz	r0, 80105ea <_svfiprintf_r+0xe6>
 80105b2:	06d0      	lsls	r0, r2, #27
 80105b4:	bf44      	itt	mi
 80105b6:	2320      	movmi	r3, #32
 80105b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80105bc:	0711      	lsls	r1, r2, #28
 80105be:	bf44      	itt	mi
 80105c0:	232b      	movmi	r3, #43	; 0x2b
 80105c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80105c6:	f89a 3000 	ldrb.w	r3, [sl]
 80105ca:	2b2a      	cmp	r3, #42	; 0x2a
 80105cc:	d015      	beq.n	80105fa <_svfiprintf_r+0xf6>
 80105ce:	9a07      	ldr	r2, [sp, #28]
 80105d0:	4654      	mov	r4, sl
 80105d2:	2000      	movs	r0, #0
 80105d4:	f04f 0c0a 	mov.w	ip, #10
 80105d8:	4621      	mov	r1, r4
 80105da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80105de:	3b30      	subs	r3, #48	; 0x30
 80105e0:	2b09      	cmp	r3, #9
 80105e2:	d94e      	bls.n	8010682 <_svfiprintf_r+0x17e>
 80105e4:	b1b0      	cbz	r0, 8010614 <_svfiprintf_r+0x110>
 80105e6:	9207      	str	r2, [sp, #28]
 80105e8:	e014      	b.n	8010614 <_svfiprintf_r+0x110>
 80105ea:	eba0 0308 	sub.w	r3, r0, r8
 80105ee:	fa09 f303 	lsl.w	r3, r9, r3
 80105f2:	4313      	orrs	r3, r2
 80105f4:	9304      	str	r3, [sp, #16]
 80105f6:	46a2      	mov	sl, r4
 80105f8:	e7d2      	b.n	80105a0 <_svfiprintf_r+0x9c>
 80105fa:	9b03      	ldr	r3, [sp, #12]
 80105fc:	1d19      	adds	r1, r3, #4
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	9103      	str	r1, [sp, #12]
 8010602:	2b00      	cmp	r3, #0
 8010604:	bfbb      	ittet	lt
 8010606:	425b      	neglt	r3, r3
 8010608:	f042 0202 	orrlt.w	r2, r2, #2
 801060c:	9307      	strge	r3, [sp, #28]
 801060e:	9307      	strlt	r3, [sp, #28]
 8010610:	bfb8      	it	lt
 8010612:	9204      	strlt	r2, [sp, #16]
 8010614:	7823      	ldrb	r3, [r4, #0]
 8010616:	2b2e      	cmp	r3, #46	; 0x2e
 8010618:	d10c      	bne.n	8010634 <_svfiprintf_r+0x130>
 801061a:	7863      	ldrb	r3, [r4, #1]
 801061c:	2b2a      	cmp	r3, #42	; 0x2a
 801061e:	d135      	bne.n	801068c <_svfiprintf_r+0x188>
 8010620:	9b03      	ldr	r3, [sp, #12]
 8010622:	1d1a      	adds	r2, r3, #4
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	9203      	str	r2, [sp, #12]
 8010628:	2b00      	cmp	r3, #0
 801062a:	bfb8      	it	lt
 801062c:	f04f 33ff 	movlt.w	r3, #4294967295
 8010630:	3402      	adds	r4, #2
 8010632:	9305      	str	r3, [sp, #20]
 8010634:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010700 <_svfiprintf_r+0x1fc>
 8010638:	7821      	ldrb	r1, [r4, #0]
 801063a:	2203      	movs	r2, #3
 801063c:	4650      	mov	r0, sl
 801063e:	f7ef fdcf 	bl	80001e0 <memchr>
 8010642:	b140      	cbz	r0, 8010656 <_svfiprintf_r+0x152>
 8010644:	2340      	movs	r3, #64	; 0x40
 8010646:	eba0 000a 	sub.w	r0, r0, sl
 801064a:	fa03 f000 	lsl.w	r0, r3, r0
 801064e:	9b04      	ldr	r3, [sp, #16]
 8010650:	4303      	orrs	r3, r0
 8010652:	3401      	adds	r4, #1
 8010654:	9304      	str	r3, [sp, #16]
 8010656:	f814 1b01 	ldrb.w	r1, [r4], #1
 801065a:	4826      	ldr	r0, [pc, #152]	; (80106f4 <_svfiprintf_r+0x1f0>)
 801065c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010660:	2206      	movs	r2, #6
 8010662:	f7ef fdbd 	bl	80001e0 <memchr>
 8010666:	2800      	cmp	r0, #0
 8010668:	d038      	beq.n	80106dc <_svfiprintf_r+0x1d8>
 801066a:	4b23      	ldr	r3, [pc, #140]	; (80106f8 <_svfiprintf_r+0x1f4>)
 801066c:	bb1b      	cbnz	r3, 80106b6 <_svfiprintf_r+0x1b2>
 801066e:	9b03      	ldr	r3, [sp, #12]
 8010670:	3307      	adds	r3, #7
 8010672:	f023 0307 	bic.w	r3, r3, #7
 8010676:	3308      	adds	r3, #8
 8010678:	9303      	str	r3, [sp, #12]
 801067a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801067c:	4433      	add	r3, r6
 801067e:	9309      	str	r3, [sp, #36]	; 0x24
 8010680:	e767      	b.n	8010552 <_svfiprintf_r+0x4e>
 8010682:	fb0c 3202 	mla	r2, ip, r2, r3
 8010686:	460c      	mov	r4, r1
 8010688:	2001      	movs	r0, #1
 801068a:	e7a5      	b.n	80105d8 <_svfiprintf_r+0xd4>
 801068c:	2300      	movs	r3, #0
 801068e:	3401      	adds	r4, #1
 8010690:	9305      	str	r3, [sp, #20]
 8010692:	4619      	mov	r1, r3
 8010694:	f04f 0c0a 	mov.w	ip, #10
 8010698:	4620      	mov	r0, r4
 801069a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801069e:	3a30      	subs	r2, #48	; 0x30
 80106a0:	2a09      	cmp	r2, #9
 80106a2:	d903      	bls.n	80106ac <_svfiprintf_r+0x1a8>
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d0c5      	beq.n	8010634 <_svfiprintf_r+0x130>
 80106a8:	9105      	str	r1, [sp, #20]
 80106aa:	e7c3      	b.n	8010634 <_svfiprintf_r+0x130>
 80106ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80106b0:	4604      	mov	r4, r0
 80106b2:	2301      	movs	r3, #1
 80106b4:	e7f0      	b.n	8010698 <_svfiprintf_r+0x194>
 80106b6:	ab03      	add	r3, sp, #12
 80106b8:	9300      	str	r3, [sp, #0]
 80106ba:	462a      	mov	r2, r5
 80106bc:	4b0f      	ldr	r3, [pc, #60]	; (80106fc <_svfiprintf_r+0x1f8>)
 80106be:	a904      	add	r1, sp, #16
 80106c0:	4638      	mov	r0, r7
 80106c2:	f3af 8000 	nop.w
 80106c6:	1c42      	adds	r2, r0, #1
 80106c8:	4606      	mov	r6, r0
 80106ca:	d1d6      	bne.n	801067a <_svfiprintf_r+0x176>
 80106cc:	89ab      	ldrh	r3, [r5, #12]
 80106ce:	065b      	lsls	r3, r3, #25
 80106d0:	f53f af2c 	bmi.w	801052c <_svfiprintf_r+0x28>
 80106d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80106d6:	b01d      	add	sp, #116	; 0x74
 80106d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106dc:	ab03      	add	r3, sp, #12
 80106de:	9300      	str	r3, [sp, #0]
 80106e0:	462a      	mov	r2, r5
 80106e2:	4b06      	ldr	r3, [pc, #24]	; (80106fc <_svfiprintf_r+0x1f8>)
 80106e4:	a904      	add	r1, sp, #16
 80106e6:	4638      	mov	r0, r7
 80106e8:	f000 f87a 	bl	80107e0 <_printf_i>
 80106ec:	e7eb      	b.n	80106c6 <_svfiprintf_r+0x1c2>
 80106ee:	bf00      	nop
 80106f0:	08067a30 	.word	0x08067a30
 80106f4:	08067a3a 	.word	0x08067a3a
 80106f8:	00000000 	.word	0x00000000
 80106fc:	0801044d 	.word	0x0801044d
 8010700:	08067a36 	.word	0x08067a36

08010704 <_printf_common>:
 8010704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010708:	4616      	mov	r6, r2
 801070a:	4699      	mov	r9, r3
 801070c:	688a      	ldr	r2, [r1, #8]
 801070e:	690b      	ldr	r3, [r1, #16]
 8010710:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010714:	4293      	cmp	r3, r2
 8010716:	bfb8      	it	lt
 8010718:	4613      	movlt	r3, r2
 801071a:	6033      	str	r3, [r6, #0]
 801071c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010720:	4607      	mov	r7, r0
 8010722:	460c      	mov	r4, r1
 8010724:	b10a      	cbz	r2, 801072a <_printf_common+0x26>
 8010726:	3301      	adds	r3, #1
 8010728:	6033      	str	r3, [r6, #0]
 801072a:	6823      	ldr	r3, [r4, #0]
 801072c:	0699      	lsls	r1, r3, #26
 801072e:	bf42      	ittt	mi
 8010730:	6833      	ldrmi	r3, [r6, #0]
 8010732:	3302      	addmi	r3, #2
 8010734:	6033      	strmi	r3, [r6, #0]
 8010736:	6825      	ldr	r5, [r4, #0]
 8010738:	f015 0506 	ands.w	r5, r5, #6
 801073c:	d106      	bne.n	801074c <_printf_common+0x48>
 801073e:	f104 0a19 	add.w	sl, r4, #25
 8010742:	68e3      	ldr	r3, [r4, #12]
 8010744:	6832      	ldr	r2, [r6, #0]
 8010746:	1a9b      	subs	r3, r3, r2
 8010748:	42ab      	cmp	r3, r5
 801074a:	dc26      	bgt.n	801079a <_printf_common+0x96>
 801074c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010750:	1e13      	subs	r3, r2, #0
 8010752:	6822      	ldr	r2, [r4, #0]
 8010754:	bf18      	it	ne
 8010756:	2301      	movne	r3, #1
 8010758:	0692      	lsls	r2, r2, #26
 801075a:	d42b      	bmi.n	80107b4 <_printf_common+0xb0>
 801075c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010760:	4649      	mov	r1, r9
 8010762:	4638      	mov	r0, r7
 8010764:	47c0      	blx	r8
 8010766:	3001      	adds	r0, #1
 8010768:	d01e      	beq.n	80107a8 <_printf_common+0xa4>
 801076a:	6823      	ldr	r3, [r4, #0]
 801076c:	68e5      	ldr	r5, [r4, #12]
 801076e:	6832      	ldr	r2, [r6, #0]
 8010770:	f003 0306 	and.w	r3, r3, #6
 8010774:	2b04      	cmp	r3, #4
 8010776:	bf08      	it	eq
 8010778:	1aad      	subeq	r5, r5, r2
 801077a:	68a3      	ldr	r3, [r4, #8]
 801077c:	6922      	ldr	r2, [r4, #16]
 801077e:	bf0c      	ite	eq
 8010780:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010784:	2500      	movne	r5, #0
 8010786:	4293      	cmp	r3, r2
 8010788:	bfc4      	itt	gt
 801078a:	1a9b      	subgt	r3, r3, r2
 801078c:	18ed      	addgt	r5, r5, r3
 801078e:	2600      	movs	r6, #0
 8010790:	341a      	adds	r4, #26
 8010792:	42b5      	cmp	r5, r6
 8010794:	d11a      	bne.n	80107cc <_printf_common+0xc8>
 8010796:	2000      	movs	r0, #0
 8010798:	e008      	b.n	80107ac <_printf_common+0xa8>
 801079a:	2301      	movs	r3, #1
 801079c:	4652      	mov	r2, sl
 801079e:	4649      	mov	r1, r9
 80107a0:	4638      	mov	r0, r7
 80107a2:	47c0      	blx	r8
 80107a4:	3001      	adds	r0, #1
 80107a6:	d103      	bne.n	80107b0 <_printf_common+0xac>
 80107a8:	f04f 30ff 	mov.w	r0, #4294967295
 80107ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80107b0:	3501      	adds	r5, #1
 80107b2:	e7c6      	b.n	8010742 <_printf_common+0x3e>
 80107b4:	18e1      	adds	r1, r4, r3
 80107b6:	1c5a      	adds	r2, r3, #1
 80107b8:	2030      	movs	r0, #48	; 0x30
 80107ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80107be:	4422      	add	r2, r4
 80107c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80107c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80107c8:	3302      	adds	r3, #2
 80107ca:	e7c7      	b.n	801075c <_printf_common+0x58>
 80107cc:	2301      	movs	r3, #1
 80107ce:	4622      	mov	r2, r4
 80107d0:	4649      	mov	r1, r9
 80107d2:	4638      	mov	r0, r7
 80107d4:	47c0      	blx	r8
 80107d6:	3001      	adds	r0, #1
 80107d8:	d0e6      	beq.n	80107a8 <_printf_common+0xa4>
 80107da:	3601      	adds	r6, #1
 80107dc:	e7d9      	b.n	8010792 <_printf_common+0x8e>
	...

080107e0 <_printf_i>:
 80107e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80107e4:	460c      	mov	r4, r1
 80107e6:	4691      	mov	r9, r2
 80107e8:	7e27      	ldrb	r7, [r4, #24]
 80107ea:	990c      	ldr	r1, [sp, #48]	; 0x30
 80107ec:	2f78      	cmp	r7, #120	; 0x78
 80107ee:	4680      	mov	r8, r0
 80107f0:	469a      	mov	sl, r3
 80107f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80107f6:	d807      	bhi.n	8010808 <_printf_i+0x28>
 80107f8:	2f62      	cmp	r7, #98	; 0x62
 80107fa:	d80a      	bhi.n	8010812 <_printf_i+0x32>
 80107fc:	2f00      	cmp	r7, #0
 80107fe:	f000 80d8 	beq.w	80109b2 <_printf_i+0x1d2>
 8010802:	2f58      	cmp	r7, #88	; 0x58
 8010804:	f000 80a3 	beq.w	801094e <_printf_i+0x16e>
 8010808:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801080c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010810:	e03a      	b.n	8010888 <_printf_i+0xa8>
 8010812:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010816:	2b15      	cmp	r3, #21
 8010818:	d8f6      	bhi.n	8010808 <_printf_i+0x28>
 801081a:	a001      	add	r0, pc, #4	; (adr r0, 8010820 <_printf_i+0x40>)
 801081c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8010820:	08010879 	.word	0x08010879
 8010824:	0801088d 	.word	0x0801088d
 8010828:	08010809 	.word	0x08010809
 801082c:	08010809 	.word	0x08010809
 8010830:	08010809 	.word	0x08010809
 8010834:	08010809 	.word	0x08010809
 8010838:	0801088d 	.word	0x0801088d
 801083c:	08010809 	.word	0x08010809
 8010840:	08010809 	.word	0x08010809
 8010844:	08010809 	.word	0x08010809
 8010848:	08010809 	.word	0x08010809
 801084c:	08010999 	.word	0x08010999
 8010850:	080108bd 	.word	0x080108bd
 8010854:	0801097b 	.word	0x0801097b
 8010858:	08010809 	.word	0x08010809
 801085c:	08010809 	.word	0x08010809
 8010860:	080109bb 	.word	0x080109bb
 8010864:	08010809 	.word	0x08010809
 8010868:	080108bd 	.word	0x080108bd
 801086c:	08010809 	.word	0x08010809
 8010870:	08010809 	.word	0x08010809
 8010874:	08010983 	.word	0x08010983
 8010878:	680b      	ldr	r3, [r1, #0]
 801087a:	1d1a      	adds	r2, r3, #4
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	600a      	str	r2, [r1, #0]
 8010880:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8010884:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010888:	2301      	movs	r3, #1
 801088a:	e0a3      	b.n	80109d4 <_printf_i+0x1f4>
 801088c:	6825      	ldr	r5, [r4, #0]
 801088e:	6808      	ldr	r0, [r1, #0]
 8010890:	062e      	lsls	r6, r5, #24
 8010892:	f100 0304 	add.w	r3, r0, #4
 8010896:	d50a      	bpl.n	80108ae <_printf_i+0xce>
 8010898:	6805      	ldr	r5, [r0, #0]
 801089a:	600b      	str	r3, [r1, #0]
 801089c:	2d00      	cmp	r5, #0
 801089e:	da03      	bge.n	80108a8 <_printf_i+0xc8>
 80108a0:	232d      	movs	r3, #45	; 0x2d
 80108a2:	426d      	negs	r5, r5
 80108a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80108a8:	485e      	ldr	r0, [pc, #376]	; (8010a24 <_printf_i+0x244>)
 80108aa:	230a      	movs	r3, #10
 80108ac:	e019      	b.n	80108e2 <_printf_i+0x102>
 80108ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 80108b2:	6805      	ldr	r5, [r0, #0]
 80108b4:	600b      	str	r3, [r1, #0]
 80108b6:	bf18      	it	ne
 80108b8:	b22d      	sxthne	r5, r5
 80108ba:	e7ef      	b.n	801089c <_printf_i+0xbc>
 80108bc:	680b      	ldr	r3, [r1, #0]
 80108be:	6825      	ldr	r5, [r4, #0]
 80108c0:	1d18      	adds	r0, r3, #4
 80108c2:	6008      	str	r0, [r1, #0]
 80108c4:	0628      	lsls	r0, r5, #24
 80108c6:	d501      	bpl.n	80108cc <_printf_i+0xec>
 80108c8:	681d      	ldr	r5, [r3, #0]
 80108ca:	e002      	b.n	80108d2 <_printf_i+0xf2>
 80108cc:	0669      	lsls	r1, r5, #25
 80108ce:	d5fb      	bpl.n	80108c8 <_printf_i+0xe8>
 80108d0:	881d      	ldrh	r5, [r3, #0]
 80108d2:	4854      	ldr	r0, [pc, #336]	; (8010a24 <_printf_i+0x244>)
 80108d4:	2f6f      	cmp	r7, #111	; 0x6f
 80108d6:	bf0c      	ite	eq
 80108d8:	2308      	moveq	r3, #8
 80108da:	230a      	movne	r3, #10
 80108dc:	2100      	movs	r1, #0
 80108de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80108e2:	6866      	ldr	r6, [r4, #4]
 80108e4:	60a6      	str	r6, [r4, #8]
 80108e6:	2e00      	cmp	r6, #0
 80108e8:	bfa2      	ittt	ge
 80108ea:	6821      	ldrge	r1, [r4, #0]
 80108ec:	f021 0104 	bicge.w	r1, r1, #4
 80108f0:	6021      	strge	r1, [r4, #0]
 80108f2:	b90d      	cbnz	r5, 80108f8 <_printf_i+0x118>
 80108f4:	2e00      	cmp	r6, #0
 80108f6:	d04d      	beq.n	8010994 <_printf_i+0x1b4>
 80108f8:	4616      	mov	r6, r2
 80108fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80108fe:	fb03 5711 	mls	r7, r3, r1, r5
 8010902:	5dc7      	ldrb	r7, [r0, r7]
 8010904:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010908:	462f      	mov	r7, r5
 801090a:	42bb      	cmp	r3, r7
 801090c:	460d      	mov	r5, r1
 801090e:	d9f4      	bls.n	80108fa <_printf_i+0x11a>
 8010910:	2b08      	cmp	r3, #8
 8010912:	d10b      	bne.n	801092c <_printf_i+0x14c>
 8010914:	6823      	ldr	r3, [r4, #0]
 8010916:	07df      	lsls	r7, r3, #31
 8010918:	d508      	bpl.n	801092c <_printf_i+0x14c>
 801091a:	6923      	ldr	r3, [r4, #16]
 801091c:	6861      	ldr	r1, [r4, #4]
 801091e:	4299      	cmp	r1, r3
 8010920:	bfde      	ittt	le
 8010922:	2330      	movle	r3, #48	; 0x30
 8010924:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010928:	f106 36ff 	addle.w	r6, r6, #4294967295
 801092c:	1b92      	subs	r2, r2, r6
 801092e:	6122      	str	r2, [r4, #16]
 8010930:	f8cd a000 	str.w	sl, [sp]
 8010934:	464b      	mov	r3, r9
 8010936:	aa03      	add	r2, sp, #12
 8010938:	4621      	mov	r1, r4
 801093a:	4640      	mov	r0, r8
 801093c:	f7ff fee2 	bl	8010704 <_printf_common>
 8010940:	3001      	adds	r0, #1
 8010942:	d14c      	bne.n	80109de <_printf_i+0x1fe>
 8010944:	f04f 30ff 	mov.w	r0, #4294967295
 8010948:	b004      	add	sp, #16
 801094a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801094e:	4835      	ldr	r0, [pc, #212]	; (8010a24 <_printf_i+0x244>)
 8010950:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8010954:	6823      	ldr	r3, [r4, #0]
 8010956:	680e      	ldr	r6, [r1, #0]
 8010958:	061f      	lsls	r7, r3, #24
 801095a:	f856 5b04 	ldr.w	r5, [r6], #4
 801095e:	600e      	str	r6, [r1, #0]
 8010960:	d514      	bpl.n	801098c <_printf_i+0x1ac>
 8010962:	07d9      	lsls	r1, r3, #31
 8010964:	bf44      	itt	mi
 8010966:	f043 0320 	orrmi.w	r3, r3, #32
 801096a:	6023      	strmi	r3, [r4, #0]
 801096c:	b91d      	cbnz	r5, 8010976 <_printf_i+0x196>
 801096e:	6823      	ldr	r3, [r4, #0]
 8010970:	f023 0320 	bic.w	r3, r3, #32
 8010974:	6023      	str	r3, [r4, #0]
 8010976:	2310      	movs	r3, #16
 8010978:	e7b0      	b.n	80108dc <_printf_i+0xfc>
 801097a:	6823      	ldr	r3, [r4, #0]
 801097c:	f043 0320 	orr.w	r3, r3, #32
 8010980:	6023      	str	r3, [r4, #0]
 8010982:	2378      	movs	r3, #120	; 0x78
 8010984:	4828      	ldr	r0, [pc, #160]	; (8010a28 <_printf_i+0x248>)
 8010986:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801098a:	e7e3      	b.n	8010954 <_printf_i+0x174>
 801098c:	065e      	lsls	r6, r3, #25
 801098e:	bf48      	it	mi
 8010990:	b2ad      	uxthmi	r5, r5
 8010992:	e7e6      	b.n	8010962 <_printf_i+0x182>
 8010994:	4616      	mov	r6, r2
 8010996:	e7bb      	b.n	8010910 <_printf_i+0x130>
 8010998:	680b      	ldr	r3, [r1, #0]
 801099a:	6826      	ldr	r6, [r4, #0]
 801099c:	6960      	ldr	r0, [r4, #20]
 801099e:	1d1d      	adds	r5, r3, #4
 80109a0:	600d      	str	r5, [r1, #0]
 80109a2:	0635      	lsls	r5, r6, #24
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	d501      	bpl.n	80109ac <_printf_i+0x1cc>
 80109a8:	6018      	str	r0, [r3, #0]
 80109aa:	e002      	b.n	80109b2 <_printf_i+0x1d2>
 80109ac:	0671      	lsls	r1, r6, #25
 80109ae:	d5fb      	bpl.n	80109a8 <_printf_i+0x1c8>
 80109b0:	8018      	strh	r0, [r3, #0]
 80109b2:	2300      	movs	r3, #0
 80109b4:	6123      	str	r3, [r4, #16]
 80109b6:	4616      	mov	r6, r2
 80109b8:	e7ba      	b.n	8010930 <_printf_i+0x150>
 80109ba:	680b      	ldr	r3, [r1, #0]
 80109bc:	1d1a      	adds	r2, r3, #4
 80109be:	600a      	str	r2, [r1, #0]
 80109c0:	681e      	ldr	r6, [r3, #0]
 80109c2:	6862      	ldr	r2, [r4, #4]
 80109c4:	2100      	movs	r1, #0
 80109c6:	4630      	mov	r0, r6
 80109c8:	f7ef fc0a 	bl	80001e0 <memchr>
 80109cc:	b108      	cbz	r0, 80109d2 <_printf_i+0x1f2>
 80109ce:	1b80      	subs	r0, r0, r6
 80109d0:	6060      	str	r0, [r4, #4]
 80109d2:	6863      	ldr	r3, [r4, #4]
 80109d4:	6123      	str	r3, [r4, #16]
 80109d6:	2300      	movs	r3, #0
 80109d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80109dc:	e7a8      	b.n	8010930 <_printf_i+0x150>
 80109de:	6923      	ldr	r3, [r4, #16]
 80109e0:	4632      	mov	r2, r6
 80109e2:	4649      	mov	r1, r9
 80109e4:	4640      	mov	r0, r8
 80109e6:	47d0      	blx	sl
 80109e8:	3001      	adds	r0, #1
 80109ea:	d0ab      	beq.n	8010944 <_printf_i+0x164>
 80109ec:	6823      	ldr	r3, [r4, #0]
 80109ee:	079b      	lsls	r3, r3, #30
 80109f0:	d413      	bmi.n	8010a1a <_printf_i+0x23a>
 80109f2:	68e0      	ldr	r0, [r4, #12]
 80109f4:	9b03      	ldr	r3, [sp, #12]
 80109f6:	4298      	cmp	r0, r3
 80109f8:	bfb8      	it	lt
 80109fa:	4618      	movlt	r0, r3
 80109fc:	e7a4      	b.n	8010948 <_printf_i+0x168>
 80109fe:	2301      	movs	r3, #1
 8010a00:	4632      	mov	r2, r6
 8010a02:	4649      	mov	r1, r9
 8010a04:	4640      	mov	r0, r8
 8010a06:	47d0      	blx	sl
 8010a08:	3001      	adds	r0, #1
 8010a0a:	d09b      	beq.n	8010944 <_printf_i+0x164>
 8010a0c:	3501      	adds	r5, #1
 8010a0e:	68e3      	ldr	r3, [r4, #12]
 8010a10:	9903      	ldr	r1, [sp, #12]
 8010a12:	1a5b      	subs	r3, r3, r1
 8010a14:	42ab      	cmp	r3, r5
 8010a16:	dcf2      	bgt.n	80109fe <_printf_i+0x21e>
 8010a18:	e7eb      	b.n	80109f2 <_printf_i+0x212>
 8010a1a:	2500      	movs	r5, #0
 8010a1c:	f104 0619 	add.w	r6, r4, #25
 8010a20:	e7f5      	b.n	8010a0e <_printf_i+0x22e>
 8010a22:	bf00      	nop
 8010a24:	08067a41 	.word	0x08067a41
 8010a28:	08067a52 	.word	0x08067a52

08010a2c <__retarget_lock_acquire_recursive>:
 8010a2c:	4770      	bx	lr

08010a2e <__retarget_lock_release_recursive>:
 8010a2e:	4770      	bx	lr

08010a30 <memmove>:
 8010a30:	4288      	cmp	r0, r1
 8010a32:	b510      	push	{r4, lr}
 8010a34:	eb01 0402 	add.w	r4, r1, r2
 8010a38:	d902      	bls.n	8010a40 <memmove+0x10>
 8010a3a:	4284      	cmp	r4, r0
 8010a3c:	4623      	mov	r3, r4
 8010a3e:	d807      	bhi.n	8010a50 <memmove+0x20>
 8010a40:	1e43      	subs	r3, r0, #1
 8010a42:	42a1      	cmp	r1, r4
 8010a44:	d008      	beq.n	8010a58 <memmove+0x28>
 8010a46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010a4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010a4e:	e7f8      	b.n	8010a42 <memmove+0x12>
 8010a50:	4402      	add	r2, r0
 8010a52:	4601      	mov	r1, r0
 8010a54:	428a      	cmp	r2, r1
 8010a56:	d100      	bne.n	8010a5a <memmove+0x2a>
 8010a58:	bd10      	pop	{r4, pc}
 8010a5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010a5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010a62:	e7f7      	b.n	8010a54 <memmove+0x24>

08010a64 <_malloc_usable_size_r>:
 8010a64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a68:	1f18      	subs	r0, r3, #4
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	bfbc      	itt	lt
 8010a6e:	580b      	ldrlt	r3, [r1, r0]
 8010a70:	18c0      	addlt	r0, r0, r3
 8010a72:	4770      	bx	lr

08010a74 <_init>:
 8010a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a76:	bf00      	nop
 8010a78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a7a:	bc08      	pop	{r3}
 8010a7c:	469e      	mov	lr, r3
 8010a7e:	4770      	bx	lr

08010a80 <_fini>:
 8010a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a82:	bf00      	nop
 8010a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a86:	bc08      	pop	{r3}
 8010a88:	469e      	mov	lr, r3
 8010a8a:	4770      	bx	lr
