
STM32F429ZI_Test_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab60  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  0800ad10  0800ad10  0000bd10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ae34  0800ae34  0000c158  2**0
                  CONTENTS
  4 .ARM          00000008  0800ae34  0800ae34  0000be34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ae3c  0800ae3c  0000c158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ae3c  0800ae3c  0000be3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ae40  0800ae40  0000be40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000158  20000000  0800ae44  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c158  2**0
                  CONTENTS
 10 .bss          00008208  20000158  20000158  0000c158  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20008360  20008360  0000c158  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c158  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a1de  00000000  00000000  0000c188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000046d1  00000000  00000000  00026366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001618  00000000  00000000  0002aa38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010cf  00000000  00000000  0002c050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029758  00000000  00000000  0002d11f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f880  00000000  00000000  00056877  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0abc  00000000  00000000  000760f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00156bb3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006354  00000000  00000000  00156bf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  0015cf4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000158 	.word	0x20000158
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800acf8 	.word	0x0800acf8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000015c 	.word	0x2000015c
 80001ec:	0800acf8 	.word	0x0800acf8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000596:	2300      	movs	r3, #0
 8000598:	607b      	str	r3, [r7, #4]
 800059a:	4b10      	ldr	r3, [pc, #64]	@ (80005dc <MX_DMA_Init+0x4c>)
 800059c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059e:	4a0f      	ldr	r2, [pc, #60]	@ (80005dc <MX_DMA_Init+0x4c>)
 80005a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80005a6:	4b0d      	ldr	r3, [pc, #52]	@ (80005dc <MX_DMA_Init+0x4c>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005ae:	607b      	str	r3, [r7, #4]
 80005b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2100      	movs	r1, #0
 80005b6:	200c      	movs	r0, #12
 80005b8:	f001 fa47 	bl	8001a4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80005bc:	200c      	movs	r0, #12
 80005be:	f001 fa60 	bl	8001a82 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80005c2:	2200      	movs	r2, #0
 80005c4:	2100      	movs	r1, #0
 80005c6:	2010      	movs	r0, #16
 80005c8:	f001 fa3f 	bl	8001a4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80005cc:	2010      	movs	r0, #16
 80005ce:	f001 fa58 	bl	8001a82 <HAL_NVIC_EnableIRQ>

}
 80005d2:	bf00      	nop
 80005d4:	3708      	adds	r7, #8
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	40023800 	.word	0x40023800

080005e0 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PC9   ------> RCC_MCO_2
*/
void MX_GPIO_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08a      	sub	sp, #40	@ 0x28
 80005e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e6:	f107 0314 	add.w	r3, r7, #20
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]
 80005f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	613b      	str	r3, [r7, #16]
 80005fa:	4b56      	ldr	r3, [pc, #344]	@ (8000754 <MX_GPIO_Init+0x174>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	4a55      	ldr	r2, [pc, #340]	@ (8000754 <MX_GPIO_Init+0x174>)
 8000600:	f043 0304 	orr.w	r3, r3, #4
 8000604:	6313      	str	r3, [r2, #48]	@ 0x30
 8000606:	4b53      	ldr	r3, [pc, #332]	@ (8000754 <MX_GPIO_Init+0x174>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	f003 0304 	and.w	r3, r3, #4
 800060e:	613b      	str	r3, [r7, #16]
 8000610:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	60fb      	str	r3, [r7, #12]
 8000616:	4b4f      	ldr	r3, [pc, #316]	@ (8000754 <MX_GPIO_Init+0x174>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	4a4e      	ldr	r2, [pc, #312]	@ (8000754 <MX_GPIO_Init+0x174>)
 800061c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000620:	6313      	str	r3, [r2, #48]	@ 0x30
 8000622:	4b4c      	ldr	r3, [pc, #304]	@ (8000754 <MX_GPIO_Init+0x174>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062e:	2300      	movs	r3, #0
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	4b48      	ldr	r3, [pc, #288]	@ (8000754 <MX_GPIO_Init+0x174>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000636:	4a47      	ldr	r2, [pc, #284]	@ (8000754 <MX_GPIO_Init+0x174>)
 8000638:	f043 0301 	orr.w	r3, r3, #1
 800063c:	6313      	str	r3, [r2, #48]	@ 0x30
 800063e:	4b45      	ldr	r3, [pc, #276]	@ (8000754 <MX_GPIO_Init+0x174>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000642:	f003 0301 	and.w	r3, r3, #1
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800064a:	2300      	movs	r3, #0
 800064c:	607b      	str	r3, [r7, #4]
 800064e:	4b41      	ldr	r3, [pc, #260]	@ (8000754 <MX_GPIO_Init+0x174>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000652:	4a40      	ldr	r2, [pc, #256]	@ (8000754 <MX_GPIO_Init+0x174>)
 8000654:	f043 0302 	orr.w	r3, r3, #2
 8000658:	6313      	str	r3, [r2, #48]	@ 0x30
 800065a:	4b3e      	ldr	r3, [pc, #248]	@ (8000754 <MX_GPIO_Init+0x174>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065e:	f003 0302 	and.w	r3, r3, #2
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000666:	2300      	movs	r3, #0
 8000668:	603b      	str	r3, [r7, #0]
 800066a:	4b3a      	ldr	r3, [pc, #232]	@ (8000754 <MX_GPIO_Init+0x174>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066e:	4a39      	ldr	r2, [pc, #228]	@ (8000754 <MX_GPIO_Init+0x174>)
 8000670:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000674:	6313      	str	r3, [r2, #48]	@ 0x30
 8000676:	4b37      	ldr	r3, [pc, #220]	@ (8000754 <MX_GPIO_Init+0x174>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800067e:	603b      	str	r3, [r7, #0]
 8000680:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8000682:	2200      	movs	r2, #0
 8000684:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000688:	4833      	ldr	r0, [pc, #204]	@ (8000758 <MX_GPIO_Init+0x178>)
 800068a:	f001 ffa5 	bl	80025d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 800068e:	2200      	movs	r2, #0
 8000690:	2160      	movs	r1, #96	@ 0x60
 8000692:	4832      	ldr	r0, [pc, #200]	@ (800075c <MX_GPIO_Init+0x17c>)
 8000694:	f001 ffa0 	bl	80025d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000698:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800069c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800069e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80006a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	482c      	ldr	r0, [pc, #176]	@ (8000760 <MX_GPIO_Init+0x180>)
 80006b0:	f001 fde6 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7;
 80006b4:	f244 0381 	movw	r3, #16513	@ 0x4081
 80006b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ba:	2301      	movs	r3, #1
 80006bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c2:	2300      	movs	r3, #0
 80006c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c6:	f107 0314 	add.w	r3, r7, #20
 80006ca:	4619      	mov	r1, r3
 80006cc:	4822      	ldr	r0, [pc, #136]	@ (8000758 <MX_GPIO_Init+0x178>)
 80006ce:	f001 fdd7 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG5 PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80006d2:	2360      	movs	r3, #96	@ 0x60
 80006d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d6:	2301      	movs	r3, #1
 80006d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006da:	2300      	movs	r3, #0
 80006dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006de:	2303      	movs	r3, #3
 80006e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80006e2:	f107 0314 	add.w	r3, r7, #20
 80006e6:	4619      	mov	r1, r3
 80006e8:	481c      	ldr	r0, [pc, #112]	@ (800075c <MX_GPIO_Init+0x17c>)
 80006ea:	f001 fdc9 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80006ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006f4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80006f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fa:	2300      	movs	r3, #0
 80006fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	4619      	mov	r1, r3
 8000704:	4815      	ldr	r0, [pc, #84]	@ (800075c <MX_GPIO_Init+0x17c>)
 8000706:	f001 fdbb 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800070a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800070e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000710:	2302      	movs	r3, #2
 8000712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000714:	2300      	movs	r3, #0
 8000716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000718:	2300      	movs	r3, #0
 800071a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800071c:	2300      	movs	r3, #0
 800071e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000720:	f107 0314 	add.w	r3, r7, #20
 8000724:	4619      	mov	r1, r3
 8000726:	480e      	ldr	r0, [pc, #56]	@ (8000760 <MX_GPIO_Init+0x180>)
 8000728:	f001 fdaa 	bl	8002280 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800072c:	2200      	movs	r2, #0
 800072e:	2100      	movs	r1, #0
 8000730:	2017      	movs	r0, #23
 8000732:	f001 f98a 	bl	8001a4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000736:	2017      	movs	r0, #23
 8000738:	f001 f9a3 	bl	8001a82 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800073c:	2200      	movs	r2, #0
 800073e:	2100      	movs	r1, #0
 8000740:	2028      	movs	r0, #40	@ 0x28
 8000742:	f001 f982 	bl	8001a4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000746:	2028      	movs	r0, #40	@ 0x28
 8000748:	f001 f99b 	bl	8001a82 <HAL_NVIC_EnableIRQ>

}
 800074c:	bf00      	nop
 800074e:	3728      	adds	r7, #40	@ 0x28
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40023800 	.word	0x40023800
 8000758:	40020400 	.word	0x40020400
 800075c:	40021800 	.word	0x40021800
 8000760:	40020800 	.word	0x40020800

08000764 <_write>:

/* USER CODE BEGIN PV */

extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);

int _write(int file, char *ptr, int len){
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	60f8      	str	r0, [r7, #12]
 800076c:	60b9      	str	r1, [r7, #8]
 800076e:	607a      	str	r2, [r7, #4]
    // CDC_Transmit_FS(ptr, len);
    Q_Write(&USB_TX_Q, ptr, len);
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	b29b      	uxth	r3, r3
 8000774:	461a      	mov	r2, r3
 8000776:	68b9      	ldr	r1, [r7, #8]
 8000778:	4803      	ldr	r0, [pc, #12]	@ (8000788 <_write+0x24>)
 800077a:	f000 f8e0 	bl	800093e <Q_Write>
    // User_CDC_Transmit_FS(ptr, len);
    return (len);
 800077e:	687b      	ldr	r3, [r7, #4]
}
 8000780:	4618      	mov	r0, r3
 8000782:	3710      	adds	r7, #16
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	20000ad4 	.word	0x20000ad4

0800078c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000790:	f000 ffd4 	bl	800173c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000794:	f000 f83e 	bl	8000814 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000798:	f7ff ff22 	bl	80005e0 <MX_GPIO_Init>
  MX_DMA_Init();
 800079c:	f7ff fef8 	bl	8000590 <MX_DMA_Init>
  MX_TIM1_Init();
 80007a0:	f000 fc3e 	bl	8001020 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80007a4:	f000 fcb4 	bl	8001110 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80007a8:	f000 fcde 	bl	8001168 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 80007ac:	f008 fbd0 	bl	8008f50 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  debug_buf_init();
 80007b0:	f000 fe14 	bl	80013dc <debug_buf_init>
  Q_Init(&USB_TX_Q, (uint8_t *) USB_TX_Data, 2400);
 80007b4:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 80007b8:	490f      	ldr	r1, [pc, #60]	@ (80007f8 <main+0x6c>)
 80007ba:	4810      	ldr	r0, [pc, #64]	@ (80007fc <main+0x70>)
 80007bc:	f000 f8a0 	bl	8000900 <Q_Init>
  

  HAL_Delay(500);
 80007c0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007c4:	f001 f82c 	bl	8001820 <HAL_Delay>
  // BootMessagePrint();
  // GetClockSourcePrint();

  HAL_TIM_Base_Start_IT(&htim1);
 80007c8:	480d      	ldr	r0, [pc, #52]	@ (8000800 <main+0x74>)
 80007ca:	f003 fef1 	bl	80045b0 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_DMA(&huart2, (uint8_t *) uart2_rx_buf, UART_RXDATA_MAX);
 80007ce:	2201      	movs	r2, #1
 80007d0:	490c      	ldr	r1, [pc, #48]	@ (8000804 <main+0x78>)
 80007d2:	480d      	ldr	r0, [pc, #52]	@ (8000808 <main+0x7c>)
 80007d4:	f004 fb62 	bl	8004e9c <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart3, (uint8_t *) uart3_rx_buf, UART_RXDATA_MAX);
 80007d8:	2201      	movs	r2, #1
 80007da:	490c      	ldr	r1, [pc, #48]	@ (800080c <main+0x80>)
 80007dc:	480c      	ldr	r0, [pc, #48]	@ (8000810 <main+0x84>)
 80007de:	f004 fb5d 	bl	8004e9c <HAL_UART_Receive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    GPIO_Proc();
 80007e2:	f000 fdf5 	bl	80013d0 <GPIO_Proc>
    USB_CDC_Proc();
 80007e6:	f000 ff07 	bl	80015f8 <USB_CDC_Proc>
    USB_CDC_RX_Proc();
 80007ea:	f000 ff0d 	bl	8001608 <USB_CDC_RX_Proc>
    UART_RX_Proc();
 80007ee:	f000 fec5 	bl	800157c <UART_RX_Proc>
  {
 80007f2:	bf00      	nop
 80007f4:	e7f5      	b.n	80007e2 <main+0x56>
 80007f6:	bf00      	nop
 80007f8:	20000174 	.word	0x20000174
 80007fc:	20000ad4 	.word	0x20000ad4
 8000800:	2000144c 	.word	0x2000144c
 8000804:	200017f8 	.word	0x200017f8
 8000808:	20001494 	.word	0x20001494
 800080c:	200017fc 	.word	0x200017fc
 8000810:	200014dc 	.word	0x200014dc

08000814 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b094      	sub	sp, #80	@ 0x50
 8000818:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800081a:	f107 0320 	add.w	r3, r7, #32
 800081e:	2230      	movs	r2, #48	@ 0x30
 8000820:	2100      	movs	r1, #0
 8000822:	4618      	mov	r0, r3
 8000824:	f009 fb08 	bl	8009e38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000828:	f107 030c 	add.w	r3, r7, #12
 800082c:	2200      	movs	r2, #0
 800082e:	601a      	str	r2, [r3, #0]
 8000830:	605a      	str	r2, [r3, #4]
 8000832:	609a      	str	r2, [r3, #8]
 8000834:	60da      	str	r2, [r3, #12]
 8000836:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000838:	2300      	movs	r3, #0
 800083a:	60bb      	str	r3, [r7, #8]
 800083c:	4b2b      	ldr	r3, [pc, #172]	@ (80008ec <SystemClock_Config+0xd8>)
 800083e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000840:	4a2a      	ldr	r2, [pc, #168]	@ (80008ec <SystemClock_Config+0xd8>)
 8000842:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000846:	6413      	str	r3, [r2, #64]	@ 0x40
 8000848:	4b28      	ldr	r3, [pc, #160]	@ (80008ec <SystemClock_Config+0xd8>)
 800084a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000850:	60bb      	str	r3, [r7, #8]
 8000852:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000854:	2300      	movs	r3, #0
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	4b25      	ldr	r3, [pc, #148]	@ (80008f0 <SystemClock_Config+0xdc>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a24      	ldr	r2, [pc, #144]	@ (80008f0 <SystemClock_Config+0xdc>)
 800085e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000862:	6013      	str	r3, [r2, #0]
 8000864:	4b22      	ldr	r3, [pc, #136]	@ (80008f0 <SystemClock_Config+0xdc>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000870:	2301      	movs	r3, #1
 8000872:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000874:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000878:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800087a:	2302      	movs	r3, #2
 800087c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800087e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000882:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000884:	2304      	movs	r3, #4
 8000886:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000888:	23a8      	movs	r3, #168	@ 0xa8
 800088a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800088c:	2302      	movs	r3, #2
 800088e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000890:	2307      	movs	r3, #7
 8000892:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000894:	f107 0320 	add.w	r3, r7, #32
 8000898:	4618      	mov	r0, r3
 800089a:	f003 f939 	bl	8003b10 <HAL_RCC_OscConfig>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008a4:	f000 f826 	bl	80008f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a8:	230f      	movs	r3, #15
 80008aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ac:	2302      	movs	r3, #2
 80008ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008b0:	2300      	movs	r3, #0
 80008b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008b4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008c0:	f107 030c 	add.w	r3, r7, #12
 80008c4:	2105      	movs	r1, #5
 80008c6:	4618      	mov	r0, r3
 80008c8:	f003 fb9a 	bl	8004000 <HAL_RCC_ClockConfig>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008d2:	f000 f80f 	bl	80008f4 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_HSE, RCC_MCODIV_1);
 80008d6:	2200      	movs	r2, #0
 80008d8:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80008dc:	2001      	movs	r0, #1
 80008de:	f003 fc75 	bl	80041cc <HAL_RCC_MCOConfig>
}
 80008e2:	bf00      	nop
 80008e4:	3750      	adds	r7, #80	@ 0x50
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40023800 	.word	0x40023800
 80008f0:	40007000 	.word	0x40007000

080008f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f8:	b672      	cpsid	i
}
 80008fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <Error_Handler+0x8>

08000900 <Q_Init>:
#include "queue.h"

void Q_Init(Q_queue_t *queue, uint8_t *data, uint16_t len){
 8000900:	b480      	push	{r7}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
 8000906:	60f8      	str	r0, [r7, #12]
 8000908:	60b9      	str	r1, [r7, #8]
 800090a:	4613      	mov	r3, r2
 800090c:	80fb      	strh	r3, [r7, #6]
    queue->idx_read = 0;
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	2200      	movs	r2, #0
 8000912:	809a      	strh	r2, [r3, #4]
    queue->idx_write = 0;
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	2200      	movs	r2, #0
 8000918:	805a      	strh	r2, [r3, #2]
    queue->count_full = 0;
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	2200      	movs	r2, #0
 800091e:	80da      	strh	r2, [r3, #6]
    queue->count_empty = 0;
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	2200      	movs	r2, #0
 8000924:	811a      	strh	r2, [r3, #8]
    queue->size = len;
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	88fa      	ldrh	r2, [r7, #6]
 800092a:	801a      	strh	r2, [r3, #0]
    queue->data = data;
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	68ba      	ldr	r2, [r7, #8]
 8000930:	60da      	str	r2, [r3, #12]
}
 8000932:	bf00      	nop
 8000934:	3714      	adds	r7, #20
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr

0800093e <Q_Write>:

void Q_Clear(Q_queue_t *queue){
    queue->idx_write = queue->idx_read;
}

bool Q_Write(Q_queue_t *queue, uint8_t *data, uint16_t len){
 800093e:	b580      	push	{r7, lr}
 8000940:	b088      	sub	sp, #32
 8000942:	af00      	add	r7, sp, #0
 8000944:	60f8      	str	r0, [r7, #12]
 8000946:	60b9      	str	r1, [r7, #8]
 8000948:	4613      	mov	r3, r2
 800094a:	80fb      	strh	r3, [r7, #6]
    int empty_bytes;
    uint16_t next_idx;
    uint16_t num_first;
    bool ret = false;
 800094c:	2300      	movs	r3, #0
 800094e:	77fb      	strb	r3, [r7, #31]
    
    empty_bytes = Q_NumEmptyBytes(queue);  
 8000950:	68f8      	ldr	r0, [r7, #12]
 8000952:	f000 f8ea 	bl	8000b2a <Q_NumEmptyBytes>
 8000956:	4603      	mov	r3, r0
 8000958:	61bb      	str	r3, [r7, #24]
    if(empty_bytes >= len){
 800095a:	88fb      	ldrh	r3, [r7, #6]
 800095c:	69ba      	ldr	r2, [r7, #24]
 800095e:	429a      	cmp	r2, r3
 8000960:	db44      	blt.n	80009ec <Q_Write+0xae>
        next_idx = queue->idx_write + len;
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000968:	b29a      	uxth	r2, r3
 800096a:	88fb      	ldrh	r3, [r7, #6]
 800096c:	4413      	add	r3, r2
 800096e:	82fb      	strh	r3, [r7, #22]
        if(next_idx < queue->size){
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	881b      	ldrh	r3, [r3, #0]
 8000974:	8afa      	ldrh	r2, [r7, #22]
 8000976:	429a      	cmp	r2, r3
 8000978:	d20b      	bcs.n	8000992 <Q_Write+0x54>
            memcpy(&(queue->data[queue->idx_write]),data,len);  //memcpy(dest,source,num)
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	68db      	ldr	r3, [r3, #12]
 800097e:	68fa      	ldr	r2, [r7, #12]
 8000980:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8000984:	4413      	add	r3, r2
 8000986:	88fa      	ldrh	r2, [r7, #6]
 8000988:	68b9      	ldr	r1, [r7, #8]
 800098a:	4618      	mov	r0, r3
 800098c:	f009 faf5 	bl	8009f7a <memcpy>
 8000990:	e01d      	b.n	80009ce <Q_Write+0x90>
        }
        else{
            num_first = queue->size-queue->idx_write;
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	881a      	ldrh	r2, [r3, #0]
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800099c:	b29b      	uxth	r3, r3
 800099e:	1ad3      	subs	r3, r2, r3
 80009a0:	82bb      	strh	r3, [r7, #20]
            memcpy(&(queue->data[queue->idx_write]),data,num_first);
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	68db      	ldr	r3, [r3, #12]
 80009a6:	68fa      	ldr	r2, [r7, #12]
 80009a8:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80009ac:	4413      	add	r3, r2
 80009ae:	8aba      	ldrh	r2, [r7, #20]
 80009b0:	68b9      	ldr	r1, [r7, #8]
 80009b2:	4618      	mov	r0, r3
 80009b4:	f009 fae1 	bl	8009f7a <memcpy>
            memcpy(&(queue->data[0]),&(data[num_first]),len-num_first);
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	68d8      	ldr	r0, [r3, #12]
 80009bc:	8abb      	ldrh	r3, [r7, #20]
 80009be:	68ba      	ldr	r2, [r7, #8]
 80009c0:	18d1      	adds	r1, r2, r3
 80009c2:	88fa      	ldrh	r2, [r7, #6]
 80009c4:	8abb      	ldrh	r3, [r7, #20]
 80009c6:	1ad3      	subs	r3, r2, r3
 80009c8:	461a      	mov	r2, r3
 80009ca:	f009 fad6 	bl	8009f7a <memcpy>
        }        
        queue->idx_write = next_idx % queue->size;
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	881a      	ldrh	r2, [r3, #0]
 80009d2:	8afb      	ldrh	r3, [r7, #22]
 80009d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80009d8:	fb01 f202 	mul.w	r2, r1, r2
 80009dc:	1a9b      	subs	r3, r3, r2
 80009de:	b29b      	uxth	r3, r3
 80009e0:	b21a      	sxth	r2, r3
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	805a      	strh	r2, [r3, #2]
        ret = true;        
 80009e6:	2301      	movs	r3, #1
 80009e8:	77fb      	strb	r3, [r7, #31]
 80009ea:	e00e      	b.n	8000a0a <Q_Write+0xcc>
    }
    else    queue->count_full = _upperlimit(queue->count_full+1,0xFFFF);      
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	88db      	ldrh	r3, [r3, #6]
 80009f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d004      	beq.n	8000a02 <Q_Write+0xc4>
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	88db      	ldrh	r3, [r3, #6]
 80009fc:	3301      	adds	r3, #1
 80009fe:	b29a      	uxth	r2, r3
 8000a00:	e001      	b.n	8000a06 <Q_Write+0xc8>
 8000a02:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	80da      	strh	r2, [r3, #6]
    return ret;    
 8000a0a:	7ffb      	ldrb	r3, [r7, #31]
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3720      	adds	r7, #32
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <Q_Read>:
    }
    else    queue->count_full = _upperlimit(queue->count_full+1,0xFFFF);
    return ret;    
}

bool Q_Read(Q_queue_t *queue, uint8_t *data, uint16_t len){
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60f8      	str	r0, [r7, #12]
 8000a1c:	60b9      	str	r1, [r7, #8]
 8000a1e:	4613      	mov	r3, r2
 8000a20:	80fb      	strh	r3, [r7, #6]
    bool ret;
    uint16_t next_idx;
    uint16_t num_first;

    if(Q_NumContents(queue) >= len){
 8000a22:	68f8      	ldr	r0, [r7, #12]
 8000a24:	f000 f864 	bl	8000af0 <Q_NumContents>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	88fb      	ldrh	r3, [r7, #6]
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d848      	bhi.n	8000ac4 <Q_Read+0xb0>
        next_idx = queue->idx_read + len;
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000a38:	b29a      	uxth	r2, r3
 8000a3a:	88fb      	ldrh	r3, [r7, #6]
 8000a3c:	4413      	add	r3, r2
 8000a3e:	82bb      	strh	r3, [r7, #20]
        if(next_idx < queue->size){
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	881b      	ldrh	r3, [r3, #0]
 8000a44:	8aba      	ldrh	r2, [r7, #20]
 8000a46:	429a      	cmp	r2, r3
 8000a48:	d20b      	bcs.n	8000a62 <Q_Read+0x4e>
            memcpy(data,&(queue->data[queue->idx_read]),len);  //memcpy(dest,source,num)
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	68db      	ldr	r3, [r3, #12]
 8000a4e:	68fa      	ldr	r2, [r7, #12]
 8000a50:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000a54:	4413      	add	r3, r2
 8000a56:	88fa      	ldrh	r2, [r7, #6]
 8000a58:	4619      	mov	r1, r3
 8000a5a:	68b8      	ldr	r0, [r7, #8]
 8000a5c:	f009 fa8d 	bl	8009f7a <memcpy>
 8000a60:	e01d      	b.n	8000a9e <Q_Read+0x8a>
        }
        else{
            num_first = queue->size-queue->idx_read;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	881a      	ldrh	r2, [r3, #0]
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000a6c:	b29b      	uxth	r3, r3
 8000a6e:	1ad3      	subs	r3, r2, r3
 8000a70:	827b      	strh	r3, [r7, #18]
            memcpy(data,&(queue->data[queue->idx_read]),num_first);  //memcpy(dest,source,num)
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	68db      	ldr	r3, [r3, #12]
 8000a76:	68fa      	ldr	r2, [r7, #12]
 8000a78:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	8a7a      	ldrh	r2, [r7, #18]
 8000a80:	4619      	mov	r1, r3
 8000a82:	68b8      	ldr	r0, [r7, #8]
 8000a84:	f009 fa79 	bl	8009f7a <memcpy>
            memcpy(&(data[num_first]),&(queue->data[0]),len-num_first);
 8000a88:	8a7b      	ldrh	r3, [r7, #18]
 8000a8a:	68ba      	ldr	r2, [r7, #8]
 8000a8c:	18d0      	adds	r0, r2, r3
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	68d9      	ldr	r1, [r3, #12]
 8000a92:	88fa      	ldrh	r2, [r7, #6]
 8000a94:	8a7b      	ldrh	r3, [r7, #18]
 8000a96:	1ad3      	subs	r3, r2, r3
 8000a98:	461a      	mov	r2, r3
 8000a9a:	f009 fa6e 	bl	8009f7a <memcpy>
        }        
        queue->idx_read = (queue->idx_read+len)%queue->size;
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	88fb      	ldrh	r3, [r7, #6]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	68fa      	ldr	r2, [r7, #12]
 8000aac:	8812      	ldrh	r2, [r2, #0]
 8000aae:	fb93 f1f2 	sdiv	r1, r3, r2
 8000ab2:	fb01 f202 	mul.w	r2, r1, r2
 8000ab6:	1a9b      	subs	r3, r3, r2
 8000ab8:	b21a      	sxth	r2, r3
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	809a      	strh	r2, [r3, #4]
        ret = true;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	75fb      	strb	r3, [r7, #23]
 8000ac2:	e010      	b.n	8000ae6 <Q_Read+0xd2>
    }
    else{
        queue->count_empty = _upperlimit(queue->count_empty+1,0xFFFF);
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	891b      	ldrh	r3, [r3, #8]
 8000ac8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d004      	beq.n	8000ada <Q_Read+0xc6>
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	891b      	ldrh	r3, [r3, #8]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	b29a      	uxth	r2, r3
 8000ad8:	e001      	b.n	8000ade <Q_Read+0xca>
 8000ada:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	811a      	strh	r2, [r3, #8]
        ret = false;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8000ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3718      	adds	r7, #24
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <Q_NumContents>:
    else    queue->count_empty = _upperlimit(queue->count_empty+1,0xFFFF);
    return ret;
}


uint16_t Q_NumContents(Q_queue_t *queue){
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
    return (uint16_t)((queue->size + queue->idx_write - queue->idx_read)%(queue->size));    
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	881b      	ldrh	r3, [r3, #0]
 8000afc:	461a      	mov	r2, r3
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000b04:	4413      	add	r3, r2
 8000b06:	687a      	ldr	r2, [r7, #4]
 8000b08:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000b0c:	1a9b      	subs	r3, r3, r2
 8000b0e:	687a      	ldr	r2, [r7, #4]
 8000b10:	8812      	ldrh	r2, [r2, #0]
 8000b12:	fb93 f1f2 	sdiv	r1, r3, r2
 8000b16:	fb01 f202 	mul.w	r2, r1, r2
 8000b1a:	1a9b      	subs	r3, r3, r2
 8000b1c:	b29b      	uxth	r3, r3
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	370c      	adds	r7, #12
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr

08000b2a <Q_NumEmptyBytes>:

uint16_t Q_NumEmptyBytes(Q_queue_t *queue){
 8000b2a:	b590      	push	{r4, r7, lr}
 8000b2c:	b083      	sub	sp, #12
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
    return queue->size - (int)Q_NumContents(queue) - 1;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	881c      	ldrh	r4, [r3, #0]
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f7ff ffda 	bl	8000af0 <Q_NumContents>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	1ae3      	subs	r3, r4, r3
 8000b40:	b29b      	uxth	r3, r3
 8000b42:	3b01      	subs	r3, #1
 8000b44:	b29b      	uxth	r3, r3
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	370c      	adds	r7, #12
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd90      	pop	{r4, r7, pc}
	...

08000b50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b56:	2300      	movs	r3, #0
 8000b58:	607b      	str	r3, [r7, #4]
 8000b5a:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <HAL_MspInit+0x4c>)
 8000b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b5e:	4a0f      	ldr	r2, [pc, #60]	@ (8000b9c <HAL_MspInit+0x4c>)
 8000b60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b64:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b66:	4b0d      	ldr	r3, [pc, #52]	@ (8000b9c <HAL_MspInit+0x4c>)
 8000b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b72:	2300      	movs	r3, #0
 8000b74:	603b      	str	r3, [r7, #0]
 8000b76:	4b09      	ldr	r3, [pc, #36]	@ (8000b9c <HAL_MspInit+0x4c>)
 8000b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7a:	4a08      	ldr	r2, [pc, #32]	@ (8000b9c <HAL_MspInit+0x4c>)
 8000b7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b80:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b82:	4b06      	ldr	r3, [pc, #24]	@ (8000b9c <HAL_MspInit+0x4c>)
 8000b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b8a:	603b      	str	r3, [r7, #0]
 8000b8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	40023800 	.word	0x40023800

08000ba0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ba4:	bf00      	nop
 8000ba6:	e7fd      	b.n	8000ba4 <NMI_Handler+0x4>

08000ba8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bac:	bf00      	nop
 8000bae:	e7fd      	b.n	8000bac <HardFault_Handler+0x4>

08000bb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bb4:	bf00      	nop
 8000bb6:	e7fd      	b.n	8000bb4 <MemManage_Handler+0x4>

08000bb8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bbc:	bf00      	nop
 8000bbe:	e7fd      	b.n	8000bbc <BusFault_Handler+0x4>

08000bc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bc4:	bf00      	nop
 8000bc6:	e7fd      	b.n	8000bc4 <UsageFault_Handler+0x4>

08000bc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bcc:	bf00      	nop
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr

08000be4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr

08000bf2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bf6:	f000 fdf3 	bl	80017e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
	...

08000c00 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000c04:	4802      	ldr	r0, [pc, #8]	@ (8000c10 <DMA1_Stream1_IRQHandler+0x10>)
 8000c06:	f001 f8d1 	bl	8001dac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	20001584 	.word	0x20001584

08000c14 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000c18:	4802      	ldr	r0, [pc, #8]	@ (8000c24 <DMA1_Stream5_IRQHandler+0x10>)
 8000c1a:	f001 f8c7 	bl	8001dac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	20001524 	.word	0x20001524

08000c28 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000c2c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000c30:	f001 fd06 	bl	8002640 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c3c:	4802      	ldr	r0, [pc, #8]	@ (8000c48 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000c3e:	f003 fd27 	bl	8004690 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	2000144c 	.word	0x2000144c

08000c4c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000c50:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c54:	f001 fcf4 	bl	8002640 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c58:	bf00      	nop
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000c60:	4802      	ldr	r0, [pc, #8]	@ (8000c6c <OTG_FS_IRQHandler+0x10>)
 8000c62:	f001 fe49 	bl	80028f8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c66:	bf00      	nop
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	20007b10 	.word	0x20007b10

08000c70 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  uint16_t num = 0;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	81fb      	strh	r3, [r7, #14]
  
  if ((num = Q_NumContents(&USB_TX_Q)) > 0 )
 8000c7c:	4818      	ldr	r0, [pc, #96]	@ (8000ce0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000c7e:	f7ff ff37 	bl	8000af0 <Q_NumContents>
 8000c82:	4603      	mov	r3, r0
 8000c84:	81fb      	strh	r3, [r7, #14]
 8000c86:	89fb      	ldrh	r3, [r7, #14]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d016      	beq.n	8000cba <HAL_TIM_PeriodElapsedCallback+0x4a>
  {
    if (CDC_Transmit_Is_Busy() != USBD_BUSY)
 8000c8c:	f008 fa6e 	bl	800916c <CDC_Transmit_Is_Busy>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d011      	beq.n	8000cba <HAL_TIM_PeriodElapsedCallback+0x4a>
    {
      queDataNum += num;
 8000c96:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000c98:	881a      	ldrh	r2, [r3, #0]
 8000c9a:	89fb      	ldrh	r3, [r7, #14]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	b29a      	uxth	r2, r3
 8000ca0:	4b10      	ldr	r3, [pc, #64]	@ (8000ce4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000ca2:	801a      	strh	r2, [r3, #0]

      Q_Read(&USB_TX_Q, (uint8_t *)queData, num);
 8000ca4:	89fb      	ldrh	r3, [r7, #14]
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	490f      	ldr	r1, [pc, #60]	@ (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000caa:	480d      	ldr	r0, [pc, #52]	@ (8000ce0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000cac:	f7ff feb2 	bl	8000a14 <Q_Read>

      CDC_Transmit_FS(queData, num);
 8000cb0:	89fb      	ldrh	r3, [r7, #14]
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	480c      	ldr	r0, [pc, #48]	@ (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000cb6:	f008 fa17 	bl	80090e8 <CDC_Transmit_FS>
    }
  }

  TIM1_CNT_1++; // LED  
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	4a0a      	ldr	r2, [pc, #40]	@ (8000cec <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000cc2:	6013      	str	r3, [r2, #0]
  TIM1_CNT_2++; //
 8000cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	3301      	adds	r3, #1
 8000cca:	4a09      	ldr	r2, [pc, #36]	@ (8000cf0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000ccc:	6013      	str	r3, [r2, #0]
  TIM1_CNT_3++; //
 8000cce:	4b09      	ldr	r3, [pc, #36]	@ (8000cf4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	4a07      	ldr	r2, [pc, #28]	@ (8000cf4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000cd6:	6013      	str	r3, [r2, #0]
}
 8000cd8:	bf00      	nop
 8000cda:	3710      	adds	r7, #16
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20000ad4 	.word	0x20000ad4
 8000ce4:	20001444 	.word	0x20001444
 8000ce8:	20000ae4 	.word	0x20000ae4
 8000cec:	200015e4 	.word	0x200015e4
 8000cf0:	200015e8 	.word	0x200015e8
 8000cf4:	200015ec 	.word	0x200015ec

08000cf8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b086      	sub	sp, #24
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  //   Rx_Start_flag = 1;
  //   debug_buf_init();
  // }

  /* Prevent unused argument(s) compilation warning */
  if (huart->Instance == USART2)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a3b      	ldr	r2, [pc, #236]	@ (8000df4 <HAL_UART_RxCpltCallback+0xfc>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d110      	bne.n	8000d2c <HAL_UART_RxCpltCallback+0x34>

    // uart2_rxcpltcallback_cnt++;

    // HAL_GPIO_TogglePin(UART_TIME_PORT, UART_RX_BUFWR_PIN);

    debug_buf_write(1, USART2->DR);
 8000d0a:	4b3a      	ldr	r3, [pc, #232]	@ (8000df4 <HAL_UART_RxCpltCallback+0xfc>)
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	4619      	mov	r1, r3
 8000d12:	2001      	movs	r0, #1
 8000d14:	f000 fb7e 	bl	8001414 <debug_buf_write>

    // uart2_rx_flag = 1;

    // uart2_rx_index = (UART_RXDATA_MAX - hdma_usart2_rx.Instance->NDTR);

    HAL_UART_Receive_DMA(&huart2, uart2_rx_buf, UART_RXDATA_MAX);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	4937      	ldr	r1, [pc, #220]	@ (8000df8 <HAL_UART_RxCpltCallback+0x100>)
 8000d1c:	4837      	ldr	r0, [pc, #220]	@ (8000dfc <HAL_UART_RxCpltCallback+0x104>)
 8000d1e:	f004 f8bd 	bl	8004e9c <HAL_UART_Receive_DMA>

    #ifdef DEBUG
    HAL_GPIO_TogglePin(UART_TIME_PORT, UART_RX_BUFWR_PIN);
 8000d22:	2120      	movs	r1, #32
 8000d24:	4836      	ldr	r0, [pc, #216]	@ (8000e00 <HAL_UART_RxCpltCallback+0x108>)
 8000d26:	f001 fc70 	bl	800260a <HAL_GPIO_TogglePin>
 8000d2a:	e014      	b.n	8000d56 <HAL_UART_RxCpltCallback+0x5e>
      
      // HAL_UART_Receive_DMA(&huart2, uart2_rx_buf, UART_RXDATA_MAX);

    #endif
  }
  else if (huart->Instance == USART3)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a34      	ldr	r2, [pc, #208]	@ (8000e04 <HAL_UART_RxCpltCallback+0x10c>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d10f      	bne.n	8000d56 <HAL_UART_RxCpltCallback+0x5e>
  {
    // uart3_rx_flag = 1;
    // uart2_rxcpltcallback_cnt++;
    debug_buf_write(2, USART3->DR);
 8000d36:	4b33      	ldr	r3, [pc, #204]	@ (8000e04 <HAL_UART_RxCpltCallback+0x10c>)
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	2002      	movs	r0, #2
 8000d40:	f000 fb68 	bl	8001414 <debug_buf_write>

    // uart2_rx_flag = 1;

    // uart3_rx_index = (UART_RXDATA_MAX - hdma_usart3_rx.Instance->NDTR);
    
    HAL_UART_Receive_DMA(&huart3, uart3_rx_buf, UART_RXDATA_MAX);
 8000d44:	2201      	movs	r2, #1
 8000d46:	4930      	ldr	r1, [pc, #192]	@ (8000e08 <HAL_UART_RxCpltCallback+0x110>)
 8000d48:	4830      	ldr	r0, [pc, #192]	@ (8000e0c <HAL_UART_RxCpltCallback+0x114>)
 8000d4a:	f004 f8a7 	bl	8004e9c <HAL_UART_Receive_DMA>
    
    #ifdef DEBUG
    HAL_GPIO_TogglePin(UART_TIME_PORT, UART_TX_CPLT_TIME_PIN); // DEBUG
 8000d4e:	2140      	movs	r1, #64	@ 0x40
 8000d50:	482b      	ldr	r0, [pc, #172]	@ (8000e00 <HAL_UART_RxCpltCallback+0x108>)
 8000d52:	f001 fc5a 	bl	800260a <HAL_GPIO_TogglePin>
    #endif
  }

  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_ORE))
 8000d56:	4b29      	ldr	r3, [pc, #164]	@ (8000dfc <HAL_UART_RxCpltCallback+0x104>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f003 0308 	and.w	r3, r3, #8
 8000d60:	2b08      	cmp	r3, #8
 8000d62:	d10b      	bne.n	8000d7c <HAL_UART_RxCpltCallback+0x84>
  {
    __HAL_UART_CLEAR_OREFLAG(&huart2);
 8000d64:	2300      	movs	r3, #0
 8000d66:	617b      	str	r3, [r7, #20]
 8000d68:	4b24      	ldr	r3, [pc, #144]	@ (8000dfc <HAL_UART_RxCpltCallback+0x104>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	617b      	str	r3, [r7, #20]
 8000d70:	4b22      	ldr	r3, [pc, #136]	@ (8000dfc <HAL_UART_RxCpltCallback+0x104>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	617b      	str	r3, [r7, #20]
 8000d78:	697b      	ldr	r3, [r7, #20]
  }
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_FE))
  {
    __HAL_UART_CLEAR_FEFLAG(&huart3);
  }
}
 8000d7a:	e037      	b.n	8000dec <HAL_UART_RxCpltCallback+0xf4>
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_ORE))
 8000d7c:	4b23      	ldr	r3, [pc, #140]	@ (8000e0c <HAL_UART_RxCpltCallback+0x114>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f003 0308 	and.w	r3, r3, #8
 8000d86:	2b08      	cmp	r3, #8
 8000d88:	d10b      	bne.n	8000da2 <HAL_UART_RxCpltCallback+0xaa>
    __HAL_UART_CLEAR_OREFLAG(&huart3);
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	613b      	str	r3, [r7, #16]
 8000d8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000e0c <HAL_UART_RxCpltCallback+0x114>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	613b      	str	r3, [r7, #16]
 8000d96:	4b1d      	ldr	r3, [pc, #116]	@ (8000e0c <HAL_UART_RxCpltCallback+0x114>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	613b      	str	r3, [r7, #16]
 8000d9e:	693b      	ldr	r3, [r7, #16]
}
 8000da0:	e024      	b.n	8000dec <HAL_UART_RxCpltCallback+0xf4>
  else if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_FE))
 8000da2:	4b16      	ldr	r3, [pc, #88]	@ (8000dfc <HAL_UART_RxCpltCallback+0x104>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f003 0302 	and.w	r3, r3, #2
 8000dac:	2b02      	cmp	r3, #2
 8000dae:	d10b      	bne.n	8000dc8 <HAL_UART_RxCpltCallback+0xd0>
    __HAL_UART_CLEAR_FEFLAG(&huart2);
 8000db0:	2300      	movs	r3, #0
 8000db2:	60fb      	str	r3, [r7, #12]
 8000db4:	4b11      	ldr	r3, [pc, #68]	@ (8000dfc <HAL_UART_RxCpltCallback+0x104>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000dfc <HAL_UART_RxCpltCallback+0x104>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	60fb      	str	r3, [r7, #12]
 8000dc4:	68fb      	ldr	r3, [r7, #12]
}
 8000dc6:	e011      	b.n	8000dec <HAL_UART_RxCpltCallback+0xf4>
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_FE))
 8000dc8:	4b10      	ldr	r3, [pc, #64]	@ (8000e0c <HAL_UART_RxCpltCallback+0x114>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f003 0302 	and.w	r3, r3, #2
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d10a      	bne.n	8000dec <HAL_UART_RxCpltCallback+0xf4>
    __HAL_UART_CLEAR_FEFLAG(&huart3);
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60bb      	str	r3, [r7, #8]
 8000dda:	4b0c      	ldr	r3, [pc, #48]	@ (8000e0c <HAL_UART_RxCpltCallback+0x114>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	60bb      	str	r3, [r7, #8]
 8000de2:	4b0a      	ldr	r3, [pc, #40]	@ (8000e0c <HAL_UART_RxCpltCallback+0x114>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	60bb      	str	r3, [r7, #8]
 8000dea:	68bb      	ldr	r3, [r7, #8]
}
 8000dec:	bf00      	nop
 8000dee:	3718      	adds	r7, #24
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40004400 	.word	0x40004400
 8000df8:	200017f8 	.word	0x200017f8
 8000dfc:	20001494 	.word	0x20001494
 8000e00:	40021800 	.word	0x40021800
 8000e04:	40004800 	.word	0x40004800
 8000e08:	200017fc 	.word	0x200017fc
 8000e0c:	200014dc 	.word	0x200014dc

08000e10 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b087      	sub	sp, #28
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_ORE))
 8000e18:	4b28      	ldr	r3, [pc, #160]	@ (8000ebc <HAL_UART_ErrorCallback+0xac>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f003 0308 	and.w	r3, r3, #8
 8000e22:	2b08      	cmp	r3, #8
 8000e24:	d10b      	bne.n	8000e3e <HAL_UART_ErrorCallback+0x2e>
  {
    __HAL_UART_CLEAR_OREFLAG(&huart2);
 8000e26:	2300      	movs	r3, #0
 8000e28:	617b      	str	r3, [r7, #20]
 8000e2a:	4b24      	ldr	r3, [pc, #144]	@ (8000ebc <HAL_UART_ErrorCallback+0xac>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	617b      	str	r3, [r7, #20]
 8000e32:	4b22      	ldr	r3, [pc, #136]	@ (8000ebc <HAL_UART_ErrorCallback+0xac>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	617b      	str	r3, [r7, #20]
 8000e3a:	697b      	ldr	r3, [r7, #20]
  }
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_FE))
  {
    __HAL_UART_CLEAR_FEFLAG(&huart3);
  }
}
 8000e3c:	e037      	b.n	8000eae <HAL_UART_ErrorCallback+0x9e>
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_ORE))
 8000e3e:	4b20      	ldr	r3, [pc, #128]	@ (8000ec0 <HAL_UART_ErrorCallback+0xb0>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f003 0308 	and.w	r3, r3, #8
 8000e48:	2b08      	cmp	r3, #8
 8000e4a:	d10b      	bne.n	8000e64 <HAL_UART_ErrorCallback+0x54>
    __HAL_UART_CLEAR_OREFLAG(&huart3);
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	613b      	str	r3, [r7, #16]
 8000e50:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec0 <HAL_UART_ErrorCallback+0xb0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	613b      	str	r3, [r7, #16]
 8000e58:	4b19      	ldr	r3, [pc, #100]	@ (8000ec0 <HAL_UART_ErrorCallback+0xb0>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	613b      	str	r3, [r7, #16]
 8000e60:	693b      	ldr	r3, [r7, #16]
}
 8000e62:	e024      	b.n	8000eae <HAL_UART_ErrorCallback+0x9e>
  else if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_FE))
 8000e64:	4b15      	ldr	r3, [pc, #84]	@ (8000ebc <HAL_UART_ErrorCallback+0xac>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f003 0302 	and.w	r3, r3, #2
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d10b      	bne.n	8000e8a <HAL_UART_ErrorCallback+0x7a>
    __HAL_UART_CLEAR_FEFLAG(&huart2);
 8000e72:	2300      	movs	r3, #0
 8000e74:	60fb      	str	r3, [r7, #12]
 8000e76:	4b11      	ldr	r3, [pc, #68]	@ (8000ebc <HAL_UART_ErrorCallback+0xac>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	60fb      	str	r3, [r7, #12]
 8000e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ebc <HAL_UART_ErrorCallback+0xac>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	60fb      	str	r3, [r7, #12]
 8000e86:	68fb      	ldr	r3, [r7, #12]
}
 8000e88:	e011      	b.n	8000eae <HAL_UART_ErrorCallback+0x9e>
  else if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_FE))
 8000e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec0 <HAL_UART_ErrorCallback+0xb0>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f003 0302 	and.w	r3, r3, #2
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	d10a      	bne.n	8000eae <HAL_UART_ErrorCallback+0x9e>
    __HAL_UART_CLEAR_FEFLAG(&huart3);
 8000e98:	2300      	movs	r3, #0
 8000e9a:	60bb      	str	r3, [r7, #8]
 8000e9c:	4b08      	ldr	r3, [pc, #32]	@ (8000ec0 <HAL_UART_ErrorCallback+0xb0>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	60bb      	str	r3, [r7, #8]
 8000ea4:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <HAL_UART_ErrorCallback+0xb0>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	60bb      	str	r3, [r7, #8]
 8000eac:	68bb      	ldr	r3, [r7, #8]
}
 8000eae:	bf00      	nop
 8000eb0:	371c      	adds	r7, #28
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	20001494 	.word	0x20001494
 8000ec0:	200014dc 	.word	0x200014dc

08000ec4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_13)
 8000ece:	88fb      	ldrh	r3, [r7, #6]
 8000ed0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ed4:	d102      	bne.n	8000edc <HAL_GPIO_EXTI_Callback+0x18>
  {
    UserButton_Flag = 1;
 8000ed6:	4b04      	ldr	r3, [pc, #16]	@ (8000ee8 <HAL_GPIO_EXTI_Callback+0x24>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	701a      	strb	r2, [r3, #0]
  }
}
 8000edc:	bf00      	nop
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
 8000ee8:	200015f0 	.word	0x200015f0

08000eec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef8:	2300      	movs	r3, #0
 8000efa:	617b      	str	r3, [r7, #20]
 8000efc:	e00a      	b.n	8000f14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000efe:	f3af 8000 	nop.w
 8000f02:	4601      	mov	r1, r0
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	1c5a      	adds	r2, r3, #1
 8000f08:	60ba      	str	r2, [r7, #8]
 8000f0a:	b2ca      	uxtb	r2, r1
 8000f0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	3301      	adds	r3, #1
 8000f12:	617b      	str	r3, [r7, #20]
 8000f14:	697a      	ldr	r2, [r7, #20]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	dbf0      	blt.n	8000efe <_read+0x12>
  }

  return len;
 8000f1c:	687b      	ldr	r3, [r7, #4]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3718      	adds	r7, #24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000f26:	b480      	push	{r7}
 8000f28:	b083      	sub	sp, #12
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr

08000f3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	b083      	sub	sp, #12
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
 8000f46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f4e:	605a      	str	r2, [r3, #4]
  return 0;
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <_isatty>:

int _isatty(int file)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	b083      	sub	sp, #12
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f66:	2301      	movs	r3, #1
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3714      	adds	r7, #20
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
	...

08000f90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f98:	4a14      	ldr	r2, [pc, #80]	@ (8000fec <_sbrk+0x5c>)
 8000f9a:	4b15      	ldr	r3, [pc, #84]	@ (8000ff0 <_sbrk+0x60>)
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fa4:	4b13      	ldr	r3, [pc, #76]	@ (8000ff4 <_sbrk+0x64>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d102      	bne.n	8000fb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fac:	4b11      	ldr	r3, [pc, #68]	@ (8000ff4 <_sbrk+0x64>)
 8000fae:	4a12      	ldr	r2, [pc, #72]	@ (8000ff8 <_sbrk+0x68>)
 8000fb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fb2:	4b10      	ldr	r3, [pc, #64]	@ (8000ff4 <_sbrk+0x64>)
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4413      	add	r3, r2
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d207      	bcs.n	8000fd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fc0:	f008 ffae 	bl	8009f20 <__errno>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	220c      	movs	r2, #12
 8000fc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295
 8000fce:	e009      	b.n	8000fe4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fd0:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <_sbrk+0x64>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fd6:	4b07      	ldr	r3, [pc, #28]	@ (8000ff4 <_sbrk+0x64>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	4a05      	ldr	r2, [pc, #20]	@ (8000ff4 <_sbrk+0x64>)
 8000fe0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3718      	adds	r7, #24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20030000 	.word	0x20030000
 8000ff0:	00000400 	.word	0x00000400
 8000ff4:	20001448 	.word	0x20001448
 8000ff8:	20008360 	.word	0x20008360

08000ffc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001000:	4b06      	ldr	r3, [pc, #24]	@ (800101c <SystemInit+0x20>)
 8001002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001006:	4a05      	ldr	r2, [pc, #20]	@ (800101c <SystemInit+0x20>)
 8001008:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800100c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	e000ed00 	.word	0xe000ed00

08001020 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001026:	f107 0308 	add.w	r3, r7, #8
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]
 8001032:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001034:	463b      	mov	r3, r7
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800103c:	4b1e      	ldr	r3, [pc, #120]	@ (80010b8 <MX_TIM1_Init+0x98>)
 800103e:	4a1f      	ldr	r2, [pc, #124]	@ (80010bc <MX_TIM1_Init+0x9c>)
 8001040:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 999;
 8001042:	4b1d      	ldr	r3, [pc, #116]	@ (80010b8 <MX_TIM1_Init+0x98>)
 8001044:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001048:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800104a:	4b1b      	ldr	r3, [pc, #108]	@ (80010b8 <MX_TIM1_Init+0x98>)
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 168-1;
 8001050:	4b19      	ldr	r3, [pc, #100]	@ (80010b8 <MX_TIM1_Init+0x98>)
 8001052:	22a7      	movs	r2, #167	@ 0xa7
 8001054:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001056:	4b18      	ldr	r3, [pc, #96]	@ (80010b8 <MX_TIM1_Init+0x98>)
 8001058:	2200      	movs	r2, #0
 800105a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800105c:	4b16      	ldr	r3, [pc, #88]	@ (80010b8 <MX_TIM1_Init+0x98>)
 800105e:	2200      	movs	r2, #0
 8001060:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001062:	4b15      	ldr	r3, [pc, #84]	@ (80010b8 <MX_TIM1_Init+0x98>)
 8001064:	2200      	movs	r2, #0
 8001066:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001068:	4813      	ldr	r0, [pc, #76]	@ (80010b8 <MX_TIM1_Init+0x98>)
 800106a:	f003 fa51 	bl	8004510 <HAL_TIM_Base_Init>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001074:	f7ff fc3e 	bl	80008f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001078:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800107c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800107e:	f107 0308 	add.w	r3, r7, #8
 8001082:	4619      	mov	r1, r3
 8001084:	480c      	ldr	r0, [pc, #48]	@ (80010b8 <MX_TIM1_Init+0x98>)
 8001086:	f003 fbf3 	bl	8004870 <HAL_TIM_ConfigClockSource>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001090:	f7ff fc30 	bl	80008f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001094:	2300      	movs	r3, #0
 8001096:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001098:	2300      	movs	r3, #0
 800109a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800109c:	463b      	mov	r3, r7
 800109e:	4619      	mov	r1, r3
 80010a0:	4805      	ldr	r0, [pc, #20]	@ (80010b8 <MX_TIM1_Init+0x98>)
 80010a2:	f003 fe1b 	bl	8004cdc <HAL_TIMEx_MasterConfigSynchronization>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80010ac:	f7ff fc22 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80010b0:	bf00      	nop
 80010b2:	3718      	adds	r7, #24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	2000144c 	.word	0x2000144c
 80010bc:	40010000 	.word	0x40010000

080010c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a0e      	ldr	r2, [pc, #56]	@ (8001108 <HAL_TIM_Base_MspInit+0x48>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d115      	bne.n	80010fe <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	4b0d      	ldr	r3, [pc, #52]	@ (800110c <HAL_TIM_Base_MspInit+0x4c>)
 80010d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010da:	4a0c      	ldr	r2, [pc, #48]	@ (800110c <HAL_TIM_Base_MspInit+0x4c>)
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80010e2:	4b0a      	ldr	r3, [pc, #40]	@ (800110c <HAL_TIM_Base_MspInit+0x4c>)
 80010e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2100      	movs	r1, #0
 80010f2:	2019      	movs	r0, #25
 80010f4:	f000 fca9 	bl	8001a4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80010f8:	2019      	movs	r0, #25
 80010fa:	f000 fcc2 	bl	8001a82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80010fe:	bf00      	nop
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40010000 	.word	0x40010000
 800110c:	40023800 	.word	0x40023800

08001110 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001114:	4b12      	ldr	r3, [pc, #72]	@ (8001160 <MX_USART2_UART_Init+0x50>)
 8001116:	4a13      	ldr	r2, [pc, #76]	@ (8001164 <MX_USART2_UART_Init+0x54>)
 8001118:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 800111a:	4b11      	ldr	r3, [pc, #68]	@ (8001160 <MX_USART2_UART_Init+0x50>)
 800111c:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 8001120:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001122:	4b0f      	ldr	r3, [pc, #60]	@ (8001160 <MX_USART2_UART_Init+0x50>)
 8001124:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001128:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800112a:	4b0d      	ldr	r3, [pc, #52]	@ (8001160 <MX_USART2_UART_Init+0x50>)
 800112c:	2200      	movs	r2, #0
 800112e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001130:	4b0b      	ldr	r3, [pc, #44]	@ (8001160 <MX_USART2_UART_Init+0x50>)
 8001132:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001136:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001138:	4b09      	ldr	r3, [pc, #36]	@ (8001160 <MX_USART2_UART_Init+0x50>)
 800113a:	220c      	movs	r2, #12
 800113c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800113e:	4b08      	ldr	r3, [pc, #32]	@ (8001160 <MX_USART2_UART_Init+0x50>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001144:	4b06      	ldr	r3, [pc, #24]	@ (8001160 <MX_USART2_UART_Init+0x50>)
 8001146:	2200      	movs	r2, #0
 8001148:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800114a:	4805      	ldr	r0, [pc, #20]	@ (8001160 <MX_USART2_UART_Init+0x50>)
 800114c:	f003 fe56 	bl	8004dfc <HAL_UART_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8001156:	f7ff fbcd 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20001494 	.word	0x20001494
 8001164:	40004400 	.word	0x40004400

08001168 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800116c:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <MX_USART3_UART_Init+0x50>)
 800116e:	4a13      	ldr	r2, [pc, #76]	@ (80011bc <MX_USART3_UART_Init+0x54>)
 8001170:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 8001172:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <MX_USART3_UART_Init+0x50>)
 8001174:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 8001178:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 800117a:	4b0f      	ldr	r3, [pc, #60]	@ (80011b8 <MX_USART3_UART_Init+0x50>)
 800117c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001180:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001182:	4b0d      	ldr	r3, [pc, #52]	@ (80011b8 <MX_USART3_UART_Init+0x50>)
 8001184:	2200      	movs	r2, #0
 8001186:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 8001188:	4b0b      	ldr	r3, [pc, #44]	@ (80011b8 <MX_USART3_UART_Init+0x50>)
 800118a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800118e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001190:	4b09      	ldr	r3, [pc, #36]	@ (80011b8 <MX_USART3_UART_Init+0x50>)
 8001192:	220c      	movs	r2, #12
 8001194:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001196:	4b08      	ldr	r3, [pc, #32]	@ (80011b8 <MX_USART3_UART_Init+0x50>)
 8001198:	2200      	movs	r2, #0
 800119a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800119c:	4b06      	ldr	r3, [pc, #24]	@ (80011b8 <MX_USART3_UART_Init+0x50>)
 800119e:	2200      	movs	r2, #0
 80011a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011a2:	4805      	ldr	r0, [pc, #20]	@ (80011b8 <MX_USART3_UART_Init+0x50>)
 80011a4:	f003 fe2a 	bl	8004dfc <HAL_UART_Init>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_USART3_UART_Init+0x4a>
  {
    Error_Handler();
 80011ae:	f7ff fba1 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	200014dc 	.word	0x200014dc
 80011bc:	40004800 	.word	0x40004800

080011c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08c      	sub	sp, #48	@ 0x30
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c8:	f107 031c 	add.w	r3, r7, #28
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a60      	ldr	r2, [pc, #384]	@ (8001360 <HAL_UART_MspInit+0x1a0>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d15a      	bne.n	8001298 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	61bb      	str	r3, [r7, #24]
 80011e6:	4b5f      	ldr	r3, [pc, #380]	@ (8001364 <HAL_UART_MspInit+0x1a4>)
 80011e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ea:	4a5e      	ldr	r2, [pc, #376]	@ (8001364 <HAL_UART_MspInit+0x1a4>)
 80011ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011f2:	4b5c      	ldr	r3, [pc, #368]	@ (8001364 <HAL_UART_MspInit+0x1a4>)
 80011f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011fa:	61bb      	str	r3, [r7, #24]
 80011fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	617b      	str	r3, [r7, #20]
 8001202:	4b58      	ldr	r3, [pc, #352]	@ (8001364 <HAL_UART_MspInit+0x1a4>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001206:	4a57      	ldr	r2, [pc, #348]	@ (8001364 <HAL_UART_MspInit+0x1a4>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	6313      	str	r3, [r2, #48]	@ 0x30
 800120e:	4b55      	ldr	r3, [pc, #340]	@ (8001364 <HAL_UART_MspInit+0x1a4>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	617b      	str	r3, [r7, #20]
 8001218:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800121a:	230c      	movs	r3, #12
 800121c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121e:	2302      	movs	r3, #2
 8001220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001226:	2303      	movs	r3, #3
 8001228:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800122a:	2307      	movs	r3, #7
 800122c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122e:	f107 031c 	add.w	r3, r7, #28
 8001232:	4619      	mov	r1, r3
 8001234:	484c      	ldr	r0, [pc, #304]	@ (8001368 <HAL_UART_MspInit+0x1a8>)
 8001236:	f001 f823 	bl	8002280 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800123a:	4b4c      	ldr	r3, [pc, #304]	@ (800136c <HAL_UART_MspInit+0x1ac>)
 800123c:	4a4c      	ldr	r2, [pc, #304]	@ (8001370 <HAL_UART_MspInit+0x1b0>)
 800123e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001240:	4b4a      	ldr	r3, [pc, #296]	@ (800136c <HAL_UART_MspInit+0x1ac>)
 8001242:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001246:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001248:	4b48      	ldr	r3, [pc, #288]	@ (800136c <HAL_UART_MspInit+0x1ac>)
 800124a:	2200      	movs	r2, #0
 800124c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800124e:	4b47      	ldr	r3, [pc, #284]	@ (800136c <HAL_UART_MspInit+0x1ac>)
 8001250:	2200      	movs	r2, #0
 8001252:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001254:	4b45      	ldr	r3, [pc, #276]	@ (800136c <HAL_UART_MspInit+0x1ac>)
 8001256:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800125a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800125c:	4b43      	ldr	r3, [pc, #268]	@ (800136c <HAL_UART_MspInit+0x1ac>)
 800125e:	2200      	movs	r2, #0
 8001260:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001262:	4b42      	ldr	r3, [pc, #264]	@ (800136c <HAL_UART_MspInit+0x1ac>)
 8001264:	2200      	movs	r2, #0
 8001266:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001268:	4b40      	ldr	r3, [pc, #256]	@ (800136c <HAL_UART_MspInit+0x1ac>)
 800126a:	2200      	movs	r2, #0
 800126c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800126e:	4b3f      	ldr	r3, [pc, #252]	@ (800136c <HAL_UART_MspInit+0x1ac>)
 8001270:	2200      	movs	r2, #0
 8001272:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001274:	4b3d      	ldr	r3, [pc, #244]	@ (800136c <HAL_UART_MspInit+0x1ac>)
 8001276:	2200      	movs	r2, #0
 8001278:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800127a:	483c      	ldr	r0, [pc, #240]	@ (800136c <HAL_UART_MspInit+0x1ac>)
 800127c:	f000 fc20 	bl	8001ac0 <HAL_DMA_Init>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8001286:	f7ff fb35 	bl	80008f4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a37      	ldr	r2, [pc, #220]	@ (800136c <HAL_UART_MspInit+0x1ac>)
 800128e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001290:	4a36      	ldr	r2, [pc, #216]	@ (800136c <HAL_UART_MspInit+0x1ac>)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001296:	e05f      	b.n	8001358 <HAL_UART_MspInit+0x198>
  else if(uartHandle->Instance==USART3)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a35      	ldr	r2, [pc, #212]	@ (8001374 <HAL_UART_MspInit+0x1b4>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d15a      	bne.n	8001358 <HAL_UART_MspInit+0x198>
    __HAL_RCC_USART3_CLK_ENABLE();
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]
 80012a6:	4b2f      	ldr	r3, [pc, #188]	@ (8001364 <HAL_UART_MspInit+0x1a4>)
 80012a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012aa:	4a2e      	ldr	r2, [pc, #184]	@ (8001364 <HAL_UART_MspInit+0x1a4>)
 80012ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80012b2:	4b2c      	ldr	r3, [pc, #176]	@ (8001364 <HAL_UART_MspInit+0x1a4>)
 80012b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	4b28      	ldr	r3, [pc, #160]	@ (8001364 <HAL_UART_MspInit+0x1a4>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	4a27      	ldr	r2, [pc, #156]	@ (8001364 <HAL_UART_MspInit+0x1a4>)
 80012c8:	f043 0302 	orr.w	r3, r3, #2
 80012cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ce:	4b25      	ldr	r3, [pc, #148]	@ (8001364 <HAL_UART_MspInit+0x1a4>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	f003 0302 	and.w	r3, r3, #2
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80012da:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80012de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e0:	2302      	movs	r3, #2
 80012e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e8:	2303      	movs	r3, #3
 80012ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80012ec:	2307      	movs	r3, #7
 80012ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f0:	f107 031c 	add.w	r3, r7, #28
 80012f4:	4619      	mov	r1, r3
 80012f6:	4820      	ldr	r0, [pc, #128]	@ (8001378 <HAL_UART_MspInit+0x1b8>)
 80012f8:	f000 ffc2 	bl	8002280 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80012fc:	4b1f      	ldr	r3, [pc, #124]	@ (800137c <HAL_UART_MspInit+0x1bc>)
 80012fe:	4a20      	ldr	r2, [pc, #128]	@ (8001380 <HAL_UART_MspInit+0x1c0>)
 8001300:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001302:	4b1e      	ldr	r3, [pc, #120]	@ (800137c <HAL_UART_MspInit+0x1bc>)
 8001304:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001308:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800130a:	4b1c      	ldr	r3, [pc, #112]	@ (800137c <HAL_UART_MspInit+0x1bc>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001310:	4b1a      	ldr	r3, [pc, #104]	@ (800137c <HAL_UART_MspInit+0x1bc>)
 8001312:	2200      	movs	r2, #0
 8001314:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001316:	4b19      	ldr	r3, [pc, #100]	@ (800137c <HAL_UART_MspInit+0x1bc>)
 8001318:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800131c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800131e:	4b17      	ldr	r3, [pc, #92]	@ (800137c <HAL_UART_MspInit+0x1bc>)
 8001320:	2200      	movs	r2, #0
 8001322:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001324:	4b15      	ldr	r3, [pc, #84]	@ (800137c <HAL_UART_MspInit+0x1bc>)
 8001326:	2200      	movs	r2, #0
 8001328:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800132a:	4b14      	ldr	r3, [pc, #80]	@ (800137c <HAL_UART_MspInit+0x1bc>)
 800132c:	2200      	movs	r2, #0
 800132e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001330:	4b12      	ldr	r3, [pc, #72]	@ (800137c <HAL_UART_MspInit+0x1bc>)
 8001332:	2200      	movs	r2, #0
 8001334:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001336:	4b11      	ldr	r3, [pc, #68]	@ (800137c <HAL_UART_MspInit+0x1bc>)
 8001338:	2200      	movs	r2, #0
 800133a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800133c:	480f      	ldr	r0, [pc, #60]	@ (800137c <HAL_UART_MspInit+0x1bc>)
 800133e:	f000 fbbf 	bl	8001ac0 <HAL_DMA_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <HAL_UART_MspInit+0x18c>
      Error_Handler();
 8001348:	f7ff fad4 	bl	80008f4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	4a0b      	ldr	r2, [pc, #44]	@ (800137c <HAL_UART_MspInit+0x1bc>)
 8001350:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001352:	4a0a      	ldr	r2, [pc, #40]	@ (800137c <HAL_UART_MspInit+0x1bc>)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001358:	bf00      	nop
 800135a:	3730      	adds	r7, #48	@ 0x30
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40004400 	.word	0x40004400
 8001364:	40023800 	.word	0x40023800
 8001368:	40020000 	.word	0x40020000
 800136c:	20001524 	.word	0x20001524
 8001370:	40026088 	.word	0x40026088
 8001374:	40004800 	.word	0x40004800
 8001378:	40020400 	.word	0x40020400
 800137c:	20001584 	.word	0x20001584
 8001380:	40026028 	.word	0x40026028

08001384 <User_CDC_Transmit_FS>:
    sprintf(USB_CdcTxBuffer_FS, "-------------------------------------------\r\n" );
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
}

void User_CDC_Transmit_FS(uint8_t * pdata, uint16_t datalength)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	460b      	mov	r3, r1
 800138e:	807b      	strh	r3, [r7, #2]
    // while(CDC_Transmit_FS((uint8_t *) pdata, datalength) == USBD_BUSY);
    CDC_Transmit_FS((uint8_t *) pdata, datalength);
 8001390:	887b      	ldrh	r3, [r7, #2]
 8001392:	4619      	mov	r1, r3
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f007 fea7 	bl	80090e8 <CDC_Transmit_FS>
    
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
	...

080013a4 <LED_Proc>:
    LED_RED_PIN         GPIO_PIN_14
    LED_GREEN_PIN       GPIO_PIN_0
    LED_BLUE_PIN        GPIO_PIN_7
*/
static void LED_Proc (void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
    if(TIM1_CNT_1 >= 500)
 80013a8:	4b07      	ldr	r3, [pc, #28]	@ (80013c8 <LED_Proc+0x24>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80013b0:	d307      	bcc.n	80013c2 <LED_Proc+0x1e>
    {
        TIM1_CNT_1 = 0;
 80013b2:	4b05      	ldr	r3, [pc, #20]	@ (80013c8 <LED_Proc+0x24>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
        
        HAL_GPIO_TogglePin(LED_ALL_PORT, LED_ALL_PIN);
 80013b8:	f244 0181 	movw	r1, #16513	@ 0x4081
 80013bc:	4803      	ldr	r0, [pc, #12]	@ (80013cc <LED_Proc+0x28>)
 80013be:	f001 f924 	bl	800260a <HAL_GPIO_TogglePin>
    }    
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	200015e4 	.word	0x200015e4
 80013cc:	40020400 	.word	0x40020400

080013d0 <GPIO_Proc>:

void GPIO_Proc (void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
    LED_Proc();
 80013d4:	f7ff ffe6 	bl	80013a4 <LED_Proc>
}
 80013d8:	bf00      	nop
 80013da:	bd80      	pop	{r7, pc}

080013dc <debug_buf_init>:
static uint8_t cnt1, cnt2;
static int seq;
static bool flag_end;

void debug_buf_init(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
	seq = 0;
 80013e0:	4b08      	ldr	r3, [pc, #32]	@ (8001404 <debug_buf_init+0x28>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
	cnt1 = 0;
 80013e6:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <debug_buf_init+0x2c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	701a      	strb	r2, [r3, #0]
	cnt2 = 0;
 80013ec:	4b07      	ldr	r3, [pc, #28]	@ (800140c <debug_buf_init+0x30>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	701a      	strb	r2, [r3, #0]
	flag_end = false;	
 80013f2:	4b07      	ldr	r3, [pc, #28]	@ (8001410 <debug_buf_init+0x34>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	701a      	strb	r2, [r3, #0]
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	20006624 	.word	0x20006624
 8001408:	20006620 	.word	0x20006620
 800140c:	20006621 	.word	0x20006621
 8001410:	20006628 	.word	0x20006628

08001414 <debug_buf_write>:

void debug_buf_write(int8_t ch, uint8_t data)
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	460a      	mov	r2, r1
 800141e:	71fb      	strb	r3, [r7, #7]
 8001420:	4613      	mov	r3, r2
 8001422:	71bb      	strb	r3, [r7, #6]
	uint8_t head;

	if(ch==1){
 8001424:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d10d      	bne.n	8001448 <debug_buf_write+0x34>
		head = 0x80+(cnt1&0x7F);
 800142c:	4b1f      	ldr	r3, [pc, #124]	@ (80014ac <debug_buf_write+0x98>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001434:	b2db      	uxtb	r3, r3
 8001436:	3b80      	subs	r3, #128	@ 0x80
 8001438:	73fb      	strb	r3, [r7, #15]
		// head = 0x80;
		cnt1 = cnt1 + 1;			
 800143a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ac <debug_buf_write+0x98>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	3301      	adds	r3, #1
 8001440:	b2da      	uxtb	r2, r3
 8001442:	4b1a      	ldr	r3, [pc, #104]	@ (80014ac <debug_buf_write+0x98>)
 8001444:	701a      	strb	r2, [r3, #0]
 8001446:	e00a      	b.n	800145e <debug_buf_write+0x4a>
	}
	else{
        head= (cnt2&0x7F);
 8001448:	4b19      	ldr	r3, [pc, #100]	@ (80014b0 <debug_buf_write+0x9c>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001450:	73fb      	strb	r3, [r7, #15]
		// head = 0x82;
		cnt2 = cnt2 + 1;			
 8001452:	4b17      	ldr	r3, [pc, #92]	@ (80014b0 <debug_buf_write+0x9c>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	3301      	adds	r3, #1
 8001458:	b2da      	uxtb	r2, r3
 800145a:	4b15      	ldr	r3, [pc, #84]	@ (80014b0 <debug_buf_write+0x9c>)
 800145c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800145e:	b672      	cpsid	i
}
 8001460:	bf00      	nop
	}

	__disable_irq();
	if(seq<debug_buf_size){
 8001462:	4b14      	ldr	r3, [pc, #80]	@ (80014b4 <debug_buf_write+0xa0>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f242 720f 	movw	r2, #9999	@ 0x270f
 800146a:	4293      	cmp	r3, r2
 800146c:	dc12      	bgt.n	8001494 <debug_buf_write+0x80>
		debug_buf[seq][0] = head;
 800146e:	4b11      	ldr	r3, [pc, #68]	@ (80014b4 <debug_buf_write+0xa0>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4911      	ldr	r1, [pc, #68]	@ (80014b8 <debug_buf_write+0xa4>)
 8001474:	7bfa      	ldrb	r2, [r7, #15]
 8001476:	f801 2013 	strb.w	r2, [r1, r3, lsl #1]
		debug_buf[seq][1] = data;
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <debug_buf_write+0xa0>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a0e      	ldr	r2, [pc, #56]	@ (80014b8 <debug_buf_write+0xa4>)
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	4413      	add	r3, r2
 8001484:	79ba      	ldrb	r2, [r7, #6]
 8001486:	705a      	strb	r2, [r3, #1]
		// seq += seq;
		seq++;
 8001488:	4b0a      	ldr	r3, [pc, #40]	@ (80014b4 <debug_buf_write+0xa0>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	3301      	adds	r3, #1
 800148e:	4a09      	ldr	r2, [pc, #36]	@ (80014b4 <debug_buf_write+0xa0>)
 8001490:	6013      	str	r3, [r2, #0]
 8001492:	e002      	b.n	800149a <debug_buf_write+0x86>
	}
	else{
		flag_end = true;
 8001494:	4b09      	ldr	r3, [pc, #36]	@ (80014bc <debug_buf_write+0xa8>)
 8001496:	2201      	movs	r2, #1
 8001498:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800149a:	b662      	cpsie	i
}
 800149c:	bf00      	nop
	}	
	__enable_irq();
}
 800149e:	bf00      	nop
 80014a0:	3714      	adds	r7, #20
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	20006620 	.word	0x20006620
 80014b0:	20006621 	.word	0x20006621
 80014b4:	20006624 	.word	0x20006624
 80014b8:	20001800 	.word	0x20001800
 80014bc:	20006628 	.word	0x20006628

080014c0 <debug_buf_read>:


bool debug_buf_read(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
	int8_t buf[4];
	if(flag_end)
 80014c6:	4b13      	ldr	r3, [pc, #76]	@ (8001514 <debug_buf_read+0x54>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d01b      	beq.n	8001506 <debug_buf_read+0x46>
    {
        // #ifdef DEBUG
        // HAL_GPIO_TogglePin(UART_TIME_PORT, UART_TX_CPLT_TIME_PIN); // DEBUG
        // #endif

		for(int i=0;i<debug_buf_size;++i){
 80014ce:	2300      	movs	r3, #0
 80014d0:	607b      	str	r3, [r7, #4]
 80014d2:	e010      	b.n	80014f6 <debug_buf_read+0x36>
			printf("%02X%02X\r\n",debug_buf[i][0],debug_buf[i][1]);
 80014d4:	4a10      	ldr	r2, [pc, #64]	@ (8001518 <debug_buf_read+0x58>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80014dc:	4619      	mov	r1, r3
 80014de:	4a0e      	ldr	r2, [pc, #56]	@ (8001518 <debug_buf_read+0x58>)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	4413      	add	r3, r2
 80014e6:	785b      	ldrb	r3, [r3, #1]
 80014e8:	461a      	mov	r2, r3
 80014ea:	480c      	ldr	r0, [pc, #48]	@ (800151c <debug_buf_read+0x5c>)
 80014ec:	f008 fb3c 	bl	8009b68 <iprintf>
		for(int i=0;i<debug_buf_size;++i){
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	3301      	adds	r3, #1
 80014f4:	607b      	str	r3, [r7, #4]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80014fc:	4293      	cmp	r3, r2
 80014fe:	dde9      	ble.n	80014d4 <debug_buf_read+0x14>
		}
        seq = 0;
 8001500:	4b07      	ldr	r3, [pc, #28]	@ (8001520 <debug_buf_read+0x60>)
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
        // #endif
	}

    
	
    return flag_end;
 8001506:	4b03      	ldr	r3, [pc, #12]	@ (8001514 <debug_buf_read+0x54>)
 8001508:	781b      	ldrb	r3, [r3, #0]
}
 800150a:	4618      	mov	r0, r3
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20006628 	.word	0x20006628
 8001518:	20001800 	.word	0x20001800
 800151c:	0800ad10 	.word	0x0800ad10
 8001520:	20006624 	.word	0x20006624

08001524 <UserButton_BufferClear>:

static uint8_t UserButton_BufferClear (void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
    uint8_t buttonstatus = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	71fb      	strb	r3, [r7, #7]

    if (TIM1_CNT_2 >= 100)
 800152e:	4b10      	ldr	r3, [pc, #64]	@ (8001570 <UserButton_BufferClear+0x4c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2b63      	cmp	r3, #99	@ 0x63
 8001534:	d912      	bls.n	800155c <UserButton_BufferClear+0x38>
    {
        TIM1_CNT_2 = 0;
 8001536:	4b0e      	ldr	r3, [pc, #56]	@ (8001570 <UserButton_BufferClear+0x4c>)
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]

        if (UserButton_Flag == 1)
 800153c:	4b0d      	ldr	r3, [pc, #52]	@ (8001574 <UserButton_BufferClear+0x50>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	2b01      	cmp	r3, #1
 8001542:	d10b      	bne.n	800155c <UserButton_BufferClear+0x38>
        {
            buttonstatus = UserButton_Flag;
 8001544:	4b0b      	ldr	r3, [pc, #44]	@ (8001574 <UserButton_BufferClear+0x50>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	71fb      	strb	r3, [r7, #7]

            UserButton_Flag = 0;
 800154a:	4b0a      	ldr	r3, [pc, #40]	@ (8001574 <UserButton_BufferClear+0x50>)
 800154c:	2200      	movs	r2, #0
 800154e:	701a      	strb	r2, [r3, #0]

            memset(debug_buf, 0, sizeof(debug_buf));
 8001550:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001554:	2100      	movs	r1, #0
 8001556:	4808      	ldr	r0, [pc, #32]	@ (8001578 <UserButton_BufferClear+0x54>)
 8001558:	f008 fc6e 	bl	8009e38 <memset>
        }
        
    }
    return !buttonstatus;
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	2b00      	cmp	r3, #0
 8001560:	bf0c      	ite	eq
 8001562:	2301      	moveq	r3, #1
 8001564:	2300      	movne	r3, #0
 8001566:	b2db      	uxtb	r3, r3
}
 8001568:	4618      	mov	r0, r3
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	200015e8 	.word	0x200015e8
 8001574:	200015f0 	.word	0x200015f0
 8001578:	20001800 	.word	0x20001800

0800157c <UART_RX_Proc>:

#if 1
void UART_RX_Proc (void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
    uint32_t i,j,k = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	607b      	str	r3, [r7, #4]

    #if 1
    // if (uart2_rx_flag != 0)
    if (uart2_rx_flag == 0)
 8001586:	4b15      	ldr	r3, [pc, #84]	@ (80015dc <UART_RX_Proc+0x60>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d122      	bne.n	80015d4 <UART_RX_Proc+0x58>
    {
        uart2_rx_flag = 0;
 800158e:	4b13      	ldr	r3, [pc, #76]	@ (80015dc <UART_RX_Proc+0x60>)
 8001590:	2200      	movs	r2, #0
 8001592:	701a      	strb	r2, [r3, #0]
        // for (i = 0; i < UART_RXDATA_MAX; i++)
        // {
        //     debug_buf_write(1, uart2_rx_buf[i]);
        // }

        if (debug_buf_read())
 8001594:	f7ff ff94 	bl	80014c0 <debug_buf_read>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d008      	beq.n	80015b0 <UART_RX_Proc+0x34>
        {
            flag_end = false;
 800159e:	4b10      	ldr	r3, [pc, #64]	@ (80015e0 <UART_RX_Proc+0x64>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	701a      	strb	r2, [r3, #0]

            HAL_UART_DMAStop(&huart2);
 80015a4:	480f      	ldr	r0, [pc, #60]	@ (80015e4 <UART_RX_Proc+0x68>)
 80015a6:	f003 fc9e 	bl	8004ee6 <HAL_UART_DMAStop>
            HAL_UART_DMAStop(&huart3);
 80015aa:	480f      	ldr	r0, [pc, #60]	@ (80015e8 <UART_RX_Proc+0x6c>)
 80015ac:	f003 fc9b 	bl	8004ee6 <HAL_UART_DMAStop>
        }

        if(UserButton_BufferClear() == HAL_OK)
 80015b0:	f7ff ffb8 	bl	8001524 <UserButton_BufferClear>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d10c      	bne.n	80015d4 <UART_RX_Proc+0x58>
        {
            printf("\r\nUART RX Buffer Clear.\r\n\n");
 80015ba:	480c      	ldr	r0, [pc, #48]	@ (80015ec <UART_RX_Proc+0x70>)
 80015bc:	f008 fb3c 	bl	8009c38 <puts>

            HAL_UART_Receive_DMA(&huart2, uart2_rx_buf, UART_RXDATA_MAX);
 80015c0:	2201      	movs	r2, #1
 80015c2:	490b      	ldr	r1, [pc, #44]	@ (80015f0 <UART_RX_Proc+0x74>)
 80015c4:	4807      	ldr	r0, [pc, #28]	@ (80015e4 <UART_RX_Proc+0x68>)
 80015c6:	f003 fc69 	bl	8004e9c <HAL_UART_Receive_DMA>
            HAL_UART_Receive_DMA(&huart3, uart3_rx_buf, UART_RXDATA_MAX);
 80015ca:	2201      	movs	r2, #1
 80015cc:	4909      	ldr	r1, [pc, #36]	@ (80015f4 <UART_RX_Proc+0x78>)
 80015ce:	4806      	ldr	r0, [pc, #24]	@ (80015e8 <UART_RX_Proc+0x6c>)
 80015d0:	f003 fc64 	bl	8004e9c <HAL_UART_Receive_DMA>
        // hdma_usart2_rx.Instance->NDTR = UART_RXDATA_MAX;
        // __HAL_DMA_ENABLE(&hdma_usart2_rx);

        
    }
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	200017fd 	.word	0x200017fd
 80015e0:	20006628 	.word	0x20006628
 80015e4:	20001494 	.word	0x20001494
 80015e8:	200014dc 	.word	0x200014dc
 80015ec:	0800ad1c 	.word	0x0800ad1c
 80015f0:	200017f8 	.word	0x200017f8
 80015f4:	200017fc 	.word	0x200017fc

080015f8 <USB_CDC_Proc>:
/*----------------------------------------------------------------------------*/
static uint16_t count = 0;

/* USER CODE BEGIN 1 */
void USB_CDC_Proc (void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0

    //     sprintf(USB_CdcTxBuffer_FS, "-------------------------------------------\r\n" );
    //     CDC_Transmit_FS(USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
    // }
    // #endif
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
	...

08001608 <USB_CDC_RX_Proc>:

void USB_CDC_RX_Proc(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
    if (USB_CdcRxBuffer_FS_cnt != NULL)
 800160c:	4b2d      	ldr	r3, [pc, #180]	@ (80016c4 <USB_CDC_RX_Proc+0xbc>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d055      	beq.n	80016c0 <USB_CDC_RX_Proc+0xb8>
    {
        if (!strncmp("RXBUF ALL PRINT", USB_CdcRxBuffer_FS, USB_CDC_RX_CNT))
 8001614:	4b2b      	ldr	r3, [pc, #172]	@ (80016c4 <USB_CDC_RX_Proc+0xbc>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	3b02      	subs	r3, #2
 800161a:	461a      	mov	r2, r3
 800161c:	492a      	ldr	r1, [pc, #168]	@ (80016c8 <USB_CDC_RX_Proc+0xc0>)
 800161e:	482b      	ldr	r0, [pc, #172]	@ (80016cc <USB_CDC_RX_Proc+0xc4>)
 8001620:	f008 fc12 	bl	8009e48 <strncmp>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d10d      	bne.n	8001646 <USB_CDC_RX_Proc+0x3e>
        {
            sprintf(USB_CdcTxBuffer_FS, "USB ALL\r\n");
 800162a:	4929      	ldr	r1, [pc, #164]	@ (80016d0 <USB_CDC_RX_Proc+0xc8>)
 800162c:	4829      	ldr	r0, [pc, #164]	@ (80016d4 <USB_CDC_RX_Proc+0xcc>)
 800162e:	f008 fb0b 	bl	8009c48 <siprintf>
            User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8001632:	4828      	ldr	r0, [pc, #160]	@ (80016d4 <USB_CDC_RX_Proc+0xcc>)
 8001634:	f7fe fddc 	bl	80001f0 <strlen>
 8001638:	4603      	mov	r3, r0
 800163a:	b29b      	uxth	r3, r3
 800163c:	4619      	mov	r1, r3
 800163e:	4825      	ldr	r0, [pc, #148]	@ (80016d4 <USB_CDC_RX_Proc+0xcc>)
 8001640:	f7ff fea0 	bl	8001384 <User_CDC_Transmit_FS>
 8001644:	e032      	b.n	80016ac <USB_CDC_RX_Proc+0xa4>
        }
        else if (!strncmp("RXBUF CLEAR", USB_CdcRxBuffer_FS, USB_CDC_RX_CNT))
 8001646:	4b1f      	ldr	r3, [pc, #124]	@ (80016c4 <USB_CDC_RX_Proc+0xbc>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	3b02      	subs	r3, #2
 800164c:	461a      	mov	r2, r3
 800164e:	491e      	ldr	r1, [pc, #120]	@ (80016c8 <USB_CDC_RX_Proc+0xc0>)
 8001650:	4821      	ldr	r0, [pc, #132]	@ (80016d8 <USB_CDC_RX_Proc+0xd0>)
 8001652:	f008 fbf9 	bl	8009e48 <strncmp>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d10d      	bne.n	8001678 <USB_CDC_RX_Proc+0x70>
        {
            sprintf(USB_CdcTxBuffer_FS, "USB RX Buffer Clear\r\n");
 800165c:	491f      	ldr	r1, [pc, #124]	@ (80016dc <USB_CDC_RX_Proc+0xd4>)
 800165e:	481d      	ldr	r0, [pc, #116]	@ (80016d4 <USB_CDC_RX_Proc+0xcc>)
 8001660:	f008 faf2 	bl	8009c48 <siprintf>
            User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8001664:	481b      	ldr	r0, [pc, #108]	@ (80016d4 <USB_CDC_RX_Proc+0xcc>)
 8001666:	f7fe fdc3 	bl	80001f0 <strlen>
 800166a:	4603      	mov	r3, r0
 800166c:	b29b      	uxth	r3, r3
 800166e:	4619      	mov	r1, r3
 8001670:	4818      	ldr	r0, [pc, #96]	@ (80016d4 <USB_CDC_RX_Proc+0xcc>)
 8001672:	f7ff fe87 	bl	8001384 <User_CDC_Transmit_FS>
 8001676:	e019      	b.n	80016ac <USB_CDC_RX_Proc+0xa4>
        }
        else if (!strncmp("SYSTEM RESET", USB_CdcRxBuffer_FS, USB_CDC_RX_CNT))
 8001678:	4b12      	ldr	r3, [pc, #72]	@ (80016c4 <USB_CDC_RX_Proc+0xbc>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	3b02      	subs	r3, #2
 800167e:	461a      	mov	r2, r3
 8001680:	4911      	ldr	r1, [pc, #68]	@ (80016c8 <USB_CDC_RX_Proc+0xc0>)
 8001682:	4817      	ldr	r0, [pc, #92]	@ (80016e0 <USB_CDC_RX_Proc+0xd8>)
 8001684:	f008 fbe0 	bl	8009e48 <strncmp>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d10e      	bne.n	80016ac <USB_CDC_RX_Proc+0xa4>
        {
            sprintf(USB_CdcTxBuffer_FS, "SYSTEM RESET\r\n");
 800168e:	4915      	ldr	r1, [pc, #84]	@ (80016e4 <USB_CDC_RX_Proc+0xdc>)
 8001690:	4810      	ldr	r0, [pc, #64]	@ (80016d4 <USB_CDC_RX_Proc+0xcc>)
 8001692:	f008 fad9 	bl	8009c48 <siprintf>
            User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
 8001696:	480f      	ldr	r0, [pc, #60]	@ (80016d4 <USB_CDC_RX_Proc+0xcc>)
 8001698:	f7fe fdaa 	bl	80001f0 <strlen>
 800169c:	4603      	mov	r3, r0
 800169e:	b29b      	uxth	r3, r3
 80016a0:	4619      	mov	r1, r3
 80016a2:	480c      	ldr	r0, [pc, #48]	@ (80016d4 <USB_CDC_RX_Proc+0xcc>)
 80016a4:	f7ff fe6e 	bl	8001384 <User_CDC_Transmit_FS>
            HAL_NVIC_SystemReset();
 80016a8:	f000 f9f9 	bl	8001a9e <HAL_NVIC_SystemReset>
        }

        memset(USB_CdcRxBuffer_FS, 0, USB_CdcRxBuffer_FS_cnt);
 80016ac:	4b05      	ldr	r3, [pc, #20]	@ (80016c4 <USB_CDC_RX_Proc+0xbc>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	461a      	mov	r2, r3
 80016b2:	2100      	movs	r1, #0
 80016b4:	4804      	ldr	r0, [pc, #16]	@ (80016c8 <USB_CDC_RX_Proc+0xc0>)
 80016b6:	f008 fbbf 	bl	8009e38 <memset>
        USB_CdcRxBuffer_FS_cnt = 0;
 80016ba:	4b02      	ldr	r3, [pc, #8]	@ (80016c4 <USB_CDC_RX_Proc+0xbc>)
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
    }
}
 80016c0:	bf00      	nop
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	200017f4 	.word	0x200017f4
 80016c8:	200015f4 	.word	0x200015f4
 80016cc:	0800ad38 	.word	0x0800ad38
 80016d0:	0800ad48 	.word	0x0800ad48
 80016d4:	200016f4 	.word	0x200016f4
 80016d8:	0800ad54 	.word	0x0800ad54
 80016dc:	0800ad60 	.word	0x0800ad60
 80016e0:	0800ad78 	.word	0x0800ad78
 80016e4:	0800ad88 	.word	0x0800ad88

080016e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80016e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001720 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016ec:	f7ff fc86 	bl	8000ffc <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016f0:	480c      	ldr	r0, [pc, #48]	@ (8001724 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016f2:	490d      	ldr	r1, [pc, #52]	@ (8001728 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016f4:	4a0d      	ldr	r2, [pc, #52]	@ (800172c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016f8:	e002      	b.n	8001700 <LoopCopyDataInit>

080016fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016fe:	3304      	adds	r3, #4

08001700 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001700:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001702:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001704:	d3f9      	bcc.n	80016fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001706:	4a0a      	ldr	r2, [pc, #40]	@ (8001730 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001708:	4c0a      	ldr	r4, [pc, #40]	@ (8001734 <LoopFillZerobss+0x22>)
  movs r3, #0
 800170a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800170c:	e001      	b.n	8001712 <LoopFillZerobss>

0800170e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800170e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001710:	3204      	adds	r2, #4

08001712 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001712:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001714:	d3fb      	bcc.n	800170e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001716:	f008 fc09 	bl	8009f2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800171a:	f7ff f837 	bl	800078c <main>
  bx  lr    
 800171e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001720:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001724:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001728:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 800172c:	0800ae44 	.word	0x0800ae44
  ldr r2, =_sbss
 8001730:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8001734:	20008360 	.word	0x20008360

08001738 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001738:	e7fe      	b.n	8001738 <ADC_IRQHandler>
	...

0800173c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001740:	4b0e      	ldr	r3, [pc, #56]	@ (800177c <HAL_Init+0x40>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a0d      	ldr	r2, [pc, #52]	@ (800177c <HAL_Init+0x40>)
 8001746:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800174a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800174c:	4b0b      	ldr	r3, [pc, #44]	@ (800177c <HAL_Init+0x40>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a0a      	ldr	r2, [pc, #40]	@ (800177c <HAL_Init+0x40>)
 8001752:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001756:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001758:	4b08      	ldr	r3, [pc, #32]	@ (800177c <HAL_Init+0x40>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a07      	ldr	r2, [pc, #28]	@ (800177c <HAL_Init+0x40>)
 800175e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001762:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001764:	2003      	movs	r0, #3
 8001766:	f000 f965 	bl	8001a34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800176a:	200f      	movs	r0, #15
 800176c:	f000 f808 	bl	8001780 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001770:	f7ff f9ee 	bl	8000b50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40023c00 	.word	0x40023c00

08001780 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001788:	4b12      	ldr	r3, [pc, #72]	@ (80017d4 <HAL_InitTick+0x54>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4b12      	ldr	r3, [pc, #72]	@ (80017d8 <HAL_InitTick+0x58>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	4619      	mov	r1, r3
 8001792:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001796:	fbb3 f3f1 	udiv	r3, r3, r1
 800179a:	fbb2 f3f3 	udiv	r3, r2, r3
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 f981 	bl	8001aa6 <HAL_SYSTICK_Config>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e00e      	b.n	80017cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2b0f      	cmp	r3, #15
 80017b2:	d80a      	bhi.n	80017ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017b4:	2200      	movs	r2, #0
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	f04f 30ff 	mov.w	r0, #4294967295
 80017bc:	f000 f945 	bl	8001a4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017c0:	4a06      	ldr	r2, [pc, #24]	@ (80017dc <HAL_InitTick+0x5c>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	e000      	b.n	80017cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20000000 	.word	0x20000000
 80017d8:	20000008 	.word	0x20000008
 80017dc:	20000004 	.word	0x20000004

080017e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017e4:	4b06      	ldr	r3, [pc, #24]	@ (8001800 <HAL_IncTick+0x20>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	461a      	mov	r2, r3
 80017ea:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <HAL_IncTick+0x24>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4413      	add	r3, r2
 80017f0:	4a04      	ldr	r2, [pc, #16]	@ (8001804 <HAL_IncTick+0x24>)
 80017f2:	6013      	str	r3, [r2, #0]
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	20000008 	.word	0x20000008
 8001804:	2000662c 	.word	0x2000662c

08001808 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  return uwTick;
 800180c:	4b03      	ldr	r3, [pc, #12]	@ (800181c <HAL_GetTick+0x14>)
 800180e:	681b      	ldr	r3, [r3, #0]
}
 8001810:	4618      	mov	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	2000662c 	.word	0x2000662c

08001820 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001828:	f7ff ffee 	bl	8001808 <HAL_GetTick>
 800182c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001838:	d005      	beq.n	8001846 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800183a:	4b0a      	ldr	r3, [pc, #40]	@ (8001864 <HAL_Delay+0x44>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	461a      	mov	r2, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	4413      	add	r3, r2
 8001844:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001846:	bf00      	nop
 8001848:	f7ff ffde 	bl	8001808 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	429a      	cmp	r2, r3
 8001856:	d8f7      	bhi.n	8001848 <HAL_Delay+0x28>
  {
  }
}
 8001858:	bf00      	nop
 800185a:	bf00      	nop
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000008 	.word	0x20000008

08001868 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f003 0307 	and.w	r3, r3, #7
 8001876:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001878:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <__NVIC_SetPriorityGrouping+0x44>)
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800187e:	68ba      	ldr	r2, [r7, #8]
 8001880:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001884:	4013      	ands	r3, r2
 8001886:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001890:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001894:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001898:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800189a:	4a04      	ldr	r2, [pc, #16]	@ (80018ac <__NVIC_SetPriorityGrouping+0x44>)
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	60d3      	str	r3, [r2, #12]
}
 80018a0:	bf00      	nop
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018b4:	4b04      	ldr	r3, [pc, #16]	@ (80018c8 <__NVIC_GetPriorityGrouping+0x18>)
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	0a1b      	lsrs	r3, r3, #8
 80018ba:	f003 0307 	and.w	r3, r3, #7
}
 80018be:	4618      	mov	r0, r3
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	db0b      	blt.n	80018f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	f003 021f 	and.w	r2, r3, #31
 80018e4:	4907      	ldr	r1, [pc, #28]	@ (8001904 <__NVIC_EnableIRQ+0x38>)
 80018e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ea:	095b      	lsrs	r3, r3, #5
 80018ec:	2001      	movs	r0, #1
 80018ee:	fa00 f202 	lsl.w	r2, r0, r2
 80018f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018f6:	bf00      	nop
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	e000e100 	.word	0xe000e100

08001908 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	6039      	str	r1, [r7, #0]
 8001912:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001918:	2b00      	cmp	r3, #0
 800191a:	db0a      	blt.n	8001932 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	b2da      	uxtb	r2, r3
 8001920:	490c      	ldr	r1, [pc, #48]	@ (8001954 <__NVIC_SetPriority+0x4c>)
 8001922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001926:	0112      	lsls	r2, r2, #4
 8001928:	b2d2      	uxtb	r2, r2
 800192a:	440b      	add	r3, r1
 800192c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001930:	e00a      	b.n	8001948 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	b2da      	uxtb	r2, r3
 8001936:	4908      	ldr	r1, [pc, #32]	@ (8001958 <__NVIC_SetPriority+0x50>)
 8001938:	79fb      	ldrb	r3, [r7, #7]
 800193a:	f003 030f 	and.w	r3, r3, #15
 800193e:	3b04      	subs	r3, #4
 8001940:	0112      	lsls	r2, r2, #4
 8001942:	b2d2      	uxtb	r2, r2
 8001944:	440b      	add	r3, r1
 8001946:	761a      	strb	r2, [r3, #24]
}
 8001948:	bf00      	nop
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr
 8001954:	e000e100 	.word	0xe000e100
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800195c:	b480      	push	{r7}
 800195e:	b089      	sub	sp, #36	@ 0x24
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	f003 0307 	and.w	r3, r3, #7
 800196e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	f1c3 0307 	rsb	r3, r3, #7
 8001976:	2b04      	cmp	r3, #4
 8001978:	bf28      	it	cs
 800197a:	2304      	movcs	r3, #4
 800197c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	3304      	adds	r3, #4
 8001982:	2b06      	cmp	r3, #6
 8001984:	d902      	bls.n	800198c <NVIC_EncodePriority+0x30>
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	3b03      	subs	r3, #3
 800198a:	e000      	b.n	800198e <NVIC_EncodePriority+0x32>
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001990:	f04f 32ff 	mov.w	r2, #4294967295
 8001994:	69bb      	ldr	r3, [r7, #24]
 8001996:	fa02 f303 	lsl.w	r3, r2, r3
 800199a:	43da      	mvns	r2, r3
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	401a      	ands	r2, r3
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019a4:	f04f 31ff 	mov.w	r1, #4294967295
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	fa01 f303 	lsl.w	r3, r1, r3
 80019ae:	43d9      	mvns	r1, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b4:	4313      	orrs	r3, r2
         );
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3724      	adds	r7, #36	@ 0x24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
	...

080019c4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80019c8:	f3bf 8f4f 	dsb	sy
}
 80019cc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80019ce:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <__NVIC_SystemReset+0x24>)
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80019d6:	4904      	ldr	r1, [pc, #16]	@ (80019e8 <__NVIC_SystemReset+0x24>)
 80019d8:	4b04      	ldr	r3, [pc, #16]	@ (80019ec <__NVIC_SystemReset+0x28>)
 80019da:	4313      	orrs	r3, r2
 80019dc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80019de:	f3bf 8f4f 	dsb	sy
}
 80019e2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80019e4:	bf00      	nop
 80019e6:	e7fd      	b.n	80019e4 <__NVIC_SystemReset+0x20>
 80019e8:	e000ed00 	.word	0xe000ed00
 80019ec:	05fa0004 	.word	0x05fa0004

080019f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	3b01      	subs	r3, #1
 80019fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a00:	d301      	bcc.n	8001a06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a02:	2301      	movs	r3, #1
 8001a04:	e00f      	b.n	8001a26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a06:	4a0a      	ldr	r2, [pc, #40]	@ (8001a30 <SysTick_Config+0x40>)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a0e:	210f      	movs	r1, #15
 8001a10:	f04f 30ff 	mov.w	r0, #4294967295
 8001a14:	f7ff ff78 	bl	8001908 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a18:	4b05      	ldr	r3, [pc, #20]	@ (8001a30 <SysTick_Config+0x40>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a1e:	4b04      	ldr	r3, [pc, #16]	@ (8001a30 <SysTick_Config+0x40>)
 8001a20:	2207      	movs	r2, #7
 8001a22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	e000e010 	.word	0xe000e010

08001a34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff ff13 	bl	8001868 <__NVIC_SetPriorityGrouping>
}
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b086      	sub	sp, #24
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	4603      	mov	r3, r0
 8001a52:	60b9      	str	r1, [r7, #8]
 8001a54:	607a      	str	r2, [r7, #4]
 8001a56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a5c:	f7ff ff28 	bl	80018b0 <__NVIC_GetPriorityGrouping>
 8001a60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	68b9      	ldr	r1, [r7, #8]
 8001a66:	6978      	ldr	r0, [r7, #20]
 8001a68:	f7ff ff78 	bl	800195c <NVIC_EncodePriority>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a72:	4611      	mov	r1, r2
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff ff47 	bl	8001908 <__NVIC_SetPriority>
}
 8001a7a:	bf00      	nop
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	4603      	mov	r3, r0
 8001a8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff ff1b 	bl	80018cc <__NVIC_EnableIRQ>
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001aa2:	f7ff ff8f 	bl	80019c4 <__NVIC_SystemReset>

08001aa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b082      	sub	sp, #8
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f7ff ff9e 	bl	80019f0 <SysTick_Config>
 8001ab4:	4603      	mov	r3, r0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
	...

08001ac0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001acc:	f7ff fe9c 	bl	8001808 <HAL_GetTick>
 8001ad0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d101      	bne.n	8001adc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e099      	b.n	8001c10 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2202      	movs	r2, #2
 8001ae0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f022 0201 	bic.w	r2, r2, #1
 8001afa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001afc:	e00f      	b.n	8001b1e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001afe:	f7ff fe83 	bl	8001808 <HAL_GetTick>
 8001b02:	4602      	mov	r2, r0
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	2b05      	cmp	r3, #5
 8001b0a:	d908      	bls.n	8001b1e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2220      	movs	r2, #32
 8001b10:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2203      	movs	r2, #3
 8001b16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e078      	b.n	8001c10 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0301 	and.w	r3, r3, #1
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d1e8      	bne.n	8001afe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b34:	697a      	ldr	r2, [r7, #20]
 8001b36:	4b38      	ldr	r3, [pc, #224]	@ (8001c18 <HAL_DMA_Init+0x158>)
 8001b38:	4013      	ands	r3, r2
 8001b3a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685a      	ldr	r2, [r3, #4]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a1b      	ldr	r3, [r3, #32]
 8001b68:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b6a:	697a      	ldr	r2, [r7, #20]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b74:	2b04      	cmp	r3, #4
 8001b76:	d107      	bne.n	8001b88 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b80:	4313      	orrs	r3, r2
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	697a      	ldr	r2, [r7, #20]
 8001b8e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	695b      	ldr	r3, [r3, #20]
 8001b96:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	f023 0307 	bic.w	r3, r3, #7
 8001b9e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ba4:	697a      	ldr	r2, [r7, #20]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bae:	2b04      	cmp	r3, #4
 8001bb0:	d117      	bne.n	8001be2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bb6:	697a      	ldr	r2, [r7, #20]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d00e      	beq.n	8001be2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f000 fadf 	bl	8002188 <DMA_CheckFifoParam>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d008      	beq.n	8001be2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2240      	movs	r2, #64	@ 0x40
 8001bd4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2201      	movs	r2, #1
 8001bda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001bde:	2301      	movs	r3, #1
 8001be0:	e016      	b.n	8001c10 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	697a      	ldr	r2, [r7, #20]
 8001be8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f000 fa96 	bl	800211c <DMA_CalcBaseAndBitshift>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bf8:	223f      	movs	r2, #63	@ 0x3f
 8001bfa:	409a      	lsls	r2, r3
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	f010803f 	.word	0xf010803f

08001c1c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
 8001c28:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c32:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d101      	bne.n	8001c42 <HAL_DMA_Start_IT+0x26>
 8001c3e:	2302      	movs	r3, #2
 8001c40:	e040      	b.n	8001cc4 <HAL_DMA_Start_IT+0xa8>
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	2201      	movs	r2, #1
 8001c46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d12f      	bne.n	8001cb6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2202      	movs	r2, #2
 8001c5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2200      	movs	r2, #0
 8001c62:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	68b9      	ldr	r1, [r7, #8]
 8001c6a:	68f8      	ldr	r0, [r7, #12]
 8001c6c:	f000 fa28 	bl	80020c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c74:	223f      	movs	r2, #63	@ 0x3f
 8001c76:	409a      	lsls	r2, r3
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f042 0216 	orr.w	r2, r2, #22
 8001c8a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d007      	beq.n	8001ca4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f042 0208 	orr.w	r2, r2, #8
 8001ca2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f042 0201 	orr.w	r2, r2, #1
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	e005      	b.n	8001cc2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001cc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3718      	adds	r7, #24
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001cda:	f7ff fd95 	bl	8001808 <HAL_GetTick>
 8001cde:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d008      	beq.n	8001cfe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2280      	movs	r2, #128	@ 0x80
 8001cf0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e052      	b.n	8001da4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f022 0216 	bic.w	r2, r2, #22
 8001d0c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	695a      	ldr	r2, [r3, #20]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d1c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d103      	bne.n	8001d2e <HAL_DMA_Abort+0x62>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d007      	beq.n	8001d3e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f022 0208 	bic.w	r2, r2, #8
 8001d3c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f022 0201 	bic.w	r2, r2, #1
 8001d4c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d4e:	e013      	b.n	8001d78 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d50:	f7ff fd5a 	bl	8001808 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b05      	cmp	r3, #5
 8001d5c:	d90c      	bls.n	8001d78 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2220      	movs	r2, #32
 8001d62:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2203      	movs	r2, #3
 8001d68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e015      	b.n	8001da4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1e4      	bne.n	8001d50 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d8a:	223f      	movs	r2, #63	@ 0x3f
 8001d8c:	409a      	lsls	r2, r3
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2201      	movs	r2, #1
 8001d96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3710      	adds	r7, #16
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b086      	sub	sp, #24
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001db4:	2300      	movs	r3, #0
 8001db6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001db8:	4b8e      	ldr	r3, [pc, #568]	@ (8001ff4 <HAL_DMA_IRQHandler+0x248>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a8e      	ldr	r2, [pc, #568]	@ (8001ff8 <HAL_DMA_IRQHandler+0x24c>)
 8001dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc2:	0a9b      	lsrs	r3, r3, #10
 8001dc4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd6:	2208      	movs	r2, #8
 8001dd8:	409a      	lsls	r2, r3
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d01a      	beq.n	8001e18 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0304 	and.w	r3, r3, #4
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d013      	beq.n	8001e18 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f022 0204 	bic.w	r2, r2, #4
 8001dfe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e04:	2208      	movs	r2, #8
 8001e06:	409a      	lsls	r2, r3
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e10:	f043 0201 	orr.w	r2, r3, #1
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	409a      	lsls	r2, r3
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	4013      	ands	r3, r2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d012      	beq.n	8001e4e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d00b      	beq.n	8001e4e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	409a      	lsls	r2, r3
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e46:	f043 0202 	orr.w	r2, r3, #2
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e52:	2204      	movs	r2, #4
 8001e54:	409a      	lsls	r2, r3
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d012      	beq.n	8001e84 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0302 	and.w	r3, r3, #2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d00b      	beq.n	8001e84 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e70:	2204      	movs	r2, #4
 8001e72:	409a      	lsls	r2, r3
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e7c:	f043 0204 	orr.w	r2, r3, #4
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e88:	2210      	movs	r2, #16
 8001e8a:	409a      	lsls	r2, r3
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d043      	beq.n	8001f1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0308 	and.w	r3, r3, #8
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d03c      	beq.n	8001f1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ea6:	2210      	movs	r2, #16
 8001ea8:	409a      	lsls	r2, r3
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d018      	beq.n	8001eee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d108      	bne.n	8001edc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d024      	beq.n	8001f1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	4798      	blx	r3
 8001eda:	e01f      	b.n	8001f1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d01b      	beq.n	8001f1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	4798      	blx	r3
 8001eec:	e016      	b.n	8001f1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d107      	bne.n	8001f0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f022 0208 	bic.w	r2, r2, #8
 8001f0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d003      	beq.n	8001f1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f20:	2220      	movs	r2, #32
 8001f22:	409a      	lsls	r2, r3
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	4013      	ands	r3, r2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	f000 808f 	beq.w	800204c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0310 	and.w	r3, r3, #16
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	f000 8087 	beq.w	800204c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f42:	2220      	movs	r2, #32
 8001f44:	409a      	lsls	r2, r3
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	2b05      	cmp	r3, #5
 8001f54:	d136      	bne.n	8001fc4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f022 0216 	bic.w	r2, r2, #22
 8001f64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	695a      	ldr	r2, [r3, #20]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d103      	bne.n	8001f86 <HAL_DMA_IRQHandler+0x1da>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d007      	beq.n	8001f96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f022 0208 	bic.w	r2, r2, #8
 8001f94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f9a:	223f      	movs	r2, #63	@ 0x3f
 8001f9c:	409a      	lsls	r2, r3
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d07e      	beq.n	80020b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	4798      	blx	r3
        }
        return;
 8001fc2:	e079      	b.n	80020b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d01d      	beq.n	800200e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d10d      	bne.n	8001ffc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d031      	beq.n	800204c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	4798      	blx	r3
 8001ff0:	e02c      	b.n	800204c <HAL_DMA_IRQHandler+0x2a0>
 8001ff2:	bf00      	nop
 8001ff4:	20000000 	.word	0x20000000
 8001ff8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002000:	2b00      	cmp	r3, #0
 8002002:	d023      	beq.n	800204c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	4798      	blx	r3
 800200c:	e01e      	b.n	800204c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002018:	2b00      	cmp	r3, #0
 800201a:	d10f      	bne.n	800203c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f022 0210 	bic.w	r2, r2, #16
 800202a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002040:	2b00      	cmp	r3, #0
 8002042:	d003      	beq.n	800204c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002050:	2b00      	cmp	r3, #0
 8002052:	d032      	beq.n	80020ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002058:	f003 0301 	and.w	r3, r3, #1
 800205c:	2b00      	cmp	r3, #0
 800205e:	d022      	beq.n	80020a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2205      	movs	r2, #5
 8002064:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 0201 	bic.w	r2, r2, #1
 8002076:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	3301      	adds	r3, #1
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	697a      	ldr	r2, [r7, #20]
 8002080:	429a      	cmp	r2, r3
 8002082:	d307      	bcc.n	8002094 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0301 	and.w	r3, r3, #1
 800208e:	2b00      	cmp	r3, #0
 8002090:	d1f2      	bne.n	8002078 <HAL_DMA_IRQHandler+0x2cc>
 8002092:	e000      	b.n	8002096 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002094:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2201      	movs	r2, #1
 800209a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d005      	beq.n	80020ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	4798      	blx	r3
 80020b6:	e000      	b.n	80020ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80020b8:	bf00      	nop
    }
  }
}
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
 80020cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80020dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	683a      	ldr	r2, [r7, #0]
 80020e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	2b40      	cmp	r3, #64	@ 0x40
 80020ec:	d108      	bne.n	8002100 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68ba      	ldr	r2, [r7, #8]
 80020fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80020fe:	e007      	b.n	8002110 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	68ba      	ldr	r2, [r7, #8]
 8002106:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	60da      	str	r2, [r3, #12]
}
 8002110:	bf00      	nop
 8002112:	3714      	adds	r7, #20
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	b2db      	uxtb	r3, r3
 800212a:	3b10      	subs	r3, #16
 800212c:	4a14      	ldr	r2, [pc, #80]	@ (8002180 <DMA_CalcBaseAndBitshift+0x64>)
 800212e:	fba2 2303 	umull	r2, r3, r2, r3
 8002132:	091b      	lsrs	r3, r3, #4
 8002134:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002136:	4a13      	ldr	r2, [pc, #76]	@ (8002184 <DMA_CalcBaseAndBitshift+0x68>)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	4413      	add	r3, r2
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	461a      	mov	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2b03      	cmp	r3, #3
 8002148:	d909      	bls.n	800215e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002152:	f023 0303 	bic.w	r3, r3, #3
 8002156:	1d1a      	adds	r2, r3, #4
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	659a      	str	r2, [r3, #88]	@ 0x58
 800215c:	e007      	b.n	800216e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002166:	f023 0303 	bic.w	r3, r3, #3
 800216a:	687a      	ldr	r2, [r7, #4]
 800216c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002172:	4618      	mov	r0, r3
 8002174:	3714      	adds	r7, #20
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	aaaaaaab 	.word	0xaaaaaaab
 8002184:	0800adf8 	.word	0x0800adf8

08002188 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002188:	b480      	push	{r7}
 800218a:	b085      	sub	sp, #20
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002190:	2300      	movs	r3, #0
 8002192:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002198:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	699b      	ldr	r3, [r3, #24]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d11f      	bne.n	80021e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	2b03      	cmp	r3, #3
 80021a6:	d856      	bhi.n	8002256 <DMA_CheckFifoParam+0xce>
 80021a8:	a201      	add	r2, pc, #4	@ (adr r2, 80021b0 <DMA_CheckFifoParam+0x28>)
 80021aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ae:	bf00      	nop
 80021b0:	080021c1 	.word	0x080021c1
 80021b4:	080021d3 	.word	0x080021d3
 80021b8:	080021c1 	.word	0x080021c1
 80021bc:	08002257 	.word	0x08002257
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d046      	beq.n	800225a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021d0:	e043      	b.n	800225a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80021da:	d140      	bne.n	800225e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021e0:	e03d      	b.n	800225e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	699b      	ldr	r3, [r3, #24]
 80021e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021ea:	d121      	bne.n	8002230 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	2b03      	cmp	r3, #3
 80021f0:	d837      	bhi.n	8002262 <DMA_CheckFifoParam+0xda>
 80021f2:	a201      	add	r2, pc, #4	@ (adr r2, 80021f8 <DMA_CheckFifoParam+0x70>)
 80021f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021f8:	08002209 	.word	0x08002209
 80021fc:	0800220f 	.word	0x0800220f
 8002200:	08002209 	.word	0x08002209
 8002204:	08002221 	.word	0x08002221
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	73fb      	strb	r3, [r7, #15]
      break;
 800220c:	e030      	b.n	8002270 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002212:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d025      	beq.n	8002266 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800221e:	e022      	b.n	8002266 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002224:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002228:	d11f      	bne.n	800226a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800222e:	e01c      	b.n	800226a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	2b02      	cmp	r3, #2
 8002234:	d903      	bls.n	800223e <DMA_CheckFifoParam+0xb6>
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	2b03      	cmp	r3, #3
 800223a:	d003      	beq.n	8002244 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800223c:	e018      	b.n	8002270 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	73fb      	strb	r3, [r7, #15]
      break;
 8002242:	e015      	b.n	8002270 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002248:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d00e      	beq.n	800226e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	73fb      	strb	r3, [r7, #15]
      break;
 8002254:	e00b      	b.n	800226e <DMA_CheckFifoParam+0xe6>
      break;
 8002256:	bf00      	nop
 8002258:	e00a      	b.n	8002270 <DMA_CheckFifoParam+0xe8>
      break;
 800225a:	bf00      	nop
 800225c:	e008      	b.n	8002270 <DMA_CheckFifoParam+0xe8>
      break;
 800225e:	bf00      	nop
 8002260:	e006      	b.n	8002270 <DMA_CheckFifoParam+0xe8>
      break;
 8002262:	bf00      	nop
 8002264:	e004      	b.n	8002270 <DMA_CheckFifoParam+0xe8>
      break;
 8002266:	bf00      	nop
 8002268:	e002      	b.n	8002270 <DMA_CheckFifoParam+0xe8>
      break;   
 800226a:	bf00      	nop
 800226c:	e000      	b.n	8002270 <DMA_CheckFifoParam+0xe8>
      break;
 800226e:	bf00      	nop
    }
  } 
  
  return status; 
 8002270:	7bfb      	ldrb	r3, [r7, #15]
}
 8002272:	4618      	mov	r0, r3
 8002274:	3714      	adds	r7, #20
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop

08002280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002280:	b480      	push	{r7}
 8002282:	b089      	sub	sp, #36	@ 0x24
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800228a:	2300      	movs	r3, #0
 800228c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800228e:	2300      	movs	r3, #0
 8002290:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002292:	2300      	movs	r3, #0
 8002294:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002296:	2300      	movs	r3, #0
 8002298:	61fb      	str	r3, [r7, #28]
 800229a:	e177      	b.n	800258c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800229c:	2201      	movs	r2, #1
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	697a      	ldr	r2, [r7, #20]
 80022ac:	4013      	ands	r3, r2
 80022ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	f040 8166 	bne.w	8002586 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f003 0303 	and.w	r3, r3, #3
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d005      	beq.n	80022d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d130      	bne.n	8002334 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	2203      	movs	r2, #3
 80022de:	fa02 f303 	lsl.w	r3, r2, r3
 80022e2:	43db      	mvns	r3, r3
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	4013      	ands	r3, r2
 80022e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	68da      	ldr	r2, [r3, #12]
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002308:	2201      	movs	r2, #1
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	43db      	mvns	r3, r3
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	4013      	ands	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	091b      	lsrs	r3, r3, #4
 800231e:	f003 0201 	and.w	r2, r3, #1
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	4313      	orrs	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f003 0303 	and.w	r3, r3, #3
 800233c:	2b03      	cmp	r3, #3
 800233e:	d017      	beq.n	8002370 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	2203      	movs	r2, #3
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	43db      	mvns	r3, r3
 8002352:	69ba      	ldr	r2, [r7, #24]
 8002354:	4013      	ands	r3, r2
 8002356:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4313      	orrs	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	2b02      	cmp	r3, #2
 800237a:	d123      	bne.n	80023c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	08da      	lsrs	r2, r3, #3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3208      	adds	r2, #8
 8002384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002388:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	f003 0307 	and.w	r3, r3, #7
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	220f      	movs	r2, #15
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	43db      	mvns	r3, r3
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	4013      	ands	r3, r2
 800239e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	691a      	ldr	r2, [r3, #16]
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	f003 0307 	and.w	r3, r3, #7
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	08da      	lsrs	r2, r3, #3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	3208      	adds	r2, #8
 80023be:	69b9      	ldr	r1, [r7, #24]
 80023c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	2203      	movs	r2, #3
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	43db      	mvns	r3, r3
 80023d6:	69ba      	ldr	r2, [r7, #24]
 80023d8:	4013      	ands	r3, r2
 80023da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f003 0203 	and.w	r2, r3, #3
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002400:	2b00      	cmp	r3, #0
 8002402:	f000 80c0 	beq.w	8002586 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002406:	2300      	movs	r3, #0
 8002408:	60fb      	str	r3, [r7, #12]
 800240a:	4b66      	ldr	r3, [pc, #408]	@ (80025a4 <HAL_GPIO_Init+0x324>)
 800240c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800240e:	4a65      	ldr	r2, [pc, #404]	@ (80025a4 <HAL_GPIO_Init+0x324>)
 8002410:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002414:	6453      	str	r3, [r2, #68]	@ 0x44
 8002416:	4b63      	ldr	r3, [pc, #396]	@ (80025a4 <HAL_GPIO_Init+0x324>)
 8002418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002422:	4a61      	ldr	r2, [pc, #388]	@ (80025a8 <HAL_GPIO_Init+0x328>)
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	089b      	lsrs	r3, r3, #2
 8002428:	3302      	adds	r3, #2
 800242a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800242e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	f003 0303 	and.w	r3, r3, #3
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	220f      	movs	r2, #15
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	43db      	mvns	r3, r3
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	4013      	ands	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a58      	ldr	r2, [pc, #352]	@ (80025ac <HAL_GPIO_Init+0x32c>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d037      	beq.n	80024be <HAL_GPIO_Init+0x23e>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a57      	ldr	r2, [pc, #348]	@ (80025b0 <HAL_GPIO_Init+0x330>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d031      	beq.n	80024ba <HAL_GPIO_Init+0x23a>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a56      	ldr	r2, [pc, #344]	@ (80025b4 <HAL_GPIO_Init+0x334>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d02b      	beq.n	80024b6 <HAL_GPIO_Init+0x236>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a55      	ldr	r2, [pc, #340]	@ (80025b8 <HAL_GPIO_Init+0x338>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d025      	beq.n	80024b2 <HAL_GPIO_Init+0x232>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4a54      	ldr	r2, [pc, #336]	@ (80025bc <HAL_GPIO_Init+0x33c>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d01f      	beq.n	80024ae <HAL_GPIO_Init+0x22e>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4a53      	ldr	r2, [pc, #332]	@ (80025c0 <HAL_GPIO_Init+0x340>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d019      	beq.n	80024aa <HAL_GPIO_Init+0x22a>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a52      	ldr	r2, [pc, #328]	@ (80025c4 <HAL_GPIO_Init+0x344>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d013      	beq.n	80024a6 <HAL_GPIO_Init+0x226>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a51      	ldr	r2, [pc, #324]	@ (80025c8 <HAL_GPIO_Init+0x348>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d00d      	beq.n	80024a2 <HAL_GPIO_Init+0x222>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a50      	ldr	r2, [pc, #320]	@ (80025cc <HAL_GPIO_Init+0x34c>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d007      	beq.n	800249e <HAL_GPIO_Init+0x21e>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a4f      	ldr	r2, [pc, #316]	@ (80025d0 <HAL_GPIO_Init+0x350>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d101      	bne.n	800249a <HAL_GPIO_Init+0x21a>
 8002496:	2309      	movs	r3, #9
 8002498:	e012      	b.n	80024c0 <HAL_GPIO_Init+0x240>
 800249a:	230a      	movs	r3, #10
 800249c:	e010      	b.n	80024c0 <HAL_GPIO_Init+0x240>
 800249e:	2308      	movs	r3, #8
 80024a0:	e00e      	b.n	80024c0 <HAL_GPIO_Init+0x240>
 80024a2:	2307      	movs	r3, #7
 80024a4:	e00c      	b.n	80024c0 <HAL_GPIO_Init+0x240>
 80024a6:	2306      	movs	r3, #6
 80024a8:	e00a      	b.n	80024c0 <HAL_GPIO_Init+0x240>
 80024aa:	2305      	movs	r3, #5
 80024ac:	e008      	b.n	80024c0 <HAL_GPIO_Init+0x240>
 80024ae:	2304      	movs	r3, #4
 80024b0:	e006      	b.n	80024c0 <HAL_GPIO_Init+0x240>
 80024b2:	2303      	movs	r3, #3
 80024b4:	e004      	b.n	80024c0 <HAL_GPIO_Init+0x240>
 80024b6:	2302      	movs	r3, #2
 80024b8:	e002      	b.n	80024c0 <HAL_GPIO_Init+0x240>
 80024ba:	2301      	movs	r3, #1
 80024bc:	e000      	b.n	80024c0 <HAL_GPIO_Init+0x240>
 80024be:	2300      	movs	r3, #0
 80024c0:	69fa      	ldr	r2, [r7, #28]
 80024c2:	f002 0203 	and.w	r2, r2, #3
 80024c6:	0092      	lsls	r2, r2, #2
 80024c8:	4093      	lsls	r3, r2
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024d0:	4935      	ldr	r1, [pc, #212]	@ (80025a8 <HAL_GPIO_Init+0x328>)
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	089b      	lsrs	r3, r3, #2
 80024d6:	3302      	adds	r3, #2
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024de:	4b3d      	ldr	r3, [pc, #244]	@ (80025d4 <HAL_GPIO_Init+0x354>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	43db      	mvns	r3, r3
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	4013      	ands	r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	4313      	orrs	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002502:	4a34      	ldr	r2, [pc, #208]	@ (80025d4 <HAL_GPIO_Init+0x354>)
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002508:	4b32      	ldr	r3, [pc, #200]	@ (80025d4 <HAL_GPIO_Init+0x354>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	43db      	mvns	r3, r3
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4013      	ands	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d003      	beq.n	800252c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	4313      	orrs	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800252c:	4a29      	ldr	r2, [pc, #164]	@ (80025d4 <HAL_GPIO_Init+0x354>)
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002532:	4b28      	ldr	r3, [pc, #160]	@ (80025d4 <HAL_GPIO_Init+0x354>)
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	43db      	mvns	r3, r3
 800253c:	69ba      	ldr	r2, [r7, #24]
 800253e:	4013      	ands	r3, r2
 8002540:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d003      	beq.n	8002556 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800254e:	69ba      	ldr	r2, [r7, #24]
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	4313      	orrs	r3, r2
 8002554:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002556:	4a1f      	ldr	r2, [pc, #124]	@ (80025d4 <HAL_GPIO_Init+0x354>)
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800255c:	4b1d      	ldr	r3, [pc, #116]	@ (80025d4 <HAL_GPIO_Init+0x354>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	43db      	mvns	r3, r3
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	4013      	ands	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d003      	beq.n	8002580 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	4313      	orrs	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002580:	4a14      	ldr	r2, [pc, #80]	@ (80025d4 <HAL_GPIO_Init+0x354>)
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	3301      	adds	r3, #1
 800258a:	61fb      	str	r3, [r7, #28]
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	2b0f      	cmp	r3, #15
 8002590:	f67f ae84 	bls.w	800229c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002594:	bf00      	nop
 8002596:	bf00      	nop
 8002598:	3724      	adds	r7, #36	@ 0x24
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40013800 	.word	0x40013800
 80025ac:	40020000 	.word	0x40020000
 80025b0:	40020400 	.word	0x40020400
 80025b4:	40020800 	.word	0x40020800
 80025b8:	40020c00 	.word	0x40020c00
 80025bc:	40021000 	.word	0x40021000
 80025c0:	40021400 	.word	0x40021400
 80025c4:	40021800 	.word	0x40021800
 80025c8:	40021c00 	.word	0x40021c00
 80025cc:	40022000 	.word	0x40022000
 80025d0:	40022400 	.word	0x40022400
 80025d4:	40013c00 	.word	0x40013c00

080025d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	460b      	mov	r3, r1
 80025e2:	807b      	strh	r3, [r7, #2]
 80025e4:	4613      	mov	r3, r2
 80025e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025e8:	787b      	ldrb	r3, [r7, #1]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d003      	beq.n	80025f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025ee:	887a      	ldrh	r2, [r7, #2]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025f4:	e003      	b.n	80025fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025f6:	887b      	ldrh	r3, [r7, #2]
 80025f8:	041a      	lsls	r2, r3, #16
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	619a      	str	r2, [r3, #24]
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800260a:	b480      	push	{r7}
 800260c:	b085      	sub	sp, #20
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
 8002612:	460b      	mov	r3, r1
 8002614:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800261c:	887a      	ldrh	r2, [r7, #2]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	4013      	ands	r3, r2
 8002622:	041a      	lsls	r2, r3, #16
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	43d9      	mvns	r1, r3
 8002628:	887b      	ldrh	r3, [r7, #2]
 800262a:	400b      	ands	r3, r1
 800262c:	431a      	orrs	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	619a      	str	r2, [r3, #24]
}
 8002632:	bf00      	nop
 8002634:	3714      	adds	r7, #20
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
	...

08002640 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800264a:	4b08      	ldr	r3, [pc, #32]	@ (800266c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800264c:	695a      	ldr	r2, [r3, #20]
 800264e:	88fb      	ldrh	r3, [r7, #6]
 8002650:	4013      	ands	r3, r2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d006      	beq.n	8002664 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002656:	4a05      	ldr	r2, [pc, #20]	@ (800266c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002658:	88fb      	ldrh	r3, [r7, #6]
 800265a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800265c:	88fb      	ldrh	r3, [r7, #6]
 800265e:	4618      	mov	r0, r3
 8002660:	f7fe fc30 	bl	8000ec4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002664:	bf00      	nop
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	40013c00 	.word	0x40013c00

08002670 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af02      	add	r7, sp, #8
 8002676:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e101      	b.n	8002886 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800268e:	b2db      	uxtb	r3, r3
 8002690:	2b00      	cmp	r3, #0
 8002692:	d106      	bne.n	80026a2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f006 fe8d 	bl	80093bc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2203      	movs	r2, #3
 80026a6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026b0:	d102      	bne.n	80026b8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4618      	mov	r0, r3
 80026be:	f003 fa56 	bl	8005b6e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6818      	ldr	r0, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	7c1a      	ldrb	r2, [r3, #16]
 80026ca:	f88d 2000 	strb.w	r2, [sp]
 80026ce:	3304      	adds	r3, #4
 80026d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026d2:	f003 f935 	bl	8005940 <USB_CoreInit>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d005      	beq.n	80026e8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2202      	movs	r2, #2
 80026e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e0ce      	b.n	8002886 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2100      	movs	r1, #0
 80026ee:	4618      	mov	r0, r3
 80026f0:	f003 fa4e 	bl	8005b90 <USB_SetCurrentMode>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d005      	beq.n	8002706 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2202      	movs	r2, #2
 80026fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e0bf      	b.n	8002886 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002706:	2300      	movs	r3, #0
 8002708:	73fb      	strb	r3, [r7, #15]
 800270a:	e04a      	b.n	80027a2 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800270c:	7bfa      	ldrb	r2, [r7, #15]
 800270e:	6879      	ldr	r1, [r7, #4]
 8002710:	4613      	mov	r3, r2
 8002712:	00db      	lsls	r3, r3, #3
 8002714:	4413      	add	r3, r2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	440b      	add	r3, r1
 800271a:	3315      	adds	r3, #21
 800271c:	2201      	movs	r2, #1
 800271e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002720:	7bfa      	ldrb	r2, [r7, #15]
 8002722:	6879      	ldr	r1, [r7, #4]
 8002724:	4613      	mov	r3, r2
 8002726:	00db      	lsls	r3, r3, #3
 8002728:	4413      	add	r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	3314      	adds	r3, #20
 8002730:	7bfa      	ldrb	r2, [r7, #15]
 8002732:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002734:	7bfa      	ldrb	r2, [r7, #15]
 8002736:	7bfb      	ldrb	r3, [r7, #15]
 8002738:	b298      	uxth	r0, r3
 800273a:	6879      	ldr	r1, [r7, #4]
 800273c:	4613      	mov	r3, r2
 800273e:	00db      	lsls	r3, r3, #3
 8002740:	4413      	add	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	440b      	add	r3, r1
 8002746:	332e      	adds	r3, #46	@ 0x2e
 8002748:	4602      	mov	r2, r0
 800274a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800274c:	7bfa      	ldrb	r2, [r7, #15]
 800274e:	6879      	ldr	r1, [r7, #4]
 8002750:	4613      	mov	r3, r2
 8002752:	00db      	lsls	r3, r3, #3
 8002754:	4413      	add	r3, r2
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	3318      	adds	r3, #24
 800275c:	2200      	movs	r2, #0
 800275e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002760:	7bfa      	ldrb	r2, [r7, #15]
 8002762:	6879      	ldr	r1, [r7, #4]
 8002764:	4613      	mov	r3, r2
 8002766:	00db      	lsls	r3, r3, #3
 8002768:	4413      	add	r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	440b      	add	r3, r1
 800276e:	331c      	adds	r3, #28
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002774:	7bfa      	ldrb	r2, [r7, #15]
 8002776:	6879      	ldr	r1, [r7, #4]
 8002778:	4613      	mov	r3, r2
 800277a:	00db      	lsls	r3, r3, #3
 800277c:	4413      	add	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	440b      	add	r3, r1
 8002782:	3320      	adds	r3, #32
 8002784:	2200      	movs	r2, #0
 8002786:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002788:	7bfa      	ldrb	r2, [r7, #15]
 800278a:	6879      	ldr	r1, [r7, #4]
 800278c:	4613      	mov	r3, r2
 800278e:	00db      	lsls	r3, r3, #3
 8002790:	4413      	add	r3, r2
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	440b      	add	r3, r1
 8002796:	3324      	adds	r3, #36	@ 0x24
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800279c:	7bfb      	ldrb	r3, [r7, #15]
 800279e:	3301      	adds	r3, #1
 80027a0:	73fb      	strb	r3, [r7, #15]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	791b      	ldrb	r3, [r3, #4]
 80027a6:	7bfa      	ldrb	r2, [r7, #15]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d3af      	bcc.n	800270c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027ac:	2300      	movs	r3, #0
 80027ae:	73fb      	strb	r3, [r7, #15]
 80027b0:	e044      	b.n	800283c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80027b2:	7bfa      	ldrb	r2, [r7, #15]
 80027b4:	6879      	ldr	r1, [r7, #4]
 80027b6:	4613      	mov	r3, r2
 80027b8:	00db      	lsls	r3, r3, #3
 80027ba:	4413      	add	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	440b      	add	r3, r1
 80027c0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80027c4:	2200      	movs	r2, #0
 80027c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80027c8:	7bfa      	ldrb	r2, [r7, #15]
 80027ca:	6879      	ldr	r1, [r7, #4]
 80027cc:	4613      	mov	r3, r2
 80027ce:	00db      	lsls	r3, r3, #3
 80027d0:	4413      	add	r3, r2
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	440b      	add	r3, r1
 80027d6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80027da:	7bfa      	ldrb	r2, [r7, #15]
 80027dc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80027de:	7bfa      	ldrb	r2, [r7, #15]
 80027e0:	6879      	ldr	r1, [r7, #4]
 80027e2:	4613      	mov	r3, r2
 80027e4:	00db      	lsls	r3, r3, #3
 80027e6:	4413      	add	r3, r2
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	440b      	add	r3, r1
 80027ec:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80027f0:	2200      	movs	r2, #0
 80027f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80027f4:	7bfa      	ldrb	r2, [r7, #15]
 80027f6:	6879      	ldr	r1, [r7, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	4413      	add	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	440b      	add	r3, r1
 8002802:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800280a:	7bfa      	ldrb	r2, [r7, #15]
 800280c:	6879      	ldr	r1, [r7, #4]
 800280e:	4613      	mov	r3, r2
 8002810:	00db      	lsls	r3, r3, #3
 8002812:	4413      	add	r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	440b      	add	r3, r1
 8002818:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002820:	7bfa      	ldrb	r2, [r7, #15]
 8002822:	6879      	ldr	r1, [r7, #4]
 8002824:	4613      	mov	r3, r2
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	4413      	add	r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	440b      	add	r3, r1
 800282e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002832:	2200      	movs	r2, #0
 8002834:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002836:	7bfb      	ldrb	r3, [r7, #15]
 8002838:	3301      	adds	r3, #1
 800283a:	73fb      	strb	r3, [r7, #15]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	791b      	ldrb	r3, [r3, #4]
 8002840:	7bfa      	ldrb	r2, [r7, #15]
 8002842:	429a      	cmp	r2, r3
 8002844:	d3b5      	bcc.n	80027b2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6818      	ldr	r0, [r3, #0]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	7c1a      	ldrb	r2, [r3, #16]
 800284e:	f88d 2000 	strb.w	r2, [sp]
 8002852:	3304      	adds	r3, #4
 8002854:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002856:	f003 f9e7 	bl	8005c28 <USB_DevInit>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d005      	beq.n	800286c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2202      	movs	r2, #2
 8002864:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e00c      	b.n	8002886 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2201      	movs	r2, #1
 8002876:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4618      	mov	r0, r3
 8002880:	f004 fa2b 	bl	8006cda <USB_DevDisconnect>

  return HAL_OK;
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b084      	sub	sp, #16
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d101      	bne.n	80028aa <HAL_PCD_Start+0x1c>
 80028a6:	2302      	movs	r3, #2
 80028a8:	e022      	b.n	80028f0 <HAL_PCD_Start+0x62>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2201      	movs	r2, #1
 80028ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d009      	beq.n	80028d2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d105      	bne.n	80028d2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ca:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f003 f938 	bl	8005b4c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4618      	mov	r0, r3
 80028e2:	f004 f9d9 	bl	8006c98 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3710      	adds	r7, #16
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80028f8:	b590      	push	{r4, r7, lr}
 80028fa:	b08d      	sub	sp, #52	@ 0x34
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002906:	6a3b      	ldr	r3, [r7, #32]
 8002908:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4618      	mov	r0, r3
 8002910:	f004 fa97 	bl	8006e42 <USB_GetMode>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	f040 848c 	bne.w	8003234 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4618      	mov	r0, r3
 8002922:	f004 f9fb 	bl	8006d1c <USB_ReadInterrupts>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	f000 8482 	beq.w	8003232 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	0a1b      	lsrs	r3, r3, #8
 8002938:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4618      	mov	r0, r3
 8002948:	f004 f9e8 	bl	8006d1c <USB_ReadInterrupts>
 800294c:	4603      	mov	r3, r0
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b02      	cmp	r3, #2
 8002954:	d107      	bne.n	8002966 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	695a      	ldr	r2, [r3, #20]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f002 0202 	and.w	r2, r2, #2
 8002964:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f004 f9d6 	bl	8006d1c <USB_ReadInterrupts>
 8002970:	4603      	mov	r3, r0
 8002972:	f003 0310 	and.w	r3, r3, #16
 8002976:	2b10      	cmp	r3, #16
 8002978:	d161      	bne.n	8002a3e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	699a      	ldr	r2, [r3, #24]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 0210 	bic.w	r2, r2, #16
 8002988:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800298a:	6a3b      	ldr	r3, [r7, #32]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	f003 020f 	and.w	r2, r3, #15
 8002996:	4613      	mov	r3, r2
 8002998:	00db      	lsls	r3, r3, #3
 800299a:	4413      	add	r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	4413      	add	r3, r2
 80029a6:	3304      	adds	r3, #4
 80029a8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	0c5b      	lsrs	r3, r3, #17
 80029ae:	f003 030f 	and.w	r3, r3, #15
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d124      	bne.n	8002a00 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80029bc:	4013      	ands	r3, r2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d035      	beq.n	8002a2e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	091b      	lsrs	r3, r3, #4
 80029ca:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80029cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029d0:	b29b      	uxth	r3, r3
 80029d2:	461a      	mov	r2, r3
 80029d4:	6a38      	ldr	r0, [r7, #32]
 80029d6:	f004 f80d 	bl	80069f4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	68da      	ldr	r2, [r3, #12]
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	091b      	lsrs	r3, r3, #4
 80029e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029e6:	441a      	add	r2, r3
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	695a      	ldr	r2, [r3, #20]
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	091b      	lsrs	r3, r3, #4
 80029f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029f8:	441a      	add	r2, r3
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	615a      	str	r2, [r3, #20]
 80029fe:	e016      	b.n	8002a2e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	0c5b      	lsrs	r3, r3, #17
 8002a04:	f003 030f 	and.w	r3, r3, #15
 8002a08:	2b06      	cmp	r3, #6
 8002a0a:	d110      	bne.n	8002a2e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a12:	2208      	movs	r2, #8
 8002a14:	4619      	mov	r1, r3
 8002a16:	6a38      	ldr	r0, [r7, #32]
 8002a18:	f003 ffec 	bl	80069f4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	695a      	ldr	r2, [r3, #20]
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	091b      	lsrs	r3, r3, #4
 8002a24:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a28:	441a      	add	r2, r3
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	699a      	ldr	r2, [r3, #24]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f042 0210 	orr.w	r2, r2, #16
 8002a3c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f004 f96a 	bl	8006d1c <USB_ReadInterrupts>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a4e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002a52:	f040 80a7 	bne.w	8002ba4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002a56:	2300      	movs	r3, #0
 8002a58:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f004 f96f 	bl	8006d42 <USB_ReadDevAllOutEpInterrupt>
 8002a64:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002a66:	e099      	b.n	8002b9c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a6a:	f003 0301 	and.w	r3, r3, #1
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f000 808e 	beq.w	8002b90 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a7a:	b2d2      	uxtb	r2, r2
 8002a7c:	4611      	mov	r1, r2
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f004 f993 	bl	8006daa <USB_ReadDevOutEPInterrupt>
 8002a84:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00c      	beq.n	8002aaa <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a92:	015a      	lsls	r2, r3, #5
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	4413      	add	r3, r2
 8002a98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002aa2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f000 fea1 	bl	80037ec <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	f003 0308 	and.w	r3, r3, #8
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d00c      	beq.n	8002ace <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab6:	015a      	lsls	r2, r3, #5
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	4413      	add	r3, r2
 8002abc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	2308      	movs	r3, #8
 8002ac4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002ac6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f000 ff77 	bl	80039bc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	f003 0310 	and.w	r3, r3, #16
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d008      	beq.n	8002aea <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ada:	015a      	lsls	r2, r3, #5
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	4413      	add	r3, r2
 8002ae0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	2310      	movs	r3, #16
 8002ae8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d030      	beq.n	8002b56 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002af4:	6a3b      	ldr	r3, [r7, #32]
 8002af6:	695b      	ldr	r3, [r3, #20]
 8002af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002afc:	2b80      	cmp	r3, #128	@ 0x80
 8002afe:	d109      	bne.n	8002b14 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	69fa      	ldr	r2, [r7, #28]
 8002b0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b12:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b16:	4613      	mov	r3, r2
 8002b18:	00db      	lsls	r3, r3, #3
 8002b1a:	4413      	add	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	4413      	add	r3, r2
 8002b26:	3304      	adds	r3, #4
 8002b28:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	78db      	ldrb	r3, [r3, #3]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d108      	bne.n	8002b44 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	2200      	movs	r2, #0
 8002b36:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f006 fd42 	bl	80095c8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b46:	015a      	lsls	r2, r3, #5
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	4413      	add	r3, r2
 8002b4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b50:	461a      	mov	r2, r3
 8002b52:	2302      	movs	r3, #2
 8002b54:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	f003 0320 	and.w	r3, r3, #32
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d008      	beq.n	8002b72 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b62:	015a      	lsls	r2, r3, #5
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	4413      	add	r3, r2
 8002b68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	2320      	movs	r3, #32
 8002b70:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d009      	beq.n	8002b90 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7e:	015a      	lsls	r2, r3, #5
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	4413      	add	r3, r2
 8002b84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b88:	461a      	mov	r2, r3
 8002b8a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b8e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b92:	3301      	adds	r3, #1
 8002b94:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b98:	085b      	lsrs	r3, r3, #1
 8002b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f47f af62 	bne.w	8002a68 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f004 f8b7 	bl	8006d1c <USB_ReadInterrupts>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bb4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002bb8:	f040 80db 	bne.w	8002d72 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f004 f8d8 	bl	8006d76 <USB_ReadDevAllInEpInterrupt>
 8002bc6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002bcc:	e0cd      	b.n	8002d6a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bd0:	f003 0301 	and.w	r3, r3, #1
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 80c2 	beq.w	8002d5e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002be0:	b2d2      	uxtb	r2, r2
 8002be2:	4611      	mov	r1, r2
 8002be4:	4618      	mov	r0, r3
 8002be6:	f004 f8fe 	bl	8006de6 <USB_ReadDevInEPInterrupt>
 8002bea:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d057      	beq.n	8002ca6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf8:	f003 030f 	and.w	r3, r3, #15
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002c02:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	43db      	mvns	r3, r3
 8002c10:	69f9      	ldr	r1, [r7, #28]
 8002c12:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002c16:	4013      	ands	r3, r2
 8002c18:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1c:	015a      	lsls	r2, r3, #5
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	4413      	add	r3, r2
 8002c22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c26:	461a      	mov	r2, r3
 8002c28:	2301      	movs	r3, #1
 8002c2a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	799b      	ldrb	r3, [r3, #6]
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d132      	bne.n	8002c9a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002c34:	6879      	ldr	r1, [r7, #4]
 8002c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c38:	4613      	mov	r3, r2
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	4413      	add	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	3320      	adds	r3, #32
 8002c44:	6819      	ldr	r1, [r3, #0]
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c4a:	4613      	mov	r3, r2
 8002c4c:	00db      	lsls	r3, r3, #3
 8002c4e:	4413      	add	r3, r2
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	4403      	add	r3, r0
 8002c54:	331c      	adds	r3, #28
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4419      	add	r1, r3
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c5e:	4613      	mov	r3, r2
 8002c60:	00db      	lsls	r3, r3, #3
 8002c62:	4413      	add	r3, r2
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	4403      	add	r3, r0
 8002c68:	3320      	adds	r3, #32
 8002c6a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d113      	bne.n	8002c9a <HAL_PCD_IRQHandler+0x3a2>
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c76:	4613      	mov	r3, r2
 8002c78:	00db      	lsls	r3, r3, #3
 8002c7a:	4413      	add	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	440b      	add	r3, r1
 8002c80:	3324      	adds	r3, #36	@ 0x24
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d108      	bne.n	8002c9a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6818      	ldr	r0, [r3, #0]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c92:	461a      	mov	r2, r3
 8002c94:	2101      	movs	r1, #1
 8002c96:	f004 f905 	bl	8006ea4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f006 fc0c 	bl	80094be <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	f003 0308 	and.w	r3, r3, #8
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d008      	beq.n	8002cc2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb2:	015a      	lsls	r2, r3, #5
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	2308      	movs	r3, #8
 8002cc0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d008      	beq.n	8002cde <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cce:	015a      	lsls	r2, r3, #5
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	4413      	add	r3, r2
 8002cd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002cd8:	461a      	mov	r2, r3
 8002cda:	2310      	movs	r3, #16
 8002cdc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d008      	beq.n	8002cfa <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cea:	015a      	lsls	r2, r3, #5
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	4413      	add	r3, r2
 8002cf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	2340      	movs	r3, #64	@ 0x40
 8002cf8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	f003 0302 	and.w	r3, r3, #2
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d023      	beq.n	8002d4c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002d04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d06:	6a38      	ldr	r0, [r7, #32]
 8002d08:	f003 f8f2 	bl	8005ef0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002d0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d0e:	4613      	mov	r3, r2
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	4413      	add	r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	3310      	adds	r3, #16
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	3304      	adds	r3, #4
 8002d1e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	78db      	ldrb	r3, [r3, #3]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d108      	bne.n	8002d3a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	4619      	mov	r1, r3
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f006 fc59 	bl	80095ec <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d3c:	015a      	lsls	r2, r3, #5
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	4413      	add	r3, r2
 8002d42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d46:	461a      	mov	r2, r3
 8002d48:	2302      	movs	r3, #2
 8002d4a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d003      	beq.n	8002d5e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002d56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f000 fcbb 	bl	80036d4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d60:	3301      	adds	r3, #1
 8002d62:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d66:	085b      	lsrs	r3, r3, #1
 8002d68:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f47f af2e 	bne.w	8002bce <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f003 ffd0 	bl	8006d1c <USB_ReadInterrupts>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002d82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d86:	d122      	bne.n	8002dce <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	69fa      	ldr	r2, [r7, #28]
 8002d92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d96:	f023 0301 	bic.w	r3, r3, #1
 8002d9a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d108      	bne.n	8002db8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002dae:	2100      	movs	r1, #0
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f000 fea1 	bl	8003af8 <HAL_PCDEx_LPM_Callback>
 8002db6:	e002      	b.n	8002dbe <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f006 fbf7 	bl	80095ac <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	695a      	ldr	r2, [r3, #20]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002dcc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f003 ffa2 	bl	8006d1c <USB_ReadInterrupts>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002dde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002de2:	d112      	bne.n	8002e0a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d102      	bne.n	8002dfa <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f006 fbb3 	bl	8009560 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	695a      	ldr	r2, [r3, #20]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002e08:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f003 ff84 	bl	8006d1c <USB_ReadInterrupts>
 8002e14:	4603      	mov	r3, r0
 8002e16:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e1e:	f040 80b7 	bne.w	8002f90 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	69fa      	ldr	r2, [r7, #28]
 8002e2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e30:	f023 0301 	bic.w	r3, r3, #1
 8002e34:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2110      	movs	r1, #16
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f003 f857 	bl	8005ef0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e42:	2300      	movs	r3, #0
 8002e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e46:	e046      	b.n	8002ed6 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e4a:	015a      	lsls	r2, r3, #5
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	4413      	add	r3, r2
 8002e50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e54:	461a      	mov	r2, r3
 8002e56:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002e5a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002e5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e5e:	015a      	lsls	r2, r3, #5
 8002e60:	69fb      	ldr	r3, [r7, #28]
 8002e62:	4413      	add	r3, r2
 8002e64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e6c:	0151      	lsls	r1, r2, #5
 8002e6e:	69fa      	ldr	r2, [r7, #28]
 8002e70:	440a      	add	r2, r1
 8002e72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002e76:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002e7a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e7e:	015a      	lsls	r2, r3, #5
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	4413      	add	r3, r2
 8002e84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e88:	461a      	mov	r2, r3
 8002e8a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002e8e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e92:	015a      	lsls	r2, r3, #5
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	4413      	add	r3, r2
 8002e98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ea0:	0151      	lsls	r1, r2, #5
 8002ea2:	69fa      	ldr	r2, [r7, #28]
 8002ea4:	440a      	add	r2, r1
 8002ea6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002eaa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002eae:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eb2:	015a      	lsls	r2, r3, #5
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	4413      	add	r3, r2
 8002eb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ec0:	0151      	lsls	r1, r2, #5
 8002ec2:	69fa      	ldr	r2, [r7, #28]
 8002ec4:	440a      	add	r2, r1
 8002ec6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002eca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002ece:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	791b      	ldrb	r3, [r3, #4]
 8002eda:	461a      	mov	r2, r3
 8002edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d3b2      	bcc.n	8002e48 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ee8:	69db      	ldr	r3, [r3, #28]
 8002eea:	69fa      	ldr	r2, [r7, #28]
 8002eec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ef0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002ef4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	7bdb      	ldrb	r3, [r3, #15]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d016      	beq.n	8002f2c <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f08:	69fa      	ldr	r2, [r7, #28]
 8002f0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f0e:	f043 030b 	orr.w	r3, r3, #11
 8002f12:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1e:	69fa      	ldr	r2, [r7, #28]
 8002f20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f24:	f043 030b 	orr.w	r3, r3, #11
 8002f28:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f2a:	e015      	b.n	8002f58 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f32:	695b      	ldr	r3, [r3, #20]
 8002f34:	69fa      	ldr	r2, [r7, #28]
 8002f36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f3a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002f3e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002f42:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	69fa      	ldr	r2, [r7, #28]
 8002f4e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f52:	f043 030b 	orr.w	r3, r3, #11
 8002f56:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	69fa      	ldr	r2, [r7, #28]
 8002f62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f66:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002f6a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6818      	ldr	r0, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	f003 ff92 	bl	8006ea4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	695a      	ldr	r2, [r3, #20]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002f8e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4618      	mov	r0, r3
 8002f96:	f003 fec1 	bl	8006d1c <USB_ReadInterrupts>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fa0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fa4:	d123      	bne.n	8002fee <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4618      	mov	r0, r3
 8002fac:	f003 ff57 	bl	8006e5e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f003 f814 	bl	8005fe2 <USB_GetDevSpeed>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681c      	ldr	r4, [r3, #0]
 8002fc6:	f001 fa6f 	bl	80044a8 <HAL_RCC_GetHCLKFreq>
 8002fca:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	4620      	mov	r0, r4
 8002fd4:	f002 fd18 	bl	8005a08 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f006 fa98 	bl	800950e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	695a      	ldr	r2, [r3, #20]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002fec:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f003 fe92 	bl	8006d1c <USB_ReadInterrupts>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	f003 0308 	and.w	r3, r3, #8
 8002ffe:	2b08      	cmp	r3, #8
 8003000:	d10a      	bne.n	8003018 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f006 fa75 	bl	80094f2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	695a      	ldr	r2, [r3, #20]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f002 0208 	and.w	r2, r2, #8
 8003016:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4618      	mov	r0, r3
 800301e:	f003 fe7d 	bl	8006d1c <USB_ReadInterrupts>
 8003022:	4603      	mov	r3, r0
 8003024:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003028:	2b80      	cmp	r3, #128	@ 0x80
 800302a:	d123      	bne.n	8003074 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800302c:	6a3b      	ldr	r3, [r7, #32]
 800302e:	699b      	ldr	r3, [r3, #24]
 8003030:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003034:	6a3b      	ldr	r3, [r7, #32]
 8003036:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003038:	2301      	movs	r3, #1
 800303a:	627b      	str	r3, [r7, #36]	@ 0x24
 800303c:	e014      	b.n	8003068 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800303e:	6879      	ldr	r1, [r7, #4]
 8003040:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003042:	4613      	mov	r3, r2
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	4413      	add	r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	440b      	add	r3, r1
 800304c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d105      	bne.n	8003062 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003058:	b2db      	uxtb	r3, r3
 800305a:	4619      	mov	r1, r3
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f000 fb08 	bl	8003672 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003064:	3301      	adds	r3, #1
 8003066:	627b      	str	r3, [r7, #36]	@ 0x24
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	791b      	ldrb	r3, [r3, #4]
 800306c:	461a      	mov	r2, r3
 800306e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003070:	4293      	cmp	r3, r2
 8003072:	d3e4      	bcc.n	800303e <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4618      	mov	r0, r3
 800307a:	f003 fe4f 	bl	8006d1c <USB_ReadInterrupts>
 800307e:	4603      	mov	r3, r0
 8003080:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003084:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003088:	d13c      	bne.n	8003104 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800308a:	2301      	movs	r3, #1
 800308c:	627b      	str	r3, [r7, #36]	@ 0x24
 800308e:	e02b      	b.n	80030e8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003092:	015a      	lsls	r2, r3, #5
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	4413      	add	r3, r2
 8003098:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80030a0:	6879      	ldr	r1, [r7, #4]
 80030a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030a4:	4613      	mov	r3, r2
 80030a6:	00db      	lsls	r3, r3, #3
 80030a8:	4413      	add	r3, r2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	440b      	add	r3, r1
 80030ae:	3318      	adds	r3, #24
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d115      	bne.n	80030e2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80030b6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	da12      	bge.n	80030e2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80030bc:	6879      	ldr	r1, [r7, #4]
 80030be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030c0:	4613      	mov	r3, r2
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	4413      	add	r3, r2
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	440b      	add	r3, r1
 80030ca:	3317      	adds	r3, #23
 80030cc:	2201      	movs	r2, #1
 80030ce:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80030d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	4619      	mov	r1, r3
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f000 fac8 	bl	8003672 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e4:	3301      	adds	r3, #1
 80030e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	791b      	ldrb	r3, [r3, #4]
 80030ec:	461a      	mov	r2, r3
 80030ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d3cd      	bcc.n	8003090 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	695a      	ldr	r2, [r3, #20]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003102:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4618      	mov	r0, r3
 800310a:	f003 fe07 	bl	8006d1c <USB_ReadInterrupts>
 800310e:	4603      	mov	r3, r0
 8003110:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003114:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003118:	d156      	bne.n	80031c8 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800311a:	2301      	movs	r3, #1
 800311c:	627b      	str	r3, [r7, #36]	@ 0x24
 800311e:	e045      	b.n	80031ac <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003122:	015a      	lsls	r2, r3, #5
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	4413      	add	r3, r2
 8003128:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003130:	6879      	ldr	r1, [r7, #4]
 8003132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003134:	4613      	mov	r3, r2
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	4413      	add	r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	440b      	add	r3, r1
 800313e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d12e      	bne.n	80031a6 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003148:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800314a:	2b00      	cmp	r3, #0
 800314c:	da2b      	bge.n	80031a6 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800315a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800315e:	429a      	cmp	r2, r3
 8003160:	d121      	bne.n	80031a6 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003166:	4613      	mov	r3, r2
 8003168:	00db      	lsls	r3, r3, #3
 800316a:	4413      	add	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	440b      	add	r3, r1
 8003170:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003174:	2201      	movs	r2, #1
 8003176:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003178:	6a3b      	ldr	r3, [r7, #32]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003180:	6a3b      	ldr	r3, [r7, #32]
 8003182:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003184:	6a3b      	ldr	r3, [r7, #32]
 8003186:	695b      	ldr	r3, [r3, #20]
 8003188:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800318c:	2b00      	cmp	r3, #0
 800318e:	d10a      	bne.n	80031a6 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	69fa      	ldr	r2, [r7, #28]
 800319a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800319e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031a2:	6053      	str	r3, [r2, #4]
            break;
 80031a4:	e008      	b.n	80031b8 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80031a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a8:	3301      	adds	r3, #1
 80031aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	791b      	ldrb	r3, [r3, #4]
 80031b0:	461a      	mov	r2, r3
 80031b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d3b3      	bcc.n	8003120 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	695a      	ldr	r2, [r3, #20]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80031c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f003 fda5 	bl	8006d1c <USB_ReadInterrupts>
 80031d2:	4603      	mov	r3, r0
 80031d4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80031d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031dc:	d10a      	bne.n	80031f4 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f006 fa16 	bl	8009610 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	695a      	ldr	r2, [r3, #20]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80031f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f003 fd8f 	bl	8006d1c <USB_ReadInterrupts>
 80031fe:	4603      	mov	r3, r0
 8003200:	f003 0304 	and.w	r3, r3, #4
 8003204:	2b04      	cmp	r3, #4
 8003206:	d115      	bne.n	8003234 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	f003 0304 	and.w	r3, r3, #4
 8003216:	2b00      	cmp	r3, #0
 8003218:	d002      	beq.n	8003220 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f006 fa06 	bl	800962c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	6859      	ldr	r1, [r3, #4]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	69ba      	ldr	r2, [r7, #24]
 800322c:	430a      	orrs	r2, r1
 800322e:	605a      	str	r2, [r3, #4]
 8003230:	e000      	b.n	8003234 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003232:	bf00      	nop
    }
  }
}
 8003234:	3734      	adds	r7, #52	@ 0x34
 8003236:	46bd      	mov	sp, r7
 8003238:	bd90      	pop	{r4, r7, pc}

0800323a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800323a:	b580      	push	{r7, lr}
 800323c:	b082      	sub	sp, #8
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
 8003242:	460b      	mov	r3, r1
 8003244:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800324c:	2b01      	cmp	r3, #1
 800324e:	d101      	bne.n	8003254 <HAL_PCD_SetAddress+0x1a>
 8003250:	2302      	movs	r3, #2
 8003252:	e012      	b.n	800327a <HAL_PCD_SetAddress+0x40>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	78fa      	ldrb	r2, [r7, #3]
 8003260:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	78fa      	ldrb	r2, [r7, #3]
 8003268:	4611      	mov	r1, r2
 800326a:	4618      	mov	r0, r3
 800326c:	f003 fcee 	bl	8006c4c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b084      	sub	sp, #16
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
 800328a:	4608      	mov	r0, r1
 800328c:	4611      	mov	r1, r2
 800328e:	461a      	mov	r2, r3
 8003290:	4603      	mov	r3, r0
 8003292:	70fb      	strb	r3, [r7, #3]
 8003294:	460b      	mov	r3, r1
 8003296:	803b      	strh	r3, [r7, #0]
 8003298:	4613      	mov	r3, r2
 800329a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800329c:	2300      	movs	r3, #0
 800329e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80032a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	da0f      	bge.n	80032c8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032a8:	78fb      	ldrb	r3, [r7, #3]
 80032aa:	f003 020f 	and.w	r2, r3, #15
 80032ae:	4613      	mov	r3, r2
 80032b0:	00db      	lsls	r3, r3, #3
 80032b2:	4413      	add	r3, r2
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	3310      	adds	r3, #16
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	4413      	add	r3, r2
 80032bc:	3304      	adds	r3, #4
 80032be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2201      	movs	r2, #1
 80032c4:	705a      	strb	r2, [r3, #1]
 80032c6:	e00f      	b.n	80032e8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032c8:	78fb      	ldrb	r3, [r7, #3]
 80032ca:	f003 020f 	and.w	r2, r3, #15
 80032ce:	4613      	mov	r3, r2
 80032d0:	00db      	lsls	r3, r3, #3
 80032d2:	4413      	add	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	4413      	add	r3, r2
 80032de:	3304      	adds	r3, #4
 80032e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2200      	movs	r2, #0
 80032e6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80032e8:	78fb      	ldrb	r3, [r7, #3]
 80032ea:	f003 030f 	and.w	r3, r3, #15
 80032ee:	b2da      	uxtb	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80032f4:	883a      	ldrh	r2, [r7, #0]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	78ba      	ldrb	r2, [r7, #2]
 80032fe:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	785b      	ldrb	r3, [r3, #1]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d004      	beq.n	8003312 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	461a      	mov	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003312:	78bb      	ldrb	r3, [r7, #2]
 8003314:	2b02      	cmp	r3, #2
 8003316:	d102      	bne.n	800331e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003324:	2b01      	cmp	r3, #1
 8003326:	d101      	bne.n	800332c <HAL_PCD_EP_Open+0xaa>
 8003328:	2302      	movs	r3, #2
 800332a:	e00e      	b.n	800334a <HAL_PCD_EP_Open+0xc8>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68f9      	ldr	r1, [r7, #12]
 800333a:	4618      	mov	r0, r3
 800333c:	f002 fe76 	bl	800602c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003348:	7afb      	ldrb	r3, [r7, #11]
}
 800334a:	4618      	mov	r0, r3
 800334c:	3710      	adds	r7, #16
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b084      	sub	sp, #16
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
 800335a:	460b      	mov	r3, r1
 800335c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800335e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003362:	2b00      	cmp	r3, #0
 8003364:	da0f      	bge.n	8003386 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003366:	78fb      	ldrb	r3, [r7, #3]
 8003368:	f003 020f 	and.w	r2, r3, #15
 800336c:	4613      	mov	r3, r2
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	4413      	add	r3, r2
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	3310      	adds	r3, #16
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	4413      	add	r3, r2
 800337a:	3304      	adds	r3, #4
 800337c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2201      	movs	r2, #1
 8003382:	705a      	strb	r2, [r3, #1]
 8003384:	e00f      	b.n	80033a6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003386:	78fb      	ldrb	r3, [r7, #3]
 8003388:	f003 020f 	and.w	r2, r3, #15
 800338c:	4613      	mov	r3, r2
 800338e:	00db      	lsls	r3, r3, #3
 8003390:	4413      	add	r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	4413      	add	r3, r2
 800339c:	3304      	adds	r3, #4
 800339e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2200      	movs	r2, #0
 80033a4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80033a6:	78fb      	ldrb	r3, [r7, #3]
 80033a8:	f003 030f 	and.w	r3, r3, #15
 80033ac:	b2da      	uxtb	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d101      	bne.n	80033c0 <HAL_PCD_EP_Close+0x6e>
 80033bc:	2302      	movs	r3, #2
 80033be:	e00e      	b.n	80033de <HAL_PCD_EP_Close+0x8c>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2201      	movs	r2, #1
 80033c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	68f9      	ldr	r1, [r7, #12]
 80033ce:	4618      	mov	r0, r3
 80033d0:	f002 feb4 	bl	800613c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3710      	adds	r7, #16
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}

080033e6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80033e6:	b580      	push	{r7, lr}
 80033e8:	b086      	sub	sp, #24
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	60f8      	str	r0, [r7, #12]
 80033ee:	607a      	str	r2, [r7, #4]
 80033f0:	603b      	str	r3, [r7, #0]
 80033f2:	460b      	mov	r3, r1
 80033f4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033f6:	7afb      	ldrb	r3, [r7, #11]
 80033f8:	f003 020f 	and.w	r2, r3, #15
 80033fc:	4613      	mov	r3, r2
 80033fe:	00db      	lsls	r3, r3, #3
 8003400:	4413      	add	r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003408:	68fa      	ldr	r2, [r7, #12]
 800340a:	4413      	add	r3, r2
 800340c:	3304      	adds	r3, #4
 800340e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	683a      	ldr	r2, [r7, #0]
 800341a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	2200      	movs	r2, #0
 8003420:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	2200      	movs	r2, #0
 8003426:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003428:	7afb      	ldrb	r3, [r7, #11]
 800342a:	f003 030f 	and.w	r3, r3, #15
 800342e:	b2da      	uxtb	r2, r3
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	799b      	ldrb	r3, [r3, #6]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d102      	bne.n	8003442 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6818      	ldr	r0, [r3, #0]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	799b      	ldrb	r3, [r3, #6]
 800344a:	461a      	mov	r2, r3
 800344c:	6979      	ldr	r1, [r7, #20]
 800344e:	f002 ff51 	bl	80062f4 <USB_EPStartXfer>

  return HAL_OK;
 8003452:	2300      	movs	r3, #0
}
 8003454:	4618      	mov	r0, r3
 8003456:	3718      	adds	r7, #24
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	460b      	mov	r3, r1
 8003466:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003468:	78fb      	ldrb	r3, [r7, #3]
 800346a:	f003 020f 	and.w	r2, r3, #15
 800346e:	6879      	ldr	r1, [r7, #4]
 8003470:	4613      	mov	r3, r2
 8003472:	00db      	lsls	r3, r3, #3
 8003474:	4413      	add	r3, r2
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	440b      	add	r3, r1
 800347a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800347e:	681b      	ldr	r3, [r3, #0]
}
 8003480:	4618      	mov	r0, r3
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr

0800348c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b086      	sub	sp, #24
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	607a      	str	r2, [r7, #4]
 8003496:	603b      	str	r3, [r7, #0]
 8003498:	460b      	mov	r3, r1
 800349a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800349c:	7afb      	ldrb	r3, [r7, #11]
 800349e:	f003 020f 	and.w	r2, r3, #15
 80034a2:	4613      	mov	r3, r2
 80034a4:	00db      	lsls	r3, r3, #3
 80034a6:	4413      	add	r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	3310      	adds	r3, #16
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	4413      	add	r3, r2
 80034b0:	3304      	adds	r3, #4
 80034b2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	2200      	movs	r2, #0
 80034c4:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	2201      	movs	r2, #1
 80034ca:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80034cc:	7afb      	ldrb	r3, [r7, #11]
 80034ce:	f003 030f 	and.w	r3, r3, #15
 80034d2:	b2da      	uxtb	r2, r3
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	799b      	ldrb	r3, [r3, #6]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d102      	bne.n	80034e6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6818      	ldr	r0, [r3, #0]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	799b      	ldrb	r3, [r3, #6]
 80034ee:	461a      	mov	r2, r3
 80034f0:	6979      	ldr	r1, [r7, #20]
 80034f2:	f002 feff 	bl	80062f4 <USB_EPStartXfer>

  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3718      	adds	r7, #24
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	460b      	mov	r3, r1
 800350a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800350c:	78fb      	ldrb	r3, [r7, #3]
 800350e:	f003 030f 	and.w	r3, r3, #15
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	7912      	ldrb	r2, [r2, #4]
 8003516:	4293      	cmp	r3, r2
 8003518:	d901      	bls.n	800351e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e04f      	b.n	80035be <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800351e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003522:	2b00      	cmp	r3, #0
 8003524:	da0f      	bge.n	8003546 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003526:	78fb      	ldrb	r3, [r7, #3]
 8003528:	f003 020f 	and.w	r2, r3, #15
 800352c:	4613      	mov	r3, r2
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	4413      	add	r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	3310      	adds	r3, #16
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	4413      	add	r3, r2
 800353a:	3304      	adds	r3, #4
 800353c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2201      	movs	r2, #1
 8003542:	705a      	strb	r2, [r3, #1]
 8003544:	e00d      	b.n	8003562 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003546:	78fa      	ldrb	r2, [r7, #3]
 8003548:	4613      	mov	r3, r2
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	4413      	add	r3, r2
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	4413      	add	r3, r2
 8003558:	3304      	adds	r3, #4
 800355a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2201      	movs	r2, #1
 8003566:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003568:	78fb      	ldrb	r3, [r7, #3]
 800356a:	f003 030f 	and.w	r3, r3, #15
 800356e:	b2da      	uxtb	r2, r3
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800357a:	2b01      	cmp	r3, #1
 800357c:	d101      	bne.n	8003582 <HAL_PCD_EP_SetStall+0x82>
 800357e:	2302      	movs	r3, #2
 8003580:	e01d      	b.n	80035be <HAL_PCD_EP_SetStall+0xbe>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2201      	movs	r2, #1
 8003586:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68f9      	ldr	r1, [r7, #12]
 8003590:	4618      	mov	r0, r3
 8003592:	f003 fa87 	bl	8006aa4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003596:	78fb      	ldrb	r3, [r7, #3]
 8003598:	f003 030f 	and.w	r3, r3, #15
 800359c:	2b00      	cmp	r3, #0
 800359e:	d109      	bne.n	80035b4 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6818      	ldr	r0, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	7999      	ldrb	r1, [r3, #6]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80035ae:	461a      	mov	r2, r3
 80035b0:	f003 fc78 	bl	8006ea4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3710      	adds	r7, #16
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80035c6:	b580      	push	{r7, lr}
 80035c8:	b084      	sub	sp, #16
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
 80035ce:	460b      	mov	r3, r1
 80035d0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80035d2:	78fb      	ldrb	r3, [r7, #3]
 80035d4:	f003 030f 	and.w	r3, r3, #15
 80035d8:	687a      	ldr	r2, [r7, #4]
 80035da:	7912      	ldrb	r2, [r2, #4]
 80035dc:	4293      	cmp	r3, r2
 80035de:	d901      	bls.n	80035e4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e042      	b.n	800366a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80035e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	da0f      	bge.n	800360c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035ec:	78fb      	ldrb	r3, [r7, #3]
 80035ee:	f003 020f 	and.w	r2, r3, #15
 80035f2:	4613      	mov	r3, r2
 80035f4:	00db      	lsls	r3, r3, #3
 80035f6:	4413      	add	r3, r2
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	3310      	adds	r3, #16
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	4413      	add	r3, r2
 8003600:	3304      	adds	r3, #4
 8003602:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2201      	movs	r2, #1
 8003608:	705a      	strb	r2, [r3, #1]
 800360a:	e00f      	b.n	800362c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800360c:	78fb      	ldrb	r3, [r7, #3]
 800360e:	f003 020f 	and.w	r2, r3, #15
 8003612:	4613      	mov	r3, r2
 8003614:	00db      	lsls	r3, r3, #3
 8003616:	4413      	add	r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	4413      	add	r3, r2
 8003622:	3304      	adds	r3, #4
 8003624:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003632:	78fb      	ldrb	r3, [r7, #3]
 8003634:	f003 030f 	and.w	r3, r3, #15
 8003638:	b2da      	uxtb	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003644:	2b01      	cmp	r3, #1
 8003646:	d101      	bne.n	800364c <HAL_PCD_EP_ClrStall+0x86>
 8003648:	2302      	movs	r3, #2
 800364a:	e00e      	b.n	800366a <HAL_PCD_EP_ClrStall+0xa4>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68f9      	ldr	r1, [r7, #12]
 800365a:	4618      	mov	r0, r3
 800365c:	f003 fa90 	bl	8006b80 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}

08003672 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b084      	sub	sp, #16
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
 800367a:	460b      	mov	r3, r1
 800367c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800367e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003682:	2b00      	cmp	r3, #0
 8003684:	da0c      	bge.n	80036a0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003686:	78fb      	ldrb	r3, [r7, #3]
 8003688:	f003 020f 	and.w	r2, r3, #15
 800368c:	4613      	mov	r3, r2
 800368e:	00db      	lsls	r3, r3, #3
 8003690:	4413      	add	r3, r2
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	3310      	adds	r3, #16
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	4413      	add	r3, r2
 800369a:	3304      	adds	r3, #4
 800369c:	60fb      	str	r3, [r7, #12]
 800369e:	e00c      	b.n	80036ba <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80036a0:	78fb      	ldrb	r3, [r7, #3]
 80036a2:	f003 020f 	and.w	r2, r3, #15
 80036a6:	4613      	mov	r3, r2
 80036a8:	00db      	lsls	r3, r3, #3
 80036aa:	4413      	add	r3, r2
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	4413      	add	r3, r2
 80036b6:	3304      	adds	r3, #4
 80036b8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68f9      	ldr	r1, [r7, #12]
 80036c0:	4618      	mov	r0, r3
 80036c2:	f003 f8af 	bl	8006824 <USB_EPStopXfer>
 80036c6:	4603      	mov	r3, r0
 80036c8:	72fb      	strb	r3, [r7, #11]

  return ret;
 80036ca:	7afb      	ldrb	r3, [r7, #11]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3710      	adds	r7, #16
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b08a      	sub	sp, #40	@ 0x28
 80036d8:	af02      	add	r7, sp, #8
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80036e8:	683a      	ldr	r2, [r7, #0]
 80036ea:	4613      	mov	r3, r2
 80036ec:	00db      	lsls	r3, r3, #3
 80036ee:	4413      	add	r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	3310      	adds	r3, #16
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	4413      	add	r3, r2
 80036f8:	3304      	adds	r3, #4
 80036fa:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	695a      	ldr	r2, [r3, #20]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	429a      	cmp	r2, r3
 8003706:	d901      	bls.n	800370c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e06b      	b.n	80037e4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	691a      	ldr	r2, [r3, #16]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	695b      	ldr	r3, [r3, #20]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	69fa      	ldr	r2, [r7, #28]
 800371e:	429a      	cmp	r2, r3
 8003720:	d902      	bls.n	8003728 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	3303      	adds	r3, #3
 800372c:	089b      	lsrs	r3, r3, #2
 800372e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003730:	e02a      	b.n	8003788 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	691a      	ldr	r2, [r3, #16]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	695b      	ldr	r3, [r3, #20]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	69fa      	ldr	r2, [r7, #28]
 8003744:	429a      	cmp	r2, r3
 8003746:	d902      	bls.n	800374e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	3303      	adds	r3, #3
 8003752:	089b      	lsrs	r3, r3, #2
 8003754:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	68d9      	ldr	r1, [r3, #12]
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	b2da      	uxtb	r2, r3
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	4603      	mov	r3, r0
 800376a:	6978      	ldr	r0, [r7, #20]
 800376c:	f003 f904 	bl	8006978 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	68da      	ldr	r2, [r3, #12]
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	441a      	add	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	695a      	ldr	r2, [r3, #20]
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	441a      	add	r2, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	015a      	lsls	r2, r3, #5
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	4413      	add	r3, r2
 8003790:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003794:	699b      	ldr	r3, [r3, #24]
 8003796:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003798:	69ba      	ldr	r2, [r7, #24]
 800379a:	429a      	cmp	r2, r3
 800379c:	d809      	bhi.n	80037b2 <PCD_WriteEmptyTxFifo+0xde>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	695a      	ldr	r2, [r3, #20]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d203      	bcs.n	80037b2 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1bf      	bne.n	8003732 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	691a      	ldr	r2, [r3, #16]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d811      	bhi.n	80037e2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	f003 030f 	and.w	r3, r3, #15
 80037c4:	2201      	movs	r2, #1
 80037c6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ca:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	43db      	mvns	r3, r3
 80037d8:	6939      	ldr	r1, [r7, #16]
 80037da:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80037de:	4013      	ands	r3, r2
 80037e0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80037e2:	2300      	movs	r3, #0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3720      	adds	r7, #32
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}

080037ec <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b088      	sub	sp, #32
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	333c      	adds	r3, #60	@ 0x3c
 8003804:	3304      	adds	r3, #4
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	015a      	lsls	r2, r3, #5
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	4413      	add	r3, r2
 8003812:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	799b      	ldrb	r3, [r3, #6]
 800381e:	2b01      	cmp	r3, #1
 8003820:	d17b      	bne.n	800391a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	f003 0308 	and.w	r3, r3, #8
 8003828:	2b00      	cmp	r3, #0
 800382a:	d015      	beq.n	8003858 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	4a61      	ldr	r2, [pc, #388]	@ (80039b4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003830:	4293      	cmp	r3, r2
 8003832:	f240 80b9 	bls.w	80039a8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800383c:	2b00      	cmp	r3, #0
 800383e:	f000 80b3 	beq.w	80039a8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	015a      	lsls	r2, r3, #5
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	4413      	add	r3, r2
 800384a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800384e:	461a      	mov	r2, r3
 8003850:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003854:	6093      	str	r3, [r2, #8]
 8003856:	e0a7      	b.n	80039a8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	f003 0320 	and.w	r3, r3, #32
 800385e:	2b00      	cmp	r3, #0
 8003860:	d009      	beq.n	8003876 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	015a      	lsls	r2, r3, #5
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	4413      	add	r3, r2
 800386a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800386e:	461a      	mov	r2, r3
 8003870:	2320      	movs	r3, #32
 8003872:	6093      	str	r3, [r2, #8]
 8003874:	e098      	b.n	80039a8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800387c:	2b00      	cmp	r3, #0
 800387e:	f040 8093 	bne.w	80039a8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	4a4b      	ldr	r2, [pc, #300]	@ (80039b4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d90f      	bls.n	80038aa <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003890:	2b00      	cmp	r3, #0
 8003892:	d00a      	beq.n	80038aa <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	015a      	lsls	r2, r3, #5
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	4413      	add	r3, r2
 800389c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038a0:	461a      	mov	r2, r3
 80038a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038a6:	6093      	str	r3, [r2, #8]
 80038a8:	e07e      	b.n	80039a8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80038aa:	683a      	ldr	r2, [r7, #0]
 80038ac:	4613      	mov	r3, r2
 80038ae:	00db      	lsls	r3, r3, #3
 80038b0:	4413      	add	r3, r2
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	4413      	add	r3, r2
 80038bc:	3304      	adds	r3, #4
 80038be:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6a1a      	ldr	r2, [r3, #32]
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	0159      	lsls	r1, r3, #5
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	440b      	add	r3, r1
 80038cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038d6:	1ad2      	subs	r2, r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d114      	bne.n	800390c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d109      	bne.n	80038fe <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6818      	ldr	r0, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80038f4:	461a      	mov	r2, r3
 80038f6:	2101      	movs	r1, #1
 80038f8:	f003 fad4 	bl	8006ea4 <USB_EP0_OutStart>
 80038fc:	e006      	b.n	800390c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	68da      	ldr	r2, [r3, #12]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	441a      	add	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	b2db      	uxtb	r3, r3
 8003910:	4619      	mov	r1, r3
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f005 fdb8 	bl	8009488 <HAL_PCD_DataOutStageCallback>
 8003918:	e046      	b.n	80039a8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	4a26      	ldr	r2, [pc, #152]	@ (80039b8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d124      	bne.n	800396c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00a      	beq.n	8003942 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	015a      	lsls	r2, r3, #5
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	4413      	add	r3, r2
 8003934:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003938:	461a      	mov	r2, r3
 800393a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800393e:	6093      	str	r3, [r2, #8]
 8003940:	e032      	b.n	80039a8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	f003 0320 	and.w	r3, r3, #32
 8003948:	2b00      	cmp	r3, #0
 800394a:	d008      	beq.n	800395e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	015a      	lsls	r2, r3, #5
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	4413      	add	r3, r2
 8003954:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003958:	461a      	mov	r2, r3
 800395a:	2320      	movs	r3, #32
 800395c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	b2db      	uxtb	r3, r3
 8003962:	4619      	mov	r1, r3
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f005 fd8f 	bl	8009488 <HAL_PCD_DataOutStageCallback>
 800396a:	e01d      	b.n	80039a8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d114      	bne.n	800399c <PCD_EP_OutXfrComplete_int+0x1b0>
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	683a      	ldr	r2, [r7, #0]
 8003976:	4613      	mov	r3, r2
 8003978:	00db      	lsls	r3, r3, #3
 800397a:	4413      	add	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	440b      	add	r3, r1
 8003980:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d108      	bne.n	800399c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6818      	ldr	r0, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003994:	461a      	mov	r2, r3
 8003996:	2100      	movs	r1, #0
 8003998:	f003 fa84 	bl	8006ea4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	4619      	mov	r1, r3
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f005 fd70 	bl	8009488 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3720      	adds	r7, #32
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	4f54300a 	.word	0x4f54300a
 80039b8:	4f54310a 	.word	0x4f54310a

080039bc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	333c      	adds	r3, #60	@ 0x3c
 80039d4:	3304      	adds	r3, #4
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	015a      	lsls	r2, r3, #5
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	4413      	add	r3, r2
 80039e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	4a15      	ldr	r2, [pc, #84]	@ (8003a44 <PCD_EP_OutSetupPacket_int+0x88>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d90e      	bls.n	8003a10 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d009      	beq.n	8003a10 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	015a      	lsls	r2, r3, #5
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	4413      	add	r3, r2
 8003a04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a08:	461a      	mov	r2, r3
 8003a0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a0e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f005 fd27 	bl	8009464 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	4a0a      	ldr	r2, [pc, #40]	@ (8003a44 <PCD_EP_OutSetupPacket_int+0x88>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d90c      	bls.n	8003a38 <PCD_EP_OutSetupPacket_int+0x7c>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	799b      	ldrb	r3, [r3, #6]
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d108      	bne.n	8003a38 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6818      	ldr	r0, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003a30:	461a      	mov	r2, r3
 8003a32:	2101      	movs	r1, #1
 8003a34:	f003 fa36 	bl	8006ea4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3718      	adds	r7, #24
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	4f54300a 	.word	0x4f54300a

08003a48 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b085      	sub	sp, #20
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	460b      	mov	r3, r1
 8003a52:	70fb      	strb	r3, [r7, #3]
 8003a54:	4613      	mov	r3, r2
 8003a56:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a5e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003a60:	78fb      	ldrb	r3, [r7, #3]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d107      	bne.n	8003a76 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003a66:	883b      	ldrh	r3, [r7, #0]
 8003a68:	0419      	lsls	r1, r3, #16
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	68ba      	ldr	r2, [r7, #8]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	629a      	str	r2, [r3, #40]	@ 0x28
 8003a74:	e028      	b.n	8003ac8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a7c:	0c1b      	lsrs	r3, r3, #16
 8003a7e:	68ba      	ldr	r2, [r7, #8]
 8003a80:	4413      	add	r3, r2
 8003a82:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003a84:	2300      	movs	r3, #0
 8003a86:	73fb      	strb	r3, [r7, #15]
 8003a88:	e00d      	b.n	8003aa6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	7bfb      	ldrb	r3, [r7, #15]
 8003a90:	3340      	adds	r3, #64	@ 0x40
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	4413      	add	r3, r2
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	0c1b      	lsrs	r3, r3, #16
 8003a9a:	68ba      	ldr	r2, [r7, #8]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003aa0:	7bfb      	ldrb	r3, [r7, #15]
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	73fb      	strb	r3, [r7, #15]
 8003aa6:	7bfa      	ldrb	r2, [r7, #15]
 8003aa8:	78fb      	ldrb	r3, [r7, #3]
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d3ec      	bcc.n	8003a8a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003ab0:	883b      	ldrh	r3, [r7, #0]
 8003ab2:	0418      	lsls	r0, r3, #16
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6819      	ldr	r1, [r3, #0]
 8003ab8:	78fb      	ldrb	r3, [r7, #3]
 8003aba:	3b01      	subs	r3, #1
 8003abc:	68ba      	ldr	r2, [r7, #8]
 8003abe:	4302      	orrs	r2, r0
 8003ac0:	3340      	adds	r3, #64	@ 0x40
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	440b      	add	r3, r1
 8003ac6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3714      	adds	r7, #20
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr

08003ad6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	b083      	sub	sp, #12
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
 8003ade:	460b      	mov	r3, r1
 8003ae0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	887a      	ldrh	r2, [r7, #2]
 8003ae8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	460b      	mov	r3, r1
 8003b02:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b086      	sub	sp, #24
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e267      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d075      	beq.n	8003c1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b2e:	4b88      	ldr	r3, [pc, #544]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 030c 	and.w	r3, r3, #12
 8003b36:	2b04      	cmp	r3, #4
 8003b38:	d00c      	beq.n	8003b54 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b3a:	4b85      	ldr	r3, [pc, #532]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b42:	2b08      	cmp	r3, #8
 8003b44:	d112      	bne.n	8003b6c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b46:	4b82      	ldr	r3, [pc, #520]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b52:	d10b      	bne.n	8003b6c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b54:	4b7e      	ldr	r3, [pc, #504]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d05b      	beq.n	8003c18 <HAL_RCC_OscConfig+0x108>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d157      	bne.n	8003c18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e242      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b74:	d106      	bne.n	8003b84 <HAL_RCC_OscConfig+0x74>
 8003b76:	4b76      	ldr	r3, [pc, #472]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a75      	ldr	r2, [pc, #468]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003b7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b80:	6013      	str	r3, [r2, #0]
 8003b82:	e01d      	b.n	8003bc0 <HAL_RCC_OscConfig+0xb0>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b8c:	d10c      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x98>
 8003b8e:	4b70      	ldr	r3, [pc, #448]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a6f      	ldr	r2, [pc, #444]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003b94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b98:	6013      	str	r3, [r2, #0]
 8003b9a:	4b6d      	ldr	r3, [pc, #436]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a6c      	ldr	r2, [pc, #432]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003ba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ba4:	6013      	str	r3, [r2, #0]
 8003ba6:	e00b      	b.n	8003bc0 <HAL_RCC_OscConfig+0xb0>
 8003ba8:	4b69      	ldr	r3, [pc, #420]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a68      	ldr	r2, [pc, #416]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003bae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bb2:	6013      	str	r3, [r2, #0]
 8003bb4:	4b66      	ldr	r3, [pc, #408]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a65      	ldr	r2, [pc, #404]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003bba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d013      	beq.n	8003bf0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc8:	f7fd fe1e 	bl	8001808 <HAL_GetTick>
 8003bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bce:	e008      	b.n	8003be2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bd0:	f7fd fe1a 	bl	8001808 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	2b64      	cmp	r3, #100	@ 0x64
 8003bdc:	d901      	bls.n	8003be2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e207      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003be2:	4b5b      	ldr	r3, [pc, #364]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d0f0      	beq.n	8003bd0 <HAL_RCC_OscConfig+0xc0>
 8003bee:	e014      	b.n	8003c1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf0:	f7fd fe0a 	bl	8001808 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bf8:	f7fd fe06 	bl	8001808 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b64      	cmp	r3, #100	@ 0x64
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e1f3      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c0a:	4b51      	ldr	r3, [pc, #324]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1f0      	bne.n	8003bf8 <HAL_RCC_OscConfig+0xe8>
 8003c16:	e000      	b.n	8003c1a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d063      	beq.n	8003cee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c26:	4b4a      	ldr	r3, [pc, #296]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 030c 	and.w	r3, r3, #12
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00b      	beq.n	8003c4a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c32:	4b47      	ldr	r3, [pc, #284]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c3a:	2b08      	cmp	r3, #8
 8003c3c:	d11c      	bne.n	8003c78 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c3e:	4b44      	ldr	r3, [pc, #272]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d116      	bne.n	8003c78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c4a:	4b41      	ldr	r3, [pc, #260]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d005      	beq.n	8003c62 <HAL_RCC_OscConfig+0x152>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d001      	beq.n	8003c62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e1c7      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c62:	4b3b      	ldr	r3, [pc, #236]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	00db      	lsls	r3, r3, #3
 8003c70:	4937      	ldr	r1, [pc, #220]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003c72:	4313      	orrs	r3, r2
 8003c74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c76:	e03a      	b.n	8003cee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d020      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c80:	4b34      	ldr	r3, [pc, #208]	@ (8003d54 <HAL_RCC_OscConfig+0x244>)
 8003c82:	2201      	movs	r2, #1
 8003c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c86:	f7fd fdbf 	bl	8001808 <HAL_GetTick>
 8003c8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c8c:	e008      	b.n	8003ca0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c8e:	f7fd fdbb 	bl	8001808 <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d901      	bls.n	8003ca0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e1a8      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ca0:	4b2b      	ldr	r3, [pc, #172]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d0f0      	beq.n	8003c8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cac:	4b28      	ldr	r3, [pc, #160]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	691b      	ldr	r3, [r3, #16]
 8003cb8:	00db      	lsls	r3, r3, #3
 8003cba:	4925      	ldr	r1, [pc, #148]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	600b      	str	r3, [r1, #0]
 8003cc0:	e015      	b.n	8003cee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cc2:	4b24      	ldr	r3, [pc, #144]	@ (8003d54 <HAL_RCC_OscConfig+0x244>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc8:	f7fd fd9e 	bl	8001808 <HAL_GetTick>
 8003ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cce:	e008      	b.n	8003ce2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cd0:	f7fd fd9a 	bl	8001808 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d901      	bls.n	8003ce2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e187      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ce2:	4b1b      	ldr	r3, [pc, #108]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0302 	and.w	r3, r3, #2
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d1f0      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0308 	and.w	r3, r3, #8
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d036      	beq.n	8003d68 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d016      	beq.n	8003d30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d02:	4b15      	ldr	r3, [pc, #84]	@ (8003d58 <HAL_RCC_OscConfig+0x248>)
 8003d04:	2201      	movs	r2, #1
 8003d06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d08:	f7fd fd7e 	bl	8001808 <HAL_GetTick>
 8003d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d0e:	e008      	b.n	8003d22 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d10:	f7fd fd7a 	bl	8001808 <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d901      	bls.n	8003d22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e167      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d22:	4b0b      	ldr	r3, [pc, #44]	@ (8003d50 <HAL_RCC_OscConfig+0x240>)
 8003d24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d0f0      	beq.n	8003d10 <HAL_RCC_OscConfig+0x200>
 8003d2e:	e01b      	b.n	8003d68 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d30:	4b09      	ldr	r3, [pc, #36]	@ (8003d58 <HAL_RCC_OscConfig+0x248>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d36:	f7fd fd67 	bl	8001808 <HAL_GetTick>
 8003d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d3c:	e00e      	b.n	8003d5c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d3e:	f7fd fd63 	bl	8001808 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	2b02      	cmp	r3, #2
 8003d4a:	d907      	bls.n	8003d5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e150      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
 8003d50:	40023800 	.word	0x40023800
 8003d54:	42470000 	.word	0x42470000
 8003d58:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d5c:	4b88      	ldr	r3, [pc, #544]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003d5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d60:	f003 0302 	and.w	r3, r3, #2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d1ea      	bne.n	8003d3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0304 	and.w	r3, r3, #4
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 8097 	beq.w	8003ea4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d76:	2300      	movs	r3, #0
 8003d78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d7a:	4b81      	ldr	r3, [pc, #516]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d10f      	bne.n	8003da6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d86:	2300      	movs	r3, #0
 8003d88:	60bb      	str	r3, [r7, #8]
 8003d8a:	4b7d      	ldr	r3, [pc, #500]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8e:	4a7c      	ldr	r2, [pc, #496]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003d90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d94:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d96:	4b7a      	ldr	r3, [pc, #488]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d9e:	60bb      	str	r3, [r7, #8]
 8003da0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003da2:	2301      	movs	r3, #1
 8003da4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003da6:	4b77      	ldr	r3, [pc, #476]	@ (8003f84 <HAL_RCC_OscConfig+0x474>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d118      	bne.n	8003de4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003db2:	4b74      	ldr	r3, [pc, #464]	@ (8003f84 <HAL_RCC_OscConfig+0x474>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a73      	ldr	r2, [pc, #460]	@ (8003f84 <HAL_RCC_OscConfig+0x474>)
 8003db8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dbe:	f7fd fd23 	bl	8001808 <HAL_GetTick>
 8003dc2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dc4:	e008      	b.n	8003dd8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dc6:	f7fd fd1f 	bl	8001808 <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e10c      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dd8:	4b6a      	ldr	r3, [pc, #424]	@ (8003f84 <HAL_RCC_OscConfig+0x474>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d0f0      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d106      	bne.n	8003dfa <HAL_RCC_OscConfig+0x2ea>
 8003dec:	4b64      	ldr	r3, [pc, #400]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003dee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003df0:	4a63      	ldr	r2, [pc, #396]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003df2:	f043 0301 	orr.w	r3, r3, #1
 8003df6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003df8:	e01c      	b.n	8003e34 <HAL_RCC_OscConfig+0x324>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	2b05      	cmp	r3, #5
 8003e00:	d10c      	bne.n	8003e1c <HAL_RCC_OscConfig+0x30c>
 8003e02:	4b5f      	ldr	r3, [pc, #380]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e06:	4a5e      	ldr	r2, [pc, #376]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003e08:	f043 0304 	orr.w	r3, r3, #4
 8003e0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e0e:	4b5c      	ldr	r3, [pc, #368]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003e10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e12:	4a5b      	ldr	r2, [pc, #364]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003e14:	f043 0301 	orr.w	r3, r3, #1
 8003e18:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e1a:	e00b      	b.n	8003e34 <HAL_RCC_OscConfig+0x324>
 8003e1c:	4b58      	ldr	r3, [pc, #352]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003e1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e20:	4a57      	ldr	r2, [pc, #348]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003e22:	f023 0301 	bic.w	r3, r3, #1
 8003e26:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e28:	4b55      	ldr	r3, [pc, #340]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003e2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e2c:	4a54      	ldr	r2, [pc, #336]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003e2e:	f023 0304 	bic.w	r3, r3, #4
 8003e32:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d015      	beq.n	8003e68 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e3c:	f7fd fce4 	bl	8001808 <HAL_GetTick>
 8003e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e42:	e00a      	b.n	8003e5a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e44:	f7fd fce0 	bl	8001808 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e0cb      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e5a:	4b49      	ldr	r3, [pc, #292]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d0ee      	beq.n	8003e44 <HAL_RCC_OscConfig+0x334>
 8003e66:	e014      	b.n	8003e92 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e68:	f7fd fcce 	bl	8001808 <HAL_GetTick>
 8003e6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e6e:	e00a      	b.n	8003e86 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e70:	f7fd fcca 	bl	8001808 <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d901      	bls.n	8003e86 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e0b5      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e86:	4b3e      	ldr	r3, [pc, #248]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d1ee      	bne.n	8003e70 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e92:	7dfb      	ldrb	r3, [r7, #23]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d105      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e98:	4b39      	ldr	r3, [pc, #228]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9c:	4a38      	ldr	r2, [pc, #224]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003e9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ea2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	699b      	ldr	r3, [r3, #24]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 80a1 	beq.w	8003ff0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003eae:	4b34      	ldr	r3, [pc, #208]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f003 030c 	and.w	r3, r3, #12
 8003eb6:	2b08      	cmp	r3, #8
 8003eb8:	d05c      	beq.n	8003f74 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	699b      	ldr	r3, [r3, #24]
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d141      	bne.n	8003f46 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ec2:	4b31      	ldr	r3, [pc, #196]	@ (8003f88 <HAL_RCC_OscConfig+0x478>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec8:	f7fd fc9e 	bl	8001808 <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ed0:	f7fd fc9a 	bl	8001808 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e087      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ee2:	4b27      	ldr	r3, [pc, #156]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1f0      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	69da      	ldr	r2, [r3, #28]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a1b      	ldr	r3, [r3, #32]
 8003ef6:	431a      	orrs	r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efc:	019b      	lsls	r3, r3, #6
 8003efe:	431a      	orrs	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f04:	085b      	lsrs	r3, r3, #1
 8003f06:	3b01      	subs	r3, #1
 8003f08:	041b      	lsls	r3, r3, #16
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f10:	061b      	lsls	r3, r3, #24
 8003f12:	491b      	ldr	r1, [pc, #108]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f18:	4b1b      	ldr	r3, [pc, #108]	@ (8003f88 <HAL_RCC_OscConfig+0x478>)
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f1e:	f7fd fc73 	bl	8001808 <HAL_GetTick>
 8003f22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f24:	e008      	b.n	8003f38 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f26:	f7fd fc6f 	bl	8001808 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d901      	bls.n	8003f38 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e05c      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f38:	4b11      	ldr	r3, [pc, #68]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d0f0      	beq.n	8003f26 <HAL_RCC_OscConfig+0x416>
 8003f44:	e054      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f46:	4b10      	ldr	r3, [pc, #64]	@ (8003f88 <HAL_RCC_OscConfig+0x478>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f4c:	f7fd fc5c 	bl	8001808 <HAL_GetTick>
 8003f50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f52:	e008      	b.n	8003f66 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f54:	f7fd fc58 	bl	8001808 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e045      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f66:	4b06      	ldr	r3, [pc, #24]	@ (8003f80 <HAL_RCC_OscConfig+0x470>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d1f0      	bne.n	8003f54 <HAL_RCC_OscConfig+0x444>
 8003f72:	e03d      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	699b      	ldr	r3, [r3, #24]
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d107      	bne.n	8003f8c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e038      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
 8003f80:	40023800 	.word	0x40023800
 8003f84:	40007000 	.word	0x40007000
 8003f88:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f8c:	4b1b      	ldr	r3, [pc, #108]	@ (8003ffc <HAL_RCC_OscConfig+0x4ec>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d028      	beq.n	8003fec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d121      	bne.n	8003fec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d11a      	bne.n	8003fec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003fc2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d111      	bne.n	8003fec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd2:	085b      	lsrs	r3, r3, #1
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d107      	bne.n	8003fec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d001      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e000      	b.n	8003ff2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3718      	adds	r7, #24
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	40023800 	.word	0x40023800

08004000 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d101      	bne.n	8004014 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e0cc      	b.n	80041ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004014:	4b68      	ldr	r3, [pc, #416]	@ (80041b8 <HAL_RCC_ClockConfig+0x1b8>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 030f 	and.w	r3, r3, #15
 800401c:	683a      	ldr	r2, [r7, #0]
 800401e:	429a      	cmp	r2, r3
 8004020:	d90c      	bls.n	800403c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004022:	4b65      	ldr	r3, [pc, #404]	@ (80041b8 <HAL_RCC_ClockConfig+0x1b8>)
 8004024:	683a      	ldr	r2, [r7, #0]
 8004026:	b2d2      	uxtb	r2, r2
 8004028:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800402a:	4b63      	ldr	r3, [pc, #396]	@ (80041b8 <HAL_RCC_ClockConfig+0x1b8>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 030f 	and.w	r3, r3, #15
 8004032:	683a      	ldr	r2, [r7, #0]
 8004034:	429a      	cmp	r2, r3
 8004036:	d001      	beq.n	800403c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e0b8      	b.n	80041ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0302 	and.w	r3, r3, #2
 8004044:	2b00      	cmp	r3, #0
 8004046:	d020      	beq.n	800408a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0304 	and.w	r3, r3, #4
 8004050:	2b00      	cmp	r3, #0
 8004052:	d005      	beq.n	8004060 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004054:	4b59      	ldr	r3, [pc, #356]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	4a58      	ldr	r2, [pc, #352]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 800405a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800405e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0308 	and.w	r3, r3, #8
 8004068:	2b00      	cmp	r3, #0
 800406a:	d005      	beq.n	8004078 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800406c:	4b53      	ldr	r3, [pc, #332]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	4a52      	ldr	r2, [pc, #328]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 8004072:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004076:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004078:	4b50      	ldr	r3, [pc, #320]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	494d      	ldr	r1, [pc, #308]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 8004086:	4313      	orrs	r3, r2
 8004088:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0301 	and.w	r3, r3, #1
 8004092:	2b00      	cmp	r3, #0
 8004094:	d044      	beq.n	8004120 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	2b01      	cmp	r3, #1
 800409c:	d107      	bne.n	80040ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800409e:	4b47      	ldr	r3, [pc, #284]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d119      	bne.n	80040de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e07f      	b.n	80041ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d003      	beq.n	80040be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040ba:	2b03      	cmp	r3, #3
 80040bc:	d107      	bne.n	80040ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040be:	4b3f      	ldr	r3, [pc, #252]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d109      	bne.n	80040de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e06f      	b.n	80041ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040ce:	4b3b      	ldr	r3, [pc, #236]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0302 	and.w	r3, r3, #2
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d101      	bne.n	80040de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e067      	b.n	80041ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040de:	4b37      	ldr	r3, [pc, #220]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f023 0203 	bic.w	r2, r3, #3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	4934      	ldr	r1, [pc, #208]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 80040ec:	4313      	orrs	r3, r2
 80040ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040f0:	f7fd fb8a 	bl	8001808 <HAL_GetTick>
 80040f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040f6:	e00a      	b.n	800410e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040f8:	f7fd fb86 	bl	8001808 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004106:	4293      	cmp	r3, r2
 8004108:	d901      	bls.n	800410e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e04f      	b.n	80041ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800410e:	4b2b      	ldr	r3, [pc, #172]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f003 020c 	and.w	r2, r3, #12
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	429a      	cmp	r2, r3
 800411e:	d1eb      	bne.n	80040f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004120:	4b25      	ldr	r3, [pc, #148]	@ (80041b8 <HAL_RCC_ClockConfig+0x1b8>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 030f 	and.w	r3, r3, #15
 8004128:	683a      	ldr	r2, [r7, #0]
 800412a:	429a      	cmp	r2, r3
 800412c:	d20c      	bcs.n	8004148 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800412e:	4b22      	ldr	r3, [pc, #136]	@ (80041b8 <HAL_RCC_ClockConfig+0x1b8>)
 8004130:	683a      	ldr	r2, [r7, #0]
 8004132:	b2d2      	uxtb	r2, r2
 8004134:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004136:	4b20      	ldr	r3, [pc, #128]	@ (80041b8 <HAL_RCC_ClockConfig+0x1b8>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 030f 	and.w	r3, r3, #15
 800413e:	683a      	ldr	r2, [r7, #0]
 8004140:	429a      	cmp	r2, r3
 8004142:	d001      	beq.n	8004148 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e032      	b.n	80041ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0304 	and.w	r3, r3, #4
 8004150:	2b00      	cmp	r3, #0
 8004152:	d008      	beq.n	8004166 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004154:	4b19      	ldr	r3, [pc, #100]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	4916      	ldr	r1, [pc, #88]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 8004162:	4313      	orrs	r3, r2
 8004164:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0308 	and.w	r3, r3, #8
 800416e:	2b00      	cmp	r3, #0
 8004170:	d009      	beq.n	8004186 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004172:	4b12      	ldr	r3, [pc, #72]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	490e      	ldr	r1, [pc, #56]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 8004182:	4313      	orrs	r3, r2
 8004184:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004186:	f000 f889 	bl	800429c <HAL_RCC_GetSysClockFreq>
 800418a:	4602      	mov	r2, r0
 800418c:	4b0b      	ldr	r3, [pc, #44]	@ (80041bc <HAL_RCC_ClockConfig+0x1bc>)
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	091b      	lsrs	r3, r3, #4
 8004192:	f003 030f 	and.w	r3, r3, #15
 8004196:	490a      	ldr	r1, [pc, #40]	@ (80041c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004198:	5ccb      	ldrb	r3, [r1, r3]
 800419a:	fa22 f303 	lsr.w	r3, r2, r3
 800419e:	4a09      	ldr	r2, [pc, #36]	@ (80041c4 <HAL_RCC_ClockConfig+0x1c4>)
 80041a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80041a2:	4b09      	ldr	r3, [pc, #36]	@ (80041c8 <HAL_RCC_ClockConfig+0x1c8>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7fd faea 	bl	8001780 <HAL_InitTick>

  return HAL_OK;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3710      	adds	r7, #16
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	40023c00 	.word	0x40023c00
 80041bc:	40023800 	.word	0x40023800
 80041c0:	0800ade0 	.word	0x0800ade0
 80041c4:	20000000 	.word	0x20000000
 80041c8:	20000004 	.word	0x20000004

080041cc <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b08c      	sub	sp, #48	@ 0x30
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d129      	bne.n	8004232 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 80041de:	2300      	movs	r3, #0
 80041e0:	61bb      	str	r3, [r7, #24]
 80041e2:	4b2b      	ldr	r3, [pc, #172]	@ (8004290 <HAL_RCC_MCOConfig+0xc4>)
 80041e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e6:	4a2a      	ldr	r2, [pc, #168]	@ (8004290 <HAL_RCC_MCOConfig+0xc4>)
 80041e8:	f043 0301 	orr.w	r3, r3, #1
 80041ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80041ee:	4b28      	ldr	r3, [pc, #160]	@ (8004290 <HAL_RCC_MCOConfig+0xc4>)
 80041f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f2:	f003 0301 	and.w	r3, r3, #1
 80041f6:	61bb      	str	r3, [r7, #24]
 80041f8:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 80041fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004200:	2302      	movs	r3, #2
 8004202:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004204:	2303      	movs	r3, #3
 8004206:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004208:	2300      	movs	r3, #0
 800420a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800420c:	2300      	movs	r3, #0
 800420e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004210:	f107 031c 	add.w	r3, r7, #28
 8004214:	4619      	mov	r1, r3
 8004216:	481f      	ldr	r0, [pc, #124]	@ (8004294 <HAL_RCC_MCOConfig+0xc8>)
 8004218:	f7fe f832 	bl	8002280 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800421c:	4b1c      	ldr	r3, [pc, #112]	@ (8004290 <HAL_RCC_MCOConfig+0xc4>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 8004224:	68b9      	ldr	r1, [r7, #8]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	430b      	orrs	r3, r1
 800422a:	4919      	ldr	r1, [pc, #100]	@ (8004290 <HAL_RCC_MCOConfig+0xc4>)
 800422c:	4313      	orrs	r3, r2
 800422e:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8004230:	e029      	b.n	8004286 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8004232:	2300      	movs	r3, #0
 8004234:	617b      	str	r3, [r7, #20]
 8004236:	4b16      	ldr	r3, [pc, #88]	@ (8004290 <HAL_RCC_MCOConfig+0xc4>)
 8004238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423a:	4a15      	ldr	r2, [pc, #84]	@ (8004290 <HAL_RCC_MCOConfig+0xc4>)
 800423c:	f043 0304 	orr.w	r3, r3, #4
 8004240:	6313      	str	r3, [r2, #48]	@ 0x30
 8004242:	4b13      	ldr	r3, [pc, #76]	@ (8004290 <HAL_RCC_MCOConfig+0xc4>)
 8004244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004246:	f003 0304 	and.w	r3, r3, #4
 800424a:	617b      	str	r3, [r7, #20]
 800424c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800424e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004254:	2302      	movs	r3, #2
 8004256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004258:	2303      	movs	r3, #3
 800425a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800425c:	2300      	movs	r3, #0
 800425e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004260:	2300      	movs	r3, #0
 8004262:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8004264:	f107 031c 	add.w	r3, r7, #28
 8004268:	4619      	mov	r1, r3
 800426a:	480b      	ldr	r0, [pc, #44]	@ (8004298 <HAL_RCC_MCOConfig+0xcc>)
 800426c:	f7fe f808 	bl	8002280 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8004270:	4b07      	ldr	r3, [pc, #28]	@ (8004290 <HAL_RCC_MCOConfig+0xc4>)
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	00d9      	lsls	r1, r3, #3
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	430b      	orrs	r3, r1
 8004280:	4903      	ldr	r1, [pc, #12]	@ (8004290 <HAL_RCC_MCOConfig+0xc4>)
 8004282:	4313      	orrs	r3, r2
 8004284:	608b      	str	r3, [r1, #8]
}
 8004286:	bf00      	nop
 8004288:	3730      	adds	r7, #48	@ 0x30
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	40023800 	.word	0x40023800
 8004294:	40020000 	.word	0x40020000
 8004298:	40020800 	.word	0x40020800

0800429c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800429c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042a0:	b094      	sub	sp, #80	@ 0x50
 80042a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80042a4:	2300      	movs	r3, #0
 80042a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80042a8:	2300      	movs	r3, #0
 80042aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042ac:	2300      	movs	r3, #0
 80042ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80042b0:	2300      	movs	r3, #0
 80042b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042b4:	4b79      	ldr	r3, [pc, #484]	@ (800449c <HAL_RCC_GetSysClockFreq+0x200>)
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f003 030c 	and.w	r3, r3, #12
 80042bc:	2b08      	cmp	r3, #8
 80042be:	d00d      	beq.n	80042dc <HAL_RCC_GetSysClockFreq+0x40>
 80042c0:	2b08      	cmp	r3, #8
 80042c2:	f200 80e1 	bhi.w	8004488 <HAL_RCC_GetSysClockFreq+0x1ec>
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d002      	beq.n	80042d0 <HAL_RCC_GetSysClockFreq+0x34>
 80042ca:	2b04      	cmp	r3, #4
 80042cc:	d003      	beq.n	80042d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80042ce:	e0db      	b.n	8004488 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80042d0:	4b73      	ldr	r3, [pc, #460]	@ (80044a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80042d2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80042d4:	e0db      	b.n	800448e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80042d6:	4b73      	ldr	r3, [pc, #460]	@ (80044a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80042d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80042da:	e0d8      	b.n	800448e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042dc:	4b6f      	ldr	r3, [pc, #444]	@ (800449c <HAL_RCC_GetSysClockFreq+0x200>)
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042e6:	4b6d      	ldr	r3, [pc, #436]	@ (800449c <HAL_RCC_GetSysClockFreq+0x200>)
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d063      	beq.n	80043ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042f2:	4b6a      	ldr	r3, [pc, #424]	@ (800449c <HAL_RCC_GetSysClockFreq+0x200>)
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	099b      	lsrs	r3, r3, #6
 80042f8:	2200      	movs	r2, #0
 80042fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80042fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80042fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004300:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004304:	633b      	str	r3, [r7, #48]	@ 0x30
 8004306:	2300      	movs	r3, #0
 8004308:	637b      	str	r3, [r7, #52]	@ 0x34
 800430a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800430e:	4622      	mov	r2, r4
 8004310:	462b      	mov	r3, r5
 8004312:	f04f 0000 	mov.w	r0, #0
 8004316:	f04f 0100 	mov.w	r1, #0
 800431a:	0159      	lsls	r1, r3, #5
 800431c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004320:	0150      	lsls	r0, r2, #5
 8004322:	4602      	mov	r2, r0
 8004324:	460b      	mov	r3, r1
 8004326:	4621      	mov	r1, r4
 8004328:	1a51      	subs	r1, r2, r1
 800432a:	6139      	str	r1, [r7, #16]
 800432c:	4629      	mov	r1, r5
 800432e:	eb63 0301 	sbc.w	r3, r3, r1
 8004332:	617b      	str	r3, [r7, #20]
 8004334:	f04f 0200 	mov.w	r2, #0
 8004338:	f04f 0300 	mov.w	r3, #0
 800433c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004340:	4659      	mov	r1, fp
 8004342:	018b      	lsls	r3, r1, #6
 8004344:	4651      	mov	r1, sl
 8004346:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800434a:	4651      	mov	r1, sl
 800434c:	018a      	lsls	r2, r1, #6
 800434e:	4651      	mov	r1, sl
 8004350:	ebb2 0801 	subs.w	r8, r2, r1
 8004354:	4659      	mov	r1, fp
 8004356:	eb63 0901 	sbc.w	r9, r3, r1
 800435a:	f04f 0200 	mov.w	r2, #0
 800435e:	f04f 0300 	mov.w	r3, #0
 8004362:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004366:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800436a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800436e:	4690      	mov	r8, r2
 8004370:	4699      	mov	r9, r3
 8004372:	4623      	mov	r3, r4
 8004374:	eb18 0303 	adds.w	r3, r8, r3
 8004378:	60bb      	str	r3, [r7, #8]
 800437a:	462b      	mov	r3, r5
 800437c:	eb49 0303 	adc.w	r3, r9, r3
 8004380:	60fb      	str	r3, [r7, #12]
 8004382:	f04f 0200 	mov.w	r2, #0
 8004386:	f04f 0300 	mov.w	r3, #0
 800438a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800438e:	4629      	mov	r1, r5
 8004390:	024b      	lsls	r3, r1, #9
 8004392:	4621      	mov	r1, r4
 8004394:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004398:	4621      	mov	r1, r4
 800439a:	024a      	lsls	r2, r1, #9
 800439c:	4610      	mov	r0, r2
 800439e:	4619      	mov	r1, r3
 80043a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043a2:	2200      	movs	r2, #0
 80043a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80043ac:	f7fb ff78 	bl	80002a0 <__aeabi_uldivmod>
 80043b0:	4602      	mov	r2, r0
 80043b2:	460b      	mov	r3, r1
 80043b4:	4613      	mov	r3, r2
 80043b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043b8:	e058      	b.n	800446c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043ba:	4b38      	ldr	r3, [pc, #224]	@ (800449c <HAL_RCC_GetSysClockFreq+0x200>)
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	099b      	lsrs	r3, r3, #6
 80043c0:	2200      	movs	r2, #0
 80043c2:	4618      	mov	r0, r3
 80043c4:	4611      	mov	r1, r2
 80043c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80043ca:	623b      	str	r3, [r7, #32]
 80043cc:	2300      	movs	r3, #0
 80043ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80043d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80043d4:	4642      	mov	r2, r8
 80043d6:	464b      	mov	r3, r9
 80043d8:	f04f 0000 	mov.w	r0, #0
 80043dc:	f04f 0100 	mov.w	r1, #0
 80043e0:	0159      	lsls	r1, r3, #5
 80043e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043e6:	0150      	lsls	r0, r2, #5
 80043e8:	4602      	mov	r2, r0
 80043ea:	460b      	mov	r3, r1
 80043ec:	4641      	mov	r1, r8
 80043ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80043f2:	4649      	mov	r1, r9
 80043f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80043f8:	f04f 0200 	mov.w	r2, #0
 80043fc:	f04f 0300 	mov.w	r3, #0
 8004400:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004404:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004408:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800440c:	ebb2 040a 	subs.w	r4, r2, sl
 8004410:	eb63 050b 	sbc.w	r5, r3, fp
 8004414:	f04f 0200 	mov.w	r2, #0
 8004418:	f04f 0300 	mov.w	r3, #0
 800441c:	00eb      	lsls	r3, r5, #3
 800441e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004422:	00e2      	lsls	r2, r4, #3
 8004424:	4614      	mov	r4, r2
 8004426:	461d      	mov	r5, r3
 8004428:	4643      	mov	r3, r8
 800442a:	18e3      	adds	r3, r4, r3
 800442c:	603b      	str	r3, [r7, #0]
 800442e:	464b      	mov	r3, r9
 8004430:	eb45 0303 	adc.w	r3, r5, r3
 8004434:	607b      	str	r3, [r7, #4]
 8004436:	f04f 0200 	mov.w	r2, #0
 800443a:	f04f 0300 	mov.w	r3, #0
 800443e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004442:	4629      	mov	r1, r5
 8004444:	028b      	lsls	r3, r1, #10
 8004446:	4621      	mov	r1, r4
 8004448:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800444c:	4621      	mov	r1, r4
 800444e:	028a      	lsls	r2, r1, #10
 8004450:	4610      	mov	r0, r2
 8004452:	4619      	mov	r1, r3
 8004454:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004456:	2200      	movs	r2, #0
 8004458:	61bb      	str	r3, [r7, #24]
 800445a:	61fa      	str	r2, [r7, #28]
 800445c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004460:	f7fb ff1e 	bl	80002a0 <__aeabi_uldivmod>
 8004464:	4602      	mov	r2, r0
 8004466:	460b      	mov	r3, r1
 8004468:	4613      	mov	r3, r2
 800446a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800446c:	4b0b      	ldr	r3, [pc, #44]	@ (800449c <HAL_RCC_GetSysClockFreq+0x200>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	0c1b      	lsrs	r3, r3, #16
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	3301      	adds	r3, #1
 8004478:	005b      	lsls	r3, r3, #1
 800447a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800447c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800447e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004480:	fbb2 f3f3 	udiv	r3, r2, r3
 8004484:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004486:	e002      	b.n	800448e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004488:	4b05      	ldr	r3, [pc, #20]	@ (80044a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800448a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800448c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800448e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004490:	4618      	mov	r0, r3
 8004492:	3750      	adds	r7, #80	@ 0x50
 8004494:	46bd      	mov	sp, r7
 8004496:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800449a:	bf00      	nop
 800449c:	40023800 	.word	0x40023800
 80044a0:	00f42400 	.word	0x00f42400
 80044a4:	007a1200 	.word	0x007a1200

080044a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044a8:	b480      	push	{r7}
 80044aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044ac:	4b03      	ldr	r3, [pc, #12]	@ (80044bc <HAL_RCC_GetHCLKFreq+0x14>)
 80044ae:	681b      	ldr	r3, [r3, #0]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	20000000 	.word	0x20000000

080044c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80044c4:	f7ff fff0 	bl	80044a8 <HAL_RCC_GetHCLKFreq>
 80044c8:	4602      	mov	r2, r0
 80044ca:	4b05      	ldr	r3, [pc, #20]	@ (80044e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	0a9b      	lsrs	r3, r3, #10
 80044d0:	f003 0307 	and.w	r3, r3, #7
 80044d4:	4903      	ldr	r1, [pc, #12]	@ (80044e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044d6:	5ccb      	ldrb	r3, [r1, r3]
 80044d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044dc:	4618      	mov	r0, r3
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	40023800 	.word	0x40023800
 80044e4:	0800adf0 	.word	0x0800adf0

080044e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80044ec:	f7ff ffdc 	bl	80044a8 <HAL_RCC_GetHCLKFreq>
 80044f0:	4602      	mov	r2, r0
 80044f2:	4b05      	ldr	r3, [pc, #20]	@ (8004508 <HAL_RCC_GetPCLK2Freq+0x20>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	0b5b      	lsrs	r3, r3, #13
 80044f8:	f003 0307 	and.w	r3, r3, #7
 80044fc:	4903      	ldr	r1, [pc, #12]	@ (800450c <HAL_RCC_GetPCLK2Freq+0x24>)
 80044fe:	5ccb      	ldrb	r3, [r1, r3]
 8004500:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004504:	4618      	mov	r0, r3
 8004506:	bd80      	pop	{r7, pc}
 8004508:	40023800 	.word	0x40023800
 800450c:	0800adf0 	.word	0x0800adf0

08004510 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e041      	b.n	80045a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d106      	bne.n	800453c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7fc fdc2 	bl	80010c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2202      	movs	r2, #2
 8004540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	3304      	adds	r3, #4
 800454c:	4619      	mov	r1, r3
 800454e:	4610      	mov	r0, r2
 8004550:	f000 fa7e 	bl	8004a50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3708      	adds	r7, #8
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
	...

080045b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b085      	sub	sp, #20
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d001      	beq.n	80045c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e04e      	b.n	8004666 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2202      	movs	r2, #2
 80045cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68da      	ldr	r2, [r3, #12]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f042 0201 	orr.w	r2, r2, #1
 80045de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a23      	ldr	r2, [pc, #140]	@ (8004674 <HAL_TIM_Base_Start_IT+0xc4>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d022      	beq.n	8004630 <HAL_TIM_Base_Start_IT+0x80>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045f2:	d01d      	beq.n	8004630 <HAL_TIM_Base_Start_IT+0x80>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a1f      	ldr	r2, [pc, #124]	@ (8004678 <HAL_TIM_Base_Start_IT+0xc8>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d018      	beq.n	8004630 <HAL_TIM_Base_Start_IT+0x80>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a1e      	ldr	r2, [pc, #120]	@ (800467c <HAL_TIM_Base_Start_IT+0xcc>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d013      	beq.n	8004630 <HAL_TIM_Base_Start_IT+0x80>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a1c      	ldr	r2, [pc, #112]	@ (8004680 <HAL_TIM_Base_Start_IT+0xd0>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d00e      	beq.n	8004630 <HAL_TIM_Base_Start_IT+0x80>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a1b      	ldr	r2, [pc, #108]	@ (8004684 <HAL_TIM_Base_Start_IT+0xd4>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d009      	beq.n	8004630 <HAL_TIM_Base_Start_IT+0x80>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a19      	ldr	r2, [pc, #100]	@ (8004688 <HAL_TIM_Base_Start_IT+0xd8>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d004      	beq.n	8004630 <HAL_TIM_Base_Start_IT+0x80>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a18      	ldr	r2, [pc, #96]	@ (800468c <HAL_TIM_Base_Start_IT+0xdc>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d111      	bne.n	8004654 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f003 0307 	and.w	r3, r3, #7
 800463a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2b06      	cmp	r3, #6
 8004640:	d010      	beq.n	8004664 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f042 0201 	orr.w	r2, r2, #1
 8004650:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004652:	e007      	b.n	8004664 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f042 0201 	orr.w	r2, r2, #1
 8004662:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3714      	adds	r7, #20
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	40010000 	.word	0x40010000
 8004678:	40000400 	.word	0x40000400
 800467c:	40000800 	.word	0x40000800
 8004680:	40000c00 	.word	0x40000c00
 8004684:	40010400 	.word	0x40010400
 8004688:	40014000 	.word	0x40014000
 800468c:	40001800 	.word	0x40001800

08004690 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	691b      	ldr	r3, [r3, #16]
 80046a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d020      	beq.n	80046f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f003 0302 	and.w	r3, r3, #2
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d01b      	beq.n	80046f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f06f 0202 	mvn.w	r2, #2
 80046c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	f003 0303 	and.w	r3, r3, #3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d003      	beq.n	80046e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 f999 	bl	8004a12 <HAL_TIM_IC_CaptureCallback>
 80046e0:	e005      	b.n	80046ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 f98b 	bl	80049fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 f99c 	bl	8004a26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	f003 0304 	and.w	r3, r3, #4
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d020      	beq.n	8004740 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f003 0304 	and.w	r3, r3, #4
 8004704:	2b00      	cmp	r3, #0
 8004706:	d01b      	beq.n	8004740 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f06f 0204 	mvn.w	r2, #4
 8004710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2202      	movs	r2, #2
 8004716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f973 	bl	8004a12 <HAL_TIM_IC_CaptureCallback>
 800472c:	e005      	b.n	800473a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 f965 	bl	80049fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f000 f976 	bl	8004a26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	f003 0308 	and.w	r3, r3, #8
 8004746:	2b00      	cmp	r3, #0
 8004748:	d020      	beq.n	800478c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f003 0308 	and.w	r3, r3, #8
 8004750:	2b00      	cmp	r3, #0
 8004752:	d01b      	beq.n	800478c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f06f 0208 	mvn.w	r2, #8
 800475c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2204      	movs	r2, #4
 8004762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	69db      	ldr	r3, [r3, #28]
 800476a:	f003 0303 	and.w	r3, r3, #3
 800476e:	2b00      	cmp	r3, #0
 8004770:	d003      	beq.n	800477a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 f94d 	bl	8004a12 <HAL_TIM_IC_CaptureCallback>
 8004778:	e005      	b.n	8004786 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f93f 	bl	80049fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f000 f950 	bl	8004a26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	f003 0310 	and.w	r3, r3, #16
 8004792:	2b00      	cmp	r3, #0
 8004794:	d020      	beq.n	80047d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f003 0310 	and.w	r3, r3, #16
 800479c:	2b00      	cmp	r3, #0
 800479e:	d01b      	beq.n	80047d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f06f 0210 	mvn.w	r2, #16
 80047a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2208      	movs	r2, #8
 80047ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	69db      	ldr	r3, [r3, #28]
 80047b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f000 f927 	bl	8004a12 <HAL_TIM_IC_CaptureCallback>
 80047c4:	e005      	b.n	80047d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 f919 	bl	80049fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 f92a 	bl	8004a26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00c      	beq.n	80047fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f003 0301 	and.w	r3, r3, #1
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d007      	beq.n	80047fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f06f 0201 	mvn.w	r2, #1
 80047f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f7fc fa3a 	bl	8000c70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00c      	beq.n	8004820 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800480c:	2b00      	cmp	r3, #0
 800480e:	d007      	beq.n	8004820 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 fae4 	bl	8004de8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00c      	beq.n	8004844 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004830:	2b00      	cmp	r3, #0
 8004832:	d007      	beq.n	8004844 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800483c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 f8fb 	bl	8004a3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	f003 0320 	and.w	r3, r3, #32
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00c      	beq.n	8004868 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f003 0320 	and.w	r3, r3, #32
 8004854:	2b00      	cmp	r3, #0
 8004856:	d007      	beq.n	8004868 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f06f 0220 	mvn.w	r2, #32
 8004860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 fab6 	bl	8004dd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004868:	bf00      	nop
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800487a:	2300      	movs	r3, #0
 800487c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004884:	2b01      	cmp	r3, #1
 8004886:	d101      	bne.n	800488c <HAL_TIM_ConfigClockSource+0x1c>
 8004888:	2302      	movs	r3, #2
 800488a:	e0b4      	b.n	80049f6 <HAL_TIM_ConfigClockSource+0x186>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2202      	movs	r2, #2
 8004898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	68ba      	ldr	r2, [r7, #8]
 80048ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048c4:	d03e      	beq.n	8004944 <HAL_TIM_ConfigClockSource+0xd4>
 80048c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048ca:	f200 8087 	bhi.w	80049dc <HAL_TIM_ConfigClockSource+0x16c>
 80048ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048d2:	f000 8086 	beq.w	80049e2 <HAL_TIM_ConfigClockSource+0x172>
 80048d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048da:	d87f      	bhi.n	80049dc <HAL_TIM_ConfigClockSource+0x16c>
 80048dc:	2b70      	cmp	r3, #112	@ 0x70
 80048de:	d01a      	beq.n	8004916 <HAL_TIM_ConfigClockSource+0xa6>
 80048e0:	2b70      	cmp	r3, #112	@ 0x70
 80048e2:	d87b      	bhi.n	80049dc <HAL_TIM_ConfigClockSource+0x16c>
 80048e4:	2b60      	cmp	r3, #96	@ 0x60
 80048e6:	d050      	beq.n	800498a <HAL_TIM_ConfigClockSource+0x11a>
 80048e8:	2b60      	cmp	r3, #96	@ 0x60
 80048ea:	d877      	bhi.n	80049dc <HAL_TIM_ConfigClockSource+0x16c>
 80048ec:	2b50      	cmp	r3, #80	@ 0x50
 80048ee:	d03c      	beq.n	800496a <HAL_TIM_ConfigClockSource+0xfa>
 80048f0:	2b50      	cmp	r3, #80	@ 0x50
 80048f2:	d873      	bhi.n	80049dc <HAL_TIM_ConfigClockSource+0x16c>
 80048f4:	2b40      	cmp	r3, #64	@ 0x40
 80048f6:	d058      	beq.n	80049aa <HAL_TIM_ConfigClockSource+0x13a>
 80048f8:	2b40      	cmp	r3, #64	@ 0x40
 80048fa:	d86f      	bhi.n	80049dc <HAL_TIM_ConfigClockSource+0x16c>
 80048fc:	2b30      	cmp	r3, #48	@ 0x30
 80048fe:	d064      	beq.n	80049ca <HAL_TIM_ConfigClockSource+0x15a>
 8004900:	2b30      	cmp	r3, #48	@ 0x30
 8004902:	d86b      	bhi.n	80049dc <HAL_TIM_ConfigClockSource+0x16c>
 8004904:	2b20      	cmp	r3, #32
 8004906:	d060      	beq.n	80049ca <HAL_TIM_ConfigClockSource+0x15a>
 8004908:	2b20      	cmp	r3, #32
 800490a:	d867      	bhi.n	80049dc <HAL_TIM_ConfigClockSource+0x16c>
 800490c:	2b00      	cmp	r3, #0
 800490e:	d05c      	beq.n	80049ca <HAL_TIM_ConfigClockSource+0x15a>
 8004910:	2b10      	cmp	r3, #16
 8004912:	d05a      	beq.n	80049ca <HAL_TIM_ConfigClockSource+0x15a>
 8004914:	e062      	b.n	80049dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004926:	f000 f9b9 	bl	8004c9c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004938:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	609a      	str	r2, [r3, #8]
      break;
 8004942:	e04f      	b.n	80049e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004954:	f000 f9a2 	bl	8004c9c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	689a      	ldr	r2, [r3, #8]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004966:	609a      	str	r2, [r3, #8]
      break;
 8004968:	e03c      	b.n	80049e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004976:	461a      	mov	r2, r3
 8004978:	f000 f916 	bl	8004ba8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2150      	movs	r1, #80	@ 0x50
 8004982:	4618      	mov	r0, r3
 8004984:	f000 f96f 	bl	8004c66 <TIM_ITRx_SetConfig>
      break;
 8004988:	e02c      	b.n	80049e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004996:	461a      	mov	r2, r3
 8004998:	f000 f935 	bl	8004c06 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2160      	movs	r1, #96	@ 0x60
 80049a2:	4618      	mov	r0, r3
 80049a4:	f000 f95f 	bl	8004c66 <TIM_ITRx_SetConfig>
      break;
 80049a8:	e01c      	b.n	80049e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049b6:	461a      	mov	r2, r3
 80049b8:	f000 f8f6 	bl	8004ba8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2140      	movs	r1, #64	@ 0x40
 80049c2:	4618      	mov	r0, r3
 80049c4:	f000 f94f 	bl	8004c66 <TIM_ITRx_SetConfig>
      break;
 80049c8:	e00c      	b.n	80049e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4619      	mov	r1, r3
 80049d4:	4610      	mov	r0, r2
 80049d6:	f000 f946 	bl	8004c66 <TIM_ITRx_SetConfig>
      break;
 80049da:	e003      	b.n	80049e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	73fb      	strb	r3, [r7, #15]
      break;
 80049e0:	e000      	b.n	80049e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}

080049fe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049fe:	b480      	push	{r7}
 8004a00:	b083      	sub	sp, #12
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a06:	bf00      	nop
 8004a08:	370c      	adds	r7, #12
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr

08004a12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a12:	b480      	push	{r7}
 8004a14:	b083      	sub	sp, #12
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a1a:	bf00      	nop
 8004a1c:	370c      	adds	r7, #12
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr

08004a26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a26:	b480      	push	{r7}
 8004a28:	b083      	sub	sp, #12
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a2e:	bf00      	nop
 8004a30:	370c      	adds	r7, #12
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr

08004a3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a3a:	b480      	push	{r7}
 8004a3c:	b083      	sub	sp, #12
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a42:	bf00      	nop
 8004a44:	370c      	adds	r7, #12
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
	...

08004a50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a46      	ldr	r2, [pc, #280]	@ (8004b7c <TIM_Base_SetConfig+0x12c>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d013      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a6e:	d00f      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a43      	ldr	r2, [pc, #268]	@ (8004b80 <TIM_Base_SetConfig+0x130>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d00b      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a42      	ldr	r2, [pc, #264]	@ (8004b84 <TIM_Base_SetConfig+0x134>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d007      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a41      	ldr	r2, [pc, #260]	@ (8004b88 <TIM_Base_SetConfig+0x138>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d003      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a40      	ldr	r2, [pc, #256]	@ (8004b8c <TIM_Base_SetConfig+0x13c>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d108      	bne.n	8004aa2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a35      	ldr	r2, [pc, #212]	@ (8004b7c <TIM_Base_SetConfig+0x12c>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d02b      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ab0:	d027      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a32      	ldr	r2, [pc, #200]	@ (8004b80 <TIM_Base_SetConfig+0x130>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d023      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a31      	ldr	r2, [pc, #196]	@ (8004b84 <TIM_Base_SetConfig+0x134>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d01f      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a30      	ldr	r2, [pc, #192]	@ (8004b88 <TIM_Base_SetConfig+0x138>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d01b      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a2f      	ldr	r2, [pc, #188]	@ (8004b8c <TIM_Base_SetConfig+0x13c>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d017      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a2e      	ldr	r2, [pc, #184]	@ (8004b90 <TIM_Base_SetConfig+0x140>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d013      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a2d      	ldr	r2, [pc, #180]	@ (8004b94 <TIM_Base_SetConfig+0x144>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d00f      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a2c      	ldr	r2, [pc, #176]	@ (8004b98 <TIM_Base_SetConfig+0x148>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d00b      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a2b      	ldr	r2, [pc, #172]	@ (8004b9c <TIM_Base_SetConfig+0x14c>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d007      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a2a      	ldr	r2, [pc, #168]	@ (8004ba0 <TIM_Base_SetConfig+0x150>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d003      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a29      	ldr	r2, [pc, #164]	@ (8004ba4 <TIM_Base_SetConfig+0x154>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d108      	bne.n	8004b14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	689a      	ldr	r2, [r3, #8]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	4a10      	ldr	r2, [pc, #64]	@ (8004b7c <TIM_Base_SetConfig+0x12c>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d003      	beq.n	8004b48 <TIM_Base_SetConfig+0xf8>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a12      	ldr	r2, [pc, #72]	@ (8004b8c <TIM_Base_SetConfig+0x13c>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d103      	bne.n	8004b50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	691a      	ldr	r2, [r3, #16]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	f003 0301 	and.w	r3, r3, #1
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d105      	bne.n	8004b6e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	f023 0201 	bic.w	r2, r3, #1
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	611a      	str	r2, [r3, #16]
  }
}
 8004b6e:	bf00      	nop
 8004b70:	3714      	adds	r7, #20
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	40010000 	.word	0x40010000
 8004b80:	40000400 	.word	0x40000400
 8004b84:	40000800 	.word	0x40000800
 8004b88:	40000c00 	.word	0x40000c00
 8004b8c:	40010400 	.word	0x40010400
 8004b90:	40014000 	.word	0x40014000
 8004b94:	40014400 	.word	0x40014400
 8004b98:	40014800 	.word	0x40014800
 8004b9c:	40001800 	.word	0x40001800
 8004ba0:	40001c00 	.word	0x40001c00
 8004ba4:	40002000 	.word	0x40002000

08004ba8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b087      	sub	sp, #28
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6a1b      	ldr	r3, [r3, #32]
 8004bb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6a1b      	ldr	r3, [r3, #32]
 8004bbe:	f023 0201 	bic.w	r2, r3, #1
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	699b      	ldr	r3, [r3, #24]
 8004bca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004bd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	011b      	lsls	r3, r3, #4
 8004bd8:	693a      	ldr	r2, [r7, #16]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f023 030a 	bic.w	r3, r3, #10
 8004be4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	693a      	ldr	r2, [r7, #16]
 8004bf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	621a      	str	r2, [r3, #32]
}
 8004bfa:	bf00      	nop
 8004bfc:	371c      	adds	r7, #28
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c06:	b480      	push	{r7}
 8004c08:	b087      	sub	sp, #28
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	60f8      	str	r0, [r7, #12]
 8004c0e:	60b9      	str	r1, [r7, #8]
 8004c10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6a1b      	ldr	r3, [r3, #32]
 8004c1c:	f023 0210 	bic.w	r2, r3, #16
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	031b      	lsls	r3, r3, #12
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c42:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	011b      	lsls	r3, r3, #4
 8004c48:	697a      	ldr	r2, [r7, #20]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	693a      	ldr	r2, [r7, #16]
 8004c52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	621a      	str	r2, [r3, #32]
}
 8004c5a:	bf00      	nop
 8004c5c:	371c      	adds	r7, #28
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr

08004c66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c66:	b480      	push	{r7}
 8004c68:	b085      	sub	sp, #20
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
 8004c6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c7e:	683a      	ldr	r2, [r7, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	f043 0307 	orr.w	r3, r3, #7
 8004c88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	68fa      	ldr	r2, [r7, #12]
 8004c8e:	609a      	str	r2, [r3, #8]
}
 8004c90:	bf00      	nop
 8004c92:	3714      	adds	r7, #20
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b087      	sub	sp, #28
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	607a      	str	r2, [r7, #4]
 8004ca8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004cb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	021a      	lsls	r2, r3, #8
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	431a      	orrs	r2, r3
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	697a      	ldr	r2, [r7, #20]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	609a      	str	r2, [r3, #8]
}
 8004cd0:	bf00      	nop
 8004cd2:	371c      	adds	r7, #28
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr

08004cdc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b085      	sub	sp, #20
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d101      	bne.n	8004cf4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cf0:	2302      	movs	r3, #2
 8004cf2:	e05a      	b.n	8004daa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2202      	movs	r2, #2
 8004d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68fa      	ldr	r2, [r7, #12]
 8004d2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a21      	ldr	r2, [pc, #132]	@ (8004db8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d022      	beq.n	8004d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d40:	d01d      	beq.n	8004d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a1d      	ldr	r2, [pc, #116]	@ (8004dbc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d018      	beq.n	8004d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a1b      	ldr	r2, [pc, #108]	@ (8004dc0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d013      	beq.n	8004d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a1a      	ldr	r2, [pc, #104]	@ (8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d00e      	beq.n	8004d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a18      	ldr	r2, [pc, #96]	@ (8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d009      	beq.n	8004d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a17      	ldr	r2, [pc, #92]	@ (8004dcc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d004      	beq.n	8004d7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a15      	ldr	r2, [pc, #84]	@ (8004dd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d10c      	bne.n	8004d98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	68ba      	ldr	r2, [r7, #8]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	68ba      	ldr	r2, [r7, #8]
 8004d96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3714      	adds	r7, #20
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop
 8004db8:	40010000 	.word	0x40010000
 8004dbc:	40000400 	.word	0x40000400
 8004dc0:	40000800 	.word	0x40000800
 8004dc4:	40000c00 	.word	0x40000c00
 8004dc8:	40010400 	.word	0x40010400
 8004dcc:	40014000 	.word	0x40014000
 8004dd0:	40001800 	.word	0x40001800

08004dd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ddc:	bf00      	nop
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d101      	bne.n	8004e0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e042      	b.n	8004e94 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d106      	bne.n	8004e28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f7fc f9cc 	bl	80011c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2224      	movs	r2, #36	@ 0x24
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68da      	ldr	r2, [r3, #12]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f000 fb09 	bl	8005458 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	691a      	ldr	r2, [r3, #16]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	695a      	ldr	r2, [r3, #20]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68da      	ldr	r2, [r3, #12]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2220      	movs	r2, #32
 8004e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2220      	movs	r2, #32
 8004e88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004e92:	2300      	movs	r3, #0
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3708      	adds	r7, #8
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b084      	sub	sp, #16
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	2b20      	cmp	r3, #32
 8004eb4:	d112      	bne.n	8004edc <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d002      	beq.n	8004ec2 <HAL_UART_Receive_DMA+0x26>
 8004ebc:	88fb      	ldrh	r3, [r7, #6]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d101      	bne.n	8004ec6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e00b      	b.n	8004ede <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004ecc:	88fb      	ldrh	r3, [r7, #6]
 8004ece:	461a      	mov	r2, r3
 8004ed0:	68b9      	ldr	r1, [r7, #8]
 8004ed2:	68f8      	ldr	r0, [r7, #12]
 8004ed4:	f000 f99a 	bl	800520c <UART_Start_Receive_DMA>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	e000      	b.n	8004ede <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004edc:	2302      	movs	r3, #2
  }
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3710      	adds	r7, #16
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}

08004ee6 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b090      	sub	sp, #64	@ 0x40
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004efc:	2b80      	cmp	r3, #128	@ 0x80
 8004efe:	bf0c      	ite	eq
 8004f00:	2301      	moveq	r3, #1
 8004f02:	2300      	movne	r3, #0
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	2b21      	cmp	r3, #33	@ 0x21
 8004f12:	d128      	bne.n	8004f66 <HAL_UART_DMAStop+0x80>
 8004f14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d025      	beq.n	8004f66 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	3314      	adds	r3, #20
 8004f20:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f24:	e853 3f00 	ldrex	r3, [r3]
 8004f28:	623b      	str	r3, [r7, #32]
   return(result);
 8004f2a:	6a3b      	ldr	r3, [r7, #32]
 8004f2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f30:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	3314      	adds	r3, #20
 8004f38:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004f3a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f42:	e841 2300 	strex	r3, r2, [r1]
 8004f46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1e5      	bne.n	8004f1a <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d004      	beq.n	8004f60 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f7fc feb6 	bl	8001ccc <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f000 f9ed 	bl	8005340 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	695b      	ldr	r3, [r3, #20]
 8004f6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f70:	2b40      	cmp	r3, #64	@ 0x40
 8004f72:	bf0c      	ite	eq
 8004f74:	2301      	moveq	r3, #1
 8004f76:	2300      	movne	r3, #0
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	2b22      	cmp	r3, #34	@ 0x22
 8004f86:	d128      	bne.n	8004fda <HAL_UART_DMAStop+0xf4>
 8004f88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d025      	beq.n	8004fda <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	3314      	adds	r3, #20
 8004f94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	e853 3f00 	ldrex	r3, [r3]
 8004f9c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fa4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	3314      	adds	r3, #20
 8004fac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004fae:	61fa      	str	r2, [r7, #28]
 8004fb0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb2:	69b9      	ldr	r1, [r7, #24]
 8004fb4:	69fa      	ldr	r2, [r7, #28]
 8004fb6:	e841 2300 	strex	r3, r2, [r1]
 8004fba:	617b      	str	r3, [r7, #20]
   return(result);
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1e5      	bne.n	8004f8e <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d004      	beq.n	8004fd4 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f7fc fe7c 	bl	8001ccc <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 f9db 	bl	8005390 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8004fda:	2300      	movs	r3, #0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3740      	adds	r7, #64	@ 0x40
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004fec:	bf00      	nop
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	460b      	mov	r3, r1
 8005002:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005004:	bf00      	nop
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b09c      	sub	sp, #112	@ 0x70
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800501c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005028:	2b00      	cmp	r3, #0
 800502a:	d172      	bne.n	8005112 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800502c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800502e:	2200      	movs	r2, #0
 8005030:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005032:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	330c      	adds	r3, #12
 8005038:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800503a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800503c:	e853 3f00 	ldrex	r3, [r3]
 8005040:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005042:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005044:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005048:	66bb      	str	r3, [r7, #104]	@ 0x68
 800504a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	330c      	adds	r3, #12
 8005050:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005052:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005054:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005056:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005058:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800505a:	e841 2300 	strex	r3, r2, [r1]
 800505e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005060:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005062:	2b00      	cmp	r3, #0
 8005064:	d1e5      	bne.n	8005032 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005066:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	3314      	adds	r3, #20
 800506c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800506e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005070:	e853 3f00 	ldrex	r3, [r3]
 8005074:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005076:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005078:	f023 0301 	bic.w	r3, r3, #1
 800507c:	667b      	str	r3, [r7, #100]	@ 0x64
 800507e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	3314      	adds	r3, #20
 8005084:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005086:	647a      	str	r2, [r7, #68]	@ 0x44
 8005088:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800508c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800508e:	e841 2300 	strex	r3, r2, [r1]
 8005092:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1e5      	bne.n	8005066 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800509a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	3314      	adds	r3, #20
 80050a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a4:	e853 3f00 	ldrex	r3, [r3]
 80050a8:	623b      	str	r3, [r7, #32]
   return(result);
 80050aa:	6a3b      	ldr	r3, [r7, #32]
 80050ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80050b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	3314      	adds	r3, #20
 80050b8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80050ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80050bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050c2:	e841 2300 	strex	r3, r2, [r1]
 80050c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80050c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1e5      	bne.n	800509a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80050ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050d0:	2220      	movs	r2, #32
 80050d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d119      	bne.n	8005112 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	330c      	adds	r3, #12
 80050e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	e853 3f00 	ldrex	r3, [r3]
 80050ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f023 0310 	bic.w	r3, r3, #16
 80050f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80050f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	330c      	adds	r3, #12
 80050fc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80050fe:	61fa      	str	r2, [r7, #28]
 8005100:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005102:	69b9      	ldr	r1, [r7, #24]
 8005104:	69fa      	ldr	r2, [r7, #28]
 8005106:	e841 2300 	strex	r3, r2, [r1]
 800510a:	617b      	str	r3, [r7, #20]
   return(result);
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1e5      	bne.n	80050de <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005112:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005114:	2200      	movs	r2, #0
 8005116:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005118:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800511a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800511c:	2b01      	cmp	r3, #1
 800511e:	d106      	bne.n	800512e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005120:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005122:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005124:	4619      	mov	r1, r3
 8005126:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005128:	f7ff ff66 	bl	8004ff8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800512c:	e002      	b.n	8005134 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800512e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005130:	f7fb fde2 	bl	8000cf8 <HAL_UART_RxCpltCallback>
}
 8005134:	bf00      	nop
 8005136:	3770      	adds	r7, #112	@ 0x70
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}

0800513c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005148:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2201      	movs	r2, #1
 800514e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005154:	2b01      	cmp	r3, #1
 8005156:	d108      	bne.n	800516a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800515c:	085b      	lsrs	r3, r3, #1
 800515e:	b29b      	uxth	r3, r3
 8005160:	4619      	mov	r1, r3
 8005162:	68f8      	ldr	r0, [r7, #12]
 8005164:	f7ff ff48 	bl	8004ff8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005168:	e002      	b.n	8005170 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800516a:	68f8      	ldr	r0, [r7, #12]
 800516c:	f7ff ff3a 	bl	8004fe4 <HAL_UART_RxHalfCpltCallback>
}
 8005170:	bf00      	nop
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005180:	2300      	movs	r3, #0
 8005182:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005188:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	695b      	ldr	r3, [r3, #20]
 8005190:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005194:	2b80      	cmp	r3, #128	@ 0x80
 8005196:	bf0c      	ite	eq
 8005198:	2301      	moveq	r3, #1
 800519a:	2300      	movne	r3, #0
 800519c:	b2db      	uxtb	r3, r3
 800519e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	2b21      	cmp	r3, #33	@ 0x21
 80051aa:	d108      	bne.n	80051be <UART_DMAError+0x46>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d005      	beq.n	80051be <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	2200      	movs	r2, #0
 80051b6:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80051b8:	68b8      	ldr	r0, [r7, #8]
 80051ba:	f000 f8c1 	bl	8005340 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051c8:	2b40      	cmp	r3, #64	@ 0x40
 80051ca:	bf0c      	ite	eq
 80051cc:	2301      	moveq	r3, #1
 80051ce:	2300      	movne	r3, #0
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	2b22      	cmp	r3, #34	@ 0x22
 80051de:	d108      	bne.n	80051f2 <UART_DMAError+0x7a>
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d005      	beq.n	80051f2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	2200      	movs	r2, #0
 80051ea:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80051ec:	68b8      	ldr	r0, [r7, #8]
 80051ee:	f000 f8cf 	bl	8005390 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051f6:	f043 0210 	orr.w	r2, r3, #16
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80051fe:	68b8      	ldr	r0, [r7, #8]
 8005200:	f7fb fe06 	bl	8000e10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005204:	bf00      	nop
 8005206:	3710      	adds	r7, #16
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b098      	sub	sp, #96	@ 0x60
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	4613      	mov	r3, r2
 8005218:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800521a:	68ba      	ldr	r2, [r7, #8]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	88fa      	ldrh	r2, [r7, #6]
 8005224:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2222      	movs	r2, #34	@ 0x22
 8005230:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005238:	4a3e      	ldr	r2, [pc, #248]	@ (8005334 <UART_Start_Receive_DMA+0x128>)
 800523a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005240:	4a3d      	ldr	r2, [pc, #244]	@ (8005338 <UART_Start_Receive_DMA+0x12c>)
 8005242:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005248:	4a3c      	ldr	r2, [pc, #240]	@ (800533c <UART_Start_Receive_DMA+0x130>)
 800524a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005250:	2200      	movs	r2, #0
 8005252:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005254:	f107 0308 	add.w	r3, r7, #8
 8005258:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	3304      	adds	r3, #4
 8005264:	4619      	mov	r1, r3
 8005266:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	88fb      	ldrh	r3, [r7, #6]
 800526c:	f7fc fcd6 	bl	8001c1c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005270:	2300      	movs	r3, #0
 8005272:	613b      	str	r3, [r7, #16]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	613b      	str	r3, [r7, #16]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	613b      	str	r3, [r7, #16]
 8005284:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d019      	beq.n	80052c2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	330c      	adds	r3, #12
 8005294:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005298:	e853 3f00 	ldrex	r3, [r3]
 800529c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800529e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052a4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	330c      	adds	r3, #12
 80052ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80052ae:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80052b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80052b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80052b6:	e841 2300 	strex	r3, r2, [r1]
 80052ba:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80052bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d1e5      	bne.n	800528e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	3314      	adds	r3, #20
 80052c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052cc:	e853 3f00 	ldrex	r3, [r3]
 80052d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80052d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d4:	f043 0301 	orr.w	r3, r3, #1
 80052d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	3314      	adds	r3, #20
 80052e0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80052e2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80052e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80052e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80052ea:	e841 2300 	strex	r3, r2, [r1]
 80052ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d1e5      	bne.n	80052c2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	3314      	adds	r3, #20
 80052fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	e853 3f00 	ldrex	r3, [r3]
 8005304:	617b      	str	r3, [r7, #20]
   return(result);
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800530c:	653b      	str	r3, [r7, #80]	@ 0x50
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	3314      	adds	r3, #20
 8005314:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005316:	627a      	str	r2, [r7, #36]	@ 0x24
 8005318:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531a:	6a39      	ldr	r1, [r7, #32]
 800531c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800531e:	e841 2300 	strex	r3, r2, [r1]
 8005322:	61fb      	str	r3, [r7, #28]
   return(result);
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d1e5      	bne.n	80052f6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800532a:	2300      	movs	r3, #0
}
 800532c:	4618      	mov	r0, r3
 800532e:	3760      	adds	r7, #96	@ 0x60
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	08005011 	.word	0x08005011
 8005338:	0800513d 	.word	0x0800513d
 800533c:	08005179 	.word	0x08005179

08005340 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005340:	b480      	push	{r7}
 8005342:	b089      	sub	sp, #36	@ 0x24
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	330c      	adds	r3, #12
 800534e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	e853 3f00 	ldrex	r3, [r3]
 8005356:	60bb      	str	r3, [r7, #8]
   return(result);
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800535e:	61fb      	str	r3, [r7, #28]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	330c      	adds	r3, #12
 8005366:	69fa      	ldr	r2, [r7, #28]
 8005368:	61ba      	str	r2, [r7, #24]
 800536a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536c:	6979      	ldr	r1, [r7, #20]
 800536e:	69ba      	ldr	r2, [r7, #24]
 8005370:	e841 2300 	strex	r3, r2, [r1]
 8005374:	613b      	str	r3, [r7, #16]
   return(result);
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d1e5      	bne.n	8005348 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2220      	movs	r2, #32
 8005380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005384:	bf00      	nop
 8005386:	3724      	adds	r7, #36	@ 0x24
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005390:	b480      	push	{r7}
 8005392:	b095      	sub	sp, #84	@ 0x54
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	330c      	adds	r3, #12
 800539e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053a2:	e853 3f00 	ldrex	r3, [r3]
 80053a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80053a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	330c      	adds	r3, #12
 80053b6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053b8:	643a      	str	r2, [r7, #64]	@ 0x40
 80053ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80053be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053c0:	e841 2300 	strex	r3, r2, [r1]
 80053c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80053c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1e5      	bne.n	8005398 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	3314      	adds	r3, #20
 80053d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d4:	6a3b      	ldr	r3, [r7, #32]
 80053d6:	e853 3f00 	ldrex	r3, [r3]
 80053da:	61fb      	str	r3, [r7, #28]
   return(result);
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	f023 0301 	bic.w	r3, r3, #1
 80053e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	3314      	adds	r3, #20
 80053ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053f4:	e841 2300 	strex	r3, r2, [r1]
 80053f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80053fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d1e5      	bne.n	80053cc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005404:	2b01      	cmp	r3, #1
 8005406:	d119      	bne.n	800543c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	330c      	adds	r3, #12
 800540e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	e853 3f00 	ldrex	r3, [r3]
 8005416:	60bb      	str	r3, [r7, #8]
   return(result);
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	f023 0310 	bic.w	r3, r3, #16
 800541e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	330c      	adds	r3, #12
 8005426:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005428:	61ba      	str	r2, [r7, #24]
 800542a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542c:	6979      	ldr	r1, [r7, #20]
 800542e:	69ba      	ldr	r2, [r7, #24]
 8005430:	e841 2300 	strex	r3, r2, [r1]
 8005434:	613b      	str	r3, [r7, #16]
   return(result);
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d1e5      	bne.n	8005408 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2220      	movs	r2, #32
 8005440:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800544a:	bf00      	nop
 800544c:	3754      	adds	r7, #84	@ 0x54
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr
	...

08005458 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005458:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800545c:	b0c0      	sub	sp, #256	@ 0x100
 800545e:	af00      	add	r7, sp, #0
 8005460:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	691b      	ldr	r3, [r3, #16]
 800546c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005474:	68d9      	ldr	r1, [r3, #12]
 8005476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	ea40 0301 	orr.w	r3, r0, r1
 8005480:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005486:	689a      	ldr	r2, [r3, #8]
 8005488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800548c:	691b      	ldr	r3, [r3, #16]
 800548e:	431a      	orrs	r2, r3
 8005490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005494:	695b      	ldr	r3, [r3, #20]
 8005496:	431a      	orrs	r2, r3
 8005498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	4313      	orrs	r3, r2
 80054a0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80054a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80054b0:	f021 010c 	bic.w	r1, r1, #12
 80054b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80054be:	430b      	orrs	r3, r1
 80054c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80054ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d2:	6999      	ldr	r1, [r3, #24]
 80054d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	ea40 0301 	orr.w	r3, r0, r1
 80054de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	4b8f      	ldr	r3, [pc, #572]	@ (8005724 <UART_SetConfig+0x2cc>)
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d005      	beq.n	80054f8 <UART_SetConfig+0xa0>
 80054ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	4b8d      	ldr	r3, [pc, #564]	@ (8005728 <UART_SetConfig+0x2d0>)
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d104      	bne.n	8005502 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80054f8:	f7fe fff6 	bl	80044e8 <HAL_RCC_GetPCLK2Freq>
 80054fc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005500:	e003      	b.n	800550a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005502:	f7fe ffdd 	bl	80044c0 <HAL_RCC_GetPCLK1Freq>
 8005506:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800550a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800550e:	69db      	ldr	r3, [r3, #28]
 8005510:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005514:	f040 810c 	bne.w	8005730 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005518:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800551c:	2200      	movs	r2, #0
 800551e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005522:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005526:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800552a:	4622      	mov	r2, r4
 800552c:	462b      	mov	r3, r5
 800552e:	1891      	adds	r1, r2, r2
 8005530:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005532:	415b      	adcs	r3, r3
 8005534:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005536:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800553a:	4621      	mov	r1, r4
 800553c:	eb12 0801 	adds.w	r8, r2, r1
 8005540:	4629      	mov	r1, r5
 8005542:	eb43 0901 	adc.w	r9, r3, r1
 8005546:	f04f 0200 	mov.w	r2, #0
 800554a:	f04f 0300 	mov.w	r3, #0
 800554e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005552:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005556:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800555a:	4690      	mov	r8, r2
 800555c:	4699      	mov	r9, r3
 800555e:	4623      	mov	r3, r4
 8005560:	eb18 0303 	adds.w	r3, r8, r3
 8005564:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005568:	462b      	mov	r3, r5
 800556a:	eb49 0303 	adc.w	r3, r9, r3
 800556e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005572:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800557e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005582:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005586:	460b      	mov	r3, r1
 8005588:	18db      	adds	r3, r3, r3
 800558a:	653b      	str	r3, [r7, #80]	@ 0x50
 800558c:	4613      	mov	r3, r2
 800558e:	eb42 0303 	adc.w	r3, r2, r3
 8005592:	657b      	str	r3, [r7, #84]	@ 0x54
 8005594:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005598:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800559c:	f7fa fe80 	bl	80002a0 <__aeabi_uldivmod>
 80055a0:	4602      	mov	r2, r0
 80055a2:	460b      	mov	r3, r1
 80055a4:	4b61      	ldr	r3, [pc, #388]	@ (800572c <UART_SetConfig+0x2d4>)
 80055a6:	fba3 2302 	umull	r2, r3, r3, r2
 80055aa:	095b      	lsrs	r3, r3, #5
 80055ac:	011c      	lsls	r4, r3, #4
 80055ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055b2:	2200      	movs	r2, #0
 80055b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055b8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80055bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80055c0:	4642      	mov	r2, r8
 80055c2:	464b      	mov	r3, r9
 80055c4:	1891      	adds	r1, r2, r2
 80055c6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80055c8:	415b      	adcs	r3, r3
 80055ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80055d0:	4641      	mov	r1, r8
 80055d2:	eb12 0a01 	adds.w	sl, r2, r1
 80055d6:	4649      	mov	r1, r9
 80055d8:	eb43 0b01 	adc.w	fp, r3, r1
 80055dc:	f04f 0200 	mov.w	r2, #0
 80055e0:	f04f 0300 	mov.w	r3, #0
 80055e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80055e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80055ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055f0:	4692      	mov	sl, r2
 80055f2:	469b      	mov	fp, r3
 80055f4:	4643      	mov	r3, r8
 80055f6:	eb1a 0303 	adds.w	r3, sl, r3
 80055fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80055fe:	464b      	mov	r3, r9
 8005600:	eb4b 0303 	adc.w	r3, fp, r3
 8005604:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005614:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005618:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800561c:	460b      	mov	r3, r1
 800561e:	18db      	adds	r3, r3, r3
 8005620:	643b      	str	r3, [r7, #64]	@ 0x40
 8005622:	4613      	mov	r3, r2
 8005624:	eb42 0303 	adc.w	r3, r2, r3
 8005628:	647b      	str	r3, [r7, #68]	@ 0x44
 800562a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800562e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005632:	f7fa fe35 	bl	80002a0 <__aeabi_uldivmod>
 8005636:	4602      	mov	r2, r0
 8005638:	460b      	mov	r3, r1
 800563a:	4611      	mov	r1, r2
 800563c:	4b3b      	ldr	r3, [pc, #236]	@ (800572c <UART_SetConfig+0x2d4>)
 800563e:	fba3 2301 	umull	r2, r3, r3, r1
 8005642:	095b      	lsrs	r3, r3, #5
 8005644:	2264      	movs	r2, #100	@ 0x64
 8005646:	fb02 f303 	mul.w	r3, r2, r3
 800564a:	1acb      	subs	r3, r1, r3
 800564c:	00db      	lsls	r3, r3, #3
 800564e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005652:	4b36      	ldr	r3, [pc, #216]	@ (800572c <UART_SetConfig+0x2d4>)
 8005654:	fba3 2302 	umull	r2, r3, r3, r2
 8005658:	095b      	lsrs	r3, r3, #5
 800565a:	005b      	lsls	r3, r3, #1
 800565c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005660:	441c      	add	r4, r3
 8005662:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005666:	2200      	movs	r2, #0
 8005668:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800566c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005670:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005674:	4642      	mov	r2, r8
 8005676:	464b      	mov	r3, r9
 8005678:	1891      	adds	r1, r2, r2
 800567a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800567c:	415b      	adcs	r3, r3
 800567e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005680:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005684:	4641      	mov	r1, r8
 8005686:	1851      	adds	r1, r2, r1
 8005688:	6339      	str	r1, [r7, #48]	@ 0x30
 800568a:	4649      	mov	r1, r9
 800568c:	414b      	adcs	r3, r1
 800568e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005690:	f04f 0200 	mov.w	r2, #0
 8005694:	f04f 0300 	mov.w	r3, #0
 8005698:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800569c:	4659      	mov	r1, fp
 800569e:	00cb      	lsls	r3, r1, #3
 80056a0:	4651      	mov	r1, sl
 80056a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056a6:	4651      	mov	r1, sl
 80056a8:	00ca      	lsls	r2, r1, #3
 80056aa:	4610      	mov	r0, r2
 80056ac:	4619      	mov	r1, r3
 80056ae:	4603      	mov	r3, r0
 80056b0:	4642      	mov	r2, r8
 80056b2:	189b      	adds	r3, r3, r2
 80056b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056b8:	464b      	mov	r3, r9
 80056ba:	460a      	mov	r2, r1
 80056bc:	eb42 0303 	adc.w	r3, r2, r3
 80056c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80056d0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80056d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80056d8:	460b      	mov	r3, r1
 80056da:	18db      	adds	r3, r3, r3
 80056dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056de:	4613      	mov	r3, r2
 80056e0:	eb42 0303 	adc.w	r3, r2, r3
 80056e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80056ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80056ee:	f7fa fdd7 	bl	80002a0 <__aeabi_uldivmod>
 80056f2:	4602      	mov	r2, r0
 80056f4:	460b      	mov	r3, r1
 80056f6:	4b0d      	ldr	r3, [pc, #52]	@ (800572c <UART_SetConfig+0x2d4>)
 80056f8:	fba3 1302 	umull	r1, r3, r3, r2
 80056fc:	095b      	lsrs	r3, r3, #5
 80056fe:	2164      	movs	r1, #100	@ 0x64
 8005700:	fb01 f303 	mul.w	r3, r1, r3
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	00db      	lsls	r3, r3, #3
 8005708:	3332      	adds	r3, #50	@ 0x32
 800570a:	4a08      	ldr	r2, [pc, #32]	@ (800572c <UART_SetConfig+0x2d4>)
 800570c:	fba2 2303 	umull	r2, r3, r2, r3
 8005710:	095b      	lsrs	r3, r3, #5
 8005712:	f003 0207 	and.w	r2, r3, #7
 8005716:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4422      	add	r2, r4
 800571e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005720:	e106      	b.n	8005930 <UART_SetConfig+0x4d8>
 8005722:	bf00      	nop
 8005724:	40011000 	.word	0x40011000
 8005728:	40011400 	.word	0x40011400
 800572c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005730:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005734:	2200      	movs	r2, #0
 8005736:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800573a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800573e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005742:	4642      	mov	r2, r8
 8005744:	464b      	mov	r3, r9
 8005746:	1891      	adds	r1, r2, r2
 8005748:	6239      	str	r1, [r7, #32]
 800574a:	415b      	adcs	r3, r3
 800574c:	627b      	str	r3, [r7, #36]	@ 0x24
 800574e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005752:	4641      	mov	r1, r8
 8005754:	1854      	adds	r4, r2, r1
 8005756:	4649      	mov	r1, r9
 8005758:	eb43 0501 	adc.w	r5, r3, r1
 800575c:	f04f 0200 	mov.w	r2, #0
 8005760:	f04f 0300 	mov.w	r3, #0
 8005764:	00eb      	lsls	r3, r5, #3
 8005766:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800576a:	00e2      	lsls	r2, r4, #3
 800576c:	4614      	mov	r4, r2
 800576e:	461d      	mov	r5, r3
 8005770:	4643      	mov	r3, r8
 8005772:	18e3      	adds	r3, r4, r3
 8005774:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005778:	464b      	mov	r3, r9
 800577a:	eb45 0303 	adc.w	r3, r5, r3
 800577e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800578e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005792:	f04f 0200 	mov.w	r2, #0
 8005796:	f04f 0300 	mov.w	r3, #0
 800579a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800579e:	4629      	mov	r1, r5
 80057a0:	008b      	lsls	r3, r1, #2
 80057a2:	4621      	mov	r1, r4
 80057a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057a8:	4621      	mov	r1, r4
 80057aa:	008a      	lsls	r2, r1, #2
 80057ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80057b0:	f7fa fd76 	bl	80002a0 <__aeabi_uldivmod>
 80057b4:	4602      	mov	r2, r0
 80057b6:	460b      	mov	r3, r1
 80057b8:	4b60      	ldr	r3, [pc, #384]	@ (800593c <UART_SetConfig+0x4e4>)
 80057ba:	fba3 2302 	umull	r2, r3, r3, r2
 80057be:	095b      	lsrs	r3, r3, #5
 80057c0:	011c      	lsls	r4, r3, #4
 80057c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057c6:	2200      	movs	r2, #0
 80057c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80057cc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80057d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80057d4:	4642      	mov	r2, r8
 80057d6:	464b      	mov	r3, r9
 80057d8:	1891      	adds	r1, r2, r2
 80057da:	61b9      	str	r1, [r7, #24]
 80057dc:	415b      	adcs	r3, r3
 80057de:	61fb      	str	r3, [r7, #28]
 80057e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057e4:	4641      	mov	r1, r8
 80057e6:	1851      	adds	r1, r2, r1
 80057e8:	6139      	str	r1, [r7, #16]
 80057ea:	4649      	mov	r1, r9
 80057ec:	414b      	adcs	r3, r1
 80057ee:	617b      	str	r3, [r7, #20]
 80057f0:	f04f 0200 	mov.w	r2, #0
 80057f4:	f04f 0300 	mov.w	r3, #0
 80057f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057fc:	4659      	mov	r1, fp
 80057fe:	00cb      	lsls	r3, r1, #3
 8005800:	4651      	mov	r1, sl
 8005802:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005806:	4651      	mov	r1, sl
 8005808:	00ca      	lsls	r2, r1, #3
 800580a:	4610      	mov	r0, r2
 800580c:	4619      	mov	r1, r3
 800580e:	4603      	mov	r3, r0
 8005810:	4642      	mov	r2, r8
 8005812:	189b      	adds	r3, r3, r2
 8005814:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005818:	464b      	mov	r3, r9
 800581a:	460a      	mov	r2, r1
 800581c:	eb42 0303 	adc.w	r3, r2, r3
 8005820:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800582e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005830:	f04f 0200 	mov.w	r2, #0
 8005834:	f04f 0300 	mov.w	r3, #0
 8005838:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800583c:	4649      	mov	r1, r9
 800583e:	008b      	lsls	r3, r1, #2
 8005840:	4641      	mov	r1, r8
 8005842:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005846:	4641      	mov	r1, r8
 8005848:	008a      	lsls	r2, r1, #2
 800584a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800584e:	f7fa fd27 	bl	80002a0 <__aeabi_uldivmod>
 8005852:	4602      	mov	r2, r0
 8005854:	460b      	mov	r3, r1
 8005856:	4611      	mov	r1, r2
 8005858:	4b38      	ldr	r3, [pc, #224]	@ (800593c <UART_SetConfig+0x4e4>)
 800585a:	fba3 2301 	umull	r2, r3, r3, r1
 800585e:	095b      	lsrs	r3, r3, #5
 8005860:	2264      	movs	r2, #100	@ 0x64
 8005862:	fb02 f303 	mul.w	r3, r2, r3
 8005866:	1acb      	subs	r3, r1, r3
 8005868:	011b      	lsls	r3, r3, #4
 800586a:	3332      	adds	r3, #50	@ 0x32
 800586c:	4a33      	ldr	r2, [pc, #204]	@ (800593c <UART_SetConfig+0x4e4>)
 800586e:	fba2 2303 	umull	r2, r3, r2, r3
 8005872:	095b      	lsrs	r3, r3, #5
 8005874:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005878:	441c      	add	r4, r3
 800587a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800587e:	2200      	movs	r2, #0
 8005880:	673b      	str	r3, [r7, #112]	@ 0x70
 8005882:	677a      	str	r2, [r7, #116]	@ 0x74
 8005884:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005888:	4642      	mov	r2, r8
 800588a:	464b      	mov	r3, r9
 800588c:	1891      	adds	r1, r2, r2
 800588e:	60b9      	str	r1, [r7, #8]
 8005890:	415b      	adcs	r3, r3
 8005892:	60fb      	str	r3, [r7, #12]
 8005894:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005898:	4641      	mov	r1, r8
 800589a:	1851      	adds	r1, r2, r1
 800589c:	6039      	str	r1, [r7, #0]
 800589e:	4649      	mov	r1, r9
 80058a0:	414b      	adcs	r3, r1
 80058a2:	607b      	str	r3, [r7, #4]
 80058a4:	f04f 0200 	mov.w	r2, #0
 80058a8:	f04f 0300 	mov.w	r3, #0
 80058ac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80058b0:	4659      	mov	r1, fp
 80058b2:	00cb      	lsls	r3, r1, #3
 80058b4:	4651      	mov	r1, sl
 80058b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058ba:	4651      	mov	r1, sl
 80058bc:	00ca      	lsls	r2, r1, #3
 80058be:	4610      	mov	r0, r2
 80058c0:	4619      	mov	r1, r3
 80058c2:	4603      	mov	r3, r0
 80058c4:	4642      	mov	r2, r8
 80058c6:	189b      	adds	r3, r3, r2
 80058c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80058ca:	464b      	mov	r3, r9
 80058cc:	460a      	mov	r2, r1
 80058ce:	eb42 0303 	adc.w	r3, r2, r3
 80058d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80058d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80058de:	667a      	str	r2, [r7, #100]	@ 0x64
 80058e0:	f04f 0200 	mov.w	r2, #0
 80058e4:	f04f 0300 	mov.w	r3, #0
 80058e8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80058ec:	4649      	mov	r1, r9
 80058ee:	008b      	lsls	r3, r1, #2
 80058f0:	4641      	mov	r1, r8
 80058f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058f6:	4641      	mov	r1, r8
 80058f8:	008a      	lsls	r2, r1, #2
 80058fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80058fe:	f7fa fccf 	bl	80002a0 <__aeabi_uldivmod>
 8005902:	4602      	mov	r2, r0
 8005904:	460b      	mov	r3, r1
 8005906:	4b0d      	ldr	r3, [pc, #52]	@ (800593c <UART_SetConfig+0x4e4>)
 8005908:	fba3 1302 	umull	r1, r3, r3, r2
 800590c:	095b      	lsrs	r3, r3, #5
 800590e:	2164      	movs	r1, #100	@ 0x64
 8005910:	fb01 f303 	mul.w	r3, r1, r3
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	011b      	lsls	r3, r3, #4
 8005918:	3332      	adds	r3, #50	@ 0x32
 800591a:	4a08      	ldr	r2, [pc, #32]	@ (800593c <UART_SetConfig+0x4e4>)
 800591c:	fba2 2303 	umull	r2, r3, r2, r3
 8005920:	095b      	lsrs	r3, r3, #5
 8005922:	f003 020f 	and.w	r2, r3, #15
 8005926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4422      	add	r2, r4
 800592e:	609a      	str	r2, [r3, #8]
}
 8005930:	bf00      	nop
 8005932:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005936:	46bd      	mov	sp, r7
 8005938:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800593c:	51eb851f 	.word	0x51eb851f

08005940 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005940:	b084      	sub	sp, #16
 8005942:	b580      	push	{r7, lr}
 8005944:	b084      	sub	sp, #16
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
 800594a:	f107 001c 	add.w	r0, r7, #28
 800594e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005952:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005956:	2b01      	cmp	r3, #1
 8005958:	d123      	bne.n	80059a2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800595e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800596e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005982:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005986:	2b01      	cmp	r3, #1
 8005988:	d105      	bne.n	8005996 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f001 fae2 	bl	8006f60 <USB_CoreReset>
 800599c:	4603      	mov	r3, r0
 800599e:	73fb      	strb	r3, [r7, #15]
 80059a0:	e01b      	b.n	80059da <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f001 fad6 	bl	8006f60 <USB_CoreReset>
 80059b4:	4603      	mov	r3, r0
 80059b6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80059b8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d106      	bne.n	80059ce <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	639a      	str	r2, [r3, #56]	@ 0x38
 80059cc:	e005      	b.n	80059da <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80059da:	7fbb      	ldrb	r3, [r7, #30]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d10b      	bne.n	80059f8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	f043 0206 	orr.w	r2, r3, #6
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f043 0220 	orr.w	r2, r3, #32
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80059f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3710      	adds	r7, #16
 80059fe:	46bd      	mov	sp, r7
 8005a00:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a04:	b004      	add	sp, #16
 8005a06:	4770      	bx	lr

08005a08 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b087      	sub	sp, #28
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	4613      	mov	r3, r2
 8005a14:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005a16:	79fb      	ldrb	r3, [r7, #7]
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	d165      	bne.n	8005ae8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	4a41      	ldr	r2, [pc, #260]	@ (8005b24 <USB_SetTurnaroundTime+0x11c>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d906      	bls.n	8005a32 <USB_SetTurnaroundTime+0x2a>
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	4a40      	ldr	r2, [pc, #256]	@ (8005b28 <USB_SetTurnaroundTime+0x120>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d202      	bcs.n	8005a32 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005a2c:	230f      	movs	r3, #15
 8005a2e:	617b      	str	r3, [r7, #20]
 8005a30:	e062      	b.n	8005af8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	4a3c      	ldr	r2, [pc, #240]	@ (8005b28 <USB_SetTurnaroundTime+0x120>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d306      	bcc.n	8005a48 <USB_SetTurnaroundTime+0x40>
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	4a3b      	ldr	r2, [pc, #236]	@ (8005b2c <USB_SetTurnaroundTime+0x124>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d202      	bcs.n	8005a48 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005a42:	230e      	movs	r3, #14
 8005a44:	617b      	str	r3, [r7, #20]
 8005a46:	e057      	b.n	8005af8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	4a38      	ldr	r2, [pc, #224]	@ (8005b2c <USB_SetTurnaroundTime+0x124>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d306      	bcc.n	8005a5e <USB_SetTurnaroundTime+0x56>
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	4a37      	ldr	r2, [pc, #220]	@ (8005b30 <USB_SetTurnaroundTime+0x128>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d202      	bcs.n	8005a5e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005a58:	230d      	movs	r3, #13
 8005a5a:	617b      	str	r3, [r7, #20]
 8005a5c:	e04c      	b.n	8005af8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	4a33      	ldr	r2, [pc, #204]	@ (8005b30 <USB_SetTurnaroundTime+0x128>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d306      	bcc.n	8005a74 <USB_SetTurnaroundTime+0x6c>
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	4a32      	ldr	r2, [pc, #200]	@ (8005b34 <USB_SetTurnaroundTime+0x12c>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d802      	bhi.n	8005a74 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005a6e:	230c      	movs	r3, #12
 8005a70:	617b      	str	r3, [r7, #20]
 8005a72:	e041      	b.n	8005af8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	4a2f      	ldr	r2, [pc, #188]	@ (8005b34 <USB_SetTurnaroundTime+0x12c>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d906      	bls.n	8005a8a <USB_SetTurnaroundTime+0x82>
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	4a2e      	ldr	r2, [pc, #184]	@ (8005b38 <USB_SetTurnaroundTime+0x130>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d802      	bhi.n	8005a8a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005a84:	230b      	movs	r3, #11
 8005a86:	617b      	str	r3, [r7, #20]
 8005a88:	e036      	b.n	8005af8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	4a2a      	ldr	r2, [pc, #168]	@ (8005b38 <USB_SetTurnaroundTime+0x130>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d906      	bls.n	8005aa0 <USB_SetTurnaroundTime+0x98>
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	4a29      	ldr	r2, [pc, #164]	@ (8005b3c <USB_SetTurnaroundTime+0x134>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d802      	bhi.n	8005aa0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005a9a:	230a      	movs	r3, #10
 8005a9c:	617b      	str	r3, [r7, #20]
 8005a9e:	e02b      	b.n	8005af8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	4a26      	ldr	r2, [pc, #152]	@ (8005b3c <USB_SetTurnaroundTime+0x134>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d906      	bls.n	8005ab6 <USB_SetTurnaroundTime+0xae>
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	4a25      	ldr	r2, [pc, #148]	@ (8005b40 <USB_SetTurnaroundTime+0x138>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d202      	bcs.n	8005ab6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005ab0:	2309      	movs	r3, #9
 8005ab2:	617b      	str	r3, [r7, #20]
 8005ab4:	e020      	b.n	8005af8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	4a21      	ldr	r2, [pc, #132]	@ (8005b40 <USB_SetTurnaroundTime+0x138>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d306      	bcc.n	8005acc <USB_SetTurnaroundTime+0xc4>
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	4a20      	ldr	r2, [pc, #128]	@ (8005b44 <USB_SetTurnaroundTime+0x13c>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d802      	bhi.n	8005acc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005ac6:	2308      	movs	r3, #8
 8005ac8:	617b      	str	r3, [r7, #20]
 8005aca:	e015      	b.n	8005af8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	4a1d      	ldr	r2, [pc, #116]	@ (8005b44 <USB_SetTurnaroundTime+0x13c>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d906      	bls.n	8005ae2 <USB_SetTurnaroundTime+0xda>
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	4a1c      	ldr	r2, [pc, #112]	@ (8005b48 <USB_SetTurnaroundTime+0x140>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d202      	bcs.n	8005ae2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005adc:	2307      	movs	r3, #7
 8005ade:	617b      	str	r3, [r7, #20]
 8005ae0:	e00a      	b.n	8005af8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005ae2:	2306      	movs	r3, #6
 8005ae4:	617b      	str	r3, [r7, #20]
 8005ae6:	e007      	b.n	8005af8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005ae8:	79fb      	ldrb	r3, [r7, #7]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d102      	bne.n	8005af4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005aee:	2309      	movs	r3, #9
 8005af0:	617b      	str	r3, [r7, #20]
 8005af2:	e001      	b.n	8005af8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005af4:	2309      	movs	r3, #9
 8005af6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	68da      	ldr	r2, [r3, #12]
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	029b      	lsls	r3, r3, #10
 8005b0c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005b10:	431a      	orrs	r2, r3
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005b16:	2300      	movs	r3, #0
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	371c      	adds	r7, #28
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr
 8005b24:	00d8acbf 	.word	0x00d8acbf
 8005b28:	00e4e1c0 	.word	0x00e4e1c0
 8005b2c:	00f42400 	.word	0x00f42400
 8005b30:	01067380 	.word	0x01067380
 8005b34:	011a499f 	.word	0x011a499f
 8005b38:	01312cff 	.word	0x01312cff
 8005b3c:	014ca43f 	.word	0x014ca43f
 8005b40:	016e3600 	.word	0x016e3600
 8005b44:	01a6ab1f 	.word	0x01a6ab1f
 8005b48:	01e84800 	.word	0x01e84800

08005b4c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b083      	sub	sp, #12
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	f043 0201 	orr.w	r2, r3, #1
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	370c      	adds	r7, #12
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr

08005b6e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005b6e:	b480      	push	{r7}
 8005b70:	b083      	sub	sp, #12
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	f023 0201 	bic.w	r2, r3, #1
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005b82:	2300      	movs	r3, #0
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	370c      	adds	r7, #12
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
 8005b98:	460b      	mov	r3, r1
 8005b9a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005bac:	78fb      	ldrb	r3, [r7, #3]
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d115      	bne.n	8005bde <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	68db      	ldr	r3, [r3, #12]
 8005bb6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005bbe:	200a      	movs	r0, #10
 8005bc0:	f7fb fe2e 	bl	8001820 <HAL_Delay>
      ms += 10U;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	330a      	adds	r3, #10
 8005bc8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f001 f939 	bl	8006e42 <USB_GetMode>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d01e      	beq.n	8005c14 <USB_SetCurrentMode+0x84>
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2bc7      	cmp	r3, #199	@ 0xc7
 8005bda:	d9f0      	bls.n	8005bbe <USB_SetCurrentMode+0x2e>
 8005bdc:	e01a      	b.n	8005c14 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005bde:	78fb      	ldrb	r3, [r7, #3]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d115      	bne.n	8005c10 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005bf0:	200a      	movs	r0, #10
 8005bf2:	f7fb fe15 	bl	8001820 <HAL_Delay>
      ms += 10U;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	330a      	adds	r3, #10
 8005bfa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f001 f920 	bl	8006e42 <USB_GetMode>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d005      	beq.n	8005c14 <USB_SetCurrentMode+0x84>
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2bc7      	cmp	r3, #199	@ 0xc7
 8005c0c:	d9f0      	bls.n	8005bf0 <USB_SetCurrentMode+0x60>
 8005c0e:	e001      	b.n	8005c14 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e005      	b.n	8005c20 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2bc8      	cmp	r3, #200	@ 0xc8
 8005c18:	d101      	bne.n	8005c1e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e000      	b.n	8005c20 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005c1e:	2300      	movs	r3, #0
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	3710      	adds	r7, #16
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}

08005c28 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005c28:	b084      	sub	sp, #16
 8005c2a:	b580      	push	{r7, lr}
 8005c2c:	b086      	sub	sp, #24
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	6078      	str	r0, [r7, #4]
 8005c32:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005c36:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005c42:	2300      	movs	r3, #0
 8005c44:	613b      	str	r3, [r7, #16]
 8005c46:	e009      	b.n	8005c5c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	3340      	adds	r3, #64	@ 0x40
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	4413      	add	r3, r2
 8005c52:	2200      	movs	r2, #0
 8005c54:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	3301      	adds	r3, #1
 8005c5a:	613b      	str	r3, [r7, #16]
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	2b0e      	cmp	r3, #14
 8005c60:	d9f2      	bls.n	8005c48 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005c62:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d11c      	bne.n	8005ca4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c78:	f043 0302 	orr.w	r3, r3, #2
 8005c7c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c82:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c8e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c9a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	639a      	str	r2, [r3, #56]	@ 0x38
 8005ca2:	e00b      	b.n	8005cbc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ca8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005cc8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d10d      	bne.n	8005cec <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005cd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d104      	bne.n	8005ce2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005cd8:	2100      	movs	r1, #0
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 f968 	bl	8005fb0 <USB_SetDevSpeed>
 8005ce0:	e008      	b.n	8005cf4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005ce2:	2101      	movs	r1, #1
 8005ce4:	6878      	ldr	r0, [r7, #4]
 8005ce6:	f000 f963 	bl	8005fb0 <USB_SetDevSpeed>
 8005cea:	e003      	b.n	8005cf4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005cec:	2103      	movs	r1, #3
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 f95e 	bl	8005fb0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005cf4:	2110      	movs	r1, #16
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 f8fa 	bl	8005ef0 <USB_FlushTxFifo>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d001      	beq.n	8005d06 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f924 	bl	8005f54 <USB_FlushRxFifo>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d001      	beq.n	8005d16 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	2300      	movs	r3, #0
 8005d20:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d28:	461a      	mov	r2, r3
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d34:	461a      	mov	r2, r3
 8005d36:	2300      	movs	r3, #0
 8005d38:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	613b      	str	r3, [r7, #16]
 8005d3e:	e043      	b.n	8005dc8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	015a      	lsls	r2, r3, #5
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	4413      	add	r3, r2
 8005d48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d52:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d56:	d118      	bne.n	8005d8a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d10a      	bne.n	8005d74 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	015a      	lsls	r2, r3, #5
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	4413      	add	r3, r2
 8005d66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005d70:	6013      	str	r3, [r2, #0]
 8005d72:	e013      	b.n	8005d9c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	015a      	lsls	r2, r3, #5
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	4413      	add	r3, r2
 8005d7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d80:	461a      	mov	r2, r3
 8005d82:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005d86:	6013      	str	r3, [r2, #0]
 8005d88:	e008      	b.n	8005d9c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	015a      	lsls	r2, r3, #5
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	4413      	add	r3, r2
 8005d92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d96:	461a      	mov	r2, r3
 8005d98:	2300      	movs	r3, #0
 8005d9a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	015a      	lsls	r2, r3, #5
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	4413      	add	r3, r2
 8005da4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005da8:	461a      	mov	r2, r3
 8005daa:	2300      	movs	r3, #0
 8005dac:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	015a      	lsls	r2, r3, #5
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	4413      	add	r3, r2
 8005db6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dba:	461a      	mov	r2, r3
 8005dbc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005dc0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	613b      	str	r3, [r7, #16]
 8005dc8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005dcc:	461a      	mov	r2, r3
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d3b5      	bcc.n	8005d40 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	613b      	str	r3, [r7, #16]
 8005dd8:	e043      	b.n	8005e62 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	015a      	lsls	r2, r3, #5
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	4413      	add	r3, r2
 8005de2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005dec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005df0:	d118      	bne.n	8005e24 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d10a      	bne.n	8005e0e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	015a      	lsls	r2, r3, #5
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	4413      	add	r3, r2
 8005e00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e04:	461a      	mov	r2, r3
 8005e06:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005e0a:	6013      	str	r3, [r2, #0]
 8005e0c:	e013      	b.n	8005e36 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	015a      	lsls	r2, r3, #5
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	4413      	add	r3, r2
 8005e16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e1a:	461a      	mov	r2, r3
 8005e1c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005e20:	6013      	str	r3, [r2, #0]
 8005e22:	e008      	b.n	8005e36 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	015a      	lsls	r2, r3, #5
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	4413      	add	r3, r2
 8005e2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e30:	461a      	mov	r2, r3
 8005e32:	2300      	movs	r3, #0
 8005e34:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	015a      	lsls	r2, r3, #5
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e42:	461a      	mov	r2, r3
 8005e44:	2300      	movs	r3, #0
 8005e46:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	015a      	lsls	r2, r3, #5
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	4413      	add	r3, r2
 8005e50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e54:	461a      	mov	r2, r3
 8005e56:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005e5a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	3301      	adds	r3, #1
 8005e60:	613b      	str	r3, [r7, #16]
 8005e62:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005e66:	461a      	mov	r2, r3
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d3b5      	bcc.n	8005dda <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e80:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005e8e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005e90:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d105      	bne.n	8005ea4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	699b      	ldr	r3, [r3, #24]
 8005e9c:	f043 0210 	orr.w	r2, r3, #16
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	699a      	ldr	r2, [r3, #24]
 8005ea8:	4b10      	ldr	r3, [pc, #64]	@ (8005eec <USB_DevInit+0x2c4>)
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005eb0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d005      	beq.n	8005ec4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	699b      	ldr	r3, [r3, #24]
 8005ebc:	f043 0208 	orr.w	r2, r3, #8
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005ec4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d107      	bne.n	8005edc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	699b      	ldr	r3, [r3, #24]
 8005ed0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005ed4:	f043 0304 	orr.w	r3, r3, #4
 8005ed8:	687a      	ldr	r2, [r7, #4]
 8005eda:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005edc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3718      	adds	r7, #24
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ee8:	b004      	add	sp, #16
 8005eea:	4770      	bx	lr
 8005eec:	803c3800 	.word	0x803c3800

08005ef0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b085      	sub	sp, #20
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005efa:	2300      	movs	r3, #0
 8005efc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	3301      	adds	r3, #1
 8005f02:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f0a:	d901      	bls.n	8005f10 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005f0c:	2303      	movs	r3, #3
 8005f0e:	e01b      	b.n	8005f48 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	691b      	ldr	r3, [r3, #16]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	daf2      	bge.n	8005efe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	019b      	lsls	r3, r3, #6
 8005f20:	f043 0220 	orr.w	r2, r3, #32
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f34:	d901      	bls.n	8005f3a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	e006      	b.n	8005f48 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	f003 0320 	and.w	r3, r3, #32
 8005f42:	2b20      	cmp	r3, #32
 8005f44:	d0f0      	beq.n	8005f28 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3714      	adds	r7, #20
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b085      	sub	sp, #20
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	3301      	adds	r3, #1
 8005f64:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f6c:	d901      	bls.n	8005f72 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e018      	b.n	8005fa4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	daf2      	bge.n	8005f60 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2210      	movs	r2, #16
 8005f82:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	3301      	adds	r3, #1
 8005f88:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f90:	d901      	bls.n	8005f96 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005f92:	2303      	movs	r3, #3
 8005f94:	e006      	b.n	8005fa4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	f003 0310 	and.w	r3, r3, #16
 8005f9e:	2b10      	cmp	r3, #16
 8005fa0:	d0f0      	beq.n	8005f84 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3714      	adds	r7, #20
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b085      	sub	sp, #20
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	460b      	mov	r3, r1
 8005fba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	78fb      	ldrb	r3, [r7, #3]
 8005fca:	68f9      	ldr	r1, [r7, #12]
 8005fcc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3714      	adds	r7, #20
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr

08005fe2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005fe2:	b480      	push	{r7}
 8005fe4:	b087      	sub	sp, #28
 8005fe6:	af00      	add	r7, sp, #0
 8005fe8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f003 0306 	and.w	r3, r3, #6
 8005ffa:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d102      	bne.n	8006008 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006002:	2300      	movs	r3, #0
 8006004:	75fb      	strb	r3, [r7, #23]
 8006006:	e00a      	b.n	800601e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2b02      	cmp	r3, #2
 800600c:	d002      	beq.n	8006014 <USB_GetDevSpeed+0x32>
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2b06      	cmp	r3, #6
 8006012:	d102      	bne.n	800601a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006014:	2302      	movs	r3, #2
 8006016:	75fb      	strb	r3, [r7, #23]
 8006018:	e001      	b.n	800601e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800601a:	230f      	movs	r3, #15
 800601c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800601e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006020:	4618      	mov	r0, r3
 8006022:	371c      	adds	r7, #28
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr

0800602c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800602c:	b480      	push	{r7}
 800602e:	b085      	sub	sp, #20
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	781b      	ldrb	r3, [r3, #0]
 800603e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	785b      	ldrb	r3, [r3, #1]
 8006044:	2b01      	cmp	r3, #1
 8006046:	d13a      	bne.n	80060be <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800604e:	69da      	ldr	r2, [r3, #28]
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	781b      	ldrb	r3, [r3, #0]
 8006054:	f003 030f 	and.w	r3, r3, #15
 8006058:	2101      	movs	r1, #1
 800605a:	fa01 f303 	lsl.w	r3, r1, r3
 800605e:	b29b      	uxth	r3, r3
 8006060:	68f9      	ldr	r1, [r7, #12]
 8006062:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006066:	4313      	orrs	r3, r2
 8006068:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	015a      	lsls	r2, r3, #5
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	4413      	add	r3, r2
 8006072:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800607c:	2b00      	cmp	r3, #0
 800607e:	d155      	bne.n	800612c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	015a      	lsls	r2, r3, #5
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	4413      	add	r3, r2
 8006088:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	791b      	ldrb	r3, [r3, #4]
 800609a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800609c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	059b      	lsls	r3, r3, #22
 80060a2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80060a4:	4313      	orrs	r3, r2
 80060a6:	68ba      	ldr	r2, [r7, #8]
 80060a8:	0151      	lsls	r1, r2, #5
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	440a      	add	r2, r1
 80060ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060ba:	6013      	str	r3, [r2, #0]
 80060bc:	e036      	b.n	800612c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060c4:	69da      	ldr	r2, [r3, #28]
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	781b      	ldrb	r3, [r3, #0]
 80060ca:	f003 030f 	and.w	r3, r3, #15
 80060ce:	2101      	movs	r1, #1
 80060d0:	fa01 f303 	lsl.w	r3, r1, r3
 80060d4:	041b      	lsls	r3, r3, #16
 80060d6:	68f9      	ldr	r1, [r7, #12]
 80060d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80060dc:	4313      	orrs	r3, r2
 80060de:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	015a      	lsls	r2, r3, #5
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	4413      	add	r3, r2
 80060e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d11a      	bne.n	800612c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	015a      	lsls	r2, r3, #5
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	4413      	add	r3, r2
 80060fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	791b      	ldrb	r3, [r3, #4]
 8006110:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006112:	430b      	orrs	r3, r1
 8006114:	4313      	orrs	r3, r2
 8006116:	68ba      	ldr	r2, [r7, #8]
 8006118:	0151      	lsls	r1, r2, #5
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	440a      	add	r2, r1
 800611e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006122:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006126:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800612a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800612c:	2300      	movs	r3, #0
}
 800612e:	4618      	mov	r0, r3
 8006130:	3714      	adds	r7, #20
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr
	...

0800613c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800613c:	b480      	push	{r7}
 800613e:	b085      	sub	sp, #20
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	785b      	ldrb	r3, [r3, #1]
 8006154:	2b01      	cmp	r3, #1
 8006156:	d161      	bne.n	800621c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	015a      	lsls	r2, r3, #5
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	4413      	add	r3, r2
 8006160:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800616a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800616e:	d11f      	bne.n	80061b0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	015a      	lsls	r2, r3, #5
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	4413      	add	r3, r2
 8006178:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	0151      	lsls	r1, r2, #5
 8006182:	68fa      	ldr	r2, [r7, #12]
 8006184:	440a      	add	r2, r1
 8006186:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800618a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800618e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	015a      	lsls	r2, r3, #5
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	4413      	add	r3, r2
 8006198:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68ba      	ldr	r2, [r7, #8]
 80061a0:	0151      	lsls	r1, r2, #5
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	440a      	add	r2, r1
 80061a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80061ae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	781b      	ldrb	r3, [r3, #0]
 80061bc:	f003 030f 	and.w	r3, r3, #15
 80061c0:	2101      	movs	r1, #1
 80061c2:	fa01 f303 	lsl.w	r3, r1, r3
 80061c6:	b29b      	uxth	r3, r3
 80061c8:	43db      	mvns	r3, r3
 80061ca:	68f9      	ldr	r1, [r7, #12]
 80061cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80061d0:	4013      	ands	r3, r2
 80061d2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061da:	69da      	ldr	r2, [r3, #28]
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	781b      	ldrb	r3, [r3, #0]
 80061e0:	f003 030f 	and.w	r3, r3, #15
 80061e4:	2101      	movs	r1, #1
 80061e6:	fa01 f303 	lsl.w	r3, r1, r3
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	43db      	mvns	r3, r3
 80061ee:	68f9      	ldr	r1, [r7, #12]
 80061f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80061f4:	4013      	ands	r3, r2
 80061f6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	015a      	lsls	r2, r3, #5
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	4413      	add	r3, r2
 8006200:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	0159      	lsls	r1, r3, #5
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	440b      	add	r3, r1
 800620e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006212:	4619      	mov	r1, r3
 8006214:	4b35      	ldr	r3, [pc, #212]	@ (80062ec <USB_DeactivateEndpoint+0x1b0>)
 8006216:	4013      	ands	r3, r2
 8006218:	600b      	str	r3, [r1, #0]
 800621a:	e060      	b.n	80062de <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	015a      	lsls	r2, r3, #5
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	4413      	add	r3, r2
 8006224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800622e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006232:	d11f      	bne.n	8006274 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	015a      	lsls	r2, r3, #5
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	4413      	add	r3, r2
 800623c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68ba      	ldr	r2, [r7, #8]
 8006244:	0151      	lsls	r1, r2, #5
 8006246:	68fa      	ldr	r2, [r7, #12]
 8006248:	440a      	add	r2, r1
 800624a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800624e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006252:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	015a      	lsls	r2, r3, #5
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	4413      	add	r3, r2
 800625c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	68ba      	ldr	r2, [r7, #8]
 8006264:	0151      	lsls	r1, r2, #5
 8006266:	68fa      	ldr	r2, [r7, #12]
 8006268:	440a      	add	r2, r1
 800626a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800626e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006272:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800627a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	781b      	ldrb	r3, [r3, #0]
 8006280:	f003 030f 	and.w	r3, r3, #15
 8006284:	2101      	movs	r1, #1
 8006286:	fa01 f303 	lsl.w	r3, r1, r3
 800628a:	041b      	lsls	r3, r3, #16
 800628c:	43db      	mvns	r3, r3
 800628e:	68f9      	ldr	r1, [r7, #12]
 8006290:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006294:	4013      	ands	r3, r2
 8006296:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800629e:	69da      	ldr	r2, [r3, #28]
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	f003 030f 	and.w	r3, r3, #15
 80062a8:	2101      	movs	r1, #1
 80062aa:	fa01 f303 	lsl.w	r3, r1, r3
 80062ae:	041b      	lsls	r3, r3, #16
 80062b0:	43db      	mvns	r3, r3
 80062b2:	68f9      	ldr	r1, [r7, #12]
 80062b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062b8:	4013      	ands	r3, r2
 80062ba:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	015a      	lsls	r2, r3, #5
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	4413      	add	r3, r2
 80062c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	0159      	lsls	r1, r3, #5
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	440b      	add	r3, r1
 80062d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d6:	4619      	mov	r1, r3
 80062d8:	4b05      	ldr	r3, [pc, #20]	@ (80062f0 <USB_DeactivateEndpoint+0x1b4>)
 80062da:	4013      	ands	r3, r2
 80062dc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3714      	adds	r7, #20
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr
 80062ec:	ec337800 	.word	0xec337800
 80062f0:	eff37800 	.word	0xeff37800

080062f4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b08a      	sub	sp, #40	@ 0x28
 80062f8:	af02      	add	r7, sp, #8
 80062fa:	60f8      	str	r0, [r7, #12]
 80062fc:	60b9      	str	r1, [r7, #8]
 80062fe:	4613      	mov	r3, r2
 8006300:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	785b      	ldrb	r3, [r3, #1]
 8006310:	2b01      	cmp	r3, #1
 8006312:	f040 817a 	bne.w	800660a <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	691b      	ldr	r3, [r3, #16]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d132      	bne.n	8006384 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	015a      	lsls	r2, r3, #5
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	4413      	add	r3, r2
 8006326:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800632a:	691b      	ldr	r3, [r3, #16]
 800632c:	69ba      	ldr	r2, [r7, #24]
 800632e:	0151      	lsls	r1, r2, #5
 8006330:	69fa      	ldr	r2, [r7, #28]
 8006332:	440a      	add	r2, r1
 8006334:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006338:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800633c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006340:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	015a      	lsls	r2, r3, #5
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	4413      	add	r3, r2
 800634a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800634e:	691b      	ldr	r3, [r3, #16]
 8006350:	69ba      	ldr	r2, [r7, #24]
 8006352:	0151      	lsls	r1, r2, #5
 8006354:	69fa      	ldr	r2, [r7, #28]
 8006356:	440a      	add	r2, r1
 8006358:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800635c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006360:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006362:	69bb      	ldr	r3, [r7, #24]
 8006364:	015a      	lsls	r2, r3, #5
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	4413      	add	r3, r2
 800636a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	69ba      	ldr	r2, [r7, #24]
 8006372:	0151      	lsls	r1, r2, #5
 8006374:	69fa      	ldr	r2, [r7, #28]
 8006376:	440a      	add	r2, r1
 8006378:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800637c:	0cdb      	lsrs	r3, r3, #19
 800637e:	04db      	lsls	r3, r3, #19
 8006380:	6113      	str	r3, [r2, #16]
 8006382:	e092      	b.n	80064aa <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	015a      	lsls	r2, r3, #5
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	4413      	add	r3, r2
 800638c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	69ba      	ldr	r2, [r7, #24]
 8006394:	0151      	lsls	r1, r2, #5
 8006396:	69fa      	ldr	r2, [r7, #28]
 8006398:	440a      	add	r2, r1
 800639a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800639e:	0cdb      	lsrs	r3, r3, #19
 80063a0:	04db      	lsls	r3, r3, #19
 80063a2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	015a      	lsls	r2, r3, #5
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	4413      	add	r3, r2
 80063ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063b0:	691b      	ldr	r3, [r3, #16]
 80063b2:	69ba      	ldr	r2, [r7, #24]
 80063b4:	0151      	lsls	r1, r2, #5
 80063b6:	69fa      	ldr	r2, [r7, #28]
 80063b8:	440a      	add	r2, r1
 80063ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063be:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80063c2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80063c6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d11a      	bne.n	8006404 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	691a      	ldr	r2, [r3, #16]
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d903      	bls.n	80063e2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	689a      	ldr	r2, [r3, #8]
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80063e2:	69bb      	ldr	r3, [r7, #24]
 80063e4:	015a      	lsls	r2, r3, #5
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	4413      	add	r3, r2
 80063ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063ee:	691b      	ldr	r3, [r3, #16]
 80063f0:	69ba      	ldr	r2, [r7, #24]
 80063f2:	0151      	lsls	r1, r2, #5
 80063f4:	69fa      	ldr	r2, [r7, #28]
 80063f6:	440a      	add	r2, r1
 80063f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063fc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006400:	6113      	str	r3, [r2, #16]
 8006402:	e01b      	b.n	800643c <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	015a      	lsls	r2, r3, #5
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	4413      	add	r3, r2
 800640c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006410:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	6919      	ldr	r1, [r3, #16]
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	440b      	add	r3, r1
 800641c:	1e59      	subs	r1, r3, #1
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	fbb1 f3f3 	udiv	r3, r1, r3
 8006426:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006428:	4ba2      	ldr	r3, [pc, #648]	@ (80066b4 <USB_EPStartXfer+0x3c0>)
 800642a:	400b      	ands	r3, r1
 800642c:	69b9      	ldr	r1, [r7, #24]
 800642e:	0148      	lsls	r0, r1, #5
 8006430:	69f9      	ldr	r1, [r7, #28]
 8006432:	4401      	add	r1, r0
 8006434:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006438:	4313      	orrs	r3, r2
 800643a:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800643c:	69bb      	ldr	r3, [r7, #24]
 800643e:	015a      	lsls	r2, r3, #5
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	4413      	add	r3, r2
 8006444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006448:	691a      	ldr	r2, [r3, #16]
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006452:	69b9      	ldr	r1, [r7, #24]
 8006454:	0148      	lsls	r0, r1, #5
 8006456:	69f9      	ldr	r1, [r7, #28]
 8006458:	4401      	add	r1, r0
 800645a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800645e:	4313      	orrs	r3, r2
 8006460:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	791b      	ldrb	r3, [r3, #4]
 8006466:	2b01      	cmp	r3, #1
 8006468:	d11f      	bne.n	80064aa <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800646a:	69bb      	ldr	r3, [r7, #24]
 800646c:	015a      	lsls	r2, r3, #5
 800646e:	69fb      	ldr	r3, [r7, #28]
 8006470:	4413      	add	r3, r2
 8006472:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006476:	691b      	ldr	r3, [r3, #16]
 8006478:	69ba      	ldr	r2, [r7, #24]
 800647a:	0151      	lsls	r1, r2, #5
 800647c:	69fa      	ldr	r2, [r7, #28]
 800647e:	440a      	add	r2, r1
 8006480:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006484:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006488:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800648a:	69bb      	ldr	r3, [r7, #24]
 800648c:	015a      	lsls	r2, r3, #5
 800648e:	69fb      	ldr	r3, [r7, #28]
 8006490:	4413      	add	r3, r2
 8006492:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006496:	691b      	ldr	r3, [r3, #16]
 8006498:	69ba      	ldr	r2, [r7, #24]
 800649a:	0151      	lsls	r1, r2, #5
 800649c:	69fa      	ldr	r2, [r7, #28]
 800649e:	440a      	add	r2, r1
 80064a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064a4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80064a8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80064aa:	79fb      	ldrb	r3, [r7, #7]
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d14b      	bne.n	8006548 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	69db      	ldr	r3, [r3, #28]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d009      	beq.n	80064cc <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	015a      	lsls	r2, r3, #5
 80064bc:	69fb      	ldr	r3, [r7, #28]
 80064be:	4413      	add	r3, r2
 80064c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064c4:	461a      	mov	r2, r3
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	791b      	ldrb	r3, [r3, #4]
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d128      	bne.n	8006526 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d110      	bne.n	8006506 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80064e4:	69bb      	ldr	r3, [r7, #24]
 80064e6:	015a      	lsls	r2, r3, #5
 80064e8:	69fb      	ldr	r3, [r7, #28]
 80064ea:	4413      	add	r3, r2
 80064ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	69ba      	ldr	r2, [r7, #24]
 80064f4:	0151      	lsls	r1, r2, #5
 80064f6:	69fa      	ldr	r2, [r7, #28]
 80064f8:	440a      	add	r2, r1
 80064fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064fe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006502:	6013      	str	r3, [r2, #0]
 8006504:	e00f      	b.n	8006526 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006506:	69bb      	ldr	r3, [r7, #24]
 8006508:	015a      	lsls	r2, r3, #5
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	4413      	add	r3, r2
 800650e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	69ba      	ldr	r2, [r7, #24]
 8006516:	0151      	lsls	r1, r2, #5
 8006518:	69fa      	ldr	r2, [r7, #28]
 800651a:	440a      	add	r2, r1
 800651c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006520:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006524:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006526:	69bb      	ldr	r3, [r7, #24]
 8006528:	015a      	lsls	r2, r3, #5
 800652a:	69fb      	ldr	r3, [r7, #28]
 800652c:	4413      	add	r3, r2
 800652e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	69ba      	ldr	r2, [r7, #24]
 8006536:	0151      	lsls	r1, r2, #5
 8006538:	69fa      	ldr	r2, [r7, #28]
 800653a:	440a      	add	r2, r1
 800653c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006540:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006544:	6013      	str	r3, [r2, #0]
 8006546:	e165      	b.n	8006814 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006548:	69bb      	ldr	r3, [r7, #24]
 800654a:	015a      	lsls	r2, r3, #5
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	4413      	add	r3, r2
 8006550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	69ba      	ldr	r2, [r7, #24]
 8006558:	0151      	lsls	r1, r2, #5
 800655a:	69fa      	ldr	r2, [r7, #28]
 800655c:	440a      	add	r2, r1
 800655e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006562:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006566:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	791b      	ldrb	r3, [r3, #4]
 800656c:	2b01      	cmp	r3, #1
 800656e:	d015      	beq.n	800659c <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	691b      	ldr	r3, [r3, #16]
 8006574:	2b00      	cmp	r3, #0
 8006576:	f000 814d 	beq.w	8006814 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006580:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	781b      	ldrb	r3, [r3, #0]
 8006586:	f003 030f 	and.w	r3, r3, #15
 800658a:	2101      	movs	r1, #1
 800658c:	fa01 f303 	lsl.w	r3, r1, r3
 8006590:	69f9      	ldr	r1, [r7, #28]
 8006592:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006596:	4313      	orrs	r3, r2
 8006598:	634b      	str	r3, [r1, #52]	@ 0x34
 800659a:	e13b      	b.n	8006814 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d110      	bne.n	80065ce <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80065ac:	69bb      	ldr	r3, [r7, #24]
 80065ae:	015a      	lsls	r2, r3, #5
 80065b0:	69fb      	ldr	r3, [r7, #28]
 80065b2:	4413      	add	r3, r2
 80065b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	69ba      	ldr	r2, [r7, #24]
 80065bc:	0151      	lsls	r1, r2, #5
 80065be:	69fa      	ldr	r2, [r7, #28]
 80065c0:	440a      	add	r2, r1
 80065c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065c6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80065ca:	6013      	str	r3, [r2, #0]
 80065cc:	e00f      	b.n	80065ee <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	015a      	lsls	r2, r3, #5
 80065d2:	69fb      	ldr	r3, [r7, #28]
 80065d4:	4413      	add	r3, r2
 80065d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	69ba      	ldr	r2, [r7, #24]
 80065de:	0151      	lsls	r1, r2, #5
 80065e0:	69fa      	ldr	r2, [r7, #28]
 80065e2:	440a      	add	r2, r1
 80065e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065ec:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	68d9      	ldr	r1, [r3, #12]
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	781a      	ldrb	r2, [r3, #0]
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	691b      	ldr	r3, [r3, #16]
 80065fa:	b298      	uxth	r0, r3
 80065fc:	79fb      	ldrb	r3, [r7, #7]
 80065fe:	9300      	str	r3, [sp, #0]
 8006600:	4603      	mov	r3, r0
 8006602:	68f8      	ldr	r0, [r7, #12]
 8006604:	f000 f9b8 	bl	8006978 <USB_WritePacket>
 8006608:	e104      	b.n	8006814 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	015a      	lsls	r2, r3, #5
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	4413      	add	r3, r2
 8006612:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006616:	691b      	ldr	r3, [r3, #16]
 8006618:	69ba      	ldr	r2, [r7, #24]
 800661a:	0151      	lsls	r1, r2, #5
 800661c:	69fa      	ldr	r2, [r7, #28]
 800661e:	440a      	add	r2, r1
 8006620:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006624:	0cdb      	lsrs	r3, r3, #19
 8006626:	04db      	lsls	r3, r3, #19
 8006628:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800662a:	69bb      	ldr	r3, [r7, #24]
 800662c:	015a      	lsls	r2, r3, #5
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	4413      	add	r3, r2
 8006632:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006636:	691b      	ldr	r3, [r3, #16]
 8006638:	69ba      	ldr	r2, [r7, #24]
 800663a:	0151      	lsls	r1, r2, #5
 800663c:	69fa      	ldr	r2, [r7, #28]
 800663e:	440a      	add	r2, r1
 8006640:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006644:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006648:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800664c:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800664e:	69bb      	ldr	r3, [r7, #24]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d131      	bne.n	80066b8 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	691b      	ldr	r3, [r3, #16]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d003      	beq.n	8006664 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	689a      	ldr	r2, [r3, #8]
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	689a      	ldr	r2, [r3, #8]
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800666c:	69bb      	ldr	r3, [r7, #24]
 800666e:	015a      	lsls	r2, r3, #5
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	4413      	add	r3, r2
 8006674:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006678:	691a      	ldr	r2, [r3, #16]
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	6a1b      	ldr	r3, [r3, #32]
 800667e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006682:	69b9      	ldr	r1, [r7, #24]
 8006684:	0148      	lsls	r0, r1, #5
 8006686:	69f9      	ldr	r1, [r7, #28]
 8006688:	4401      	add	r1, r0
 800668a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800668e:	4313      	orrs	r3, r2
 8006690:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	015a      	lsls	r2, r3, #5
 8006696:	69fb      	ldr	r3, [r7, #28]
 8006698:	4413      	add	r3, r2
 800669a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800669e:	691b      	ldr	r3, [r3, #16]
 80066a0:	69ba      	ldr	r2, [r7, #24]
 80066a2:	0151      	lsls	r1, r2, #5
 80066a4:	69fa      	ldr	r2, [r7, #28]
 80066a6:	440a      	add	r2, r1
 80066a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80066b0:	6113      	str	r3, [r2, #16]
 80066b2:	e061      	b.n	8006778 <USB_EPStartXfer+0x484>
 80066b4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	691b      	ldr	r3, [r3, #16]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d123      	bne.n	8006708 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80066c0:	69bb      	ldr	r3, [r7, #24]
 80066c2:	015a      	lsls	r2, r3, #5
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	4413      	add	r3, r2
 80066c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066cc:	691a      	ldr	r2, [r3, #16]
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066d6:	69b9      	ldr	r1, [r7, #24]
 80066d8:	0148      	lsls	r0, r1, #5
 80066da:	69f9      	ldr	r1, [r7, #28]
 80066dc:	4401      	add	r1, r0
 80066de:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80066e2:	4313      	orrs	r3, r2
 80066e4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	015a      	lsls	r2, r3, #5
 80066ea:	69fb      	ldr	r3, [r7, #28]
 80066ec:	4413      	add	r3, r2
 80066ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066f2:	691b      	ldr	r3, [r3, #16]
 80066f4:	69ba      	ldr	r2, [r7, #24]
 80066f6:	0151      	lsls	r1, r2, #5
 80066f8:	69fa      	ldr	r2, [r7, #28]
 80066fa:	440a      	add	r2, r1
 80066fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006700:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006704:	6113      	str	r3, [r2, #16]
 8006706:	e037      	b.n	8006778 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	691a      	ldr	r2, [r3, #16]
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	4413      	add	r3, r2
 8006712:	1e5a      	subs	r2, r3, #1
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	fbb2 f3f3 	udiv	r3, r2, r3
 800671c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	8afa      	ldrh	r2, [r7, #22]
 8006724:	fb03 f202 	mul.w	r2, r3, r2
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800672c:	69bb      	ldr	r3, [r7, #24]
 800672e:	015a      	lsls	r2, r3, #5
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	4413      	add	r3, r2
 8006734:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006738:	691a      	ldr	r2, [r3, #16]
 800673a:	8afb      	ldrh	r3, [r7, #22]
 800673c:	04d9      	lsls	r1, r3, #19
 800673e:	4b38      	ldr	r3, [pc, #224]	@ (8006820 <USB_EPStartXfer+0x52c>)
 8006740:	400b      	ands	r3, r1
 8006742:	69b9      	ldr	r1, [r7, #24]
 8006744:	0148      	lsls	r0, r1, #5
 8006746:	69f9      	ldr	r1, [r7, #28]
 8006748:	4401      	add	r1, r0
 800674a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800674e:	4313      	orrs	r3, r2
 8006750:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006752:	69bb      	ldr	r3, [r7, #24]
 8006754:	015a      	lsls	r2, r3, #5
 8006756:	69fb      	ldr	r3, [r7, #28]
 8006758:	4413      	add	r3, r2
 800675a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800675e:	691a      	ldr	r2, [r3, #16]
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	6a1b      	ldr	r3, [r3, #32]
 8006764:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006768:	69b9      	ldr	r1, [r7, #24]
 800676a:	0148      	lsls	r0, r1, #5
 800676c:	69f9      	ldr	r1, [r7, #28]
 800676e:	4401      	add	r1, r0
 8006770:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006774:	4313      	orrs	r3, r2
 8006776:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006778:	79fb      	ldrb	r3, [r7, #7]
 800677a:	2b01      	cmp	r3, #1
 800677c:	d10d      	bne.n	800679a <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d009      	beq.n	800679a <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	68d9      	ldr	r1, [r3, #12]
 800678a:	69bb      	ldr	r3, [r7, #24]
 800678c:	015a      	lsls	r2, r3, #5
 800678e:	69fb      	ldr	r3, [r7, #28]
 8006790:	4413      	add	r3, r2
 8006792:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006796:	460a      	mov	r2, r1
 8006798:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	791b      	ldrb	r3, [r3, #4]
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d128      	bne.n	80067f4 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80067a2:	69fb      	ldr	r3, [r7, #28]
 80067a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d110      	bne.n	80067d4 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80067b2:	69bb      	ldr	r3, [r7, #24]
 80067b4:	015a      	lsls	r2, r3, #5
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	4413      	add	r3, r2
 80067ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	69ba      	ldr	r2, [r7, #24]
 80067c2:	0151      	lsls	r1, r2, #5
 80067c4:	69fa      	ldr	r2, [r7, #28]
 80067c6:	440a      	add	r2, r1
 80067c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80067d0:	6013      	str	r3, [r2, #0]
 80067d2:	e00f      	b.n	80067f4 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	015a      	lsls	r2, r3, #5
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	4413      	add	r3, r2
 80067dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	69ba      	ldr	r2, [r7, #24]
 80067e4:	0151      	lsls	r1, r2, #5
 80067e6:	69fa      	ldr	r2, [r7, #28]
 80067e8:	440a      	add	r2, r1
 80067ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067f2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80067f4:	69bb      	ldr	r3, [r7, #24]
 80067f6:	015a      	lsls	r2, r3, #5
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	4413      	add	r3, r2
 80067fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	69ba      	ldr	r2, [r7, #24]
 8006804:	0151      	lsls	r1, r2, #5
 8006806:	69fa      	ldr	r2, [r7, #28]
 8006808:	440a      	add	r2, r1
 800680a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800680e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006812:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006814:	2300      	movs	r3, #0
}
 8006816:	4618      	mov	r0, r3
 8006818:	3720      	adds	r7, #32
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}
 800681e:	bf00      	nop
 8006820:	1ff80000 	.word	0x1ff80000

08006824 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006824:	b480      	push	{r7}
 8006826:	b087      	sub	sp, #28
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800682e:	2300      	movs	r3, #0
 8006830:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006832:	2300      	movs	r3, #0
 8006834:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	785b      	ldrb	r3, [r3, #1]
 800683e:	2b01      	cmp	r3, #1
 8006840:	d14a      	bne.n	80068d8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	781b      	ldrb	r3, [r3, #0]
 8006846:	015a      	lsls	r2, r3, #5
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	4413      	add	r3, r2
 800684c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006856:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800685a:	f040 8086 	bne.w	800696a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	015a      	lsls	r2, r3, #5
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	4413      	add	r3, r2
 8006868:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	683a      	ldr	r2, [r7, #0]
 8006870:	7812      	ldrb	r2, [r2, #0]
 8006872:	0151      	lsls	r1, r2, #5
 8006874:	693a      	ldr	r2, [r7, #16]
 8006876:	440a      	add	r2, r1
 8006878:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800687c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006880:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	015a      	lsls	r2, r3, #5
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	4413      	add	r3, r2
 800688c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	683a      	ldr	r2, [r7, #0]
 8006894:	7812      	ldrb	r2, [r2, #0]
 8006896:	0151      	lsls	r1, r2, #5
 8006898:	693a      	ldr	r2, [r7, #16]
 800689a:	440a      	add	r2, r1
 800689c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80068a4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	3301      	adds	r3, #1
 80068aa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f242 7210 	movw	r2, #10000	@ 0x2710
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d902      	bls.n	80068bc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	75fb      	strb	r3, [r7, #23]
          break;
 80068ba:	e056      	b.n	800696a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	015a      	lsls	r2, r3, #5
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	4413      	add	r3, r2
 80068c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068d4:	d0e7      	beq.n	80068a6 <USB_EPStopXfer+0x82>
 80068d6:	e048      	b.n	800696a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	781b      	ldrb	r3, [r3, #0]
 80068dc:	015a      	lsls	r2, r3, #5
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	4413      	add	r3, r2
 80068e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068f0:	d13b      	bne.n	800696a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	015a      	lsls	r2, r3, #5
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	4413      	add	r3, r2
 80068fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	683a      	ldr	r2, [r7, #0]
 8006904:	7812      	ldrb	r2, [r2, #0]
 8006906:	0151      	lsls	r1, r2, #5
 8006908:	693a      	ldr	r2, [r7, #16]
 800690a:	440a      	add	r2, r1
 800690c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006910:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006914:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	015a      	lsls	r2, r3, #5
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	4413      	add	r3, r2
 8006920:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	7812      	ldrb	r2, [r2, #0]
 800692a:	0151      	lsls	r1, r2, #5
 800692c:	693a      	ldr	r2, [r7, #16]
 800692e:	440a      	add	r2, r1
 8006930:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006934:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006938:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	3301      	adds	r3, #1
 800693e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006946:	4293      	cmp	r3, r2
 8006948:	d902      	bls.n	8006950 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	75fb      	strb	r3, [r7, #23]
          break;
 800694e:	e00c      	b.n	800696a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	015a      	lsls	r2, r3, #5
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	4413      	add	r3, r2
 800695a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006964:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006968:	d0e7      	beq.n	800693a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800696a:	7dfb      	ldrb	r3, [r7, #23]
}
 800696c:	4618      	mov	r0, r3
 800696e:	371c      	adds	r7, #28
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr

08006978 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006978:	b480      	push	{r7}
 800697a:	b089      	sub	sp, #36	@ 0x24
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	4611      	mov	r1, r2
 8006984:	461a      	mov	r2, r3
 8006986:	460b      	mov	r3, r1
 8006988:	71fb      	strb	r3, [r7, #7]
 800698a:	4613      	mov	r3, r2
 800698c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006996:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800699a:	2b00      	cmp	r3, #0
 800699c:	d123      	bne.n	80069e6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800699e:	88bb      	ldrh	r3, [r7, #4]
 80069a0:	3303      	adds	r3, #3
 80069a2:	089b      	lsrs	r3, r3, #2
 80069a4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80069a6:	2300      	movs	r3, #0
 80069a8:	61bb      	str	r3, [r7, #24]
 80069aa:	e018      	b.n	80069de <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80069ac:	79fb      	ldrb	r3, [r7, #7]
 80069ae:	031a      	lsls	r2, r3, #12
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	4413      	add	r3, r2
 80069b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069b8:	461a      	mov	r2, r3
 80069ba:	69fb      	ldr	r3, [r7, #28]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	6013      	str	r3, [r2, #0]
      pSrc++;
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	3301      	adds	r3, #1
 80069c4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	3301      	adds	r3, #1
 80069ca:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80069cc:	69fb      	ldr	r3, [r7, #28]
 80069ce:	3301      	adds	r3, #1
 80069d0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80069d2:	69fb      	ldr	r3, [r7, #28]
 80069d4:	3301      	adds	r3, #1
 80069d6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	3301      	adds	r3, #1
 80069dc:	61bb      	str	r3, [r7, #24]
 80069de:	69ba      	ldr	r2, [r7, #24]
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d3e2      	bcc.n	80069ac <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80069e6:	2300      	movs	r3, #0
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3724      	adds	r7, #36	@ 0x24
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr

080069f4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b08b      	sub	sp, #44	@ 0x2c
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	60b9      	str	r1, [r7, #8]
 80069fe:	4613      	mov	r3, r2
 8006a00:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006a0a:	88fb      	ldrh	r3, [r7, #6]
 8006a0c:	089b      	lsrs	r3, r3, #2
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006a12:	88fb      	ldrh	r3, [r7, #6]
 8006a14:	f003 0303 	and.w	r3, r3, #3
 8006a18:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	623b      	str	r3, [r7, #32]
 8006a1e:	e014      	b.n	8006a4a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a2a:	601a      	str	r2, [r3, #0]
    pDest++;
 8006a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a2e:	3301      	adds	r3, #1
 8006a30:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a34:	3301      	adds	r3, #1
 8006a36:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3a:	3301      	adds	r3, #1
 8006a3c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a40:	3301      	adds	r3, #1
 8006a42:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006a44:	6a3b      	ldr	r3, [r7, #32]
 8006a46:	3301      	adds	r3, #1
 8006a48:	623b      	str	r3, [r7, #32]
 8006a4a:	6a3a      	ldr	r2, [r7, #32]
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d3e6      	bcc.n	8006a20 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006a52:	8bfb      	ldrh	r3, [r7, #30]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d01e      	beq.n	8006a96 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006a5c:	69bb      	ldr	r3, [r7, #24]
 8006a5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a62:	461a      	mov	r2, r3
 8006a64:	f107 0310 	add.w	r3, r7, #16
 8006a68:	6812      	ldr	r2, [r2, #0]
 8006a6a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	6a3b      	ldr	r3, [r7, #32]
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	00db      	lsls	r3, r3, #3
 8006a74:	fa22 f303 	lsr.w	r3, r2, r3
 8006a78:	b2da      	uxtb	r2, r3
 8006a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7c:	701a      	strb	r2, [r3, #0]
      i++;
 8006a7e:	6a3b      	ldr	r3, [r7, #32]
 8006a80:	3301      	adds	r3, #1
 8006a82:	623b      	str	r3, [r7, #32]
      pDest++;
 8006a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a86:	3301      	adds	r3, #1
 8006a88:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006a8a:	8bfb      	ldrh	r3, [r7, #30]
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006a90:	8bfb      	ldrh	r3, [r7, #30]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1ea      	bne.n	8006a6c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	372c      	adds	r7, #44	@ 0x2c
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b085      	sub	sp, #20
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	781b      	ldrb	r3, [r3, #0]
 8006ab6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	785b      	ldrb	r3, [r3, #1]
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d12c      	bne.n	8006b1a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	015a      	lsls	r2, r3, #5
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	4413      	add	r3, r2
 8006ac8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	db12      	blt.n	8006af8 <USB_EPSetStall+0x54>
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d00f      	beq.n	8006af8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	015a      	lsls	r2, r3, #5
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	4413      	add	r3, r2
 8006ae0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	68ba      	ldr	r2, [r7, #8]
 8006ae8:	0151      	lsls	r1, r2, #5
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	440a      	add	r2, r1
 8006aee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006af2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006af6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	015a      	lsls	r2, r3, #5
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	4413      	add	r3, r2
 8006b00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	0151      	lsls	r1, r2, #5
 8006b0a:	68fa      	ldr	r2, [r7, #12]
 8006b0c:	440a      	add	r2, r1
 8006b0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b12:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006b16:	6013      	str	r3, [r2, #0]
 8006b18:	e02b      	b.n	8006b72 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	015a      	lsls	r2, r3, #5
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	4413      	add	r3, r2
 8006b22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	db12      	blt.n	8006b52 <USB_EPSetStall+0xae>
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d00f      	beq.n	8006b52 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	015a      	lsls	r2, r3, #5
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	4413      	add	r3, r2
 8006b3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	68ba      	ldr	r2, [r7, #8]
 8006b42:	0151      	lsls	r1, r2, #5
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	440a      	add	r2, r1
 8006b48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b4c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006b50:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	015a      	lsls	r2, r3, #5
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	4413      	add	r3, r2
 8006b5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	68ba      	ldr	r2, [r7, #8]
 8006b62:	0151      	lsls	r1, r2, #5
 8006b64:	68fa      	ldr	r2, [r7, #12]
 8006b66:	440a      	add	r2, r1
 8006b68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006b70:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006b72:	2300      	movs	r3, #0
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3714      	adds	r7, #20
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b085      	sub	sp, #20
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
 8006b88:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	785b      	ldrb	r3, [r3, #1]
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d128      	bne.n	8006bee <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	015a      	lsls	r2, r3, #5
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	4413      	add	r3, r2
 8006ba4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	68ba      	ldr	r2, [r7, #8]
 8006bac:	0151      	lsls	r1, r2, #5
 8006bae:	68fa      	ldr	r2, [r7, #12]
 8006bb0:	440a      	add	r2, r1
 8006bb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006bb6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006bba:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	791b      	ldrb	r3, [r3, #4]
 8006bc0:	2b03      	cmp	r3, #3
 8006bc2:	d003      	beq.n	8006bcc <USB_EPClearStall+0x4c>
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	791b      	ldrb	r3, [r3, #4]
 8006bc8:	2b02      	cmp	r3, #2
 8006bca:	d138      	bne.n	8006c3e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	015a      	lsls	r2, r3, #5
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	4413      	add	r3, r2
 8006bd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68ba      	ldr	r2, [r7, #8]
 8006bdc:	0151      	lsls	r1, r2, #5
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	440a      	add	r2, r1
 8006be2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006be6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bea:	6013      	str	r3, [r2, #0]
 8006bec:	e027      	b.n	8006c3e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	015a      	lsls	r2, r3, #5
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	4413      	add	r3, r2
 8006bf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	68ba      	ldr	r2, [r7, #8]
 8006bfe:	0151      	lsls	r1, r2, #5
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	440a      	add	r2, r1
 8006c04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c08:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c0c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	791b      	ldrb	r3, [r3, #4]
 8006c12:	2b03      	cmp	r3, #3
 8006c14:	d003      	beq.n	8006c1e <USB_EPClearStall+0x9e>
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	791b      	ldrb	r3, [r3, #4]
 8006c1a:	2b02      	cmp	r3, #2
 8006c1c:	d10f      	bne.n	8006c3e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	015a      	lsls	r2, r3, #5
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	4413      	add	r3, r2
 8006c26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	68ba      	ldr	r2, [r7, #8]
 8006c2e:	0151      	lsls	r1, r2, #5
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	440a      	add	r2, r1
 8006c34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c3c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3714      	adds	r7, #20
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr

08006c4c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b085      	sub	sp, #20
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	460b      	mov	r3, r1
 8006c56:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	68fa      	ldr	r2, [r7, #12]
 8006c66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c6a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006c6e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	78fb      	ldrb	r3, [r7, #3]
 8006c7a:	011b      	lsls	r3, r3, #4
 8006c7c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006c80:	68f9      	ldr	r1, [r7, #12]
 8006c82:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c86:	4313      	orrs	r3, r2
 8006c88:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3714      	adds	r7, #20
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b085      	sub	sp, #20
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	68fa      	ldr	r2, [r7, #12]
 8006cae:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006cb2:	f023 0303 	bic.w	r3, r3, #3
 8006cb6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	68fa      	ldr	r2, [r7, #12]
 8006cc2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006cc6:	f023 0302 	bic.w	r3, r3, #2
 8006cca:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006ccc:	2300      	movs	r3, #0
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3714      	adds	r7, #20
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr

08006cda <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006cda:	b480      	push	{r7}
 8006cdc:	b085      	sub	sp, #20
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006cf4:	f023 0303 	bic.w	r3, r3, #3
 8006cf8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d08:	f043 0302 	orr.w	r3, r3, #2
 8006d0c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006d0e:	2300      	movs	r3, #0
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3714      	adds	r7, #20
 8006d14:	46bd      	mov	sp, r7
 8006d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1a:	4770      	bx	lr

08006d1c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b085      	sub	sp, #20
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	695b      	ldr	r3, [r3, #20]
 8006d28:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	699b      	ldr	r3, [r3, #24]
 8006d2e:	68fa      	ldr	r2, [r7, #12]
 8006d30:	4013      	ands	r3, r2
 8006d32:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006d34:	68fb      	ldr	r3, [r7, #12]
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3714      	adds	r7, #20
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr

08006d42 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d42:	b480      	push	{r7}
 8006d44:	b085      	sub	sp, #20
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d54:	699b      	ldr	r3, [r3, #24]
 8006d56:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d5e:	69db      	ldr	r3, [r3, #28]
 8006d60:	68ba      	ldr	r2, [r7, #8]
 8006d62:	4013      	ands	r3, r2
 8006d64:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	0c1b      	lsrs	r3, r3, #16
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3714      	adds	r7, #20
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr

08006d76 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d76:	b480      	push	{r7}
 8006d78:	b085      	sub	sp, #20
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d88:	699b      	ldr	r3, [r3, #24]
 8006d8a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d92:	69db      	ldr	r3, [r3, #28]
 8006d94:	68ba      	ldr	r2, [r7, #8]
 8006d96:	4013      	ands	r3, r2
 8006d98:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	b29b      	uxth	r3, r3
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3714      	adds	r7, #20
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr

08006daa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006daa:	b480      	push	{r7}
 8006dac:	b085      	sub	sp, #20
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	6078      	str	r0, [r7, #4]
 8006db2:	460b      	mov	r3, r1
 8006db4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006dba:	78fb      	ldrb	r3, [r7, #3]
 8006dbc:	015a      	lsls	r2, r3, #5
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	4413      	add	r3, r2
 8006dc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dd0:	695b      	ldr	r3, [r3, #20]
 8006dd2:	68ba      	ldr	r2, [r7, #8]
 8006dd4:	4013      	ands	r3, r2
 8006dd6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006dd8:	68bb      	ldr	r3, [r7, #8]
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3714      	adds	r7, #20
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr

08006de6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006de6:	b480      	push	{r7}
 8006de8:	b087      	sub	sp, #28
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
 8006dee:	460b      	mov	r3, r1
 8006df0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dfc:	691b      	ldr	r3, [r3, #16]
 8006dfe:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e08:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006e0a:	78fb      	ldrb	r3, [r7, #3]
 8006e0c:	f003 030f 	and.w	r3, r3, #15
 8006e10:	68fa      	ldr	r2, [r7, #12]
 8006e12:	fa22 f303 	lsr.w	r3, r2, r3
 8006e16:	01db      	lsls	r3, r3, #7
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006e20:	78fb      	ldrb	r3, [r7, #3]
 8006e22:	015a      	lsls	r2, r3, #5
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	4413      	add	r3, r2
 8006e28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	693a      	ldr	r2, [r7, #16]
 8006e30:	4013      	ands	r3, r2
 8006e32:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006e34:	68bb      	ldr	r3, [r7, #8]
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	371c      	adds	r7, #28
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr

08006e42 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e42:	b480      	push	{r7}
 8006e44:	b083      	sub	sp, #12
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	695b      	ldr	r3, [r3, #20]
 8006e4e:	f003 0301 	and.w	r3, r3, #1
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	370c      	adds	r7, #12
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr

08006e5e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e5e:	b480      	push	{r7}
 8006e60:	b085      	sub	sp, #20
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	68fa      	ldr	r2, [r7, #12]
 8006e74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e78:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006e7c:	f023 0307 	bic.w	r3, r3, #7
 8006e80:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e94:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006e96:	2300      	movs	r3, #0
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3714      	adds	r7, #20
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea2:	4770      	bx	lr

08006ea4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b087      	sub	sp, #28
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	460b      	mov	r3, r1
 8006eae:	607a      	str	r2, [r7, #4]
 8006eb0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	333c      	adds	r3, #60	@ 0x3c
 8006eba:	3304      	adds	r3, #4
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	4a26      	ldr	r2, [pc, #152]	@ (8006f5c <USB_EP0_OutStart+0xb8>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d90a      	bls.n	8006ede <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ed4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ed8:	d101      	bne.n	8006ede <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006eda:	2300      	movs	r3, #0
 8006edc:	e037      	b.n	8006f4e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ef0:	691b      	ldr	r3, [r3, #16]
 8006ef2:	697a      	ldr	r2, [r7, #20]
 8006ef4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ef8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006efc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f04:	691b      	ldr	r3, [r3, #16]
 8006f06:	697a      	ldr	r2, [r7, #20]
 8006f08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f0c:	f043 0318 	orr.w	r3, r3, #24
 8006f10:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f18:	691b      	ldr	r3, [r3, #16]
 8006f1a:	697a      	ldr	r2, [r7, #20]
 8006f1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f20:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006f24:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006f26:	7afb      	ldrb	r3, [r7, #11]
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d10f      	bne.n	8006f4c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f32:	461a      	mov	r2, r3
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	697a      	ldr	r2, [r7, #20]
 8006f42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f46:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006f4a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	371c      	adds	r7, #28
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr
 8006f5a:	bf00      	nop
 8006f5c:	4f54300a 	.word	0x4f54300a

08006f60 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b085      	sub	sp, #20
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	3301      	adds	r3, #1
 8006f70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f78:	d901      	bls.n	8006f7e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e01b      	b.n	8006fb6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	daf2      	bge.n	8006f6c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006f86:	2300      	movs	r3, #0
 8006f88:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	691b      	ldr	r3, [r3, #16]
 8006f8e:	f043 0201 	orr.w	r2, r3, #1
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	3301      	adds	r3, #1
 8006f9a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006fa2:	d901      	bls.n	8006fa8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006fa4:	2303      	movs	r3, #3
 8006fa6:	e006      	b.n	8006fb6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	691b      	ldr	r3, [r3, #16]
 8006fac:	f003 0301 	and.w	r3, r3, #1
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d0f0      	beq.n	8006f96 <USB_CoreReset+0x36>

  return HAL_OK;
 8006fb4:	2300      	movs	r3, #0
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3714      	adds	r7, #20
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc0:	4770      	bx	lr
	...

08006fc4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	460b      	mov	r3, r1
 8006fce:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006fd0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006fd4:	f002 fcc2 	bl	800995c <USBD_static_malloc>
 8006fd8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d109      	bne.n	8006ff4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	32b0      	adds	r2, #176	@ 0xb0
 8006fea:	2100      	movs	r1, #0
 8006fec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006ff0:	2302      	movs	r3, #2
 8006ff2:	e0d4      	b.n	800719e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006ff4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006ff8:	2100      	movs	r1, #0
 8006ffa:	68f8      	ldr	r0, [r7, #12]
 8006ffc:	f002 ff1c 	bl	8009e38 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	32b0      	adds	r2, #176	@ 0xb0
 800700a:	68f9      	ldr	r1, [r7, #12]
 800700c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	32b0      	adds	r2, #176	@ 0xb0
 800701a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	7c1b      	ldrb	r3, [r3, #16]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d138      	bne.n	800709e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800702c:	4b5e      	ldr	r3, [pc, #376]	@ (80071a8 <USBD_CDC_Init+0x1e4>)
 800702e:	7819      	ldrb	r1, [r3, #0]
 8007030:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007034:	2202      	movs	r2, #2
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f002 fb6d 	bl	8009716 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800703c:	4b5a      	ldr	r3, [pc, #360]	@ (80071a8 <USBD_CDC_Init+0x1e4>)
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	f003 020f 	and.w	r2, r3, #15
 8007044:	6879      	ldr	r1, [r7, #4]
 8007046:	4613      	mov	r3, r2
 8007048:	009b      	lsls	r3, r3, #2
 800704a:	4413      	add	r3, r2
 800704c:	009b      	lsls	r3, r3, #2
 800704e:	440b      	add	r3, r1
 8007050:	3324      	adds	r3, #36	@ 0x24
 8007052:	2201      	movs	r2, #1
 8007054:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007056:	4b55      	ldr	r3, [pc, #340]	@ (80071ac <USBD_CDC_Init+0x1e8>)
 8007058:	7819      	ldrb	r1, [r3, #0]
 800705a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800705e:	2202      	movs	r2, #2
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f002 fb58 	bl	8009716 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007066:	4b51      	ldr	r3, [pc, #324]	@ (80071ac <USBD_CDC_Init+0x1e8>)
 8007068:	781b      	ldrb	r3, [r3, #0]
 800706a:	f003 020f 	and.w	r2, r3, #15
 800706e:	6879      	ldr	r1, [r7, #4]
 8007070:	4613      	mov	r3, r2
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	4413      	add	r3, r2
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	440b      	add	r3, r1
 800707a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800707e:	2201      	movs	r2, #1
 8007080:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007082:	4b4b      	ldr	r3, [pc, #300]	@ (80071b0 <USBD_CDC_Init+0x1ec>)
 8007084:	781b      	ldrb	r3, [r3, #0]
 8007086:	f003 020f 	and.w	r2, r3, #15
 800708a:	6879      	ldr	r1, [r7, #4]
 800708c:	4613      	mov	r3, r2
 800708e:	009b      	lsls	r3, r3, #2
 8007090:	4413      	add	r3, r2
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	440b      	add	r3, r1
 8007096:	3326      	adds	r3, #38	@ 0x26
 8007098:	2210      	movs	r2, #16
 800709a:	801a      	strh	r2, [r3, #0]
 800709c:	e035      	b.n	800710a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800709e:	4b42      	ldr	r3, [pc, #264]	@ (80071a8 <USBD_CDC_Init+0x1e4>)
 80070a0:	7819      	ldrb	r1, [r3, #0]
 80070a2:	2340      	movs	r3, #64	@ 0x40
 80070a4:	2202      	movs	r2, #2
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f002 fb35 	bl	8009716 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80070ac:	4b3e      	ldr	r3, [pc, #248]	@ (80071a8 <USBD_CDC_Init+0x1e4>)
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	f003 020f 	and.w	r2, r3, #15
 80070b4:	6879      	ldr	r1, [r7, #4]
 80070b6:	4613      	mov	r3, r2
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	4413      	add	r3, r2
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	440b      	add	r3, r1
 80070c0:	3324      	adds	r3, #36	@ 0x24
 80070c2:	2201      	movs	r2, #1
 80070c4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80070c6:	4b39      	ldr	r3, [pc, #228]	@ (80071ac <USBD_CDC_Init+0x1e8>)
 80070c8:	7819      	ldrb	r1, [r3, #0]
 80070ca:	2340      	movs	r3, #64	@ 0x40
 80070cc:	2202      	movs	r2, #2
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f002 fb21 	bl	8009716 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80070d4:	4b35      	ldr	r3, [pc, #212]	@ (80071ac <USBD_CDC_Init+0x1e8>)
 80070d6:	781b      	ldrb	r3, [r3, #0]
 80070d8:	f003 020f 	and.w	r2, r3, #15
 80070dc:	6879      	ldr	r1, [r7, #4]
 80070de:	4613      	mov	r3, r2
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	4413      	add	r3, r2
 80070e4:	009b      	lsls	r3, r3, #2
 80070e6:	440b      	add	r3, r1
 80070e8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80070ec:	2201      	movs	r2, #1
 80070ee:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80070f0:	4b2f      	ldr	r3, [pc, #188]	@ (80071b0 <USBD_CDC_Init+0x1ec>)
 80070f2:	781b      	ldrb	r3, [r3, #0]
 80070f4:	f003 020f 	and.w	r2, r3, #15
 80070f8:	6879      	ldr	r1, [r7, #4]
 80070fa:	4613      	mov	r3, r2
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	4413      	add	r3, r2
 8007100:	009b      	lsls	r3, r3, #2
 8007102:	440b      	add	r3, r1
 8007104:	3326      	adds	r3, #38	@ 0x26
 8007106:	2210      	movs	r2, #16
 8007108:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800710a:	4b29      	ldr	r3, [pc, #164]	@ (80071b0 <USBD_CDC_Init+0x1ec>)
 800710c:	7819      	ldrb	r1, [r3, #0]
 800710e:	2308      	movs	r3, #8
 8007110:	2203      	movs	r2, #3
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f002 faff 	bl	8009716 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007118:	4b25      	ldr	r3, [pc, #148]	@ (80071b0 <USBD_CDC_Init+0x1ec>)
 800711a:	781b      	ldrb	r3, [r3, #0]
 800711c:	f003 020f 	and.w	r2, r3, #15
 8007120:	6879      	ldr	r1, [r7, #4]
 8007122:	4613      	mov	r3, r2
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	4413      	add	r3, r2
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	440b      	add	r3, r1
 800712c:	3324      	adds	r3, #36	@ 0x24
 800712e:	2201      	movs	r2, #1
 8007130:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2200      	movs	r2, #0
 8007136:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007140:	687a      	ldr	r2, [r7, #4]
 8007142:	33b0      	adds	r3, #176	@ 0xb0
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	4413      	add	r3, r2
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2200      	movs	r2, #0
 8007152:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2200      	movs	r2, #0
 800715a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007164:	2b00      	cmp	r3, #0
 8007166:	d101      	bne.n	800716c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007168:	2302      	movs	r3, #2
 800716a:	e018      	b.n	800719e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	7c1b      	ldrb	r3, [r3, #16]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d10a      	bne.n	800718a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007174:	4b0d      	ldr	r3, [pc, #52]	@ (80071ac <USBD_CDC_Init+0x1e8>)
 8007176:	7819      	ldrb	r1, [r3, #0]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800717e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f002 fbb6 	bl	80098f4 <USBD_LL_PrepareReceive>
 8007188:	e008      	b.n	800719c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800718a:	4b08      	ldr	r3, [pc, #32]	@ (80071ac <USBD_CDC_Init+0x1e8>)
 800718c:	7819      	ldrb	r1, [r3, #0]
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007194:	2340      	movs	r3, #64	@ 0x40
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f002 fbac 	bl	80098f4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800719c:	2300      	movs	r3, #0
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3710      	adds	r7, #16
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	20000093 	.word	0x20000093
 80071ac:	20000094 	.word	0x20000094
 80071b0:	20000095 	.word	0x20000095

080071b4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	460b      	mov	r3, r1
 80071be:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80071c0:	4b3a      	ldr	r3, [pc, #232]	@ (80072ac <USBD_CDC_DeInit+0xf8>)
 80071c2:	781b      	ldrb	r3, [r3, #0]
 80071c4:	4619      	mov	r1, r3
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f002 facb 	bl	8009762 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80071cc:	4b37      	ldr	r3, [pc, #220]	@ (80072ac <USBD_CDC_DeInit+0xf8>)
 80071ce:	781b      	ldrb	r3, [r3, #0]
 80071d0:	f003 020f 	and.w	r2, r3, #15
 80071d4:	6879      	ldr	r1, [r7, #4]
 80071d6:	4613      	mov	r3, r2
 80071d8:	009b      	lsls	r3, r3, #2
 80071da:	4413      	add	r3, r2
 80071dc:	009b      	lsls	r3, r3, #2
 80071de:	440b      	add	r3, r1
 80071e0:	3324      	adds	r3, #36	@ 0x24
 80071e2:	2200      	movs	r2, #0
 80071e4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80071e6:	4b32      	ldr	r3, [pc, #200]	@ (80072b0 <USBD_CDC_DeInit+0xfc>)
 80071e8:	781b      	ldrb	r3, [r3, #0]
 80071ea:	4619      	mov	r1, r3
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f002 fab8 	bl	8009762 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80071f2:	4b2f      	ldr	r3, [pc, #188]	@ (80072b0 <USBD_CDC_DeInit+0xfc>)
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	f003 020f 	and.w	r2, r3, #15
 80071fa:	6879      	ldr	r1, [r7, #4]
 80071fc:	4613      	mov	r3, r2
 80071fe:	009b      	lsls	r3, r3, #2
 8007200:	4413      	add	r3, r2
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	440b      	add	r3, r1
 8007206:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800720a:	2200      	movs	r2, #0
 800720c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800720e:	4b29      	ldr	r3, [pc, #164]	@ (80072b4 <USBD_CDC_DeInit+0x100>)
 8007210:	781b      	ldrb	r3, [r3, #0]
 8007212:	4619      	mov	r1, r3
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f002 faa4 	bl	8009762 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800721a:	4b26      	ldr	r3, [pc, #152]	@ (80072b4 <USBD_CDC_DeInit+0x100>)
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	f003 020f 	and.w	r2, r3, #15
 8007222:	6879      	ldr	r1, [r7, #4]
 8007224:	4613      	mov	r3, r2
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	4413      	add	r3, r2
 800722a:	009b      	lsls	r3, r3, #2
 800722c:	440b      	add	r3, r1
 800722e:	3324      	adds	r3, #36	@ 0x24
 8007230:	2200      	movs	r2, #0
 8007232:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007234:	4b1f      	ldr	r3, [pc, #124]	@ (80072b4 <USBD_CDC_DeInit+0x100>)
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	f003 020f 	and.w	r2, r3, #15
 800723c:	6879      	ldr	r1, [r7, #4]
 800723e:	4613      	mov	r3, r2
 8007240:	009b      	lsls	r3, r3, #2
 8007242:	4413      	add	r3, r2
 8007244:	009b      	lsls	r3, r3, #2
 8007246:	440b      	add	r3, r1
 8007248:	3326      	adds	r3, #38	@ 0x26
 800724a:	2200      	movs	r2, #0
 800724c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	32b0      	adds	r2, #176	@ 0xb0
 8007258:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d01f      	beq.n	80072a0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	33b0      	adds	r3, #176	@ 0xb0
 800726a:	009b      	lsls	r3, r3, #2
 800726c:	4413      	add	r3, r2
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	32b0      	adds	r2, #176	@ 0xb0
 800727e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007282:	4618      	mov	r0, r3
 8007284:	f002 fb78 	bl	8009978 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	32b0      	adds	r2, #176	@ 0xb0
 8007292:	2100      	movs	r1, #0
 8007294:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80072a0:	2300      	movs	r3, #0
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3708      	adds	r7, #8
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	20000093 	.word	0x20000093
 80072b0:	20000094 	.word	0x20000094
 80072b4:	20000095 	.word	0x20000095

080072b8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b086      	sub	sp, #24
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	32b0      	adds	r2, #176	@ 0xb0
 80072cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072d0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80072d2:	2300      	movs	r3, #0
 80072d4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80072d6:	2300      	movs	r3, #0
 80072d8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80072da:	2300      	movs	r3, #0
 80072dc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d101      	bne.n	80072e8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80072e4:	2303      	movs	r3, #3
 80072e6:	e0bf      	b.n	8007468 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	781b      	ldrb	r3, [r3, #0]
 80072ec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d050      	beq.n	8007396 <USBD_CDC_Setup+0xde>
 80072f4:	2b20      	cmp	r3, #32
 80072f6:	f040 80af 	bne.w	8007458 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	88db      	ldrh	r3, [r3, #6]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d03a      	beq.n	8007378 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	781b      	ldrb	r3, [r3, #0]
 8007306:	b25b      	sxtb	r3, r3
 8007308:	2b00      	cmp	r3, #0
 800730a:	da1b      	bge.n	8007344 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	33b0      	adds	r3, #176	@ 0xb0
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	4413      	add	r3, r2
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	689b      	ldr	r3, [r3, #8]
 800731e:	683a      	ldr	r2, [r7, #0]
 8007320:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007322:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007324:	683a      	ldr	r2, [r7, #0]
 8007326:	88d2      	ldrh	r2, [r2, #6]
 8007328:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	88db      	ldrh	r3, [r3, #6]
 800732e:	2b07      	cmp	r3, #7
 8007330:	bf28      	it	cs
 8007332:	2307      	movcs	r3, #7
 8007334:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	89fa      	ldrh	r2, [r7, #14]
 800733a:	4619      	mov	r1, r3
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f001 fd87 	bl	8008e50 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007342:	e090      	b.n	8007466 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	785a      	ldrb	r2, [r3, #1]
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	88db      	ldrh	r3, [r3, #6]
 8007352:	2b3f      	cmp	r3, #63	@ 0x3f
 8007354:	d803      	bhi.n	800735e <USBD_CDC_Setup+0xa6>
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	88db      	ldrh	r3, [r3, #6]
 800735a:	b2da      	uxtb	r2, r3
 800735c:	e000      	b.n	8007360 <USBD_CDC_Setup+0xa8>
 800735e:	2240      	movs	r2, #64	@ 0x40
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007366:	6939      	ldr	r1, [r7, #16]
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800736e:	461a      	mov	r2, r3
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f001 fd99 	bl	8008ea8 <USBD_CtlPrepareRx>
      break;
 8007376:	e076      	b.n	8007466 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	33b0      	adds	r3, #176	@ 0xb0
 8007382:	009b      	lsls	r3, r3, #2
 8007384:	4413      	add	r3, r2
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	683a      	ldr	r2, [r7, #0]
 800738c:	7850      	ldrb	r0, [r2, #1]
 800738e:	2200      	movs	r2, #0
 8007390:	6839      	ldr	r1, [r7, #0]
 8007392:	4798      	blx	r3
      break;
 8007394:	e067      	b.n	8007466 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	785b      	ldrb	r3, [r3, #1]
 800739a:	2b0b      	cmp	r3, #11
 800739c:	d851      	bhi.n	8007442 <USBD_CDC_Setup+0x18a>
 800739e:	a201      	add	r2, pc, #4	@ (adr r2, 80073a4 <USBD_CDC_Setup+0xec>)
 80073a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073a4:	080073d5 	.word	0x080073d5
 80073a8:	08007451 	.word	0x08007451
 80073ac:	08007443 	.word	0x08007443
 80073b0:	08007443 	.word	0x08007443
 80073b4:	08007443 	.word	0x08007443
 80073b8:	08007443 	.word	0x08007443
 80073bc:	08007443 	.word	0x08007443
 80073c0:	08007443 	.word	0x08007443
 80073c4:	08007443 	.word	0x08007443
 80073c8:	08007443 	.word	0x08007443
 80073cc:	080073ff 	.word	0x080073ff
 80073d0:	08007429 	.word	0x08007429
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	2b03      	cmp	r3, #3
 80073de:	d107      	bne.n	80073f0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80073e0:	f107 030a 	add.w	r3, r7, #10
 80073e4:	2202      	movs	r2, #2
 80073e6:	4619      	mov	r1, r3
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f001 fd31 	bl	8008e50 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80073ee:	e032      	b.n	8007456 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80073f0:	6839      	ldr	r1, [r7, #0]
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f001 fcbb 	bl	8008d6e <USBD_CtlError>
            ret = USBD_FAIL;
 80073f8:	2303      	movs	r3, #3
 80073fa:	75fb      	strb	r3, [r7, #23]
          break;
 80073fc:	e02b      	b.n	8007456 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007404:	b2db      	uxtb	r3, r3
 8007406:	2b03      	cmp	r3, #3
 8007408:	d107      	bne.n	800741a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800740a:	f107 030d 	add.w	r3, r7, #13
 800740e:	2201      	movs	r2, #1
 8007410:	4619      	mov	r1, r3
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f001 fd1c 	bl	8008e50 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007418:	e01d      	b.n	8007456 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800741a:	6839      	ldr	r1, [r7, #0]
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f001 fca6 	bl	8008d6e <USBD_CtlError>
            ret = USBD_FAIL;
 8007422:	2303      	movs	r3, #3
 8007424:	75fb      	strb	r3, [r7, #23]
          break;
 8007426:	e016      	b.n	8007456 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800742e:	b2db      	uxtb	r3, r3
 8007430:	2b03      	cmp	r3, #3
 8007432:	d00f      	beq.n	8007454 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007434:	6839      	ldr	r1, [r7, #0]
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f001 fc99 	bl	8008d6e <USBD_CtlError>
            ret = USBD_FAIL;
 800743c:	2303      	movs	r3, #3
 800743e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007440:	e008      	b.n	8007454 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007442:	6839      	ldr	r1, [r7, #0]
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f001 fc92 	bl	8008d6e <USBD_CtlError>
          ret = USBD_FAIL;
 800744a:	2303      	movs	r3, #3
 800744c:	75fb      	strb	r3, [r7, #23]
          break;
 800744e:	e002      	b.n	8007456 <USBD_CDC_Setup+0x19e>
          break;
 8007450:	bf00      	nop
 8007452:	e008      	b.n	8007466 <USBD_CDC_Setup+0x1ae>
          break;
 8007454:	bf00      	nop
      }
      break;
 8007456:	e006      	b.n	8007466 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007458:	6839      	ldr	r1, [r7, #0]
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f001 fc87 	bl	8008d6e <USBD_CtlError>
      ret = USBD_FAIL;
 8007460:	2303      	movs	r3, #3
 8007462:	75fb      	strb	r3, [r7, #23]
      break;
 8007464:	bf00      	nop
  }

  return (uint8_t)ret;
 8007466:	7dfb      	ldrb	r3, [r7, #23]
}
 8007468:	4618      	mov	r0, r3
 800746a:	3718      	adds	r7, #24
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}

08007470 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	460b      	mov	r3, r1
 800747a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007482:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	32b0      	adds	r2, #176	@ 0xb0
 800748e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d101      	bne.n	800749a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007496:	2303      	movs	r3, #3
 8007498:	e065      	b.n	8007566 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	32b0      	adds	r2, #176	@ 0xb0
 80074a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074a8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80074aa:	78fb      	ldrb	r3, [r7, #3]
 80074ac:	f003 020f 	and.w	r2, r3, #15
 80074b0:	6879      	ldr	r1, [r7, #4]
 80074b2:	4613      	mov	r3, r2
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	4413      	add	r3, r2
 80074b8:	009b      	lsls	r3, r3, #2
 80074ba:	440b      	add	r3, r1
 80074bc:	3318      	adds	r3, #24
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d02f      	beq.n	8007524 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80074c4:	78fb      	ldrb	r3, [r7, #3]
 80074c6:	f003 020f 	and.w	r2, r3, #15
 80074ca:	6879      	ldr	r1, [r7, #4]
 80074cc:	4613      	mov	r3, r2
 80074ce:	009b      	lsls	r3, r3, #2
 80074d0:	4413      	add	r3, r2
 80074d2:	009b      	lsls	r3, r3, #2
 80074d4:	440b      	add	r3, r1
 80074d6:	3318      	adds	r3, #24
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	78fb      	ldrb	r3, [r7, #3]
 80074dc:	f003 010f 	and.w	r1, r3, #15
 80074e0:	68f8      	ldr	r0, [r7, #12]
 80074e2:	460b      	mov	r3, r1
 80074e4:	00db      	lsls	r3, r3, #3
 80074e6:	440b      	add	r3, r1
 80074e8:	009b      	lsls	r3, r3, #2
 80074ea:	4403      	add	r3, r0
 80074ec:	331c      	adds	r3, #28
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	fbb2 f1f3 	udiv	r1, r2, r3
 80074f4:	fb01 f303 	mul.w	r3, r1, r3
 80074f8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d112      	bne.n	8007524 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80074fe:	78fb      	ldrb	r3, [r7, #3]
 8007500:	f003 020f 	and.w	r2, r3, #15
 8007504:	6879      	ldr	r1, [r7, #4]
 8007506:	4613      	mov	r3, r2
 8007508:	009b      	lsls	r3, r3, #2
 800750a:	4413      	add	r3, r2
 800750c:	009b      	lsls	r3, r3, #2
 800750e:	440b      	add	r3, r1
 8007510:	3318      	adds	r3, #24
 8007512:	2200      	movs	r2, #0
 8007514:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007516:	78f9      	ldrb	r1, [r7, #3]
 8007518:	2300      	movs	r3, #0
 800751a:	2200      	movs	r2, #0
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f002 f9c8 	bl	80098b2 <USBD_LL_Transmit>
 8007522:	e01f      	b.n	8007564 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	2200      	movs	r2, #0
 8007528:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	33b0      	adds	r3, #176	@ 0xb0
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	4413      	add	r3, r2
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	691b      	ldr	r3, [r3, #16]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d010      	beq.n	8007564 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	33b0      	adds	r3, #176	@ 0xb0
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	4413      	add	r3, r2
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	691b      	ldr	r3, [r3, #16]
 8007554:	68ba      	ldr	r2, [r7, #8]
 8007556:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800755a:	68ba      	ldr	r2, [r7, #8]
 800755c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007560:	78fa      	ldrb	r2, [r7, #3]
 8007562:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007564:	2300      	movs	r3, #0
}
 8007566:	4618      	mov	r0, r3
 8007568:	3710      	adds	r7, #16
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}

0800756e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800756e:	b580      	push	{r7, lr}
 8007570:	b084      	sub	sp, #16
 8007572:	af00      	add	r7, sp, #0
 8007574:	6078      	str	r0, [r7, #4]
 8007576:	460b      	mov	r3, r1
 8007578:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	32b0      	adds	r2, #176	@ 0xb0
 8007584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007588:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	32b0      	adds	r2, #176	@ 0xb0
 8007594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d101      	bne.n	80075a0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800759c:	2303      	movs	r3, #3
 800759e:	e01a      	b.n	80075d6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80075a0:	78fb      	ldrb	r3, [r7, #3]
 80075a2:	4619      	mov	r1, r3
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f002 f9c6 	bl	8009936 <USBD_LL_GetRxDataSize>
 80075aa:	4602      	mov	r2, r0
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80075b8:	687a      	ldr	r2, [r7, #4]
 80075ba:	33b0      	adds	r3, #176	@ 0xb0
 80075bc:	009b      	lsls	r3, r3, #2
 80075be:	4413      	add	r3, r2
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	68fa      	ldr	r2, [r7, #12]
 80075c6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80075d0:	4611      	mov	r1, r2
 80075d2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80075d4:	2300      	movs	r3, #0
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3710      	adds	r7, #16
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}

080075de <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80075de:	b580      	push	{r7, lr}
 80075e0:	b084      	sub	sp, #16
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	32b0      	adds	r2, #176	@ 0xb0
 80075f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075f4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d101      	bne.n	8007600 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80075fc:	2303      	movs	r3, #3
 80075fe:	e024      	b.n	800764a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007606:	687a      	ldr	r2, [r7, #4]
 8007608:	33b0      	adds	r3, #176	@ 0xb0
 800760a:	009b      	lsls	r3, r3, #2
 800760c:	4413      	add	r3, r2
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d019      	beq.n	8007648 <USBD_CDC_EP0_RxReady+0x6a>
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800761a:	2bff      	cmp	r3, #255	@ 0xff
 800761c:	d014      	beq.n	8007648 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007624:	687a      	ldr	r2, [r7, #4]
 8007626:	33b0      	adds	r3, #176	@ 0xb0
 8007628:	009b      	lsls	r3, r3, #2
 800762a:	4413      	add	r3, r2
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	689b      	ldr	r3, [r3, #8]
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007636:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007638:	68fa      	ldr	r2, [r7, #12]
 800763a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800763e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	22ff      	movs	r2, #255	@ 0xff
 8007644:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007648:	2300      	movs	r3, #0
}
 800764a:	4618      	mov	r0, r3
 800764c:	3710      	adds	r7, #16
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}
	...

08007654 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b086      	sub	sp, #24
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800765c:	2182      	movs	r1, #130	@ 0x82
 800765e:	4818      	ldr	r0, [pc, #96]	@ (80076c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007660:	f000 fd4f 	bl	8008102 <USBD_GetEpDesc>
 8007664:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007666:	2101      	movs	r1, #1
 8007668:	4815      	ldr	r0, [pc, #84]	@ (80076c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800766a:	f000 fd4a 	bl	8008102 <USBD_GetEpDesc>
 800766e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007670:	2181      	movs	r1, #129	@ 0x81
 8007672:	4813      	ldr	r0, [pc, #76]	@ (80076c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007674:	f000 fd45 	bl	8008102 <USBD_GetEpDesc>
 8007678:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d002      	beq.n	8007686 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	2210      	movs	r2, #16
 8007684:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d006      	beq.n	800769a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	2200      	movs	r2, #0
 8007690:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007694:	711a      	strb	r2, [r3, #4]
 8007696:	2200      	movs	r2, #0
 8007698:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d006      	beq.n	80076ae <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2200      	movs	r2, #0
 80076a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80076a8:	711a      	strb	r2, [r3, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2243      	movs	r2, #67	@ 0x43
 80076b2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80076b4:	4b02      	ldr	r3, [pc, #8]	@ (80076c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3718      	adds	r7, #24
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}
 80076be:	bf00      	nop
 80076c0:	20000050 	.word	0x20000050

080076c4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b086      	sub	sp, #24
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80076cc:	2182      	movs	r1, #130	@ 0x82
 80076ce:	4818      	ldr	r0, [pc, #96]	@ (8007730 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80076d0:	f000 fd17 	bl	8008102 <USBD_GetEpDesc>
 80076d4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80076d6:	2101      	movs	r1, #1
 80076d8:	4815      	ldr	r0, [pc, #84]	@ (8007730 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80076da:	f000 fd12 	bl	8008102 <USBD_GetEpDesc>
 80076de:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80076e0:	2181      	movs	r1, #129	@ 0x81
 80076e2:	4813      	ldr	r0, [pc, #76]	@ (8007730 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80076e4:	f000 fd0d 	bl	8008102 <USBD_GetEpDesc>
 80076e8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d002      	beq.n	80076f6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	2210      	movs	r2, #16
 80076f4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d006      	beq.n	800770a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	2200      	movs	r2, #0
 8007700:	711a      	strb	r2, [r3, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	f042 0202 	orr.w	r2, r2, #2
 8007708:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d006      	beq.n	800771e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2200      	movs	r2, #0
 8007714:	711a      	strb	r2, [r3, #4]
 8007716:	2200      	movs	r2, #0
 8007718:	f042 0202 	orr.w	r2, r2, #2
 800771c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2243      	movs	r2, #67	@ 0x43
 8007722:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007724:	4b02      	ldr	r3, [pc, #8]	@ (8007730 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007726:	4618      	mov	r0, r3
 8007728:	3718      	adds	r7, #24
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}
 800772e:	bf00      	nop
 8007730:	20000050 	.word	0x20000050

08007734 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b086      	sub	sp, #24
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800773c:	2182      	movs	r1, #130	@ 0x82
 800773e:	4818      	ldr	r0, [pc, #96]	@ (80077a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007740:	f000 fcdf 	bl	8008102 <USBD_GetEpDesc>
 8007744:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007746:	2101      	movs	r1, #1
 8007748:	4815      	ldr	r0, [pc, #84]	@ (80077a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800774a:	f000 fcda 	bl	8008102 <USBD_GetEpDesc>
 800774e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007750:	2181      	movs	r1, #129	@ 0x81
 8007752:	4813      	ldr	r0, [pc, #76]	@ (80077a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007754:	f000 fcd5 	bl	8008102 <USBD_GetEpDesc>
 8007758:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d002      	beq.n	8007766 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007760:	697b      	ldr	r3, [r7, #20]
 8007762:	2210      	movs	r2, #16
 8007764:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d006      	beq.n	800777a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	2200      	movs	r2, #0
 8007770:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007774:	711a      	strb	r2, [r3, #4]
 8007776:	2200      	movs	r2, #0
 8007778:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d006      	beq.n	800778e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2200      	movs	r2, #0
 8007784:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007788:	711a      	strb	r2, [r3, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2243      	movs	r2, #67	@ 0x43
 8007792:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007794:	4b02      	ldr	r3, [pc, #8]	@ (80077a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007796:	4618      	mov	r0, r3
 8007798:	3718      	adds	r7, #24
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
 800779e:	bf00      	nop
 80077a0:	20000050 	.word	0x20000050

080077a4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	220a      	movs	r2, #10
 80077b0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80077b2:	4b03      	ldr	r3, [pc, #12]	@ (80077c0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	370c      	adds	r7, #12
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr
 80077c0:	2000000c 	.word	0x2000000c

080077c4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d101      	bne.n	80077d8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80077d4:	2303      	movs	r3, #3
 80077d6:	e009      	b.n	80077ec <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	33b0      	adds	r3, #176	@ 0xb0
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	4413      	add	r3, r2
 80077e6:	683a      	ldr	r2, [r7, #0]
 80077e8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80077ea:	2300      	movs	r3, #0
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	370c      	adds	r7, #12
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr

080077f8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b087      	sub	sp, #28
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	60f8      	str	r0, [r7, #12]
 8007800:	60b9      	str	r1, [r7, #8]
 8007802:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	32b0      	adds	r2, #176	@ 0xb0
 800780e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007812:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d101      	bne.n	800781e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800781a:	2303      	movs	r3, #3
 800781c:	e008      	b.n	8007830 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	68ba      	ldr	r2, [r7, #8]
 8007822:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	687a      	ldr	r2, [r7, #4]
 800782a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800782e:	2300      	movs	r3, #0
}
 8007830:	4618      	mov	r0, r3
 8007832:	371c      	adds	r7, #28
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr

0800783c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800783c:	b480      	push	{r7}
 800783e:	b085      	sub	sp, #20
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	32b0      	adds	r2, #176	@ 0xb0
 8007850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007854:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d101      	bne.n	8007860 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800785c:	2303      	movs	r3, #3
 800785e:	e004      	b.n	800786a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	683a      	ldr	r2, [r7, #0]
 8007864:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007868:	2300      	movs	r3, #0
}
 800786a:	4618      	mov	r0, r3
 800786c:	3714      	adds	r7, #20
 800786e:	46bd      	mov	sp, r7
 8007870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007874:	4770      	bx	lr
	...

08007878 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b084      	sub	sp, #16
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	32b0      	adds	r2, #176	@ 0xb0
 800788a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800788e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007890:	2301      	movs	r3, #1
 8007892:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d101      	bne.n	800789e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800789a:	2303      	movs	r3, #3
 800789c:	e025      	b.n	80078ea <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d11f      	bne.n	80078e8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80078b0:	4b10      	ldr	r3, [pc, #64]	@ (80078f4 <USBD_CDC_TransmitPacket+0x7c>)
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	f003 020f 	and.w	r2, r3, #15
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	4613      	mov	r3, r2
 80078c2:	009b      	lsls	r3, r3, #2
 80078c4:	4413      	add	r3, r2
 80078c6:	009b      	lsls	r3, r3, #2
 80078c8:	4403      	add	r3, r0
 80078ca:	3318      	adds	r3, #24
 80078cc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80078ce:	4b09      	ldr	r3, [pc, #36]	@ (80078f4 <USBD_CDC_TransmitPacket+0x7c>)
 80078d0:	7819      	ldrb	r1, [r3, #0]
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f001 ffe7 	bl	80098b2 <USBD_LL_Transmit>

    ret = USBD_OK;
 80078e4:	2300      	movs	r3, #0
 80078e6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80078e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3710      	adds	r7, #16
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	bf00      	nop
 80078f4:	20000093 	.word	0x20000093

080078f8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b084      	sub	sp, #16
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	32b0      	adds	r2, #176	@ 0xb0
 800790a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800790e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	32b0      	adds	r2, #176	@ 0xb0
 800791a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d101      	bne.n	8007926 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007922:	2303      	movs	r3, #3
 8007924:	e018      	b.n	8007958 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	7c1b      	ldrb	r3, [r3, #16]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d10a      	bne.n	8007944 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800792e:	4b0c      	ldr	r3, [pc, #48]	@ (8007960 <USBD_CDC_ReceivePacket+0x68>)
 8007930:	7819      	ldrb	r1, [r3, #0]
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007938:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f001 ffd9 	bl	80098f4 <USBD_LL_PrepareReceive>
 8007942:	e008      	b.n	8007956 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007944:	4b06      	ldr	r3, [pc, #24]	@ (8007960 <USBD_CDC_ReceivePacket+0x68>)
 8007946:	7819      	ldrb	r1, [r3, #0]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800794e:	2340      	movs	r3, #64	@ 0x40
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f001 ffcf 	bl	80098f4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007956:	2300      	movs	r3, #0
}
 8007958:	4618      	mov	r0, r3
 800795a:	3710      	adds	r7, #16
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}
 8007960:	20000094 	.word	0x20000094

08007964 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b086      	sub	sp, #24
 8007968:	af00      	add	r7, sp, #0
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	60b9      	str	r1, [r7, #8]
 800796e:	4613      	mov	r3, r2
 8007970:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d101      	bne.n	800797c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007978:	2303      	movs	r3, #3
 800797a:	e01f      	b.n	80079bc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2200      	movs	r2, #0
 8007980:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2200      	movs	r2, #0
 8007988:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d003      	beq.n	80079a2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	68ba      	ldr	r2, [r7, #8]
 800799e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2201      	movs	r2, #1
 80079a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	79fa      	ldrb	r2, [r7, #7]
 80079ae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80079b0:	68f8      	ldr	r0, [r7, #12]
 80079b2:	f001 fe49 	bl	8009648 <USBD_LL_Init>
 80079b6:	4603      	mov	r3, r0
 80079b8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80079ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3718      	adds	r7, #24
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}

080079c4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b084      	sub	sp, #16
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
 80079cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80079ce:	2300      	movs	r3, #0
 80079d0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d101      	bne.n	80079dc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80079d8:	2303      	movs	r3, #3
 80079da:	e025      	b.n	8007a28 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	683a      	ldr	r2, [r7, #0]
 80079e0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	32ae      	adds	r2, #174	@ 0xae
 80079ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d00f      	beq.n	8007a18 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	32ae      	adds	r2, #174	@ 0xae
 8007a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a08:	f107 020e 	add.w	r2, r7, #14
 8007a0c:	4610      	mov	r0, r2
 8007a0e:	4798      	blx	r3
 8007a10:	4602      	mov	r2, r0
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007a1e:	1c5a      	adds	r2, r3, #1
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007a26:	2300      	movs	r3, #0
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	3710      	adds	r7, #16
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b082      	sub	sp, #8
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f001 fe51 	bl	80096e0 <USBD_LL_Start>
 8007a3e:	4603      	mov	r3, r0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3708      	adds	r7, #8
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b083      	sub	sp, #12
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007a50:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	370c      	adds	r7, #12
 8007a56:	46bd      	mov	sp, r7
 8007a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5c:	4770      	bx	lr

08007a5e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007a5e:	b580      	push	{r7, lr}
 8007a60:	b084      	sub	sp, #16
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	6078      	str	r0, [r7, #4]
 8007a66:	460b      	mov	r3, r1
 8007a68:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d009      	beq.n	8007a8c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	78fa      	ldrb	r2, [r7, #3]
 8007a82:	4611      	mov	r1, r2
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	4798      	blx	r3
 8007a88:	4603      	mov	r3, r0
 8007a8a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3710      	adds	r7, #16
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}

08007a96 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007a96:	b580      	push	{r7, lr}
 8007a98:	b084      	sub	sp, #16
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	6078      	str	r0, [r7, #4]
 8007a9e:	460b      	mov	r3, r1
 8007aa0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	78fa      	ldrb	r2, [r7, #3]
 8007ab0:	4611      	mov	r1, r2
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	4798      	blx	r3
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d001      	beq.n	8007ac0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007abc:	2303      	movs	r3, #3
 8007abe:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3710      	adds	r7, #16
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}

08007aca <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007aca:	b580      	push	{r7, lr}
 8007acc:	b084      	sub	sp, #16
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	6078      	str	r0, [r7, #4]
 8007ad2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007ada:	6839      	ldr	r1, [r7, #0]
 8007adc:	4618      	mov	r0, r3
 8007ade:	f001 f90c 	bl	8008cfa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007af0:	461a      	mov	r2, r3
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007afe:	f003 031f 	and.w	r3, r3, #31
 8007b02:	2b02      	cmp	r3, #2
 8007b04:	d01a      	beq.n	8007b3c <USBD_LL_SetupStage+0x72>
 8007b06:	2b02      	cmp	r3, #2
 8007b08:	d822      	bhi.n	8007b50 <USBD_LL_SetupStage+0x86>
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d002      	beq.n	8007b14 <USBD_LL_SetupStage+0x4a>
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d00a      	beq.n	8007b28 <USBD_LL_SetupStage+0x5e>
 8007b12:	e01d      	b.n	8007b50 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f000 fb63 	bl	80081e8 <USBD_StdDevReq>
 8007b22:	4603      	mov	r3, r0
 8007b24:	73fb      	strb	r3, [r7, #15]
      break;
 8007b26:	e020      	b.n	8007b6a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007b2e:	4619      	mov	r1, r3
 8007b30:	6878      	ldr	r0, [r7, #4]
 8007b32:	f000 fbcb 	bl	80082cc <USBD_StdItfReq>
 8007b36:	4603      	mov	r3, r0
 8007b38:	73fb      	strb	r3, [r7, #15]
      break;
 8007b3a:	e016      	b.n	8007b6a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007b42:	4619      	mov	r1, r3
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f000 fc2d 	bl	80083a4 <USBD_StdEPReq>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	73fb      	strb	r3, [r7, #15]
      break;
 8007b4e:	e00c      	b.n	8007b6a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007b56:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007b5a:	b2db      	uxtb	r3, r3
 8007b5c:	4619      	mov	r1, r3
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f001 fe1e 	bl	80097a0 <USBD_LL_StallEP>
 8007b64:	4603      	mov	r3, r0
 8007b66:	73fb      	strb	r3, [r7, #15]
      break;
 8007b68:	bf00      	nop
  }

  return ret;
 8007b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3710      	adds	r7, #16
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b086      	sub	sp, #24
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	460b      	mov	r3, r1
 8007b7e:	607a      	str	r2, [r7, #4]
 8007b80:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007b82:	2300      	movs	r3, #0
 8007b84:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007b86:	7afb      	ldrb	r3, [r7, #11]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d16e      	bne.n	8007c6a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007b92:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007b9a:	2b03      	cmp	r3, #3
 8007b9c:	f040 8098 	bne.w	8007cd0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	689a      	ldr	r2, [r3, #8]
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d913      	bls.n	8007bd4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	689a      	ldr	r2, [r3, #8]
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	68db      	ldr	r3, [r3, #12]
 8007bb4:	1ad2      	subs	r2, r2, r3
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007bba:	693b      	ldr	r3, [r7, #16]
 8007bbc:	68da      	ldr	r2, [r3, #12]
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	689b      	ldr	r3, [r3, #8]
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	bf28      	it	cs
 8007bc6:	4613      	movcs	r3, r2
 8007bc8:	461a      	mov	r2, r3
 8007bca:	6879      	ldr	r1, [r7, #4]
 8007bcc:	68f8      	ldr	r0, [r7, #12]
 8007bce:	f001 f988 	bl	8008ee2 <USBD_CtlContinueRx>
 8007bd2:	e07d      	b.n	8007cd0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007bda:	f003 031f 	and.w	r3, r3, #31
 8007bde:	2b02      	cmp	r3, #2
 8007be0:	d014      	beq.n	8007c0c <USBD_LL_DataOutStage+0x98>
 8007be2:	2b02      	cmp	r3, #2
 8007be4:	d81d      	bhi.n	8007c22 <USBD_LL_DataOutStage+0xae>
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d002      	beq.n	8007bf0 <USBD_LL_DataOutStage+0x7c>
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d003      	beq.n	8007bf6 <USBD_LL_DataOutStage+0x82>
 8007bee:	e018      	b.n	8007c22 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	75bb      	strb	r3, [r7, #22]
            break;
 8007bf4:	e018      	b.n	8007c28 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	4619      	mov	r1, r3
 8007c00:	68f8      	ldr	r0, [r7, #12]
 8007c02:	f000 fa64 	bl	80080ce <USBD_CoreFindIF>
 8007c06:	4603      	mov	r3, r0
 8007c08:	75bb      	strb	r3, [r7, #22]
            break;
 8007c0a:	e00d      	b.n	8007c28 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	4619      	mov	r1, r3
 8007c16:	68f8      	ldr	r0, [r7, #12]
 8007c18:	f000 fa66 	bl	80080e8 <USBD_CoreFindEP>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	75bb      	strb	r3, [r7, #22]
            break;
 8007c20:	e002      	b.n	8007c28 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007c22:	2300      	movs	r3, #0
 8007c24:	75bb      	strb	r3, [r7, #22]
            break;
 8007c26:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007c28:	7dbb      	ldrb	r3, [r7, #22]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d119      	bne.n	8007c62 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c34:	b2db      	uxtb	r3, r3
 8007c36:	2b03      	cmp	r3, #3
 8007c38:	d113      	bne.n	8007c62 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007c3a:	7dba      	ldrb	r2, [r7, #22]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	32ae      	adds	r2, #174	@ 0xae
 8007c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c44:	691b      	ldr	r3, [r3, #16]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00b      	beq.n	8007c62 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007c4a:	7dba      	ldrb	r2, [r7, #22]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007c52:	7dba      	ldrb	r2, [r7, #22]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	32ae      	adds	r2, #174	@ 0xae
 8007c58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007c62:	68f8      	ldr	r0, [r7, #12]
 8007c64:	f001 f94e 	bl	8008f04 <USBD_CtlSendStatus>
 8007c68:	e032      	b.n	8007cd0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007c6a:	7afb      	ldrb	r3, [r7, #11]
 8007c6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	4619      	mov	r1, r3
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 fa37 	bl	80080e8 <USBD_CoreFindEP>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007c7e:	7dbb      	ldrb	r3, [r7, #22]
 8007c80:	2bff      	cmp	r3, #255	@ 0xff
 8007c82:	d025      	beq.n	8007cd0 <USBD_LL_DataOutStage+0x15c>
 8007c84:	7dbb      	ldrb	r3, [r7, #22]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d122      	bne.n	8007cd0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	2b03      	cmp	r3, #3
 8007c94:	d117      	bne.n	8007cc6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007c96:	7dba      	ldrb	r2, [r7, #22]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	32ae      	adds	r2, #174	@ 0xae
 8007c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ca0:	699b      	ldr	r3, [r3, #24]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d00f      	beq.n	8007cc6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007ca6:	7dba      	ldrb	r2, [r7, #22]
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007cae:	7dba      	ldrb	r2, [r7, #22]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	32ae      	adds	r2, #174	@ 0xae
 8007cb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cb8:	699b      	ldr	r3, [r3, #24]
 8007cba:	7afa      	ldrb	r2, [r7, #11]
 8007cbc:	4611      	mov	r1, r2
 8007cbe:	68f8      	ldr	r0, [r7, #12]
 8007cc0:	4798      	blx	r3
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007cc6:	7dfb      	ldrb	r3, [r7, #23]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d001      	beq.n	8007cd0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007ccc:	7dfb      	ldrb	r3, [r7, #23]
 8007cce:	e000      	b.n	8007cd2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007cd0:	2300      	movs	r3, #0
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3718      	adds	r7, #24
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}

08007cda <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007cda:	b580      	push	{r7, lr}
 8007cdc:	b086      	sub	sp, #24
 8007cde:	af00      	add	r7, sp, #0
 8007ce0:	60f8      	str	r0, [r7, #12]
 8007ce2:	460b      	mov	r3, r1
 8007ce4:	607a      	str	r2, [r7, #4]
 8007ce6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8007ce8:	7afb      	ldrb	r3, [r7, #11]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d16f      	bne.n	8007dce <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	3314      	adds	r3, #20
 8007cf2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007cfa:	2b02      	cmp	r3, #2
 8007cfc:	d15a      	bne.n	8007db4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	689a      	ldr	r2, [r3, #8]
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	68db      	ldr	r3, [r3, #12]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d914      	bls.n	8007d34 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	689a      	ldr	r2, [r3, #8]
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	68db      	ldr	r3, [r3, #12]
 8007d12:	1ad2      	subs	r2, r2, r3
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	6879      	ldr	r1, [r7, #4]
 8007d20:	68f8      	ldr	r0, [r7, #12]
 8007d22:	f001 f8b0 	bl	8008e86 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007d26:	2300      	movs	r3, #0
 8007d28:	2200      	movs	r2, #0
 8007d2a:	2100      	movs	r1, #0
 8007d2c:	68f8      	ldr	r0, [r7, #12]
 8007d2e:	f001 fde1 	bl	80098f4 <USBD_LL_PrepareReceive>
 8007d32:	e03f      	b.n	8007db4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	68da      	ldr	r2, [r3, #12]
 8007d38:	693b      	ldr	r3, [r7, #16]
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d11c      	bne.n	8007d7a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	685a      	ldr	r2, [r3, #4]
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d316      	bcc.n	8007d7a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	685a      	ldr	r2, [r3, #4]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d20f      	bcs.n	8007d7a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	2100      	movs	r1, #0
 8007d5e:	68f8      	ldr	r0, [r7, #12]
 8007d60:	f001 f891 	bl	8008e86 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	2200      	movs	r2, #0
 8007d70:	2100      	movs	r1, #0
 8007d72:	68f8      	ldr	r0, [r7, #12]
 8007d74:	f001 fdbe 	bl	80098f4 <USBD_LL_PrepareReceive>
 8007d78:	e01c      	b.n	8007db4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	2b03      	cmp	r3, #3
 8007d84:	d10f      	bne.n	8007da6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d009      	beq.n	8007da6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	68f8      	ldr	r0, [r7, #12]
 8007da4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007da6:	2180      	movs	r1, #128	@ 0x80
 8007da8:	68f8      	ldr	r0, [r7, #12]
 8007daa:	f001 fcf9 	bl	80097a0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007dae:	68f8      	ldr	r0, [r7, #12]
 8007db0:	f001 f8bb 	bl	8008f2a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d03a      	beq.n	8007e34 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007dbe:	68f8      	ldr	r0, [r7, #12]
 8007dc0:	f7ff fe42 	bl	8007a48 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007dcc:	e032      	b.n	8007e34 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007dce:	7afb      	ldrb	r3, [r7, #11]
 8007dd0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007dd4:	b2db      	uxtb	r3, r3
 8007dd6:	4619      	mov	r1, r3
 8007dd8:	68f8      	ldr	r0, [r7, #12]
 8007dda:	f000 f985 	bl	80080e8 <USBD_CoreFindEP>
 8007dde:	4603      	mov	r3, r0
 8007de0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007de2:	7dfb      	ldrb	r3, [r7, #23]
 8007de4:	2bff      	cmp	r3, #255	@ 0xff
 8007de6:	d025      	beq.n	8007e34 <USBD_LL_DataInStage+0x15a>
 8007de8:	7dfb      	ldrb	r3, [r7, #23]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d122      	bne.n	8007e34 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	2b03      	cmp	r3, #3
 8007df8:	d11c      	bne.n	8007e34 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007dfa:	7dfa      	ldrb	r2, [r7, #23]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	32ae      	adds	r2, #174	@ 0xae
 8007e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e04:	695b      	ldr	r3, [r3, #20]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d014      	beq.n	8007e34 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8007e0a:	7dfa      	ldrb	r2, [r7, #23]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007e12:	7dfa      	ldrb	r2, [r7, #23]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	32ae      	adds	r2, #174	@ 0xae
 8007e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e1c:	695b      	ldr	r3, [r3, #20]
 8007e1e:	7afa      	ldrb	r2, [r7, #11]
 8007e20:	4611      	mov	r1, r2
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	4798      	blx	r3
 8007e26:	4603      	mov	r3, r0
 8007e28:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007e2a:	7dbb      	ldrb	r3, [r7, #22]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d001      	beq.n	8007e34 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007e30:	7dbb      	ldrb	r3, [r7, #22]
 8007e32:	e000      	b.n	8007e36 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007e34:	2300      	movs	r3, #0
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3718      	adds	r7, #24
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}

08007e3e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007e3e:	b580      	push	{r7, lr}
 8007e40:	b084      	sub	sp, #16
 8007e42:	af00      	add	r7, sp, #0
 8007e44:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e46:	2300      	movs	r3, #0
 8007e48:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2200      	movs	r2, #0
 8007e56:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d014      	beq.n	8007ea4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d00e      	beq.n	8007ea4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	6852      	ldr	r2, [r2, #4]
 8007e92:	b2d2      	uxtb	r2, r2
 8007e94:	4611      	mov	r1, r2
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	4798      	blx	r3
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d001      	beq.n	8007ea4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007ea0:	2303      	movs	r3, #3
 8007ea2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007ea4:	2340      	movs	r3, #64	@ 0x40
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	2100      	movs	r1, #0
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f001 fc33 	bl	8009716 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2240      	movs	r2, #64	@ 0x40
 8007ebc:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007ec0:	2340      	movs	r3, #64	@ 0x40
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	2180      	movs	r1, #128	@ 0x80
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f001 fc25 	bl	8009716 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2240      	movs	r2, #64	@ 0x40
 8007ed6:	621a      	str	r2, [r3, #32]

  return ret;
 8007ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3710      	adds	r7, #16
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}

08007ee2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007ee2:	b480      	push	{r7}
 8007ee4:	b083      	sub	sp, #12
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6078      	str	r0, [r7, #4]
 8007eea:	460b      	mov	r3, r1
 8007eec:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	78fa      	ldrb	r2, [r7, #3]
 8007ef2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007ef4:	2300      	movs	r3, #0
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	370c      	adds	r7, #12
 8007efa:	46bd      	mov	sp, r7
 8007efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f00:	4770      	bx	lr

08007f02 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007f02:	b480      	push	{r7}
 8007f04:	b083      	sub	sp, #12
 8007f06:	af00      	add	r7, sp, #0
 8007f08:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f10:	b2db      	uxtb	r3, r3
 8007f12:	2b04      	cmp	r3, #4
 8007f14:	d006      	beq.n	8007f24 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f1c:	b2da      	uxtb	r2, r3
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2204      	movs	r2, #4
 8007f28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	370c      	adds	r7, #12
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr

08007f3a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b083      	sub	sp, #12
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	2b04      	cmp	r3, #4
 8007f4c:	d106      	bne.n	8007f5c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007f54:	b2da      	uxtb	r2, r3
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007f5c:	2300      	movs	r3, #0
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	370c      	adds	r7, #12
 8007f62:	46bd      	mov	sp, r7
 8007f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f68:	4770      	bx	lr

08007f6a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007f6a:	b580      	push	{r7, lr}
 8007f6c:	b082      	sub	sp, #8
 8007f6e:	af00      	add	r7, sp, #0
 8007f70:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	2b03      	cmp	r3, #3
 8007f7c:	d110      	bne.n	8007fa0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d00b      	beq.n	8007fa0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f8e:	69db      	ldr	r3, [r3, #28]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d005      	beq.n	8007fa0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f9a:	69db      	ldr	r3, [r3, #28]
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3708      	adds	r7, #8
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007faa:	b580      	push	{r7, lr}
 8007fac:	b082      	sub	sp, #8
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	32ae      	adds	r2, #174	@ 0xae
 8007fc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d101      	bne.n	8007fcc <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007fc8:	2303      	movs	r3, #3
 8007fca:	e01c      	b.n	8008006 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fd2:	b2db      	uxtb	r3, r3
 8007fd4:	2b03      	cmp	r3, #3
 8007fd6:	d115      	bne.n	8008004 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	32ae      	adds	r2, #174	@ 0xae
 8007fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fe6:	6a1b      	ldr	r3, [r3, #32]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00b      	beq.n	8008004 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	32ae      	adds	r2, #174	@ 0xae
 8007ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ffa:	6a1b      	ldr	r3, [r3, #32]
 8007ffc:	78fa      	ldrb	r2, [r7, #3]
 8007ffe:	4611      	mov	r1, r2
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008004:	2300      	movs	r3, #0
}
 8008006:	4618      	mov	r0, r3
 8008008:	3708      	adds	r7, #8
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}

0800800e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800800e:	b580      	push	{r7, lr}
 8008010:	b082      	sub	sp, #8
 8008012:	af00      	add	r7, sp, #0
 8008014:	6078      	str	r0, [r7, #4]
 8008016:	460b      	mov	r3, r1
 8008018:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	32ae      	adds	r2, #174	@ 0xae
 8008024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d101      	bne.n	8008030 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800802c:	2303      	movs	r3, #3
 800802e:	e01c      	b.n	800806a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008036:	b2db      	uxtb	r3, r3
 8008038:	2b03      	cmp	r3, #3
 800803a:	d115      	bne.n	8008068 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	32ae      	adds	r2, #174	@ 0xae
 8008046:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800804a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00b      	beq.n	8008068 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	32ae      	adds	r2, #174	@ 0xae
 800805a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800805e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008060:	78fa      	ldrb	r2, [r7, #3]
 8008062:	4611      	mov	r1, r2
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008068:	2300      	movs	r3, #0
}
 800806a:	4618      	mov	r0, r3
 800806c:	3708      	adds	r7, #8
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}

08008072 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008072:	b480      	push	{r7}
 8008074:	b083      	sub	sp, #12
 8008076:	af00      	add	r7, sp, #0
 8008078:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800807a:	2300      	movs	r3, #0
}
 800807c:	4618      	mov	r0, r3
 800807e:	370c      	adds	r7, #12
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b084      	sub	sp, #16
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008090:	2300      	movs	r3, #0
 8008092:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d00e      	beq.n	80080c4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	6852      	ldr	r2, [r2, #4]
 80080b2:	b2d2      	uxtb	r2, r2
 80080b4:	4611      	mov	r1, r2
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	4798      	blx	r3
 80080ba:	4603      	mov	r3, r0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d001      	beq.n	80080c4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80080c0:	2303      	movs	r3, #3
 80080c2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80080c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3710      	adds	r7, #16
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}

080080ce <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80080ce:	b480      	push	{r7}
 80080d0:	b083      	sub	sp, #12
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	6078      	str	r0, [r7, #4]
 80080d6:	460b      	mov	r3, r1
 80080d8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80080da:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80080dc:	4618      	mov	r0, r3
 80080de:	370c      	adds	r7, #12
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	460b      	mov	r3, r1
 80080f2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80080f4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	370c      	adds	r7, #12
 80080fa:	46bd      	mov	sp, r7
 80080fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008100:	4770      	bx	lr

08008102 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008102:	b580      	push	{r7, lr}
 8008104:	b086      	sub	sp, #24
 8008106:	af00      	add	r7, sp, #0
 8008108:	6078      	str	r0, [r7, #4]
 800810a:	460b      	mov	r3, r1
 800810c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008116:	2300      	movs	r3, #0
 8008118:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	885b      	ldrh	r3, [r3, #2]
 800811e:	b29b      	uxth	r3, r3
 8008120:	68fa      	ldr	r2, [r7, #12]
 8008122:	7812      	ldrb	r2, [r2, #0]
 8008124:	4293      	cmp	r3, r2
 8008126:	d91f      	bls.n	8008168 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	781b      	ldrb	r3, [r3, #0]
 800812c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800812e:	e013      	b.n	8008158 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008130:	f107 030a 	add.w	r3, r7, #10
 8008134:	4619      	mov	r1, r3
 8008136:	6978      	ldr	r0, [r7, #20]
 8008138:	f000 f81b 	bl	8008172 <USBD_GetNextDesc>
 800813c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	785b      	ldrb	r3, [r3, #1]
 8008142:	2b05      	cmp	r3, #5
 8008144:	d108      	bne.n	8008158 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	789b      	ldrb	r3, [r3, #2]
 800814e:	78fa      	ldrb	r2, [r7, #3]
 8008150:	429a      	cmp	r2, r3
 8008152:	d008      	beq.n	8008166 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008154:	2300      	movs	r3, #0
 8008156:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	885b      	ldrh	r3, [r3, #2]
 800815c:	b29a      	uxth	r2, r3
 800815e:	897b      	ldrh	r3, [r7, #10]
 8008160:	429a      	cmp	r2, r3
 8008162:	d8e5      	bhi.n	8008130 <USBD_GetEpDesc+0x2e>
 8008164:	e000      	b.n	8008168 <USBD_GetEpDesc+0x66>
          break;
 8008166:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008168:	693b      	ldr	r3, [r7, #16]
}
 800816a:	4618      	mov	r0, r3
 800816c:	3718      	adds	r7, #24
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}

08008172 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008172:	b480      	push	{r7}
 8008174:	b085      	sub	sp, #20
 8008176:	af00      	add	r7, sp, #0
 8008178:	6078      	str	r0, [r7, #4]
 800817a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	881b      	ldrh	r3, [r3, #0]
 8008184:	68fa      	ldr	r2, [r7, #12]
 8008186:	7812      	ldrb	r2, [r2, #0]
 8008188:	4413      	add	r3, r2
 800818a:	b29a      	uxth	r2, r3
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	781b      	ldrb	r3, [r3, #0]
 8008194:	461a      	mov	r2, r3
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	4413      	add	r3, r2
 800819a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800819c:	68fb      	ldr	r3, [r7, #12]
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3714      	adds	r7, #20
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr

080081aa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80081aa:	b480      	push	{r7}
 80081ac:	b087      	sub	sp, #28
 80081ae:	af00      	add	r7, sp, #0
 80081b0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	781b      	ldrb	r3, [r3, #0]
 80081ba:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	3301      	adds	r3, #1
 80081c0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	781b      	ldrb	r3, [r3, #0]
 80081c6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80081c8:	8a3b      	ldrh	r3, [r7, #16]
 80081ca:	021b      	lsls	r3, r3, #8
 80081cc:	b21a      	sxth	r2, r3
 80081ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80081d2:	4313      	orrs	r3, r2
 80081d4:	b21b      	sxth	r3, r3
 80081d6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80081d8:	89fb      	ldrh	r3, [r7, #14]
}
 80081da:	4618      	mov	r0, r3
 80081dc:	371c      	adds	r7, #28
 80081de:	46bd      	mov	sp, r7
 80081e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e4:	4770      	bx	lr
	...

080081e8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b084      	sub	sp, #16
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80081f2:	2300      	movs	r3, #0
 80081f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80081fe:	2b40      	cmp	r3, #64	@ 0x40
 8008200:	d005      	beq.n	800820e <USBD_StdDevReq+0x26>
 8008202:	2b40      	cmp	r3, #64	@ 0x40
 8008204:	d857      	bhi.n	80082b6 <USBD_StdDevReq+0xce>
 8008206:	2b00      	cmp	r3, #0
 8008208:	d00f      	beq.n	800822a <USBD_StdDevReq+0x42>
 800820a:	2b20      	cmp	r3, #32
 800820c:	d153      	bne.n	80082b6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	32ae      	adds	r2, #174	@ 0xae
 8008218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	6839      	ldr	r1, [r7, #0]
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	4798      	blx	r3
 8008224:	4603      	mov	r3, r0
 8008226:	73fb      	strb	r3, [r7, #15]
      break;
 8008228:	e04a      	b.n	80082c0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	785b      	ldrb	r3, [r3, #1]
 800822e:	2b09      	cmp	r3, #9
 8008230:	d83b      	bhi.n	80082aa <USBD_StdDevReq+0xc2>
 8008232:	a201      	add	r2, pc, #4	@ (adr r2, 8008238 <USBD_StdDevReq+0x50>)
 8008234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008238:	0800828d 	.word	0x0800828d
 800823c:	080082a1 	.word	0x080082a1
 8008240:	080082ab 	.word	0x080082ab
 8008244:	08008297 	.word	0x08008297
 8008248:	080082ab 	.word	0x080082ab
 800824c:	0800826b 	.word	0x0800826b
 8008250:	08008261 	.word	0x08008261
 8008254:	080082ab 	.word	0x080082ab
 8008258:	08008283 	.word	0x08008283
 800825c:	08008275 	.word	0x08008275
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008260:	6839      	ldr	r1, [r7, #0]
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f000 fa3c 	bl	80086e0 <USBD_GetDescriptor>
          break;
 8008268:	e024      	b.n	80082b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800826a:	6839      	ldr	r1, [r7, #0]
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f000 fba1 	bl	80089b4 <USBD_SetAddress>
          break;
 8008272:	e01f      	b.n	80082b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008274:	6839      	ldr	r1, [r7, #0]
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 fbe0 	bl	8008a3c <USBD_SetConfig>
 800827c:	4603      	mov	r3, r0
 800827e:	73fb      	strb	r3, [r7, #15]
          break;
 8008280:	e018      	b.n	80082b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008282:	6839      	ldr	r1, [r7, #0]
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 fc83 	bl	8008b90 <USBD_GetConfig>
          break;
 800828a:	e013      	b.n	80082b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800828c:	6839      	ldr	r1, [r7, #0]
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 fcb4 	bl	8008bfc <USBD_GetStatus>
          break;
 8008294:	e00e      	b.n	80082b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008296:	6839      	ldr	r1, [r7, #0]
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	f000 fce3 	bl	8008c64 <USBD_SetFeature>
          break;
 800829e:	e009      	b.n	80082b4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80082a0:	6839      	ldr	r1, [r7, #0]
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 fd07 	bl	8008cb6 <USBD_ClrFeature>
          break;
 80082a8:	e004      	b.n	80082b4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80082aa:	6839      	ldr	r1, [r7, #0]
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f000 fd5e 	bl	8008d6e <USBD_CtlError>
          break;
 80082b2:	bf00      	nop
      }
      break;
 80082b4:	e004      	b.n	80082c0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80082b6:	6839      	ldr	r1, [r7, #0]
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f000 fd58 	bl	8008d6e <USBD_CtlError>
      break;
 80082be:	bf00      	nop
  }

  return ret;
 80082c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3710      	adds	r7, #16
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
 80082ca:	bf00      	nop

080082cc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80082d6:	2300      	movs	r3, #0
 80082d8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	781b      	ldrb	r3, [r3, #0]
 80082de:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80082e2:	2b40      	cmp	r3, #64	@ 0x40
 80082e4:	d005      	beq.n	80082f2 <USBD_StdItfReq+0x26>
 80082e6:	2b40      	cmp	r3, #64	@ 0x40
 80082e8:	d852      	bhi.n	8008390 <USBD_StdItfReq+0xc4>
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d001      	beq.n	80082f2 <USBD_StdItfReq+0x26>
 80082ee:	2b20      	cmp	r3, #32
 80082f0:	d14e      	bne.n	8008390 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	3b01      	subs	r3, #1
 80082fc:	2b02      	cmp	r3, #2
 80082fe:	d840      	bhi.n	8008382 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	889b      	ldrh	r3, [r3, #4]
 8008304:	b2db      	uxtb	r3, r3
 8008306:	2b01      	cmp	r3, #1
 8008308:	d836      	bhi.n	8008378 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	889b      	ldrh	r3, [r3, #4]
 800830e:	b2db      	uxtb	r3, r3
 8008310:	4619      	mov	r1, r3
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f7ff fedb 	bl	80080ce <USBD_CoreFindIF>
 8008318:	4603      	mov	r3, r0
 800831a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800831c:	7bbb      	ldrb	r3, [r7, #14]
 800831e:	2bff      	cmp	r3, #255	@ 0xff
 8008320:	d01d      	beq.n	800835e <USBD_StdItfReq+0x92>
 8008322:	7bbb      	ldrb	r3, [r7, #14]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d11a      	bne.n	800835e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008328:	7bba      	ldrb	r2, [r7, #14]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	32ae      	adds	r2, #174	@ 0xae
 800832e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d00f      	beq.n	8008358 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008338:	7bba      	ldrb	r2, [r7, #14]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008340:	7bba      	ldrb	r2, [r7, #14]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	32ae      	adds	r2, #174	@ 0xae
 8008346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	6839      	ldr	r1, [r7, #0]
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	4798      	blx	r3
 8008352:	4603      	mov	r3, r0
 8008354:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008356:	e004      	b.n	8008362 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008358:	2303      	movs	r3, #3
 800835a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800835c:	e001      	b.n	8008362 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800835e:	2303      	movs	r3, #3
 8008360:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	88db      	ldrh	r3, [r3, #6]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d110      	bne.n	800838c <USBD_StdItfReq+0xc0>
 800836a:	7bfb      	ldrb	r3, [r7, #15]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d10d      	bne.n	800838c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 fdc7 	bl	8008f04 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008376:	e009      	b.n	800838c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008378:	6839      	ldr	r1, [r7, #0]
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 fcf7 	bl	8008d6e <USBD_CtlError>
          break;
 8008380:	e004      	b.n	800838c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008382:	6839      	ldr	r1, [r7, #0]
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f000 fcf2 	bl	8008d6e <USBD_CtlError>
          break;
 800838a:	e000      	b.n	800838e <USBD_StdItfReq+0xc2>
          break;
 800838c:	bf00      	nop
      }
      break;
 800838e:	e004      	b.n	800839a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008390:	6839      	ldr	r1, [r7, #0]
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 fceb 	bl	8008d6e <USBD_CtlError>
      break;
 8008398:	bf00      	nop
  }

  return ret;
 800839a:	7bfb      	ldrb	r3, [r7, #15]
}
 800839c:	4618      	mov	r0, r3
 800839e:	3710      	adds	r7, #16
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}

080083a4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80083ae:	2300      	movs	r3, #0
 80083b0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	889b      	ldrh	r3, [r3, #4]
 80083b6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80083c0:	2b40      	cmp	r3, #64	@ 0x40
 80083c2:	d007      	beq.n	80083d4 <USBD_StdEPReq+0x30>
 80083c4:	2b40      	cmp	r3, #64	@ 0x40
 80083c6:	f200 817f 	bhi.w	80086c8 <USBD_StdEPReq+0x324>
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d02a      	beq.n	8008424 <USBD_StdEPReq+0x80>
 80083ce:	2b20      	cmp	r3, #32
 80083d0:	f040 817a 	bne.w	80086c8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80083d4:	7bbb      	ldrb	r3, [r7, #14]
 80083d6:	4619      	mov	r1, r3
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f7ff fe85 	bl	80080e8 <USBD_CoreFindEP>
 80083de:	4603      	mov	r3, r0
 80083e0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80083e2:	7b7b      	ldrb	r3, [r7, #13]
 80083e4:	2bff      	cmp	r3, #255	@ 0xff
 80083e6:	f000 8174 	beq.w	80086d2 <USBD_StdEPReq+0x32e>
 80083ea:	7b7b      	ldrb	r3, [r7, #13]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	f040 8170 	bne.w	80086d2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80083f2:	7b7a      	ldrb	r2, [r7, #13]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80083fa:	7b7a      	ldrb	r2, [r7, #13]
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	32ae      	adds	r2, #174	@ 0xae
 8008400:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008404:	689b      	ldr	r3, [r3, #8]
 8008406:	2b00      	cmp	r3, #0
 8008408:	f000 8163 	beq.w	80086d2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800840c:	7b7a      	ldrb	r2, [r7, #13]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	32ae      	adds	r2, #174	@ 0xae
 8008412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	6839      	ldr	r1, [r7, #0]
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	4798      	blx	r3
 800841e:	4603      	mov	r3, r0
 8008420:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008422:	e156      	b.n	80086d2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	785b      	ldrb	r3, [r3, #1]
 8008428:	2b03      	cmp	r3, #3
 800842a:	d008      	beq.n	800843e <USBD_StdEPReq+0x9a>
 800842c:	2b03      	cmp	r3, #3
 800842e:	f300 8145 	bgt.w	80086bc <USBD_StdEPReq+0x318>
 8008432:	2b00      	cmp	r3, #0
 8008434:	f000 809b 	beq.w	800856e <USBD_StdEPReq+0x1ca>
 8008438:	2b01      	cmp	r3, #1
 800843a:	d03c      	beq.n	80084b6 <USBD_StdEPReq+0x112>
 800843c:	e13e      	b.n	80086bc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008444:	b2db      	uxtb	r3, r3
 8008446:	2b02      	cmp	r3, #2
 8008448:	d002      	beq.n	8008450 <USBD_StdEPReq+0xac>
 800844a:	2b03      	cmp	r3, #3
 800844c:	d016      	beq.n	800847c <USBD_StdEPReq+0xd8>
 800844e:	e02c      	b.n	80084aa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008450:	7bbb      	ldrb	r3, [r7, #14]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d00d      	beq.n	8008472 <USBD_StdEPReq+0xce>
 8008456:	7bbb      	ldrb	r3, [r7, #14]
 8008458:	2b80      	cmp	r3, #128	@ 0x80
 800845a:	d00a      	beq.n	8008472 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800845c:	7bbb      	ldrb	r3, [r7, #14]
 800845e:	4619      	mov	r1, r3
 8008460:	6878      	ldr	r0, [r7, #4]
 8008462:	f001 f99d 	bl	80097a0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008466:	2180      	movs	r1, #128	@ 0x80
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f001 f999 	bl	80097a0 <USBD_LL_StallEP>
 800846e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008470:	e020      	b.n	80084b4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008472:	6839      	ldr	r1, [r7, #0]
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f000 fc7a 	bl	8008d6e <USBD_CtlError>
              break;
 800847a:	e01b      	b.n	80084b4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	885b      	ldrh	r3, [r3, #2]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d10e      	bne.n	80084a2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008484:	7bbb      	ldrb	r3, [r7, #14]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d00b      	beq.n	80084a2 <USBD_StdEPReq+0xfe>
 800848a:	7bbb      	ldrb	r3, [r7, #14]
 800848c:	2b80      	cmp	r3, #128	@ 0x80
 800848e:	d008      	beq.n	80084a2 <USBD_StdEPReq+0xfe>
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	88db      	ldrh	r3, [r3, #6]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d104      	bne.n	80084a2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008498:	7bbb      	ldrb	r3, [r7, #14]
 800849a:	4619      	mov	r1, r3
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f001 f97f 	bl	80097a0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 fd2e 	bl	8008f04 <USBD_CtlSendStatus>

              break;
 80084a8:	e004      	b.n	80084b4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80084aa:	6839      	ldr	r1, [r7, #0]
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f000 fc5e 	bl	8008d6e <USBD_CtlError>
              break;
 80084b2:	bf00      	nop
          }
          break;
 80084b4:	e107      	b.n	80086c6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	2b02      	cmp	r3, #2
 80084c0:	d002      	beq.n	80084c8 <USBD_StdEPReq+0x124>
 80084c2:	2b03      	cmp	r3, #3
 80084c4:	d016      	beq.n	80084f4 <USBD_StdEPReq+0x150>
 80084c6:	e04b      	b.n	8008560 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80084c8:	7bbb      	ldrb	r3, [r7, #14]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d00d      	beq.n	80084ea <USBD_StdEPReq+0x146>
 80084ce:	7bbb      	ldrb	r3, [r7, #14]
 80084d0:	2b80      	cmp	r3, #128	@ 0x80
 80084d2:	d00a      	beq.n	80084ea <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80084d4:	7bbb      	ldrb	r3, [r7, #14]
 80084d6:	4619      	mov	r1, r3
 80084d8:	6878      	ldr	r0, [r7, #4]
 80084da:	f001 f961 	bl	80097a0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80084de:	2180      	movs	r1, #128	@ 0x80
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f001 f95d 	bl	80097a0 <USBD_LL_StallEP>
 80084e6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80084e8:	e040      	b.n	800856c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80084ea:	6839      	ldr	r1, [r7, #0]
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f000 fc3e 	bl	8008d6e <USBD_CtlError>
              break;
 80084f2:	e03b      	b.n	800856c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	885b      	ldrh	r3, [r3, #2]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d136      	bne.n	800856a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80084fc:	7bbb      	ldrb	r3, [r7, #14]
 80084fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008502:	2b00      	cmp	r3, #0
 8008504:	d004      	beq.n	8008510 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008506:	7bbb      	ldrb	r3, [r7, #14]
 8008508:	4619      	mov	r1, r3
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f001 f967 	bl	80097de <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f000 fcf7 	bl	8008f04 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008516:	7bbb      	ldrb	r3, [r7, #14]
 8008518:	4619      	mov	r1, r3
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f7ff fde4 	bl	80080e8 <USBD_CoreFindEP>
 8008520:	4603      	mov	r3, r0
 8008522:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008524:	7b7b      	ldrb	r3, [r7, #13]
 8008526:	2bff      	cmp	r3, #255	@ 0xff
 8008528:	d01f      	beq.n	800856a <USBD_StdEPReq+0x1c6>
 800852a:	7b7b      	ldrb	r3, [r7, #13]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d11c      	bne.n	800856a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008530:	7b7a      	ldrb	r2, [r7, #13]
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008538:	7b7a      	ldrb	r2, [r7, #13]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	32ae      	adds	r2, #174	@ 0xae
 800853e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008542:	689b      	ldr	r3, [r3, #8]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d010      	beq.n	800856a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008548:	7b7a      	ldrb	r2, [r7, #13]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	32ae      	adds	r2, #174	@ 0xae
 800854e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	6839      	ldr	r1, [r7, #0]
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	4798      	blx	r3
 800855a:	4603      	mov	r3, r0
 800855c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800855e:	e004      	b.n	800856a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008560:	6839      	ldr	r1, [r7, #0]
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f000 fc03 	bl	8008d6e <USBD_CtlError>
              break;
 8008568:	e000      	b.n	800856c <USBD_StdEPReq+0x1c8>
              break;
 800856a:	bf00      	nop
          }
          break;
 800856c:	e0ab      	b.n	80086c6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008574:	b2db      	uxtb	r3, r3
 8008576:	2b02      	cmp	r3, #2
 8008578:	d002      	beq.n	8008580 <USBD_StdEPReq+0x1dc>
 800857a:	2b03      	cmp	r3, #3
 800857c:	d032      	beq.n	80085e4 <USBD_StdEPReq+0x240>
 800857e:	e097      	b.n	80086b0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008580:	7bbb      	ldrb	r3, [r7, #14]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d007      	beq.n	8008596 <USBD_StdEPReq+0x1f2>
 8008586:	7bbb      	ldrb	r3, [r7, #14]
 8008588:	2b80      	cmp	r3, #128	@ 0x80
 800858a:	d004      	beq.n	8008596 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800858c:	6839      	ldr	r1, [r7, #0]
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f000 fbed 	bl	8008d6e <USBD_CtlError>
                break;
 8008594:	e091      	b.n	80086ba <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008596:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800859a:	2b00      	cmp	r3, #0
 800859c:	da0b      	bge.n	80085b6 <USBD_StdEPReq+0x212>
 800859e:	7bbb      	ldrb	r3, [r7, #14]
 80085a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80085a4:	4613      	mov	r3, r2
 80085a6:	009b      	lsls	r3, r3, #2
 80085a8:	4413      	add	r3, r2
 80085aa:	009b      	lsls	r3, r3, #2
 80085ac:	3310      	adds	r3, #16
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	4413      	add	r3, r2
 80085b2:	3304      	adds	r3, #4
 80085b4:	e00b      	b.n	80085ce <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80085b6:	7bbb      	ldrb	r3, [r7, #14]
 80085b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085bc:	4613      	mov	r3, r2
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	4413      	add	r3, r2
 80085c2:	009b      	lsls	r3, r3, #2
 80085c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80085c8:	687a      	ldr	r2, [r7, #4]
 80085ca:	4413      	add	r3, r2
 80085cc:	3304      	adds	r3, #4
 80085ce:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	2200      	movs	r2, #0
 80085d4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	2202      	movs	r2, #2
 80085da:	4619      	mov	r1, r3
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f000 fc37 	bl	8008e50 <USBD_CtlSendData>
              break;
 80085e2:	e06a      	b.n	80086ba <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80085e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	da11      	bge.n	8008610 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80085ec:	7bbb      	ldrb	r3, [r7, #14]
 80085ee:	f003 020f 	and.w	r2, r3, #15
 80085f2:	6879      	ldr	r1, [r7, #4]
 80085f4:	4613      	mov	r3, r2
 80085f6:	009b      	lsls	r3, r3, #2
 80085f8:	4413      	add	r3, r2
 80085fa:	009b      	lsls	r3, r3, #2
 80085fc:	440b      	add	r3, r1
 80085fe:	3324      	adds	r3, #36	@ 0x24
 8008600:	881b      	ldrh	r3, [r3, #0]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d117      	bne.n	8008636 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008606:	6839      	ldr	r1, [r7, #0]
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 fbb0 	bl	8008d6e <USBD_CtlError>
                  break;
 800860e:	e054      	b.n	80086ba <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008610:	7bbb      	ldrb	r3, [r7, #14]
 8008612:	f003 020f 	and.w	r2, r3, #15
 8008616:	6879      	ldr	r1, [r7, #4]
 8008618:	4613      	mov	r3, r2
 800861a:	009b      	lsls	r3, r3, #2
 800861c:	4413      	add	r3, r2
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	440b      	add	r3, r1
 8008622:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008626:	881b      	ldrh	r3, [r3, #0]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d104      	bne.n	8008636 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800862c:	6839      	ldr	r1, [r7, #0]
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 fb9d 	bl	8008d6e <USBD_CtlError>
                  break;
 8008634:	e041      	b.n	80086ba <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008636:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800863a:	2b00      	cmp	r3, #0
 800863c:	da0b      	bge.n	8008656 <USBD_StdEPReq+0x2b2>
 800863e:	7bbb      	ldrb	r3, [r7, #14]
 8008640:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008644:	4613      	mov	r3, r2
 8008646:	009b      	lsls	r3, r3, #2
 8008648:	4413      	add	r3, r2
 800864a:	009b      	lsls	r3, r3, #2
 800864c:	3310      	adds	r3, #16
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	4413      	add	r3, r2
 8008652:	3304      	adds	r3, #4
 8008654:	e00b      	b.n	800866e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008656:	7bbb      	ldrb	r3, [r7, #14]
 8008658:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800865c:	4613      	mov	r3, r2
 800865e:	009b      	lsls	r3, r3, #2
 8008660:	4413      	add	r3, r2
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	4413      	add	r3, r2
 800866c:	3304      	adds	r3, #4
 800866e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008670:	7bbb      	ldrb	r3, [r7, #14]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d002      	beq.n	800867c <USBD_StdEPReq+0x2d8>
 8008676:	7bbb      	ldrb	r3, [r7, #14]
 8008678:	2b80      	cmp	r3, #128	@ 0x80
 800867a:	d103      	bne.n	8008684 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	2200      	movs	r2, #0
 8008680:	601a      	str	r2, [r3, #0]
 8008682:	e00e      	b.n	80086a2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008684:	7bbb      	ldrb	r3, [r7, #14]
 8008686:	4619      	mov	r1, r3
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	f001 f8c7 	bl	800981c <USBD_LL_IsStallEP>
 800868e:	4603      	mov	r3, r0
 8008690:	2b00      	cmp	r3, #0
 8008692:	d003      	beq.n	800869c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	2201      	movs	r2, #1
 8008698:	601a      	str	r2, [r3, #0]
 800869a:	e002      	b.n	80086a2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	2200      	movs	r2, #0
 80086a0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	2202      	movs	r2, #2
 80086a6:	4619      	mov	r1, r3
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 fbd1 	bl	8008e50 <USBD_CtlSendData>
              break;
 80086ae:	e004      	b.n	80086ba <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80086b0:	6839      	ldr	r1, [r7, #0]
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 fb5b 	bl	8008d6e <USBD_CtlError>
              break;
 80086b8:	bf00      	nop
          }
          break;
 80086ba:	e004      	b.n	80086c6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80086bc:	6839      	ldr	r1, [r7, #0]
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 fb55 	bl	8008d6e <USBD_CtlError>
          break;
 80086c4:	bf00      	nop
      }
      break;
 80086c6:	e005      	b.n	80086d4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80086c8:	6839      	ldr	r1, [r7, #0]
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f000 fb4f 	bl	8008d6e <USBD_CtlError>
      break;
 80086d0:	e000      	b.n	80086d4 <USBD_StdEPReq+0x330>
      break;
 80086d2:	bf00      	nop
  }

  return ret;
 80086d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3710      	adds	r7, #16
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
	...

080086e0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b084      	sub	sp, #16
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
 80086e8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80086ea:	2300      	movs	r3, #0
 80086ec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80086ee:	2300      	movs	r3, #0
 80086f0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80086f2:	2300      	movs	r3, #0
 80086f4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	885b      	ldrh	r3, [r3, #2]
 80086fa:	0a1b      	lsrs	r3, r3, #8
 80086fc:	b29b      	uxth	r3, r3
 80086fe:	3b01      	subs	r3, #1
 8008700:	2b06      	cmp	r3, #6
 8008702:	f200 8128 	bhi.w	8008956 <USBD_GetDescriptor+0x276>
 8008706:	a201      	add	r2, pc, #4	@ (adr r2, 800870c <USBD_GetDescriptor+0x2c>)
 8008708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800870c:	08008729 	.word	0x08008729
 8008710:	08008741 	.word	0x08008741
 8008714:	08008781 	.word	0x08008781
 8008718:	08008957 	.word	0x08008957
 800871c:	08008957 	.word	0x08008957
 8008720:	080088f7 	.word	0x080088f7
 8008724:	08008923 	.word	0x08008923
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	687a      	ldr	r2, [r7, #4]
 8008732:	7c12      	ldrb	r2, [r2, #16]
 8008734:	f107 0108 	add.w	r1, r7, #8
 8008738:	4610      	mov	r0, r2
 800873a:	4798      	blx	r3
 800873c:	60f8      	str	r0, [r7, #12]
      break;
 800873e:	e112      	b.n	8008966 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	7c1b      	ldrb	r3, [r3, #16]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d10d      	bne.n	8008764 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800874e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008750:	f107 0208 	add.w	r2, r7, #8
 8008754:	4610      	mov	r0, r2
 8008756:	4798      	blx	r3
 8008758:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	3301      	adds	r3, #1
 800875e:	2202      	movs	r2, #2
 8008760:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008762:	e100      	b.n	8008966 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800876a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800876c:	f107 0208 	add.w	r2, r7, #8
 8008770:	4610      	mov	r0, r2
 8008772:	4798      	blx	r3
 8008774:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	3301      	adds	r3, #1
 800877a:	2202      	movs	r2, #2
 800877c:	701a      	strb	r2, [r3, #0]
      break;
 800877e:	e0f2      	b.n	8008966 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	885b      	ldrh	r3, [r3, #2]
 8008784:	b2db      	uxtb	r3, r3
 8008786:	2b05      	cmp	r3, #5
 8008788:	f200 80ac 	bhi.w	80088e4 <USBD_GetDescriptor+0x204>
 800878c:	a201      	add	r2, pc, #4	@ (adr r2, 8008794 <USBD_GetDescriptor+0xb4>)
 800878e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008792:	bf00      	nop
 8008794:	080087ad 	.word	0x080087ad
 8008798:	080087e1 	.word	0x080087e1
 800879c:	08008815 	.word	0x08008815
 80087a0:	08008849 	.word	0x08008849
 80087a4:	0800887d 	.word	0x0800887d
 80087a8:	080088b1 	.word	0x080088b1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d00b      	beq.n	80087d0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	687a      	ldr	r2, [r7, #4]
 80087c2:	7c12      	ldrb	r2, [r2, #16]
 80087c4:	f107 0108 	add.w	r1, r7, #8
 80087c8:	4610      	mov	r0, r2
 80087ca:	4798      	blx	r3
 80087cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80087ce:	e091      	b.n	80088f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80087d0:	6839      	ldr	r1, [r7, #0]
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 facb 	bl	8008d6e <USBD_CtlError>
            err++;
 80087d8:	7afb      	ldrb	r3, [r7, #11]
 80087da:	3301      	adds	r3, #1
 80087dc:	72fb      	strb	r3, [r7, #11]
          break;
 80087de:	e089      	b.n	80088f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d00b      	beq.n	8008804 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	7c12      	ldrb	r2, [r2, #16]
 80087f8:	f107 0108 	add.w	r1, r7, #8
 80087fc:	4610      	mov	r0, r2
 80087fe:	4798      	blx	r3
 8008800:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008802:	e077      	b.n	80088f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008804:	6839      	ldr	r1, [r7, #0]
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f000 fab1 	bl	8008d6e <USBD_CtlError>
            err++;
 800880c:	7afb      	ldrb	r3, [r7, #11]
 800880e:	3301      	adds	r3, #1
 8008810:	72fb      	strb	r3, [r7, #11]
          break;
 8008812:	e06f      	b.n	80088f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800881a:	68db      	ldr	r3, [r3, #12]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d00b      	beq.n	8008838 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008826:	68db      	ldr	r3, [r3, #12]
 8008828:	687a      	ldr	r2, [r7, #4]
 800882a:	7c12      	ldrb	r2, [r2, #16]
 800882c:	f107 0108 	add.w	r1, r7, #8
 8008830:	4610      	mov	r0, r2
 8008832:	4798      	blx	r3
 8008834:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008836:	e05d      	b.n	80088f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008838:	6839      	ldr	r1, [r7, #0]
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 fa97 	bl	8008d6e <USBD_CtlError>
            err++;
 8008840:	7afb      	ldrb	r3, [r7, #11]
 8008842:	3301      	adds	r3, #1
 8008844:	72fb      	strb	r3, [r7, #11]
          break;
 8008846:	e055      	b.n	80088f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800884e:	691b      	ldr	r3, [r3, #16]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d00b      	beq.n	800886c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800885a:	691b      	ldr	r3, [r3, #16]
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	7c12      	ldrb	r2, [r2, #16]
 8008860:	f107 0108 	add.w	r1, r7, #8
 8008864:	4610      	mov	r0, r2
 8008866:	4798      	blx	r3
 8008868:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800886a:	e043      	b.n	80088f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800886c:	6839      	ldr	r1, [r7, #0]
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f000 fa7d 	bl	8008d6e <USBD_CtlError>
            err++;
 8008874:	7afb      	ldrb	r3, [r7, #11]
 8008876:	3301      	adds	r3, #1
 8008878:	72fb      	strb	r3, [r7, #11]
          break;
 800887a:	e03b      	b.n	80088f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008882:	695b      	ldr	r3, [r3, #20]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d00b      	beq.n	80088a0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800888e:	695b      	ldr	r3, [r3, #20]
 8008890:	687a      	ldr	r2, [r7, #4]
 8008892:	7c12      	ldrb	r2, [r2, #16]
 8008894:	f107 0108 	add.w	r1, r7, #8
 8008898:	4610      	mov	r0, r2
 800889a:	4798      	blx	r3
 800889c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800889e:	e029      	b.n	80088f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088a0:	6839      	ldr	r1, [r7, #0]
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f000 fa63 	bl	8008d6e <USBD_CtlError>
            err++;
 80088a8:	7afb      	ldrb	r3, [r7, #11]
 80088aa:	3301      	adds	r3, #1
 80088ac:	72fb      	strb	r3, [r7, #11]
          break;
 80088ae:	e021      	b.n	80088f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088b6:	699b      	ldr	r3, [r3, #24]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d00b      	beq.n	80088d4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088c2:	699b      	ldr	r3, [r3, #24]
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	7c12      	ldrb	r2, [r2, #16]
 80088c8:	f107 0108 	add.w	r1, r7, #8
 80088cc:	4610      	mov	r0, r2
 80088ce:	4798      	blx	r3
 80088d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088d2:	e00f      	b.n	80088f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088d4:	6839      	ldr	r1, [r7, #0]
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 fa49 	bl	8008d6e <USBD_CtlError>
            err++;
 80088dc:	7afb      	ldrb	r3, [r7, #11]
 80088de:	3301      	adds	r3, #1
 80088e0:	72fb      	strb	r3, [r7, #11]
          break;
 80088e2:	e007      	b.n	80088f4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80088e4:	6839      	ldr	r1, [r7, #0]
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f000 fa41 	bl	8008d6e <USBD_CtlError>
          err++;
 80088ec:	7afb      	ldrb	r3, [r7, #11]
 80088ee:	3301      	adds	r3, #1
 80088f0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80088f2:	bf00      	nop
      }
      break;
 80088f4:	e037      	b.n	8008966 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	7c1b      	ldrb	r3, [r3, #16]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d109      	bne.n	8008912 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008906:	f107 0208 	add.w	r2, r7, #8
 800890a:	4610      	mov	r0, r2
 800890c:	4798      	blx	r3
 800890e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008910:	e029      	b.n	8008966 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008912:	6839      	ldr	r1, [r7, #0]
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f000 fa2a 	bl	8008d6e <USBD_CtlError>
        err++;
 800891a:	7afb      	ldrb	r3, [r7, #11]
 800891c:	3301      	adds	r3, #1
 800891e:	72fb      	strb	r3, [r7, #11]
      break;
 8008920:	e021      	b.n	8008966 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	7c1b      	ldrb	r3, [r3, #16]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d10d      	bne.n	8008946 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008932:	f107 0208 	add.w	r2, r7, #8
 8008936:	4610      	mov	r0, r2
 8008938:	4798      	blx	r3
 800893a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	3301      	adds	r3, #1
 8008940:	2207      	movs	r2, #7
 8008942:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008944:	e00f      	b.n	8008966 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008946:	6839      	ldr	r1, [r7, #0]
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f000 fa10 	bl	8008d6e <USBD_CtlError>
        err++;
 800894e:	7afb      	ldrb	r3, [r7, #11]
 8008950:	3301      	adds	r3, #1
 8008952:	72fb      	strb	r3, [r7, #11]
      break;
 8008954:	e007      	b.n	8008966 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008956:	6839      	ldr	r1, [r7, #0]
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f000 fa08 	bl	8008d6e <USBD_CtlError>
      err++;
 800895e:	7afb      	ldrb	r3, [r7, #11]
 8008960:	3301      	adds	r3, #1
 8008962:	72fb      	strb	r3, [r7, #11]
      break;
 8008964:	bf00      	nop
  }

  if (err != 0U)
 8008966:	7afb      	ldrb	r3, [r7, #11]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d11e      	bne.n	80089aa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	88db      	ldrh	r3, [r3, #6]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d016      	beq.n	80089a2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008974:	893b      	ldrh	r3, [r7, #8]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d00e      	beq.n	8008998 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	88da      	ldrh	r2, [r3, #6]
 800897e:	893b      	ldrh	r3, [r7, #8]
 8008980:	4293      	cmp	r3, r2
 8008982:	bf28      	it	cs
 8008984:	4613      	movcs	r3, r2
 8008986:	b29b      	uxth	r3, r3
 8008988:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800898a:	893b      	ldrh	r3, [r7, #8]
 800898c:	461a      	mov	r2, r3
 800898e:	68f9      	ldr	r1, [r7, #12]
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f000 fa5d 	bl	8008e50 <USBD_CtlSendData>
 8008996:	e009      	b.n	80089ac <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008998:	6839      	ldr	r1, [r7, #0]
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f000 f9e7 	bl	8008d6e <USBD_CtlError>
 80089a0:	e004      	b.n	80089ac <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 faae 	bl	8008f04 <USBD_CtlSendStatus>
 80089a8:	e000      	b.n	80089ac <USBD_GetDescriptor+0x2cc>
    return;
 80089aa:	bf00      	nop
  }
}
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	bf00      	nop

080089b4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b084      	sub	sp, #16
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	889b      	ldrh	r3, [r3, #4]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d131      	bne.n	8008a2a <USBD_SetAddress+0x76>
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	88db      	ldrh	r3, [r3, #6]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d12d      	bne.n	8008a2a <USBD_SetAddress+0x76>
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	885b      	ldrh	r3, [r3, #2]
 80089d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80089d4:	d829      	bhi.n	8008a2a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	885b      	ldrh	r3, [r3, #2]
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80089e0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	2b03      	cmp	r3, #3
 80089ec:	d104      	bne.n	80089f8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80089ee:	6839      	ldr	r1, [r7, #0]
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f000 f9bc 	bl	8008d6e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089f6:	e01d      	b.n	8008a34 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	7bfa      	ldrb	r2, [r7, #15]
 80089fc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008a00:	7bfb      	ldrb	r3, [r7, #15]
 8008a02:	4619      	mov	r1, r3
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 ff35 	bl	8009874 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f000 fa7a 	bl	8008f04 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008a10:	7bfb      	ldrb	r3, [r7, #15]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d004      	beq.n	8008a20 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2202      	movs	r2, #2
 8008a1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a1e:	e009      	b.n	8008a34 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2201      	movs	r2, #1
 8008a24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a28:	e004      	b.n	8008a34 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008a2a:	6839      	ldr	r1, [r7, #0]
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f000 f99e 	bl	8008d6e <USBD_CtlError>
  }
}
 8008a32:	bf00      	nop
 8008a34:	bf00      	nop
 8008a36:	3710      	adds	r7, #16
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bd80      	pop	{r7, pc}

08008a3c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b084      	sub	sp, #16
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a46:	2300      	movs	r3, #0
 8008a48:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	885b      	ldrh	r3, [r3, #2]
 8008a4e:	b2da      	uxtb	r2, r3
 8008a50:	4b4e      	ldr	r3, [pc, #312]	@ (8008b8c <USBD_SetConfig+0x150>)
 8008a52:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008a54:	4b4d      	ldr	r3, [pc, #308]	@ (8008b8c <USBD_SetConfig+0x150>)
 8008a56:	781b      	ldrb	r3, [r3, #0]
 8008a58:	2b01      	cmp	r3, #1
 8008a5a:	d905      	bls.n	8008a68 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008a5c:	6839      	ldr	r1, [r7, #0]
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 f985 	bl	8008d6e <USBD_CtlError>
    return USBD_FAIL;
 8008a64:	2303      	movs	r3, #3
 8008a66:	e08c      	b.n	8008b82 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a6e:	b2db      	uxtb	r3, r3
 8008a70:	2b02      	cmp	r3, #2
 8008a72:	d002      	beq.n	8008a7a <USBD_SetConfig+0x3e>
 8008a74:	2b03      	cmp	r3, #3
 8008a76:	d029      	beq.n	8008acc <USBD_SetConfig+0x90>
 8008a78:	e075      	b.n	8008b66 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008a7a:	4b44      	ldr	r3, [pc, #272]	@ (8008b8c <USBD_SetConfig+0x150>)
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d020      	beq.n	8008ac4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008a82:	4b42      	ldr	r3, [pc, #264]	@ (8008b8c <USBD_SetConfig+0x150>)
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	461a      	mov	r2, r3
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008a8c:	4b3f      	ldr	r3, [pc, #252]	@ (8008b8c <USBD_SetConfig+0x150>)
 8008a8e:	781b      	ldrb	r3, [r3, #0]
 8008a90:	4619      	mov	r1, r3
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f7fe ffe3 	bl	8007a5e <USBD_SetClassConfig>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008a9c:	7bfb      	ldrb	r3, [r7, #15]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d008      	beq.n	8008ab4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008aa2:	6839      	ldr	r1, [r7, #0]
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 f962 	bl	8008d6e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2202      	movs	r2, #2
 8008aae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008ab2:	e065      	b.n	8008b80 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f000 fa25 	bl	8008f04 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2203      	movs	r2, #3
 8008abe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008ac2:	e05d      	b.n	8008b80 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f000 fa1d 	bl	8008f04 <USBD_CtlSendStatus>
      break;
 8008aca:	e059      	b.n	8008b80 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008acc:	4b2f      	ldr	r3, [pc, #188]	@ (8008b8c <USBD_SetConfig+0x150>)
 8008ace:	781b      	ldrb	r3, [r3, #0]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d112      	bne.n	8008afa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2202      	movs	r2, #2
 8008ad8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008adc:	4b2b      	ldr	r3, [pc, #172]	@ (8008b8c <USBD_SetConfig+0x150>)
 8008ade:	781b      	ldrb	r3, [r3, #0]
 8008ae0:	461a      	mov	r2, r3
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008ae6:	4b29      	ldr	r3, [pc, #164]	@ (8008b8c <USBD_SetConfig+0x150>)
 8008ae8:	781b      	ldrb	r3, [r3, #0]
 8008aea:	4619      	mov	r1, r3
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f7fe ffd2 	bl	8007a96 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f000 fa06 	bl	8008f04 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008af8:	e042      	b.n	8008b80 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008afa:	4b24      	ldr	r3, [pc, #144]	@ (8008b8c <USBD_SetConfig+0x150>)
 8008afc:	781b      	ldrb	r3, [r3, #0]
 8008afe:	461a      	mov	r2, r3
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d02a      	beq.n	8008b5e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	4619      	mov	r1, r3
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f7fe ffc0 	bl	8007a96 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008b16:	4b1d      	ldr	r3, [pc, #116]	@ (8008b8c <USBD_SetConfig+0x150>)
 8008b18:	781b      	ldrb	r3, [r3, #0]
 8008b1a:	461a      	mov	r2, r3
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008b20:	4b1a      	ldr	r3, [pc, #104]	@ (8008b8c <USBD_SetConfig+0x150>)
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	4619      	mov	r1, r3
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f7fe ff99 	bl	8007a5e <USBD_SetClassConfig>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008b30:	7bfb      	ldrb	r3, [r7, #15]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d00f      	beq.n	8008b56 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008b36:	6839      	ldr	r1, [r7, #0]
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 f918 	bl	8008d6e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	b2db      	uxtb	r3, r3
 8008b44:	4619      	mov	r1, r3
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f7fe ffa5 	bl	8007a96 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2202      	movs	r2, #2
 8008b50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008b54:	e014      	b.n	8008b80 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f000 f9d4 	bl	8008f04 <USBD_CtlSendStatus>
      break;
 8008b5c:	e010      	b.n	8008b80 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f000 f9d0 	bl	8008f04 <USBD_CtlSendStatus>
      break;
 8008b64:	e00c      	b.n	8008b80 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008b66:	6839      	ldr	r1, [r7, #0]
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f000 f900 	bl	8008d6e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008b6e:	4b07      	ldr	r3, [pc, #28]	@ (8008b8c <USBD_SetConfig+0x150>)
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	4619      	mov	r1, r3
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f7fe ff8e 	bl	8007a96 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008b7a:	2303      	movs	r3, #3
 8008b7c:	73fb      	strb	r3, [r7, #15]
      break;
 8008b7e:	bf00      	nop
  }

  return ret;
 8008b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3710      	adds	r7, #16
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
 8008b8a:	bf00      	nop
 8008b8c:	20006630 	.word	0x20006630

08008b90 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b082      	sub	sp, #8
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	88db      	ldrh	r3, [r3, #6]
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d004      	beq.n	8008bac <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008ba2:	6839      	ldr	r1, [r7, #0]
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f000 f8e2 	bl	8008d6e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008baa:	e023      	b.n	8008bf4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	2b02      	cmp	r3, #2
 8008bb6:	dc02      	bgt.n	8008bbe <USBD_GetConfig+0x2e>
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	dc03      	bgt.n	8008bc4 <USBD_GetConfig+0x34>
 8008bbc:	e015      	b.n	8008bea <USBD_GetConfig+0x5a>
 8008bbe:	2b03      	cmp	r3, #3
 8008bc0:	d00b      	beq.n	8008bda <USBD_GetConfig+0x4a>
 8008bc2:	e012      	b.n	8008bea <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	3308      	adds	r3, #8
 8008bce:	2201      	movs	r2, #1
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 f93c 	bl	8008e50 <USBD_CtlSendData>
        break;
 8008bd8:	e00c      	b.n	8008bf4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	3304      	adds	r3, #4
 8008bde:	2201      	movs	r2, #1
 8008be0:	4619      	mov	r1, r3
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f000 f934 	bl	8008e50 <USBD_CtlSendData>
        break;
 8008be8:	e004      	b.n	8008bf4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008bea:	6839      	ldr	r1, [r7, #0]
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f000 f8be 	bl	8008d6e <USBD_CtlError>
        break;
 8008bf2:	bf00      	nop
}
 8008bf4:	bf00      	nop
 8008bf6:	3708      	adds	r7, #8
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b082      	sub	sp, #8
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
 8008c04:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c0c:	b2db      	uxtb	r3, r3
 8008c0e:	3b01      	subs	r3, #1
 8008c10:	2b02      	cmp	r3, #2
 8008c12:	d81e      	bhi.n	8008c52 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	88db      	ldrh	r3, [r3, #6]
 8008c18:	2b02      	cmp	r3, #2
 8008c1a:	d004      	beq.n	8008c26 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008c1c:	6839      	ldr	r1, [r7, #0]
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f000 f8a5 	bl	8008d6e <USBD_CtlError>
        break;
 8008c24:	e01a      	b.n	8008c5c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2201      	movs	r2, #1
 8008c2a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d005      	beq.n	8008c42 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	68db      	ldr	r3, [r3, #12]
 8008c3a:	f043 0202 	orr.w	r2, r3, #2
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	330c      	adds	r3, #12
 8008c46:	2202      	movs	r2, #2
 8008c48:	4619      	mov	r1, r3
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 f900 	bl	8008e50 <USBD_CtlSendData>
      break;
 8008c50:	e004      	b.n	8008c5c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008c52:	6839      	ldr	r1, [r7, #0]
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f000 f88a 	bl	8008d6e <USBD_CtlError>
      break;
 8008c5a:	bf00      	nop
  }
}
 8008c5c:	bf00      	nop
 8008c5e:	3708      	adds	r7, #8
 8008c60:	46bd      	mov	sp, r7
 8008c62:	bd80      	pop	{r7, pc}

08008c64 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b082      	sub	sp, #8
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
 8008c6c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	885b      	ldrh	r3, [r3, #2]
 8008c72:	2b01      	cmp	r3, #1
 8008c74:	d107      	bne.n	8008c86 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2201      	movs	r2, #1
 8008c7a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008c7e:	6878      	ldr	r0, [r7, #4]
 8008c80:	f000 f940 	bl	8008f04 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008c84:	e013      	b.n	8008cae <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	885b      	ldrh	r3, [r3, #2]
 8008c8a:	2b02      	cmp	r3, #2
 8008c8c:	d10b      	bne.n	8008ca6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	889b      	ldrh	r3, [r3, #4]
 8008c92:	0a1b      	lsrs	r3, r3, #8
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	b2da      	uxtb	r2, r3
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 f930 	bl	8008f04 <USBD_CtlSendStatus>
}
 8008ca4:	e003      	b.n	8008cae <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008ca6:	6839      	ldr	r1, [r7, #0]
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 f860 	bl	8008d6e <USBD_CtlError>
}
 8008cae:	bf00      	nop
 8008cb0:	3708      	adds	r7, #8
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}

08008cb6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cb6:	b580      	push	{r7, lr}
 8008cb8:	b082      	sub	sp, #8
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
 8008cbe:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	3b01      	subs	r3, #1
 8008cca:	2b02      	cmp	r3, #2
 8008ccc:	d80b      	bhi.n	8008ce6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	885b      	ldrh	r3, [r3, #2]
 8008cd2:	2b01      	cmp	r3, #1
 8008cd4:	d10c      	bne.n	8008cf0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 f910 	bl	8008f04 <USBD_CtlSendStatus>
      }
      break;
 8008ce4:	e004      	b.n	8008cf0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008ce6:	6839      	ldr	r1, [r7, #0]
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f000 f840 	bl	8008d6e <USBD_CtlError>
      break;
 8008cee:	e000      	b.n	8008cf2 <USBD_ClrFeature+0x3c>
      break;
 8008cf0:	bf00      	nop
  }
}
 8008cf2:	bf00      	nop
 8008cf4:	3708      	adds	r7, #8
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}

08008cfa <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008cfa:	b580      	push	{r7, lr}
 8008cfc:	b084      	sub	sp, #16
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
 8008d02:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	781a      	ldrb	r2, [r3, #0]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	3301      	adds	r3, #1
 8008d14:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	781a      	ldrb	r2, [r3, #0]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	3301      	adds	r3, #1
 8008d22:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008d24:	68f8      	ldr	r0, [r7, #12]
 8008d26:	f7ff fa40 	bl	80081aa <SWAPBYTE>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	3301      	adds	r3, #1
 8008d36:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	3301      	adds	r3, #1
 8008d3c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008d3e:	68f8      	ldr	r0, [r7, #12]
 8008d40:	f7ff fa33 	bl	80081aa <SWAPBYTE>
 8008d44:	4603      	mov	r3, r0
 8008d46:	461a      	mov	r2, r3
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	3301      	adds	r3, #1
 8008d50:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	3301      	adds	r3, #1
 8008d56:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008d58:	68f8      	ldr	r0, [r7, #12]
 8008d5a:	f7ff fa26 	bl	80081aa <SWAPBYTE>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	461a      	mov	r2, r3
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	80da      	strh	r2, [r3, #6]
}
 8008d66:	bf00      	nop
 8008d68:	3710      	adds	r7, #16
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}

08008d6e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b082      	sub	sp, #8
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
 8008d76:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008d78:	2180      	movs	r1, #128	@ 0x80
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 fd10 	bl	80097a0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008d80:	2100      	movs	r1, #0
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f000 fd0c 	bl	80097a0 <USBD_LL_StallEP>
}
 8008d88:	bf00      	nop
 8008d8a:	3708      	adds	r7, #8
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bd80      	pop	{r7, pc}

08008d90 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b086      	sub	sp, #24
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	60f8      	str	r0, [r7, #12]
 8008d98:	60b9      	str	r1, [r7, #8]
 8008d9a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d036      	beq.n	8008e14 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008daa:	6938      	ldr	r0, [r7, #16]
 8008dac:	f000 f836 	bl	8008e1c <USBD_GetLen>
 8008db0:	4603      	mov	r3, r0
 8008db2:	3301      	adds	r3, #1
 8008db4:	b29b      	uxth	r3, r3
 8008db6:	005b      	lsls	r3, r3, #1
 8008db8:	b29a      	uxth	r2, r3
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008dbe:	7dfb      	ldrb	r3, [r7, #23]
 8008dc0:	68ba      	ldr	r2, [r7, #8]
 8008dc2:	4413      	add	r3, r2
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	7812      	ldrb	r2, [r2, #0]
 8008dc8:	701a      	strb	r2, [r3, #0]
  idx++;
 8008dca:	7dfb      	ldrb	r3, [r7, #23]
 8008dcc:	3301      	adds	r3, #1
 8008dce:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008dd0:	7dfb      	ldrb	r3, [r7, #23]
 8008dd2:	68ba      	ldr	r2, [r7, #8]
 8008dd4:	4413      	add	r3, r2
 8008dd6:	2203      	movs	r2, #3
 8008dd8:	701a      	strb	r2, [r3, #0]
  idx++;
 8008dda:	7dfb      	ldrb	r3, [r7, #23]
 8008ddc:	3301      	adds	r3, #1
 8008dde:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008de0:	e013      	b.n	8008e0a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008de2:	7dfb      	ldrb	r3, [r7, #23]
 8008de4:	68ba      	ldr	r2, [r7, #8]
 8008de6:	4413      	add	r3, r2
 8008de8:	693a      	ldr	r2, [r7, #16]
 8008dea:	7812      	ldrb	r2, [r2, #0]
 8008dec:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	3301      	adds	r3, #1
 8008df2:	613b      	str	r3, [r7, #16]
    idx++;
 8008df4:	7dfb      	ldrb	r3, [r7, #23]
 8008df6:	3301      	adds	r3, #1
 8008df8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008dfa:	7dfb      	ldrb	r3, [r7, #23]
 8008dfc:	68ba      	ldr	r2, [r7, #8]
 8008dfe:	4413      	add	r3, r2
 8008e00:	2200      	movs	r2, #0
 8008e02:	701a      	strb	r2, [r3, #0]
    idx++;
 8008e04:	7dfb      	ldrb	r3, [r7, #23]
 8008e06:	3301      	adds	r3, #1
 8008e08:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	781b      	ldrb	r3, [r3, #0]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d1e7      	bne.n	8008de2 <USBD_GetString+0x52>
 8008e12:	e000      	b.n	8008e16 <USBD_GetString+0x86>
    return;
 8008e14:	bf00      	nop
  }
}
 8008e16:	3718      	adds	r7, #24
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b085      	sub	sp, #20
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008e24:	2300      	movs	r3, #0
 8008e26:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008e2c:	e005      	b.n	8008e3a <USBD_GetLen+0x1e>
  {
    len++;
 8008e2e:	7bfb      	ldrb	r3, [r7, #15]
 8008e30:	3301      	adds	r3, #1
 8008e32:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	3301      	adds	r3, #1
 8008e38:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	781b      	ldrb	r3, [r3, #0]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d1f5      	bne.n	8008e2e <USBD_GetLen+0x12>
  }

  return len;
 8008e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3714      	adds	r7, #20
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr

08008e50 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b084      	sub	sp, #16
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	60f8      	str	r0, [r7, #12]
 8008e58:	60b9      	str	r1, [r7, #8]
 8008e5a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	2202      	movs	r2, #2
 8008e60:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	687a      	ldr	r2, [r7, #4]
 8008e6e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	68ba      	ldr	r2, [r7, #8]
 8008e74:	2100      	movs	r1, #0
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f000 fd1b 	bl	80098b2 <USBD_LL_Transmit>

  return USBD_OK;
 8008e7c:	2300      	movs	r3, #0
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3710      	adds	r7, #16
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}

08008e86 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008e86:	b580      	push	{r7, lr}
 8008e88:	b084      	sub	sp, #16
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	60f8      	str	r0, [r7, #12]
 8008e8e:	60b9      	str	r1, [r7, #8]
 8008e90:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	68ba      	ldr	r2, [r7, #8]
 8008e96:	2100      	movs	r1, #0
 8008e98:	68f8      	ldr	r0, [r7, #12]
 8008e9a:	f000 fd0a 	bl	80098b2 <USBD_LL_Transmit>

  return USBD_OK;
 8008e9e:	2300      	movs	r3, #0
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3710      	adds	r7, #16
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}

08008ea8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b084      	sub	sp, #16
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	60f8      	str	r0, [r7, #12]
 8008eb0:	60b9      	str	r1, [r7, #8]
 8008eb2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	2203      	movs	r2, #3
 8008eb8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	687a      	ldr	r2, [r7, #4]
 8008ec0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	687a      	ldr	r2, [r7, #4]
 8008ec8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	68ba      	ldr	r2, [r7, #8]
 8008ed0:	2100      	movs	r1, #0
 8008ed2:	68f8      	ldr	r0, [r7, #12]
 8008ed4:	f000 fd0e 	bl	80098f4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ed8:	2300      	movs	r3, #0
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b084      	sub	sp, #16
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	60f8      	str	r0, [r7, #12]
 8008eea:	60b9      	str	r1, [r7, #8]
 8008eec:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	68ba      	ldr	r2, [r7, #8]
 8008ef2:	2100      	movs	r1, #0
 8008ef4:	68f8      	ldr	r0, [r7, #12]
 8008ef6:	f000 fcfd 	bl	80098f4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008efa:	2300      	movs	r3, #0
}
 8008efc:	4618      	mov	r0, r3
 8008efe:	3710      	adds	r7, #16
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b082      	sub	sp, #8
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2204      	movs	r2, #4
 8008f10:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008f14:	2300      	movs	r3, #0
 8008f16:	2200      	movs	r2, #0
 8008f18:	2100      	movs	r1, #0
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f000 fcc9 	bl	80098b2 <USBD_LL_Transmit>

  return USBD_OK;
 8008f20:	2300      	movs	r3, #0
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3708      	adds	r7, #8
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}

08008f2a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008f2a:	b580      	push	{r7, lr}
 8008f2c:	b082      	sub	sp, #8
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2205      	movs	r2, #5
 8008f36:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	2100      	movs	r1, #0
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f000 fcd7 	bl	80098f4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f46:	2300      	movs	r3, #0
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3708      	adds	r7, #8
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}

08008f50 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008f54:	2200      	movs	r2, #0
 8008f56:	4912      	ldr	r1, [pc, #72]	@ (8008fa0 <MX_USB_DEVICE_Init+0x50>)
 8008f58:	4812      	ldr	r0, [pc, #72]	@ (8008fa4 <MX_USB_DEVICE_Init+0x54>)
 8008f5a:	f7fe fd03 	bl	8007964 <USBD_Init>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d001      	beq.n	8008f68 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008f64:	f7f7 fcc6 	bl	80008f4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008f68:	490f      	ldr	r1, [pc, #60]	@ (8008fa8 <MX_USB_DEVICE_Init+0x58>)
 8008f6a:	480e      	ldr	r0, [pc, #56]	@ (8008fa4 <MX_USB_DEVICE_Init+0x54>)
 8008f6c:	f7fe fd2a 	bl	80079c4 <USBD_RegisterClass>
 8008f70:	4603      	mov	r3, r0
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d001      	beq.n	8008f7a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008f76:	f7f7 fcbd 	bl	80008f4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008f7a:	490c      	ldr	r1, [pc, #48]	@ (8008fac <MX_USB_DEVICE_Init+0x5c>)
 8008f7c:	4809      	ldr	r0, [pc, #36]	@ (8008fa4 <MX_USB_DEVICE_Init+0x54>)
 8008f7e:	f7fe fc21 	bl	80077c4 <USBD_CDC_RegisterInterface>
 8008f82:	4603      	mov	r3, r0
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d001      	beq.n	8008f8c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008f88:	f7f7 fcb4 	bl	80008f4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008f8c:	4805      	ldr	r0, [pc, #20]	@ (8008fa4 <MX_USB_DEVICE_Init+0x54>)
 8008f8e:	f7fe fd4f 	bl	8007a30 <USBD_Start>
 8008f92:	4603      	mov	r3, r0
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d001      	beq.n	8008f9c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008f98:	f7f7 fcac 	bl	80008f4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008f9c:	bf00      	nop
 8008f9e:	bd80      	pop	{r7, pc}
 8008fa0:	200000ac 	.word	0x200000ac
 8008fa4:	20006634 	.word	0x20006634
 8008fa8:	20000018 	.word	0x20000018
 8008fac:	20000098 	.word	0x20000098

08008fb0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	4905      	ldr	r1, [pc, #20]	@ (8008fcc <CDC_Init_FS+0x1c>)
 8008fb8:	4805      	ldr	r0, [pc, #20]	@ (8008fd0 <CDC_Init_FS+0x20>)
 8008fba:	f7fe fc1d 	bl	80077f8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008fbe:	4905      	ldr	r1, [pc, #20]	@ (8008fd4 <CDC_Init_FS+0x24>)
 8008fc0:	4803      	ldr	r0, [pc, #12]	@ (8008fd0 <CDC_Init_FS+0x20>)
 8008fc2:	f7fe fc3b 	bl	800783c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008fc6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	bd80      	pop	{r7, pc}
 8008fcc:	20007110 	.word	0x20007110
 8008fd0:	20006634 	.word	0x20006634
 8008fd4:	20006910 	.word	0x20006910

08008fd8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008fdc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr

08008fe8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b083      	sub	sp, #12
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	4603      	mov	r3, r0
 8008ff0:	6039      	str	r1, [r7, #0]
 8008ff2:	71fb      	strb	r3, [r7, #7]
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008ff8:	79fb      	ldrb	r3, [r7, #7]
 8008ffa:	2b23      	cmp	r3, #35	@ 0x23
 8008ffc:	d84a      	bhi.n	8009094 <CDC_Control_FS+0xac>
 8008ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8009004 <CDC_Control_FS+0x1c>)
 8009000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009004:	08009095 	.word	0x08009095
 8009008:	08009095 	.word	0x08009095
 800900c:	08009095 	.word	0x08009095
 8009010:	08009095 	.word	0x08009095
 8009014:	08009095 	.word	0x08009095
 8009018:	08009095 	.word	0x08009095
 800901c:	08009095 	.word	0x08009095
 8009020:	08009095 	.word	0x08009095
 8009024:	08009095 	.word	0x08009095
 8009028:	08009095 	.word	0x08009095
 800902c:	08009095 	.word	0x08009095
 8009030:	08009095 	.word	0x08009095
 8009034:	08009095 	.word	0x08009095
 8009038:	08009095 	.word	0x08009095
 800903c:	08009095 	.word	0x08009095
 8009040:	08009095 	.word	0x08009095
 8009044:	08009095 	.word	0x08009095
 8009048:	08009095 	.word	0x08009095
 800904c:	08009095 	.word	0x08009095
 8009050:	08009095 	.word	0x08009095
 8009054:	08009095 	.word	0x08009095
 8009058:	08009095 	.word	0x08009095
 800905c:	08009095 	.word	0x08009095
 8009060:	08009095 	.word	0x08009095
 8009064:	08009095 	.word	0x08009095
 8009068:	08009095 	.word	0x08009095
 800906c:	08009095 	.word	0x08009095
 8009070:	08009095 	.word	0x08009095
 8009074:	08009095 	.word	0x08009095
 8009078:	08009095 	.word	0x08009095
 800907c:	08009095 	.word	0x08009095
 8009080:	08009095 	.word	0x08009095
 8009084:	08009095 	.word	0x08009095
 8009088:	08009095 	.word	0x08009095
 800908c:	08009095 	.word	0x08009095
 8009090:	08009095 	.word	0x08009095
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009094:	bf00      	nop
  }

  return (USBD_OK);
 8009096:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009098:	4618      	mov	r0, r3
 800909a:	370c      	adds	r7, #12
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr

080090a4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b082      	sub	sp, #8
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USB_CdcRxBuffer_FS_cnt = *Len;
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a0a      	ldr	r2, [pc, #40]	@ (80090dc <CDC_Receive_FS+0x38>)
 80090b4:	6013      	str	r3, [r2, #0]
  strncpy(USB_CdcRxBuffer_FS, Buf, *Len);
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	461a      	mov	r2, r3
 80090bc:	6879      	ldr	r1, [r7, #4]
 80090be:	4808      	ldr	r0, [pc, #32]	@ (80090e0 <CDC_Receive_FS+0x3c>)
 80090c0:	f000 fed4 	bl	8009e6c <strncpy>

  // memcpy((uint8_t *) USB_CdcRxBuffer_FS, (uint8_t *) Buf, sizeof(*Len));

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80090c4:	6879      	ldr	r1, [r7, #4]
 80090c6:	4807      	ldr	r0, [pc, #28]	@ (80090e4 <CDC_Receive_FS+0x40>)
 80090c8:	f7fe fbb8 	bl	800783c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80090cc:	4805      	ldr	r0, [pc, #20]	@ (80090e4 <CDC_Receive_FS+0x40>)
 80090ce:	f7fe fc13 	bl	80078f8 <USBD_CDC_ReceivePacket>

  return (USBD_OK);
 80090d2:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	3708      	adds	r7, #8
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}
 80090dc:	200017f4 	.word	0x200017f4
 80090e0:	200015f4 	.word	0x200015f4
 80090e4:	20006634 	.word	0x20006634

080090e8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b086      	sub	sp, #24
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	460b      	mov	r3, r1
 80090f2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80090f4:	2300      	movs	r3, #0
 80090f6:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 7 */
  uint32_t startTick = HAL_GetTick();
 80090f8:	f7f8 fb86 	bl	8001808 <HAL_GetTick>
 80090fc:	6138      	str	r0, [r7, #16]
  uint32_t TIMEOUT_VALUE = 1U;
 80090fe:	2301      	movs	r3, #1
 8009100:	60fb      	str	r3, [r7, #12]

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009102:	4b10      	ldr	r3, [pc, #64]	@ (8009144 <CDC_Transmit_FS+0x5c>)
 8009104:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009108:	60bb      	str	r3, [r7, #8]
  #if 1
  if (hcdc == NULL)
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d101      	bne.n	8009114 <CDC_Transmit_FS+0x2c>
  {
    return USBD_FAIL;
 8009110:	2303      	movs	r3, #3
 8009112:	e012      	b.n	800913a <CDC_Transmit_FS+0x52>
  }

  if (hcdc->TxState != 0)
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800911a:	2b00      	cmp	r3, #0
 800911c:	d001      	beq.n	8009122 <CDC_Transmit_FS+0x3a>
  {
      return USBD_BUSY;
 800911e:	2301      	movs	r3, #1
 8009120:	e00b      	b.n	800913a <CDC_Transmit_FS+0x52>
  //       return USBD_BUSY;
  //   }
  // }
  #endif
  
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009122:	887b      	ldrh	r3, [r7, #2]
 8009124:	461a      	mov	r2, r3
 8009126:	6879      	ldr	r1, [r7, #4]
 8009128:	4806      	ldr	r0, [pc, #24]	@ (8009144 <CDC_Transmit_FS+0x5c>)
 800912a:	f7fe fb65 	bl	80077f8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800912e:	4805      	ldr	r0, [pc, #20]	@ (8009144 <CDC_Transmit_FS+0x5c>)
 8009130:	f7fe fba2 	bl	8007878 <USBD_CDC_TransmitPacket>
 8009134:	4603      	mov	r3, r0
 8009136:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END 7 */
  return result;
 8009138:	7dfb      	ldrb	r3, [r7, #23]
}
 800913a:	4618      	mov	r0, r3
 800913c:	3718      	adds	r7, #24
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}
 8009142:	bf00      	nop
 8009144:	20006634 	.word	0x20006634

08009148 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009148:	b480      	push	{r7}
 800914a:	b087      	sub	sp, #28
 800914c:	af00      	add	r7, sp, #0
 800914e:	60f8      	str	r0, [r7, #12]
 8009150:	60b9      	str	r1, [r7, #8]
 8009152:	4613      	mov	r3, r2
 8009154:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009156:	2300      	movs	r3, #0
 8009158:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800915a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800915e:	4618      	mov	r0, r3
 8009160:	371c      	adds	r7, #28
 8009162:	46bd      	mov	sp, r7
 8009164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009168:	4770      	bx	lr
	...

0800916c <CDC_Transmit_Is_Busy>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
uint8_t CDC_Transmit_Is_Busy(void){
 800916c:	b480      	push	{r7}
 800916e:	b083      	sub	sp, #12
 8009170:	af00      	add	r7, sp, #0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009172:	4b09      	ldr	r3, [pc, #36]	@ (8009198 <CDC_Transmit_Is_Busy+0x2c>)
 8009174:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009178:	607b      	str	r3, [r7, #4]
  if (hcdc->TxState != 0)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009180:	2b00      	cmp	r3, #0
 8009182:	d001      	beq.n	8009188 <CDC_Transmit_Is_Busy+0x1c>
    return USBD_BUSY;
 8009184:	2301      	movs	r3, #1
 8009186:	e000      	b.n	800918a <CDC_Transmit_Is_Busy+0x1e>
  else
    return USBD_OK;
 8009188:	2300      	movs	r3, #0
}
 800918a:	4618      	mov	r0, r3
 800918c:	370c      	adds	r7, #12
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr
 8009196:	bf00      	nop
 8009198:	20006634 	.word	0x20006634

0800919c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800919c:	b480      	push	{r7}
 800919e:	b083      	sub	sp, #12
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	4603      	mov	r3, r0
 80091a4:	6039      	str	r1, [r7, #0]
 80091a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	2212      	movs	r2, #18
 80091ac:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80091ae:	4b03      	ldr	r3, [pc, #12]	@ (80091bc <USBD_FS_DeviceDescriptor+0x20>)
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	370c      	adds	r7, #12
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr
 80091bc:	200000c8 	.word	0x200000c8

080091c0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b083      	sub	sp, #12
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	4603      	mov	r3, r0
 80091c8:	6039      	str	r1, [r7, #0]
 80091ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	2204      	movs	r2, #4
 80091d0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80091d2:	4b03      	ldr	r3, [pc, #12]	@ (80091e0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	370c      	adds	r7, #12
 80091d8:	46bd      	mov	sp, r7
 80091da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091de:	4770      	bx	lr
 80091e0:	200000dc 	.word	0x200000dc

080091e4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b082      	sub	sp, #8
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	4603      	mov	r3, r0
 80091ec:	6039      	str	r1, [r7, #0]
 80091ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80091f0:	79fb      	ldrb	r3, [r7, #7]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d105      	bne.n	8009202 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80091f6:	683a      	ldr	r2, [r7, #0]
 80091f8:	4907      	ldr	r1, [pc, #28]	@ (8009218 <USBD_FS_ProductStrDescriptor+0x34>)
 80091fa:	4808      	ldr	r0, [pc, #32]	@ (800921c <USBD_FS_ProductStrDescriptor+0x38>)
 80091fc:	f7ff fdc8 	bl	8008d90 <USBD_GetString>
 8009200:	e004      	b.n	800920c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009202:	683a      	ldr	r2, [r7, #0]
 8009204:	4904      	ldr	r1, [pc, #16]	@ (8009218 <USBD_FS_ProductStrDescriptor+0x34>)
 8009206:	4805      	ldr	r0, [pc, #20]	@ (800921c <USBD_FS_ProductStrDescriptor+0x38>)
 8009208:	f7ff fdc2 	bl	8008d90 <USBD_GetString>
  }
  return USBD_StrDesc;
 800920c:	4b02      	ldr	r3, [pc, #8]	@ (8009218 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800920e:	4618      	mov	r0, r3
 8009210:	3708      	adds	r7, #8
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
 8009216:	bf00      	nop
 8009218:	20007910 	.word	0x20007910
 800921c:	0800ad98 	.word	0x0800ad98

08009220 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b082      	sub	sp, #8
 8009224:	af00      	add	r7, sp, #0
 8009226:	4603      	mov	r3, r0
 8009228:	6039      	str	r1, [r7, #0]
 800922a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800922c:	683a      	ldr	r2, [r7, #0]
 800922e:	4904      	ldr	r1, [pc, #16]	@ (8009240 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009230:	4804      	ldr	r0, [pc, #16]	@ (8009244 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009232:	f7ff fdad 	bl	8008d90 <USBD_GetString>
  return USBD_StrDesc;
 8009236:	4b02      	ldr	r3, [pc, #8]	@ (8009240 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009238:	4618      	mov	r0, r3
 800923a:	3708      	adds	r7, #8
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}
 8009240:	20007910 	.word	0x20007910
 8009244:	0800adb0 	.word	0x0800adb0

08009248 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b082      	sub	sp, #8
 800924c:	af00      	add	r7, sp, #0
 800924e:	4603      	mov	r3, r0
 8009250:	6039      	str	r1, [r7, #0]
 8009252:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	221a      	movs	r2, #26
 8009258:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800925a:	f000 f843 	bl	80092e4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800925e:	4b02      	ldr	r3, [pc, #8]	@ (8009268 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009260:	4618      	mov	r0, r3
 8009262:	3708      	adds	r7, #8
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}
 8009268:	200000e0 	.word	0x200000e0

0800926c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b082      	sub	sp, #8
 8009270:	af00      	add	r7, sp, #0
 8009272:	4603      	mov	r3, r0
 8009274:	6039      	str	r1, [r7, #0]
 8009276:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009278:	79fb      	ldrb	r3, [r7, #7]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d105      	bne.n	800928a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800927e:	683a      	ldr	r2, [r7, #0]
 8009280:	4907      	ldr	r1, [pc, #28]	@ (80092a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009282:	4808      	ldr	r0, [pc, #32]	@ (80092a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009284:	f7ff fd84 	bl	8008d90 <USBD_GetString>
 8009288:	e004      	b.n	8009294 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800928a:	683a      	ldr	r2, [r7, #0]
 800928c:	4904      	ldr	r1, [pc, #16]	@ (80092a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800928e:	4805      	ldr	r0, [pc, #20]	@ (80092a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009290:	f7ff fd7e 	bl	8008d90 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009294:	4b02      	ldr	r3, [pc, #8]	@ (80092a0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009296:	4618      	mov	r0, r3
 8009298:	3708      	adds	r7, #8
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}
 800929e:	bf00      	nop
 80092a0:	20007910 	.word	0x20007910
 80092a4:	0800adc4 	.word	0x0800adc4

080092a8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b082      	sub	sp, #8
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	4603      	mov	r3, r0
 80092b0:	6039      	str	r1, [r7, #0]
 80092b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80092b4:	79fb      	ldrb	r3, [r7, #7]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d105      	bne.n	80092c6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80092ba:	683a      	ldr	r2, [r7, #0]
 80092bc:	4907      	ldr	r1, [pc, #28]	@ (80092dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092be:	4808      	ldr	r0, [pc, #32]	@ (80092e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092c0:	f7ff fd66 	bl	8008d90 <USBD_GetString>
 80092c4:	e004      	b.n	80092d0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80092c6:	683a      	ldr	r2, [r7, #0]
 80092c8:	4904      	ldr	r1, [pc, #16]	@ (80092dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092ca:	4805      	ldr	r0, [pc, #20]	@ (80092e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092cc:	f7ff fd60 	bl	8008d90 <USBD_GetString>
  }
  return USBD_StrDesc;
 80092d0:	4b02      	ldr	r3, [pc, #8]	@ (80092dc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3708      	adds	r7, #8
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}
 80092da:	bf00      	nop
 80092dc:	20007910 	.word	0x20007910
 80092e0:	0800add0 	.word	0x0800add0

080092e4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b084      	sub	sp, #16
 80092e8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80092ea:	4b0f      	ldr	r3, [pc, #60]	@ (8009328 <Get_SerialNum+0x44>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80092f0:	4b0e      	ldr	r3, [pc, #56]	@ (800932c <Get_SerialNum+0x48>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80092f6:	4b0e      	ldr	r3, [pc, #56]	@ (8009330 <Get_SerialNum+0x4c>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80092fc:	68fa      	ldr	r2, [r7, #12]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	4413      	add	r3, r2
 8009302:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d009      	beq.n	800931e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800930a:	2208      	movs	r2, #8
 800930c:	4909      	ldr	r1, [pc, #36]	@ (8009334 <Get_SerialNum+0x50>)
 800930e:	68f8      	ldr	r0, [r7, #12]
 8009310:	f000 f814 	bl	800933c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009314:	2204      	movs	r2, #4
 8009316:	4908      	ldr	r1, [pc, #32]	@ (8009338 <Get_SerialNum+0x54>)
 8009318:	68b8      	ldr	r0, [r7, #8]
 800931a:	f000 f80f 	bl	800933c <IntToUnicode>
  }
}
 800931e:	bf00      	nop
 8009320:	3710      	adds	r7, #16
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	1fff7a10 	.word	0x1fff7a10
 800932c:	1fff7a14 	.word	0x1fff7a14
 8009330:	1fff7a18 	.word	0x1fff7a18
 8009334:	200000e2 	.word	0x200000e2
 8009338:	200000f2 	.word	0x200000f2

0800933c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800933c:	b480      	push	{r7}
 800933e:	b087      	sub	sp, #28
 8009340:	af00      	add	r7, sp, #0
 8009342:	60f8      	str	r0, [r7, #12]
 8009344:	60b9      	str	r1, [r7, #8]
 8009346:	4613      	mov	r3, r2
 8009348:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800934a:	2300      	movs	r3, #0
 800934c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800934e:	2300      	movs	r3, #0
 8009350:	75fb      	strb	r3, [r7, #23]
 8009352:	e027      	b.n	80093a4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	0f1b      	lsrs	r3, r3, #28
 8009358:	2b09      	cmp	r3, #9
 800935a:	d80b      	bhi.n	8009374 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	0f1b      	lsrs	r3, r3, #28
 8009360:	b2da      	uxtb	r2, r3
 8009362:	7dfb      	ldrb	r3, [r7, #23]
 8009364:	005b      	lsls	r3, r3, #1
 8009366:	4619      	mov	r1, r3
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	440b      	add	r3, r1
 800936c:	3230      	adds	r2, #48	@ 0x30
 800936e:	b2d2      	uxtb	r2, r2
 8009370:	701a      	strb	r2, [r3, #0]
 8009372:	e00a      	b.n	800938a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	0f1b      	lsrs	r3, r3, #28
 8009378:	b2da      	uxtb	r2, r3
 800937a:	7dfb      	ldrb	r3, [r7, #23]
 800937c:	005b      	lsls	r3, r3, #1
 800937e:	4619      	mov	r1, r3
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	440b      	add	r3, r1
 8009384:	3237      	adds	r2, #55	@ 0x37
 8009386:	b2d2      	uxtb	r2, r2
 8009388:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	011b      	lsls	r3, r3, #4
 800938e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009390:	7dfb      	ldrb	r3, [r7, #23]
 8009392:	005b      	lsls	r3, r3, #1
 8009394:	3301      	adds	r3, #1
 8009396:	68ba      	ldr	r2, [r7, #8]
 8009398:	4413      	add	r3, r2
 800939a:	2200      	movs	r2, #0
 800939c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800939e:	7dfb      	ldrb	r3, [r7, #23]
 80093a0:	3301      	adds	r3, #1
 80093a2:	75fb      	strb	r3, [r7, #23]
 80093a4:	7dfa      	ldrb	r2, [r7, #23]
 80093a6:	79fb      	ldrb	r3, [r7, #7]
 80093a8:	429a      	cmp	r2, r3
 80093aa:	d3d3      	bcc.n	8009354 <IntToUnicode+0x18>
  }
}
 80093ac:	bf00      	nop
 80093ae:	bf00      	nop
 80093b0:	371c      	adds	r7, #28
 80093b2:	46bd      	mov	sp, r7
 80093b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b8:	4770      	bx	lr
	...

080093bc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b08a      	sub	sp, #40	@ 0x28
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093c4:	f107 0314 	add.w	r3, r7, #20
 80093c8:	2200      	movs	r2, #0
 80093ca:	601a      	str	r2, [r3, #0]
 80093cc:	605a      	str	r2, [r3, #4]
 80093ce:	609a      	str	r2, [r3, #8]
 80093d0:	60da      	str	r2, [r3, #12]
 80093d2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80093dc:	d13a      	bne.n	8009454 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80093de:	2300      	movs	r3, #0
 80093e0:	613b      	str	r3, [r7, #16]
 80093e2:	4b1e      	ldr	r3, [pc, #120]	@ (800945c <HAL_PCD_MspInit+0xa0>)
 80093e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093e6:	4a1d      	ldr	r2, [pc, #116]	@ (800945c <HAL_PCD_MspInit+0xa0>)
 80093e8:	f043 0301 	orr.w	r3, r3, #1
 80093ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80093ee:	4b1b      	ldr	r3, [pc, #108]	@ (800945c <HAL_PCD_MspInit+0xa0>)
 80093f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093f2:	f003 0301 	and.w	r3, r3, #1
 80093f6:	613b      	str	r3, [r7, #16]
 80093f8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA8     ------> USB_OTG_FS_SOF
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80093fa:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80093fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009400:	2302      	movs	r3, #2
 8009402:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009404:	2300      	movs	r3, #0
 8009406:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009408:	2303      	movs	r3, #3
 800940a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800940c:	230a      	movs	r3, #10
 800940e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009410:	f107 0314 	add.w	r3, r7, #20
 8009414:	4619      	mov	r1, r3
 8009416:	4812      	ldr	r0, [pc, #72]	@ (8009460 <HAL_PCD_MspInit+0xa4>)
 8009418:	f7f8 ff32 	bl	8002280 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800941c:	4b0f      	ldr	r3, [pc, #60]	@ (800945c <HAL_PCD_MspInit+0xa0>)
 800941e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009420:	4a0e      	ldr	r2, [pc, #56]	@ (800945c <HAL_PCD_MspInit+0xa0>)
 8009422:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009426:	6353      	str	r3, [r2, #52]	@ 0x34
 8009428:	2300      	movs	r3, #0
 800942a:	60fb      	str	r3, [r7, #12]
 800942c:	4b0b      	ldr	r3, [pc, #44]	@ (800945c <HAL_PCD_MspInit+0xa0>)
 800942e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009430:	4a0a      	ldr	r2, [pc, #40]	@ (800945c <HAL_PCD_MspInit+0xa0>)
 8009432:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009436:	6453      	str	r3, [r2, #68]	@ 0x44
 8009438:	4b08      	ldr	r3, [pc, #32]	@ (800945c <HAL_PCD_MspInit+0xa0>)
 800943a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800943c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009440:	60fb      	str	r3, [r7, #12]
 8009442:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009444:	2200      	movs	r2, #0
 8009446:	2100      	movs	r1, #0
 8009448:	2043      	movs	r0, #67	@ 0x43
 800944a:	f7f8 fafe 	bl	8001a4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800944e:	2043      	movs	r0, #67	@ 0x43
 8009450:	f7f8 fb17 	bl	8001a82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009454:	bf00      	nop
 8009456:	3728      	adds	r7, #40	@ 0x28
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}
 800945c:	40023800 	.word	0x40023800
 8009460:	40020000 	.word	0x40020000

08009464 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b082      	sub	sp, #8
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009478:	4619      	mov	r1, r3
 800947a:	4610      	mov	r0, r2
 800947c:	f7fe fb25 	bl	8007aca <USBD_LL_SetupStage>
}
 8009480:	bf00      	nop
 8009482:	3708      	adds	r7, #8
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b082      	sub	sp, #8
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
 8009490:	460b      	mov	r3, r1
 8009492:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800949a:	78fa      	ldrb	r2, [r7, #3]
 800949c:	6879      	ldr	r1, [r7, #4]
 800949e:	4613      	mov	r3, r2
 80094a0:	00db      	lsls	r3, r3, #3
 80094a2:	4413      	add	r3, r2
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	440b      	add	r3, r1
 80094a8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	78fb      	ldrb	r3, [r7, #3]
 80094b0:	4619      	mov	r1, r3
 80094b2:	f7fe fb5f 	bl	8007b74 <USBD_LL_DataOutStage>
}
 80094b6:	bf00      	nop
 80094b8:	3708      	adds	r7, #8
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}

080094be <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094be:	b580      	push	{r7, lr}
 80094c0:	b082      	sub	sp, #8
 80094c2:	af00      	add	r7, sp, #0
 80094c4:	6078      	str	r0, [r7, #4]
 80094c6:	460b      	mov	r3, r1
 80094c8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80094d0:	78fa      	ldrb	r2, [r7, #3]
 80094d2:	6879      	ldr	r1, [r7, #4]
 80094d4:	4613      	mov	r3, r2
 80094d6:	00db      	lsls	r3, r3, #3
 80094d8:	4413      	add	r3, r2
 80094da:	009b      	lsls	r3, r3, #2
 80094dc:	440b      	add	r3, r1
 80094de:	3320      	adds	r3, #32
 80094e0:	681a      	ldr	r2, [r3, #0]
 80094e2:	78fb      	ldrb	r3, [r7, #3]
 80094e4:	4619      	mov	r1, r3
 80094e6:	f7fe fbf8 	bl	8007cda <USBD_LL_DataInStage>
}
 80094ea:	bf00      	nop
 80094ec:	3708      	adds	r7, #8
 80094ee:	46bd      	mov	sp, r7
 80094f0:	bd80      	pop	{r7, pc}

080094f2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094f2:	b580      	push	{r7, lr}
 80094f4:	b082      	sub	sp, #8
 80094f6:	af00      	add	r7, sp, #0
 80094f8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009500:	4618      	mov	r0, r3
 8009502:	f7fe fd32 	bl	8007f6a <USBD_LL_SOF>
}
 8009506:	bf00      	nop
 8009508:	3708      	adds	r7, #8
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}

0800950e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800950e:	b580      	push	{r7, lr}
 8009510:	b084      	sub	sp, #16
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009516:	2301      	movs	r3, #1
 8009518:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	79db      	ldrb	r3, [r3, #7]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d102      	bne.n	8009528 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009522:	2300      	movs	r3, #0
 8009524:	73fb      	strb	r3, [r7, #15]
 8009526:	e008      	b.n	800953a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	79db      	ldrb	r3, [r3, #7]
 800952c:	2b02      	cmp	r3, #2
 800952e:	d102      	bne.n	8009536 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009530:	2301      	movs	r3, #1
 8009532:	73fb      	strb	r3, [r7, #15]
 8009534:	e001      	b.n	800953a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009536:	f7f7 f9dd 	bl	80008f4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009540:	7bfa      	ldrb	r2, [r7, #15]
 8009542:	4611      	mov	r1, r2
 8009544:	4618      	mov	r0, r3
 8009546:	f7fe fccc 	bl	8007ee2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009550:	4618      	mov	r0, r3
 8009552:	f7fe fc74 	bl	8007e3e <USBD_LL_Reset>
}
 8009556:	bf00      	nop
 8009558:	3710      	adds	r7, #16
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
	...

08009560 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b082      	sub	sp, #8
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800956e:	4618      	mov	r0, r3
 8009570:	f7fe fcc7 	bl	8007f02 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	687a      	ldr	r2, [r7, #4]
 8009580:	6812      	ldr	r2, [r2, #0]
 8009582:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009586:	f043 0301 	orr.w	r3, r3, #1
 800958a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	7adb      	ldrb	r3, [r3, #11]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d005      	beq.n	80095a0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009594:	4b04      	ldr	r3, [pc, #16]	@ (80095a8 <HAL_PCD_SuspendCallback+0x48>)
 8009596:	691b      	ldr	r3, [r3, #16]
 8009598:	4a03      	ldr	r2, [pc, #12]	@ (80095a8 <HAL_PCD_SuspendCallback+0x48>)
 800959a:	f043 0306 	orr.w	r3, r3, #6
 800959e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80095a0:	bf00      	nop
 80095a2:	3708      	adds	r7, #8
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}
 80095a8:	e000ed00 	.word	0xe000ed00

080095ac <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b082      	sub	sp, #8
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fe fcbd 	bl	8007f3a <USBD_LL_Resume>
}
 80095c0:	bf00      	nop
 80095c2:	3708      	adds	r7, #8
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}

080095c8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b082      	sub	sp, #8
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
 80095d0:	460b      	mov	r3, r1
 80095d2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80095da:	78fa      	ldrb	r2, [r7, #3]
 80095dc:	4611      	mov	r1, r2
 80095de:	4618      	mov	r0, r3
 80095e0:	f7fe fd15 	bl	800800e <USBD_LL_IsoOUTIncomplete>
}
 80095e4:	bf00      	nop
 80095e6:	3708      	adds	r7, #8
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b082      	sub	sp, #8
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	460b      	mov	r3, r1
 80095f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80095fe:	78fa      	ldrb	r2, [r7, #3]
 8009600:	4611      	mov	r1, r2
 8009602:	4618      	mov	r0, r3
 8009604:	f7fe fcd1 	bl	8007faa <USBD_LL_IsoINIncomplete>
}
 8009608:	bf00      	nop
 800960a:	3708      	adds	r7, #8
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b082      	sub	sp, #8
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800961e:	4618      	mov	r0, r3
 8009620:	f7fe fd27 	bl	8008072 <USBD_LL_DevConnected>
}
 8009624:	bf00      	nop
 8009626:	3708      	adds	r7, #8
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}

0800962c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b082      	sub	sp, #8
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800963a:	4618      	mov	r0, r3
 800963c:	f7fe fd24 	bl	8008088 <USBD_LL_DevDisconnected>
}
 8009640:	bf00      	nop
 8009642:	3708      	adds	r7, #8
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}

08009648 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b082      	sub	sp, #8
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	781b      	ldrb	r3, [r3, #0]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d13c      	bne.n	80096d2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009658:	4a20      	ldr	r2, [pc, #128]	@ (80096dc <USBD_LL_Init+0x94>)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	4a1e      	ldr	r2, [pc, #120]	@ (80096dc <USBD_LL_Init+0x94>)
 8009664:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009668:	4b1c      	ldr	r3, [pc, #112]	@ (80096dc <USBD_LL_Init+0x94>)
 800966a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800966e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009670:	4b1a      	ldr	r3, [pc, #104]	@ (80096dc <USBD_LL_Init+0x94>)
 8009672:	2204      	movs	r2, #4
 8009674:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009676:	4b19      	ldr	r3, [pc, #100]	@ (80096dc <USBD_LL_Init+0x94>)
 8009678:	2202      	movs	r2, #2
 800967a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800967c:	4b17      	ldr	r3, [pc, #92]	@ (80096dc <USBD_LL_Init+0x94>)
 800967e:	2200      	movs	r2, #0
 8009680:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009682:	4b16      	ldr	r3, [pc, #88]	@ (80096dc <USBD_LL_Init+0x94>)
 8009684:	2202      	movs	r2, #2
 8009686:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8009688:	4b14      	ldr	r3, [pc, #80]	@ (80096dc <USBD_LL_Init+0x94>)
 800968a:	2201      	movs	r2, #1
 800968c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800968e:	4b13      	ldr	r3, [pc, #76]	@ (80096dc <USBD_LL_Init+0x94>)
 8009690:	2200      	movs	r2, #0
 8009692:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009694:	4b11      	ldr	r3, [pc, #68]	@ (80096dc <USBD_LL_Init+0x94>)
 8009696:	2200      	movs	r2, #0
 8009698:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800969a:	4b10      	ldr	r3, [pc, #64]	@ (80096dc <USBD_LL_Init+0x94>)
 800969c:	2200      	movs	r2, #0
 800969e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80096a0:	4b0e      	ldr	r3, [pc, #56]	@ (80096dc <USBD_LL_Init+0x94>)
 80096a2:	2200      	movs	r2, #0
 80096a4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80096a6:	480d      	ldr	r0, [pc, #52]	@ (80096dc <USBD_LL_Init+0x94>)
 80096a8:	f7f8 ffe2 	bl	8002670 <HAL_PCD_Init>
 80096ac:	4603      	mov	r3, r0
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d001      	beq.n	80096b6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80096b2:	f7f7 f91f 	bl	80008f4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80096b6:	2180      	movs	r1, #128	@ 0x80
 80096b8:	4808      	ldr	r0, [pc, #32]	@ (80096dc <USBD_LL_Init+0x94>)
 80096ba:	f7fa fa0c 	bl	8003ad6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80096be:	2240      	movs	r2, #64	@ 0x40
 80096c0:	2100      	movs	r1, #0
 80096c2:	4806      	ldr	r0, [pc, #24]	@ (80096dc <USBD_LL_Init+0x94>)
 80096c4:	f7fa f9c0 	bl	8003a48 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80096c8:	2280      	movs	r2, #128	@ 0x80
 80096ca:	2101      	movs	r1, #1
 80096cc:	4803      	ldr	r0, [pc, #12]	@ (80096dc <USBD_LL_Init+0x94>)
 80096ce:	f7fa f9bb 	bl	8003a48 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80096d2:	2300      	movs	r3, #0
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3708      	adds	r7, #8
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}
 80096dc:	20007b10 	.word	0x20007b10

080096e0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b084      	sub	sp, #16
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096e8:	2300      	movs	r3, #0
 80096ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096ec:	2300      	movs	r3, #0
 80096ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80096f6:	4618      	mov	r0, r3
 80096f8:	f7f9 f8c9 	bl	800288e <HAL_PCD_Start>
 80096fc:	4603      	mov	r3, r0
 80096fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009700:	7bfb      	ldrb	r3, [r7, #15]
 8009702:	4618      	mov	r0, r3
 8009704:	f000 f942 	bl	800998c <USBD_Get_USB_Status>
 8009708:	4603      	mov	r3, r0
 800970a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800970c:	7bbb      	ldrb	r3, [r7, #14]
}
 800970e:	4618      	mov	r0, r3
 8009710:	3710      	adds	r7, #16
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}

08009716 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b084      	sub	sp, #16
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
 800971e:	4608      	mov	r0, r1
 8009720:	4611      	mov	r1, r2
 8009722:	461a      	mov	r2, r3
 8009724:	4603      	mov	r3, r0
 8009726:	70fb      	strb	r3, [r7, #3]
 8009728:	460b      	mov	r3, r1
 800972a:	70bb      	strb	r3, [r7, #2]
 800972c:	4613      	mov	r3, r2
 800972e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009730:	2300      	movs	r3, #0
 8009732:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009734:	2300      	movs	r3, #0
 8009736:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800973e:	78bb      	ldrb	r3, [r7, #2]
 8009740:	883a      	ldrh	r2, [r7, #0]
 8009742:	78f9      	ldrb	r1, [r7, #3]
 8009744:	f7f9 fd9d 	bl	8003282 <HAL_PCD_EP_Open>
 8009748:	4603      	mov	r3, r0
 800974a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800974c:	7bfb      	ldrb	r3, [r7, #15]
 800974e:	4618      	mov	r0, r3
 8009750:	f000 f91c 	bl	800998c <USBD_Get_USB_Status>
 8009754:	4603      	mov	r3, r0
 8009756:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009758:	7bbb      	ldrb	r3, [r7, #14]
}
 800975a:	4618      	mov	r0, r3
 800975c:	3710      	adds	r7, #16
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}

08009762 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009762:	b580      	push	{r7, lr}
 8009764:	b084      	sub	sp, #16
 8009766:	af00      	add	r7, sp, #0
 8009768:	6078      	str	r0, [r7, #4]
 800976a:	460b      	mov	r3, r1
 800976c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800976e:	2300      	movs	r3, #0
 8009770:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009772:	2300      	movs	r3, #0
 8009774:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800977c:	78fa      	ldrb	r2, [r7, #3]
 800977e:	4611      	mov	r1, r2
 8009780:	4618      	mov	r0, r3
 8009782:	f7f9 fde6 	bl	8003352 <HAL_PCD_EP_Close>
 8009786:	4603      	mov	r3, r0
 8009788:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800978a:	7bfb      	ldrb	r3, [r7, #15]
 800978c:	4618      	mov	r0, r3
 800978e:	f000 f8fd 	bl	800998c <USBD_Get_USB_Status>
 8009792:	4603      	mov	r3, r0
 8009794:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009796:	7bbb      	ldrb	r3, [r7, #14]
}
 8009798:	4618      	mov	r0, r3
 800979a:	3710      	adds	r7, #16
 800979c:	46bd      	mov	sp, r7
 800979e:	bd80      	pop	{r7, pc}

080097a0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b084      	sub	sp, #16
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	460b      	mov	r3, r1
 80097aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097ac:	2300      	movs	r3, #0
 80097ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097b0:	2300      	movs	r3, #0
 80097b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80097ba:	78fa      	ldrb	r2, [r7, #3]
 80097bc:	4611      	mov	r1, r2
 80097be:	4618      	mov	r0, r3
 80097c0:	f7f9 fe9e 	bl	8003500 <HAL_PCD_EP_SetStall>
 80097c4:	4603      	mov	r3, r0
 80097c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097c8:	7bfb      	ldrb	r3, [r7, #15]
 80097ca:	4618      	mov	r0, r3
 80097cc:	f000 f8de 	bl	800998c <USBD_Get_USB_Status>
 80097d0:	4603      	mov	r3, r0
 80097d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3710      	adds	r7, #16
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}

080097de <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097de:	b580      	push	{r7, lr}
 80097e0:	b084      	sub	sp, #16
 80097e2:	af00      	add	r7, sp, #0
 80097e4:	6078      	str	r0, [r7, #4]
 80097e6:	460b      	mov	r3, r1
 80097e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097ea:	2300      	movs	r3, #0
 80097ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097ee:	2300      	movs	r3, #0
 80097f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80097f8:	78fa      	ldrb	r2, [r7, #3]
 80097fa:	4611      	mov	r1, r2
 80097fc:	4618      	mov	r0, r3
 80097fe:	f7f9 fee2 	bl	80035c6 <HAL_PCD_EP_ClrStall>
 8009802:	4603      	mov	r3, r0
 8009804:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009806:	7bfb      	ldrb	r3, [r7, #15]
 8009808:	4618      	mov	r0, r3
 800980a:	f000 f8bf 	bl	800998c <USBD_Get_USB_Status>
 800980e:	4603      	mov	r3, r0
 8009810:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009812:	7bbb      	ldrb	r3, [r7, #14]
}
 8009814:	4618      	mov	r0, r3
 8009816:	3710      	adds	r7, #16
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}

0800981c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800981c:	b480      	push	{r7}
 800981e:	b085      	sub	sp, #20
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
 8009824:	460b      	mov	r3, r1
 8009826:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800982e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009830:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009834:	2b00      	cmp	r3, #0
 8009836:	da0b      	bge.n	8009850 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009838:	78fb      	ldrb	r3, [r7, #3]
 800983a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800983e:	68f9      	ldr	r1, [r7, #12]
 8009840:	4613      	mov	r3, r2
 8009842:	00db      	lsls	r3, r3, #3
 8009844:	4413      	add	r3, r2
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	440b      	add	r3, r1
 800984a:	3316      	adds	r3, #22
 800984c:	781b      	ldrb	r3, [r3, #0]
 800984e:	e00b      	b.n	8009868 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009850:	78fb      	ldrb	r3, [r7, #3]
 8009852:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009856:	68f9      	ldr	r1, [r7, #12]
 8009858:	4613      	mov	r3, r2
 800985a:	00db      	lsls	r3, r3, #3
 800985c:	4413      	add	r3, r2
 800985e:	009b      	lsls	r3, r3, #2
 8009860:	440b      	add	r3, r1
 8009862:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009866:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009868:	4618      	mov	r0, r3
 800986a:	3714      	adds	r7, #20
 800986c:	46bd      	mov	sp, r7
 800986e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009872:	4770      	bx	lr

08009874 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b084      	sub	sp, #16
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
 800987c:	460b      	mov	r3, r1
 800987e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009880:	2300      	movs	r3, #0
 8009882:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009884:	2300      	movs	r3, #0
 8009886:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800988e:	78fa      	ldrb	r2, [r7, #3]
 8009890:	4611      	mov	r1, r2
 8009892:	4618      	mov	r0, r3
 8009894:	f7f9 fcd1 	bl	800323a <HAL_PCD_SetAddress>
 8009898:	4603      	mov	r3, r0
 800989a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800989c:	7bfb      	ldrb	r3, [r7, #15]
 800989e:	4618      	mov	r0, r3
 80098a0:	f000 f874 	bl	800998c <USBD_Get_USB_Status>
 80098a4:	4603      	mov	r3, r0
 80098a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3710      	adds	r7, #16
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}

080098b2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80098b2:	b580      	push	{r7, lr}
 80098b4:	b086      	sub	sp, #24
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	60f8      	str	r0, [r7, #12]
 80098ba:	607a      	str	r2, [r7, #4]
 80098bc:	603b      	str	r3, [r7, #0]
 80098be:	460b      	mov	r3, r1
 80098c0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098c2:	2300      	movs	r3, #0
 80098c4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098c6:	2300      	movs	r3, #0
 80098c8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80098d0:	7af9      	ldrb	r1, [r7, #11]
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	687a      	ldr	r2, [r7, #4]
 80098d6:	f7f9 fdd9 	bl	800348c <HAL_PCD_EP_Transmit>
 80098da:	4603      	mov	r3, r0
 80098dc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098de:	7dfb      	ldrb	r3, [r7, #23]
 80098e0:	4618      	mov	r0, r3
 80098e2:	f000 f853 	bl	800998c <USBD_Get_USB_Status>
 80098e6:	4603      	mov	r3, r0
 80098e8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80098ea:	7dbb      	ldrb	r3, [r7, #22]
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	3718      	adds	r7, #24
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}

080098f4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b086      	sub	sp, #24
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	60f8      	str	r0, [r7, #12]
 80098fc:	607a      	str	r2, [r7, #4]
 80098fe:	603b      	str	r3, [r7, #0]
 8009900:	460b      	mov	r3, r1
 8009902:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009904:	2300      	movs	r3, #0
 8009906:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009908:	2300      	movs	r3, #0
 800990a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009912:	7af9      	ldrb	r1, [r7, #11]
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	687a      	ldr	r2, [r7, #4]
 8009918:	f7f9 fd65 	bl	80033e6 <HAL_PCD_EP_Receive>
 800991c:	4603      	mov	r3, r0
 800991e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009920:	7dfb      	ldrb	r3, [r7, #23]
 8009922:	4618      	mov	r0, r3
 8009924:	f000 f832 	bl	800998c <USBD_Get_USB_Status>
 8009928:	4603      	mov	r3, r0
 800992a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800992c:	7dbb      	ldrb	r3, [r7, #22]
}
 800992e:	4618      	mov	r0, r3
 8009930:	3718      	adds	r7, #24
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}

08009936 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009936:	b580      	push	{r7, lr}
 8009938:	b082      	sub	sp, #8
 800993a:	af00      	add	r7, sp, #0
 800993c:	6078      	str	r0, [r7, #4]
 800993e:	460b      	mov	r3, r1
 8009940:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009948:	78fa      	ldrb	r2, [r7, #3]
 800994a:	4611      	mov	r1, r2
 800994c:	4618      	mov	r0, r3
 800994e:	f7f9 fd85 	bl	800345c <HAL_PCD_EP_GetRxCount>
 8009952:	4603      	mov	r3, r0
}
 8009954:	4618      	mov	r0, r3
 8009956:	3708      	adds	r7, #8
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}

0800995c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800995c:	b480      	push	{r7}
 800995e:	b083      	sub	sp, #12
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009964:	4b03      	ldr	r3, [pc, #12]	@ (8009974 <USBD_static_malloc+0x18>)
}
 8009966:	4618      	mov	r0, r3
 8009968:	370c      	adds	r7, #12
 800996a:	46bd      	mov	sp, r7
 800996c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009970:	4770      	bx	lr
 8009972:	bf00      	nop
 8009974:	20007ff4 	.word	0x20007ff4

08009978 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009978:	b480      	push	{r7}
 800997a:	b083      	sub	sp, #12
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]

}
 8009980:	bf00      	nop
 8009982:	370c      	adds	r7, #12
 8009984:	46bd      	mov	sp, r7
 8009986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998a:	4770      	bx	lr

0800998c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800998c:	b480      	push	{r7}
 800998e:	b085      	sub	sp, #20
 8009990:	af00      	add	r7, sp, #0
 8009992:	4603      	mov	r3, r0
 8009994:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009996:	2300      	movs	r3, #0
 8009998:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800999a:	79fb      	ldrb	r3, [r7, #7]
 800999c:	2b03      	cmp	r3, #3
 800999e:	d817      	bhi.n	80099d0 <USBD_Get_USB_Status+0x44>
 80099a0:	a201      	add	r2, pc, #4	@ (adr r2, 80099a8 <USBD_Get_USB_Status+0x1c>)
 80099a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099a6:	bf00      	nop
 80099a8:	080099b9 	.word	0x080099b9
 80099ac:	080099bf 	.word	0x080099bf
 80099b0:	080099c5 	.word	0x080099c5
 80099b4:	080099cb 	.word	0x080099cb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80099b8:	2300      	movs	r3, #0
 80099ba:	73fb      	strb	r3, [r7, #15]
    break;
 80099bc:	e00b      	b.n	80099d6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80099be:	2303      	movs	r3, #3
 80099c0:	73fb      	strb	r3, [r7, #15]
    break;
 80099c2:	e008      	b.n	80099d6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80099c4:	2301      	movs	r3, #1
 80099c6:	73fb      	strb	r3, [r7, #15]
    break;
 80099c8:	e005      	b.n	80099d6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80099ca:	2303      	movs	r3, #3
 80099cc:	73fb      	strb	r3, [r7, #15]
    break;
 80099ce:	e002      	b.n	80099d6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80099d0:	2303      	movs	r3, #3
 80099d2:	73fb      	strb	r3, [r7, #15]
    break;
 80099d4:	bf00      	nop
  }
  return usb_status;
 80099d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80099d8:	4618      	mov	r0, r3
 80099da:	3714      	adds	r7, #20
 80099dc:	46bd      	mov	sp, r7
 80099de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e2:	4770      	bx	lr

080099e4 <std>:
 80099e4:	2300      	movs	r3, #0
 80099e6:	b510      	push	{r4, lr}
 80099e8:	4604      	mov	r4, r0
 80099ea:	e9c0 3300 	strd	r3, r3, [r0]
 80099ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099f2:	6083      	str	r3, [r0, #8]
 80099f4:	8181      	strh	r1, [r0, #12]
 80099f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80099f8:	81c2      	strh	r2, [r0, #14]
 80099fa:	6183      	str	r3, [r0, #24]
 80099fc:	4619      	mov	r1, r3
 80099fe:	2208      	movs	r2, #8
 8009a00:	305c      	adds	r0, #92	@ 0x5c
 8009a02:	f000 fa19 	bl	8009e38 <memset>
 8009a06:	4b0d      	ldr	r3, [pc, #52]	@ (8009a3c <std+0x58>)
 8009a08:	6263      	str	r3, [r4, #36]	@ 0x24
 8009a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8009a40 <std+0x5c>)
 8009a0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8009a44 <std+0x60>)
 8009a10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009a12:	4b0d      	ldr	r3, [pc, #52]	@ (8009a48 <std+0x64>)
 8009a14:	6323      	str	r3, [r4, #48]	@ 0x30
 8009a16:	4b0d      	ldr	r3, [pc, #52]	@ (8009a4c <std+0x68>)
 8009a18:	6224      	str	r4, [r4, #32]
 8009a1a:	429c      	cmp	r4, r3
 8009a1c:	d006      	beq.n	8009a2c <std+0x48>
 8009a1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009a22:	4294      	cmp	r4, r2
 8009a24:	d002      	beq.n	8009a2c <std+0x48>
 8009a26:	33d0      	adds	r3, #208	@ 0xd0
 8009a28:	429c      	cmp	r4, r3
 8009a2a:	d105      	bne.n	8009a38 <std+0x54>
 8009a2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009a30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a34:	f000 ba9e 	b.w	8009f74 <__retarget_lock_init_recursive>
 8009a38:	bd10      	pop	{r4, pc}
 8009a3a:	bf00      	nop
 8009a3c:	08009c89 	.word	0x08009c89
 8009a40:	08009cab 	.word	0x08009cab
 8009a44:	08009ce3 	.word	0x08009ce3
 8009a48:	08009d07 	.word	0x08009d07
 8009a4c:	20008214 	.word	0x20008214

08009a50 <stdio_exit_handler>:
 8009a50:	4a02      	ldr	r2, [pc, #8]	@ (8009a5c <stdio_exit_handler+0xc>)
 8009a52:	4903      	ldr	r1, [pc, #12]	@ (8009a60 <stdio_exit_handler+0x10>)
 8009a54:	4803      	ldr	r0, [pc, #12]	@ (8009a64 <stdio_exit_handler+0x14>)
 8009a56:	f000 b869 	b.w	8009b2c <_fwalk_sglue>
 8009a5a:	bf00      	nop
 8009a5c:	200000fc 	.word	0x200000fc
 8009a60:	0800aae1 	.word	0x0800aae1
 8009a64:	2000010c 	.word	0x2000010c

08009a68 <cleanup_stdio>:
 8009a68:	6841      	ldr	r1, [r0, #4]
 8009a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8009a9c <cleanup_stdio+0x34>)
 8009a6c:	4299      	cmp	r1, r3
 8009a6e:	b510      	push	{r4, lr}
 8009a70:	4604      	mov	r4, r0
 8009a72:	d001      	beq.n	8009a78 <cleanup_stdio+0x10>
 8009a74:	f001 f834 	bl	800aae0 <_fflush_r>
 8009a78:	68a1      	ldr	r1, [r4, #8]
 8009a7a:	4b09      	ldr	r3, [pc, #36]	@ (8009aa0 <cleanup_stdio+0x38>)
 8009a7c:	4299      	cmp	r1, r3
 8009a7e:	d002      	beq.n	8009a86 <cleanup_stdio+0x1e>
 8009a80:	4620      	mov	r0, r4
 8009a82:	f001 f82d 	bl	800aae0 <_fflush_r>
 8009a86:	68e1      	ldr	r1, [r4, #12]
 8009a88:	4b06      	ldr	r3, [pc, #24]	@ (8009aa4 <cleanup_stdio+0x3c>)
 8009a8a:	4299      	cmp	r1, r3
 8009a8c:	d004      	beq.n	8009a98 <cleanup_stdio+0x30>
 8009a8e:	4620      	mov	r0, r4
 8009a90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a94:	f001 b824 	b.w	800aae0 <_fflush_r>
 8009a98:	bd10      	pop	{r4, pc}
 8009a9a:	bf00      	nop
 8009a9c:	20008214 	.word	0x20008214
 8009aa0:	2000827c 	.word	0x2000827c
 8009aa4:	200082e4 	.word	0x200082e4

08009aa8 <global_stdio_init.part.0>:
 8009aa8:	b510      	push	{r4, lr}
 8009aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8009ad8 <global_stdio_init.part.0+0x30>)
 8009aac:	4c0b      	ldr	r4, [pc, #44]	@ (8009adc <global_stdio_init.part.0+0x34>)
 8009aae:	4a0c      	ldr	r2, [pc, #48]	@ (8009ae0 <global_stdio_init.part.0+0x38>)
 8009ab0:	601a      	str	r2, [r3, #0]
 8009ab2:	4620      	mov	r0, r4
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	2104      	movs	r1, #4
 8009ab8:	f7ff ff94 	bl	80099e4 <std>
 8009abc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009ac0:	2201      	movs	r2, #1
 8009ac2:	2109      	movs	r1, #9
 8009ac4:	f7ff ff8e 	bl	80099e4 <std>
 8009ac8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009acc:	2202      	movs	r2, #2
 8009ace:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ad2:	2112      	movs	r1, #18
 8009ad4:	f7ff bf86 	b.w	80099e4 <std>
 8009ad8:	2000834c 	.word	0x2000834c
 8009adc:	20008214 	.word	0x20008214
 8009ae0:	08009a51 	.word	0x08009a51

08009ae4 <__sfp_lock_acquire>:
 8009ae4:	4801      	ldr	r0, [pc, #4]	@ (8009aec <__sfp_lock_acquire+0x8>)
 8009ae6:	f000 ba46 	b.w	8009f76 <__retarget_lock_acquire_recursive>
 8009aea:	bf00      	nop
 8009aec:	20008355 	.word	0x20008355

08009af0 <__sfp_lock_release>:
 8009af0:	4801      	ldr	r0, [pc, #4]	@ (8009af8 <__sfp_lock_release+0x8>)
 8009af2:	f000 ba41 	b.w	8009f78 <__retarget_lock_release_recursive>
 8009af6:	bf00      	nop
 8009af8:	20008355 	.word	0x20008355

08009afc <__sinit>:
 8009afc:	b510      	push	{r4, lr}
 8009afe:	4604      	mov	r4, r0
 8009b00:	f7ff fff0 	bl	8009ae4 <__sfp_lock_acquire>
 8009b04:	6a23      	ldr	r3, [r4, #32]
 8009b06:	b11b      	cbz	r3, 8009b10 <__sinit+0x14>
 8009b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b0c:	f7ff bff0 	b.w	8009af0 <__sfp_lock_release>
 8009b10:	4b04      	ldr	r3, [pc, #16]	@ (8009b24 <__sinit+0x28>)
 8009b12:	6223      	str	r3, [r4, #32]
 8009b14:	4b04      	ldr	r3, [pc, #16]	@ (8009b28 <__sinit+0x2c>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d1f5      	bne.n	8009b08 <__sinit+0xc>
 8009b1c:	f7ff ffc4 	bl	8009aa8 <global_stdio_init.part.0>
 8009b20:	e7f2      	b.n	8009b08 <__sinit+0xc>
 8009b22:	bf00      	nop
 8009b24:	08009a69 	.word	0x08009a69
 8009b28:	2000834c 	.word	0x2000834c

08009b2c <_fwalk_sglue>:
 8009b2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b30:	4607      	mov	r7, r0
 8009b32:	4688      	mov	r8, r1
 8009b34:	4614      	mov	r4, r2
 8009b36:	2600      	movs	r6, #0
 8009b38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b3c:	f1b9 0901 	subs.w	r9, r9, #1
 8009b40:	d505      	bpl.n	8009b4e <_fwalk_sglue+0x22>
 8009b42:	6824      	ldr	r4, [r4, #0]
 8009b44:	2c00      	cmp	r4, #0
 8009b46:	d1f7      	bne.n	8009b38 <_fwalk_sglue+0xc>
 8009b48:	4630      	mov	r0, r6
 8009b4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b4e:	89ab      	ldrh	r3, [r5, #12]
 8009b50:	2b01      	cmp	r3, #1
 8009b52:	d907      	bls.n	8009b64 <_fwalk_sglue+0x38>
 8009b54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b58:	3301      	adds	r3, #1
 8009b5a:	d003      	beq.n	8009b64 <_fwalk_sglue+0x38>
 8009b5c:	4629      	mov	r1, r5
 8009b5e:	4638      	mov	r0, r7
 8009b60:	47c0      	blx	r8
 8009b62:	4306      	orrs	r6, r0
 8009b64:	3568      	adds	r5, #104	@ 0x68
 8009b66:	e7e9      	b.n	8009b3c <_fwalk_sglue+0x10>

08009b68 <iprintf>:
 8009b68:	b40f      	push	{r0, r1, r2, r3}
 8009b6a:	b507      	push	{r0, r1, r2, lr}
 8009b6c:	4906      	ldr	r1, [pc, #24]	@ (8009b88 <iprintf+0x20>)
 8009b6e:	ab04      	add	r3, sp, #16
 8009b70:	6808      	ldr	r0, [r1, #0]
 8009b72:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b76:	6881      	ldr	r1, [r0, #8]
 8009b78:	9301      	str	r3, [sp, #4]
 8009b7a:	f000 fc87 	bl	800a48c <_vfiprintf_r>
 8009b7e:	b003      	add	sp, #12
 8009b80:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b84:	b004      	add	sp, #16
 8009b86:	4770      	bx	lr
 8009b88:	20000108 	.word	0x20000108

08009b8c <_puts_r>:
 8009b8c:	6a03      	ldr	r3, [r0, #32]
 8009b8e:	b570      	push	{r4, r5, r6, lr}
 8009b90:	6884      	ldr	r4, [r0, #8]
 8009b92:	4605      	mov	r5, r0
 8009b94:	460e      	mov	r6, r1
 8009b96:	b90b      	cbnz	r3, 8009b9c <_puts_r+0x10>
 8009b98:	f7ff ffb0 	bl	8009afc <__sinit>
 8009b9c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b9e:	07db      	lsls	r3, r3, #31
 8009ba0:	d405      	bmi.n	8009bae <_puts_r+0x22>
 8009ba2:	89a3      	ldrh	r3, [r4, #12]
 8009ba4:	0598      	lsls	r0, r3, #22
 8009ba6:	d402      	bmi.n	8009bae <_puts_r+0x22>
 8009ba8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009baa:	f000 f9e4 	bl	8009f76 <__retarget_lock_acquire_recursive>
 8009bae:	89a3      	ldrh	r3, [r4, #12]
 8009bb0:	0719      	lsls	r1, r3, #28
 8009bb2:	d502      	bpl.n	8009bba <_puts_r+0x2e>
 8009bb4:	6923      	ldr	r3, [r4, #16]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d135      	bne.n	8009c26 <_puts_r+0x9a>
 8009bba:	4621      	mov	r1, r4
 8009bbc:	4628      	mov	r0, r5
 8009bbe:	f000 f8e5 	bl	8009d8c <__swsetup_r>
 8009bc2:	b380      	cbz	r0, 8009c26 <_puts_r+0x9a>
 8009bc4:	f04f 35ff 	mov.w	r5, #4294967295
 8009bc8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009bca:	07da      	lsls	r2, r3, #31
 8009bcc:	d405      	bmi.n	8009bda <_puts_r+0x4e>
 8009bce:	89a3      	ldrh	r3, [r4, #12]
 8009bd0:	059b      	lsls	r3, r3, #22
 8009bd2:	d402      	bmi.n	8009bda <_puts_r+0x4e>
 8009bd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bd6:	f000 f9cf 	bl	8009f78 <__retarget_lock_release_recursive>
 8009bda:	4628      	mov	r0, r5
 8009bdc:	bd70      	pop	{r4, r5, r6, pc}
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	da04      	bge.n	8009bec <_puts_r+0x60>
 8009be2:	69a2      	ldr	r2, [r4, #24]
 8009be4:	429a      	cmp	r2, r3
 8009be6:	dc17      	bgt.n	8009c18 <_puts_r+0x8c>
 8009be8:	290a      	cmp	r1, #10
 8009bea:	d015      	beq.n	8009c18 <_puts_r+0x8c>
 8009bec:	6823      	ldr	r3, [r4, #0]
 8009bee:	1c5a      	adds	r2, r3, #1
 8009bf0:	6022      	str	r2, [r4, #0]
 8009bf2:	7019      	strb	r1, [r3, #0]
 8009bf4:	68a3      	ldr	r3, [r4, #8]
 8009bf6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009bfa:	3b01      	subs	r3, #1
 8009bfc:	60a3      	str	r3, [r4, #8]
 8009bfe:	2900      	cmp	r1, #0
 8009c00:	d1ed      	bne.n	8009bde <_puts_r+0x52>
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	da11      	bge.n	8009c2a <_puts_r+0x9e>
 8009c06:	4622      	mov	r2, r4
 8009c08:	210a      	movs	r1, #10
 8009c0a:	4628      	mov	r0, r5
 8009c0c:	f000 f87f 	bl	8009d0e <__swbuf_r>
 8009c10:	3001      	adds	r0, #1
 8009c12:	d0d7      	beq.n	8009bc4 <_puts_r+0x38>
 8009c14:	250a      	movs	r5, #10
 8009c16:	e7d7      	b.n	8009bc8 <_puts_r+0x3c>
 8009c18:	4622      	mov	r2, r4
 8009c1a:	4628      	mov	r0, r5
 8009c1c:	f000 f877 	bl	8009d0e <__swbuf_r>
 8009c20:	3001      	adds	r0, #1
 8009c22:	d1e7      	bne.n	8009bf4 <_puts_r+0x68>
 8009c24:	e7ce      	b.n	8009bc4 <_puts_r+0x38>
 8009c26:	3e01      	subs	r6, #1
 8009c28:	e7e4      	b.n	8009bf4 <_puts_r+0x68>
 8009c2a:	6823      	ldr	r3, [r4, #0]
 8009c2c:	1c5a      	adds	r2, r3, #1
 8009c2e:	6022      	str	r2, [r4, #0]
 8009c30:	220a      	movs	r2, #10
 8009c32:	701a      	strb	r2, [r3, #0]
 8009c34:	e7ee      	b.n	8009c14 <_puts_r+0x88>
	...

08009c38 <puts>:
 8009c38:	4b02      	ldr	r3, [pc, #8]	@ (8009c44 <puts+0xc>)
 8009c3a:	4601      	mov	r1, r0
 8009c3c:	6818      	ldr	r0, [r3, #0]
 8009c3e:	f7ff bfa5 	b.w	8009b8c <_puts_r>
 8009c42:	bf00      	nop
 8009c44:	20000108 	.word	0x20000108

08009c48 <siprintf>:
 8009c48:	b40e      	push	{r1, r2, r3}
 8009c4a:	b500      	push	{lr}
 8009c4c:	b09c      	sub	sp, #112	@ 0x70
 8009c4e:	ab1d      	add	r3, sp, #116	@ 0x74
 8009c50:	9002      	str	r0, [sp, #8]
 8009c52:	9006      	str	r0, [sp, #24]
 8009c54:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009c58:	4809      	ldr	r0, [pc, #36]	@ (8009c80 <siprintf+0x38>)
 8009c5a:	9107      	str	r1, [sp, #28]
 8009c5c:	9104      	str	r1, [sp, #16]
 8009c5e:	4909      	ldr	r1, [pc, #36]	@ (8009c84 <siprintf+0x3c>)
 8009c60:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c64:	9105      	str	r1, [sp, #20]
 8009c66:	6800      	ldr	r0, [r0, #0]
 8009c68:	9301      	str	r3, [sp, #4]
 8009c6a:	a902      	add	r1, sp, #8
 8009c6c:	f000 fae8 	bl	800a240 <_svfiprintf_r>
 8009c70:	9b02      	ldr	r3, [sp, #8]
 8009c72:	2200      	movs	r2, #0
 8009c74:	701a      	strb	r2, [r3, #0]
 8009c76:	b01c      	add	sp, #112	@ 0x70
 8009c78:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c7c:	b003      	add	sp, #12
 8009c7e:	4770      	bx	lr
 8009c80:	20000108 	.word	0x20000108
 8009c84:	ffff0208 	.word	0xffff0208

08009c88 <__sread>:
 8009c88:	b510      	push	{r4, lr}
 8009c8a:	460c      	mov	r4, r1
 8009c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c90:	f000 f922 	bl	8009ed8 <_read_r>
 8009c94:	2800      	cmp	r0, #0
 8009c96:	bfab      	itete	ge
 8009c98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009c9a:	89a3      	ldrhlt	r3, [r4, #12]
 8009c9c:	181b      	addge	r3, r3, r0
 8009c9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009ca2:	bfac      	ite	ge
 8009ca4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009ca6:	81a3      	strhlt	r3, [r4, #12]
 8009ca8:	bd10      	pop	{r4, pc}

08009caa <__swrite>:
 8009caa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cae:	461f      	mov	r7, r3
 8009cb0:	898b      	ldrh	r3, [r1, #12]
 8009cb2:	05db      	lsls	r3, r3, #23
 8009cb4:	4605      	mov	r5, r0
 8009cb6:	460c      	mov	r4, r1
 8009cb8:	4616      	mov	r6, r2
 8009cba:	d505      	bpl.n	8009cc8 <__swrite+0x1e>
 8009cbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cc0:	2302      	movs	r3, #2
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	f000 f8f6 	bl	8009eb4 <_lseek_r>
 8009cc8:	89a3      	ldrh	r3, [r4, #12]
 8009cca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009cce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009cd2:	81a3      	strh	r3, [r4, #12]
 8009cd4:	4632      	mov	r2, r6
 8009cd6:	463b      	mov	r3, r7
 8009cd8:	4628      	mov	r0, r5
 8009cda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009cde:	f000 b90d 	b.w	8009efc <_write_r>

08009ce2 <__sseek>:
 8009ce2:	b510      	push	{r4, lr}
 8009ce4:	460c      	mov	r4, r1
 8009ce6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cea:	f000 f8e3 	bl	8009eb4 <_lseek_r>
 8009cee:	1c43      	adds	r3, r0, #1
 8009cf0:	89a3      	ldrh	r3, [r4, #12]
 8009cf2:	bf15      	itete	ne
 8009cf4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009cf6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009cfa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009cfe:	81a3      	strheq	r3, [r4, #12]
 8009d00:	bf18      	it	ne
 8009d02:	81a3      	strhne	r3, [r4, #12]
 8009d04:	bd10      	pop	{r4, pc}

08009d06 <__sclose>:
 8009d06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d0a:	f000 b8c3 	b.w	8009e94 <_close_r>

08009d0e <__swbuf_r>:
 8009d0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d10:	460e      	mov	r6, r1
 8009d12:	4614      	mov	r4, r2
 8009d14:	4605      	mov	r5, r0
 8009d16:	b118      	cbz	r0, 8009d20 <__swbuf_r+0x12>
 8009d18:	6a03      	ldr	r3, [r0, #32]
 8009d1a:	b90b      	cbnz	r3, 8009d20 <__swbuf_r+0x12>
 8009d1c:	f7ff feee 	bl	8009afc <__sinit>
 8009d20:	69a3      	ldr	r3, [r4, #24]
 8009d22:	60a3      	str	r3, [r4, #8]
 8009d24:	89a3      	ldrh	r3, [r4, #12]
 8009d26:	071a      	lsls	r2, r3, #28
 8009d28:	d501      	bpl.n	8009d2e <__swbuf_r+0x20>
 8009d2a:	6923      	ldr	r3, [r4, #16]
 8009d2c:	b943      	cbnz	r3, 8009d40 <__swbuf_r+0x32>
 8009d2e:	4621      	mov	r1, r4
 8009d30:	4628      	mov	r0, r5
 8009d32:	f000 f82b 	bl	8009d8c <__swsetup_r>
 8009d36:	b118      	cbz	r0, 8009d40 <__swbuf_r+0x32>
 8009d38:	f04f 37ff 	mov.w	r7, #4294967295
 8009d3c:	4638      	mov	r0, r7
 8009d3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d40:	6823      	ldr	r3, [r4, #0]
 8009d42:	6922      	ldr	r2, [r4, #16]
 8009d44:	1a98      	subs	r0, r3, r2
 8009d46:	6963      	ldr	r3, [r4, #20]
 8009d48:	b2f6      	uxtb	r6, r6
 8009d4a:	4283      	cmp	r3, r0
 8009d4c:	4637      	mov	r7, r6
 8009d4e:	dc05      	bgt.n	8009d5c <__swbuf_r+0x4e>
 8009d50:	4621      	mov	r1, r4
 8009d52:	4628      	mov	r0, r5
 8009d54:	f000 fec4 	bl	800aae0 <_fflush_r>
 8009d58:	2800      	cmp	r0, #0
 8009d5a:	d1ed      	bne.n	8009d38 <__swbuf_r+0x2a>
 8009d5c:	68a3      	ldr	r3, [r4, #8]
 8009d5e:	3b01      	subs	r3, #1
 8009d60:	60a3      	str	r3, [r4, #8]
 8009d62:	6823      	ldr	r3, [r4, #0]
 8009d64:	1c5a      	adds	r2, r3, #1
 8009d66:	6022      	str	r2, [r4, #0]
 8009d68:	701e      	strb	r6, [r3, #0]
 8009d6a:	6962      	ldr	r2, [r4, #20]
 8009d6c:	1c43      	adds	r3, r0, #1
 8009d6e:	429a      	cmp	r2, r3
 8009d70:	d004      	beq.n	8009d7c <__swbuf_r+0x6e>
 8009d72:	89a3      	ldrh	r3, [r4, #12]
 8009d74:	07db      	lsls	r3, r3, #31
 8009d76:	d5e1      	bpl.n	8009d3c <__swbuf_r+0x2e>
 8009d78:	2e0a      	cmp	r6, #10
 8009d7a:	d1df      	bne.n	8009d3c <__swbuf_r+0x2e>
 8009d7c:	4621      	mov	r1, r4
 8009d7e:	4628      	mov	r0, r5
 8009d80:	f000 feae 	bl	800aae0 <_fflush_r>
 8009d84:	2800      	cmp	r0, #0
 8009d86:	d0d9      	beq.n	8009d3c <__swbuf_r+0x2e>
 8009d88:	e7d6      	b.n	8009d38 <__swbuf_r+0x2a>
	...

08009d8c <__swsetup_r>:
 8009d8c:	b538      	push	{r3, r4, r5, lr}
 8009d8e:	4b29      	ldr	r3, [pc, #164]	@ (8009e34 <__swsetup_r+0xa8>)
 8009d90:	4605      	mov	r5, r0
 8009d92:	6818      	ldr	r0, [r3, #0]
 8009d94:	460c      	mov	r4, r1
 8009d96:	b118      	cbz	r0, 8009da0 <__swsetup_r+0x14>
 8009d98:	6a03      	ldr	r3, [r0, #32]
 8009d9a:	b90b      	cbnz	r3, 8009da0 <__swsetup_r+0x14>
 8009d9c:	f7ff feae 	bl	8009afc <__sinit>
 8009da0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009da4:	0719      	lsls	r1, r3, #28
 8009da6:	d422      	bmi.n	8009dee <__swsetup_r+0x62>
 8009da8:	06da      	lsls	r2, r3, #27
 8009daa:	d407      	bmi.n	8009dbc <__swsetup_r+0x30>
 8009dac:	2209      	movs	r2, #9
 8009dae:	602a      	str	r2, [r5, #0]
 8009db0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009db4:	81a3      	strh	r3, [r4, #12]
 8009db6:	f04f 30ff 	mov.w	r0, #4294967295
 8009dba:	e033      	b.n	8009e24 <__swsetup_r+0x98>
 8009dbc:	0758      	lsls	r0, r3, #29
 8009dbe:	d512      	bpl.n	8009de6 <__swsetup_r+0x5a>
 8009dc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009dc2:	b141      	cbz	r1, 8009dd6 <__swsetup_r+0x4a>
 8009dc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009dc8:	4299      	cmp	r1, r3
 8009dca:	d002      	beq.n	8009dd2 <__swsetup_r+0x46>
 8009dcc:	4628      	mov	r0, r5
 8009dce:	f000 f8e3 	bl	8009f98 <_free_r>
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	6363      	str	r3, [r4, #52]	@ 0x34
 8009dd6:	89a3      	ldrh	r3, [r4, #12]
 8009dd8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009ddc:	81a3      	strh	r3, [r4, #12]
 8009dde:	2300      	movs	r3, #0
 8009de0:	6063      	str	r3, [r4, #4]
 8009de2:	6923      	ldr	r3, [r4, #16]
 8009de4:	6023      	str	r3, [r4, #0]
 8009de6:	89a3      	ldrh	r3, [r4, #12]
 8009de8:	f043 0308 	orr.w	r3, r3, #8
 8009dec:	81a3      	strh	r3, [r4, #12]
 8009dee:	6923      	ldr	r3, [r4, #16]
 8009df0:	b94b      	cbnz	r3, 8009e06 <__swsetup_r+0x7a>
 8009df2:	89a3      	ldrh	r3, [r4, #12]
 8009df4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009df8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dfc:	d003      	beq.n	8009e06 <__swsetup_r+0x7a>
 8009dfe:	4621      	mov	r1, r4
 8009e00:	4628      	mov	r0, r5
 8009e02:	f000 febb 	bl	800ab7c <__smakebuf_r>
 8009e06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e0a:	f013 0201 	ands.w	r2, r3, #1
 8009e0e:	d00a      	beq.n	8009e26 <__swsetup_r+0x9a>
 8009e10:	2200      	movs	r2, #0
 8009e12:	60a2      	str	r2, [r4, #8]
 8009e14:	6962      	ldr	r2, [r4, #20]
 8009e16:	4252      	negs	r2, r2
 8009e18:	61a2      	str	r2, [r4, #24]
 8009e1a:	6922      	ldr	r2, [r4, #16]
 8009e1c:	b942      	cbnz	r2, 8009e30 <__swsetup_r+0xa4>
 8009e1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009e22:	d1c5      	bne.n	8009db0 <__swsetup_r+0x24>
 8009e24:	bd38      	pop	{r3, r4, r5, pc}
 8009e26:	0799      	lsls	r1, r3, #30
 8009e28:	bf58      	it	pl
 8009e2a:	6962      	ldrpl	r2, [r4, #20]
 8009e2c:	60a2      	str	r2, [r4, #8]
 8009e2e:	e7f4      	b.n	8009e1a <__swsetup_r+0x8e>
 8009e30:	2000      	movs	r0, #0
 8009e32:	e7f7      	b.n	8009e24 <__swsetup_r+0x98>
 8009e34:	20000108 	.word	0x20000108

08009e38 <memset>:
 8009e38:	4402      	add	r2, r0
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	4293      	cmp	r3, r2
 8009e3e:	d100      	bne.n	8009e42 <memset+0xa>
 8009e40:	4770      	bx	lr
 8009e42:	f803 1b01 	strb.w	r1, [r3], #1
 8009e46:	e7f9      	b.n	8009e3c <memset+0x4>

08009e48 <strncmp>:
 8009e48:	b510      	push	{r4, lr}
 8009e4a:	b16a      	cbz	r2, 8009e68 <strncmp+0x20>
 8009e4c:	3901      	subs	r1, #1
 8009e4e:	1884      	adds	r4, r0, r2
 8009e50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e54:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d103      	bne.n	8009e64 <strncmp+0x1c>
 8009e5c:	42a0      	cmp	r0, r4
 8009e5e:	d001      	beq.n	8009e64 <strncmp+0x1c>
 8009e60:	2a00      	cmp	r2, #0
 8009e62:	d1f5      	bne.n	8009e50 <strncmp+0x8>
 8009e64:	1ad0      	subs	r0, r2, r3
 8009e66:	bd10      	pop	{r4, pc}
 8009e68:	4610      	mov	r0, r2
 8009e6a:	e7fc      	b.n	8009e66 <strncmp+0x1e>

08009e6c <strncpy>:
 8009e6c:	b510      	push	{r4, lr}
 8009e6e:	3901      	subs	r1, #1
 8009e70:	4603      	mov	r3, r0
 8009e72:	b132      	cbz	r2, 8009e82 <strncpy+0x16>
 8009e74:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009e78:	f803 4b01 	strb.w	r4, [r3], #1
 8009e7c:	3a01      	subs	r2, #1
 8009e7e:	2c00      	cmp	r4, #0
 8009e80:	d1f7      	bne.n	8009e72 <strncpy+0x6>
 8009e82:	441a      	add	r2, r3
 8009e84:	2100      	movs	r1, #0
 8009e86:	4293      	cmp	r3, r2
 8009e88:	d100      	bne.n	8009e8c <strncpy+0x20>
 8009e8a:	bd10      	pop	{r4, pc}
 8009e8c:	f803 1b01 	strb.w	r1, [r3], #1
 8009e90:	e7f9      	b.n	8009e86 <strncpy+0x1a>
	...

08009e94 <_close_r>:
 8009e94:	b538      	push	{r3, r4, r5, lr}
 8009e96:	4d06      	ldr	r5, [pc, #24]	@ (8009eb0 <_close_r+0x1c>)
 8009e98:	2300      	movs	r3, #0
 8009e9a:	4604      	mov	r4, r0
 8009e9c:	4608      	mov	r0, r1
 8009e9e:	602b      	str	r3, [r5, #0]
 8009ea0:	f7f7 f841 	bl	8000f26 <_close>
 8009ea4:	1c43      	adds	r3, r0, #1
 8009ea6:	d102      	bne.n	8009eae <_close_r+0x1a>
 8009ea8:	682b      	ldr	r3, [r5, #0]
 8009eaa:	b103      	cbz	r3, 8009eae <_close_r+0x1a>
 8009eac:	6023      	str	r3, [r4, #0]
 8009eae:	bd38      	pop	{r3, r4, r5, pc}
 8009eb0:	20008350 	.word	0x20008350

08009eb4 <_lseek_r>:
 8009eb4:	b538      	push	{r3, r4, r5, lr}
 8009eb6:	4d07      	ldr	r5, [pc, #28]	@ (8009ed4 <_lseek_r+0x20>)
 8009eb8:	4604      	mov	r4, r0
 8009eba:	4608      	mov	r0, r1
 8009ebc:	4611      	mov	r1, r2
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	602a      	str	r2, [r5, #0]
 8009ec2:	461a      	mov	r2, r3
 8009ec4:	f7f7 f856 	bl	8000f74 <_lseek>
 8009ec8:	1c43      	adds	r3, r0, #1
 8009eca:	d102      	bne.n	8009ed2 <_lseek_r+0x1e>
 8009ecc:	682b      	ldr	r3, [r5, #0]
 8009ece:	b103      	cbz	r3, 8009ed2 <_lseek_r+0x1e>
 8009ed0:	6023      	str	r3, [r4, #0]
 8009ed2:	bd38      	pop	{r3, r4, r5, pc}
 8009ed4:	20008350 	.word	0x20008350

08009ed8 <_read_r>:
 8009ed8:	b538      	push	{r3, r4, r5, lr}
 8009eda:	4d07      	ldr	r5, [pc, #28]	@ (8009ef8 <_read_r+0x20>)
 8009edc:	4604      	mov	r4, r0
 8009ede:	4608      	mov	r0, r1
 8009ee0:	4611      	mov	r1, r2
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	602a      	str	r2, [r5, #0]
 8009ee6:	461a      	mov	r2, r3
 8009ee8:	f7f7 f800 	bl	8000eec <_read>
 8009eec:	1c43      	adds	r3, r0, #1
 8009eee:	d102      	bne.n	8009ef6 <_read_r+0x1e>
 8009ef0:	682b      	ldr	r3, [r5, #0]
 8009ef2:	b103      	cbz	r3, 8009ef6 <_read_r+0x1e>
 8009ef4:	6023      	str	r3, [r4, #0]
 8009ef6:	bd38      	pop	{r3, r4, r5, pc}
 8009ef8:	20008350 	.word	0x20008350

08009efc <_write_r>:
 8009efc:	b538      	push	{r3, r4, r5, lr}
 8009efe:	4d07      	ldr	r5, [pc, #28]	@ (8009f1c <_write_r+0x20>)
 8009f00:	4604      	mov	r4, r0
 8009f02:	4608      	mov	r0, r1
 8009f04:	4611      	mov	r1, r2
 8009f06:	2200      	movs	r2, #0
 8009f08:	602a      	str	r2, [r5, #0]
 8009f0a:	461a      	mov	r2, r3
 8009f0c:	f7f6 fc2a 	bl	8000764 <_write>
 8009f10:	1c43      	adds	r3, r0, #1
 8009f12:	d102      	bne.n	8009f1a <_write_r+0x1e>
 8009f14:	682b      	ldr	r3, [r5, #0]
 8009f16:	b103      	cbz	r3, 8009f1a <_write_r+0x1e>
 8009f18:	6023      	str	r3, [r4, #0]
 8009f1a:	bd38      	pop	{r3, r4, r5, pc}
 8009f1c:	20008350 	.word	0x20008350

08009f20 <__errno>:
 8009f20:	4b01      	ldr	r3, [pc, #4]	@ (8009f28 <__errno+0x8>)
 8009f22:	6818      	ldr	r0, [r3, #0]
 8009f24:	4770      	bx	lr
 8009f26:	bf00      	nop
 8009f28:	20000108 	.word	0x20000108

08009f2c <__libc_init_array>:
 8009f2c:	b570      	push	{r4, r5, r6, lr}
 8009f2e:	4d0d      	ldr	r5, [pc, #52]	@ (8009f64 <__libc_init_array+0x38>)
 8009f30:	4c0d      	ldr	r4, [pc, #52]	@ (8009f68 <__libc_init_array+0x3c>)
 8009f32:	1b64      	subs	r4, r4, r5
 8009f34:	10a4      	asrs	r4, r4, #2
 8009f36:	2600      	movs	r6, #0
 8009f38:	42a6      	cmp	r6, r4
 8009f3a:	d109      	bne.n	8009f50 <__libc_init_array+0x24>
 8009f3c:	4d0b      	ldr	r5, [pc, #44]	@ (8009f6c <__libc_init_array+0x40>)
 8009f3e:	4c0c      	ldr	r4, [pc, #48]	@ (8009f70 <__libc_init_array+0x44>)
 8009f40:	f000 feda 	bl	800acf8 <_init>
 8009f44:	1b64      	subs	r4, r4, r5
 8009f46:	10a4      	asrs	r4, r4, #2
 8009f48:	2600      	movs	r6, #0
 8009f4a:	42a6      	cmp	r6, r4
 8009f4c:	d105      	bne.n	8009f5a <__libc_init_array+0x2e>
 8009f4e:	bd70      	pop	{r4, r5, r6, pc}
 8009f50:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f54:	4798      	blx	r3
 8009f56:	3601      	adds	r6, #1
 8009f58:	e7ee      	b.n	8009f38 <__libc_init_array+0xc>
 8009f5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f5e:	4798      	blx	r3
 8009f60:	3601      	adds	r6, #1
 8009f62:	e7f2      	b.n	8009f4a <__libc_init_array+0x1e>
 8009f64:	0800ae3c 	.word	0x0800ae3c
 8009f68:	0800ae3c 	.word	0x0800ae3c
 8009f6c:	0800ae3c 	.word	0x0800ae3c
 8009f70:	0800ae40 	.word	0x0800ae40

08009f74 <__retarget_lock_init_recursive>:
 8009f74:	4770      	bx	lr

08009f76 <__retarget_lock_acquire_recursive>:
 8009f76:	4770      	bx	lr

08009f78 <__retarget_lock_release_recursive>:
 8009f78:	4770      	bx	lr

08009f7a <memcpy>:
 8009f7a:	440a      	add	r2, r1
 8009f7c:	4291      	cmp	r1, r2
 8009f7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f82:	d100      	bne.n	8009f86 <memcpy+0xc>
 8009f84:	4770      	bx	lr
 8009f86:	b510      	push	{r4, lr}
 8009f88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f90:	4291      	cmp	r1, r2
 8009f92:	d1f9      	bne.n	8009f88 <memcpy+0xe>
 8009f94:	bd10      	pop	{r4, pc}
	...

08009f98 <_free_r>:
 8009f98:	b538      	push	{r3, r4, r5, lr}
 8009f9a:	4605      	mov	r5, r0
 8009f9c:	2900      	cmp	r1, #0
 8009f9e:	d041      	beq.n	800a024 <_free_r+0x8c>
 8009fa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fa4:	1f0c      	subs	r4, r1, #4
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	bfb8      	it	lt
 8009faa:	18e4      	addlt	r4, r4, r3
 8009fac:	f000 f8e0 	bl	800a170 <__malloc_lock>
 8009fb0:	4a1d      	ldr	r2, [pc, #116]	@ (800a028 <_free_r+0x90>)
 8009fb2:	6813      	ldr	r3, [r2, #0]
 8009fb4:	b933      	cbnz	r3, 8009fc4 <_free_r+0x2c>
 8009fb6:	6063      	str	r3, [r4, #4]
 8009fb8:	6014      	str	r4, [r2, #0]
 8009fba:	4628      	mov	r0, r5
 8009fbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009fc0:	f000 b8dc 	b.w	800a17c <__malloc_unlock>
 8009fc4:	42a3      	cmp	r3, r4
 8009fc6:	d908      	bls.n	8009fda <_free_r+0x42>
 8009fc8:	6820      	ldr	r0, [r4, #0]
 8009fca:	1821      	adds	r1, r4, r0
 8009fcc:	428b      	cmp	r3, r1
 8009fce:	bf01      	itttt	eq
 8009fd0:	6819      	ldreq	r1, [r3, #0]
 8009fd2:	685b      	ldreq	r3, [r3, #4]
 8009fd4:	1809      	addeq	r1, r1, r0
 8009fd6:	6021      	streq	r1, [r4, #0]
 8009fd8:	e7ed      	b.n	8009fb6 <_free_r+0x1e>
 8009fda:	461a      	mov	r2, r3
 8009fdc:	685b      	ldr	r3, [r3, #4]
 8009fde:	b10b      	cbz	r3, 8009fe4 <_free_r+0x4c>
 8009fe0:	42a3      	cmp	r3, r4
 8009fe2:	d9fa      	bls.n	8009fda <_free_r+0x42>
 8009fe4:	6811      	ldr	r1, [r2, #0]
 8009fe6:	1850      	adds	r0, r2, r1
 8009fe8:	42a0      	cmp	r0, r4
 8009fea:	d10b      	bne.n	800a004 <_free_r+0x6c>
 8009fec:	6820      	ldr	r0, [r4, #0]
 8009fee:	4401      	add	r1, r0
 8009ff0:	1850      	adds	r0, r2, r1
 8009ff2:	4283      	cmp	r3, r0
 8009ff4:	6011      	str	r1, [r2, #0]
 8009ff6:	d1e0      	bne.n	8009fba <_free_r+0x22>
 8009ff8:	6818      	ldr	r0, [r3, #0]
 8009ffa:	685b      	ldr	r3, [r3, #4]
 8009ffc:	6053      	str	r3, [r2, #4]
 8009ffe:	4408      	add	r0, r1
 800a000:	6010      	str	r0, [r2, #0]
 800a002:	e7da      	b.n	8009fba <_free_r+0x22>
 800a004:	d902      	bls.n	800a00c <_free_r+0x74>
 800a006:	230c      	movs	r3, #12
 800a008:	602b      	str	r3, [r5, #0]
 800a00a:	e7d6      	b.n	8009fba <_free_r+0x22>
 800a00c:	6820      	ldr	r0, [r4, #0]
 800a00e:	1821      	adds	r1, r4, r0
 800a010:	428b      	cmp	r3, r1
 800a012:	bf04      	itt	eq
 800a014:	6819      	ldreq	r1, [r3, #0]
 800a016:	685b      	ldreq	r3, [r3, #4]
 800a018:	6063      	str	r3, [r4, #4]
 800a01a:	bf04      	itt	eq
 800a01c:	1809      	addeq	r1, r1, r0
 800a01e:	6021      	streq	r1, [r4, #0]
 800a020:	6054      	str	r4, [r2, #4]
 800a022:	e7ca      	b.n	8009fba <_free_r+0x22>
 800a024:	bd38      	pop	{r3, r4, r5, pc}
 800a026:	bf00      	nop
 800a028:	2000835c 	.word	0x2000835c

0800a02c <sbrk_aligned>:
 800a02c:	b570      	push	{r4, r5, r6, lr}
 800a02e:	4e0f      	ldr	r6, [pc, #60]	@ (800a06c <sbrk_aligned+0x40>)
 800a030:	460c      	mov	r4, r1
 800a032:	6831      	ldr	r1, [r6, #0]
 800a034:	4605      	mov	r5, r0
 800a036:	b911      	cbnz	r1, 800a03e <sbrk_aligned+0x12>
 800a038:	f000 fe18 	bl	800ac6c <_sbrk_r>
 800a03c:	6030      	str	r0, [r6, #0]
 800a03e:	4621      	mov	r1, r4
 800a040:	4628      	mov	r0, r5
 800a042:	f000 fe13 	bl	800ac6c <_sbrk_r>
 800a046:	1c43      	adds	r3, r0, #1
 800a048:	d103      	bne.n	800a052 <sbrk_aligned+0x26>
 800a04a:	f04f 34ff 	mov.w	r4, #4294967295
 800a04e:	4620      	mov	r0, r4
 800a050:	bd70      	pop	{r4, r5, r6, pc}
 800a052:	1cc4      	adds	r4, r0, #3
 800a054:	f024 0403 	bic.w	r4, r4, #3
 800a058:	42a0      	cmp	r0, r4
 800a05a:	d0f8      	beq.n	800a04e <sbrk_aligned+0x22>
 800a05c:	1a21      	subs	r1, r4, r0
 800a05e:	4628      	mov	r0, r5
 800a060:	f000 fe04 	bl	800ac6c <_sbrk_r>
 800a064:	3001      	adds	r0, #1
 800a066:	d1f2      	bne.n	800a04e <sbrk_aligned+0x22>
 800a068:	e7ef      	b.n	800a04a <sbrk_aligned+0x1e>
 800a06a:	bf00      	nop
 800a06c:	20008358 	.word	0x20008358

0800a070 <_malloc_r>:
 800a070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a074:	1ccd      	adds	r5, r1, #3
 800a076:	f025 0503 	bic.w	r5, r5, #3
 800a07a:	3508      	adds	r5, #8
 800a07c:	2d0c      	cmp	r5, #12
 800a07e:	bf38      	it	cc
 800a080:	250c      	movcc	r5, #12
 800a082:	2d00      	cmp	r5, #0
 800a084:	4606      	mov	r6, r0
 800a086:	db01      	blt.n	800a08c <_malloc_r+0x1c>
 800a088:	42a9      	cmp	r1, r5
 800a08a:	d904      	bls.n	800a096 <_malloc_r+0x26>
 800a08c:	230c      	movs	r3, #12
 800a08e:	6033      	str	r3, [r6, #0]
 800a090:	2000      	movs	r0, #0
 800a092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a096:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a16c <_malloc_r+0xfc>
 800a09a:	f000 f869 	bl	800a170 <__malloc_lock>
 800a09e:	f8d8 3000 	ldr.w	r3, [r8]
 800a0a2:	461c      	mov	r4, r3
 800a0a4:	bb44      	cbnz	r4, 800a0f8 <_malloc_r+0x88>
 800a0a6:	4629      	mov	r1, r5
 800a0a8:	4630      	mov	r0, r6
 800a0aa:	f7ff ffbf 	bl	800a02c <sbrk_aligned>
 800a0ae:	1c43      	adds	r3, r0, #1
 800a0b0:	4604      	mov	r4, r0
 800a0b2:	d158      	bne.n	800a166 <_malloc_r+0xf6>
 800a0b4:	f8d8 4000 	ldr.w	r4, [r8]
 800a0b8:	4627      	mov	r7, r4
 800a0ba:	2f00      	cmp	r7, #0
 800a0bc:	d143      	bne.n	800a146 <_malloc_r+0xd6>
 800a0be:	2c00      	cmp	r4, #0
 800a0c0:	d04b      	beq.n	800a15a <_malloc_r+0xea>
 800a0c2:	6823      	ldr	r3, [r4, #0]
 800a0c4:	4639      	mov	r1, r7
 800a0c6:	4630      	mov	r0, r6
 800a0c8:	eb04 0903 	add.w	r9, r4, r3
 800a0cc:	f000 fdce 	bl	800ac6c <_sbrk_r>
 800a0d0:	4581      	cmp	r9, r0
 800a0d2:	d142      	bne.n	800a15a <_malloc_r+0xea>
 800a0d4:	6821      	ldr	r1, [r4, #0]
 800a0d6:	1a6d      	subs	r5, r5, r1
 800a0d8:	4629      	mov	r1, r5
 800a0da:	4630      	mov	r0, r6
 800a0dc:	f7ff ffa6 	bl	800a02c <sbrk_aligned>
 800a0e0:	3001      	adds	r0, #1
 800a0e2:	d03a      	beq.n	800a15a <_malloc_r+0xea>
 800a0e4:	6823      	ldr	r3, [r4, #0]
 800a0e6:	442b      	add	r3, r5
 800a0e8:	6023      	str	r3, [r4, #0]
 800a0ea:	f8d8 3000 	ldr.w	r3, [r8]
 800a0ee:	685a      	ldr	r2, [r3, #4]
 800a0f0:	bb62      	cbnz	r2, 800a14c <_malloc_r+0xdc>
 800a0f2:	f8c8 7000 	str.w	r7, [r8]
 800a0f6:	e00f      	b.n	800a118 <_malloc_r+0xa8>
 800a0f8:	6822      	ldr	r2, [r4, #0]
 800a0fa:	1b52      	subs	r2, r2, r5
 800a0fc:	d420      	bmi.n	800a140 <_malloc_r+0xd0>
 800a0fe:	2a0b      	cmp	r2, #11
 800a100:	d917      	bls.n	800a132 <_malloc_r+0xc2>
 800a102:	1961      	adds	r1, r4, r5
 800a104:	42a3      	cmp	r3, r4
 800a106:	6025      	str	r5, [r4, #0]
 800a108:	bf18      	it	ne
 800a10a:	6059      	strne	r1, [r3, #4]
 800a10c:	6863      	ldr	r3, [r4, #4]
 800a10e:	bf08      	it	eq
 800a110:	f8c8 1000 	streq.w	r1, [r8]
 800a114:	5162      	str	r2, [r4, r5]
 800a116:	604b      	str	r3, [r1, #4]
 800a118:	4630      	mov	r0, r6
 800a11a:	f000 f82f 	bl	800a17c <__malloc_unlock>
 800a11e:	f104 000b 	add.w	r0, r4, #11
 800a122:	1d23      	adds	r3, r4, #4
 800a124:	f020 0007 	bic.w	r0, r0, #7
 800a128:	1ac2      	subs	r2, r0, r3
 800a12a:	bf1c      	itt	ne
 800a12c:	1a1b      	subne	r3, r3, r0
 800a12e:	50a3      	strne	r3, [r4, r2]
 800a130:	e7af      	b.n	800a092 <_malloc_r+0x22>
 800a132:	6862      	ldr	r2, [r4, #4]
 800a134:	42a3      	cmp	r3, r4
 800a136:	bf0c      	ite	eq
 800a138:	f8c8 2000 	streq.w	r2, [r8]
 800a13c:	605a      	strne	r2, [r3, #4]
 800a13e:	e7eb      	b.n	800a118 <_malloc_r+0xa8>
 800a140:	4623      	mov	r3, r4
 800a142:	6864      	ldr	r4, [r4, #4]
 800a144:	e7ae      	b.n	800a0a4 <_malloc_r+0x34>
 800a146:	463c      	mov	r4, r7
 800a148:	687f      	ldr	r7, [r7, #4]
 800a14a:	e7b6      	b.n	800a0ba <_malloc_r+0x4a>
 800a14c:	461a      	mov	r2, r3
 800a14e:	685b      	ldr	r3, [r3, #4]
 800a150:	42a3      	cmp	r3, r4
 800a152:	d1fb      	bne.n	800a14c <_malloc_r+0xdc>
 800a154:	2300      	movs	r3, #0
 800a156:	6053      	str	r3, [r2, #4]
 800a158:	e7de      	b.n	800a118 <_malloc_r+0xa8>
 800a15a:	230c      	movs	r3, #12
 800a15c:	6033      	str	r3, [r6, #0]
 800a15e:	4630      	mov	r0, r6
 800a160:	f000 f80c 	bl	800a17c <__malloc_unlock>
 800a164:	e794      	b.n	800a090 <_malloc_r+0x20>
 800a166:	6005      	str	r5, [r0, #0]
 800a168:	e7d6      	b.n	800a118 <_malloc_r+0xa8>
 800a16a:	bf00      	nop
 800a16c:	2000835c 	.word	0x2000835c

0800a170 <__malloc_lock>:
 800a170:	4801      	ldr	r0, [pc, #4]	@ (800a178 <__malloc_lock+0x8>)
 800a172:	f7ff bf00 	b.w	8009f76 <__retarget_lock_acquire_recursive>
 800a176:	bf00      	nop
 800a178:	20008354 	.word	0x20008354

0800a17c <__malloc_unlock>:
 800a17c:	4801      	ldr	r0, [pc, #4]	@ (800a184 <__malloc_unlock+0x8>)
 800a17e:	f7ff befb 	b.w	8009f78 <__retarget_lock_release_recursive>
 800a182:	bf00      	nop
 800a184:	20008354 	.word	0x20008354

0800a188 <__ssputs_r>:
 800a188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a18c:	688e      	ldr	r6, [r1, #8]
 800a18e:	461f      	mov	r7, r3
 800a190:	42be      	cmp	r6, r7
 800a192:	680b      	ldr	r3, [r1, #0]
 800a194:	4682      	mov	sl, r0
 800a196:	460c      	mov	r4, r1
 800a198:	4690      	mov	r8, r2
 800a19a:	d82d      	bhi.n	800a1f8 <__ssputs_r+0x70>
 800a19c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a1a4:	d026      	beq.n	800a1f4 <__ssputs_r+0x6c>
 800a1a6:	6965      	ldr	r5, [r4, #20]
 800a1a8:	6909      	ldr	r1, [r1, #16]
 800a1aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1ae:	eba3 0901 	sub.w	r9, r3, r1
 800a1b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1b6:	1c7b      	adds	r3, r7, #1
 800a1b8:	444b      	add	r3, r9
 800a1ba:	106d      	asrs	r5, r5, #1
 800a1bc:	429d      	cmp	r5, r3
 800a1be:	bf38      	it	cc
 800a1c0:	461d      	movcc	r5, r3
 800a1c2:	0553      	lsls	r3, r2, #21
 800a1c4:	d527      	bpl.n	800a216 <__ssputs_r+0x8e>
 800a1c6:	4629      	mov	r1, r5
 800a1c8:	f7ff ff52 	bl	800a070 <_malloc_r>
 800a1cc:	4606      	mov	r6, r0
 800a1ce:	b360      	cbz	r0, 800a22a <__ssputs_r+0xa2>
 800a1d0:	6921      	ldr	r1, [r4, #16]
 800a1d2:	464a      	mov	r2, r9
 800a1d4:	f7ff fed1 	bl	8009f7a <memcpy>
 800a1d8:	89a3      	ldrh	r3, [r4, #12]
 800a1da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a1de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1e2:	81a3      	strh	r3, [r4, #12]
 800a1e4:	6126      	str	r6, [r4, #16]
 800a1e6:	6165      	str	r5, [r4, #20]
 800a1e8:	444e      	add	r6, r9
 800a1ea:	eba5 0509 	sub.w	r5, r5, r9
 800a1ee:	6026      	str	r6, [r4, #0]
 800a1f0:	60a5      	str	r5, [r4, #8]
 800a1f2:	463e      	mov	r6, r7
 800a1f4:	42be      	cmp	r6, r7
 800a1f6:	d900      	bls.n	800a1fa <__ssputs_r+0x72>
 800a1f8:	463e      	mov	r6, r7
 800a1fa:	6820      	ldr	r0, [r4, #0]
 800a1fc:	4632      	mov	r2, r6
 800a1fe:	4641      	mov	r1, r8
 800a200:	f000 fcf8 	bl	800abf4 <memmove>
 800a204:	68a3      	ldr	r3, [r4, #8]
 800a206:	1b9b      	subs	r3, r3, r6
 800a208:	60a3      	str	r3, [r4, #8]
 800a20a:	6823      	ldr	r3, [r4, #0]
 800a20c:	4433      	add	r3, r6
 800a20e:	6023      	str	r3, [r4, #0]
 800a210:	2000      	movs	r0, #0
 800a212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a216:	462a      	mov	r2, r5
 800a218:	f000 fd38 	bl	800ac8c <_realloc_r>
 800a21c:	4606      	mov	r6, r0
 800a21e:	2800      	cmp	r0, #0
 800a220:	d1e0      	bne.n	800a1e4 <__ssputs_r+0x5c>
 800a222:	6921      	ldr	r1, [r4, #16]
 800a224:	4650      	mov	r0, sl
 800a226:	f7ff feb7 	bl	8009f98 <_free_r>
 800a22a:	230c      	movs	r3, #12
 800a22c:	f8ca 3000 	str.w	r3, [sl]
 800a230:	89a3      	ldrh	r3, [r4, #12]
 800a232:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a236:	81a3      	strh	r3, [r4, #12]
 800a238:	f04f 30ff 	mov.w	r0, #4294967295
 800a23c:	e7e9      	b.n	800a212 <__ssputs_r+0x8a>
	...

0800a240 <_svfiprintf_r>:
 800a240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a244:	4698      	mov	r8, r3
 800a246:	898b      	ldrh	r3, [r1, #12]
 800a248:	061b      	lsls	r3, r3, #24
 800a24a:	b09d      	sub	sp, #116	@ 0x74
 800a24c:	4607      	mov	r7, r0
 800a24e:	460d      	mov	r5, r1
 800a250:	4614      	mov	r4, r2
 800a252:	d510      	bpl.n	800a276 <_svfiprintf_r+0x36>
 800a254:	690b      	ldr	r3, [r1, #16]
 800a256:	b973      	cbnz	r3, 800a276 <_svfiprintf_r+0x36>
 800a258:	2140      	movs	r1, #64	@ 0x40
 800a25a:	f7ff ff09 	bl	800a070 <_malloc_r>
 800a25e:	6028      	str	r0, [r5, #0]
 800a260:	6128      	str	r0, [r5, #16]
 800a262:	b930      	cbnz	r0, 800a272 <_svfiprintf_r+0x32>
 800a264:	230c      	movs	r3, #12
 800a266:	603b      	str	r3, [r7, #0]
 800a268:	f04f 30ff 	mov.w	r0, #4294967295
 800a26c:	b01d      	add	sp, #116	@ 0x74
 800a26e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a272:	2340      	movs	r3, #64	@ 0x40
 800a274:	616b      	str	r3, [r5, #20]
 800a276:	2300      	movs	r3, #0
 800a278:	9309      	str	r3, [sp, #36]	@ 0x24
 800a27a:	2320      	movs	r3, #32
 800a27c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a280:	f8cd 800c 	str.w	r8, [sp, #12]
 800a284:	2330      	movs	r3, #48	@ 0x30
 800a286:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a424 <_svfiprintf_r+0x1e4>
 800a28a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a28e:	f04f 0901 	mov.w	r9, #1
 800a292:	4623      	mov	r3, r4
 800a294:	469a      	mov	sl, r3
 800a296:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a29a:	b10a      	cbz	r2, 800a2a0 <_svfiprintf_r+0x60>
 800a29c:	2a25      	cmp	r2, #37	@ 0x25
 800a29e:	d1f9      	bne.n	800a294 <_svfiprintf_r+0x54>
 800a2a0:	ebba 0b04 	subs.w	fp, sl, r4
 800a2a4:	d00b      	beq.n	800a2be <_svfiprintf_r+0x7e>
 800a2a6:	465b      	mov	r3, fp
 800a2a8:	4622      	mov	r2, r4
 800a2aa:	4629      	mov	r1, r5
 800a2ac:	4638      	mov	r0, r7
 800a2ae:	f7ff ff6b 	bl	800a188 <__ssputs_r>
 800a2b2:	3001      	adds	r0, #1
 800a2b4:	f000 80a7 	beq.w	800a406 <_svfiprintf_r+0x1c6>
 800a2b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a2ba:	445a      	add	r2, fp
 800a2bc:	9209      	str	r2, [sp, #36]	@ 0x24
 800a2be:	f89a 3000 	ldrb.w	r3, [sl]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	f000 809f 	beq.w	800a406 <_svfiprintf_r+0x1c6>
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	f04f 32ff 	mov.w	r2, #4294967295
 800a2ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2d2:	f10a 0a01 	add.w	sl, sl, #1
 800a2d6:	9304      	str	r3, [sp, #16]
 800a2d8:	9307      	str	r3, [sp, #28]
 800a2da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a2de:	931a      	str	r3, [sp, #104]	@ 0x68
 800a2e0:	4654      	mov	r4, sl
 800a2e2:	2205      	movs	r2, #5
 800a2e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2e8:	484e      	ldr	r0, [pc, #312]	@ (800a424 <_svfiprintf_r+0x1e4>)
 800a2ea:	f7f5 ff89 	bl	8000200 <memchr>
 800a2ee:	9a04      	ldr	r2, [sp, #16]
 800a2f0:	b9d8      	cbnz	r0, 800a32a <_svfiprintf_r+0xea>
 800a2f2:	06d0      	lsls	r0, r2, #27
 800a2f4:	bf44      	itt	mi
 800a2f6:	2320      	movmi	r3, #32
 800a2f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2fc:	0711      	lsls	r1, r2, #28
 800a2fe:	bf44      	itt	mi
 800a300:	232b      	movmi	r3, #43	@ 0x2b
 800a302:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a306:	f89a 3000 	ldrb.w	r3, [sl]
 800a30a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a30c:	d015      	beq.n	800a33a <_svfiprintf_r+0xfa>
 800a30e:	9a07      	ldr	r2, [sp, #28]
 800a310:	4654      	mov	r4, sl
 800a312:	2000      	movs	r0, #0
 800a314:	f04f 0c0a 	mov.w	ip, #10
 800a318:	4621      	mov	r1, r4
 800a31a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a31e:	3b30      	subs	r3, #48	@ 0x30
 800a320:	2b09      	cmp	r3, #9
 800a322:	d94b      	bls.n	800a3bc <_svfiprintf_r+0x17c>
 800a324:	b1b0      	cbz	r0, 800a354 <_svfiprintf_r+0x114>
 800a326:	9207      	str	r2, [sp, #28]
 800a328:	e014      	b.n	800a354 <_svfiprintf_r+0x114>
 800a32a:	eba0 0308 	sub.w	r3, r0, r8
 800a32e:	fa09 f303 	lsl.w	r3, r9, r3
 800a332:	4313      	orrs	r3, r2
 800a334:	9304      	str	r3, [sp, #16]
 800a336:	46a2      	mov	sl, r4
 800a338:	e7d2      	b.n	800a2e0 <_svfiprintf_r+0xa0>
 800a33a:	9b03      	ldr	r3, [sp, #12]
 800a33c:	1d19      	adds	r1, r3, #4
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	9103      	str	r1, [sp, #12]
 800a342:	2b00      	cmp	r3, #0
 800a344:	bfbb      	ittet	lt
 800a346:	425b      	neglt	r3, r3
 800a348:	f042 0202 	orrlt.w	r2, r2, #2
 800a34c:	9307      	strge	r3, [sp, #28]
 800a34e:	9307      	strlt	r3, [sp, #28]
 800a350:	bfb8      	it	lt
 800a352:	9204      	strlt	r2, [sp, #16]
 800a354:	7823      	ldrb	r3, [r4, #0]
 800a356:	2b2e      	cmp	r3, #46	@ 0x2e
 800a358:	d10a      	bne.n	800a370 <_svfiprintf_r+0x130>
 800a35a:	7863      	ldrb	r3, [r4, #1]
 800a35c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a35e:	d132      	bne.n	800a3c6 <_svfiprintf_r+0x186>
 800a360:	9b03      	ldr	r3, [sp, #12]
 800a362:	1d1a      	adds	r2, r3, #4
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	9203      	str	r2, [sp, #12]
 800a368:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a36c:	3402      	adds	r4, #2
 800a36e:	9305      	str	r3, [sp, #20]
 800a370:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a434 <_svfiprintf_r+0x1f4>
 800a374:	7821      	ldrb	r1, [r4, #0]
 800a376:	2203      	movs	r2, #3
 800a378:	4650      	mov	r0, sl
 800a37a:	f7f5 ff41 	bl	8000200 <memchr>
 800a37e:	b138      	cbz	r0, 800a390 <_svfiprintf_r+0x150>
 800a380:	9b04      	ldr	r3, [sp, #16]
 800a382:	eba0 000a 	sub.w	r0, r0, sl
 800a386:	2240      	movs	r2, #64	@ 0x40
 800a388:	4082      	lsls	r2, r0
 800a38a:	4313      	orrs	r3, r2
 800a38c:	3401      	adds	r4, #1
 800a38e:	9304      	str	r3, [sp, #16]
 800a390:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a394:	4824      	ldr	r0, [pc, #144]	@ (800a428 <_svfiprintf_r+0x1e8>)
 800a396:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a39a:	2206      	movs	r2, #6
 800a39c:	f7f5 ff30 	bl	8000200 <memchr>
 800a3a0:	2800      	cmp	r0, #0
 800a3a2:	d036      	beq.n	800a412 <_svfiprintf_r+0x1d2>
 800a3a4:	4b21      	ldr	r3, [pc, #132]	@ (800a42c <_svfiprintf_r+0x1ec>)
 800a3a6:	bb1b      	cbnz	r3, 800a3f0 <_svfiprintf_r+0x1b0>
 800a3a8:	9b03      	ldr	r3, [sp, #12]
 800a3aa:	3307      	adds	r3, #7
 800a3ac:	f023 0307 	bic.w	r3, r3, #7
 800a3b0:	3308      	adds	r3, #8
 800a3b2:	9303      	str	r3, [sp, #12]
 800a3b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3b6:	4433      	add	r3, r6
 800a3b8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3ba:	e76a      	b.n	800a292 <_svfiprintf_r+0x52>
 800a3bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3c0:	460c      	mov	r4, r1
 800a3c2:	2001      	movs	r0, #1
 800a3c4:	e7a8      	b.n	800a318 <_svfiprintf_r+0xd8>
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	3401      	adds	r4, #1
 800a3ca:	9305      	str	r3, [sp, #20]
 800a3cc:	4619      	mov	r1, r3
 800a3ce:	f04f 0c0a 	mov.w	ip, #10
 800a3d2:	4620      	mov	r0, r4
 800a3d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3d8:	3a30      	subs	r2, #48	@ 0x30
 800a3da:	2a09      	cmp	r2, #9
 800a3dc:	d903      	bls.n	800a3e6 <_svfiprintf_r+0x1a6>
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d0c6      	beq.n	800a370 <_svfiprintf_r+0x130>
 800a3e2:	9105      	str	r1, [sp, #20]
 800a3e4:	e7c4      	b.n	800a370 <_svfiprintf_r+0x130>
 800a3e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3ea:	4604      	mov	r4, r0
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	e7f0      	b.n	800a3d2 <_svfiprintf_r+0x192>
 800a3f0:	ab03      	add	r3, sp, #12
 800a3f2:	9300      	str	r3, [sp, #0]
 800a3f4:	462a      	mov	r2, r5
 800a3f6:	4b0e      	ldr	r3, [pc, #56]	@ (800a430 <_svfiprintf_r+0x1f0>)
 800a3f8:	a904      	add	r1, sp, #16
 800a3fa:	4638      	mov	r0, r7
 800a3fc:	f3af 8000 	nop.w
 800a400:	1c42      	adds	r2, r0, #1
 800a402:	4606      	mov	r6, r0
 800a404:	d1d6      	bne.n	800a3b4 <_svfiprintf_r+0x174>
 800a406:	89ab      	ldrh	r3, [r5, #12]
 800a408:	065b      	lsls	r3, r3, #25
 800a40a:	f53f af2d 	bmi.w	800a268 <_svfiprintf_r+0x28>
 800a40e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a410:	e72c      	b.n	800a26c <_svfiprintf_r+0x2c>
 800a412:	ab03      	add	r3, sp, #12
 800a414:	9300      	str	r3, [sp, #0]
 800a416:	462a      	mov	r2, r5
 800a418:	4b05      	ldr	r3, [pc, #20]	@ (800a430 <_svfiprintf_r+0x1f0>)
 800a41a:	a904      	add	r1, sp, #16
 800a41c:	4638      	mov	r0, r7
 800a41e:	f000 f9bb 	bl	800a798 <_printf_i>
 800a422:	e7ed      	b.n	800a400 <_svfiprintf_r+0x1c0>
 800a424:	0800ae00 	.word	0x0800ae00
 800a428:	0800ae0a 	.word	0x0800ae0a
 800a42c:	00000000 	.word	0x00000000
 800a430:	0800a189 	.word	0x0800a189
 800a434:	0800ae06 	.word	0x0800ae06

0800a438 <__sfputc_r>:
 800a438:	6893      	ldr	r3, [r2, #8]
 800a43a:	3b01      	subs	r3, #1
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	b410      	push	{r4}
 800a440:	6093      	str	r3, [r2, #8]
 800a442:	da08      	bge.n	800a456 <__sfputc_r+0x1e>
 800a444:	6994      	ldr	r4, [r2, #24]
 800a446:	42a3      	cmp	r3, r4
 800a448:	db01      	blt.n	800a44e <__sfputc_r+0x16>
 800a44a:	290a      	cmp	r1, #10
 800a44c:	d103      	bne.n	800a456 <__sfputc_r+0x1e>
 800a44e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a452:	f7ff bc5c 	b.w	8009d0e <__swbuf_r>
 800a456:	6813      	ldr	r3, [r2, #0]
 800a458:	1c58      	adds	r0, r3, #1
 800a45a:	6010      	str	r0, [r2, #0]
 800a45c:	7019      	strb	r1, [r3, #0]
 800a45e:	4608      	mov	r0, r1
 800a460:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a464:	4770      	bx	lr

0800a466 <__sfputs_r>:
 800a466:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a468:	4606      	mov	r6, r0
 800a46a:	460f      	mov	r7, r1
 800a46c:	4614      	mov	r4, r2
 800a46e:	18d5      	adds	r5, r2, r3
 800a470:	42ac      	cmp	r4, r5
 800a472:	d101      	bne.n	800a478 <__sfputs_r+0x12>
 800a474:	2000      	movs	r0, #0
 800a476:	e007      	b.n	800a488 <__sfputs_r+0x22>
 800a478:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a47c:	463a      	mov	r2, r7
 800a47e:	4630      	mov	r0, r6
 800a480:	f7ff ffda 	bl	800a438 <__sfputc_r>
 800a484:	1c43      	adds	r3, r0, #1
 800a486:	d1f3      	bne.n	800a470 <__sfputs_r+0xa>
 800a488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a48c <_vfiprintf_r>:
 800a48c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a490:	460d      	mov	r5, r1
 800a492:	b09d      	sub	sp, #116	@ 0x74
 800a494:	4614      	mov	r4, r2
 800a496:	4698      	mov	r8, r3
 800a498:	4606      	mov	r6, r0
 800a49a:	b118      	cbz	r0, 800a4a4 <_vfiprintf_r+0x18>
 800a49c:	6a03      	ldr	r3, [r0, #32]
 800a49e:	b90b      	cbnz	r3, 800a4a4 <_vfiprintf_r+0x18>
 800a4a0:	f7ff fb2c 	bl	8009afc <__sinit>
 800a4a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4a6:	07d9      	lsls	r1, r3, #31
 800a4a8:	d405      	bmi.n	800a4b6 <_vfiprintf_r+0x2a>
 800a4aa:	89ab      	ldrh	r3, [r5, #12]
 800a4ac:	059a      	lsls	r2, r3, #22
 800a4ae:	d402      	bmi.n	800a4b6 <_vfiprintf_r+0x2a>
 800a4b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a4b2:	f7ff fd60 	bl	8009f76 <__retarget_lock_acquire_recursive>
 800a4b6:	89ab      	ldrh	r3, [r5, #12]
 800a4b8:	071b      	lsls	r3, r3, #28
 800a4ba:	d501      	bpl.n	800a4c0 <_vfiprintf_r+0x34>
 800a4bc:	692b      	ldr	r3, [r5, #16]
 800a4be:	b99b      	cbnz	r3, 800a4e8 <_vfiprintf_r+0x5c>
 800a4c0:	4629      	mov	r1, r5
 800a4c2:	4630      	mov	r0, r6
 800a4c4:	f7ff fc62 	bl	8009d8c <__swsetup_r>
 800a4c8:	b170      	cbz	r0, 800a4e8 <_vfiprintf_r+0x5c>
 800a4ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4cc:	07dc      	lsls	r4, r3, #31
 800a4ce:	d504      	bpl.n	800a4da <_vfiprintf_r+0x4e>
 800a4d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4d4:	b01d      	add	sp, #116	@ 0x74
 800a4d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4da:	89ab      	ldrh	r3, [r5, #12]
 800a4dc:	0598      	lsls	r0, r3, #22
 800a4de:	d4f7      	bmi.n	800a4d0 <_vfiprintf_r+0x44>
 800a4e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a4e2:	f7ff fd49 	bl	8009f78 <__retarget_lock_release_recursive>
 800a4e6:	e7f3      	b.n	800a4d0 <_vfiprintf_r+0x44>
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4ec:	2320      	movs	r3, #32
 800a4ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a4f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4f6:	2330      	movs	r3, #48	@ 0x30
 800a4f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a6a8 <_vfiprintf_r+0x21c>
 800a4fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a500:	f04f 0901 	mov.w	r9, #1
 800a504:	4623      	mov	r3, r4
 800a506:	469a      	mov	sl, r3
 800a508:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a50c:	b10a      	cbz	r2, 800a512 <_vfiprintf_r+0x86>
 800a50e:	2a25      	cmp	r2, #37	@ 0x25
 800a510:	d1f9      	bne.n	800a506 <_vfiprintf_r+0x7a>
 800a512:	ebba 0b04 	subs.w	fp, sl, r4
 800a516:	d00b      	beq.n	800a530 <_vfiprintf_r+0xa4>
 800a518:	465b      	mov	r3, fp
 800a51a:	4622      	mov	r2, r4
 800a51c:	4629      	mov	r1, r5
 800a51e:	4630      	mov	r0, r6
 800a520:	f7ff ffa1 	bl	800a466 <__sfputs_r>
 800a524:	3001      	adds	r0, #1
 800a526:	f000 80a7 	beq.w	800a678 <_vfiprintf_r+0x1ec>
 800a52a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a52c:	445a      	add	r2, fp
 800a52e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a530:	f89a 3000 	ldrb.w	r3, [sl]
 800a534:	2b00      	cmp	r3, #0
 800a536:	f000 809f 	beq.w	800a678 <_vfiprintf_r+0x1ec>
 800a53a:	2300      	movs	r3, #0
 800a53c:	f04f 32ff 	mov.w	r2, #4294967295
 800a540:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a544:	f10a 0a01 	add.w	sl, sl, #1
 800a548:	9304      	str	r3, [sp, #16]
 800a54a:	9307      	str	r3, [sp, #28]
 800a54c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a550:	931a      	str	r3, [sp, #104]	@ 0x68
 800a552:	4654      	mov	r4, sl
 800a554:	2205      	movs	r2, #5
 800a556:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a55a:	4853      	ldr	r0, [pc, #332]	@ (800a6a8 <_vfiprintf_r+0x21c>)
 800a55c:	f7f5 fe50 	bl	8000200 <memchr>
 800a560:	9a04      	ldr	r2, [sp, #16]
 800a562:	b9d8      	cbnz	r0, 800a59c <_vfiprintf_r+0x110>
 800a564:	06d1      	lsls	r1, r2, #27
 800a566:	bf44      	itt	mi
 800a568:	2320      	movmi	r3, #32
 800a56a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a56e:	0713      	lsls	r3, r2, #28
 800a570:	bf44      	itt	mi
 800a572:	232b      	movmi	r3, #43	@ 0x2b
 800a574:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a578:	f89a 3000 	ldrb.w	r3, [sl]
 800a57c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a57e:	d015      	beq.n	800a5ac <_vfiprintf_r+0x120>
 800a580:	9a07      	ldr	r2, [sp, #28]
 800a582:	4654      	mov	r4, sl
 800a584:	2000      	movs	r0, #0
 800a586:	f04f 0c0a 	mov.w	ip, #10
 800a58a:	4621      	mov	r1, r4
 800a58c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a590:	3b30      	subs	r3, #48	@ 0x30
 800a592:	2b09      	cmp	r3, #9
 800a594:	d94b      	bls.n	800a62e <_vfiprintf_r+0x1a2>
 800a596:	b1b0      	cbz	r0, 800a5c6 <_vfiprintf_r+0x13a>
 800a598:	9207      	str	r2, [sp, #28]
 800a59a:	e014      	b.n	800a5c6 <_vfiprintf_r+0x13a>
 800a59c:	eba0 0308 	sub.w	r3, r0, r8
 800a5a0:	fa09 f303 	lsl.w	r3, r9, r3
 800a5a4:	4313      	orrs	r3, r2
 800a5a6:	9304      	str	r3, [sp, #16]
 800a5a8:	46a2      	mov	sl, r4
 800a5aa:	e7d2      	b.n	800a552 <_vfiprintf_r+0xc6>
 800a5ac:	9b03      	ldr	r3, [sp, #12]
 800a5ae:	1d19      	adds	r1, r3, #4
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	9103      	str	r1, [sp, #12]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	bfbb      	ittet	lt
 800a5b8:	425b      	neglt	r3, r3
 800a5ba:	f042 0202 	orrlt.w	r2, r2, #2
 800a5be:	9307      	strge	r3, [sp, #28]
 800a5c0:	9307      	strlt	r3, [sp, #28]
 800a5c2:	bfb8      	it	lt
 800a5c4:	9204      	strlt	r2, [sp, #16]
 800a5c6:	7823      	ldrb	r3, [r4, #0]
 800a5c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a5ca:	d10a      	bne.n	800a5e2 <_vfiprintf_r+0x156>
 800a5cc:	7863      	ldrb	r3, [r4, #1]
 800a5ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5d0:	d132      	bne.n	800a638 <_vfiprintf_r+0x1ac>
 800a5d2:	9b03      	ldr	r3, [sp, #12]
 800a5d4:	1d1a      	adds	r2, r3, #4
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	9203      	str	r2, [sp, #12]
 800a5da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a5de:	3402      	adds	r4, #2
 800a5e0:	9305      	str	r3, [sp, #20]
 800a5e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a6b8 <_vfiprintf_r+0x22c>
 800a5e6:	7821      	ldrb	r1, [r4, #0]
 800a5e8:	2203      	movs	r2, #3
 800a5ea:	4650      	mov	r0, sl
 800a5ec:	f7f5 fe08 	bl	8000200 <memchr>
 800a5f0:	b138      	cbz	r0, 800a602 <_vfiprintf_r+0x176>
 800a5f2:	9b04      	ldr	r3, [sp, #16]
 800a5f4:	eba0 000a 	sub.w	r0, r0, sl
 800a5f8:	2240      	movs	r2, #64	@ 0x40
 800a5fa:	4082      	lsls	r2, r0
 800a5fc:	4313      	orrs	r3, r2
 800a5fe:	3401      	adds	r4, #1
 800a600:	9304      	str	r3, [sp, #16]
 800a602:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a606:	4829      	ldr	r0, [pc, #164]	@ (800a6ac <_vfiprintf_r+0x220>)
 800a608:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a60c:	2206      	movs	r2, #6
 800a60e:	f7f5 fdf7 	bl	8000200 <memchr>
 800a612:	2800      	cmp	r0, #0
 800a614:	d03f      	beq.n	800a696 <_vfiprintf_r+0x20a>
 800a616:	4b26      	ldr	r3, [pc, #152]	@ (800a6b0 <_vfiprintf_r+0x224>)
 800a618:	bb1b      	cbnz	r3, 800a662 <_vfiprintf_r+0x1d6>
 800a61a:	9b03      	ldr	r3, [sp, #12]
 800a61c:	3307      	adds	r3, #7
 800a61e:	f023 0307 	bic.w	r3, r3, #7
 800a622:	3308      	adds	r3, #8
 800a624:	9303      	str	r3, [sp, #12]
 800a626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a628:	443b      	add	r3, r7
 800a62a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a62c:	e76a      	b.n	800a504 <_vfiprintf_r+0x78>
 800a62e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a632:	460c      	mov	r4, r1
 800a634:	2001      	movs	r0, #1
 800a636:	e7a8      	b.n	800a58a <_vfiprintf_r+0xfe>
 800a638:	2300      	movs	r3, #0
 800a63a:	3401      	adds	r4, #1
 800a63c:	9305      	str	r3, [sp, #20]
 800a63e:	4619      	mov	r1, r3
 800a640:	f04f 0c0a 	mov.w	ip, #10
 800a644:	4620      	mov	r0, r4
 800a646:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a64a:	3a30      	subs	r2, #48	@ 0x30
 800a64c:	2a09      	cmp	r2, #9
 800a64e:	d903      	bls.n	800a658 <_vfiprintf_r+0x1cc>
 800a650:	2b00      	cmp	r3, #0
 800a652:	d0c6      	beq.n	800a5e2 <_vfiprintf_r+0x156>
 800a654:	9105      	str	r1, [sp, #20]
 800a656:	e7c4      	b.n	800a5e2 <_vfiprintf_r+0x156>
 800a658:	fb0c 2101 	mla	r1, ip, r1, r2
 800a65c:	4604      	mov	r4, r0
 800a65e:	2301      	movs	r3, #1
 800a660:	e7f0      	b.n	800a644 <_vfiprintf_r+0x1b8>
 800a662:	ab03      	add	r3, sp, #12
 800a664:	9300      	str	r3, [sp, #0]
 800a666:	462a      	mov	r2, r5
 800a668:	4b12      	ldr	r3, [pc, #72]	@ (800a6b4 <_vfiprintf_r+0x228>)
 800a66a:	a904      	add	r1, sp, #16
 800a66c:	4630      	mov	r0, r6
 800a66e:	f3af 8000 	nop.w
 800a672:	4607      	mov	r7, r0
 800a674:	1c78      	adds	r0, r7, #1
 800a676:	d1d6      	bne.n	800a626 <_vfiprintf_r+0x19a>
 800a678:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a67a:	07d9      	lsls	r1, r3, #31
 800a67c:	d405      	bmi.n	800a68a <_vfiprintf_r+0x1fe>
 800a67e:	89ab      	ldrh	r3, [r5, #12]
 800a680:	059a      	lsls	r2, r3, #22
 800a682:	d402      	bmi.n	800a68a <_vfiprintf_r+0x1fe>
 800a684:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a686:	f7ff fc77 	bl	8009f78 <__retarget_lock_release_recursive>
 800a68a:	89ab      	ldrh	r3, [r5, #12]
 800a68c:	065b      	lsls	r3, r3, #25
 800a68e:	f53f af1f 	bmi.w	800a4d0 <_vfiprintf_r+0x44>
 800a692:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a694:	e71e      	b.n	800a4d4 <_vfiprintf_r+0x48>
 800a696:	ab03      	add	r3, sp, #12
 800a698:	9300      	str	r3, [sp, #0]
 800a69a:	462a      	mov	r2, r5
 800a69c:	4b05      	ldr	r3, [pc, #20]	@ (800a6b4 <_vfiprintf_r+0x228>)
 800a69e:	a904      	add	r1, sp, #16
 800a6a0:	4630      	mov	r0, r6
 800a6a2:	f000 f879 	bl	800a798 <_printf_i>
 800a6a6:	e7e4      	b.n	800a672 <_vfiprintf_r+0x1e6>
 800a6a8:	0800ae00 	.word	0x0800ae00
 800a6ac:	0800ae0a 	.word	0x0800ae0a
 800a6b0:	00000000 	.word	0x00000000
 800a6b4:	0800a467 	.word	0x0800a467
 800a6b8:	0800ae06 	.word	0x0800ae06

0800a6bc <_printf_common>:
 800a6bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6c0:	4616      	mov	r6, r2
 800a6c2:	4698      	mov	r8, r3
 800a6c4:	688a      	ldr	r2, [r1, #8]
 800a6c6:	690b      	ldr	r3, [r1, #16]
 800a6c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a6cc:	4293      	cmp	r3, r2
 800a6ce:	bfb8      	it	lt
 800a6d0:	4613      	movlt	r3, r2
 800a6d2:	6033      	str	r3, [r6, #0]
 800a6d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a6d8:	4607      	mov	r7, r0
 800a6da:	460c      	mov	r4, r1
 800a6dc:	b10a      	cbz	r2, 800a6e2 <_printf_common+0x26>
 800a6de:	3301      	adds	r3, #1
 800a6e0:	6033      	str	r3, [r6, #0]
 800a6e2:	6823      	ldr	r3, [r4, #0]
 800a6e4:	0699      	lsls	r1, r3, #26
 800a6e6:	bf42      	ittt	mi
 800a6e8:	6833      	ldrmi	r3, [r6, #0]
 800a6ea:	3302      	addmi	r3, #2
 800a6ec:	6033      	strmi	r3, [r6, #0]
 800a6ee:	6825      	ldr	r5, [r4, #0]
 800a6f0:	f015 0506 	ands.w	r5, r5, #6
 800a6f4:	d106      	bne.n	800a704 <_printf_common+0x48>
 800a6f6:	f104 0a19 	add.w	sl, r4, #25
 800a6fa:	68e3      	ldr	r3, [r4, #12]
 800a6fc:	6832      	ldr	r2, [r6, #0]
 800a6fe:	1a9b      	subs	r3, r3, r2
 800a700:	42ab      	cmp	r3, r5
 800a702:	dc26      	bgt.n	800a752 <_printf_common+0x96>
 800a704:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a708:	6822      	ldr	r2, [r4, #0]
 800a70a:	3b00      	subs	r3, #0
 800a70c:	bf18      	it	ne
 800a70e:	2301      	movne	r3, #1
 800a710:	0692      	lsls	r2, r2, #26
 800a712:	d42b      	bmi.n	800a76c <_printf_common+0xb0>
 800a714:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a718:	4641      	mov	r1, r8
 800a71a:	4638      	mov	r0, r7
 800a71c:	47c8      	blx	r9
 800a71e:	3001      	adds	r0, #1
 800a720:	d01e      	beq.n	800a760 <_printf_common+0xa4>
 800a722:	6823      	ldr	r3, [r4, #0]
 800a724:	6922      	ldr	r2, [r4, #16]
 800a726:	f003 0306 	and.w	r3, r3, #6
 800a72a:	2b04      	cmp	r3, #4
 800a72c:	bf02      	ittt	eq
 800a72e:	68e5      	ldreq	r5, [r4, #12]
 800a730:	6833      	ldreq	r3, [r6, #0]
 800a732:	1aed      	subeq	r5, r5, r3
 800a734:	68a3      	ldr	r3, [r4, #8]
 800a736:	bf0c      	ite	eq
 800a738:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a73c:	2500      	movne	r5, #0
 800a73e:	4293      	cmp	r3, r2
 800a740:	bfc4      	itt	gt
 800a742:	1a9b      	subgt	r3, r3, r2
 800a744:	18ed      	addgt	r5, r5, r3
 800a746:	2600      	movs	r6, #0
 800a748:	341a      	adds	r4, #26
 800a74a:	42b5      	cmp	r5, r6
 800a74c:	d11a      	bne.n	800a784 <_printf_common+0xc8>
 800a74e:	2000      	movs	r0, #0
 800a750:	e008      	b.n	800a764 <_printf_common+0xa8>
 800a752:	2301      	movs	r3, #1
 800a754:	4652      	mov	r2, sl
 800a756:	4641      	mov	r1, r8
 800a758:	4638      	mov	r0, r7
 800a75a:	47c8      	blx	r9
 800a75c:	3001      	adds	r0, #1
 800a75e:	d103      	bne.n	800a768 <_printf_common+0xac>
 800a760:	f04f 30ff 	mov.w	r0, #4294967295
 800a764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a768:	3501      	adds	r5, #1
 800a76a:	e7c6      	b.n	800a6fa <_printf_common+0x3e>
 800a76c:	18e1      	adds	r1, r4, r3
 800a76e:	1c5a      	adds	r2, r3, #1
 800a770:	2030      	movs	r0, #48	@ 0x30
 800a772:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a776:	4422      	add	r2, r4
 800a778:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a77c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a780:	3302      	adds	r3, #2
 800a782:	e7c7      	b.n	800a714 <_printf_common+0x58>
 800a784:	2301      	movs	r3, #1
 800a786:	4622      	mov	r2, r4
 800a788:	4641      	mov	r1, r8
 800a78a:	4638      	mov	r0, r7
 800a78c:	47c8      	blx	r9
 800a78e:	3001      	adds	r0, #1
 800a790:	d0e6      	beq.n	800a760 <_printf_common+0xa4>
 800a792:	3601      	adds	r6, #1
 800a794:	e7d9      	b.n	800a74a <_printf_common+0x8e>
	...

0800a798 <_printf_i>:
 800a798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a79c:	7e0f      	ldrb	r7, [r1, #24]
 800a79e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a7a0:	2f78      	cmp	r7, #120	@ 0x78
 800a7a2:	4691      	mov	r9, r2
 800a7a4:	4680      	mov	r8, r0
 800a7a6:	460c      	mov	r4, r1
 800a7a8:	469a      	mov	sl, r3
 800a7aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a7ae:	d807      	bhi.n	800a7c0 <_printf_i+0x28>
 800a7b0:	2f62      	cmp	r7, #98	@ 0x62
 800a7b2:	d80a      	bhi.n	800a7ca <_printf_i+0x32>
 800a7b4:	2f00      	cmp	r7, #0
 800a7b6:	f000 80d2 	beq.w	800a95e <_printf_i+0x1c6>
 800a7ba:	2f58      	cmp	r7, #88	@ 0x58
 800a7bc:	f000 80b9 	beq.w	800a932 <_printf_i+0x19a>
 800a7c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a7c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a7c8:	e03a      	b.n	800a840 <_printf_i+0xa8>
 800a7ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a7ce:	2b15      	cmp	r3, #21
 800a7d0:	d8f6      	bhi.n	800a7c0 <_printf_i+0x28>
 800a7d2:	a101      	add	r1, pc, #4	@ (adr r1, 800a7d8 <_printf_i+0x40>)
 800a7d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a7d8:	0800a831 	.word	0x0800a831
 800a7dc:	0800a845 	.word	0x0800a845
 800a7e0:	0800a7c1 	.word	0x0800a7c1
 800a7e4:	0800a7c1 	.word	0x0800a7c1
 800a7e8:	0800a7c1 	.word	0x0800a7c1
 800a7ec:	0800a7c1 	.word	0x0800a7c1
 800a7f0:	0800a845 	.word	0x0800a845
 800a7f4:	0800a7c1 	.word	0x0800a7c1
 800a7f8:	0800a7c1 	.word	0x0800a7c1
 800a7fc:	0800a7c1 	.word	0x0800a7c1
 800a800:	0800a7c1 	.word	0x0800a7c1
 800a804:	0800a945 	.word	0x0800a945
 800a808:	0800a86f 	.word	0x0800a86f
 800a80c:	0800a8ff 	.word	0x0800a8ff
 800a810:	0800a7c1 	.word	0x0800a7c1
 800a814:	0800a7c1 	.word	0x0800a7c1
 800a818:	0800a967 	.word	0x0800a967
 800a81c:	0800a7c1 	.word	0x0800a7c1
 800a820:	0800a86f 	.word	0x0800a86f
 800a824:	0800a7c1 	.word	0x0800a7c1
 800a828:	0800a7c1 	.word	0x0800a7c1
 800a82c:	0800a907 	.word	0x0800a907
 800a830:	6833      	ldr	r3, [r6, #0]
 800a832:	1d1a      	adds	r2, r3, #4
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	6032      	str	r2, [r6, #0]
 800a838:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a83c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a840:	2301      	movs	r3, #1
 800a842:	e09d      	b.n	800a980 <_printf_i+0x1e8>
 800a844:	6833      	ldr	r3, [r6, #0]
 800a846:	6820      	ldr	r0, [r4, #0]
 800a848:	1d19      	adds	r1, r3, #4
 800a84a:	6031      	str	r1, [r6, #0]
 800a84c:	0606      	lsls	r6, r0, #24
 800a84e:	d501      	bpl.n	800a854 <_printf_i+0xbc>
 800a850:	681d      	ldr	r5, [r3, #0]
 800a852:	e003      	b.n	800a85c <_printf_i+0xc4>
 800a854:	0645      	lsls	r5, r0, #25
 800a856:	d5fb      	bpl.n	800a850 <_printf_i+0xb8>
 800a858:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a85c:	2d00      	cmp	r5, #0
 800a85e:	da03      	bge.n	800a868 <_printf_i+0xd0>
 800a860:	232d      	movs	r3, #45	@ 0x2d
 800a862:	426d      	negs	r5, r5
 800a864:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a868:	4859      	ldr	r0, [pc, #356]	@ (800a9d0 <_printf_i+0x238>)
 800a86a:	230a      	movs	r3, #10
 800a86c:	e011      	b.n	800a892 <_printf_i+0xfa>
 800a86e:	6821      	ldr	r1, [r4, #0]
 800a870:	6833      	ldr	r3, [r6, #0]
 800a872:	0608      	lsls	r0, r1, #24
 800a874:	f853 5b04 	ldr.w	r5, [r3], #4
 800a878:	d402      	bmi.n	800a880 <_printf_i+0xe8>
 800a87a:	0649      	lsls	r1, r1, #25
 800a87c:	bf48      	it	mi
 800a87e:	b2ad      	uxthmi	r5, r5
 800a880:	2f6f      	cmp	r7, #111	@ 0x6f
 800a882:	4853      	ldr	r0, [pc, #332]	@ (800a9d0 <_printf_i+0x238>)
 800a884:	6033      	str	r3, [r6, #0]
 800a886:	bf14      	ite	ne
 800a888:	230a      	movne	r3, #10
 800a88a:	2308      	moveq	r3, #8
 800a88c:	2100      	movs	r1, #0
 800a88e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a892:	6866      	ldr	r6, [r4, #4]
 800a894:	60a6      	str	r6, [r4, #8]
 800a896:	2e00      	cmp	r6, #0
 800a898:	bfa2      	ittt	ge
 800a89a:	6821      	ldrge	r1, [r4, #0]
 800a89c:	f021 0104 	bicge.w	r1, r1, #4
 800a8a0:	6021      	strge	r1, [r4, #0]
 800a8a2:	b90d      	cbnz	r5, 800a8a8 <_printf_i+0x110>
 800a8a4:	2e00      	cmp	r6, #0
 800a8a6:	d04b      	beq.n	800a940 <_printf_i+0x1a8>
 800a8a8:	4616      	mov	r6, r2
 800a8aa:	fbb5 f1f3 	udiv	r1, r5, r3
 800a8ae:	fb03 5711 	mls	r7, r3, r1, r5
 800a8b2:	5dc7      	ldrb	r7, [r0, r7]
 800a8b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a8b8:	462f      	mov	r7, r5
 800a8ba:	42bb      	cmp	r3, r7
 800a8bc:	460d      	mov	r5, r1
 800a8be:	d9f4      	bls.n	800a8aa <_printf_i+0x112>
 800a8c0:	2b08      	cmp	r3, #8
 800a8c2:	d10b      	bne.n	800a8dc <_printf_i+0x144>
 800a8c4:	6823      	ldr	r3, [r4, #0]
 800a8c6:	07df      	lsls	r7, r3, #31
 800a8c8:	d508      	bpl.n	800a8dc <_printf_i+0x144>
 800a8ca:	6923      	ldr	r3, [r4, #16]
 800a8cc:	6861      	ldr	r1, [r4, #4]
 800a8ce:	4299      	cmp	r1, r3
 800a8d0:	bfde      	ittt	le
 800a8d2:	2330      	movle	r3, #48	@ 0x30
 800a8d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a8d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a8dc:	1b92      	subs	r2, r2, r6
 800a8de:	6122      	str	r2, [r4, #16]
 800a8e0:	f8cd a000 	str.w	sl, [sp]
 800a8e4:	464b      	mov	r3, r9
 800a8e6:	aa03      	add	r2, sp, #12
 800a8e8:	4621      	mov	r1, r4
 800a8ea:	4640      	mov	r0, r8
 800a8ec:	f7ff fee6 	bl	800a6bc <_printf_common>
 800a8f0:	3001      	adds	r0, #1
 800a8f2:	d14a      	bne.n	800a98a <_printf_i+0x1f2>
 800a8f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a8f8:	b004      	add	sp, #16
 800a8fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8fe:	6823      	ldr	r3, [r4, #0]
 800a900:	f043 0320 	orr.w	r3, r3, #32
 800a904:	6023      	str	r3, [r4, #0]
 800a906:	4833      	ldr	r0, [pc, #204]	@ (800a9d4 <_printf_i+0x23c>)
 800a908:	2778      	movs	r7, #120	@ 0x78
 800a90a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a90e:	6823      	ldr	r3, [r4, #0]
 800a910:	6831      	ldr	r1, [r6, #0]
 800a912:	061f      	lsls	r7, r3, #24
 800a914:	f851 5b04 	ldr.w	r5, [r1], #4
 800a918:	d402      	bmi.n	800a920 <_printf_i+0x188>
 800a91a:	065f      	lsls	r7, r3, #25
 800a91c:	bf48      	it	mi
 800a91e:	b2ad      	uxthmi	r5, r5
 800a920:	6031      	str	r1, [r6, #0]
 800a922:	07d9      	lsls	r1, r3, #31
 800a924:	bf44      	itt	mi
 800a926:	f043 0320 	orrmi.w	r3, r3, #32
 800a92a:	6023      	strmi	r3, [r4, #0]
 800a92c:	b11d      	cbz	r5, 800a936 <_printf_i+0x19e>
 800a92e:	2310      	movs	r3, #16
 800a930:	e7ac      	b.n	800a88c <_printf_i+0xf4>
 800a932:	4827      	ldr	r0, [pc, #156]	@ (800a9d0 <_printf_i+0x238>)
 800a934:	e7e9      	b.n	800a90a <_printf_i+0x172>
 800a936:	6823      	ldr	r3, [r4, #0]
 800a938:	f023 0320 	bic.w	r3, r3, #32
 800a93c:	6023      	str	r3, [r4, #0]
 800a93e:	e7f6      	b.n	800a92e <_printf_i+0x196>
 800a940:	4616      	mov	r6, r2
 800a942:	e7bd      	b.n	800a8c0 <_printf_i+0x128>
 800a944:	6833      	ldr	r3, [r6, #0]
 800a946:	6825      	ldr	r5, [r4, #0]
 800a948:	6961      	ldr	r1, [r4, #20]
 800a94a:	1d18      	adds	r0, r3, #4
 800a94c:	6030      	str	r0, [r6, #0]
 800a94e:	062e      	lsls	r6, r5, #24
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	d501      	bpl.n	800a958 <_printf_i+0x1c0>
 800a954:	6019      	str	r1, [r3, #0]
 800a956:	e002      	b.n	800a95e <_printf_i+0x1c6>
 800a958:	0668      	lsls	r0, r5, #25
 800a95a:	d5fb      	bpl.n	800a954 <_printf_i+0x1bc>
 800a95c:	8019      	strh	r1, [r3, #0]
 800a95e:	2300      	movs	r3, #0
 800a960:	6123      	str	r3, [r4, #16]
 800a962:	4616      	mov	r6, r2
 800a964:	e7bc      	b.n	800a8e0 <_printf_i+0x148>
 800a966:	6833      	ldr	r3, [r6, #0]
 800a968:	1d1a      	adds	r2, r3, #4
 800a96a:	6032      	str	r2, [r6, #0]
 800a96c:	681e      	ldr	r6, [r3, #0]
 800a96e:	6862      	ldr	r2, [r4, #4]
 800a970:	2100      	movs	r1, #0
 800a972:	4630      	mov	r0, r6
 800a974:	f7f5 fc44 	bl	8000200 <memchr>
 800a978:	b108      	cbz	r0, 800a97e <_printf_i+0x1e6>
 800a97a:	1b80      	subs	r0, r0, r6
 800a97c:	6060      	str	r0, [r4, #4]
 800a97e:	6863      	ldr	r3, [r4, #4]
 800a980:	6123      	str	r3, [r4, #16]
 800a982:	2300      	movs	r3, #0
 800a984:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a988:	e7aa      	b.n	800a8e0 <_printf_i+0x148>
 800a98a:	6923      	ldr	r3, [r4, #16]
 800a98c:	4632      	mov	r2, r6
 800a98e:	4649      	mov	r1, r9
 800a990:	4640      	mov	r0, r8
 800a992:	47d0      	blx	sl
 800a994:	3001      	adds	r0, #1
 800a996:	d0ad      	beq.n	800a8f4 <_printf_i+0x15c>
 800a998:	6823      	ldr	r3, [r4, #0]
 800a99a:	079b      	lsls	r3, r3, #30
 800a99c:	d413      	bmi.n	800a9c6 <_printf_i+0x22e>
 800a99e:	68e0      	ldr	r0, [r4, #12]
 800a9a0:	9b03      	ldr	r3, [sp, #12]
 800a9a2:	4298      	cmp	r0, r3
 800a9a4:	bfb8      	it	lt
 800a9a6:	4618      	movlt	r0, r3
 800a9a8:	e7a6      	b.n	800a8f8 <_printf_i+0x160>
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	4632      	mov	r2, r6
 800a9ae:	4649      	mov	r1, r9
 800a9b0:	4640      	mov	r0, r8
 800a9b2:	47d0      	blx	sl
 800a9b4:	3001      	adds	r0, #1
 800a9b6:	d09d      	beq.n	800a8f4 <_printf_i+0x15c>
 800a9b8:	3501      	adds	r5, #1
 800a9ba:	68e3      	ldr	r3, [r4, #12]
 800a9bc:	9903      	ldr	r1, [sp, #12]
 800a9be:	1a5b      	subs	r3, r3, r1
 800a9c0:	42ab      	cmp	r3, r5
 800a9c2:	dcf2      	bgt.n	800a9aa <_printf_i+0x212>
 800a9c4:	e7eb      	b.n	800a99e <_printf_i+0x206>
 800a9c6:	2500      	movs	r5, #0
 800a9c8:	f104 0619 	add.w	r6, r4, #25
 800a9cc:	e7f5      	b.n	800a9ba <_printf_i+0x222>
 800a9ce:	bf00      	nop
 800a9d0:	0800ae11 	.word	0x0800ae11
 800a9d4:	0800ae22 	.word	0x0800ae22

0800a9d8 <__sflush_r>:
 800a9d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a9dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9e0:	0716      	lsls	r6, r2, #28
 800a9e2:	4605      	mov	r5, r0
 800a9e4:	460c      	mov	r4, r1
 800a9e6:	d454      	bmi.n	800aa92 <__sflush_r+0xba>
 800a9e8:	684b      	ldr	r3, [r1, #4]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	dc02      	bgt.n	800a9f4 <__sflush_r+0x1c>
 800a9ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	dd48      	ble.n	800aa86 <__sflush_r+0xae>
 800a9f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a9f6:	2e00      	cmp	r6, #0
 800a9f8:	d045      	beq.n	800aa86 <__sflush_r+0xae>
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aa00:	682f      	ldr	r7, [r5, #0]
 800aa02:	6a21      	ldr	r1, [r4, #32]
 800aa04:	602b      	str	r3, [r5, #0]
 800aa06:	d030      	beq.n	800aa6a <__sflush_r+0x92>
 800aa08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aa0a:	89a3      	ldrh	r3, [r4, #12]
 800aa0c:	0759      	lsls	r1, r3, #29
 800aa0e:	d505      	bpl.n	800aa1c <__sflush_r+0x44>
 800aa10:	6863      	ldr	r3, [r4, #4]
 800aa12:	1ad2      	subs	r2, r2, r3
 800aa14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aa16:	b10b      	cbz	r3, 800aa1c <__sflush_r+0x44>
 800aa18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aa1a:	1ad2      	subs	r2, r2, r3
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa20:	6a21      	ldr	r1, [r4, #32]
 800aa22:	4628      	mov	r0, r5
 800aa24:	47b0      	blx	r6
 800aa26:	1c43      	adds	r3, r0, #1
 800aa28:	89a3      	ldrh	r3, [r4, #12]
 800aa2a:	d106      	bne.n	800aa3a <__sflush_r+0x62>
 800aa2c:	6829      	ldr	r1, [r5, #0]
 800aa2e:	291d      	cmp	r1, #29
 800aa30:	d82b      	bhi.n	800aa8a <__sflush_r+0xb2>
 800aa32:	4a2a      	ldr	r2, [pc, #168]	@ (800aadc <__sflush_r+0x104>)
 800aa34:	410a      	asrs	r2, r1
 800aa36:	07d6      	lsls	r6, r2, #31
 800aa38:	d427      	bmi.n	800aa8a <__sflush_r+0xb2>
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	6062      	str	r2, [r4, #4]
 800aa3e:	04d9      	lsls	r1, r3, #19
 800aa40:	6922      	ldr	r2, [r4, #16]
 800aa42:	6022      	str	r2, [r4, #0]
 800aa44:	d504      	bpl.n	800aa50 <__sflush_r+0x78>
 800aa46:	1c42      	adds	r2, r0, #1
 800aa48:	d101      	bne.n	800aa4e <__sflush_r+0x76>
 800aa4a:	682b      	ldr	r3, [r5, #0]
 800aa4c:	b903      	cbnz	r3, 800aa50 <__sflush_r+0x78>
 800aa4e:	6560      	str	r0, [r4, #84]	@ 0x54
 800aa50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa52:	602f      	str	r7, [r5, #0]
 800aa54:	b1b9      	cbz	r1, 800aa86 <__sflush_r+0xae>
 800aa56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aa5a:	4299      	cmp	r1, r3
 800aa5c:	d002      	beq.n	800aa64 <__sflush_r+0x8c>
 800aa5e:	4628      	mov	r0, r5
 800aa60:	f7ff fa9a 	bl	8009f98 <_free_r>
 800aa64:	2300      	movs	r3, #0
 800aa66:	6363      	str	r3, [r4, #52]	@ 0x34
 800aa68:	e00d      	b.n	800aa86 <__sflush_r+0xae>
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	4628      	mov	r0, r5
 800aa6e:	47b0      	blx	r6
 800aa70:	4602      	mov	r2, r0
 800aa72:	1c50      	adds	r0, r2, #1
 800aa74:	d1c9      	bne.n	800aa0a <__sflush_r+0x32>
 800aa76:	682b      	ldr	r3, [r5, #0]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d0c6      	beq.n	800aa0a <__sflush_r+0x32>
 800aa7c:	2b1d      	cmp	r3, #29
 800aa7e:	d001      	beq.n	800aa84 <__sflush_r+0xac>
 800aa80:	2b16      	cmp	r3, #22
 800aa82:	d11e      	bne.n	800aac2 <__sflush_r+0xea>
 800aa84:	602f      	str	r7, [r5, #0]
 800aa86:	2000      	movs	r0, #0
 800aa88:	e022      	b.n	800aad0 <__sflush_r+0xf8>
 800aa8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa8e:	b21b      	sxth	r3, r3
 800aa90:	e01b      	b.n	800aaca <__sflush_r+0xf2>
 800aa92:	690f      	ldr	r7, [r1, #16]
 800aa94:	2f00      	cmp	r7, #0
 800aa96:	d0f6      	beq.n	800aa86 <__sflush_r+0xae>
 800aa98:	0793      	lsls	r3, r2, #30
 800aa9a:	680e      	ldr	r6, [r1, #0]
 800aa9c:	bf08      	it	eq
 800aa9e:	694b      	ldreq	r3, [r1, #20]
 800aaa0:	600f      	str	r7, [r1, #0]
 800aaa2:	bf18      	it	ne
 800aaa4:	2300      	movne	r3, #0
 800aaa6:	eba6 0807 	sub.w	r8, r6, r7
 800aaaa:	608b      	str	r3, [r1, #8]
 800aaac:	f1b8 0f00 	cmp.w	r8, #0
 800aab0:	dde9      	ble.n	800aa86 <__sflush_r+0xae>
 800aab2:	6a21      	ldr	r1, [r4, #32]
 800aab4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800aab6:	4643      	mov	r3, r8
 800aab8:	463a      	mov	r2, r7
 800aaba:	4628      	mov	r0, r5
 800aabc:	47b0      	blx	r6
 800aabe:	2800      	cmp	r0, #0
 800aac0:	dc08      	bgt.n	800aad4 <__sflush_r+0xfc>
 800aac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aaca:	81a3      	strh	r3, [r4, #12]
 800aacc:	f04f 30ff 	mov.w	r0, #4294967295
 800aad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aad4:	4407      	add	r7, r0
 800aad6:	eba8 0800 	sub.w	r8, r8, r0
 800aada:	e7e7      	b.n	800aaac <__sflush_r+0xd4>
 800aadc:	dfbffffe 	.word	0xdfbffffe

0800aae0 <_fflush_r>:
 800aae0:	b538      	push	{r3, r4, r5, lr}
 800aae2:	690b      	ldr	r3, [r1, #16]
 800aae4:	4605      	mov	r5, r0
 800aae6:	460c      	mov	r4, r1
 800aae8:	b913      	cbnz	r3, 800aaf0 <_fflush_r+0x10>
 800aaea:	2500      	movs	r5, #0
 800aaec:	4628      	mov	r0, r5
 800aaee:	bd38      	pop	{r3, r4, r5, pc}
 800aaf0:	b118      	cbz	r0, 800aafa <_fflush_r+0x1a>
 800aaf2:	6a03      	ldr	r3, [r0, #32]
 800aaf4:	b90b      	cbnz	r3, 800aafa <_fflush_r+0x1a>
 800aaf6:	f7ff f801 	bl	8009afc <__sinit>
 800aafa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d0f3      	beq.n	800aaea <_fflush_r+0xa>
 800ab02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ab04:	07d0      	lsls	r0, r2, #31
 800ab06:	d404      	bmi.n	800ab12 <_fflush_r+0x32>
 800ab08:	0599      	lsls	r1, r3, #22
 800ab0a:	d402      	bmi.n	800ab12 <_fflush_r+0x32>
 800ab0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab0e:	f7ff fa32 	bl	8009f76 <__retarget_lock_acquire_recursive>
 800ab12:	4628      	mov	r0, r5
 800ab14:	4621      	mov	r1, r4
 800ab16:	f7ff ff5f 	bl	800a9d8 <__sflush_r>
 800ab1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab1c:	07da      	lsls	r2, r3, #31
 800ab1e:	4605      	mov	r5, r0
 800ab20:	d4e4      	bmi.n	800aaec <_fflush_r+0xc>
 800ab22:	89a3      	ldrh	r3, [r4, #12]
 800ab24:	059b      	lsls	r3, r3, #22
 800ab26:	d4e1      	bmi.n	800aaec <_fflush_r+0xc>
 800ab28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab2a:	f7ff fa25 	bl	8009f78 <__retarget_lock_release_recursive>
 800ab2e:	e7dd      	b.n	800aaec <_fflush_r+0xc>

0800ab30 <__swhatbuf_r>:
 800ab30:	b570      	push	{r4, r5, r6, lr}
 800ab32:	460c      	mov	r4, r1
 800ab34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab38:	2900      	cmp	r1, #0
 800ab3a:	b096      	sub	sp, #88	@ 0x58
 800ab3c:	4615      	mov	r5, r2
 800ab3e:	461e      	mov	r6, r3
 800ab40:	da0d      	bge.n	800ab5e <__swhatbuf_r+0x2e>
 800ab42:	89a3      	ldrh	r3, [r4, #12]
 800ab44:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ab48:	f04f 0100 	mov.w	r1, #0
 800ab4c:	bf14      	ite	ne
 800ab4e:	2340      	movne	r3, #64	@ 0x40
 800ab50:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ab54:	2000      	movs	r0, #0
 800ab56:	6031      	str	r1, [r6, #0]
 800ab58:	602b      	str	r3, [r5, #0]
 800ab5a:	b016      	add	sp, #88	@ 0x58
 800ab5c:	bd70      	pop	{r4, r5, r6, pc}
 800ab5e:	466a      	mov	r2, sp
 800ab60:	f000 f862 	bl	800ac28 <_fstat_r>
 800ab64:	2800      	cmp	r0, #0
 800ab66:	dbec      	blt.n	800ab42 <__swhatbuf_r+0x12>
 800ab68:	9901      	ldr	r1, [sp, #4]
 800ab6a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ab6e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ab72:	4259      	negs	r1, r3
 800ab74:	4159      	adcs	r1, r3
 800ab76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab7a:	e7eb      	b.n	800ab54 <__swhatbuf_r+0x24>

0800ab7c <__smakebuf_r>:
 800ab7c:	898b      	ldrh	r3, [r1, #12]
 800ab7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab80:	079d      	lsls	r5, r3, #30
 800ab82:	4606      	mov	r6, r0
 800ab84:	460c      	mov	r4, r1
 800ab86:	d507      	bpl.n	800ab98 <__smakebuf_r+0x1c>
 800ab88:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ab8c:	6023      	str	r3, [r4, #0]
 800ab8e:	6123      	str	r3, [r4, #16]
 800ab90:	2301      	movs	r3, #1
 800ab92:	6163      	str	r3, [r4, #20]
 800ab94:	b003      	add	sp, #12
 800ab96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab98:	ab01      	add	r3, sp, #4
 800ab9a:	466a      	mov	r2, sp
 800ab9c:	f7ff ffc8 	bl	800ab30 <__swhatbuf_r>
 800aba0:	9f00      	ldr	r7, [sp, #0]
 800aba2:	4605      	mov	r5, r0
 800aba4:	4639      	mov	r1, r7
 800aba6:	4630      	mov	r0, r6
 800aba8:	f7ff fa62 	bl	800a070 <_malloc_r>
 800abac:	b948      	cbnz	r0, 800abc2 <__smakebuf_r+0x46>
 800abae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abb2:	059a      	lsls	r2, r3, #22
 800abb4:	d4ee      	bmi.n	800ab94 <__smakebuf_r+0x18>
 800abb6:	f023 0303 	bic.w	r3, r3, #3
 800abba:	f043 0302 	orr.w	r3, r3, #2
 800abbe:	81a3      	strh	r3, [r4, #12]
 800abc0:	e7e2      	b.n	800ab88 <__smakebuf_r+0xc>
 800abc2:	89a3      	ldrh	r3, [r4, #12]
 800abc4:	6020      	str	r0, [r4, #0]
 800abc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abca:	81a3      	strh	r3, [r4, #12]
 800abcc:	9b01      	ldr	r3, [sp, #4]
 800abce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800abd2:	b15b      	cbz	r3, 800abec <__smakebuf_r+0x70>
 800abd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abd8:	4630      	mov	r0, r6
 800abda:	f000 f837 	bl	800ac4c <_isatty_r>
 800abde:	b128      	cbz	r0, 800abec <__smakebuf_r+0x70>
 800abe0:	89a3      	ldrh	r3, [r4, #12]
 800abe2:	f023 0303 	bic.w	r3, r3, #3
 800abe6:	f043 0301 	orr.w	r3, r3, #1
 800abea:	81a3      	strh	r3, [r4, #12]
 800abec:	89a3      	ldrh	r3, [r4, #12]
 800abee:	431d      	orrs	r5, r3
 800abf0:	81a5      	strh	r5, [r4, #12]
 800abf2:	e7cf      	b.n	800ab94 <__smakebuf_r+0x18>

0800abf4 <memmove>:
 800abf4:	4288      	cmp	r0, r1
 800abf6:	b510      	push	{r4, lr}
 800abf8:	eb01 0402 	add.w	r4, r1, r2
 800abfc:	d902      	bls.n	800ac04 <memmove+0x10>
 800abfe:	4284      	cmp	r4, r0
 800ac00:	4623      	mov	r3, r4
 800ac02:	d807      	bhi.n	800ac14 <memmove+0x20>
 800ac04:	1e43      	subs	r3, r0, #1
 800ac06:	42a1      	cmp	r1, r4
 800ac08:	d008      	beq.n	800ac1c <memmove+0x28>
 800ac0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac12:	e7f8      	b.n	800ac06 <memmove+0x12>
 800ac14:	4402      	add	r2, r0
 800ac16:	4601      	mov	r1, r0
 800ac18:	428a      	cmp	r2, r1
 800ac1a:	d100      	bne.n	800ac1e <memmove+0x2a>
 800ac1c:	bd10      	pop	{r4, pc}
 800ac1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac26:	e7f7      	b.n	800ac18 <memmove+0x24>

0800ac28 <_fstat_r>:
 800ac28:	b538      	push	{r3, r4, r5, lr}
 800ac2a:	4d07      	ldr	r5, [pc, #28]	@ (800ac48 <_fstat_r+0x20>)
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	4604      	mov	r4, r0
 800ac30:	4608      	mov	r0, r1
 800ac32:	4611      	mov	r1, r2
 800ac34:	602b      	str	r3, [r5, #0]
 800ac36:	f7f6 f982 	bl	8000f3e <_fstat>
 800ac3a:	1c43      	adds	r3, r0, #1
 800ac3c:	d102      	bne.n	800ac44 <_fstat_r+0x1c>
 800ac3e:	682b      	ldr	r3, [r5, #0]
 800ac40:	b103      	cbz	r3, 800ac44 <_fstat_r+0x1c>
 800ac42:	6023      	str	r3, [r4, #0]
 800ac44:	bd38      	pop	{r3, r4, r5, pc}
 800ac46:	bf00      	nop
 800ac48:	20008350 	.word	0x20008350

0800ac4c <_isatty_r>:
 800ac4c:	b538      	push	{r3, r4, r5, lr}
 800ac4e:	4d06      	ldr	r5, [pc, #24]	@ (800ac68 <_isatty_r+0x1c>)
 800ac50:	2300      	movs	r3, #0
 800ac52:	4604      	mov	r4, r0
 800ac54:	4608      	mov	r0, r1
 800ac56:	602b      	str	r3, [r5, #0]
 800ac58:	f7f6 f981 	bl	8000f5e <_isatty>
 800ac5c:	1c43      	adds	r3, r0, #1
 800ac5e:	d102      	bne.n	800ac66 <_isatty_r+0x1a>
 800ac60:	682b      	ldr	r3, [r5, #0]
 800ac62:	b103      	cbz	r3, 800ac66 <_isatty_r+0x1a>
 800ac64:	6023      	str	r3, [r4, #0]
 800ac66:	bd38      	pop	{r3, r4, r5, pc}
 800ac68:	20008350 	.word	0x20008350

0800ac6c <_sbrk_r>:
 800ac6c:	b538      	push	{r3, r4, r5, lr}
 800ac6e:	4d06      	ldr	r5, [pc, #24]	@ (800ac88 <_sbrk_r+0x1c>)
 800ac70:	2300      	movs	r3, #0
 800ac72:	4604      	mov	r4, r0
 800ac74:	4608      	mov	r0, r1
 800ac76:	602b      	str	r3, [r5, #0]
 800ac78:	f7f6 f98a 	bl	8000f90 <_sbrk>
 800ac7c:	1c43      	adds	r3, r0, #1
 800ac7e:	d102      	bne.n	800ac86 <_sbrk_r+0x1a>
 800ac80:	682b      	ldr	r3, [r5, #0]
 800ac82:	b103      	cbz	r3, 800ac86 <_sbrk_r+0x1a>
 800ac84:	6023      	str	r3, [r4, #0]
 800ac86:	bd38      	pop	{r3, r4, r5, pc}
 800ac88:	20008350 	.word	0x20008350

0800ac8c <_realloc_r>:
 800ac8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac90:	4680      	mov	r8, r0
 800ac92:	4615      	mov	r5, r2
 800ac94:	460c      	mov	r4, r1
 800ac96:	b921      	cbnz	r1, 800aca2 <_realloc_r+0x16>
 800ac98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac9c:	4611      	mov	r1, r2
 800ac9e:	f7ff b9e7 	b.w	800a070 <_malloc_r>
 800aca2:	b92a      	cbnz	r2, 800acb0 <_realloc_r+0x24>
 800aca4:	f7ff f978 	bl	8009f98 <_free_r>
 800aca8:	2400      	movs	r4, #0
 800acaa:	4620      	mov	r0, r4
 800acac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acb0:	f000 f81a 	bl	800ace8 <_malloc_usable_size_r>
 800acb4:	4285      	cmp	r5, r0
 800acb6:	4606      	mov	r6, r0
 800acb8:	d802      	bhi.n	800acc0 <_realloc_r+0x34>
 800acba:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800acbe:	d8f4      	bhi.n	800acaa <_realloc_r+0x1e>
 800acc0:	4629      	mov	r1, r5
 800acc2:	4640      	mov	r0, r8
 800acc4:	f7ff f9d4 	bl	800a070 <_malloc_r>
 800acc8:	4607      	mov	r7, r0
 800acca:	2800      	cmp	r0, #0
 800accc:	d0ec      	beq.n	800aca8 <_realloc_r+0x1c>
 800acce:	42b5      	cmp	r5, r6
 800acd0:	462a      	mov	r2, r5
 800acd2:	4621      	mov	r1, r4
 800acd4:	bf28      	it	cs
 800acd6:	4632      	movcs	r2, r6
 800acd8:	f7ff f94f 	bl	8009f7a <memcpy>
 800acdc:	4621      	mov	r1, r4
 800acde:	4640      	mov	r0, r8
 800ace0:	f7ff f95a 	bl	8009f98 <_free_r>
 800ace4:	463c      	mov	r4, r7
 800ace6:	e7e0      	b.n	800acaa <_realloc_r+0x1e>

0800ace8 <_malloc_usable_size_r>:
 800ace8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acec:	1f18      	subs	r0, r3, #4
 800acee:	2b00      	cmp	r3, #0
 800acf0:	bfbc      	itt	lt
 800acf2:	580b      	ldrlt	r3, [r1, r0]
 800acf4:	18c0      	addlt	r0, r0, r3
 800acf6:	4770      	bx	lr

0800acf8 <_init>:
 800acf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acfa:	bf00      	nop
 800acfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acfe:	bc08      	pop	{r3}
 800ad00:	469e      	mov	lr, r3
 800ad02:	4770      	bx	lr

0800ad04 <_fini>:
 800ad04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad06:	bf00      	nop
 800ad08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad0a:	bc08      	pop	{r3}
 800ad0c:	469e      	mov	lr, r3
 800ad0e:	4770      	bx	lr
