$date
	Tue Dec 06 10:51:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module example_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 1 & E $end
$var reg 1 ' F $end
$scope module example_1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 & E $end
$var wire 1 ' F $end
$var wire 1 ! Y $end
$var wire 1 ( t1 $end
$var wire 1 ) t2 $end
$var wire 1 * t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x*
x)
x(
0'
0&
0%
0$
0#
0"
x!
$end
#1
1*
1(
#2
0)
#3
1!
#5
1%
1"
#10
1$
0"
#15
0$
1"
#20
1'
#21
0*
#25
