module one_round_des
  (
   input wire [31:0] left_reg,
   input wire [31:0] right_reg,
   input wire [47:0] key,
   output wire [31:0] one_round_rlt
   );

   wire [31:0] left_reg, right_reg, left_reg_nxt, right_reg_nxt;
   wire [47:0] expand_rlt, Xor, Sbox_rlt, shrink_rlt;
   
   expansion_p_box expand32to48 (.data(right_reg), .48bit(exapnd_rlt));
   assign Xor = expand_rlt ^ key;
   s_box_all sbox(.data(Xor), .s_rlt(Sbox_rlt));
   32bit_p_box shrink (.data(Sbox_rlt), .32bit(shrink_rlt));
   assign one_round_rlt = shink_rlt ^ left_reg;

endmodule // one_round_des

      
      
     
      

  
	       