

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_5_x0'
================================================================
* Date:           Sun Sep 18 09:14:40 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    51457|    51457|  0.172 ms|  0.172 ms|  51457|  51457|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L2_out_5_x0_loop_1_C_drain_IO_L2_out_5_x0_loop_2_C_drain_IO_L2_out_5_x0_loop_3  |    51456|    51456|        67|          -|          -|   768|        no|
        | + C_drain_IO_L2_out_5_x0_loop_4_C_drain_IO_L2_out_5_x0_loop_5                               |       64|       64|         2|          1|          1|    64|       yes|
        | + C_drain_IO_L2_out_5_x0_loop_6_C_drain_IO_L2_out_5_x0_loop_7                               |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 5 7 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x0298, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x0297, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x0268, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x0298, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x0297, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x0268, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%br_ln17428 = br void" [./dut.cpp:17428]   --->   Operation 14 'br' 'br_ln17428' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i10 0, void, i10 %add_ln890_6, void %.loopexit"   --->   Operation 15 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i7 0, void, i7 %select_ln890, void %.loopexit"   --->   Operation 16 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c3_V = phi i4 5, void, i4 %add_ln691, void %.loopexit"   --->   Operation 17 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.72ns)   --->   "%add_ln890_6 = add i10 %indvar_flatten27, i10 1"   --->   Operation 18 'add' 'add_ln890_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.60ns)   --->   "%icmp_ln890 = icmp_eq  i10 %indvar_flatten27, i10 768"   --->   Operation 19 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split13, void"   --->   Operation 20 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_5_x0_loop_1_C_drain_IO_L2_out_5_x0_loop_2_C_drain_IO_L2_out_5_x0_loop_3_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.59ns)   --->   "%icmp_ln890_324 = icmp_eq  i7 %indvar_flatten15, i7 48"   --->   Operation 23 'icmp' 'icmp_ln890_324' <Predicate = (!icmp_ln890)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln17429)   --->   "%xor_ln17428 = xor i1 %icmp_ln890_324, i1 1" [./dut.cpp:17428]   --->   Operation 24 'xor' 'xor_ln17428' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.65ns)   --->   "%icmp_ln89035 = icmp_eq  i4 %c3_V, i4 8"   --->   Operation 25 'icmp' 'icmp_ln89035' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln17429)   --->   "%and_ln17428 = and i1 %icmp_ln89035, i1 %xor_ln17428" [./dut.cpp:17428]   --->   Operation 26 'and' 'and_ln17428' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_5_x0_loop_2_C_drain_IO_L2_out_5_x0_loop_3_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln17429)   --->   "%or_ln17429 = or i1 %and_ln17428, i1 %icmp_ln890_324" [./dut.cpp:17429]   --->   Operation 28 'or' 'or_ln17429' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln17429 = select i1 %or_ln17429, i4 5, i4 %c3_V" [./dut.cpp:17429]   --->   Operation 29 'select' 'select_ln17429' <Predicate = (!icmp_ln890)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_59"   --->   Operation 30 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %select_ln17429, i4 5"   --->   Operation 31 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln17435 = br i1 %icmp_ln870, void %.preheader.preheader.preheader, void %.preheader1.preheader.preheader" [./dut.cpp:17435]   --->   Operation 32 'br' 'br_ln17435' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader.preheader"   --->   Operation 33 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !icmp_ln870)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1.preheader"   --->   Operation 34 'br' 'br_ln890' <Predicate = (!icmp_ln890 & icmp_ln870)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln17466 = ret" [./dut.cpp:17466]   --->   Operation 35 'ret' 'ret_ln17466' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i7 %add_ln890_4, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 36 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln890_4 = add i7 %indvar_flatten7, i7 1"   --->   Operation 37 'add' 'add_ln890_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.59ns)   --->   "%icmp_ln890_326 = icmp_eq  i7 %indvar_flatten7, i7 64"   --->   Operation 38 'icmp' 'icmp_ln890_326' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_326, void %.preheader, void %.loopexit.loopexit"   --->   Operation 39 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_5_x0_loop_6_C_drain_IO_L2_out_5_x0_loop_7_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_326)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_326)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln17452 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:17452]   --->   Operation 42 'specpipeline' 'specpipeline_ln17452' <Predicate = (!icmp_ln890_326)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln17452 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85" [./dut.cpp:17452]   --->   Operation 43 'specloopname' 'specloopname_ln17452' <Predicate = (!icmp_ln890_326)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.21ns)   --->   "%tmp_66 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x0298" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'tmp_66' <Predicate = (!icmp_ln890_326)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 45 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x0297, i128 %tmp_66" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'write' 'write_ln174' <Predicate = (!icmp_ln890_326)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln890_326)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.01>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %select_ln17429, i4 1"   --->   Operation 49 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln890_5 = add i7 %indvar_flatten15, i7 1"   --->   Operation 50 'add' 'add_ln890_5' <Predicate = (!icmp_ln890_324)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln890 = select i1 %icmp_ln890_324, i7 1, i7 %add_ln890_5"   --->   Operation 51 'select' 'select_ln890' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.70>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %add_ln890, void %.preheader1, i7 0, void %.preheader1.preheader.preheader"   --->   Operation 53 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten, i7 1"   --->   Operation 54 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.59ns)   --->   "%icmp_ln890_325 = icmp_eq  i7 %indvar_flatten, i7 64"   --->   Operation 55 'icmp' 'icmp_ln890_325' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_325, void %.preheader1, void %.loopexit.loopexit39"   --->   Operation 56 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.43>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_5_x0_loop_4_C_drain_IO_L2_out_5_x0_loop_5_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_325)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_325)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln17438 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:17438]   --->   Operation 59 'specpipeline' 'specpipeline_ln17438' <Predicate = (!icmp_ln890_325)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln17438 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [./dut.cpp:17438]   --->   Operation 60 'specloopname' 'specloopname_ln17438' <Predicate = (!icmp_ln890_325)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.21ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x0268" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'tmp' <Predicate = (!icmp_ln890_325)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 62 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x0297, i128 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = (!icmp_ln890_325)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln890_325)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_6_x0298]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_5_x0297]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_5_0_x0268]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
br_ln17428            (br               ) [ 01111111]
indvar_flatten27      (phi              ) [ 00100000]
indvar_flatten15      (phi              ) [ 00111111]
c3_V                  (phi              ) [ 00100000]
add_ln890_6           (add              ) [ 01111111]
icmp_ln890            (icmp             ) [ 00111111]
br_ln890              (br               ) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
icmp_ln890_324        (icmp             ) [ 00011111]
xor_ln17428           (xor              ) [ 00000000]
icmp_ln89035          (icmp             ) [ 00000000]
and_ln17428           (and              ) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
or_ln17429            (or               ) [ 00000000]
select_ln17429        (select           ) [ 00011111]
specloopname_ln1616   (specloopname     ) [ 00000000]
icmp_ln870            (icmp             ) [ 00111111]
br_ln17435            (br               ) [ 00000000]
br_ln890              (br               ) [ 00111111]
br_ln890              (br               ) [ 00111111]
ret_ln17466           (ret              ) [ 00000000]
indvar_flatten7       (phi              ) [ 00010000]
add_ln890_4           (add              ) [ 00111111]
icmp_ln890_326        (icmp             ) [ 00111111]
br_ln890              (br               ) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
specpipeline_ln17452  (specpipeline     ) [ 00000000]
specloopname_ln17452  (specloopname     ) [ 00000000]
tmp_66                (read             ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln0                (br               ) [ 00111111]
br_ln0                (br               ) [ 00000000]
br_ln0                (br               ) [ 00000000]
add_ln691             (add              ) [ 01111111]
add_ln890_5           (add              ) [ 00000000]
select_ln890          (select           ) [ 01111111]
br_ln0                (br               ) [ 01111111]
indvar_flatten        (phi              ) [ 00000010]
add_ln890             (add              ) [ 00111111]
icmp_ln890_325        (icmp             ) [ 00111111]
br_ln890              (br               ) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
specpipeline_ln17438  (specpipeline     ) [ 00000000]
specloopname_ln17438  (specloopname     ) [ 00000000]
tmp                   (read             ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln0                (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_6_x0298">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_6_x0298"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_5_x0297">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_5_x0297"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_5_0_x0268">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_0_x0268"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_271"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1068"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_5_x0_loop_1_C_drain_IO_L2_out_5_x0_loop_2_C_drain_IO_L2_out_5_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_5_x0_loop_2_C_drain_IO_L2_out_5_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_5_x0_loop_6_C_drain_IO_L2_out_5_x0_loop_7_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_85"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_5_x0_loop_4_C_drain_IO_L2_out_5_x0_loop_5_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_66_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="128" slack="0"/>
<pin id="76" dir="0" index="1" bw="128" slack="0"/>
<pin id="77" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_66/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="128" slack="0"/>
<pin id="83" dir="0" index="2" bw="128" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 write_ln174/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="128" slack="0"/>
<pin id="90" dir="0" index="1" bw="128" slack="0"/>
<pin id="91" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="95" class="1005" name="indvar_flatten27_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="1"/>
<pin id="97" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten27 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="indvar_flatten27_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten27/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="indvar_flatten15_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="1"/>
<pin id="108" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten15 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten15_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="7" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten15/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="c3_V_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="1"/>
<pin id="120" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="c3_V_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="4" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="indvar_flatten7_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="1"/>
<pin id="131" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="indvar_flatten7_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="indvar_flatten_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="1"/>
<pin id="142" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln890_6_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_6/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln890_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="9" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln890_324_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="7" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_324/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="xor_ln17428_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17428/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln89035_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89035/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="and_ln17428_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17428/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="or_ln17429_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17429/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln17429_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17429/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln870_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln890_4_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_4/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln890_326_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="7" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_326/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln691_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="2"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln890_5_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="2"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_5/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln890_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="2"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln890_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln890_325_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_325/6 "/>
</bind>
</comp>

<comp id="249" class="1005" name="add_ln890_6_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_6 "/>
</bind>
</comp>

<comp id="254" class="1005" name="icmp_ln890_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln890_324_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="2"/>
<pin id="260" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln890_324 "/>
</bind>
</comp>

<comp id="263" class="1005" name="select_ln17429_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="2"/>
<pin id="265" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln17429 "/>
</bind>
</comp>

<comp id="268" class="1005" name="icmp_ln870_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="272" class="1005" name="add_ln890_4_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_4 "/>
</bind>
</comp>

<comp id="277" class="1005" name="icmp_ln890_326_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_326 "/>
</bind>
</comp>

<comp id="281" class="1005" name="add_ln691_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="1"/>
<pin id="283" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="286" class="1005" name="select_ln890_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="1"/>
<pin id="288" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="291" class="1005" name="add_ln890_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="296" class="1005" name="icmp_ln890_325_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_325 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="64" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="66" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="74" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="64" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="88" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="99" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="99" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="110" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="122" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="169" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="163" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="122" pin="4"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="133" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="133" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="106" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="224" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="144" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="144" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="151" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="257"><net_src comp="157" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="163" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="266"><net_src comp="193" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="271"><net_src comp="201" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="207" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="280"><net_src comp="213" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="219" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="289"><net_src comp="230" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="294"><net_src comp="237" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="299"><net_src comp="243" pin="2"/><net_sink comp="296" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L2_out_5_x0297 | {4 7 }
 - Input state : 
	Port: C_drain_IO_L2_out_5_x0 : fifo_C_drain_C_drain_IO_L2_out_6_x0298 | {4 }
	Port: C_drain_IO_L2_out_5_x0 : fifo_C_drain_C_drain_IO_L1_out_5_0_x0268 | {7 }
  - Chain level:
	State 1
	State 2
		add_ln890_6 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln890_324 : 1
		xor_ln17428 : 2
		icmp_ln89035 : 1
		and_ln17428 : 2
		or_ln17429 : 2
		select_ln17429 : 2
		icmp_ln870 : 3
		br_ln17435 : 4
	State 3
		add_ln890_4 : 1
		icmp_ln890_326 : 1
		br_ln890 : 2
	State 4
	State 5
		select_ln890 : 1
	State 6
		add_ln890 : 1
		icmp_ln890_325 : 1
		br_ln890 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln890_6_fu_151  |    0    |    17   |
|          |   add_ln890_4_fu_207  |    0    |    14   |
|    add   |    add_ln691_fu_219   |    0    |    12   |
|          |   add_ln890_5_fu_224  |    0    |    14   |
|          |    add_ln890_fu_237   |    0    |    14   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_157   |    0    |    11   |
|          | icmp_ln890_324_fu_163 |    0    |    10   |
|   icmp   |  icmp_ln89035_fu_175  |    0    |    9    |
|          |   icmp_ln870_fu_201   |    0    |    9    |
|          | icmp_ln890_326_fu_213 |    0    |    10   |
|          | icmp_ln890_325_fu_243 |    0    |    10   |
|----------|-----------------------|---------|---------|
|  select  | select_ln17429_fu_193 |    0    |    4    |
|          |  select_ln890_fu_230  |    0    |    7    |
|----------|-----------------------|---------|---------|
|    xor   |   xor_ln17428_fu_169  |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |   and_ln17428_fu_181  |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |   or_ln17429_fu_187   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |   tmp_66_read_fu_74   |    0    |    0    |
|          |     tmp_read_fu_88    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_80    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   147   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln691_reg_281   |    4   |
|   add_ln890_4_reg_272  |    7   |
|   add_ln890_6_reg_249  |   10   |
|    add_ln890_reg_291   |    7   |
|      c3_V_reg_118      |    4   |
|   icmp_ln870_reg_268   |    1   |
| icmp_ln890_324_reg_258 |    1   |
| icmp_ln890_325_reg_296 |    1   |
| icmp_ln890_326_reg_277 |    1   |
|   icmp_ln890_reg_254   |    1   |
|indvar_flatten15_reg_106|    7   |
| indvar_flatten27_reg_95|   10   |
| indvar_flatten7_reg_129|    7   |
| indvar_flatten_reg_140 |    7   |
| select_ln17429_reg_263 |    4   |
|  select_ln890_reg_286  |    7   |
+------------------------+--------+
|          Total         |   79   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_80     |  p2  |   2  |  128 |   256  ||    9    |
| indvar_flatten15_reg_106 |  p0  |   2  |   7  |   14   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   270  ||  0.774  ||    18   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   147  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   79   |   165  |
+-----------+--------+--------+--------+
