# UVM1
This repository captures key concepts from my UVM course, with organized examples and explanations on factory patterns, type and instance overrides, sequence generation, and scoreboard implementation. Practical examples are included to demonstrate UVM principles and build a foundational understanding for functional verification in SystemVerilog
