{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 00:27:50 2017 " "Info: Processing started: Fri Nov 03 00:27:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ob -c Ob " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ob -c Ob" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rg1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RG1 " "Info: Found entity 1: RG1" {  } { { "RG1.v" "" { Text "C:/altera/ALU/ALU/RG1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ks2.v" { { "Info" "ISGN_ENTITY_NAME" "1 KS2 " "Info: Found entity 1: KS2" {  } { { "KS2.v" "" { Text "C:/altera/ALU/ALU/KS2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Info: Found entity 1: SM1" {  } { { "SM1.v" "" { Text "C:/altera/ALU/ALU/SM1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file my.v" { { "Info" "ISGN_ENTITY_NAME" "1 My " "Info: Found entity 1: My" {  } { { "My.v" "" { Text "C:/altera/ALU/ALU/My.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rg3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rg3.v" { { "Info" "ISGN_ENTITY_NAME" "1 RG3 " "Info: Found entity 1: RG3" {  } { { "RG3.v" "" { Text "C:/altera/ALU/ALU/RG3.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rg3s.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rg3s.v" { { "Info" "ISGN_ENTITY_NAME" "1 RG3S " "Info: Found entity 1: RG3S" {  } { { "RG3S.v" "" { Text "C:/altera/ALU/ALU/RG3S.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rg2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RG2 " "Info: Found entity 1: RG2" {  } { { "RG2.v" "" { Text "C:/altera/ALU/ALU/RG2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ct1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CT1 " "Info: Found entity 1: CT1" {  } { { "CT1.v" "" { Text "C:/altera/ALU/ALU/CT1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ks1.v" { { "Info" "ISGN_ENTITY_NAME" "1 KS1 " "Info: Found entity 1: KS1" {  } { { "KS1.v" "" { Text "C:/altera/ALU/ALU/KS1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM2 " "Info: Found entity 1: SM2" {  } { { "SM2.v" "" { Text "C:/altera/ALU/ALU/SM2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ct2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CT2 " "Info: Found entity 1: CT2" {  } { { "CT2.v" "" { Text "C:/altera/ALU/ALU/CT2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_compare0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.v" "" { Text "C:/altera/ALU/ALU/lpm_compare0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ob.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ob.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ob " "Info: Found entity 1: Ob" {  } { { "Ob.bdf" "" { Schematic "C:/altera/ALU/ALU/Ob.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ua\].v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ua\].v" { { "Info" "ISGN_ENTITY_NAME" "1 block_name " "Info: Found entity 1: block_name" {  } { { "UA\].v" "" { Text "C:/altera/ALU/ALU/UA\].v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or32 " "Info: Found entity 1: Or32" {  } { { "Or32.v" "" { Text "C:/altera/ALU/ALU/Or32.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 And32 " "Info: Found entity 1: And32" {  } { { "And32.v" "" { Text "C:/altera/ALU/ALU/And32.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and33.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file and33.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND33 " "Info: Found entity 1: AND33" {  } { { "AND33.v" "" { Text "C:/altera/ALU/ALU/AND33.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kop.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file kop.v" { { "Info" "ISGN_ENTITY_NAME" "1 KOP " "Info: Found entity 1: KOP" {  } { { "KOP.v" "" { Text "C:/altera/ALU/ALU/KOP.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ob " "Info: Elaborating entity \"Ob\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst6 " "Warning: Block or symbol \"OR2\" of instance \"inst6\" overlaps another block or symbol" {  } { { "Ob.bdf" "" { Schematic "C:/altera/ALU/ALU/Ob.bdf" { { 496 -16 48 544 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Error" "EGDFX_SIGNAL_CANNOT_BE_DRIVEN" "\"mode\[1..0\]\" " "Error: Signal \"mode\[1..0\]\" drives an input pin" {  } { { "Ob.bdf" "" { Schematic "C:/altera/ALU/ALU/Ob.bdf" { { -88 768 840 -72 "Mode\[1..0\]" "" } { -128 624 768 -32 "inst62" "" } } } }  } 0 0 "Signal %1!s! drives an input pin" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Error: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 03 00:27:51 2017 " "Error: Processing ended: Fri Nov 03 00:27:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
