Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: mean_filter9.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mean_filter9.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mean_filter9"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : mean_filter9
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Mins\Documents\Xilinx\RealTimeFiltering\mean_filter9.vhd" into library work
Parsing entity <mean_filter9>.
Parsing architecture <Behavioral> of entity <mean_filter9>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mean_filter9> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Mins\Documents\Xilinx\RealTimeFiltering\mean_filter9.vhd" Line 97: enable should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mean_filter9>.
    Related source file is "C:\Users\Mins\Documents\Xilinx\RealTimeFiltering\mean_filter9.vhd".
    Found 9-bit register for signal <Sum4>.
    Found 9-bit register for signal <Sum3>.
    Found 9-bit register for signal <Sum2>.
    Found 9-bit register for signal <Sum1>.
    Found 10-bit register for signal <Sum5>.
    Found 10-bit register for signal <Sum6>.
    Found 8-bit register for signal <D2>.
    Found 11-bit register for signal <Sum7>.
    Found 8-bit register for signal <D3>.
    Found 12-bit register for signal <Sum8>.
    Found 12-bit register for signal <div_res>.
    Found 8-bit register for signal <Filter_out>.
    Found 1-bit register for signal <Result_Available>.
    Found 32-bit register for signal <cntr>.
    Found 8-bit register for signal <D1>.
    Found 9-bit adder for signal <GND_6_o_GND_6_o_add_0_OUT> created at line 102.
    Found 9-bit adder for signal <GND_6_o_GND_6_o_add_1_OUT> created at line 103.
    Found 9-bit adder for signal <GND_6_o_GND_6_o_add_2_OUT> created at line 104.
    Found 9-bit adder for signal <GND_6_o_GND_6_o_add_3_OUT> created at line 105.
    Found 10-bit adder for signal <GND_6_o_GND_6_o_add_4_OUT> created at line 107.
    Found 10-bit adder for signal <GND_6_o_GND_6_o_add_5_OUT> created at line 108.
    Found 11-bit adder for signal <GND_6_o_GND_6_o_add_6_OUT> created at line 111.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_7_OUT> created at line 114.
    Found 12-bit adder for signal <n0186> created at line 56.
    Found 12-bit adder for signal <n0189> created at line 57.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_11_OUT> created at line 58.
    Found 32-bit adder for signal <GND_6_o_GND_6_o_add_14_OUT> created at line 1241.
    Found 64-bit adder for signal <n0099> created at line 61.
    Found 12-bit adder for signal <n0201> created at line 64.
    Found 12-bit adder for signal <n0204> created at line 65.
    Found 12-bit adder for signal <GND_6_o_GND_6_o_add_20_OUT> created at line 66.
    Found 32-bit adder for signal <GND_6_o_GND_6_o_add_23_OUT> created at line 1241.
    Found 64-bit adder for signal <n0108> created at line 69.
    Found 32-bit adder for signal <cntr[31]_GND_6_o_add_27_OUT> created at line 125.
    Found 24-bit subtractor for signal <GND_6_o_GND_6_o_sub_14_OUT<23:0>> created at line 60.
    Found 24-bit subtractor for signal <GND_6_o_GND_6_o_sub_23_OUT<23:0>> created at line 68.
    Found 12x2-bit multiplier for signal <GND_6_o_PWR_6_o_MuLt_12_OUT> created at line 1399.
    Found 3x32-bit multiplier for signal <n0098> created at line 1405.
    Found 12x2-bit multiplier for signal <GND_6_o_PWR_6_o_MuLt_21_OUT> created at line 1399.
    Found 3x32-bit multiplier for signal <n0107> created at line 1405.
    Summary:
	inferred   4 Multiplier(s).
	inferred  21 Adder/Subtractor(s).
	inferred 156 D-type flip-flop(s).
Unit <mean_filter9> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 12x2-bit multiplier                                   : 2
 32x3-bit multiplier                                   : 2
# Adders/Subtractors                                   : 21
 10-bit adder                                          : 2
 11-bit adder                                          : 1
 12-bit adder                                          : 7
 24-bit subtractor                                     : 2
 32-bit adder                                          : 3
 64-bit adder                                          : 2
 9-bit adder                                           : 4
# Registers                                            : 15
 1-bit register                                        : 1
 10-bit register                                       : 2
 11-bit register                                       : 1
 12-bit register                                       : 2
 32-bit register                                       : 1
 8-bit register                                        : 4
 9-bit register                                        : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
WARNING:Xst:2677 - Node <div_res_8> of sequential type is unconnected in block <mean_filter9>.
WARNING:Xst:2677 - Node <div_res_9> of sequential type is unconnected in block <mean_filter9>.
WARNING:Xst:2677 - Node <div_res_10> of sequential type is unconnected in block <mean_filter9>.
WARNING:Xst:2677 - Node <div_res_11> of sequential type is unconnected in block <mean_filter9>.

Synthesizing (advanced) Unit <mean_filter9>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
	Multiplier <Mmult_GND_6_o_PWR_6_o_MuLt_21_OUT> in block <mean_filter9> and adder/subtractor <Msub_GND_6_o_GND_6_o_sub_23_OUT<23:0>> in block <mean_filter9> are combined into a MAC<Maddsub_GND_6_o_PWR_6_o_MuLt_21_OUT>.
	Multiplier <Mmult_GND_6_o_PWR_6_o_MuLt_12_OUT> in block <mean_filter9> and adder/subtractor <Msub_GND_6_o_GND_6_o_sub_14_OUT<23:0>> in block <mean_filter9> are combined into a MAC<Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT>.
	The following registers are also absorbed by the MAC: <Sum8> in block <mean_filter9>.
Unit <mean_filter9> synthesized (advanced).
WARNING:Xst:2677 - Node <Sum8_0> of sequential type is unconnected in block <mean_filter9>.
WARNING:Xst:2677 - Node <Sum8_1> of sequential type is unconnected in block <mean_filter9>.
WARNING:Xst:2677 - Node <div_res_8> of sequential type is unconnected in block <mean_filter9>.
WARNING:Xst:2677 - Node <div_res_9> of sequential type is unconnected in block <mean_filter9>.
WARNING:Xst:2677 - Node <div_res_10> of sequential type is unconnected in block <mean_filter9>.
WARNING:Xst:2677 - Node <div_res_11> of sequential type is unconnected in block <mean_filter9>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 2
 12x2-to-24-bit MAC                                    : 2
# Multipliers                                          : 2
 32x3-bit multiplier                                   : 2
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 2
 11-bit adder                                          : 1
 12-bit adder                                          : 9
 32-bit adder                                          : 2
 9-bit adder                                           : 4
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 118
 Flip-Flops                                            : 118

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT1_0> (without init value) has a constant value of 0 in block <mean_filter9>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Sum8_11> in Unit <mean_filter9> is equivalent to the following FF/Latch, which will be removed : <Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT1_1> 
INFO:Xst:2261 - The FF/Latch <Sum8_10> in Unit <mean_filter9> is equivalent to the following FF/Latch, which will be removed : <Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT1_2> 
INFO:Xst:2261 - The FF/Latch <Sum8_2> in Unit <mean_filter9> is equivalent to the following FF/Latch, which will be removed : <Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT1_10> 
INFO:Xst:2261 - The FF/Latch <Sum8_3> in Unit <mean_filter9> is equivalent to the following FF/Latch, which will be removed : <Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT1_9> 
INFO:Xst:2261 - The FF/Latch <Sum8_4> in Unit <mean_filter9> is equivalent to the following FF/Latch, which will be removed : <Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT1_8> 
INFO:Xst:2261 - The FF/Latch <Sum8_5> in Unit <mean_filter9> is equivalent to the following FF/Latch, which will be removed : <Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT1_7> 
INFO:Xst:2261 - The FF/Latch <Sum8_6> in Unit <mean_filter9> is equivalent to the following FF/Latch, which will be removed : <Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT1_6> 
INFO:Xst:2261 - The FF/Latch <Sum8_7> in Unit <mean_filter9> is equivalent to the following FF/Latch, which will be removed : <Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT1_5> 
INFO:Xst:2261 - The FF/Latch <Sum8_8> in Unit <mean_filter9> is equivalent to the following FF/Latch, which will be removed : <Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT1_4> 
INFO:Xst:2261 - The FF/Latch <Sum8_9> in Unit <mean_filter9> is equivalent to the following FF/Latch, which will be removed : <Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT1_3> 

Optimizing unit <mean_filter9> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mean_filter9, actual ratio is 0.

Final Macro Processing ...

Processing Unit <mean_filter9> :
	Found 3-bit shift register for signal <D3_0>.
	Found 3-bit shift register for signal <D3_1>.
	Found 3-bit shift register for signal <D3_2>.
	Found 3-bit shift register for signal <D3_3>.
	Found 3-bit shift register for signal <D3_4>.
	Found 3-bit shift register for signal <D3_5>.
	Found 3-bit shift register for signal <D3_6>.
	Found 3-bit shift register for signal <D3_7>.
Unit <mean_filter9> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128
# Shift Registers                                      : 8
 3-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mean_filter9.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 866
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 87
#      LUT2                        : 197
#      LUT3                        : 1
#      LUT6                        : 6
#      MUXCY                       : 280
#      VCC                         : 1
#      XORCY                       : 288
# FlipFlops/Latches                : 136
#      FDE                         : 135
#      FDS                         : 1
# Shift Registers                  : 8
#      SRLC16E                     : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 82
#      IBUF                        : 73
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             136  out of  126800     0%  
 Number of Slice LUTs:                  304  out of  63400     0%  
    Number used as Logic:               296  out of  63400     0%  
    Number used as Memory:                8  out of  19000     0%  
       Number used as SRL:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    364
   Number with an unused Flip Flop:     228  out of    364    62%  
   Number with an unused LUT:            60  out of    364    16%  
   Number of fully used LUT-FF pairs:    76  out of    364    20%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          83
 Number of bonded IOBs:                  83  out of    210    39%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 144   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 20.184ns (Maximum Frequency: 49.545MHz)
   Minimum input arrival time before clock: 2.469ns
   Maximum output required time after clock: 0.705ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 20.184ns (frequency: 49.545MHz)
  Total number of paths / destination ports: 869786381162839 / 133
-------------------------------------------------------------------------
Delay:               20.184ns (Levels of Logic = 67)
  Source:            Sum8_2 (FF)
  Destination:       div_res_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Sum8_2 to div_res_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.361   0.444  Sum8_2 (Sum8_2)
     LUT2:I0->O            1   0.097   0.000  Madd_n0186_lut<0> (Madd_n0186_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Madd_n0186_cy<0> (Madd_n0186_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0186_cy<1> (Madd_n0186_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0186_cy<2> (Madd_n0186_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0186_cy<3> (Madd_n0186_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0186_cy<4> (Madd_n0186_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0186_cy<5> (Madd_n0186_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0186_cy<6> (Madd_n0186_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0186_cy<7> (Madd_n0186_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0186_cy<8> (Madd_n0186_cy<8>)
     XORCY:CI->O           2   0.370   0.360  Madd_n0186_xor<9> (n0186<9>)
     LUT2:I1->O            1   0.097   0.000  Madd_n0189_lut<5> (Madd_n0189_lut<5>)
     MUXCY:S->O            1   0.353   0.000  Madd_n0189_cy<5> (Madd_n0189_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0189_cy<6> (Madd_n0189_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0189_cy<7> (Madd_n0189_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0189_cy<8> (Madd_n0189_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0189_cy<9> (Madd_n0189_cy<9>)
     XORCY:CI->O           2   0.370   0.360  Madd_n0189_xor<10> (n0189<10>)
     LUT2:I1->O            1   0.097   0.000  Madd_GND_6_o_GND_6_o_add_11_OUT_lut<2> (Madd_GND_6_o_GND_6_o_add_11_OUT_lut<2>)
     MUXCY:S->O            1   0.353   0.000  Madd_GND_6_o_GND_6_o_add_11_OUT_cy<2> (Madd_GND_6_o_GND_6_o_add_11_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_6_o_GND_6_o_add_11_OUT_cy<3> (Madd_GND_6_o_GND_6_o_add_11_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_6_o_GND_6_o_add_11_OUT_cy<4> (Madd_GND_6_o_GND_6_o_add_11_OUT_cy<4>)
     XORCY:CI->O           3   0.370   0.451  Madd_GND_6_o_GND_6_o_add_11_OUT_xor<5> (GND_6_o_GND_6_o_add_11_OUT<5>)
     LUT2:I0->O            1   0.097   0.000  Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT_Madd1_lut<6> (Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT_Madd1_lut<6>)
     MUXCY:S->O            1   0.353   0.000  Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT_Madd1_cy<6> (Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT_Madd1_cy<6>)
     XORCY:CI->O           1   0.370   0.355  Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT_Madd1_xor<7> (Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT_7)
     LUT2:I1->O            1   0.097   0.000  Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT_Madd_lut<7> (Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT_Madd_lut<7>)
     MUXCY:S->O            1   0.353   0.000  Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT_Madd_cy<7> (Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT_Madd_cy<7>)
     XORCY:CI->O           1   0.370   0.355  Maddsub_GND_6_o_PWR_6_o_MuLt_12_OUT_Madd_xor<8> (GND_6_o_GND_6_o_sub_14_OUT<8>)
     LUT1:I0->O            1   0.097   0.000  Madd_GND_6_o_GND_6_o_add_14_OUT_cy<8>_rt (Madd_GND_6_o_GND_6_o_add_14_OUT_cy<8>_rt)
     MUXCY:S->O            1   0.353   0.000  Madd_GND_6_o_GND_6_o_add_14_OUT_cy<8> (Madd_GND_6_o_GND_6_o_add_14_OUT_cy<8>)
     XORCY:CI->O           2   0.370   0.444  Madd_GND_6_o_GND_6_o_add_14_OUT_xor<9> (GND_6_o_GND_6_o_add_14_OUT<9>)
     LUT2:I0->O            1   0.097   0.000  Mmult_n0098_Madd_lut<11> (Mmult_n0098_Madd_lut<11>)
     MUXCY:S->O            1   0.353   0.000  Mmult_n0098_Madd_cy<11> (Mmult_n0098_Madd_cy<11>)
     XORCY:CI->O           1   0.370   0.355  Mmult_n0098_Madd_xor<12> (n0098<12>)
     LUT2:I1->O            1   0.097   0.000  Madd_n0099_Madd_lut<8> (Madd_n0099_Madd_lut<8>)
     MUXCY:S->O            1   0.353   0.000  Madd_n0099_Madd_cy<8> (Madd_n0099_Madd_cy<8>)
     XORCY:CI->O           3   0.370   0.451  Madd_n0099_Madd_xor<9> (n0099<9>)
     LUT2:I0->O            1   0.097   0.000  Madd_n0201_lut<7> (Madd_n0201_lut<7>)
     MUXCY:S->O            1   0.353   0.000  Madd_n0201_cy<7> (Madd_n0201_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0201_cy<8> (Madd_n0201_cy<8>)
     XORCY:CI->O           2   0.370   0.360  Madd_n0201_xor<9> (n0201<9>)
     LUT2:I1->O            1   0.097   0.000  Madd_n0204_lut<5> (Madd_n0204_lut<5>)
     MUXCY:S->O            1   0.353   0.000  Madd_n0204_cy<5> (Madd_n0204_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0204_cy<6> (Madd_n0204_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0204_cy<7> (Madd_n0204_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0204_cy<8> (Madd_n0204_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0204_cy<9> (Madd_n0204_cy<9>)
     XORCY:CI->O           2   0.370   0.360  Madd_n0204_xor<10> (n0204<10>)
     LUT2:I1->O            1   0.097   0.000  Madd_GND_6_o_GND_6_o_add_20_OUT_lut<2> (Madd_GND_6_o_GND_6_o_add_20_OUT_lut<2>)
     MUXCY:S->O            1   0.353   0.000  Madd_GND_6_o_GND_6_o_add_20_OUT_cy<2> (Madd_GND_6_o_GND_6_o_add_20_OUT_cy<2>)
     XORCY:CI->O           3   0.370   0.451  Madd_GND_6_o_GND_6_o_add_20_OUT_xor<3> (GND_6_o_GND_6_o_add_20_OUT<3>)
     LUT2:I0->O            1   0.097   0.000  Maddsub_GND_6_o_PWR_6_o_MuLt_21_OUT_Madd1_lut<4> (Maddsub_GND_6_o_PWR_6_o_MuLt_21_OUT_Madd1_lut<4>)
     MUXCY:S->O            1   0.353   0.000  Maddsub_GND_6_o_PWR_6_o_MuLt_21_OUT_Madd1_cy<4> (Maddsub_GND_6_o_PWR_6_o_MuLt_21_OUT_Madd1_cy<4>)
     XORCY:CI->O           1   0.370   0.355  Maddsub_GND_6_o_PWR_6_o_MuLt_21_OUT_Madd1_xor<5> (Maddsub_GND_6_o_PWR_6_o_MuLt_21_OUT_5)
     LUT2:I1->O            1   0.097   0.000  Maddsub_GND_6_o_PWR_6_o_MuLt_21_OUT_Madd_lut<5> (Maddsub_GND_6_o_PWR_6_o_MuLt_21_OUT_Madd_lut<5>)
     MUXCY:S->O            1   0.353   0.000  Maddsub_GND_6_o_PWR_6_o_MuLt_21_OUT_Madd_cy<5> (Maddsub_GND_6_o_PWR_6_o_MuLt_21_OUT_Madd_cy<5>)
     XORCY:CI->O           1   0.370   0.355  Maddsub_GND_6_o_PWR_6_o_MuLt_21_OUT_Madd_xor<6> (GND_6_o_GND_6_o_sub_23_OUT<6>)
     LUT1:I0->O            1   0.097   0.000  Madd_GND_6_o_GND_6_o_add_23_OUT_cy<6>_rt (Madd_GND_6_o_GND_6_o_add_23_OUT_cy<6>_rt)
     MUXCY:S->O            1   0.353   0.000  Madd_GND_6_o_GND_6_o_add_23_OUT_cy<6> (Madd_GND_6_o_GND_6_o_add_23_OUT_cy<6>)
     XORCY:CI->O           2   0.370   0.444  Madd_GND_6_o_GND_6_o_add_23_OUT_xor<7> (GND_6_o_GND_6_o_add_23_OUT<7>)
     LUT2:I0->O            1   0.097   0.000  Mmult_n0107_Madd_lut<9> (Mmult_n0107_Madd_lut<9>)
     MUXCY:S->O            1   0.353   0.000  Mmult_n0107_Madd_cy<9> (Mmult_n0107_Madd_cy<9>)
     XORCY:CI->O           1   0.370   0.355  Mmult_n0107_Madd_xor<10> (n0107<10>)
     LUT2:I1->O            1   0.097   0.000  Madd_n0108_Madd_lut<6> (Madd_n0108_Madd_lut<6>)
     MUXCY:S->O            0   0.353   0.000  Madd_n0108_Madd_cy<6> (Madd_n0108_Madd_cy<6>)
     XORCY:CI->O           1   0.370   0.000  Madd_n0108_Madd_xor<7> (n0108<7>)
     FDE:D                     0.008          div_res_7
    ----------------------------------------
    Total                     20.184ns (13.926ns logic, 6.258ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 680 / 188
-------------------------------------------------------------------------
Offset:              2.469ns (Levels of Logic = 4)
  Source:            Enable (PAD)
  Destination:       cntr_0 (FF)
  Destination Clock: CLK rising

  Data Path: Enable to cntr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           113   0.001   0.500  Enable_IBUF (Enable_IBUF)
     LUT6:I5->O            1   0.097   0.753  _n02211 (_n02211)
     LUT6:I0->O            2   0.097   0.360  _n02217 (_n0221)
     LUT2:I1->O           32   0.097   0.469  _n0238_inv1 (_n0238_inv)
     FDE:CE                    0.095          cntr_0
    ----------------------------------------
    Total                      2.469ns (0.387ns logic, 2.082ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.705ns (Levels of Logic = 1)
  Source:            Result_Available (FF)
  Destination:       Result_Available (PAD)
  Source Clock:      CLK rising

  Data Path: Result_Available to Result_Available
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.361   0.344  Result_Available (Result_Available_OBUF)
     OBUF:I->O                 0.000          Result_Available_OBUF (Result_Available)
    ----------------------------------------
    Total                      0.705ns (0.361ns logic, 0.344ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   20.184|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 60.00 secs
Total CPU time to Xst completion: 60.67 secs
 
--> 

Total memory usage is 787124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :   10 (   0 filtered)

