#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1289f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x128a0d0 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x127e990 .functor NOT 1, L_0x12c7090, C4<0>, C4<0>, C4<0>;
L_0x12c6da0 .functor XOR 1, L_0x12c6bd0, L_0x12c6d00, C4<0>, C4<0>;
L_0x12c6f80 .functor XOR 1, L_0x12c6da0, L_0x12c6eb0, C4<0>, C4<0>;
v0x12b5100_0 .net *"_ivl_10", 0 0, L_0x12c6eb0;  1 drivers
v0x12b5200_0 .net *"_ivl_12", 0 0, L_0x12c6f80;  1 drivers
v0x12b52e0_0 .net *"_ivl_2", 0 0, L_0x12c6b30;  1 drivers
v0x12b53a0_0 .net *"_ivl_4", 0 0, L_0x12c6bd0;  1 drivers
v0x12b5480_0 .net *"_ivl_6", 0 0, L_0x12c6d00;  1 drivers
v0x12b55b0_0 .net *"_ivl_8", 0 0, L_0x12c6da0;  1 drivers
v0x12b5690_0 .var "clk", 0 0;
v0x12b5730_0 .net "reset", 0 0, v0x12b42d0_0;  1 drivers
v0x12b57d0_0 .net "shift_ena_dut", 0 0, v0x12b4ce0_0;  1 drivers
v0x12b5870_0 .net "shift_ena_ref", 0 0, L_0x12c69d0;  1 drivers
v0x12b5910_0 .var/2u "stats1", 159 0;
v0x12b59b0_0 .var/2u "strobe", 0 0;
v0x12b5a70_0 .net "tb_match", 0 0, L_0x12c7090;  1 drivers
v0x12b5b30_0 .net "tb_mismatch", 0 0, L_0x127e990;  1 drivers
E_0x12855f0/0 .event negedge, v0x12b3b70_0;
E_0x12855f0/1 .event posedge, v0x12b3b70_0;
E_0x12855f0 .event/or E_0x12855f0/0, E_0x12855f0/1;
L_0x12c6b30 .concat [ 1 0 0 0], L_0x12c69d0;
L_0x12c6bd0 .concat [ 1 0 0 0], L_0x12c69d0;
L_0x12c6d00 .concat [ 1 0 0 0], v0x12b4ce0_0;
L_0x12c6eb0 .concat [ 1 0 0 0], L_0x12c69d0;
L_0x12c7090 .cmp/eeq 1, L_0x12c6b30, L_0x12c6f80;
S_0x128a260 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x128a0d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1258a40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1258a80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x1258ac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1258b00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x1258b40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x12c6230 .functor OR 1, L_0x12c5de0, L_0x12c6090, C4<0>, C4<0>;
L_0x12c6600 .functor OR 1, L_0x12c6230, L_0x12c6480, C4<0>, C4<0>;
L_0x12c69d0 .functor OR 1, L_0x12c6600, L_0x12c6840, C4<0>, C4<0>;
v0x127add0_0 .net *"_ivl_0", 31 0, L_0x12b5c70;  1 drivers
L_0x7f92c67ee0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b2cf0_0 .net *"_ivl_11", 28 0, L_0x7f92c67ee0a8;  1 drivers
L_0x7f92c67ee0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12b2dd0_0 .net/2u *"_ivl_12", 31 0, L_0x7f92c67ee0f0;  1 drivers
v0x12b2ec0_0 .net *"_ivl_14", 0 0, L_0x12c6090;  1 drivers
v0x12b2f80_0 .net *"_ivl_17", 0 0, L_0x12c6230;  1 drivers
v0x12b3090_0 .net *"_ivl_18", 31 0, L_0x12c6340;  1 drivers
L_0x7f92c67ee138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3170_0 .net *"_ivl_21", 28 0, L_0x7f92c67ee138;  1 drivers
L_0x7f92c67ee180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12b3250_0 .net/2u *"_ivl_22", 31 0, L_0x7f92c67ee180;  1 drivers
v0x12b3330_0 .net *"_ivl_24", 0 0, L_0x12c6480;  1 drivers
v0x12b33f0_0 .net *"_ivl_27", 0 0, L_0x12c6600;  1 drivers
v0x12b34b0_0 .net *"_ivl_28", 31 0, L_0x12c6710;  1 drivers
L_0x7f92c67ee018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3590_0 .net *"_ivl_3", 28 0, L_0x7f92c67ee018;  1 drivers
L_0x7f92c67ee1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3670_0 .net *"_ivl_31", 28 0, L_0x7f92c67ee1c8;  1 drivers
L_0x7f92c67ee210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12b3750_0 .net/2u *"_ivl_32", 31 0, L_0x7f92c67ee210;  1 drivers
v0x12b3830_0 .net *"_ivl_34", 0 0, L_0x12c6840;  1 drivers
L_0x7f92c67ee060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38f0_0 .net/2u *"_ivl_4", 31 0, L_0x7f92c67ee060;  1 drivers
v0x12b39d0_0 .net *"_ivl_6", 0 0, L_0x12c5de0;  1 drivers
v0x12b3a90_0 .net *"_ivl_8", 31 0, L_0x12c5f50;  1 drivers
v0x12b3b70_0 .net "clk", 0 0, v0x12b5690_0;  1 drivers
v0x12b3c30_0 .var "next", 2 0;
v0x12b3d10_0 .net "reset", 0 0, v0x12b42d0_0;  alias, 1 drivers
v0x12b3dd0_0 .net "shift_ena", 0 0, L_0x12c69d0;  alias, 1 drivers
v0x12b3e90_0 .var "state", 2 0;
E_0x1285820 .event posedge, v0x12b3b70_0;
E_0x1286330 .event anyedge, v0x12b3e90_0;
L_0x12b5c70 .concat [ 3 29 0 0], v0x12b3e90_0, L_0x7f92c67ee018;
L_0x12c5de0 .cmp/eq 32, L_0x12b5c70, L_0x7f92c67ee060;
L_0x12c5f50 .concat [ 3 29 0 0], v0x12b3e90_0, L_0x7f92c67ee0a8;
L_0x12c6090 .cmp/eq 32, L_0x12c5f50, L_0x7f92c67ee0f0;
L_0x12c6340 .concat [ 3 29 0 0], v0x12b3e90_0, L_0x7f92c67ee138;
L_0x12c6480 .cmp/eq 32, L_0x12c6340, L_0x7f92c67ee180;
L_0x12c6710 .concat [ 3 29 0 0], v0x12b3e90_0, L_0x7f92c67ee1c8;
L_0x12c6840 .cmp/eq 32, L_0x12c6710, L_0x7f92c67ee210;
S_0x12b3ff0 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x128a0d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x12b4210_0 .net "clk", 0 0, v0x12b5690_0;  alias, 1 drivers
v0x12b42d0_0 .var "reset", 0 0;
E_0x126d9f0 .event negedge, v0x12b3b70_0;
S_0x12b43c0 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x128a0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x12b45d0 .param/l "ENABLE" 0 4 12, C4<0001>;
P_0x12b4610 .param/l "IDLE" 0 4 11, C4<0000>;
P_0x12b4650 .param/l "SHIFT" 0 4 13, C4<0010>;
v0x12b4810_0 .net "clk", 0 0, v0x12b5690_0;  alias, 1 drivers
v0x12b4920_0 .var "next_state", 3 0;
v0x12b4a00_0 .net "reset", 0 0, v0x12b42d0_0;  alias, 1 drivers
v0x12b4af0_0 .var "shift_counter", 3 0;
v0x12b4bb0_0 .var "shift_counter_next", 3 0;
v0x12b4ce0_0 .var "shift_ena", 0 0;
v0x12b4da0_0 .var "state", 3 0;
E_0x1294310 .event anyedge, v0x12b4da0_0;
S_0x12b4f00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x128a0d0;
 .timescale -12 -12;
E_0x1294630 .event anyedge, v0x12b59b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12b59b0_0;
    %nor/r;
    %assign/vec4 v0x12b59b0_0, 0;
    %wait E_0x1294630;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12b3ff0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x126d9f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x12b42d0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x128a260;
T_2 ;
Ewait_0 .event/or E_0x1286330, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x12b3e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12b3c30_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12b3c30_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12b3c30_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12b3c30_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12b3c30_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x128a260;
T_3 ;
    %wait E_0x1285820;
    %load/vec4 v0x12b3d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12b3e90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12b3c30_0;
    %assign/vec4 v0x12b3e90_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12b43c0;
T_4 ;
    %wait E_0x1285820;
    %load/vec4 v0x12b4a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12b4da0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12b4920_0;
    %assign/vec4 v0x12b4da0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12b43c0;
T_5 ;
    %wait E_0x1294310;
    %load/vec4 v0x12b4da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12b4920_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12b4ce0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12b4af0_0, 0;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x12b4af0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12b4920_0, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12b4920_0, 0, 4;
T_5.5 ;
    %load/vec4 v0x12b4af0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x12b4bb0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b4920_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b4ce0_0, 0;
    %load/vec4 v0x12b4bb0_0;
    %assign/vec4 v0x12b4af0_0, 0;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x128a0d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b5690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b59b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x128a0d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x12b5690_0;
    %inv;
    %store/vec4 v0x12b5690_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x128a0d0;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12b4210_0, v0x12b5b30_0, v0x12b5690_0, v0x12b5730_0, v0x12b5870_0, v0x12b57d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x128a0d0;
T_9 ;
    %load/vec4 v0x12b5910_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x12b5910_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12b5910_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.1 ;
    %load/vec4 v0x12b5910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12b5910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12b5910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12b5910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x128a0d0;
T_10 ;
    %wait E_0x12855f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b5910_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b5910_0, 4, 32;
    %load/vec4 v0x12b5a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12b5910_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b5910_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b5910_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b5910_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x12b5870_0;
    %load/vec4 v0x12b5870_0;
    %load/vec4 v0x12b57d0_0;
    %xor;
    %load/vec4 v0x12b5870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x12b5910_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b5910_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x12b5910_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b5910_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/review2015_fsmshift/iter3/response0/top_module.sv";
