
01_ADC_Polling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e90  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000524  0800a040  0800a040  0001a040  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a564  0800a564  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a564  0800a564  0001a564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a56c  0800a56c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a56c  0800a56c  0001a56c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a570  0800a570  0001a570  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a574  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  200001e0  0800a754  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000308  0800a754  00020308  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fc88  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fbc  00000000  00000000  0002fe98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d88  00000000  00000000  00031e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cc0  00000000  00000000  00032be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b3ad  00000000  00000000  000338a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000edd4  00000000  00000000  0005ec4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010cbef  00000000  00000000  0006da21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017a610  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ed4  00000000  00000000  0017a660  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a028 	.word	0x0800a028

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	0800a028 	.word	0x0800a028

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001018:	b598      	push	{r3, r4, r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800101c:	f000 fb7b 	bl	8001716 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001020:	f000 f856 	bl	80010d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001024:	f000 f93c 	bl	80012a0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001028:	f000 f898 	bl	800115c <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 800102c:	f000 f90c 	bl	8001248 <MX_LPUART1_UART_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_ADC_Start(&hadc1);						//start the adc
 8001030:	4823      	ldr	r0, [pc, #140]	; (80010c0 <main+0xa8>)
 8001032:	f000 ffa7 	bl	8001f84 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);		//wait for converion
 8001036:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800103a:	4821      	ldr	r0, [pc, #132]	; (80010c0 <main+0xa8>)
 800103c:	f001 f890 	bl	8002160 <HAL_ADC_PollForConversion>
	  adc_val = HAL_ADC_GetValue(&hadc1);			//get the digital value
 8001040:	481f      	ldr	r0, [pc, #124]	; (80010c0 <main+0xa8>)
 8001042:	f001 f965 	bl	8002310 <HAL_ADC_GetValue>
 8001046:	4603      	mov	r3, r0
 8001048:	4a1e      	ldr	r2, [pc, #120]	; (80010c4 <main+0xac>)
 800104a:	6013      	str	r3, [r2, #0]

	  HAL_ADC_Stop(&hadc1);							//stop the adc
 800104c:	481c      	ldr	r0, [pc, #112]	; (80010c0 <main+0xa8>)
 800104e:	f001 f853 	bl	80020f8 <HAL_ADC_Stop>

	  HAL_Delay(1000);								//wait for some time
 8001052:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001056:	f000 fbd3 	bl	8001800 <HAL_Delay>

	  analog_voltage = ((adc_val/4095.0) * 3.3);	//get the analog voltage value
 800105a:	4b1a      	ldr	r3, [pc, #104]	; (80010c4 <main+0xac>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff fa60 	bl	8000524 <__aeabi_ui2d>
 8001064:	a312      	add	r3, pc, #72	; (adr r3, 80010b0 <main+0x98>)
 8001066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800106a:	f7ff fbff 	bl	800086c <__aeabi_ddiv>
 800106e:	4602      	mov	r2, r0
 8001070:	460b      	mov	r3, r1
 8001072:	4610      	mov	r0, r2
 8001074:	4619      	mov	r1, r3
 8001076:	a310      	add	r3, pc, #64	; (adr r3, 80010b8 <main+0xa0>)
 8001078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107c:	f7ff facc 	bl	8000618 <__aeabi_dmul>
 8001080:	4602      	mov	r2, r0
 8001082:	460b      	mov	r3, r1
 8001084:	4610      	mov	r0, r2
 8001086:	4619      	mov	r1, r3
 8001088:	f7ff fdbe 	bl	8000c08 <__aeabi_d2f>
 800108c:	4603      	mov	r3, r0
 800108e:	4a0e      	ldr	r2, [pc, #56]	; (80010c8 <main+0xb0>)
 8001090:	6013      	str	r3, [r2, #0]
	  printf("Adc Value: %ld, Analog Voltage: %.2f V\r\n", adc_val, analog_voltage);	//print the value
 8001092:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <main+0xac>)
 8001094:	681c      	ldr	r4, [r3, #0]
 8001096:	4b0c      	ldr	r3, [pc, #48]	; (80010c8 <main+0xb0>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fa64 	bl	8000568 <__aeabi_f2d>
 80010a0:	4602      	mov	r2, r0
 80010a2:	460b      	mov	r3, r1
 80010a4:	4621      	mov	r1, r4
 80010a6:	4809      	ldr	r0, [pc, #36]	; (80010cc <main+0xb4>)
 80010a8:	f005 f9ae 	bl	8006408 <iprintf>
	  HAL_ADC_Start(&hadc1);						//start the adc
 80010ac:	e7c0      	b.n	8001030 <main+0x18>
 80010ae:	bf00      	nop
 80010b0:	00000000 	.word	0x00000000
 80010b4:	40affe00 	.word	0x40affe00
 80010b8:	66666666 	.word	0x66666666
 80010bc:	400a6666 	.word	0x400a6666
 80010c0:	200001fc 	.word	0x200001fc
 80010c4:	200002e8 	.word	0x200002e8
 80010c8:	200002ec 	.word	0x200002ec
 80010cc:	0800a040 	.word	0x0800a040

080010d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b096      	sub	sp, #88	; 0x58
 80010d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d6:	f107 0314 	add.w	r3, r7, #20
 80010da:	2244      	movs	r2, #68	; 0x44
 80010dc:	2100      	movs	r1, #0
 80010de:	4618      	mov	r0, r3
 80010e0:	f004 fb10 	bl	8005704 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e4:	463b      	mov	r3, r7
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
 80010f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010f2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010f6:	f002 fa23 	bl	8003540 <HAL_PWREx_ControlVoltageScaling>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001100:	f000 f8f2 	bl	80012e8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001104:	2302      	movs	r3, #2
 8001106:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001108:	f44f 7380 	mov.w	r3, #256	; 0x100
 800110c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800110e:	2340      	movs	r3, #64	; 0x40
 8001110:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001112:	2300      	movs	r3, #0
 8001114:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001116:	f107 0314 	add.w	r3, r7, #20
 800111a:	4618      	mov	r0, r3
 800111c:	f002 fa76 	bl	800360c <HAL_RCC_OscConfig>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8001126:	f000 f8df 	bl	80012e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800112a:	230f      	movs	r3, #15
 800112c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800112e:	2301      	movs	r3, #1
 8001130:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001132:	2300      	movs	r3, #0
 8001134:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001136:	2300      	movs	r3, #0
 8001138:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800113a:	2300      	movs	r3, #0
 800113c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800113e:	463b      	mov	r3, r7
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f002 fe7c 	bl	8003e40 <HAL_RCC_ClockConfig>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800114e:	f000 f8cb 	bl	80012e8 <Error_Handler>
  }
}
 8001152:	bf00      	nop
 8001154:	3758      	adds	r7, #88	; 0x58
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
	...

0800115c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08a      	sub	sp, #40	; 0x28
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001162:	f107 031c 	add.w	r3, r7, #28
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800116e:	1d3b      	adds	r3, r7, #4
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
 800117c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800117e:	4b2f      	ldr	r3, [pc, #188]	; (800123c <MX_ADC1_Init+0xe0>)
 8001180:	4a2f      	ldr	r2, [pc, #188]	; (8001240 <MX_ADC1_Init+0xe4>)
 8001182:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001184:	4b2d      	ldr	r3, [pc, #180]	; (800123c <MX_ADC1_Init+0xe0>)
 8001186:	2200      	movs	r2, #0
 8001188:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800118a:	4b2c      	ldr	r3, [pc, #176]	; (800123c <MX_ADC1_Init+0xe0>)
 800118c:	2200      	movs	r2, #0
 800118e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001190:	4b2a      	ldr	r3, [pc, #168]	; (800123c <MX_ADC1_Init+0xe0>)
 8001192:	2200      	movs	r2, #0
 8001194:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001196:	4b29      	ldr	r3, [pc, #164]	; (800123c <MX_ADC1_Init+0xe0>)
 8001198:	2200      	movs	r2, #0
 800119a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800119c:	4b27      	ldr	r3, [pc, #156]	; (800123c <MX_ADC1_Init+0xe0>)
 800119e:	2204      	movs	r2, #4
 80011a0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011a2:	4b26      	ldr	r3, [pc, #152]	; (800123c <MX_ADC1_Init+0xe0>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011a8:	4b24      	ldr	r3, [pc, #144]	; (800123c <MX_ADC1_Init+0xe0>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80011ae:	4b23      	ldr	r3, [pc, #140]	; (800123c <MX_ADC1_Init+0xe0>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011b4:	4b21      	ldr	r3, [pc, #132]	; (800123c <MX_ADC1_Init+0xe0>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011bc:	4b1f      	ldr	r3, [pc, #124]	; (800123c <MX_ADC1_Init+0xe0>)
 80011be:	2200      	movs	r2, #0
 80011c0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011c2:	4b1e      	ldr	r3, [pc, #120]	; (800123c <MX_ADC1_Init+0xe0>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011c8:	4b1c      	ldr	r3, [pc, #112]	; (800123c <MX_ADC1_Init+0xe0>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011d0:	4b1a      	ldr	r3, [pc, #104]	; (800123c <MX_ADC1_Init+0xe0>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80011d6:	4b19      	ldr	r3, [pc, #100]	; (800123c <MX_ADC1_Init+0xe0>)
 80011d8:	2200      	movs	r2, #0
 80011da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011de:	4817      	ldr	r0, [pc, #92]	; (800123c <MX_ADC1_Init+0xe0>)
 80011e0:	f000 fd76 	bl	8001cd0 <HAL_ADC_Init>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80011ea:	f000 f87d 	bl	80012e8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011ee:	2300      	movs	r3, #0
 80011f0:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80011f2:	f107 031c 	add.w	r3, r7, #28
 80011f6:	4619      	mov	r1, r3
 80011f8:	4810      	ldr	r0, [pc, #64]	; (800123c <MX_ADC1_Init+0xe0>)
 80011fa:	f001 fe6b 	bl	8002ed4 <HAL_ADCEx_MultiModeConfigChannel>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001204:	f000 f870 	bl	80012e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001208:	4b0e      	ldr	r3, [pc, #56]	; (8001244 <MX_ADC1_Init+0xe8>)
 800120a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800120c:	2306      	movs	r3, #6
 800120e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001214:	237f      	movs	r3, #127	; 0x7f
 8001216:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001218:	2304      	movs	r3, #4
 800121a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800121c:	2300      	movs	r3, #0
 800121e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001220:	1d3b      	adds	r3, r7, #4
 8001222:	4619      	mov	r1, r3
 8001224:	4805      	ldr	r0, [pc, #20]	; (800123c <MX_ADC1_Init+0xe0>)
 8001226:	f001 f881 	bl	800232c <HAL_ADC_ConfigChannel>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001230:	f000 f85a 	bl	80012e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001234:	bf00      	nop
 8001236:	3728      	adds	r7, #40	; 0x28
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	200001fc 	.word	0x200001fc
 8001240:	50040000 	.word	0x50040000
 8001244:	14f00020 	.word	0x14f00020

08001248 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800124c:	4b12      	ldr	r3, [pc, #72]	; (8001298 <MX_LPUART1_UART_Init+0x50>)
 800124e:	4a13      	ldr	r2, [pc, #76]	; (800129c <MX_LPUART1_UART_Init+0x54>)
 8001250:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001252:	4b11      	ldr	r3, [pc, #68]	; (8001298 <MX_LPUART1_UART_Init+0x50>)
 8001254:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001258:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800125a:	4b0f      	ldr	r3, [pc, #60]	; (8001298 <MX_LPUART1_UART_Init+0x50>)
 800125c:	2200      	movs	r2, #0
 800125e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001260:	4b0d      	ldr	r3, [pc, #52]	; (8001298 <MX_LPUART1_UART_Init+0x50>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001266:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <MX_LPUART1_UART_Init+0x50>)
 8001268:	2200      	movs	r2, #0
 800126a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800126c:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <MX_LPUART1_UART_Init+0x50>)
 800126e:	220c      	movs	r2, #12
 8001270:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001272:	4b09      	ldr	r3, [pc, #36]	; (8001298 <MX_LPUART1_UART_Init+0x50>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001278:	4b07      	ldr	r3, [pc, #28]	; (8001298 <MX_LPUART1_UART_Init+0x50>)
 800127a:	2200      	movs	r2, #0
 800127c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800127e:	4b06      	ldr	r3, [pc, #24]	; (8001298 <MX_LPUART1_UART_Init+0x50>)
 8001280:	2200      	movs	r2, #0
 8001282:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001284:	4804      	ldr	r0, [pc, #16]	; (8001298 <MX_LPUART1_UART_Init+0x50>)
 8001286:	f003 fcc9 	bl	8004c1c <HAL_UART_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8001290:	f000 f82a 	bl	80012e8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001294:	bf00      	nop
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000264 	.word	0x20000264
 800129c:	40008000 	.word	0x40008000

080012a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a6:	4b0f      	ldr	r3, [pc, #60]	; (80012e4 <MX_GPIO_Init+0x44>)
 80012a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012aa:	4a0e      	ldr	r2, [pc, #56]	; (80012e4 <MX_GPIO_Init+0x44>)
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012b2:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <MX_GPIO_Init+0x44>)
 80012b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	607b      	str	r3, [r7, #4]
 80012bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012be:	4b09      	ldr	r3, [pc, #36]	; (80012e4 <MX_GPIO_Init+0x44>)
 80012c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c2:	4a08      	ldr	r2, [pc, #32]	; (80012e4 <MX_GPIO_Init+0x44>)
 80012c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ca:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <MX_GPIO_Init+0x44>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012d2:	603b      	str	r3, [r7, #0]
 80012d4:	683b      	ldr	r3, [r7, #0]
  HAL_PWREx_EnableVddIO2();
 80012d6:	f002 f989 	bl	80035ec <HAL_PWREx_EnableVddIO2>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012da:	bf00      	nop
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	40021000 	.word	0x40021000

080012e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012ec:	b672      	cpsid	i
}
 80012ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f0:	e7fe      	b.n	80012f0 <Error_Handler+0x8>
	...

080012f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012fa:	4b0f      	ldr	r3, [pc, #60]	; (8001338 <HAL_MspInit+0x44>)
 80012fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012fe:	4a0e      	ldr	r2, [pc, #56]	; (8001338 <HAL_MspInit+0x44>)
 8001300:	f043 0301 	orr.w	r3, r3, #1
 8001304:	6613      	str	r3, [r2, #96]	; 0x60
 8001306:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <HAL_MspInit+0x44>)
 8001308:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800130a:	f003 0301 	and.w	r3, r3, #1
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001312:	4b09      	ldr	r3, [pc, #36]	; (8001338 <HAL_MspInit+0x44>)
 8001314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001316:	4a08      	ldr	r2, [pc, #32]	; (8001338 <HAL_MspInit+0x44>)
 8001318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800131c:	6593      	str	r3, [r2, #88]	; 0x58
 800131e:	4b06      	ldr	r3, [pc, #24]	; (8001338 <HAL_MspInit+0x44>)
 8001320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001326:	603b      	str	r3, [r7, #0]
 8001328:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	40021000 	.word	0x40021000

0800133c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b0ac      	sub	sp, #176	; 0xb0
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001344:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
 8001352:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001354:	f107 0310 	add.w	r3, r7, #16
 8001358:	228c      	movs	r2, #140	; 0x8c
 800135a:	2100      	movs	r1, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f004 f9d1 	bl	8005704 <memset>
  if(hadc->Instance==ADC1)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a27      	ldr	r2, [pc, #156]	; (8001404 <HAL_ADC_MspInit+0xc8>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d147      	bne.n	80013fc <HAL_ADC_MspInit+0xc0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800136c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001370:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001372:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001376:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800137a:	2302      	movs	r3, #2
 800137c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 800137e:	2302      	movs	r3, #2
 8001380:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 9;
 8001382:	2309      	movs	r3, #9
 8001384:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001386:	2302      	movs	r3, #2
 8001388:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800138a:	2302      	movs	r3, #2
 800138c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV6;
 800138e:	2306      	movs	r3, #6
 8001390:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001392:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001396:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001398:	f107 0310 	add.w	r3, r7, #16
 800139c:	4618      	mov	r0, r3
 800139e:	f002 ff73 	bl	8004288 <HAL_RCCEx_PeriphCLKConfig>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80013a8:	f7ff ff9e 	bl	80012e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80013ac:	4b16      	ldr	r3, [pc, #88]	; (8001408 <HAL_ADC_MspInit+0xcc>)
 80013ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013b0:	4a15      	ldr	r2, [pc, #84]	; (8001408 <HAL_ADC_MspInit+0xcc>)
 80013b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80013b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013b8:	4b13      	ldr	r3, [pc, #76]	; (8001408 <HAL_ADC_MspInit+0xcc>)
 80013ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80013c0:	60fb      	str	r3, [r7, #12]
 80013c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c4:	4b10      	ldr	r3, [pc, #64]	; (8001408 <HAL_ADC_MspInit+0xcc>)
 80013c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c8:	4a0f      	ldr	r2, [pc, #60]	; (8001408 <HAL_ADC_MspInit+0xcc>)
 80013ca:	f043 0301 	orr.w	r3, r3, #1
 80013ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013d0:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <HAL_ADC_MspInit+0xcc>)
 80013d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d4:	f003 0301 	and.w	r3, r3, #1
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013dc:	2301      	movs	r3, #1
 80013de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013e2:	2303      	movs	r3, #3
 80013e4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ee:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013f2:	4619      	mov	r1, r3
 80013f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013f8:	f001 ff02 	bl	8003200 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80013fc:	bf00      	nop
 80013fe:	37b0      	adds	r7, #176	; 0xb0
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	50040000 	.word	0x50040000
 8001408:	40021000 	.word	0x40021000

0800140c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b0ac      	sub	sp, #176	; 0xb0
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001414:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001424:	f107 0310 	add.w	r3, r7, #16
 8001428:	228c      	movs	r2, #140	; 0x8c
 800142a:	2100      	movs	r1, #0
 800142c:	4618      	mov	r0, r3
 800142e:	f004 f969 	bl	8005704 <memset>
  if(huart->Instance==LPUART1)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a22      	ldr	r2, [pc, #136]	; (80014c0 <HAL_UART_MspInit+0xb4>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d13d      	bne.n	80014b8 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800143c:	2320      	movs	r3, #32
 800143e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001440:	2300      	movs	r3, #0
 8001442:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001444:	f107 0310 	add.w	r3, r7, #16
 8001448:	4618      	mov	r0, r3
 800144a:	f002 ff1d 	bl	8004288 <HAL_RCCEx_PeriphCLKConfig>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001454:	f7ff ff48 	bl	80012e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001458:	4b1a      	ldr	r3, [pc, #104]	; (80014c4 <HAL_UART_MspInit+0xb8>)
 800145a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800145c:	4a19      	ldr	r2, [pc, #100]	; (80014c4 <HAL_UART_MspInit+0xb8>)
 800145e:	f043 0301 	orr.w	r3, r3, #1
 8001462:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001464:	4b17      	ldr	r3, [pc, #92]	; (80014c4 <HAL_UART_MspInit+0xb8>)
 8001466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001468:	f003 0301 	and.w	r3, r3, #1
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001470:	4b14      	ldr	r3, [pc, #80]	; (80014c4 <HAL_UART_MspInit+0xb8>)
 8001472:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001474:	4a13      	ldr	r2, [pc, #76]	; (80014c4 <HAL_UART_MspInit+0xb8>)
 8001476:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800147a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800147c:	4b11      	ldr	r3, [pc, #68]	; (80014c4 <HAL_UART_MspInit+0xb8>)
 800147e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001484:	60bb      	str	r3, [r7, #8]
 8001486:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001488:	f002 f8b0 	bl	80035ec <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = BSP_DEBUG_UART_TX_Pin|BSP_DEBUG_UART_RX_Pin;
 800148c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001490:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001494:	2302      	movs	r3, #2
 8001496:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a0:	2303      	movs	r3, #3
 80014a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80014a6:	2308      	movs	r3, #8
 80014a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014ac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80014b0:	4619      	mov	r1, r3
 80014b2:	4805      	ldr	r0, [pc, #20]	; (80014c8 <HAL_UART_MspInit+0xbc>)
 80014b4:	f001 fea4 	bl	8003200 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80014b8:	bf00      	nop
 80014ba:	37b0      	adds	r7, #176	; 0xb0
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40008000 	.word	0x40008000
 80014c4:	40021000 	.word	0x40021000
 80014c8:	48001800 	.word	0x48001800

080014cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014d0:	e7fe      	b.n	80014d0 <NMI_Handler+0x4>

080014d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014d6:	e7fe      	b.n	80014d6 <HardFault_Handler+0x4>

080014d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014dc:	e7fe      	b.n	80014dc <MemManage_Handler+0x4>

080014de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014de:	b480      	push	{r7}
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014e2:	e7fe      	b.n	80014e2 <BusFault_Handler+0x4>

080014e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e8:	e7fe      	b.n	80014e8 <UsageFault_Handler+0x4>

080014ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr

08001506 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001518:	f000 f952 	bl	80017c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800151c:	bf00      	nop
 800151e:	bd80      	pop	{r7, pc}

08001520 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return 1;
 8001524:	2301      	movs	r3, #1
}
 8001526:	4618      	mov	r0, r3
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <_kill>:

int _kill(int pid, int sig)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800153a:	f004 f8b9 	bl	80056b0 <__errno>
 800153e:	4603      	mov	r3, r0
 8001540:	2216      	movs	r2, #22
 8001542:	601a      	str	r2, [r3, #0]
  return -1;
 8001544:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001548:	4618      	mov	r0, r3
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <_exit>:

void _exit (int status)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001558:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f7ff ffe7 	bl	8001530 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001562:	e7fe      	b.n	8001562 <_exit+0x12>

08001564 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	e00a      	b.n	800158c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001576:	f3af 8000 	nop.w
 800157a:	4601      	mov	r1, r0
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	1c5a      	adds	r2, r3, #1
 8001580:	60ba      	str	r2, [r7, #8]
 8001582:	b2ca      	uxtb	r2, r1
 8001584:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	3301      	adds	r3, #1
 800158a:	617b      	str	r3, [r7, #20]
 800158c:	697a      	ldr	r2, [r7, #20]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	429a      	cmp	r2, r3
 8001592:	dbf0      	blt.n	8001576 <_read+0x12>
  }

  return len;
 8001594:	687b      	ldr	r3, [r7, #4]
}
 8001596:	4618      	mov	r0, r3
 8001598:	3718      	adds	r7, #24
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
	...

080015a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
//
//  for (DataIdx = 0; DataIdx < len; DataIdx++)
//  {
//    __io_putchar(*ptr++);
//  }
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015b4:	68b9      	ldr	r1, [r7, #8]
 80015b6:	4804      	ldr	r0, [pc, #16]	; (80015c8 <_write+0x28>)
 80015b8:	f003 fb7e 	bl	8004cb8 <HAL_UART_Transmit>
  return len;
 80015bc:	687b      	ldr	r3, [r7, #4]
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000264 	.word	0x20000264

080015cc <_close>:

int _close(int file)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80015d8:	4618      	mov	r0, r3
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015f4:	605a      	str	r2, [r3, #4]
  return 0;
 80015f6:	2300      	movs	r3, #0
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <_isatty>:

int _isatty(int file)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800160c:	2301      	movs	r3, #1
}
 800160e:	4618      	mov	r0, r3
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800161a:	b480      	push	{r7}
 800161c:	b085      	sub	sp, #20
 800161e:	af00      	add	r7, sp, #0
 8001620:	60f8      	str	r0, [r7, #12]
 8001622:	60b9      	str	r1, [r7, #8]
 8001624:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001626:	2300      	movs	r3, #0
}
 8001628:	4618      	mov	r0, r3
 800162a:	3714      	adds	r7, #20
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr

08001634 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800163c:	4a14      	ldr	r2, [pc, #80]	; (8001690 <_sbrk+0x5c>)
 800163e:	4b15      	ldr	r3, [pc, #84]	; (8001694 <_sbrk+0x60>)
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001648:	4b13      	ldr	r3, [pc, #76]	; (8001698 <_sbrk+0x64>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d102      	bne.n	8001656 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <_sbrk+0x64>)
 8001652:	4a12      	ldr	r2, [pc, #72]	; (800169c <_sbrk+0x68>)
 8001654:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001656:	4b10      	ldr	r3, [pc, #64]	; (8001698 <_sbrk+0x64>)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4413      	add	r3, r2
 800165e:	693a      	ldr	r2, [r7, #16]
 8001660:	429a      	cmp	r2, r3
 8001662:	d207      	bcs.n	8001674 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001664:	f004 f824 	bl	80056b0 <__errno>
 8001668:	4603      	mov	r3, r0
 800166a:	220c      	movs	r2, #12
 800166c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800166e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001672:	e009      	b.n	8001688 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001674:	4b08      	ldr	r3, [pc, #32]	; (8001698 <_sbrk+0x64>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800167a:	4b07      	ldr	r3, [pc, #28]	; (8001698 <_sbrk+0x64>)
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4413      	add	r3, r2
 8001682:	4a05      	ldr	r2, [pc, #20]	; (8001698 <_sbrk+0x64>)
 8001684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001686:	68fb      	ldr	r3, [r7, #12]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3718      	adds	r7, #24
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20050000 	.word	0x20050000
 8001694:	00000400 	.word	0x00000400
 8001698:	200002f0 	.word	0x200002f0
 800169c:	20000308 	.word	0x20000308

080016a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80016a4:	4b06      	ldr	r3, [pc, #24]	; (80016c0 <SystemInit+0x20>)
 80016a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016aa:	4a05      	ldr	r2, [pc, #20]	; (80016c0 <SystemInit+0x20>)
 80016ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	e000ed00 	.word	0xe000ed00

080016c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80016c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016c8:	f7ff ffea 	bl	80016a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016cc:	480c      	ldr	r0, [pc, #48]	; (8001700 <LoopForever+0x6>)
  ldr r1, =_edata
 80016ce:	490d      	ldr	r1, [pc, #52]	; (8001704 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016d0:	4a0d      	ldr	r2, [pc, #52]	; (8001708 <LoopForever+0xe>)
  movs r3, #0
 80016d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016d4:	e002      	b.n	80016dc <LoopCopyDataInit>

080016d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016da:	3304      	adds	r3, #4

080016dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016e0:	d3f9      	bcc.n	80016d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016e2:	4a0a      	ldr	r2, [pc, #40]	; (800170c <LoopForever+0x12>)
  ldr r4, =_ebss
 80016e4:	4c0a      	ldr	r4, [pc, #40]	; (8001710 <LoopForever+0x16>)
  movs r3, #0
 80016e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016e8:	e001      	b.n	80016ee <LoopFillZerobss>

080016ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016ec:	3204      	adds	r2, #4

080016ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016f0:	d3fb      	bcc.n	80016ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016f2:	f003 ffe3 	bl	80056bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016f6:	f7ff fc8f 	bl	8001018 <main>

080016fa <LoopForever>:

LoopForever:
    b LoopForever
 80016fa:	e7fe      	b.n	80016fa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80016fc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001700:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001704:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001708:	0800a574 	.word	0x0800a574
  ldr r2, =_sbss
 800170c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001710:	20000308 	.word	0x20000308

08001714 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001714:	e7fe      	b.n	8001714 <ADC1_2_IRQHandler>

08001716 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b082      	sub	sp, #8
 800171a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800171c:	2300      	movs	r3, #0
 800171e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001720:	2003      	movs	r0, #3
 8001722:	f001 fd39 	bl	8003198 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001726:	2000      	movs	r0, #0
 8001728:	f000 f80e 	bl	8001748 <HAL_InitTick>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d002      	beq.n	8001738 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	71fb      	strb	r3, [r7, #7]
 8001736:	e001      	b.n	800173c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001738:	f7ff fddc 	bl	80012f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800173c:	79fb      	ldrb	r3, [r7, #7]
}
 800173e:	4618      	mov	r0, r3
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
	...

08001748 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001750:	2300      	movs	r3, #0
 8001752:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001754:	4b17      	ldr	r3, [pc, #92]	; (80017b4 <HAL_InitTick+0x6c>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d023      	beq.n	80017a4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800175c:	4b16      	ldr	r3, [pc, #88]	; (80017b8 <HAL_InitTick+0x70>)
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	4b14      	ldr	r3, [pc, #80]	; (80017b4 <HAL_InitTick+0x6c>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	4619      	mov	r1, r3
 8001766:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800176a:	fbb3 f3f1 	udiv	r3, r3, r1
 800176e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001772:	4618      	mov	r0, r3
 8001774:	f001 fd37 	bl	80031e6 <HAL_SYSTICK_Config>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d10f      	bne.n	800179e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b0f      	cmp	r3, #15
 8001782:	d809      	bhi.n	8001798 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001784:	2200      	movs	r2, #0
 8001786:	6879      	ldr	r1, [r7, #4]
 8001788:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800178c:	f001 fd0f 	bl	80031ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001790:	4a0a      	ldr	r2, [pc, #40]	; (80017bc <HAL_InitTick+0x74>)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6013      	str	r3, [r2, #0]
 8001796:	e007      	b.n	80017a8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	73fb      	strb	r3, [r7, #15]
 800179c:	e004      	b.n	80017a8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	73fb      	strb	r3, [r7, #15]
 80017a2:	e001      	b.n	80017a8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3710      	adds	r7, #16
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20000008 	.word	0x20000008
 80017b8:	20000000 	.word	0x20000000
 80017bc:	20000004 	.word	0x20000004

080017c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017c4:	4b06      	ldr	r3, [pc, #24]	; (80017e0 <HAL_IncTick+0x20>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	461a      	mov	r2, r3
 80017ca:	4b06      	ldr	r3, [pc, #24]	; (80017e4 <HAL_IncTick+0x24>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4413      	add	r3, r2
 80017d0:	4a04      	ldr	r2, [pc, #16]	; (80017e4 <HAL_IncTick+0x24>)
 80017d2:	6013      	str	r3, [r2, #0]
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	20000008 	.word	0x20000008
 80017e4:	200002f4 	.word	0x200002f4

080017e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return uwTick;
 80017ec:	4b03      	ldr	r3, [pc, #12]	; (80017fc <HAL_GetTick+0x14>)
 80017ee:	681b      	ldr	r3, [r3, #0]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	200002f4 	.word	0x200002f4

08001800 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001808:	f7ff ffee 	bl	80017e8 <HAL_GetTick>
 800180c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001818:	d005      	beq.n	8001826 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800181a:	4b0a      	ldr	r3, [pc, #40]	; (8001844 <HAL_Delay+0x44>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	461a      	mov	r2, r3
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	4413      	add	r3, r2
 8001824:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001826:	bf00      	nop
 8001828:	f7ff ffde 	bl	80017e8 <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	429a      	cmp	r2, r3
 8001836:	d8f7      	bhi.n	8001828 <HAL_Delay+0x28>
  {
  }
}
 8001838:	bf00      	nop
 800183a:	bf00      	nop
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000008 	.word	0x20000008

08001848 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	431a      	orrs	r2, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	609a      	str	r2, [r3, #8]
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800186e:	b480      	push	{r7}
 8001870:	b083      	sub	sp, #12
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
 8001876:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	431a      	orrs	r2, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	609a      	str	r2, [r3, #8]
}
 8001888:	bf00      	nop
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr

080018b0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b087      	sub	sp, #28
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
 80018bc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	3360      	adds	r3, #96	; 0x60
 80018c2:	461a      	mov	r2, r3
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4413      	add	r3, r2
 80018ca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	4b08      	ldr	r3, [pc, #32]	; (80018f4 <LL_ADC_SetOffset+0x44>)
 80018d2:	4013      	ands	r3, r2
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80018da:	683a      	ldr	r2, [r7, #0]
 80018dc:	430a      	orrs	r2, r1
 80018de:	4313      	orrs	r3, r2
 80018e0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80018e8:	bf00      	nop
 80018ea:	371c      	adds	r7, #28
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	03fff000 	.word	0x03fff000

080018f8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	3360      	adds	r3, #96	; 0x60
 8001906:	461a      	mov	r2, r3
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	4413      	add	r3, r2
 800190e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001918:	4618      	mov	r0, r3
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001924:	b480      	push	{r7}
 8001926:	b087      	sub	sp, #28
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	3360      	adds	r3, #96	; 0x60
 8001934:	461a      	mov	r2, r3
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	4413      	add	r3, r2
 800193c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	431a      	orrs	r2, r3
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800194e:	bf00      	nop
 8001950:	371c      	adds	r7, #28
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr

0800195a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800195a:	b480      	push	{r7}
 800195c:	b083      	sub	sp, #12
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
 8001962:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	695b      	ldr	r3, [r3, #20]
 8001968:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	431a      	orrs	r2, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	615a      	str	r2, [r3, #20]
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001990:	2b00      	cmp	r3, #0
 8001992:	d101      	bne.n	8001998 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001994:	2301      	movs	r3, #1
 8001996:	e000      	b.n	800199a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80019a6:	b480      	push	{r7}
 80019a8:	b087      	sub	sp, #28
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	60f8      	str	r0, [r7, #12]
 80019ae:	60b9      	str	r1, [r7, #8]
 80019b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	3330      	adds	r3, #48	; 0x30
 80019b6:	461a      	mov	r2, r3
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	0a1b      	lsrs	r3, r3, #8
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	f003 030c 	and.w	r3, r3, #12
 80019c2:	4413      	add	r3, r2
 80019c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	f003 031f 	and.w	r3, r3, #31
 80019d0:	211f      	movs	r1, #31
 80019d2:	fa01 f303 	lsl.w	r3, r1, r3
 80019d6:	43db      	mvns	r3, r3
 80019d8:	401a      	ands	r2, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	0e9b      	lsrs	r3, r3, #26
 80019de:	f003 011f 	and.w	r1, r3, #31
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	f003 031f 	and.w	r3, r3, #31
 80019e8:	fa01 f303 	lsl.w	r3, r1, r3
 80019ec:	431a      	orrs	r2, r3
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80019f2:	bf00      	nop
 80019f4:	371c      	adds	r7, #28
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80019fe:	b480      	push	{r7}
 8001a00:	b087      	sub	sp, #28
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	60f8      	str	r0, [r7, #12]
 8001a06:	60b9      	str	r1, [r7, #8]
 8001a08:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	3314      	adds	r3, #20
 8001a0e:	461a      	mov	r2, r3
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	0e5b      	lsrs	r3, r3, #25
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	f003 0304 	and.w	r3, r3, #4
 8001a1a:	4413      	add	r3, r2
 8001a1c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	0d1b      	lsrs	r3, r3, #20
 8001a26:	f003 031f 	and.w	r3, r3, #31
 8001a2a:	2107      	movs	r1, #7
 8001a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a30:	43db      	mvns	r3, r3
 8001a32:	401a      	ands	r2, r3
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	0d1b      	lsrs	r3, r3, #20
 8001a38:	f003 031f 	and.w	r3, r3, #31
 8001a3c:	6879      	ldr	r1, [r7, #4]
 8001a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a42:	431a      	orrs	r2, r3
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001a48:	bf00      	nop
 8001a4a:	371c      	adds	r7, #28
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	401a      	ands	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f003 0318 	and.w	r3, r3, #24
 8001a76:	4908      	ldr	r1, [pc, #32]	; (8001a98 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001a78:	40d9      	lsrs	r1, r3
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	400b      	ands	r3, r1
 8001a7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a82:	431a      	orrs	r2, r3
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001a8a:	bf00      	nop
 8001a8c:	3714      	adds	r7, #20
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	0007ffff 	.word	0x0007ffff

08001a9c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f003 031f 	and.w	r3, r3, #31
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001ae4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	6093      	str	r3, [r2, #8]
}
 8001aec:	bf00      	nop
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b0c:	d101      	bne.n	8001b12 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e000      	b.n	8001b14 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	370c      	adds	r7, #12
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001b30:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b34:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b3c:	bf00      	nop
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b58:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001b5c:	d101      	bne.n	8001b62 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e000      	b.n	8001b64 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001b80:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b84:	f043 0201 	orr.w	r2, r3, #1
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001b8c:	bf00      	nop
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001ba8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001bac:	f043 0202 	orr.w	r2, r3, #2
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001bb4:	bf00      	nop
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f003 0301 	and.w	r3, r3, #1
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d101      	bne.n	8001bd8 <LL_ADC_IsEnabled+0x18>
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e000      	b.n	8001bda <LL_ADC_IsEnabled+0x1a>
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001be6:	b480      	push	{r7}
 8001be8:	b083      	sub	sp, #12
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d101      	bne.n	8001bfe <LL_ADC_IsDisableOngoing+0x18>
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e000      	b.n	8001c00 <LL_ADC_IsDisableOngoing+0x1a>
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c1c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c20:	f043 0204 	orr.w	r2, r3, #4
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c44:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c48:	f043 0210 	orr.w	r2, r3, #16
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001c50:	bf00      	nop
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f003 0304 	and.w	r3, r3, #4
 8001c6c:	2b04      	cmp	r3, #4
 8001c6e:	d101      	bne.n	8001c74 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c70:	2301      	movs	r3, #1
 8001c72:	e000      	b.n	8001c76 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001c82:	b480      	push	{r7}
 8001c84:	b083      	sub	sp, #12
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c92:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c96:	f043 0220 	orr.w	r2, r3, #32
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr

08001caa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001caa:	b480      	push	{r7}
 8001cac:	b083      	sub	sp, #12
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	f003 0308 	and.w	r3, r3, #8
 8001cba:	2b08      	cmp	r3, #8
 8001cbc:	d101      	bne.n	8001cc2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e000      	b.n	8001cc4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001cc2:	2300      	movs	r3, #0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cd0:	b590      	push	{r4, r7, lr}
 8001cd2:	b089      	sub	sp, #36	; 0x24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e139      	b.n	8001f5e <HAL_ADC_Init+0x28e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d109      	bne.n	8001d0c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f7ff fb1f 	bl	800133c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2200      	movs	r2, #0
 8001d08:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fef1 	bl	8001af8 <LL_ADC_IsDeepPowerDownEnabled>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d004      	beq.n	8001d26 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff fed7 	bl	8001ad4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff ff0c 	bl	8001b48 <LL_ADC_IsInternalRegulatorEnabled>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d115      	bne.n	8001d62 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff fef0 	bl	8001b20 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d40:	4b89      	ldr	r3, [pc, #548]	; (8001f68 <HAL_ADC_Init+0x298>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	099b      	lsrs	r3, r3, #6
 8001d46:	4a89      	ldr	r2, [pc, #548]	; (8001f6c <HAL_ADC_Init+0x29c>)
 8001d48:	fba2 2303 	umull	r2, r3, r2, r3
 8001d4c:	099b      	lsrs	r3, r3, #6
 8001d4e:	3301      	adds	r3, #1
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d54:	e002      	b.n	8001d5c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	3b01      	subs	r3, #1
 8001d5a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1f9      	bne.n	8001d56 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff feee 	bl	8001b48 <LL_ADC_IsInternalRegulatorEnabled>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d10d      	bne.n	8001d8e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d76:	f043 0210 	orr.w	r2, r3, #16
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d82:	f043 0201 	orr.w	r2, r3, #1
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff ff62 	bl	8001c5c <LL_ADC_REG_IsConversionOngoing>
 8001d98:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d9e:	f003 0310 	and.w	r3, r3, #16
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f040 80d2 	bne.w	8001f4c <HAL_ADC_Init+0x27c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f040 80ce 	bne.w	8001f4c <HAL_ADC_Init+0x27c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001db8:	f043 0202 	orr.w	r2, r3, #2
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff fefb 	bl	8001bc0 <LL_ADC_IsEnabled>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d115      	bne.n	8001dfc <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001dd0:	4867      	ldr	r0, [pc, #412]	; (8001f70 <HAL_ADC_Init+0x2a0>)
 8001dd2:	f7ff fef5 	bl	8001bc0 <LL_ADC_IsEnabled>
 8001dd6:	4604      	mov	r4, r0
 8001dd8:	4866      	ldr	r0, [pc, #408]	; (8001f74 <HAL_ADC_Init+0x2a4>)
 8001dda:	f7ff fef1 	bl	8001bc0 <LL_ADC_IsEnabled>
 8001dde:	4603      	mov	r3, r0
 8001de0:	431c      	orrs	r4, r3
 8001de2:	4865      	ldr	r0, [pc, #404]	; (8001f78 <HAL_ADC_Init+0x2a8>)
 8001de4:	f7ff feec 	bl	8001bc0 <LL_ADC_IsEnabled>
 8001de8:	4603      	mov	r3, r0
 8001dea:	4323      	orrs	r3, r4
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d105      	bne.n	8001dfc <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	4619      	mov	r1, r3
 8001df6:	4861      	ldr	r0, [pc, #388]	; (8001f7c <HAL_ADC_Init+0x2ac>)
 8001df8:	f7ff fd26 	bl	8001848 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	7e5b      	ldrb	r3, [r3, #25]
 8001e00:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e06:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001e0c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001e12:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e1a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d106      	bne.n	8001e38 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	045b      	lsls	r3, r3, #17
 8001e32:	69ba      	ldr	r2, [r7, #24]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d009      	beq.n	8001e54 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e44:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	68da      	ldr	r2, [r3, #12]
 8001e5a:	4b49      	ldr	r3, [pc, #292]	; (8001f80 <HAL_ADC_Init+0x2b0>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	6812      	ldr	r2, [r2, #0]
 8001e62:	69b9      	ldr	r1, [r7, #24]
 8001e64:	430b      	orrs	r3, r1
 8001e66:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7ff fef5 	bl	8001c5c <LL_ADC_REG_IsConversionOngoing>
 8001e72:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff ff16 	bl	8001caa <LL_ADC_INJ_IsConversionOngoing>
 8001e7e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d140      	bne.n	8001f08 <HAL_ADC_Init+0x238>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d13d      	bne.n	8001f08 <HAL_ADC_Init+0x238>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	7e1b      	ldrb	r3, [r3, #24]
 8001e94:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e96:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e9e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001eae:	f023 0306 	bic.w	r3, r3, #6
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	6812      	ldr	r2, [r2, #0]
 8001eb6:	69b9      	ldr	r1, [r7, #24]
 8001eb8:	430b      	orrs	r3, r1
 8001eba:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d118      	bne.n	8001ef8 <HAL_ADC_Init+0x228>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	691b      	ldr	r3, [r3, #16]
 8001ecc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001ed0:	f023 0304 	bic.w	r3, r3, #4
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001edc:	4311      	orrs	r1, r2
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001ee2:	4311      	orrs	r1, r2
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	431a      	orrs	r2, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f042 0201 	orr.w	r2, r2, #1
 8001ef4:	611a      	str	r2, [r3, #16]
 8001ef6:	e007      	b.n	8001f08 <HAL_ADC_Init+0x238>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	691a      	ldr	r2, [r3, #16]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 0201 	bic.w	r2, r2, #1
 8001f06:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	691b      	ldr	r3, [r3, #16]
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d10c      	bne.n	8001f2a <HAL_ADC_Init+0x25a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	f023 010f 	bic.w	r1, r3, #15
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	69db      	ldr	r3, [r3, #28]
 8001f1e:	1e5a      	subs	r2, r3, #1
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	430a      	orrs	r2, r1
 8001f26:	631a      	str	r2, [r3, #48]	; 0x30
 8001f28:	e007      	b.n	8001f3a <HAL_ADC_Init+0x26a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f022 020f 	bic.w	r2, r2, #15
 8001f38:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f3e:	f023 0303 	bic.w	r3, r3, #3
 8001f42:	f043 0201 	orr.w	r2, r3, #1
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	659a      	str	r2, [r3, #88]	; 0x58
 8001f4a:	e007      	b.n	8001f5c <HAL_ADC_Init+0x28c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f50:	f043 0210 	orr.w	r2, r3, #16
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f5c:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3724      	adds	r7, #36	; 0x24
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd90      	pop	{r4, r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000000 	.word	0x20000000
 8001f6c:	053e2d63 	.word	0x053e2d63
 8001f70:	50040000 	.word	0x50040000
 8001f74:	50040100 	.word	0x50040100
 8001f78:	50040200 	.word	0x50040200
 8001f7c:	50040300 	.word	0x50040300
 8001f80:	fff0c007 	.word	0xfff0c007

08001f84 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f8c:	4857      	ldr	r0, [pc, #348]	; (80020ec <HAL_ADC_Start+0x168>)
 8001f8e:	f7ff fd85 	bl	8001a9c <LL_ADC_GetMultimode>
 8001f92:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7ff fe5f 	bl	8001c5c <LL_ADC_REG_IsConversionOngoing>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	f040 809c 	bne.w	80020de <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d101      	bne.n	8001fb4 <HAL_ADC_Start+0x30>
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	e097      	b.n	80020e4 <HAL_ADC_Start+0x160>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f000 fe7d 	bl	8002cbc <ADC_Enable>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001fc6:	7dfb      	ldrb	r3, [r7, #23]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	f040 8083 	bne.w	80020d4 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001fd6:	f023 0301 	bic.w	r3, r3, #1
 8001fda:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	659a      	str	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a42      	ldr	r2, [pc, #264]	; (80020f0 <HAL_ADC_Start+0x16c>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d002      	beq.n	8001ff2 <HAL_ADC_Start+0x6e>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	e000      	b.n	8001ff4 <HAL_ADC_Start+0x70>
 8001ff2:	4b40      	ldr	r3, [pc, #256]	; (80020f4 <HAL_ADC_Start+0x170>)
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d002      	beq.n	8002002 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d105      	bne.n	800200e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002006:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	659a      	str	r2, [r3, #88]	; 0x58
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002012:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800201a:	d106      	bne.n	800202a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002020:	f023 0206 	bic.w	r2, r3, #6
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	65da      	str	r2, [r3, #92]	; 0x5c
 8002028:	e002      	b.n	8002030 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	221c      	movs	r2, #28
 8002036:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a2a      	ldr	r2, [pc, #168]	; (80020f0 <HAL_ADC_Start+0x16c>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d002      	beq.n	8002050 <HAL_ADC_Start+0xcc>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	e000      	b.n	8002052 <HAL_ADC_Start+0xce>
 8002050:	4b28      	ldr	r3, [pc, #160]	; (80020f4 <HAL_ADC_Start+0x170>)
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	6812      	ldr	r2, [r2, #0]
 8002056:	4293      	cmp	r3, r2
 8002058:	d008      	beq.n	800206c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d005      	beq.n	800206c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	2b05      	cmp	r3, #5
 8002064:	d002      	beq.n	800206c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	2b09      	cmp	r3, #9
 800206a:	d114      	bne.n	8002096 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d007      	beq.n	800208a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800207e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002082:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f7ff fdbc 	bl	8001c0c <LL_ADC_REG_StartConversion>
 8002094:	e025      	b.n	80020e2 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800209a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	659a      	str	r2, [r3, #88]	; 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a12      	ldr	r2, [pc, #72]	; (80020f0 <HAL_ADC_Start+0x16c>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d002      	beq.n	80020b2 <HAL_ADC_Start+0x12e>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	e000      	b.n	80020b4 <HAL_ADC_Start+0x130>
 80020b2:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <HAL_ADC_Start+0x170>)
 80020b4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d00f      	beq.n	80020e2 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020ca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	659a      	str	r2, [r3, #88]	; 0x58
 80020d2:	e006      	b.n	80020e2 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80020dc:	e001      	b.n	80020e2 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80020de:	2302      	movs	r3, #2
 80020e0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80020e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3718      	adds	r7, #24
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	50040300 	.word	0x50040300
 80020f0:	50040100 	.word	0x50040100
 80020f4:	50040000 	.word	0x50040000

080020f8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002106:	2b01      	cmp	r3, #1
 8002108:	d101      	bne.n	800210e <HAL_ADC_Stop+0x16>
 800210a:	2302      	movs	r3, #2
 800210c:	e023      	b.n	8002156 <HAL_ADC_Stop+0x5e>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2201      	movs	r2, #1
 8002112:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002116:	2103      	movs	r1, #3
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f000 fd13 	bl	8002b44 <ADC_ConversionStop>
 800211e:	4603      	mov	r3, r0
 8002120:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002122:	7bfb      	ldrb	r3, [r7, #15]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d111      	bne.n	800214c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f000 fe4d 	bl	8002dc8 <ADC_Disable>
 800212e:	4603      	mov	r3, r0
 8002130:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002132:	7bfb      	ldrb	r3, [r7, #15]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d109      	bne.n	800214c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800213c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002140:	f023 0301 	bic.w	r3, r3, #1
 8002144:	f043 0201 	orr.w	r2, r3, #1
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002154:	7bfb      	ldrb	r3, [r7, #15]
}
 8002156:	4618      	mov	r0, r3
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
	...

08002160 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b088      	sub	sp, #32
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800216a:	4866      	ldr	r0, [pc, #408]	; (8002304 <HAL_ADC_PollForConversion+0x1a4>)
 800216c:	f7ff fc96 	bl	8001a9c <LL_ADC_GetMultimode>
 8002170:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	695b      	ldr	r3, [r3, #20]
 8002176:	2b08      	cmp	r3, #8
 8002178:	d102      	bne.n	8002180 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800217a:	2308      	movs	r3, #8
 800217c:	61fb      	str	r3, [r7, #28]
 800217e:	e02a      	b.n	80021d6 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d005      	beq.n	8002192 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	2b05      	cmp	r3, #5
 800218a:	d002      	beq.n	8002192 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	2b09      	cmp	r3, #9
 8002190:	d111      	bne.n	80021b6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b00      	cmp	r3, #0
 800219e:	d007      	beq.n	80021b0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a4:	f043 0220 	orr.w	r2, r3, #32
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	659a      	str	r2, [r3, #88]	; 0x58
        return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e0a4      	b.n	80022fa <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80021b0:	2304      	movs	r3, #4
 80021b2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80021b4:	e00f      	b.n	80021d6 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80021b6:	4853      	ldr	r0, [pc, #332]	; (8002304 <HAL_ADC_PollForConversion+0x1a4>)
 80021b8:	f7ff fc7e 	bl	8001ab8 <LL_ADC_GetMultiDMATransfer>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d007      	beq.n	80021d2 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021c6:	f043 0220 	orr.w	r2, r3, #32
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	659a      	str	r2, [r3, #88]	; 0x58
        return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e093      	b.n	80022fa <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80021d2:	2304      	movs	r3, #4
 80021d4:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80021d6:	f7ff fb07 	bl	80017e8 <HAL_GetTick>
 80021da:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80021dc:	e021      	b.n	8002222 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021e4:	d01d      	beq.n	8002222 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80021e6:	f7ff faff 	bl	80017e8 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	683a      	ldr	r2, [r7, #0]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d302      	bcc.n	80021fc <HAL_ADC_PollForConversion+0x9c>
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d112      	bne.n	8002222 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	4013      	ands	r3, r2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d10b      	bne.n	8002222 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800220e:	f043 0204 	orr.w	r2, r3, #4
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	659a      	str	r2, [r3, #88]	; 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e06b      	b.n	80022fa <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	4013      	ands	r3, r2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d0d6      	beq.n	80021de <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002234:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4618      	mov	r0, r3
 8002242:	f7ff fb9d 	bl	8001980 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d01c      	beq.n	8002286 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	7e5b      	ldrb	r3, [r3, #25]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d118      	bne.n	8002286 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0308 	and.w	r3, r3, #8
 800225e:	2b08      	cmp	r3, #8
 8002260:	d111      	bne.n	8002286 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002266:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	659a      	str	r2, [r3, #88]	; 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002272:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d105      	bne.n	8002286 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800227e:	f043 0201 	orr.w	r2, r3, #1
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	659a      	str	r2, [r3, #88]	; 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a1f      	ldr	r2, [pc, #124]	; (8002308 <HAL_ADC_PollForConversion+0x1a8>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d002      	beq.n	8002296 <HAL_ADC_PollForConversion+0x136>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	e000      	b.n	8002298 <HAL_ADC_PollForConversion+0x138>
 8002296:	4b1d      	ldr	r3, [pc, #116]	; (800230c <HAL_ADC_PollForConversion+0x1ac>)
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6812      	ldr	r2, [r2, #0]
 800229c:	4293      	cmp	r3, r2
 800229e:	d008      	beq.n	80022b2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d005      	beq.n	80022b2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	2b05      	cmp	r3, #5
 80022aa:	d002      	beq.n	80022b2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	2b09      	cmp	r3, #9
 80022b0:	d104      	bne.n	80022bc <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	61bb      	str	r3, [r7, #24]
 80022ba:	e00c      	b.n	80022d6 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a11      	ldr	r2, [pc, #68]	; (8002308 <HAL_ADC_PollForConversion+0x1a8>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d002      	beq.n	80022cc <HAL_ADC_PollForConversion+0x16c>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	e000      	b.n	80022ce <HAL_ADC_PollForConversion+0x16e>
 80022cc:	4b0f      	ldr	r3, [pc, #60]	; (800230c <HAL_ADC_PollForConversion+0x1ac>)
 80022ce:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	2b08      	cmp	r3, #8
 80022da:	d104      	bne.n	80022e6 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2208      	movs	r2, #8
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	e008      	b.n	80022f8 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d103      	bne.n	80022f8 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	220c      	movs	r2, #12
 80022f6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3720      	adds	r7, #32
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	50040300 	.word	0x50040300
 8002308:	50040100 	.word	0x50040100
 800230c:	50040000 	.word	0x50040000

08002310 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800231e:	4618      	mov	r0, r3
 8002320:	370c      	adds	r7, #12
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
	...

0800232c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b0b6      	sub	sp, #216	; 0xd8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002336:	2300      	movs	r3, #0
 8002338:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800233c:	2300      	movs	r3, #0
 800233e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002346:	2b01      	cmp	r3, #1
 8002348:	d101      	bne.n	800234e <HAL_ADC_ConfigChannel+0x22>
 800234a:	2302      	movs	r3, #2
 800234c:	e3e3      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x7ea>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2201      	movs	r2, #1
 8002352:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff fc7e 	bl	8001c5c <LL_ADC_REG_IsConversionOngoing>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	f040 83c4 	bne.w	8002af0 <HAL_ADC_ConfigChannel+0x7c4>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	2b05      	cmp	r3, #5
 800236e:	d824      	bhi.n	80023ba <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	3b02      	subs	r3, #2
 8002376:	2b03      	cmp	r3, #3
 8002378:	d81b      	bhi.n	80023b2 <HAL_ADC_ConfigChannel+0x86>
 800237a:	a201      	add	r2, pc, #4	; (adr r2, 8002380 <HAL_ADC_ConfigChannel+0x54>)
 800237c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002380:	08002391 	.word	0x08002391
 8002384:	08002399 	.word	0x08002399
 8002388:	080023a1 	.word	0x080023a1
 800238c:	080023a9 	.word	0x080023a9
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	220c      	movs	r2, #12
 8002394:	605a      	str	r2, [r3, #4]
          break;
 8002396:	e011      	b.n	80023bc <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	2212      	movs	r2, #18
 800239c:	605a      	str	r2, [r3, #4]
          break;
 800239e:	e00d      	b.n	80023bc <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	2218      	movs	r2, #24
 80023a4:	605a      	str	r2, [r3, #4]
          break;
 80023a6:	e009      	b.n	80023bc <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80023ae:	605a      	str	r2, [r3, #4]
          break;
 80023b0:	e004      	b.n	80023bc <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	2206      	movs	r2, #6
 80023b6:	605a      	str	r2, [r3, #4]
          break;
 80023b8:	e000      	b.n	80023bc <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80023ba:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6818      	ldr	r0, [r3, #0]
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	6859      	ldr	r1, [r3, #4]
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	461a      	mov	r2, r3
 80023ca:	f7ff faec 	bl	80019a6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff fc42 	bl	8001c5c <LL_ADC_REG_IsConversionOngoing>
 80023d8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff fc62 	bl	8001caa <LL_ADC_INJ_IsConversionOngoing>
 80023e6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023ea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f040 81c1 	bne.w	8002776 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f040 81bc 	bne.w	8002776 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002406:	d10f      	bne.n	8002428 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6818      	ldr	r0, [r3, #0]
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2200      	movs	r2, #0
 8002412:	4619      	mov	r1, r3
 8002414:	f7ff faf3 	bl	80019fe <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff fa9a 	bl	800195a <LL_ADC_SetSamplingTimeCommonConfig>
 8002426:	e00e      	b.n	8002446 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6818      	ldr	r0, [r3, #0]
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	6819      	ldr	r1, [r3, #0]
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	461a      	mov	r2, r3
 8002436:	f7ff fae2 	bl	80019fe <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2100      	movs	r1, #0
 8002440:	4618      	mov	r0, r3
 8002442:	f7ff fa8a 	bl	800195a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	695a      	ldr	r2, [r3, #20]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	08db      	lsrs	r3, r3, #3
 8002452:	f003 0303 	and.w	r3, r3, #3
 8002456:	005b      	lsls	r3, r3, #1
 8002458:	fa02 f303 	lsl.w	r3, r2, r3
 800245c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	2b04      	cmp	r3, #4
 8002466:	d00a      	beq.n	800247e <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6818      	ldr	r0, [r3, #0]
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	6919      	ldr	r1, [r3, #16]
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002478:	f7ff fa1a 	bl	80018b0 <LL_ADC_SetOffset>
 800247c:	e17b      	b.n	8002776 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2100      	movs	r1, #0
 8002484:	4618      	mov	r0, r3
 8002486:	f7ff fa37 	bl	80018f8 <LL_ADC_GetOffsetChannel>
 800248a:	4603      	mov	r3, r0
 800248c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002490:	2b00      	cmp	r3, #0
 8002492:	d10a      	bne.n	80024aa <HAL_ADC_ConfigChannel+0x17e>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2100      	movs	r1, #0
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff fa2c 	bl	80018f8 <LL_ADC_GetOffsetChannel>
 80024a0:	4603      	mov	r3, r0
 80024a2:	0e9b      	lsrs	r3, r3, #26
 80024a4:	f003 021f 	and.w	r2, r3, #31
 80024a8:	e01e      	b.n	80024e8 <HAL_ADC_ConfigChannel+0x1bc>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2100      	movs	r1, #0
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff fa21 	bl	80018f8 <LL_ADC_GetOffsetChannel>
 80024b6:	4603      	mov	r3, r0
 80024b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80024c0:	fa93 f3a3 	rbit	r3, r3
 80024c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80024c8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80024cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80024d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 80024d8:	2320      	movs	r3, #32
 80024da:	e004      	b.n	80024e6 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 80024dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80024e0:	fab3 f383 	clz	r3, r3
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d105      	bne.n	8002500 <HAL_ADC_ConfigChannel+0x1d4>
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	0e9b      	lsrs	r3, r3, #26
 80024fa:	f003 031f 	and.w	r3, r3, #31
 80024fe:	e018      	b.n	8002532 <HAL_ADC_ConfigChannel+0x206>
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002508:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800250c:	fa93 f3a3 	rbit	r3, r3
 8002510:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002514:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002518:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800251c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002520:	2b00      	cmp	r3, #0
 8002522:	d101      	bne.n	8002528 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8002524:	2320      	movs	r3, #32
 8002526:	e004      	b.n	8002532 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8002528:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800252c:	fab3 f383 	clz	r3, r3
 8002530:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002532:	429a      	cmp	r2, r3
 8002534:	d106      	bne.n	8002544 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2200      	movs	r2, #0
 800253c:	2100      	movs	r1, #0
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff f9f0 	bl	8001924 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2101      	movs	r1, #1
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff f9d4 	bl	80018f8 <LL_ADC_GetOffsetChannel>
 8002550:	4603      	mov	r3, r0
 8002552:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10a      	bne.n	8002570 <HAL_ADC_ConfigChannel+0x244>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2101      	movs	r1, #1
 8002560:	4618      	mov	r0, r3
 8002562:	f7ff f9c9 	bl	80018f8 <LL_ADC_GetOffsetChannel>
 8002566:	4603      	mov	r3, r0
 8002568:	0e9b      	lsrs	r3, r3, #26
 800256a:	f003 021f 	and.w	r2, r3, #31
 800256e:	e01e      	b.n	80025ae <HAL_ADC_ConfigChannel+0x282>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2101      	movs	r1, #1
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff f9be 	bl	80018f8 <LL_ADC_GetOffsetChannel>
 800257c:	4603      	mov	r3, r0
 800257e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002582:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002586:	fa93 f3a3 	rbit	r3, r3
 800258a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800258e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002592:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002596:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 800259e:	2320      	movs	r3, #32
 80025a0:	e004      	b.n	80025ac <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 80025a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80025a6:	fab3 f383 	clz	r3, r3
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d105      	bne.n	80025c6 <HAL_ADC_ConfigChannel+0x29a>
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	0e9b      	lsrs	r3, r3, #26
 80025c0:	f003 031f 	and.w	r3, r3, #31
 80025c4:	e018      	b.n	80025f8 <HAL_ADC_ConfigChannel+0x2cc>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80025d2:	fa93 f3a3 	rbit	r3, r3
 80025d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80025da:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80025de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80025e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 80025ea:	2320      	movs	r3, #32
 80025ec:	e004      	b.n	80025f8 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 80025ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80025f2:	fab3 f383 	clz	r3, r3
 80025f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d106      	bne.n	800260a <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2200      	movs	r2, #0
 8002602:	2101      	movs	r1, #1
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff f98d 	bl	8001924 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2102      	movs	r1, #2
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff f971 	bl	80018f8 <LL_ADC_GetOffsetChannel>
 8002616:	4603      	mov	r3, r0
 8002618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800261c:	2b00      	cmp	r3, #0
 800261e:	d10a      	bne.n	8002636 <HAL_ADC_ConfigChannel+0x30a>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2102      	movs	r1, #2
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff f966 	bl	80018f8 <LL_ADC_GetOffsetChannel>
 800262c:	4603      	mov	r3, r0
 800262e:	0e9b      	lsrs	r3, r3, #26
 8002630:	f003 021f 	and.w	r2, r3, #31
 8002634:	e01e      	b.n	8002674 <HAL_ADC_ConfigChannel+0x348>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2102      	movs	r1, #2
 800263c:	4618      	mov	r0, r3
 800263e:	f7ff f95b 	bl	80018f8 <LL_ADC_GetOffsetChannel>
 8002642:	4603      	mov	r3, r0
 8002644:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002648:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800264c:	fa93 f3a3 	rbit	r3, r3
 8002650:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002654:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002658:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800265c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002660:	2b00      	cmp	r3, #0
 8002662:	d101      	bne.n	8002668 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8002664:	2320      	movs	r3, #32
 8002666:	e004      	b.n	8002672 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8002668:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800266c:	fab3 f383 	clz	r3, r3
 8002670:	b2db      	uxtb	r3, r3
 8002672:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800267c:	2b00      	cmp	r3, #0
 800267e:	d105      	bne.n	800268c <HAL_ADC_ConfigChannel+0x360>
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	0e9b      	lsrs	r3, r3, #26
 8002686:	f003 031f 	and.w	r3, r3, #31
 800268a:	e016      	b.n	80026ba <HAL_ADC_ConfigChannel+0x38e>
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002694:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002698:	fa93 f3a3 	rbit	r3, r3
 800269c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800269e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80026a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80026a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d101      	bne.n	80026b0 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 80026ac:	2320      	movs	r3, #32
 80026ae:	e004      	b.n	80026ba <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80026b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80026b4:	fab3 f383 	clz	r3, r3
 80026b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d106      	bne.n	80026cc <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2200      	movs	r2, #0
 80026c4:	2102      	movs	r1, #2
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7ff f92c 	bl	8001924 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2103      	movs	r1, #3
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7ff f910 	bl	80018f8 <LL_ADC_GetOffsetChannel>
 80026d8:	4603      	mov	r3, r0
 80026da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d10a      	bne.n	80026f8 <HAL_ADC_ConfigChannel+0x3cc>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2103      	movs	r1, #3
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7ff f905 	bl	80018f8 <LL_ADC_GetOffsetChannel>
 80026ee:	4603      	mov	r3, r0
 80026f0:	0e9b      	lsrs	r3, r3, #26
 80026f2:	f003 021f 	and.w	r2, r3, #31
 80026f6:	e017      	b.n	8002728 <HAL_ADC_ConfigChannel+0x3fc>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2103      	movs	r1, #3
 80026fe:	4618      	mov	r0, r3
 8002700:	f7ff f8fa 	bl	80018f8 <LL_ADC_GetOffsetChannel>
 8002704:	4603      	mov	r3, r0
 8002706:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002708:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800270a:	fa93 f3a3 	rbit	r3, r3
 800270e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002710:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002712:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002714:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800271a:	2320      	movs	r3, #32
 800271c:	e003      	b.n	8002726 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 800271e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002720:	fab3 f383 	clz	r3, r3
 8002724:	b2db      	uxtb	r3, r3
 8002726:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002730:	2b00      	cmp	r3, #0
 8002732:	d105      	bne.n	8002740 <HAL_ADC_ConfigChannel+0x414>
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	0e9b      	lsrs	r3, r3, #26
 800273a:	f003 031f 	and.w	r3, r3, #31
 800273e:	e011      	b.n	8002764 <HAL_ADC_ConfigChannel+0x438>
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002746:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002748:	fa93 f3a3 	rbit	r3, r3
 800274c:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800274e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002750:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002752:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002754:	2b00      	cmp	r3, #0
 8002756:	d101      	bne.n	800275c <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002758:	2320      	movs	r3, #32
 800275a:	e003      	b.n	8002764 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 800275c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800275e:	fab3 f383 	clz	r3, r3
 8002762:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002764:	429a      	cmp	r2, r3
 8002766:	d106      	bne.n	8002776 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2200      	movs	r2, #0
 800276e:	2103      	movs	r1, #3
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff f8d7 	bl	8001924 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff fa20 	bl	8001bc0 <LL_ADC_IsEnabled>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	f040 8140 	bne.w	8002a08 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6818      	ldr	r0, [r3, #0]
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	6819      	ldr	r1, [r3, #0]
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	461a      	mov	r2, r3
 8002796:	f7ff f95d 	bl	8001a54 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	4a8f      	ldr	r2, [pc, #572]	; (80029dc <HAL_ADC_ConfigChannel+0x6b0>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	f040 8131 	bne.w	8002a08 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10b      	bne.n	80027ce <HAL_ADC_ConfigChannel+0x4a2>
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	0e9b      	lsrs	r3, r3, #26
 80027bc:	3301      	adds	r3, #1
 80027be:	f003 031f 	and.w	r3, r3, #31
 80027c2:	2b09      	cmp	r3, #9
 80027c4:	bf94      	ite	ls
 80027c6:	2301      	movls	r3, #1
 80027c8:	2300      	movhi	r3, #0
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	e019      	b.n	8002802 <HAL_ADC_ConfigChannel+0x4d6>
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027d6:	fa93 f3a3 	rbit	r3, r3
 80027da:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80027dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027de:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80027e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d101      	bne.n	80027ea <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 80027e6:	2320      	movs	r3, #32
 80027e8:	e003      	b.n	80027f2 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 80027ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80027ec:	fab3 f383 	clz	r3, r3
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	3301      	adds	r3, #1
 80027f4:	f003 031f 	and.w	r3, r3, #31
 80027f8:	2b09      	cmp	r3, #9
 80027fa:	bf94      	ite	ls
 80027fc:	2301      	movls	r3, #1
 80027fe:	2300      	movhi	r3, #0
 8002800:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002802:	2b00      	cmp	r3, #0
 8002804:	d079      	beq.n	80028fa <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800280e:	2b00      	cmp	r3, #0
 8002810:	d107      	bne.n	8002822 <HAL_ADC_ConfigChannel+0x4f6>
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	0e9b      	lsrs	r3, r3, #26
 8002818:	3301      	adds	r3, #1
 800281a:	069b      	lsls	r3, r3, #26
 800281c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002820:	e015      	b.n	800284e <HAL_ADC_ConfigChannel+0x522>
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002828:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800282a:	fa93 f3a3 	rbit	r3, r3
 800282e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002830:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002832:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002834:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 800283a:	2320      	movs	r3, #32
 800283c:	e003      	b.n	8002846 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 800283e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002840:	fab3 f383 	clz	r3, r3
 8002844:	b2db      	uxtb	r3, r3
 8002846:	3301      	adds	r3, #1
 8002848:	069b      	lsls	r3, r3, #26
 800284a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002856:	2b00      	cmp	r3, #0
 8002858:	d109      	bne.n	800286e <HAL_ADC_ConfigChannel+0x542>
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	0e9b      	lsrs	r3, r3, #26
 8002860:	3301      	adds	r3, #1
 8002862:	f003 031f 	and.w	r3, r3, #31
 8002866:	2101      	movs	r1, #1
 8002868:	fa01 f303 	lsl.w	r3, r1, r3
 800286c:	e017      	b.n	800289e <HAL_ADC_ConfigChannel+0x572>
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002874:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002876:	fa93 f3a3 	rbit	r3, r3
 800287a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800287c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800287e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002880:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8002886:	2320      	movs	r3, #32
 8002888:	e003      	b.n	8002892 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 800288a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800288c:	fab3 f383 	clz	r3, r3
 8002890:	b2db      	uxtb	r3, r3
 8002892:	3301      	adds	r3, #1
 8002894:	f003 031f 	and.w	r3, r3, #31
 8002898:	2101      	movs	r1, #1
 800289a:	fa01 f303 	lsl.w	r3, r1, r3
 800289e:	ea42 0103 	orr.w	r1, r2, r3
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10a      	bne.n	80028c4 <HAL_ADC_ConfigChannel+0x598>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	0e9b      	lsrs	r3, r3, #26
 80028b4:	3301      	adds	r3, #1
 80028b6:	f003 021f 	and.w	r2, r3, #31
 80028ba:	4613      	mov	r3, r2
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	4413      	add	r3, r2
 80028c0:	051b      	lsls	r3, r3, #20
 80028c2:	e018      	b.n	80028f6 <HAL_ADC_ConfigChannel+0x5ca>
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028cc:	fa93 f3a3 	rbit	r3, r3
 80028d0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80028d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80028d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d101      	bne.n	80028e0 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 80028dc:	2320      	movs	r3, #32
 80028de:	e003      	b.n	80028e8 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 80028e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028e2:	fab3 f383 	clz	r3, r3
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	3301      	adds	r3, #1
 80028ea:	f003 021f 	and.w	r2, r3, #31
 80028ee:	4613      	mov	r3, r2
 80028f0:	005b      	lsls	r3, r3, #1
 80028f2:	4413      	add	r3, r2
 80028f4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028f6:	430b      	orrs	r3, r1
 80028f8:	e081      	b.n	80029fe <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002902:	2b00      	cmp	r3, #0
 8002904:	d107      	bne.n	8002916 <HAL_ADC_ConfigChannel+0x5ea>
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	0e9b      	lsrs	r3, r3, #26
 800290c:	3301      	adds	r3, #1
 800290e:	069b      	lsls	r3, r3, #26
 8002910:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002914:	e015      	b.n	8002942 <HAL_ADC_ConfigChannel+0x616>
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800291c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800291e:	fa93 f3a3 	rbit	r3, r3
 8002922:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002926:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 800292e:	2320      	movs	r3, #32
 8002930:	e003      	b.n	800293a <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8002932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002934:	fab3 f383 	clz	r3, r3
 8002938:	b2db      	uxtb	r3, r3
 800293a:	3301      	adds	r3, #1
 800293c:	069b      	lsls	r3, r3, #26
 800293e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800294a:	2b00      	cmp	r3, #0
 800294c:	d109      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x636>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	0e9b      	lsrs	r3, r3, #26
 8002954:	3301      	adds	r3, #1
 8002956:	f003 031f 	and.w	r3, r3, #31
 800295a:	2101      	movs	r1, #1
 800295c:	fa01 f303 	lsl.w	r3, r1, r3
 8002960:	e017      	b.n	8002992 <HAL_ADC_ConfigChannel+0x666>
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002968:	6a3b      	ldr	r3, [r7, #32]
 800296a:	fa93 f3a3 	rbit	r3, r3
 800296e:	61fb      	str	r3, [r7, #28]
  return result;
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 800297a:	2320      	movs	r3, #32
 800297c:	e003      	b.n	8002986 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 800297e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002980:	fab3 f383 	clz	r3, r3
 8002984:	b2db      	uxtb	r3, r3
 8002986:	3301      	adds	r3, #1
 8002988:	f003 031f 	and.w	r3, r3, #31
 800298c:	2101      	movs	r1, #1
 800298e:	fa01 f303 	lsl.w	r3, r1, r3
 8002992:	ea42 0103 	orr.w	r1, r2, r3
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d10d      	bne.n	80029be <HAL_ADC_ConfigChannel+0x692>
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	0e9b      	lsrs	r3, r3, #26
 80029a8:	3301      	adds	r3, #1
 80029aa:	f003 021f 	and.w	r2, r3, #31
 80029ae:	4613      	mov	r3, r2
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	4413      	add	r3, r2
 80029b4:	3b1e      	subs	r3, #30
 80029b6:	051b      	lsls	r3, r3, #20
 80029b8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029bc:	e01e      	b.n	80029fc <HAL_ADC_ConfigChannel+0x6d0>
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	fa93 f3a3 	rbit	r3, r3
 80029ca:	613b      	str	r3, [r7, #16]
  return result;
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d104      	bne.n	80029e0 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80029d6:	2320      	movs	r3, #32
 80029d8:	e006      	b.n	80029e8 <HAL_ADC_ConfigChannel+0x6bc>
 80029da:	bf00      	nop
 80029dc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	fab3 f383 	clz	r3, r3
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	3301      	adds	r3, #1
 80029ea:	f003 021f 	and.w	r2, r3, #31
 80029ee:	4613      	mov	r3, r2
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	4413      	add	r3, r2
 80029f4:	3b1e      	subs	r3, #30
 80029f6:	051b      	lsls	r3, r3, #20
 80029f8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029fc:	430b      	orrs	r3, r1
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	6892      	ldr	r2, [r2, #8]
 8002a02:	4619      	mov	r1, r3
 8002a04:	f7fe fffb 	bl	80019fe <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	4b44      	ldr	r3, [pc, #272]	; (8002b20 <HAL_ADC_ConfigChannel+0x7f4>)
 8002a0e:	4013      	ands	r3, r2
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d07a      	beq.n	8002b0a <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a14:	4843      	ldr	r0, [pc, #268]	; (8002b24 <HAL_ADC_ConfigChannel+0x7f8>)
 8002a16:	f7fe ff3d 	bl	8001894 <LL_ADC_GetCommonPathInternalCh>
 8002a1a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a41      	ldr	r2, [pc, #260]	; (8002b28 <HAL_ADC_ConfigChannel+0x7fc>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d12c      	bne.n	8002a82 <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d126      	bne.n	8002a82 <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a3c      	ldr	r2, [pc, #240]	; (8002b2c <HAL_ADC_ConfigChannel+0x800>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d004      	beq.n	8002a48 <HAL_ADC_ConfigChannel+0x71c>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a3b      	ldr	r2, [pc, #236]	; (8002b30 <HAL_ADC_ConfigChannel+0x804>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d15d      	bne.n	8002b04 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a4c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a50:	4619      	mov	r1, r3
 8002a52:	4834      	ldr	r0, [pc, #208]	; (8002b24 <HAL_ADC_ConfigChannel+0x7f8>)
 8002a54:	f7fe ff0b 	bl	800186e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a58:	4b36      	ldr	r3, [pc, #216]	; (8002b34 <HAL_ADC_ConfigChannel+0x808>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	099b      	lsrs	r3, r3, #6
 8002a5e:	4a36      	ldr	r2, [pc, #216]	; (8002b38 <HAL_ADC_ConfigChannel+0x80c>)
 8002a60:	fba2 2303 	umull	r2, r3, r2, r3
 8002a64:	099b      	lsrs	r3, r3, #6
 8002a66:	1c5a      	adds	r2, r3, #1
 8002a68:	4613      	mov	r3, r2
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	4413      	add	r3, r2
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a72:	e002      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	3b01      	subs	r3, #1
 8002a78:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1f9      	bne.n	8002a74 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a80:	e040      	b.n	8002b04 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a2d      	ldr	r2, [pc, #180]	; (8002b3c <HAL_ADC_ConfigChannel+0x810>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d118      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x792>
 8002a8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d112      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a23      	ldr	r2, [pc, #140]	; (8002b2c <HAL_ADC_ConfigChannel+0x800>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d004      	beq.n	8002aac <HAL_ADC_ConfigChannel+0x780>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a22      	ldr	r2, [pc, #136]	; (8002b30 <HAL_ADC_ConfigChannel+0x804>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d12d      	bne.n	8002b08 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002aac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ab0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	481b      	ldr	r0, [pc, #108]	; (8002b24 <HAL_ADC_ConfigChannel+0x7f8>)
 8002ab8:	f7fe fed9 	bl	800186e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002abc:	e024      	b.n	8002b08 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a1f      	ldr	r2, [pc, #124]	; (8002b40 <HAL_ADC_ConfigChannel+0x814>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d120      	bne.n	8002b0a <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ac8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002acc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d11a      	bne.n	8002b0a <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a14      	ldr	r2, [pc, #80]	; (8002b2c <HAL_ADC_ConfigChannel+0x800>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d115      	bne.n	8002b0a <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ade:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ae2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	480e      	ldr	r0, [pc, #56]	; (8002b24 <HAL_ADC_ConfigChannel+0x7f8>)
 8002aea:	f7fe fec0 	bl	800186e <LL_ADC_SetCommonPathInternalCh>
 8002aee:	e00c      	b.n	8002b0a <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002af4:	f043 0220 	orr.w	r2, r3, #32
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002b02:	e002      	b.n	8002b0a <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b04:	bf00      	nop
 8002b06:	e000      	b.n	8002b0a <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b08:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002b12:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	37d8      	adds	r7, #216	; 0xd8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	80080000 	.word	0x80080000
 8002b24:	50040300 	.word	0x50040300
 8002b28:	c7520000 	.word	0xc7520000
 8002b2c:	50040000 	.word	0x50040000
 8002b30:	50040200 	.word	0x50040200
 8002b34:	20000000 	.word	0x20000000
 8002b38:	053e2d63 	.word	0x053e2d63
 8002b3c:	cb840000 	.word	0xcb840000
 8002b40:	80000001 	.word	0x80000001

08002b44 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b088      	sub	sp, #32
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff f87e 	bl	8001c5c <LL_ADC_REG_IsConversionOngoing>
 8002b60:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff f89f 	bl	8001caa <LL_ADC_INJ_IsConversionOngoing>
 8002b6c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d103      	bne.n	8002b7c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f000 8098 	beq.w	8002cac <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d02a      	beq.n	8002be0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	7e5b      	ldrb	r3, [r3, #25]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d126      	bne.n	8002be0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	7e1b      	ldrb	r3, [r3, #24]
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d122      	bne.n	8002be0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002b9e:	e014      	b.n	8002bca <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	4a45      	ldr	r2, [pc, #276]	; (8002cb8 <ADC_ConversionStop+0x174>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d90d      	bls.n	8002bc4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bac:	f043 0210 	orr.w	r2, r3, #16
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb8:	f043 0201 	orr.w	r2, r3, #1
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e074      	b.n	8002cae <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bd4:	2b40      	cmp	r3, #64	; 0x40
 8002bd6:	d1e3      	bne.n	8002ba0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2240      	movs	r2, #64	; 0x40
 8002bde:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d014      	beq.n	8002c10 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff f836 	bl	8001c5c <LL_ADC_REG_IsConversionOngoing>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00c      	beq.n	8002c10 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7fe fff3 	bl	8001be6 <LL_ADC_IsDisableOngoing>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d104      	bne.n	8002c10 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7ff f812 	bl	8001c34 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d014      	beq.n	8002c40 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7ff f845 	bl	8001caa <LL_ADC_INJ_IsConversionOngoing>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00c      	beq.n	8002c40 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fe ffdb 	bl	8001be6 <LL_ADC_IsDisableOngoing>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d104      	bne.n	8002c40 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff f821 	bl	8001c82 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d005      	beq.n	8002c52 <ADC_ConversionStop+0x10e>
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	2b03      	cmp	r3, #3
 8002c4a:	d105      	bne.n	8002c58 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002c4c:	230c      	movs	r3, #12
 8002c4e:	617b      	str	r3, [r7, #20]
        break;
 8002c50:	e005      	b.n	8002c5e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002c52:	2308      	movs	r3, #8
 8002c54:	617b      	str	r3, [r7, #20]
        break;
 8002c56:	e002      	b.n	8002c5e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002c58:	2304      	movs	r3, #4
 8002c5a:	617b      	str	r3, [r7, #20]
        break;
 8002c5c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002c5e:	f7fe fdc3 	bl	80017e8 <HAL_GetTick>
 8002c62:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002c64:	e01b      	b.n	8002c9e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002c66:	f7fe fdbf 	bl	80017e8 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b05      	cmp	r3, #5
 8002c72:	d914      	bls.n	8002c9e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	689a      	ldr	r2, [r3, #8]
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00d      	beq.n	8002c9e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c86:	f043 0210 	orr.w	r2, r3, #16
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c92:	f043 0201 	orr.w	r2, r3, #1
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e007      	b.n	8002cae <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	689a      	ldr	r2, [r3, #8]
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1dc      	bne.n	8002c66 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3720      	adds	r7, #32
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	a33fffff 	.word	0xa33fffff

08002cbc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7fe ff77 	bl	8001bc0 <LL_ADC_IsEnabled>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d169      	bne.n	8002dac <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	689a      	ldr	r2, [r3, #8]
 8002cde:	4b36      	ldr	r3, [pc, #216]	; (8002db8 <ADC_Enable+0xfc>)
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00d      	beq.n	8002d02 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cea:	f043 0210 	orr.w	r2, r3, #16
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf6:	f043 0201 	orr.w	r2, r3, #1
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e055      	b.n	8002dae <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7fe ff32 	bl	8001b70 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002d0c:	482b      	ldr	r0, [pc, #172]	; (8002dbc <ADC_Enable+0x100>)
 8002d0e:	f7fe fdc1 	bl	8001894 <LL_ADC_GetCommonPathInternalCh>
 8002d12:	4603      	mov	r3, r0
 8002d14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d013      	beq.n	8002d44 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d1c:	4b28      	ldr	r3, [pc, #160]	; (8002dc0 <ADC_Enable+0x104>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	099b      	lsrs	r3, r3, #6
 8002d22:	4a28      	ldr	r2, [pc, #160]	; (8002dc4 <ADC_Enable+0x108>)
 8002d24:	fba2 2303 	umull	r2, r3, r2, r3
 8002d28:	099b      	lsrs	r3, r3, #6
 8002d2a:	1c5a      	adds	r2, r3, #1
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	4413      	add	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002d36:	e002      	b.n	8002d3e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d1f9      	bne.n	8002d38 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002d44:	f7fe fd50 	bl	80017e8 <HAL_GetTick>
 8002d48:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d4a:	e028      	b.n	8002d9e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7fe ff35 	bl	8001bc0 <LL_ADC_IsEnabled>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d104      	bne.n	8002d66 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7fe ff05 	bl	8001b70 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d66:	f7fe fd3f 	bl	80017e8 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d914      	bls.n	8002d9e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d00d      	beq.n	8002d9e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d86:	f043 0210 	orr.w	r2, r3, #16
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d92:	f043 0201 	orr.w	r2, r3, #1
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e007      	b.n	8002dae <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d1cf      	bne.n	8002d4c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3710      	adds	r7, #16
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	8000003f 	.word	0x8000003f
 8002dbc:	50040300 	.word	0x50040300
 8002dc0:	20000000 	.word	0x20000000
 8002dc4:	053e2d63 	.word	0x053e2d63

08002dc8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7fe ff06 	bl	8001be6 <LL_ADC_IsDisableOngoing>
 8002dda:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7fe feed 	bl	8001bc0 <LL_ADC_IsEnabled>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d047      	beq.n	8002e7c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d144      	bne.n	8002e7c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f003 030d 	and.w	r3, r3, #13
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d10c      	bne.n	8002e1a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7fe fec7 	bl	8001b98 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2203      	movs	r2, #3
 8002e10:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e12:	f7fe fce9 	bl	80017e8 <HAL_GetTick>
 8002e16:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e18:	e029      	b.n	8002e6e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e1e:	f043 0210 	orr.w	r2, r3, #16
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e2a:	f043 0201 	orr.w	r2, r3, #1
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e023      	b.n	8002e7e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e36:	f7fe fcd7 	bl	80017e8 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d914      	bls.n	8002e6e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00d      	beq.n	8002e6e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e56:	f043 0210 	orr.w	r2, r3, #16
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e62:	f043 0201 	orr.w	r2, r3, #1
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e007      	b.n	8002e7e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f003 0301 	and.w	r3, r3, #1
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1dc      	bne.n	8002e36 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3710      	adds	r7, #16
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <LL_ADC_IsEnabled>:
{
 8002e86:	b480      	push	{r7}
 8002e88:	b083      	sub	sp, #12
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d101      	bne.n	8002e9e <LL_ADC_IsEnabled+0x18>
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e000      	b.n	8002ea0 <LL_ADC_IsEnabled+0x1a>
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <LL_ADC_REG_IsConversionOngoing>:
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f003 0304 	and.w	r3, r3, #4
 8002ebc:	2b04      	cmp	r3, #4
 8002ebe:	d101      	bne.n	8002ec4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e000      	b.n	8002ec6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	370c      	adds	r7, #12
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
	...

08002ed4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002ed4:	b590      	push	{r4, r7, lr}
 8002ed6:	b0a1      	sub	sp, #132	; 0x84
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d101      	bne.n	8002ef2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002eee:	2302      	movs	r3, #2
 8002ef0:	e093      	b.n	800301a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002efa:	2300      	movs	r3, #0
 8002efc:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002efe:	2300      	movs	r3, #0
 8002f00:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a47      	ldr	r2, [pc, #284]	; (8003024 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d102      	bne.n	8002f12 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002f0c:	4b46      	ldr	r3, [pc, #280]	; (8003028 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002f0e:	60fb      	str	r3, [r7, #12]
 8002f10:	e001      	b.n	8002f16 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002f12:	2300      	movs	r3, #0
 8002f14:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d10b      	bne.n	8002f34 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f20:	f043 0220 	orr.w	r2, r3, #32
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e072      	b.n	800301a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7ff ffb8 	bl	8002eac <LL_ADC_REG_IsConversionOngoing>
 8002f3c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7ff ffb2 	bl	8002eac <LL_ADC_REG_IsConversionOngoing>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d154      	bne.n	8002ff8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002f4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d151      	bne.n	8002ff8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002f54:	4b35      	ldr	r3, [pc, #212]	; (800302c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002f56:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d02c      	beq.n	8002fba <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002f60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	6859      	ldr	r1, [r3, #4]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002f72:	035b      	lsls	r3, r3, #13
 8002f74:	430b      	orrs	r3, r1
 8002f76:	431a      	orrs	r2, r3
 8002f78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f7a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f7c:	4829      	ldr	r0, [pc, #164]	; (8003024 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002f7e:	f7ff ff82 	bl	8002e86 <LL_ADC_IsEnabled>
 8002f82:	4604      	mov	r4, r0
 8002f84:	4828      	ldr	r0, [pc, #160]	; (8003028 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002f86:	f7ff ff7e 	bl	8002e86 <LL_ADC_IsEnabled>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	431c      	orrs	r4, r3
 8002f8e:	4828      	ldr	r0, [pc, #160]	; (8003030 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002f90:	f7ff ff79 	bl	8002e86 <LL_ADC_IsEnabled>
 8002f94:	4603      	mov	r3, r0
 8002f96:	4323      	orrs	r3, r4
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d137      	bne.n	800300c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002f9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002fa4:	f023 030f 	bic.w	r3, r3, #15
 8002fa8:	683a      	ldr	r2, [r7, #0]
 8002faa:	6811      	ldr	r1, [r2, #0]
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	6892      	ldr	r2, [r2, #8]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fb6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002fb8:	e028      	b.n	800300c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002fba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fc4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002fc6:	4817      	ldr	r0, [pc, #92]	; (8003024 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002fc8:	f7ff ff5d 	bl	8002e86 <LL_ADC_IsEnabled>
 8002fcc:	4604      	mov	r4, r0
 8002fce:	4816      	ldr	r0, [pc, #88]	; (8003028 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002fd0:	f7ff ff59 	bl	8002e86 <LL_ADC_IsEnabled>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	431c      	orrs	r4, r3
 8002fd8:	4815      	ldr	r0, [pc, #84]	; (8003030 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002fda:	f7ff ff54 	bl	8002e86 <LL_ADC_IsEnabled>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	4323      	orrs	r3, r4
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d112      	bne.n	800300c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002fe6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002fee:	f023 030f 	bic.w	r3, r3, #15
 8002ff2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002ff4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ff6:	e009      	b.n	800300c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ffc:	f043 0220 	orr.w	r2, r3, #32
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800300a:	e000      	b.n	800300e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800300c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003016:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800301a:	4618      	mov	r0, r3
 800301c:	3784      	adds	r7, #132	; 0x84
 800301e:	46bd      	mov	sp, r7
 8003020:	bd90      	pop	{r4, r7, pc}
 8003022:	bf00      	nop
 8003024:	50040000 	.word	0x50040000
 8003028:	50040100 	.word	0x50040100
 800302c:	50040300 	.word	0x50040300
 8003030:	50040200 	.word	0x50040200

08003034 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003034:	b480      	push	{r7}
 8003036:	b085      	sub	sp, #20
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003044:	4b0c      	ldr	r3, [pc, #48]	; (8003078 <__NVIC_SetPriorityGrouping+0x44>)
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003050:	4013      	ands	r3, r2
 8003052:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800305c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003060:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003064:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003066:	4a04      	ldr	r2, [pc, #16]	; (8003078 <__NVIC_SetPriorityGrouping+0x44>)
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	60d3      	str	r3, [r2, #12]
}
 800306c:	bf00      	nop
 800306e:	3714      	adds	r7, #20
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr
 8003078:	e000ed00 	.word	0xe000ed00

0800307c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003080:	4b04      	ldr	r3, [pc, #16]	; (8003094 <__NVIC_GetPriorityGrouping+0x18>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	0a1b      	lsrs	r3, r3, #8
 8003086:	f003 0307 	and.w	r3, r3, #7
}
 800308a:	4618      	mov	r0, r3
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr
 8003094:	e000ed00 	.word	0xe000ed00

08003098 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	4603      	mov	r3, r0
 80030a0:	6039      	str	r1, [r7, #0]
 80030a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	db0a      	blt.n	80030c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	b2da      	uxtb	r2, r3
 80030b0:	490c      	ldr	r1, [pc, #48]	; (80030e4 <__NVIC_SetPriority+0x4c>)
 80030b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b6:	0112      	lsls	r2, r2, #4
 80030b8:	b2d2      	uxtb	r2, r2
 80030ba:	440b      	add	r3, r1
 80030bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030c0:	e00a      	b.n	80030d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	b2da      	uxtb	r2, r3
 80030c6:	4908      	ldr	r1, [pc, #32]	; (80030e8 <__NVIC_SetPriority+0x50>)
 80030c8:	79fb      	ldrb	r3, [r7, #7]
 80030ca:	f003 030f 	and.w	r3, r3, #15
 80030ce:	3b04      	subs	r3, #4
 80030d0:	0112      	lsls	r2, r2, #4
 80030d2:	b2d2      	uxtb	r2, r2
 80030d4:	440b      	add	r3, r1
 80030d6:	761a      	strb	r2, [r3, #24]
}
 80030d8:	bf00      	nop
 80030da:	370c      	adds	r7, #12
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr
 80030e4:	e000e100 	.word	0xe000e100
 80030e8:	e000ed00 	.word	0xe000ed00

080030ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b089      	sub	sp, #36	; 0x24
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f003 0307 	and.w	r3, r3, #7
 80030fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	f1c3 0307 	rsb	r3, r3, #7
 8003106:	2b04      	cmp	r3, #4
 8003108:	bf28      	it	cs
 800310a:	2304      	movcs	r3, #4
 800310c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	3304      	adds	r3, #4
 8003112:	2b06      	cmp	r3, #6
 8003114:	d902      	bls.n	800311c <NVIC_EncodePriority+0x30>
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	3b03      	subs	r3, #3
 800311a:	e000      	b.n	800311e <NVIC_EncodePriority+0x32>
 800311c:	2300      	movs	r3, #0
 800311e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003120:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	fa02 f303 	lsl.w	r3, r2, r3
 800312a:	43da      	mvns	r2, r3
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	401a      	ands	r2, r3
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003134:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	fa01 f303 	lsl.w	r3, r1, r3
 800313e:	43d9      	mvns	r1, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003144:	4313      	orrs	r3, r2
         );
}
 8003146:	4618      	mov	r0, r3
 8003148:	3724      	adds	r7, #36	; 0x24
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
	...

08003154 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	3b01      	subs	r3, #1
 8003160:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003164:	d301      	bcc.n	800316a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003166:	2301      	movs	r3, #1
 8003168:	e00f      	b.n	800318a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800316a:	4a0a      	ldr	r2, [pc, #40]	; (8003194 <SysTick_Config+0x40>)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	3b01      	subs	r3, #1
 8003170:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003172:	210f      	movs	r1, #15
 8003174:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003178:	f7ff ff8e 	bl	8003098 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800317c:	4b05      	ldr	r3, [pc, #20]	; (8003194 <SysTick_Config+0x40>)
 800317e:	2200      	movs	r2, #0
 8003180:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003182:	4b04      	ldr	r3, [pc, #16]	; (8003194 <SysTick_Config+0x40>)
 8003184:	2207      	movs	r2, #7
 8003186:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003188:	2300      	movs	r3, #0
}
 800318a:	4618      	mov	r0, r3
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	e000e010 	.word	0xe000e010

08003198 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f7ff ff47 	bl	8003034 <__NVIC_SetPriorityGrouping>
}
 80031a6:	bf00      	nop
 80031a8:	3708      	adds	r7, #8
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}

080031ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031ae:	b580      	push	{r7, lr}
 80031b0:	b086      	sub	sp, #24
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	4603      	mov	r3, r0
 80031b6:	60b9      	str	r1, [r7, #8]
 80031b8:	607a      	str	r2, [r7, #4]
 80031ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80031bc:	2300      	movs	r3, #0
 80031be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80031c0:	f7ff ff5c 	bl	800307c <__NVIC_GetPriorityGrouping>
 80031c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	68b9      	ldr	r1, [r7, #8]
 80031ca:	6978      	ldr	r0, [r7, #20]
 80031cc:	f7ff ff8e 	bl	80030ec <NVIC_EncodePriority>
 80031d0:	4602      	mov	r2, r0
 80031d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031d6:	4611      	mov	r1, r2
 80031d8:	4618      	mov	r0, r3
 80031da:	f7ff ff5d 	bl	8003098 <__NVIC_SetPriority>
}
 80031de:	bf00      	nop
 80031e0:	3718      	adds	r7, #24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b082      	sub	sp, #8
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f7ff ffb0 	bl	8003154 <SysTick_Config>
 80031f4:	4603      	mov	r3, r0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
	...

08003200 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003200:	b480      	push	{r7}
 8003202:	b087      	sub	sp, #28
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800320a:	2300      	movs	r3, #0
 800320c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800320e:	e166      	b.n	80034de <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	2101      	movs	r1, #1
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	fa01 f303 	lsl.w	r3, r1, r3
 800321c:	4013      	ands	r3, r2
 800321e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2b00      	cmp	r3, #0
 8003224:	f000 8158 	beq.w	80034d8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f003 0303 	and.w	r3, r3, #3
 8003230:	2b01      	cmp	r3, #1
 8003232:	d005      	beq.n	8003240 <HAL_GPIO_Init+0x40>
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f003 0303 	and.w	r3, r3, #3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d130      	bne.n	80032a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	2203      	movs	r2, #3
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	43db      	mvns	r3, r3
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	4013      	ands	r3, r2
 8003256:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	68da      	ldr	r2, [r3, #12]
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	fa02 f303 	lsl.w	r3, r2, r3
 8003264:	693a      	ldr	r2, [r7, #16]
 8003266:	4313      	orrs	r3, r2
 8003268:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003276:	2201      	movs	r2, #1
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	fa02 f303 	lsl.w	r3, r2, r3
 800327e:	43db      	mvns	r3, r3
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	4013      	ands	r3, r2
 8003284:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	091b      	lsrs	r3, r3, #4
 800328c:	f003 0201 	and.w	r2, r3, #1
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	fa02 f303 	lsl.w	r3, r2, r3
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	4313      	orrs	r3, r2
 800329a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f003 0303 	and.w	r3, r3, #3
 80032aa:	2b03      	cmp	r3, #3
 80032ac:	d017      	beq.n	80032de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	2203      	movs	r2, #3
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	43db      	mvns	r3, r3
 80032c0:	693a      	ldr	r2, [r7, #16]
 80032c2:	4013      	ands	r3, r2
 80032c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	689a      	ldr	r2, [r3, #8]
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	693a      	ldr	r2, [r7, #16]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f003 0303 	and.w	r3, r3, #3
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d123      	bne.n	8003332 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	08da      	lsrs	r2, r3, #3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	3208      	adds	r2, #8
 80032f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	f003 0307 	and.w	r3, r3, #7
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	220f      	movs	r2, #15
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	43db      	mvns	r3, r3
 8003308:	693a      	ldr	r2, [r7, #16]
 800330a:	4013      	ands	r3, r2
 800330c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	691a      	ldr	r2, [r3, #16]
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f003 0307 	and.w	r3, r3, #7
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	4313      	orrs	r3, r2
 8003322:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	08da      	lsrs	r2, r3, #3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	3208      	adds	r2, #8
 800332c:	6939      	ldr	r1, [r7, #16]
 800332e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	005b      	lsls	r3, r3, #1
 800333c:	2203      	movs	r2, #3
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	43db      	mvns	r3, r3
 8003344:	693a      	ldr	r2, [r7, #16]
 8003346:	4013      	ands	r3, r2
 8003348:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f003 0203 	and.w	r2, r3, #3
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	fa02 f303 	lsl.w	r3, r2, r3
 800335a:	693a      	ldr	r2, [r7, #16]
 800335c:	4313      	orrs	r3, r2
 800335e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800336e:	2b00      	cmp	r3, #0
 8003370:	f000 80b2 	beq.w	80034d8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003374:	4b61      	ldr	r3, [pc, #388]	; (80034fc <HAL_GPIO_Init+0x2fc>)
 8003376:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003378:	4a60      	ldr	r2, [pc, #384]	; (80034fc <HAL_GPIO_Init+0x2fc>)
 800337a:	f043 0301 	orr.w	r3, r3, #1
 800337e:	6613      	str	r3, [r2, #96]	; 0x60
 8003380:	4b5e      	ldr	r3, [pc, #376]	; (80034fc <HAL_GPIO_Init+0x2fc>)
 8003382:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003384:	f003 0301 	and.w	r3, r3, #1
 8003388:	60bb      	str	r3, [r7, #8]
 800338a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800338c:	4a5c      	ldr	r2, [pc, #368]	; (8003500 <HAL_GPIO_Init+0x300>)
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	089b      	lsrs	r3, r3, #2
 8003392:	3302      	adds	r3, #2
 8003394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003398:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	f003 0303 	and.w	r3, r3, #3
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	220f      	movs	r2, #15
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	43db      	mvns	r3, r3
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	4013      	ands	r3, r2
 80033ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80033b6:	d02b      	beq.n	8003410 <HAL_GPIO_Init+0x210>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4a52      	ldr	r2, [pc, #328]	; (8003504 <HAL_GPIO_Init+0x304>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d025      	beq.n	800340c <HAL_GPIO_Init+0x20c>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	4a51      	ldr	r2, [pc, #324]	; (8003508 <HAL_GPIO_Init+0x308>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d01f      	beq.n	8003408 <HAL_GPIO_Init+0x208>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	4a50      	ldr	r2, [pc, #320]	; (800350c <HAL_GPIO_Init+0x30c>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d019      	beq.n	8003404 <HAL_GPIO_Init+0x204>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4a4f      	ldr	r2, [pc, #316]	; (8003510 <HAL_GPIO_Init+0x310>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d013      	beq.n	8003400 <HAL_GPIO_Init+0x200>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	4a4e      	ldr	r2, [pc, #312]	; (8003514 <HAL_GPIO_Init+0x314>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d00d      	beq.n	80033fc <HAL_GPIO_Init+0x1fc>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	4a4d      	ldr	r2, [pc, #308]	; (8003518 <HAL_GPIO_Init+0x318>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d007      	beq.n	80033f8 <HAL_GPIO_Init+0x1f8>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4a4c      	ldr	r2, [pc, #304]	; (800351c <HAL_GPIO_Init+0x31c>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d101      	bne.n	80033f4 <HAL_GPIO_Init+0x1f4>
 80033f0:	2307      	movs	r3, #7
 80033f2:	e00e      	b.n	8003412 <HAL_GPIO_Init+0x212>
 80033f4:	2308      	movs	r3, #8
 80033f6:	e00c      	b.n	8003412 <HAL_GPIO_Init+0x212>
 80033f8:	2306      	movs	r3, #6
 80033fa:	e00a      	b.n	8003412 <HAL_GPIO_Init+0x212>
 80033fc:	2305      	movs	r3, #5
 80033fe:	e008      	b.n	8003412 <HAL_GPIO_Init+0x212>
 8003400:	2304      	movs	r3, #4
 8003402:	e006      	b.n	8003412 <HAL_GPIO_Init+0x212>
 8003404:	2303      	movs	r3, #3
 8003406:	e004      	b.n	8003412 <HAL_GPIO_Init+0x212>
 8003408:	2302      	movs	r3, #2
 800340a:	e002      	b.n	8003412 <HAL_GPIO_Init+0x212>
 800340c:	2301      	movs	r3, #1
 800340e:	e000      	b.n	8003412 <HAL_GPIO_Init+0x212>
 8003410:	2300      	movs	r3, #0
 8003412:	697a      	ldr	r2, [r7, #20]
 8003414:	f002 0203 	and.w	r2, r2, #3
 8003418:	0092      	lsls	r2, r2, #2
 800341a:	4093      	lsls	r3, r2
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	4313      	orrs	r3, r2
 8003420:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003422:	4937      	ldr	r1, [pc, #220]	; (8003500 <HAL_GPIO_Init+0x300>)
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	089b      	lsrs	r3, r3, #2
 8003428:	3302      	adds	r3, #2
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003430:	4b3b      	ldr	r3, [pc, #236]	; (8003520 <HAL_GPIO_Init+0x320>)
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	43db      	mvns	r3, r3
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	4013      	ands	r3, r2
 800343e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d003      	beq.n	8003454 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800344c:	693a      	ldr	r2, [r7, #16]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	4313      	orrs	r3, r2
 8003452:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003454:	4a32      	ldr	r2, [pc, #200]	; (8003520 <HAL_GPIO_Init+0x320>)
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800345a:	4b31      	ldr	r3, [pc, #196]	; (8003520 <HAL_GPIO_Init+0x320>)
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	43db      	mvns	r3, r3
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	4013      	ands	r3, r2
 8003468:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	4313      	orrs	r3, r2
 800347c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800347e:	4a28      	ldr	r2, [pc, #160]	; (8003520 <HAL_GPIO_Init+0x320>)
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003484:	4b26      	ldr	r3, [pc, #152]	; (8003520 <HAL_GPIO_Init+0x320>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	43db      	mvns	r3, r3
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	4013      	ands	r3, r2
 8003492:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d003      	beq.n	80034a8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80034a0:	693a      	ldr	r2, [r7, #16]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80034a8:	4a1d      	ldr	r2, [pc, #116]	; (8003520 <HAL_GPIO_Init+0x320>)
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80034ae:	4b1c      	ldr	r3, [pc, #112]	; (8003520 <HAL_GPIO_Init+0x320>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	43db      	mvns	r3, r3
 80034b8:	693a      	ldr	r2, [r7, #16]
 80034ba:	4013      	ands	r3, r2
 80034bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d003      	beq.n	80034d2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80034d2:	4a13      	ldr	r2, [pc, #76]	; (8003520 <HAL_GPIO_Init+0x320>)
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	3301      	adds	r3, #1
 80034dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	fa22 f303 	lsr.w	r3, r2, r3
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f47f ae91 	bne.w	8003210 <HAL_GPIO_Init+0x10>
  }
}
 80034ee:	bf00      	nop
 80034f0:	bf00      	nop
 80034f2:	371c      	adds	r7, #28
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	40021000 	.word	0x40021000
 8003500:	40010000 	.word	0x40010000
 8003504:	48000400 	.word	0x48000400
 8003508:	48000800 	.word	0x48000800
 800350c:	48000c00 	.word	0x48000c00
 8003510:	48001000 	.word	0x48001000
 8003514:	48001400 	.word	0x48001400
 8003518:	48001800 	.word	0x48001800
 800351c:	48001c00 	.word	0x48001c00
 8003520:	40010400 	.word	0x40010400

08003524 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003524:	b480      	push	{r7}
 8003526:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003528:	4b04      	ldr	r3, [pc, #16]	; (800353c <HAL_PWREx_GetVoltageRange+0x18>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003530:	4618      	mov	r0, r3
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	40007000 	.word	0x40007000

08003540 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800354e:	d130      	bne.n	80035b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003550:	4b23      	ldr	r3, [pc, #140]	; (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003558:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800355c:	d038      	beq.n	80035d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800355e:	4b20      	ldr	r3, [pc, #128]	; (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003566:	4a1e      	ldr	r2, [pc, #120]	; (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003568:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800356c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800356e:	4b1d      	ldr	r3, [pc, #116]	; (80035e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2232      	movs	r2, #50	; 0x32
 8003574:	fb02 f303 	mul.w	r3, r2, r3
 8003578:	4a1b      	ldr	r2, [pc, #108]	; (80035e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800357a:	fba2 2303 	umull	r2, r3, r2, r3
 800357e:	0c9b      	lsrs	r3, r3, #18
 8003580:	3301      	adds	r3, #1
 8003582:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003584:	e002      	b.n	800358c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	3b01      	subs	r3, #1
 800358a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800358c:	4b14      	ldr	r3, [pc, #80]	; (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003594:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003598:	d102      	bne.n	80035a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1f2      	bne.n	8003586 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035a0:	4b0f      	ldr	r3, [pc, #60]	; (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035ac:	d110      	bne.n	80035d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e00f      	b.n	80035d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80035b2:	4b0b      	ldr	r3, [pc, #44]	; (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80035ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035be:	d007      	beq.n	80035d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80035c0:	4b07      	ldr	r3, [pc, #28]	; (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80035c8:	4a05      	ldr	r2, [pc, #20]	; (80035e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80035ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3714      	adds	r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	40007000 	.word	0x40007000
 80035e4:	20000000 	.word	0x20000000
 80035e8:	431bde83 	.word	0x431bde83

080035ec <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80035ec:	b480      	push	{r7}
 80035ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80035f0:	4b05      	ldr	r3, [pc, #20]	; (8003608 <HAL_PWREx_EnableVddIO2+0x1c>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	4a04      	ldr	r2, [pc, #16]	; (8003608 <HAL_PWREx_EnableVddIO2+0x1c>)
 80035f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80035fa:	6053      	str	r3, [r2, #4]
}
 80035fc:	bf00      	nop
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	40007000 	.word	0x40007000

0800360c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b088      	sub	sp, #32
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d102      	bne.n	8003620 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	f000 bc08 	b.w	8003e30 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003620:	4b96      	ldr	r3, [pc, #600]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f003 030c 	and.w	r3, r3, #12
 8003628:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800362a:	4b94      	ldr	r3, [pc, #592]	; (800387c <HAL_RCC_OscConfig+0x270>)
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	f003 0303 	and.w	r3, r3, #3
 8003632:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0310 	and.w	r3, r3, #16
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 80e4 	beq.w	800380a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d007      	beq.n	8003658 <HAL_RCC_OscConfig+0x4c>
 8003648:	69bb      	ldr	r3, [r7, #24]
 800364a:	2b0c      	cmp	r3, #12
 800364c:	f040 808b 	bne.w	8003766 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	2b01      	cmp	r3, #1
 8003654:	f040 8087 	bne.w	8003766 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003658:	4b88      	ldr	r3, [pc, #544]	; (800387c <HAL_RCC_OscConfig+0x270>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d005      	beq.n	8003670 <HAL_RCC_OscConfig+0x64>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d101      	bne.n	8003670 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e3df      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a1a      	ldr	r2, [r3, #32]
 8003674:	4b81      	ldr	r3, [pc, #516]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0308 	and.w	r3, r3, #8
 800367c:	2b00      	cmp	r3, #0
 800367e:	d004      	beq.n	800368a <HAL_RCC_OscConfig+0x7e>
 8003680:	4b7e      	ldr	r3, [pc, #504]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003688:	e005      	b.n	8003696 <HAL_RCC_OscConfig+0x8a>
 800368a:	4b7c      	ldr	r3, [pc, #496]	; (800387c <HAL_RCC_OscConfig+0x270>)
 800368c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003690:	091b      	lsrs	r3, r3, #4
 8003692:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003696:	4293      	cmp	r3, r2
 8003698:	d223      	bcs.n	80036e2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a1b      	ldr	r3, [r3, #32]
 800369e:	4618      	mov	r0, r3
 80036a0:	f000 fd92 	bl	80041c8 <RCC_SetFlashLatencyFromMSIRange>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e3c0      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036ae:	4b73      	ldr	r3, [pc, #460]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a72      	ldr	r2, [pc, #456]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80036b4:	f043 0308 	orr.w	r3, r3, #8
 80036b8:	6013      	str	r3, [r2, #0]
 80036ba:	4b70      	ldr	r3, [pc, #448]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a1b      	ldr	r3, [r3, #32]
 80036c6:	496d      	ldr	r1, [pc, #436]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036cc:	4b6b      	ldr	r3, [pc, #428]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	69db      	ldr	r3, [r3, #28]
 80036d8:	021b      	lsls	r3, r3, #8
 80036da:	4968      	ldr	r1, [pc, #416]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80036dc:	4313      	orrs	r3, r2
 80036de:	604b      	str	r3, [r1, #4]
 80036e0:	e025      	b.n	800372e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036e2:	4b66      	ldr	r3, [pc, #408]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a65      	ldr	r2, [pc, #404]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80036e8:	f043 0308 	orr.w	r3, r3, #8
 80036ec:	6013      	str	r3, [r2, #0]
 80036ee:	4b63      	ldr	r3, [pc, #396]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a1b      	ldr	r3, [r3, #32]
 80036fa:	4960      	ldr	r1, [pc, #384]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003700:	4b5e      	ldr	r3, [pc, #376]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	69db      	ldr	r3, [r3, #28]
 800370c:	021b      	lsls	r3, r3, #8
 800370e:	495b      	ldr	r1, [pc, #364]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003710:	4313      	orrs	r3, r2
 8003712:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d109      	bne.n	800372e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	4618      	mov	r0, r3
 8003720:	f000 fd52 	bl	80041c8 <RCC_SetFlashLatencyFromMSIRange>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e380      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800372e:	f000 fc87 	bl	8004040 <HAL_RCC_GetSysClockFreq>
 8003732:	4602      	mov	r2, r0
 8003734:	4b51      	ldr	r3, [pc, #324]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	091b      	lsrs	r3, r3, #4
 800373a:	f003 030f 	and.w	r3, r3, #15
 800373e:	4950      	ldr	r1, [pc, #320]	; (8003880 <HAL_RCC_OscConfig+0x274>)
 8003740:	5ccb      	ldrb	r3, [r1, r3]
 8003742:	f003 031f 	and.w	r3, r3, #31
 8003746:	fa22 f303 	lsr.w	r3, r2, r3
 800374a:	4a4e      	ldr	r2, [pc, #312]	; (8003884 <HAL_RCC_OscConfig+0x278>)
 800374c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800374e:	4b4e      	ldr	r3, [pc, #312]	; (8003888 <HAL_RCC_OscConfig+0x27c>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4618      	mov	r0, r3
 8003754:	f7fd fff8 	bl	8001748 <HAL_InitTick>
 8003758:	4603      	mov	r3, r0
 800375a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800375c:	7bfb      	ldrb	r3, [r7, #15]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d052      	beq.n	8003808 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003762:	7bfb      	ldrb	r3, [r7, #15]
 8003764:	e364      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d032      	beq.n	80037d4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800376e:	4b43      	ldr	r3, [pc, #268]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a42      	ldr	r2, [pc, #264]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003774:	f043 0301 	orr.w	r3, r3, #1
 8003778:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800377a:	f7fe f835 	bl	80017e8 <HAL_GetTick>
 800377e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003780:	e008      	b.n	8003794 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003782:	f7fe f831 	bl	80017e8 <HAL_GetTick>
 8003786:	4602      	mov	r2, r0
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	2b02      	cmp	r3, #2
 800378e:	d901      	bls.n	8003794 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e34d      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003794:	4b39      	ldr	r3, [pc, #228]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d0f0      	beq.n	8003782 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037a0:	4b36      	ldr	r3, [pc, #216]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a35      	ldr	r2, [pc, #212]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80037a6:	f043 0308 	orr.w	r3, r3, #8
 80037aa:	6013      	str	r3, [r2, #0]
 80037ac:	4b33      	ldr	r3, [pc, #204]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	4930      	ldr	r1, [pc, #192]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037be:	4b2f      	ldr	r3, [pc, #188]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	69db      	ldr	r3, [r3, #28]
 80037ca:	021b      	lsls	r3, r3, #8
 80037cc:	492b      	ldr	r1, [pc, #172]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	604b      	str	r3, [r1, #4]
 80037d2:	e01a      	b.n	800380a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80037d4:	4b29      	ldr	r3, [pc, #164]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a28      	ldr	r2, [pc, #160]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80037da:	f023 0301 	bic.w	r3, r3, #1
 80037de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037e0:	f7fe f802 	bl	80017e8 <HAL_GetTick>
 80037e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037e6:	e008      	b.n	80037fa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037e8:	f7fd fffe 	bl	80017e8 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e31a      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037fa:	4b20      	ldr	r3, [pc, #128]	; (800387c <HAL_RCC_OscConfig+0x270>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0302 	and.w	r3, r3, #2
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1f0      	bne.n	80037e8 <HAL_RCC_OscConfig+0x1dc>
 8003806:	e000      	b.n	800380a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003808:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d073      	beq.n	80038fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	2b08      	cmp	r3, #8
 800381a:	d005      	beq.n	8003828 <HAL_RCC_OscConfig+0x21c>
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	2b0c      	cmp	r3, #12
 8003820:	d10e      	bne.n	8003840 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	2b03      	cmp	r3, #3
 8003826:	d10b      	bne.n	8003840 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003828:	4b14      	ldr	r3, [pc, #80]	; (800387c <HAL_RCC_OscConfig+0x270>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d063      	beq.n	80038fc <HAL_RCC_OscConfig+0x2f0>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d15f      	bne.n	80038fc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e2f7      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003848:	d106      	bne.n	8003858 <HAL_RCC_OscConfig+0x24c>
 800384a:	4b0c      	ldr	r3, [pc, #48]	; (800387c <HAL_RCC_OscConfig+0x270>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a0b      	ldr	r2, [pc, #44]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003850:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003854:	6013      	str	r3, [r2, #0]
 8003856:	e025      	b.n	80038a4 <HAL_RCC_OscConfig+0x298>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003860:	d114      	bne.n	800388c <HAL_RCC_OscConfig+0x280>
 8003862:	4b06      	ldr	r3, [pc, #24]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a05      	ldr	r2, [pc, #20]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003868:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800386c:	6013      	str	r3, [r2, #0]
 800386e:	4b03      	ldr	r3, [pc, #12]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a02      	ldr	r2, [pc, #8]	; (800387c <HAL_RCC_OscConfig+0x270>)
 8003874:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003878:	6013      	str	r3, [r2, #0]
 800387a:	e013      	b.n	80038a4 <HAL_RCC_OscConfig+0x298>
 800387c:	40021000 	.word	0x40021000
 8003880:	0800a06c 	.word	0x0800a06c
 8003884:	20000000 	.word	0x20000000
 8003888:	20000004 	.word	0x20000004
 800388c:	4ba0      	ldr	r3, [pc, #640]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a9f      	ldr	r2, [pc, #636]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003892:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003896:	6013      	str	r3, [r2, #0]
 8003898:	4b9d      	ldr	r3, [pc, #628]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a9c      	ldr	r2, [pc, #624]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 800389e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d013      	beq.n	80038d4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ac:	f7fd ff9c 	bl	80017e8 <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038b4:	f7fd ff98 	bl	80017e8 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b64      	cmp	r3, #100	; 0x64
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e2b4      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038c6:	4b92      	ldr	r3, [pc, #584]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d0f0      	beq.n	80038b4 <HAL_RCC_OscConfig+0x2a8>
 80038d2:	e014      	b.n	80038fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d4:	f7fd ff88 	bl	80017e8 <HAL_GetTick>
 80038d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038da:	e008      	b.n	80038ee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038dc:	f7fd ff84 	bl	80017e8 <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	2b64      	cmp	r3, #100	; 0x64
 80038e8:	d901      	bls.n	80038ee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e2a0      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038ee:	4b88      	ldr	r3, [pc, #544]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d1f0      	bne.n	80038dc <HAL_RCC_OscConfig+0x2d0>
 80038fa:	e000      	b.n	80038fe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d060      	beq.n	80039cc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	2b04      	cmp	r3, #4
 800390e:	d005      	beq.n	800391c <HAL_RCC_OscConfig+0x310>
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	2b0c      	cmp	r3, #12
 8003914:	d119      	bne.n	800394a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	2b02      	cmp	r3, #2
 800391a:	d116      	bne.n	800394a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800391c:	4b7c      	ldr	r3, [pc, #496]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003924:	2b00      	cmp	r3, #0
 8003926:	d005      	beq.n	8003934 <HAL_RCC_OscConfig+0x328>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e27d      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003934:	4b76      	ldr	r3, [pc, #472]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	061b      	lsls	r3, r3, #24
 8003942:	4973      	ldr	r1, [pc, #460]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003944:	4313      	orrs	r3, r2
 8003946:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003948:	e040      	b.n	80039cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d023      	beq.n	800399a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003952:	4b6f      	ldr	r3, [pc, #444]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a6e      	ldr	r2, [pc, #440]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003958:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800395c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800395e:	f7fd ff43 	bl	80017e8 <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003964:	e008      	b.n	8003978 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003966:	f7fd ff3f 	bl	80017e8 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d901      	bls.n	8003978 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e25b      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003978:	4b65      	ldr	r3, [pc, #404]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003980:	2b00      	cmp	r3, #0
 8003982:	d0f0      	beq.n	8003966 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003984:	4b62      	ldr	r3, [pc, #392]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	691b      	ldr	r3, [r3, #16]
 8003990:	061b      	lsls	r3, r3, #24
 8003992:	495f      	ldr	r1, [pc, #380]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003994:	4313      	orrs	r3, r2
 8003996:	604b      	str	r3, [r1, #4]
 8003998:	e018      	b.n	80039cc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800399a:	4b5d      	ldr	r3, [pc, #372]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a5c      	ldr	r2, [pc, #368]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 80039a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80039a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a6:	f7fd ff1f 	bl	80017e8 <HAL_GetTick>
 80039aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039ac:	e008      	b.n	80039c0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039ae:	f7fd ff1b 	bl	80017e8 <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d901      	bls.n	80039c0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e237      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039c0:	4b53      	ldr	r3, [pc, #332]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d1f0      	bne.n	80039ae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0308 	and.w	r3, r3, #8
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d03c      	beq.n	8003a52 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	695b      	ldr	r3, [r3, #20]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d01c      	beq.n	8003a1a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039e0:	4b4b      	ldr	r3, [pc, #300]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 80039e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039e6:	4a4a      	ldr	r2, [pc, #296]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 80039e8:	f043 0301 	orr.w	r3, r3, #1
 80039ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f0:	f7fd fefa 	bl	80017e8 <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039f8:	f7fd fef6 	bl	80017e8 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e212      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a0a:	4b41      	ldr	r3, [pc, #260]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003a0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d0ef      	beq.n	80039f8 <HAL_RCC_OscConfig+0x3ec>
 8003a18:	e01b      	b.n	8003a52 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a1a:	4b3d      	ldr	r3, [pc, #244]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003a1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a20:	4a3b      	ldr	r2, [pc, #236]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003a22:	f023 0301 	bic.w	r3, r3, #1
 8003a26:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a2a:	f7fd fedd 	bl	80017e8 <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a30:	e008      	b.n	8003a44 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a32:	f7fd fed9 	bl	80017e8 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e1f5      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a44:	4b32      	ldr	r3, [pc, #200]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003a46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d1ef      	bne.n	8003a32 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0304 	and.w	r3, r3, #4
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	f000 80a6 	beq.w	8003bac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a60:	2300      	movs	r3, #0
 8003a62:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003a64:	4b2a      	ldr	r3, [pc, #168]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d10d      	bne.n	8003a8c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a70:	4b27      	ldr	r3, [pc, #156]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a74:	4a26      	ldr	r2, [pc, #152]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003a76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a7a:	6593      	str	r3, [r2, #88]	; 0x58
 8003a7c:	4b24      	ldr	r3, [pc, #144]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a84:	60bb      	str	r3, [r7, #8]
 8003a86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a8c:	4b21      	ldr	r3, [pc, #132]	; (8003b14 <HAL_RCC_OscConfig+0x508>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d118      	bne.n	8003aca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a98:	4b1e      	ldr	r3, [pc, #120]	; (8003b14 <HAL_RCC_OscConfig+0x508>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a1d      	ldr	r2, [pc, #116]	; (8003b14 <HAL_RCC_OscConfig+0x508>)
 8003a9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aa2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aa4:	f7fd fea0 	bl	80017e8 <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aac:	f7fd fe9c 	bl	80017e8 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e1b8      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003abe:	4b15      	ldr	r3, [pc, #84]	; (8003b14 <HAL_RCC_OscConfig+0x508>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d0f0      	beq.n	8003aac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d108      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x4d8>
 8003ad2:	4b0f      	ldr	r3, [pc, #60]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ad8:	4a0d      	ldr	r2, [pc, #52]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003ada:	f043 0301 	orr.w	r3, r3, #1
 8003ade:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ae2:	e029      	b.n	8003b38 <HAL_RCC_OscConfig+0x52c>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	2b05      	cmp	r3, #5
 8003aea:	d115      	bne.n	8003b18 <HAL_RCC_OscConfig+0x50c>
 8003aec:	4b08      	ldr	r3, [pc, #32]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003af2:	4a07      	ldr	r2, [pc, #28]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003af4:	f043 0304 	orr.w	r3, r3, #4
 8003af8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003afc:	4b04      	ldr	r3, [pc, #16]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b02:	4a03      	ldr	r2, [pc, #12]	; (8003b10 <HAL_RCC_OscConfig+0x504>)
 8003b04:	f043 0301 	orr.w	r3, r3, #1
 8003b08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b0c:	e014      	b.n	8003b38 <HAL_RCC_OscConfig+0x52c>
 8003b0e:	bf00      	nop
 8003b10:	40021000 	.word	0x40021000
 8003b14:	40007000 	.word	0x40007000
 8003b18:	4b9d      	ldr	r3, [pc, #628]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b1e:	4a9c      	ldr	r2, [pc, #624]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003b20:	f023 0301 	bic.w	r3, r3, #1
 8003b24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b28:	4b99      	ldr	r3, [pc, #612]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b2e:	4a98      	ldr	r2, [pc, #608]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003b30:	f023 0304 	bic.w	r3, r3, #4
 8003b34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d016      	beq.n	8003b6e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b40:	f7fd fe52 	bl	80017e8 <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b46:	e00a      	b.n	8003b5e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b48:	f7fd fe4e 	bl	80017e8 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e168      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b5e:	4b8c      	ldr	r3, [pc, #560]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b64:	f003 0302 	and.w	r3, r3, #2
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d0ed      	beq.n	8003b48 <HAL_RCC_OscConfig+0x53c>
 8003b6c:	e015      	b.n	8003b9a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b6e:	f7fd fe3b 	bl	80017e8 <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b74:	e00a      	b.n	8003b8c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b76:	f7fd fe37 	bl	80017e8 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d901      	bls.n	8003b8c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e151      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b8c:	4b80      	ldr	r3, [pc, #512]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1ed      	bne.n	8003b76 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b9a:	7ffb      	ldrb	r3, [r7, #31]
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d105      	bne.n	8003bac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ba0:	4b7b      	ldr	r3, [pc, #492]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ba4:	4a7a      	ldr	r2, [pc, #488]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003ba6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003baa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0320 	and.w	r3, r3, #32
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d03c      	beq.n	8003c32 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d01c      	beq.n	8003bfa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003bc0:	4b73      	ldr	r3, [pc, #460]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003bc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003bc6:	4a72      	ldr	r2, [pc, #456]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003bc8:	f043 0301 	orr.w	r3, r3, #1
 8003bcc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bd0:	f7fd fe0a 	bl	80017e8 <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003bd8:	f7fd fe06 	bl	80017e8 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e122      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003bea:	4b69      	ldr	r3, [pc, #420]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003bec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003bf0:	f003 0302 	and.w	r3, r3, #2
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d0ef      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x5cc>
 8003bf8:	e01b      	b.n	8003c32 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003bfa:	4b65      	ldr	r3, [pc, #404]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003bfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c00:	4a63      	ldr	r2, [pc, #396]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003c02:	f023 0301 	bic.w	r3, r3, #1
 8003c06:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c0a:	f7fd fded 	bl	80017e8 <HAL_GetTick>
 8003c0e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c10:	e008      	b.n	8003c24 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c12:	f7fd fde9 	bl	80017e8 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d901      	bls.n	8003c24 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e105      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c24:	4b5a      	ldr	r3, [pc, #360]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003c26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c2a:	f003 0302 	and.w	r3, r3, #2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1ef      	bne.n	8003c12 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f000 80f9 	beq.w	8003e2e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	f040 80cf 	bne.w	8003de4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003c46:	4b52      	ldr	r3, [pc, #328]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	f003 0203 	and.w	r2, r3, #3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d12c      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c64:	3b01      	subs	r3, #1
 8003c66:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d123      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c76:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d11b      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c86:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d113      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c96:	085b      	lsrs	r3, r3, #1
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d109      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003caa:	085b      	lsrs	r3, r3, #1
 8003cac:	3b01      	subs	r3, #1
 8003cae:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d071      	beq.n	8003d98 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	2b0c      	cmp	r3, #12
 8003cb8:	d068      	beq.n	8003d8c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003cba:	4b35      	ldr	r3, [pc, #212]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d105      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003cc6:	4b32      	ldr	r3, [pc, #200]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e0ac      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003cd6:	4b2e      	ldr	r3, [pc, #184]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a2d      	ldr	r2, [pc, #180]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003cdc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ce0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ce2:	f7fd fd81 	bl	80017e8 <HAL_GetTick>
 8003ce6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ce8:	e008      	b.n	8003cfc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cea:	f7fd fd7d 	bl	80017e8 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e099      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cfc:	4b24      	ldr	r3, [pc, #144]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d1f0      	bne.n	8003cea <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d08:	4b21      	ldr	r3, [pc, #132]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003d0a:	68da      	ldr	r2, [r3, #12]
 8003d0c:	4b21      	ldr	r3, [pc, #132]	; (8003d94 <HAL_RCC_OscConfig+0x788>)
 8003d0e:	4013      	ands	r3, r2
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003d18:	3a01      	subs	r2, #1
 8003d1a:	0112      	lsls	r2, r2, #4
 8003d1c:	4311      	orrs	r1, r2
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d22:	0212      	lsls	r2, r2, #8
 8003d24:	4311      	orrs	r1, r2
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003d2a:	0852      	lsrs	r2, r2, #1
 8003d2c:	3a01      	subs	r2, #1
 8003d2e:	0552      	lsls	r2, r2, #21
 8003d30:	4311      	orrs	r1, r2
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003d36:	0852      	lsrs	r2, r2, #1
 8003d38:	3a01      	subs	r2, #1
 8003d3a:	0652      	lsls	r2, r2, #25
 8003d3c:	4311      	orrs	r1, r2
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d42:	06d2      	lsls	r2, r2, #27
 8003d44:	430a      	orrs	r2, r1
 8003d46:	4912      	ldr	r1, [pc, #72]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d4c:	4b10      	ldr	r3, [pc, #64]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a0f      	ldr	r2, [pc, #60]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003d52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d56:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d58:	4b0d      	ldr	r3, [pc, #52]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	4a0c      	ldr	r2, [pc, #48]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003d5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d62:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d64:	f7fd fd40 	bl	80017e8 <HAL_GetTick>
 8003d68:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d6c:	f7fd fd3c 	bl	80017e8 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e058      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d7e:	4b04      	ldr	r3, [pc, #16]	; (8003d90 <HAL_RCC_OscConfig+0x784>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d0f0      	beq.n	8003d6c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d8a:	e050      	b.n	8003e2e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e04f      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
 8003d90:	40021000 	.word	0x40021000
 8003d94:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d98:	4b27      	ldr	r3, [pc, #156]	; (8003e38 <HAL_RCC_OscConfig+0x82c>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d144      	bne.n	8003e2e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003da4:	4b24      	ldr	r3, [pc, #144]	; (8003e38 <HAL_RCC_OscConfig+0x82c>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a23      	ldr	r2, [pc, #140]	; (8003e38 <HAL_RCC_OscConfig+0x82c>)
 8003daa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003dae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003db0:	4b21      	ldr	r3, [pc, #132]	; (8003e38 <HAL_RCC_OscConfig+0x82c>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	4a20      	ldr	r2, [pc, #128]	; (8003e38 <HAL_RCC_OscConfig+0x82c>)
 8003db6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003dba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003dbc:	f7fd fd14 	bl	80017e8 <HAL_GetTick>
 8003dc0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dc2:	e008      	b.n	8003dd6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc4:	f7fd fd10 	bl	80017e8 <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e02c      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dd6:	4b18      	ldr	r3, [pc, #96]	; (8003e38 <HAL_RCC_OscConfig+0x82c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d0f0      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x7b8>
 8003de2:	e024      	b.n	8003e2e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	2b0c      	cmp	r3, #12
 8003de8:	d01f      	beq.n	8003e2a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dea:	4b13      	ldr	r3, [pc, #76]	; (8003e38 <HAL_RCC_OscConfig+0x82c>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a12      	ldr	r2, [pc, #72]	; (8003e38 <HAL_RCC_OscConfig+0x82c>)
 8003df0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003df4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df6:	f7fd fcf7 	bl	80017e8 <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dfe:	f7fd fcf3 	bl	80017e8 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e00f      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e10:	4b09      	ldr	r3, [pc, #36]	; (8003e38 <HAL_RCC_OscConfig+0x82c>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d1f0      	bne.n	8003dfe <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003e1c:	4b06      	ldr	r3, [pc, #24]	; (8003e38 <HAL_RCC_OscConfig+0x82c>)
 8003e1e:	68da      	ldr	r2, [r3, #12]
 8003e20:	4905      	ldr	r1, [pc, #20]	; (8003e38 <HAL_RCC_OscConfig+0x82c>)
 8003e22:	4b06      	ldr	r3, [pc, #24]	; (8003e3c <HAL_RCC_OscConfig+0x830>)
 8003e24:	4013      	ands	r3, r2
 8003e26:	60cb      	str	r3, [r1, #12]
 8003e28:	e001      	b.n	8003e2e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e000      	b.n	8003e30 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3720      	adds	r7, #32
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	40021000 	.word	0x40021000
 8003e3c:	feeefffc 	.word	0xfeeefffc

08003e40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d101      	bne.n	8003e54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e0e7      	b.n	8004024 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e54:	4b75      	ldr	r3, [pc, #468]	; (800402c <HAL_RCC_ClockConfig+0x1ec>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0307 	and.w	r3, r3, #7
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d910      	bls.n	8003e84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e62:	4b72      	ldr	r3, [pc, #456]	; (800402c <HAL_RCC_ClockConfig+0x1ec>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f023 0207 	bic.w	r2, r3, #7
 8003e6a:	4970      	ldr	r1, [pc, #448]	; (800402c <HAL_RCC_ClockConfig+0x1ec>)
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e72:	4b6e      	ldr	r3, [pc, #440]	; (800402c <HAL_RCC_ClockConfig+0x1ec>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0307 	and.w	r3, r3, #7
 8003e7a:	683a      	ldr	r2, [r7, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d001      	beq.n	8003e84 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e0cf      	b.n	8004024 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0302 	and.w	r3, r3, #2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d010      	beq.n	8003eb2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	689a      	ldr	r2, [r3, #8]
 8003e94:	4b66      	ldr	r3, [pc, #408]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d908      	bls.n	8003eb2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ea0:	4b63      	ldr	r3, [pc, #396]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	4960      	ldr	r1, [pc, #384]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d04c      	beq.n	8003f58 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	2b03      	cmp	r3, #3
 8003ec4:	d107      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ec6:	4b5a      	ldr	r3, [pc, #360]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d121      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e0a6      	b.n	8004024 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d107      	bne.n	8003eee <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ede:	4b54      	ldr	r3, [pc, #336]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d115      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e09a      	b.n	8004024 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d107      	bne.n	8003f06 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ef6:	4b4e      	ldr	r3, [pc, #312]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d109      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e08e      	b.n	8004024 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f06:	4b4a      	ldr	r3, [pc, #296]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d101      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e086      	b.n	8004024 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f16:	4b46      	ldr	r3, [pc, #280]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f023 0203 	bic.w	r2, r3, #3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	4943      	ldr	r1, [pc, #268]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003f24:	4313      	orrs	r3, r2
 8003f26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f28:	f7fd fc5e 	bl	80017e8 <HAL_GetTick>
 8003f2c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f2e:	e00a      	b.n	8003f46 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f30:	f7fd fc5a 	bl	80017e8 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d901      	bls.n	8003f46 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e06e      	b.n	8004024 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f46:	4b3a      	ldr	r3, [pc, #232]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 020c 	and.w	r2, r3, #12
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d1eb      	bne.n	8003f30 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d010      	beq.n	8003f86 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	689a      	ldr	r2, [r3, #8]
 8003f68:	4b31      	ldr	r3, [pc, #196]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d208      	bcs.n	8003f86 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f74:	4b2e      	ldr	r3, [pc, #184]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	492b      	ldr	r1, [pc, #172]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f86:	4b29      	ldr	r3, [pc, #164]	; (800402c <HAL_RCC_ClockConfig+0x1ec>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0307 	and.w	r3, r3, #7
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d210      	bcs.n	8003fb6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f94:	4b25      	ldr	r3, [pc, #148]	; (800402c <HAL_RCC_ClockConfig+0x1ec>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f023 0207 	bic.w	r2, r3, #7
 8003f9c:	4923      	ldr	r1, [pc, #140]	; (800402c <HAL_RCC_ClockConfig+0x1ec>)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fa4:	4b21      	ldr	r3, [pc, #132]	; (800402c <HAL_RCC_ClockConfig+0x1ec>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0307 	and.w	r3, r3, #7
 8003fac:	683a      	ldr	r2, [r7, #0]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d001      	beq.n	8003fb6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e036      	b.n	8004024 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0304 	and.w	r3, r3, #4
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d008      	beq.n	8003fd4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fc2:	4b1b      	ldr	r3, [pc, #108]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	4918      	ldr	r1, [pc, #96]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0308 	and.w	r3, r3, #8
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d009      	beq.n	8003ff4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fe0:	4b13      	ldr	r3, [pc, #76]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	691b      	ldr	r3, [r3, #16]
 8003fec:	00db      	lsls	r3, r3, #3
 8003fee:	4910      	ldr	r1, [pc, #64]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ff4:	f000 f824 	bl	8004040 <HAL_RCC_GetSysClockFreq>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	4b0d      	ldr	r3, [pc, #52]	; (8004030 <HAL_RCC_ClockConfig+0x1f0>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	091b      	lsrs	r3, r3, #4
 8004000:	f003 030f 	and.w	r3, r3, #15
 8004004:	490b      	ldr	r1, [pc, #44]	; (8004034 <HAL_RCC_ClockConfig+0x1f4>)
 8004006:	5ccb      	ldrb	r3, [r1, r3]
 8004008:	f003 031f 	and.w	r3, r3, #31
 800400c:	fa22 f303 	lsr.w	r3, r2, r3
 8004010:	4a09      	ldr	r2, [pc, #36]	; (8004038 <HAL_RCC_ClockConfig+0x1f8>)
 8004012:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004014:	4b09      	ldr	r3, [pc, #36]	; (800403c <HAL_RCC_ClockConfig+0x1fc>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4618      	mov	r0, r3
 800401a:	f7fd fb95 	bl	8001748 <HAL_InitTick>
 800401e:	4603      	mov	r3, r0
 8004020:	72fb      	strb	r3, [r7, #11]

  return status;
 8004022:	7afb      	ldrb	r3, [r7, #11]
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	40022000 	.word	0x40022000
 8004030:	40021000 	.word	0x40021000
 8004034:	0800a06c 	.word	0x0800a06c
 8004038:	20000000 	.word	0x20000000
 800403c:	20000004 	.word	0x20000004

08004040 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004040:	b480      	push	{r7}
 8004042:	b089      	sub	sp, #36	; 0x24
 8004044:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004046:	2300      	movs	r3, #0
 8004048:	61fb      	str	r3, [r7, #28]
 800404a:	2300      	movs	r3, #0
 800404c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800404e:	4b3e      	ldr	r3, [pc, #248]	; (8004148 <HAL_RCC_GetSysClockFreq+0x108>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f003 030c 	and.w	r3, r3, #12
 8004056:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004058:	4b3b      	ldr	r3, [pc, #236]	; (8004148 <HAL_RCC_GetSysClockFreq+0x108>)
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	f003 0303 	and.w	r3, r3, #3
 8004060:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d005      	beq.n	8004074 <HAL_RCC_GetSysClockFreq+0x34>
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	2b0c      	cmp	r3, #12
 800406c:	d121      	bne.n	80040b2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d11e      	bne.n	80040b2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004074:	4b34      	ldr	r3, [pc, #208]	; (8004148 <HAL_RCC_GetSysClockFreq+0x108>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0308 	and.w	r3, r3, #8
 800407c:	2b00      	cmp	r3, #0
 800407e:	d107      	bne.n	8004090 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004080:	4b31      	ldr	r3, [pc, #196]	; (8004148 <HAL_RCC_GetSysClockFreq+0x108>)
 8004082:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004086:	0a1b      	lsrs	r3, r3, #8
 8004088:	f003 030f 	and.w	r3, r3, #15
 800408c:	61fb      	str	r3, [r7, #28]
 800408e:	e005      	b.n	800409c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004090:	4b2d      	ldr	r3, [pc, #180]	; (8004148 <HAL_RCC_GetSysClockFreq+0x108>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	091b      	lsrs	r3, r3, #4
 8004096:	f003 030f 	and.w	r3, r3, #15
 800409a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800409c:	4a2b      	ldr	r2, [pc, #172]	; (800414c <HAL_RCC_GetSysClockFreq+0x10c>)
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040a4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d10d      	bne.n	80040c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040b0:	e00a      	b.n	80040c8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	2b04      	cmp	r3, #4
 80040b6:	d102      	bne.n	80040be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80040b8:	4b25      	ldr	r3, [pc, #148]	; (8004150 <HAL_RCC_GetSysClockFreq+0x110>)
 80040ba:	61bb      	str	r3, [r7, #24]
 80040bc:	e004      	b.n	80040c8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	2b08      	cmp	r3, #8
 80040c2:	d101      	bne.n	80040c8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80040c4:	4b23      	ldr	r3, [pc, #140]	; (8004154 <HAL_RCC_GetSysClockFreq+0x114>)
 80040c6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	2b0c      	cmp	r3, #12
 80040cc:	d134      	bne.n	8004138 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80040ce:	4b1e      	ldr	r3, [pc, #120]	; (8004148 <HAL_RCC_GetSysClockFreq+0x108>)
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	f003 0303 	and.w	r3, r3, #3
 80040d6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d003      	beq.n	80040e6 <HAL_RCC_GetSysClockFreq+0xa6>
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	2b03      	cmp	r3, #3
 80040e2:	d003      	beq.n	80040ec <HAL_RCC_GetSysClockFreq+0xac>
 80040e4:	e005      	b.n	80040f2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80040e6:	4b1a      	ldr	r3, [pc, #104]	; (8004150 <HAL_RCC_GetSysClockFreq+0x110>)
 80040e8:	617b      	str	r3, [r7, #20]
      break;
 80040ea:	e005      	b.n	80040f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80040ec:	4b19      	ldr	r3, [pc, #100]	; (8004154 <HAL_RCC_GetSysClockFreq+0x114>)
 80040ee:	617b      	str	r3, [r7, #20]
      break;
 80040f0:	e002      	b.n	80040f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	617b      	str	r3, [r7, #20]
      break;
 80040f6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040f8:	4b13      	ldr	r3, [pc, #76]	; (8004148 <HAL_RCC_GetSysClockFreq+0x108>)
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	091b      	lsrs	r3, r3, #4
 80040fe:	f003 0307 	and.w	r3, r3, #7
 8004102:	3301      	adds	r3, #1
 8004104:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004106:	4b10      	ldr	r3, [pc, #64]	; (8004148 <HAL_RCC_GetSysClockFreq+0x108>)
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	0a1b      	lsrs	r3, r3, #8
 800410c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004110:	697a      	ldr	r2, [r7, #20]
 8004112:	fb03 f202 	mul.w	r2, r3, r2
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	fbb2 f3f3 	udiv	r3, r2, r3
 800411c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800411e:	4b0a      	ldr	r3, [pc, #40]	; (8004148 <HAL_RCC_GetSysClockFreq+0x108>)
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	0e5b      	lsrs	r3, r3, #25
 8004124:	f003 0303 	and.w	r3, r3, #3
 8004128:	3301      	adds	r3, #1
 800412a:	005b      	lsls	r3, r3, #1
 800412c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	fbb2 f3f3 	udiv	r3, r2, r3
 8004136:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004138:	69bb      	ldr	r3, [r7, #24]
}
 800413a:	4618      	mov	r0, r3
 800413c:	3724      	adds	r7, #36	; 0x24
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	40021000 	.word	0x40021000
 800414c:	0800a084 	.word	0x0800a084
 8004150:	00f42400 	.word	0x00f42400
 8004154:	007a1200 	.word	0x007a1200

08004158 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004158:	b480      	push	{r7}
 800415a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800415c:	4b03      	ldr	r3, [pc, #12]	; (800416c <HAL_RCC_GetHCLKFreq+0x14>)
 800415e:	681b      	ldr	r3, [r3, #0]
}
 8004160:	4618      	mov	r0, r3
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	20000000 	.word	0x20000000

08004170 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004174:	f7ff fff0 	bl	8004158 <HAL_RCC_GetHCLKFreq>
 8004178:	4602      	mov	r2, r0
 800417a:	4b06      	ldr	r3, [pc, #24]	; (8004194 <HAL_RCC_GetPCLK1Freq+0x24>)
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	0a1b      	lsrs	r3, r3, #8
 8004180:	f003 0307 	and.w	r3, r3, #7
 8004184:	4904      	ldr	r1, [pc, #16]	; (8004198 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004186:	5ccb      	ldrb	r3, [r1, r3]
 8004188:	f003 031f 	and.w	r3, r3, #31
 800418c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004190:	4618      	mov	r0, r3
 8004192:	bd80      	pop	{r7, pc}
 8004194:	40021000 	.word	0x40021000
 8004198:	0800a07c 	.word	0x0800a07c

0800419c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80041a0:	f7ff ffda 	bl	8004158 <HAL_RCC_GetHCLKFreq>
 80041a4:	4602      	mov	r2, r0
 80041a6:	4b06      	ldr	r3, [pc, #24]	; (80041c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	0adb      	lsrs	r3, r3, #11
 80041ac:	f003 0307 	and.w	r3, r3, #7
 80041b0:	4904      	ldr	r1, [pc, #16]	; (80041c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80041b2:	5ccb      	ldrb	r3, [r1, r3]
 80041b4:	f003 031f 	and.w	r3, r3, #31
 80041b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041bc:	4618      	mov	r0, r3
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40021000 	.word	0x40021000
 80041c4:	0800a07c 	.word	0x0800a07c

080041c8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b086      	sub	sp, #24
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80041d0:	2300      	movs	r3, #0
 80041d2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80041d4:	4b2a      	ldr	r3, [pc, #168]	; (8004280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d003      	beq.n	80041e8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80041e0:	f7ff f9a0 	bl	8003524 <HAL_PWREx_GetVoltageRange>
 80041e4:	6178      	str	r0, [r7, #20]
 80041e6:	e014      	b.n	8004212 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80041e8:	4b25      	ldr	r3, [pc, #148]	; (8004280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ec:	4a24      	ldr	r2, [pc, #144]	; (8004280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041f2:	6593      	str	r3, [r2, #88]	; 0x58
 80041f4:	4b22      	ldr	r3, [pc, #136]	; (8004280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80041f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041fc:	60fb      	str	r3, [r7, #12]
 80041fe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004200:	f7ff f990 	bl	8003524 <HAL_PWREx_GetVoltageRange>
 8004204:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004206:	4b1e      	ldr	r3, [pc, #120]	; (8004280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800420a:	4a1d      	ldr	r2, [pc, #116]	; (8004280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800420c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004210:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004218:	d10b      	bne.n	8004232 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2b80      	cmp	r3, #128	; 0x80
 800421e:	d919      	bls.n	8004254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2ba0      	cmp	r3, #160	; 0xa0
 8004224:	d902      	bls.n	800422c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004226:	2302      	movs	r3, #2
 8004228:	613b      	str	r3, [r7, #16]
 800422a:	e013      	b.n	8004254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800422c:	2301      	movs	r3, #1
 800422e:	613b      	str	r3, [r7, #16]
 8004230:	e010      	b.n	8004254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2b80      	cmp	r3, #128	; 0x80
 8004236:	d902      	bls.n	800423e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004238:	2303      	movs	r3, #3
 800423a:	613b      	str	r3, [r7, #16]
 800423c:	e00a      	b.n	8004254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2b80      	cmp	r3, #128	; 0x80
 8004242:	d102      	bne.n	800424a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004244:	2302      	movs	r3, #2
 8004246:	613b      	str	r3, [r7, #16]
 8004248:	e004      	b.n	8004254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2b70      	cmp	r3, #112	; 0x70
 800424e:	d101      	bne.n	8004254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004250:	2301      	movs	r3, #1
 8004252:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004254:	4b0b      	ldr	r3, [pc, #44]	; (8004284 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f023 0207 	bic.w	r2, r3, #7
 800425c:	4909      	ldr	r1, [pc, #36]	; (8004284 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	4313      	orrs	r3, r2
 8004262:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004264:	4b07      	ldr	r3, [pc, #28]	; (8004284 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0307 	and.w	r3, r3, #7
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	429a      	cmp	r2, r3
 8004270:	d001      	beq.n	8004276 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e000      	b.n	8004278 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3718      	adds	r7, #24
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	40021000 	.word	0x40021000
 8004284:	40022000 	.word	0x40022000

08004288 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004290:	2300      	movs	r3, #0
 8004292:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004294:	2300      	movs	r3, #0
 8004296:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d041      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042a8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80042ac:	d02a      	beq.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80042ae:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80042b2:	d824      	bhi.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x76>
 80042b4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80042b8:	d008      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80042ba:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80042be:	d81e      	bhi.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x76>
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00a      	beq.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x52>
 80042c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042c8:	d010      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x64>
 80042ca:	e018      	b.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80042cc:	4b86      	ldr	r3, [pc, #536]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	4a85      	ldr	r2, [pc, #532]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042d6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042d8:	e015      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	3304      	adds	r3, #4
 80042de:	2100      	movs	r1, #0
 80042e0:	4618      	mov	r0, r3
 80042e2:	f000 facd 	bl	8004880 <RCCEx_PLLSAI1_Config>
 80042e6:	4603      	mov	r3, r0
 80042e8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042ea:	e00c      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	3320      	adds	r3, #32
 80042f0:	2100      	movs	r1, #0
 80042f2:	4618      	mov	r0, r3
 80042f4:	f000 fbb6 	bl	8004a64 <RCCEx_PLLSAI2_Config>
 80042f8:	4603      	mov	r3, r0
 80042fa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80042fc:	e003      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	74fb      	strb	r3, [r7, #19]
      break;
 8004302:	e000      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004304:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004306:	7cfb      	ldrb	r3, [r7, #19]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d10b      	bne.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800430c:	4b76      	ldr	r3, [pc, #472]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800430e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004312:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800431a:	4973      	ldr	r1, [pc, #460]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800431c:	4313      	orrs	r3, r2
 800431e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004322:	e001      	b.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004324:	7cfb      	ldrb	r3, [r7, #19]
 8004326:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d041      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004338:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800433c:	d02a      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800433e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004342:	d824      	bhi.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004344:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004348:	d008      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800434a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800434e:	d81e      	bhi.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004350:	2b00      	cmp	r3, #0
 8004352:	d00a      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004354:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004358:	d010      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800435a:	e018      	b.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800435c:	4b62      	ldr	r3, [pc, #392]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	4a61      	ldr	r2, [pc, #388]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004362:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004366:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004368:	e015      	b.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	3304      	adds	r3, #4
 800436e:	2100      	movs	r1, #0
 8004370:	4618      	mov	r0, r3
 8004372:	f000 fa85 	bl	8004880 <RCCEx_PLLSAI1_Config>
 8004376:	4603      	mov	r3, r0
 8004378:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800437a:	e00c      	b.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	3320      	adds	r3, #32
 8004380:	2100      	movs	r1, #0
 8004382:	4618      	mov	r0, r3
 8004384:	f000 fb6e 	bl	8004a64 <RCCEx_PLLSAI2_Config>
 8004388:	4603      	mov	r3, r0
 800438a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800438c:	e003      	b.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	74fb      	strb	r3, [r7, #19]
      break;
 8004392:	e000      	b.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004394:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004396:	7cfb      	ldrb	r3, [r7, #19]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d10b      	bne.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800439c:	4b52      	ldr	r3, [pc, #328]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800439e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043a2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043aa:	494f      	ldr	r1, [pc, #316]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80043b2:	e001      	b.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043b4:	7cfb      	ldrb	r3, [r7, #19]
 80043b6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	f000 80a0 	beq.w	8004506 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043c6:	2300      	movs	r3, #0
 80043c8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043ca:	4b47      	ldr	r3, [pc, #284]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d101      	bne.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x152>
 80043d6:	2301      	movs	r3, #1
 80043d8:	e000      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80043da:	2300      	movs	r3, #0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d00d      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043e0:	4b41      	ldr	r3, [pc, #260]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043e4:	4a40      	ldr	r2, [pc, #256]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043ea:	6593      	str	r3, [r2, #88]	; 0x58
 80043ec:	4b3e      	ldr	r3, [pc, #248]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043f4:	60bb      	str	r3, [r7, #8]
 80043f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043f8:	2301      	movs	r3, #1
 80043fa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043fc:	4b3b      	ldr	r3, [pc, #236]	; (80044ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a3a      	ldr	r2, [pc, #232]	; (80044ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004402:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004406:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004408:	f7fd f9ee 	bl	80017e8 <HAL_GetTick>
 800440c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800440e:	e009      	b.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004410:	f7fd f9ea 	bl	80017e8 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	2b02      	cmp	r3, #2
 800441c:	d902      	bls.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	74fb      	strb	r3, [r7, #19]
        break;
 8004422:	e005      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004424:	4b31      	ldr	r3, [pc, #196]	; (80044ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800442c:	2b00      	cmp	r3, #0
 800442e:	d0ef      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004430:	7cfb      	ldrb	r3, [r7, #19]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d15c      	bne.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004436:	4b2c      	ldr	r3, [pc, #176]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004438:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800443c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004440:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d01f      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800444e:	697a      	ldr	r2, [r7, #20]
 8004450:	429a      	cmp	r2, r3
 8004452:	d019      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004454:	4b24      	ldr	r3, [pc, #144]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800445a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800445e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004460:	4b21      	ldr	r3, [pc, #132]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004462:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004466:	4a20      	ldr	r2, [pc, #128]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004468:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800446c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004470:	4b1d      	ldr	r3, [pc, #116]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004472:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004476:	4a1c      	ldr	r2, [pc, #112]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004478:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800447c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004480:	4a19      	ldr	r2, [pc, #100]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	2b00      	cmp	r3, #0
 8004490:	d016      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004492:	f7fd f9a9 	bl	80017e8 <HAL_GetTick>
 8004496:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004498:	e00b      	b.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800449a:	f7fd f9a5 	bl	80017e8 <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d902      	bls.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	74fb      	strb	r3, [r7, #19]
            break;
 80044b0:	e006      	b.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044b2:	4b0d      	ldr	r3, [pc, #52]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044b8:	f003 0302 	and.w	r3, r3, #2
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d0ec      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80044c0:	7cfb      	ldrb	r3, [r7, #19]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d10c      	bne.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044c6:	4b08      	ldr	r3, [pc, #32]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044d6:	4904      	ldr	r1, [pc, #16]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044d8:	4313      	orrs	r3, r2
 80044da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80044de:	e009      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044e0:	7cfb      	ldrb	r3, [r7, #19]
 80044e2:	74bb      	strb	r3, [r7, #18]
 80044e4:	e006      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80044e6:	bf00      	nop
 80044e8:	40021000 	.word	0x40021000
 80044ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044f0:	7cfb      	ldrb	r3, [r7, #19]
 80044f2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044f4:	7c7b      	ldrb	r3, [r7, #17]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d105      	bne.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044fa:	4ba6      	ldr	r3, [pc, #664]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80044fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044fe:	4aa5      	ldr	r2, [pc, #660]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004500:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004504:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0301 	and.w	r3, r3, #1
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00a      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004512:	4ba0      	ldr	r3, [pc, #640]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004518:	f023 0203 	bic.w	r2, r3, #3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004520:	499c      	ldr	r1, [pc, #624]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004522:	4313      	orrs	r3, r2
 8004524:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00a      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004534:	4b97      	ldr	r3, [pc, #604]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800453a:	f023 020c 	bic.w	r2, r3, #12
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004542:	4994      	ldr	r1, [pc, #592]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004544:	4313      	orrs	r3, r2
 8004546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0304 	and.w	r3, r3, #4
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00a      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004556:	4b8f      	ldr	r3, [pc, #572]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800455c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004564:	498b      	ldr	r1, [pc, #556]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004566:	4313      	orrs	r3, r2
 8004568:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0308 	and.w	r3, r3, #8
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00a      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004578:	4b86      	ldr	r3, [pc, #536]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800457a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800457e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004586:	4983      	ldr	r1, [pc, #524]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004588:	4313      	orrs	r3, r2
 800458a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0310 	and.w	r3, r3, #16
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00a      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800459a:	4b7e      	ldr	r3, [pc, #504]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800459c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045a8:	497a      	ldr	r1, [pc, #488]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0320 	and.w	r3, r3, #32
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d00a      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045bc:	4b75      	ldr	r3, [pc, #468]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ca:	4972      	ldr	r1, [pc, #456]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00a      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045de:	4b6d      	ldr	r3, [pc, #436]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045e4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045ec:	4969      	ldr	r1, [pc, #420]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00a      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004600:	4b64      	ldr	r3, [pc, #400]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004606:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800460e:	4961      	ldr	r1, [pc, #388]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004610:	4313      	orrs	r3, r2
 8004612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00a      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004622:	4b5c      	ldr	r3, [pc, #368]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004624:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004628:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004630:	4958      	ldr	r1, [pc, #352]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004632:	4313      	orrs	r3, r2
 8004634:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00a      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004644:	4b53      	ldr	r3, [pc, #332]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800464a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004652:	4950      	ldr	r1, [pc, #320]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004654:	4313      	orrs	r3, r2
 8004656:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004662:	2b00      	cmp	r3, #0
 8004664:	d00a      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004666:	4b4b      	ldr	r3, [pc, #300]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004668:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800466c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004674:	4947      	ldr	r1, [pc, #284]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004676:	4313      	orrs	r3, r2
 8004678:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d00a      	beq.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004688:	4b42      	ldr	r3, [pc, #264]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800468a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800468e:	f023 0203 	bic.w	r2, r3, #3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004696:	493f      	ldr	r1, [pc, #252]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004698:	4313      	orrs	r3, r2
 800469a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d028      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046aa:	4b3a      	ldr	r3, [pc, #232]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046b0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b8:	4936      	ldr	r1, [pc, #216]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046c8:	d106      	bne.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046ca:	4b32      	ldr	r3, [pc, #200]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	4a31      	ldr	r2, [pc, #196]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046d4:	60d3      	str	r3, [r2, #12]
 80046d6:	e011      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80046e0:	d10c      	bne.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	3304      	adds	r3, #4
 80046e6:	2101      	movs	r1, #1
 80046e8:	4618      	mov	r0, r3
 80046ea:	f000 f8c9 	bl	8004880 <RCCEx_PLLSAI1_Config>
 80046ee:	4603      	mov	r3, r0
 80046f0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80046f2:	7cfb      	ldrb	r3, [r7, #19]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d001      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 80046f8:	7cfb      	ldrb	r3, [r7, #19]
 80046fa:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d028      	beq.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004708:	4b22      	ldr	r3, [pc, #136]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800470a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800470e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004716:	491f      	ldr	r1, [pc, #124]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004718:	4313      	orrs	r3, r2
 800471a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004722:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004726:	d106      	bne.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004728:	4b1a      	ldr	r3, [pc, #104]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	4a19      	ldr	r2, [pc, #100]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800472e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004732:	60d3      	str	r3, [r2, #12]
 8004734:	e011      	b.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800473a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800473e:	d10c      	bne.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	3304      	adds	r3, #4
 8004744:	2101      	movs	r1, #1
 8004746:	4618      	mov	r0, r3
 8004748:	f000 f89a 	bl	8004880 <RCCEx_PLLSAI1_Config>
 800474c:	4603      	mov	r3, r0
 800474e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004750:	7cfb      	ldrb	r3, [r7, #19]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d001      	beq.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8004756:	7cfb      	ldrb	r3, [r7, #19]
 8004758:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d02a      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004766:	4b0b      	ldr	r3, [pc, #44]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004768:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800476c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004774:	4907      	ldr	r1, [pc, #28]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004776:	4313      	orrs	r3, r2
 8004778:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004780:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004784:	d108      	bne.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004786:	4b03      	ldr	r3, [pc, #12]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	4a02      	ldr	r2, [pc, #8]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800478c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004790:	60d3      	str	r3, [r2, #12]
 8004792:	e013      	b.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x534>
 8004794:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800479c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80047a0:	d10c      	bne.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	3304      	adds	r3, #4
 80047a6:	2101      	movs	r1, #1
 80047a8:	4618      	mov	r0, r3
 80047aa:	f000 f869 	bl	8004880 <RCCEx_PLLSAI1_Config>
 80047ae:	4603      	mov	r3, r0
 80047b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047b2:	7cfb      	ldrb	r3, [r7, #19]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80047b8:	7cfb      	ldrb	r3, [r7, #19]
 80047ba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d02f      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047c8:	4b2c      	ldr	r3, [pc, #176]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80047ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ce:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047d6:	4929      	ldr	r1, [pc, #164]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047e6:	d10d      	bne.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	3304      	adds	r3, #4
 80047ec:	2102      	movs	r1, #2
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 f846 	bl	8004880 <RCCEx_PLLSAI1_Config>
 80047f4:	4603      	mov	r3, r0
 80047f6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047f8:	7cfb      	ldrb	r3, [r7, #19]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d014      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80047fe:	7cfb      	ldrb	r3, [r7, #19]
 8004800:	74bb      	strb	r3, [r7, #18]
 8004802:	e011      	b.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004808:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800480c:	d10c      	bne.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	3320      	adds	r3, #32
 8004812:	2102      	movs	r1, #2
 8004814:	4618      	mov	r0, r3
 8004816:	f000 f925 	bl	8004a64 <RCCEx_PLLSAI2_Config>
 800481a:	4603      	mov	r3, r0
 800481c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800481e:	7cfb      	ldrb	r3, [r7, #19]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d001      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004824:	7cfb      	ldrb	r3, [r7, #19]
 8004826:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004830:	2b00      	cmp	r3, #0
 8004832:	d00b      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004834:	4b11      	ldr	r3, [pc, #68]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004836:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800483a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004844:	490d      	ldr	r1, [pc, #52]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004846:	4313      	orrs	r3, r2
 8004848:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00b      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004858:	4b08      	ldr	r3, [pc, #32]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800485a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800485e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004868:	4904      	ldr	r1, [pc, #16]	; (800487c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800486a:	4313      	orrs	r3, r2
 800486c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004870:	7cbb      	ldrb	r3, [r7, #18]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3718      	adds	r7, #24
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	40021000 	.word	0x40021000

08004880 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800488a:	2300      	movs	r3, #0
 800488c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800488e:	4b74      	ldr	r3, [pc, #464]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	f003 0303 	and.w	r3, r3, #3
 8004896:	2b00      	cmp	r3, #0
 8004898:	d018      	beq.n	80048cc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800489a:	4b71      	ldr	r3, [pc, #452]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	f003 0203 	and.w	r2, r3, #3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d10d      	bne.n	80048c6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
       ||
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d009      	beq.n	80048c6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80048b2:	4b6b      	ldr	r3, [pc, #428]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048b4:	68db      	ldr	r3, [r3, #12]
 80048b6:	091b      	lsrs	r3, r3, #4
 80048b8:	f003 0307 	and.w	r3, r3, #7
 80048bc:	1c5a      	adds	r2, r3, #1
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
       ||
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d047      	beq.n	8004956 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	73fb      	strb	r3, [r7, #15]
 80048ca:	e044      	b.n	8004956 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b03      	cmp	r3, #3
 80048d2:	d018      	beq.n	8004906 <RCCEx_PLLSAI1_Config+0x86>
 80048d4:	2b03      	cmp	r3, #3
 80048d6:	d825      	bhi.n	8004924 <RCCEx_PLLSAI1_Config+0xa4>
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d002      	beq.n	80048e2 <RCCEx_PLLSAI1_Config+0x62>
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d009      	beq.n	80048f4 <RCCEx_PLLSAI1_Config+0x74>
 80048e0:	e020      	b.n	8004924 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80048e2:	4b5f      	ldr	r3, [pc, #380]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0302 	and.w	r3, r3, #2
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d11d      	bne.n	800492a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048f2:	e01a      	b.n	800492a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80048f4:	4b5a      	ldr	r3, [pc, #360]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d116      	bne.n	800492e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004904:	e013      	b.n	800492e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004906:	4b56      	ldr	r3, [pc, #344]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d10f      	bne.n	8004932 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004912:	4b53      	ldr	r3, [pc, #332]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d109      	bne.n	8004932 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004922:	e006      	b.n	8004932 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	73fb      	strb	r3, [r7, #15]
      break;
 8004928:	e004      	b.n	8004934 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800492a:	bf00      	nop
 800492c:	e002      	b.n	8004934 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800492e:	bf00      	nop
 8004930:	e000      	b.n	8004934 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004932:	bf00      	nop
    }

    if(status == HAL_OK)
 8004934:	7bfb      	ldrb	r3, [r7, #15]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10d      	bne.n	8004956 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800493a:	4b49      	ldr	r3, [pc, #292]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6819      	ldr	r1, [r3, #0]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	3b01      	subs	r3, #1
 800494c:	011b      	lsls	r3, r3, #4
 800494e:	430b      	orrs	r3, r1
 8004950:	4943      	ldr	r1, [pc, #268]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004952:	4313      	orrs	r3, r2
 8004954:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004956:	7bfb      	ldrb	r3, [r7, #15]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d17c      	bne.n	8004a56 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800495c:	4b40      	ldr	r3, [pc, #256]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a3f      	ldr	r2, [pc, #252]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004962:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004966:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004968:	f7fc ff3e 	bl	80017e8 <HAL_GetTick>
 800496c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800496e:	e009      	b.n	8004984 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004970:	f7fc ff3a 	bl	80017e8 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b02      	cmp	r3, #2
 800497c:	d902      	bls.n	8004984 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	73fb      	strb	r3, [r7, #15]
        break;
 8004982:	e005      	b.n	8004990 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004984:	4b36      	ldr	r3, [pc, #216]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d1ef      	bne.n	8004970 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004990:	7bfb      	ldrb	r3, [r7, #15]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d15f      	bne.n	8004a56 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d110      	bne.n	80049be <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800499c:	4b30      	ldr	r3, [pc, #192]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 800499e:	691b      	ldr	r3, [r3, #16]
 80049a0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80049a4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	6892      	ldr	r2, [r2, #8]
 80049ac:	0211      	lsls	r1, r2, #8
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	68d2      	ldr	r2, [r2, #12]
 80049b2:	06d2      	lsls	r2, r2, #27
 80049b4:	430a      	orrs	r2, r1
 80049b6:	492a      	ldr	r1, [pc, #168]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049b8:	4313      	orrs	r3, r2
 80049ba:	610b      	str	r3, [r1, #16]
 80049bc:	e027      	b.n	8004a0e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d112      	bne.n	80049ea <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049c4:	4b26      	ldr	r3, [pc, #152]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049c6:	691b      	ldr	r3, [r3, #16]
 80049c8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80049cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	6892      	ldr	r2, [r2, #8]
 80049d4:	0211      	lsls	r1, r2, #8
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	6912      	ldr	r2, [r2, #16]
 80049da:	0852      	lsrs	r2, r2, #1
 80049dc:	3a01      	subs	r2, #1
 80049de:	0552      	lsls	r2, r2, #21
 80049e0:	430a      	orrs	r2, r1
 80049e2:	491f      	ldr	r1, [pc, #124]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	610b      	str	r3, [r1, #16]
 80049e8:	e011      	b.n	8004a0e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049ea:	4b1d      	ldr	r3, [pc, #116]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80049f2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	6892      	ldr	r2, [r2, #8]
 80049fa:	0211      	lsls	r1, r2, #8
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	6952      	ldr	r2, [r2, #20]
 8004a00:	0852      	lsrs	r2, r2, #1
 8004a02:	3a01      	subs	r2, #1
 8004a04:	0652      	lsls	r2, r2, #25
 8004a06:	430a      	orrs	r2, r1
 8004a08:	4915      	ldr	r1, [pc, #84]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004a0e:	4b14      	ldr	r3, [pc, #80]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a13      	ldr	r2, [pc, #76]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a14:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004a18:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a1a:	f7fc fee5 	bl	80017e8 <HAL_GetTick>
 8004a1e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a20:	e009      	b.n	8004a36 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a22:	f7fc fee1 	bl	80017e8 <HAL_GetTick>
 8004a26:	4602      	mov	r2, r0
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	1ad3      	subs	r3, r2, r3
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d902      	bls.n	8004a36 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004a30:	2303      	movs	r3, #3
 8004a32:	73fb      	strb	r3, [r7, #15]
          break;
 8004a34:	e005      	b.n	8004a42 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a36:	4b0a      	ldr	r3, [pc, #40]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d0ef      	beq.n	8004a22 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004a42:	7bfb      	ldrb	r3, [r7, #15]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d106      	bne.n	8004a56 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004a48:	4b05      	ldr	r3, [pc, #20]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a4a:	691a      	ldr	r2, [r3, #16]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	4903      	ldr	r1, [pc, #12]	; (8004a60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a52:	4313      	orrs	r3, r2
 8004a54:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3710      	adds	r7, #16
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	40021000 	.word	0x40021000

08004a64 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a72:	4b69      	ldr	r3, [pc, #420]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a74:	68db      	ldr	r3, [r3, #12]
 8004a76:	f003 0303 	and.w	r3, r3, #3
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d018      	beq.n	8004ab0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004a7e:	4b66      	ldr	r3, [pc, #408]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	f003 0203 	and.w	r2, r3, #3
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d10d      	bne.n	8004aaa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
       ||
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d009      	beq.n	8004aaa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004a96:	4b60      	ldr	r3, [pc, #384]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	091b      	lsrs	r3, r3, #4
 8004a9c:	f003 0307 	and.w	r3, r3, #7
 8004aa0:	1c5a      	adds	r2, r3, #1
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
       ||
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d047      	beq.n	8004b3a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	73fb      	strb	r3, [r7, #15]
 8004aae:	e044      	b.n	8004b3a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2b03      	cmp	r3, #3
 8004ab6:	d018      	beq.n	8004aea <RCCEx_PLLSAI2_Config+0x86>
 8004ab8:	2b03      	cmp	r3, #3
 8004aba:	d825      	bhi.n	8004b08 <RCCEx_PLLSAI2_Config+0xa4>
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d002      	beq.n	8004ac6 <RCCEx_PLLSAI2_Config+0x62>
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	d009      	beq.n	8004ad8 <RCCEx_PLLSAI2_Config+0x74>
 8004ac4:	e020      	b.n	8004b08 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ac6:	4b54      	ldr	r3, [pc, #336]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0302 	and.w	r3, r3, #2
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d11d      	bne.n	8004b0e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ad6:	e01a      	b.n	8004b0e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ad8:	4b4f      	ldr	r3, [pc, #316]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d116      	bne.n	8004b12 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ae8:	e013      	b.n	8004b12 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004aea:	4b4b      	ldr	r3, [pc, #300]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d10f      	bne.n	8004b16 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004af6:	4b48      	ldr	r3, [pc, #288]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d109      	bne.n	8004b16 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b06:	e006      	b.n	8004b16 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	73fb      	strb	r3, [r7, #15]
      break;
 8004b0c:	e004      	b.n	8004b18 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b0e:	bf00      	nop
 8004b10:	e002      	b.n	8004b18 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b12:	bf00      	nop
 8004b14:	e000      	b.n	8004b18 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b16:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b18:	7bfb      	ldrb	r3, [r7, #15]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d10d      	bne.n	8004b3a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004b1e:	4b3e      	ldr	r3, [pc, #248]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b20:	68db      	ldr	r3, [r3, #12]
 8004b22:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6819      	ldr	r1, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	011b      	lsls	r3, r3, #4
 8004b32:	430b      	orrs	r3, r1
 8004b34:	4938      	ldr	r1, [pc, #224]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b36:	4313      	orrs	r3, r2
 8004b38:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b3a:	7bfb      	ldrb	r3, [r7, #15]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d166      	bne.n	8004c0e <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004b40:	4b35      	ldr	r3, [pc, #212]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a34      	ldr	r2, [pc, #208]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b4c:	f7fc fe4c 	bl	80017e8 <HAL_GetTick>
 8004b50:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b52:	e009      	b.n	8004b68 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b54:	f7fc fe48 	bl	80017e8 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d902      	bls.n	8004b68 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	73fb      	strb	r3, [r7, #15]
        break;
 8004b66:	e005      	b.n	8004b74 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b68:	4b2b      	ldr	r3, [pc, #172]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1ef      	bne.n	8004b54 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004b74:	7bfb      	ldrb	r3, [r7, #15]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d149      	bne.n	8004c0e <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d110      	bne.n	8004ba2 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b80:	4b25      	ldr	r3, [pc, #148]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b82:	695b      	ldr	r3, [r3, #20]
 8004b84:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004b88:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	6892      	ldr	r2, [r2, #8]
 8004b90:	0211      	lsls	r1, r2, #8
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	68d2      	ldr	r2, [r2, #12]
 8004b96:	06d2      	lsls	r2, r2, #27
 8004b98:	430a      	orrs	r2, r1
 8004b9a:	491f      	ldr	r1, [pc, #124]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	614b      	str	r3, [r1, #20]
 8004ba0:	e011      	b.n	8004bc6 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ba2:	4b1d      	ldr	r3, [pc, #116]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004baa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6892      	ldr	r2, [r2, #8]
 8004bb2:	0211      	lsls	r1, r2, #8
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6912      	ldr	r2, [r2, #16]
 8004bb8:	0852      	lsrs	r2, r2, #1
 8004bba:	3a01      	subs	r2, #1
 8004bbc:	0652      	lsls	r2, r2, #25
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	4915      	ldr	r1, [pc, #84]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004bc6:	4b14      	ldr	r3, [pc, #80]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a13      	ldr	r2, [pc, #76]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004bcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bd0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd2:	f7fc fe09 	bl	80017e8 <HAL_GetTick>
 8004bd6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004bd8:	e009      	b.n	8004bee <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004bda:	f7fc fe05 	bl	80017e8 <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d902      	bls.n	8004bee <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	73fb      	strb	r3, [r7, #15]
          break;
 8004bec:	e005      	b.n	8004bfa <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004bee:	4b0a      	ldr	r3, [pc, #40]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d0ef      	beq.n	8004bda <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8004bfa:	7bfb      	ldrb	r3, [r7, #15]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d106      	bne.n	8004c0e <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004c00:	4b05      	ldr	r3, [pc, #20]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004c02:	695a      	ldr	r2, [r3, #20]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	695b      	ldr	r3, [r3, #20]
 8004c08:	4903      	ldr	r1, [pc, #12]	; (8004c18 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3710      	adds	r7, #16
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	40021000 	.word	0x40021000

08004c1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e040      	b.n	8004cb0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d106      	bne.n	8004c44 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f7fc fbe4 	bl	800140c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2224      	movs	r2, #36	; 0x24
 8004c48:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f022 0201 	bic.w	r2, r2, #1
 8004c58:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f8c0 	bl	8004de0 <UART_SetConfig>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d101      	bne.n	8004c6a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e022      	b.n	8004cb0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d002      	beq.n	8004c78 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 fb6c 	bl	8005350 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c86:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	689a      	ldr	r2, [r3, #8]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c96:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f042 0201 	orr.w	r2, r2, #1
 8004ca6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f000 fbf3 	bl	8005494 <UART_CheckIdleState>
 8004cae:	4603      	mov	r3, r0
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3708      	adds	r7, #8
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}

08004cb8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b08a      	sub	sp, #40	; 0x28
 8004cbc:	af02      	add	r7, sp, #8
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	603b      	str	r3, [r7, #0]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ccc:	2b20      	cmp	r3, #32
 8004cce:	f040 8082 	bne.w	8004dd6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d002      	beq.n	8004cde <HAL_UART_Transmit+0x26>
 8004cd8:	88fb      	ldrh	r3, [r7, #6]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d101      	bne.n	8004ce2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e07a      	b.n	8004dd8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d101      	bne.n	8004cf0 <HAL_UART_Transmit+0x38>
 8004cec:	2302      	movs	r3, #2
 8004cee:	e073      	b.n	8004dd8 <HAL_UART_Transmit+0x120>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2221      	movs	r2, #33	; 0x21
 8004d04:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d06:	f7fc fd6f 	bl	80017e8 <HAL_GetTick>
 8004d0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	88fa      	ldrh	r2, [r7, #6]
 8004d10:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	88fa      	ldrh	r2, [r7, #6]
 8004d18:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d24:	d108      	bne.n	8004d38 <HAL_UART_Transmit+0x80>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d104      	bne.n	8004d38 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	61bb      	str	r3, [r7, #24]
 8004d36:	e003      	b.n	8004d40 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004d48:	e02d      	b.n	8004da6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	9300      	str	r3, [sp, #0]
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	2200      	movs	r2, #0
 8004d52:	2180      	movs	r1, #128	; 0x80
 8004d54:	68f8      	ldr	r0, [r7, #12]
 8004d56:	f000 fbe6 	bl	8005526 <UART_WaitOnFlagUntilTimeout>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d001      	beq.n	8004d64 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e039      	b.n	8004dd8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10b      	bne.n	8004d82 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	881a      	ldrh	r2, [r3, #0]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d76:	b292      	uxth	r2, r2
 8004d78:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	3302      	adds	r3, #2
 8004d7e:	61bb      	str	r3, [r7, #24]
 8004d80:	e008      	b.n	8004d94 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	781a      	ldrb	r2, [r3, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	b292      	uxth	r2, r2
 8004d8c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	3301      	adds	r3, #1
 8004d92:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1cb      	bne.n	8004d4a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	9300      	str	r3, [sp, #0]
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	2200      	movs	r2, #0
 8004dba:	2140      	movs	r1, #64	; 0x40
 8004dbc:	68f8      	ldr	r0, [r7, #12]
 8004dbe:	f000 fbb2 	bl	8005526 <UART_WaitOnFlagUntilTimeout>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d001      	beq.n	8004dcc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e005      	b.n	8004dd8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2220      	movs	r2, #32
 8004dd0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	e000      	b.n	8004dd8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004dd6:	2302      	movs	r3, #2
  }
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3720      	adds	r7, #32
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004de0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004de4:	b08a      	sub	sp, #40	; 0x28
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004dea:	2300      	movs	r3, #0
 8004dec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	689a      	ldr	r2, [r3, #8]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	431a      	orrs	r2, r3
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	695b      	ldr	r3, [r3, #20]
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	69db      	ldr	r3, [r3, #28]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	4ba4      	ldr	r3, [pc, #656]	; (80050a0 <UART_SetConfig+0x2c0>)
 8004e10:	4013      	ands	r3, r2
 8004e12:	68fa      	ldr	r2, [r7, #12]
 8004e14:	6812      	ldr	r2, [r2, #0]
 8004e16:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004e18:	430b      	orrs	r3, r1
 8004e1a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	68da      	ldr	r2, [r3, #12]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a99      	ldr	r2, [pc, #612]	; (80050a4 <UART_SetConfig+0x2c4>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d004      	beq.n	8004e4c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6a1b      	ldr	r3, [r3, #32]
 8004e46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e5c:	430a      	orrs	r2, r1
 8004e5e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a90      	ldr	r2, [pc, #576]	; (80050a8 <UART_SetConfig+0x2c8>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d126      	bne.n	8004eb8 <UART_SetConfig+0xd8>
 8004e6a:	4b90      	ldr	r3, [pc, #576]	; (80050ac <UART_SetConfig+0x2cc>)
 8004e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e70:	f003 0303 	and.w	r3, r3, #3
 8004e74:	2b03      	cmp	r3, #3
 8004e76:	d81b      	bhi.n	8004eb0 <UART_SetConfig+0xd0>
 8004e78:	a201      	add	r2, pc, #4	; (adr r2, 8004e80 <UART_SetConfig+0xa0>)
 8004e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e7e:	bf00      	nop
 8004e80:	08004e91 	.word	0x08004e91
 8004e84:	08004ea1 	.word	0x08004ea1
 8004e88:	08004e99 	.word	0x08004e99
 8004e8c:	08004ea9 	.word	0x08004ea9
 8004e90:	2301      	movs	r3, #1
 8004e92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e96:	e116      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004e98:	2302      	movs	r3, #2
 8004e9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e9e:	e112      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004ea0:	2304      	movs	r3, #4
 8004ea2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ea6:	e10e      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004ea8:	2308      	movs	r3, #8
 8004eaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eae:	e10a      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004eb0:	2310      	movs	r3, #16
 8004eb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eb6:	e106      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a7c      	ldr	r2, [pc, #496]	; (80050b0 <UART_SetConfig+0x2d0>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d138      	bne.n	8004f34 <UART_SetConfig+0x154>
 8004ec2:	4b7a      	ldr	r3, [pc, #488]	; (80050ac <UART_SetConfig+0x2cc>)
 8004ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ec8:	f003 030c 	and.w	r3, r3, #12
 8004ecc:	2b0c      	cmp	r3, #12
 8004ece:	d82d      	bhi.n	8004f2c <UART_SetConfig+0x14c>
 8004ed0:	a201      	add	r2, pc, #4	; (adr r2, 8004ed8 <UART_SetConfig+0xf8>)
 8004ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ed6:	bf00      	nop
 8004ed8:	08004f0d 	.word	0x08004f0d
 8004edc:	08004f2d 	.word	0x08004f2d
 8004ee0:	08004f2d 	.word	0x08004f2d
 8004ee4:	08004f2d 	.word	0x08004f2d
 8004ee8:	08004f1d 	.word	0x08004f1d
 8004eec:	08004f2d 	.word	0x08004f2d
 8004ef0:	08004f2d 	.word	0x08004f2d
 8004ef4:	08004f2d 	.word	0x08004f2d
 8004ef8:	08004f15 	.word	0x08004f15
 8004efc:	08004f2d 	.word	0x08004f2d
 8004f00:	08004f2d 	.word	0x08004f2d
 8004f04:	08004f2d 	.word	0x08004f2d
 8004f08:	08004f25 	.word	0x08004f25
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f12:	e0d8      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004f14:	2302      	movs	r3, #2
 8004f16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f1a:	e0d4      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004f1c:	2304      	movs	r3, #4
 8004f1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f22:	e0d0      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004f24:	2308      	movs	r3, #8
 8004f26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f2a:	e0cc      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004f2c:	2310      	movs	r3, #16
 8004f2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f32:	e0c8      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a5e      	ldr	r2, [pc, #376]	; (80050b4 <UART_SetConfig+0x2d4>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d125      	bne.n	8004f8a <UART_SetConfig+0x1aa>
 8004f3e:	4b5b      	ldr	r3, [pc, #364]	; (80050ac <UART_SetConfig+0x2cc>)
 8004f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f44:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004f48:	2b30      	cmp	r3, #48	; 0x30
 8004f4a:	d016      	beq.n	8004f7a <UART_SetConfig+0x19a>
 8004f4c:	2b30      	cmp	r3, #48	; 0x30
 8004f4e:	d818      	bhi.n	8004f82 <UART_SetConfig+0x1a2>
 8004f50:	2b20      	cmp	r3, #32
 8004f52:	d00a      	beq.n	8004f6a <UART_SetConfig+0x18a>
 8004f54:	2b20      	cmp	r3, #32
 8004f56:	d814      	bhi.n	8004f82 <UART_SetConfig+0x1a2>
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d002      	beq.n	8004f62 <UART_SetConfig+0x182>
 8004f5c:	2b10      	cmp	r3, #16
 8004f5e:	d008      	beq.n	8004f72 <UART_SetConfig+0x192>
 8004f60:	e00f      	b.n	8004f82 <UART_SetConfig+0x1a2>
 8004f62:	2300      	movs	r3, #0
 8004f64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f68:	e0ad      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f70:	e0a9      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004f72:	2304      	movs	r3, #4
 8004f74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f78:	e0a5      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004f7a:	2308      	movs	r3, #8
 8004f7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f80:	e0a1      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004f82:	2310      	movs	r3, #16
 8004f84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f88:	e09d      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a4a      	ldr	r2, [pc, #296]	; (80050b8 <UART_SetConfig+0x2d8>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d125      	bne.n	8004fe0 <UART_SetConfig+0x200>
 8004f94:	4b45      	ldr	r3, [pc, #276]	; (80050ac <UART_SetConfig+0x2cc>)
 8004f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f9a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004f9e:	2bc0      	cmp	r3, #192	; 0xc0
 8004fa0:	d016      	beq.n	8004fd0 <UART_SetConfig+0x1f0>
 8004fa2:	2bc0      	cmp	r3, #192	; 0xc0
 8004fa4:	d818      	bhi.n	8004fd8 <UART_SetConfig+0x1f8>
 8004fa6:	2b80      	cmp	r3, #128	; 0x80
 8004fa8:	d00a      	beq.n	8004fc0 <UART_SetConfig+0x1e0>
 8004faa:	2b80      	cmp	r3, #128	; 0x80
 8004fac:	d814      	bhi.n	8004fd8 <UART_SetConfig+0x1f8>
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d002      	beq.n	8004fb8 <UART_SetConfig+0x1d8>
 8004fb2:	2b40      	cmp	r3, #64	; 0x40
 8004fb4:	d008      	beq.n	8004fc8 <UART_SetConfig+0x1e8>
 8004fb6:	e00f      	b.n	8004fd8 <UART_SetConfig+0x1f8>
 8004fb8:	2300      	movs	r3, #0
 8004fba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fbe:	e082      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004fc0:	2302      	movs	r3, #2
 8004fc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fc6:	e07e      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004fc8:	2304      	movs	r3, #4
 8004fca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fce:	e07a      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004fd0:	2308      	movs	r3, #8
 8004fd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fd6:	e076      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004fd8:	2310      	movs	r3, #16
 8004fda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004fde:	e072      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a35      	ldr	r2, [pc, #212]	; (80050bc <UART_SetConfig+0x2dc>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d12a      	bne.n	8005040 <UART_SetConfig+0x260>
 8004fea:	4b30      	ldr	r3, [pc, #192]	; (80050ac <UART_SetConfig+0x2cc>)
 8004fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ff0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ff4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ff8:	d01a      	beq.n	8005030 <UART_SetConfig+0x250>
 8004ffa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ffe:	d81b      	bhi.n	8005038 <UART_SetConfig+0x258>
 8005000:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005004:	d00c      	beq.n	8005020 <UART_SetConfig+0x240>
 8005006:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800500a:	d815      	bhi.n	8005038 <UART_SetConfig+0x258>
 800500c:	2b00      	cmp	r3, #0
 800500e:	d003      	beq.n	8005018 <UART_SetConfig+0x238>
 8005010:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005014:	d008      	beq.n	8005028 <UART_SetConfig+0x248>
 8005016:	e00f      	b.n	8005038 <UART_SetConfig+0x258>
 8005018:	2300      	movs	r3, #0
 800501a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800501e:	e052      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8005020:	2302      	movs	r3, #2
 8005022:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005026:	e04e      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8005028:	2304      	movs	r3, #4
 800502a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800502e:	e04a      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8005030:	2308      	movs	r3, #8
 8005032:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005036:	e046      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8005038:	2310      	movs	r3, #16
 800503a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800503e:	e042      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a17      	ldr	r2, [pc, #92]	; (80050a4 <UART_SetConfig+0x2c4>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d13a      	bne.n	80050c0 <UART_SetConfig+0x2e0>
 800504a:	4b18      	ldr	r3, [pc, #96]	; (80050ac <UART_SetConfig+0x2cc>)
 800504c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005050:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005054:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005058:	d01a      	beq.n	8005090 <UART_SetConfig+0x2b0>
 800505a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800505e:	d81b      	bhi.n	8005098 <UART_SetConfig+0x2b8>
 8005060:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005064:	d00c      	beq.n	8005080 <UART_SetConfig+0x2a0>
 8005066:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800506a:	d815      	bhi.n	8005098 <UART_SetConfig+0x2b8>
 800506c:	2b00      	cmp	r3, #0
 800506e:	d003      	beq.n	8005078 <UART_SetConfig+0x298>
 8005070:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005074:	d008      	beq.n	8005088 <UART_SetConfig+0x2a8>
 8005076:	e00f      	b.n	8005098 <UART_SetConfig+0x2b8>
 8005078:	2300      	movs	r3, #0
 800507a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800507e:	e022      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8005080:	2302      	movs	r3, #2
 8005082:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005086:	e01e      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8005088:	2304      	movs	r3, #4
 800508a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800508e:	e01a      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8005090:	2308      	movs	r3, #8
 8005092:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005096:	e016      	b.n	80050c6 <UART_SetConfig+0x2e6>
 8005098:	2310      	movs	r3, #16
 800509a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800509e:	e012      	b.n	80050c6 <UART_SetConfig+0x2e6>
 80050a0:	efff69f3 	.word	0xefff69f3
 80050a4:	40008000 	.word	0x40008000
 80050a8:	40013800 	.word	0x40013800
 80050ac:	40021000 	.word	0x40021000
 80050b0:	40004400 	.word	0x40004400
 80050b4:	40004800 	.word	0x40004800
 80050b8:	40004c00 	.word	0x40004c00
 80050bc:	40005000 	.word	0x40005000
 80050c0:	2310      	movs	r3, #16
 80050c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a9f      	ldr	r2, [pc, #636]	; (8005348 <UART_SetConfig+0x568>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d17a      	bne.n	80051c6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80050d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80050d4:	2b08      	cmp	r3, #8
 80050d6:	d824      	bhi.n	8005122 <UART_SetConfig+0x342>
 80050d8:	a201      	add	r2, pc, #4	; (adr r2, 80050e0 <UART_SetConfig+0x300>)
 80050da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050de:	bf00      	nop
 80050e0:	08005105 	.word	0x08005105
 80050e4:	08005123 	.word	0x08005123
 80050e8:	0800510d 	.word	0x0800510d
 80050ec:	08005123 	.word	0x08005123
 80050f0:	08005113 	.word	0x08005113
 80050f4:	08005123 	.word	0x08005123
 80050f8:	08005123 	.word	0x08005123
 80050fc:	08005123 	.word	0x08005123
 8005100:	0800511b 	.word	0x0800511b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005104:	f7ff f834 	bl	8004170 <HAL_RCC_GetPCLK1Freq>
 8005108:	61f8      	str	r0, [r7, #28]
        break;
 800510a:	e010      	b.n	800512e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800510c:	4b8f      	ldr	r3, [pc, #572]	; (800534c <UART_SetConfig+0x56c>)
 800510e:	61fb      	str	r3, [r7, #28]
        break;
 8005110:	e00d      	b.n	800512e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005112:	f7fe ff95 	bl	8004040 <HAL_RCC_GetSysClockFreq>
 8005116:	61f8      	str	r0, [r7, #28]
        break;
 8005118:	e009      	b.n	800512e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800511a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800511e:	61fb      	str	r3, [r7, #28]
        break;
 8005120:	e005      	b.n	800512e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005122:	2300      	movs	r3, #0
 8005124:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800512c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	2b00      	cmp	r3, #0
 8005132:	f000 80fb 	beq.w	800532c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	685a      	ldr	r2, [r3, #4]
 800513a:	4613      	mov	r3, r2
 800513c:	005b      	lsls	r3, r3, #1
 800513e:	4413      	add	r3, r2
 8005140:	69fa      	ldr	r2, [r7, #28]
 8005142:	429a      	cmp	r2, r3
 8005144:	d305      	bcc.n	8005152 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800514c:	69fa      	ldr	r2, [r7, #28]
 800514e:	429a      	cmp	r2, r3
 8005150:	d903      	bls.n	800515a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005158:	e0e8      	b.n	800532c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	2200      	movs	r2, #0
 800515e:	461c      	mov	r4, r3
 8005160:	4615      	mov	r5, r2
 8005162:	f04f 0200 	mov.w	r2, #0
 8005166:	f04f 0300 	mov.w	r3, #0
 800516a:	022b      	lsls	r3, r5, #8
 800516c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005170:	0222      	lsls	r2, r4, #8
 8005172:	68f9      	ldr	r1, [r7, #12]
 8005174:	6849      	ldr	r1, [r1, #4]
 8005176:	0849      	lsrs	r1, r1, #1
 8005178:	2000      	movs	r0, #0
 800517a:	4688      	mov	r8, r1
 800517c:	4681      	mov	r9, r0
 800517e:	eb12 0a08 	adds.w	sl, r2, r8
 8005182:	eb43 0b09 	adc.w	fp, r3, r9
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	2200      	movs	r2, #0
 800518c:	603b      	str	r3, [r7, #0]
 800518e:	607a      	str	r2, [r7, #4]
 8005190:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005194:	4650      	mov	r0, sl
 8005196:	4659      	mov	r1, fp
 8005198:	f7fb fd86 	bl	8000ca8 <__aeabi_uldivmod>
 800519c:	4602      	mov	r2, r0
 800519e:	460b      	mov	r3, r1
 80051a0:	4613      	mov	r3, r2
 80051a2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051aa:	d308      	bcc.n	80051be <UART_SetConfig+0x3de>
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80051b2:	d204      	bcs.n	80051be <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	69ba      	ldr	r2, [r7, #24]
 80051ba:	60da      	str	r2, [r3, #12]
 80051bc:	e0b6      	b.n	800532c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80051c4:	e0b2      	b.n	800532c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	69db      	ldr	r3, [r3, #28]
 80051ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051ce:	d15e      	bne.n	800528e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80051d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80051d4:	2b08      	cmp	r3, #8
 80051d6:	d828      	bhi.n	800522a <UART_SetConfig+0x44a>
 80051d8:	a201      	add	r2, pc, #4	; (adr r2, 80051e0 <UART_SetConfig+0x400>)
 80051da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051de:	bf00      	nop
 80051e0:	08005205 	.word	0x08005205
 80051e4:	0800520d 	.word	0x0800520d
 80051e8:	08005215 	.word	0x08005215
 80051ec:	0800522b 	.word	0x0800522b
 80051f0:	0800521b 	.word	0x0800521b
 80051f4:	0800522b 	.word	0x0800522b
 80051f8:	0800522b 	.word	0x0800522b
 80051fc:	0800522b 	.word	0x0800522b
 8005200:	08005223 	.word	0x08005223
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005204:	f7fe ffb4 	bl	8004170 <HAL_RCC_GetPCLK1Freq>
 8005208:	61f8      	str	r0, [r7, #28]
        break;
 800520a:	e014      	b.n	8005236 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800520c:	f7fe ffc6 	bl	800419c <HAL_RCC_GetPCLK2Freq>
 8005210:	61f8      	str	r0, [r7, #28]
        break;
 8005212:	e010      	b.n	8005236 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005214:	4b4d      	ldr	r3, [pc, #308]	; (800534c <UART_SetConfig+0x56c>)
 8005216:	61fb      	str	r3, [r7, #28]
        break;
 8005218:	e00d      	b.n	8005236 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800521a:	f7fe ff11 	bl	8004040 <HAL_RCC_GetSysClockFreq>
 800521e:	61f8      	str	r0, [r7, #28]
        break;
 8005220:	e009      	b.n	8005236 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005222:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005226:	61fb      	str	r3, [r7, #28]
        break;
 8005228:	e005      	b.n	8005236 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800522a:	2300      	movs	r3, #0
 800522c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005234:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d077      	beq.n	800532c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	005a      	lsls	r2, r3, #1
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	085b      	lsrs	r3, r3, #1
 8005246:	441a      	add	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005250:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	2b0f      	cmp	r3, #15
 8005256:	d916      	bls.n	8005286 <UART_SetConfig+0x4a6>
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800525e:	d212      	bcs.n	8005286 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	b29b      	uxth	r3, r3
 8005264:	f023 030f 	bic.w	r3, r3, #15
 8005268:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	085b      	lsrs	r3, r3, #1
 800526e:	b29b      	uxth	r3, r3
 8005270:	f003 0307 	and.w	r3, r3, #7
 8005274:	b29a      	uxth	r2, r3
 8005276:	8afb      	ldrh	r3, [r7, #22]
 8005278:	4313      	orrs	r3, r2
 800527a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	8afa      	ldrh	r2, [r7, #22]
 8005282:	60da      	str	r2, [r3, #12]
 8005284:	e052      	b.n	800532c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800528c:	e04e      	b.n	800532c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800528e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005292:	2b08      	cmp	r3, #8
 8005294:	d827      	bhi.n	80052e6 <UART_SetConfig+0x506>
 8005296:	a201      	add	r2, pc, #4	; (adr r2, 800529c <UART_SetConfig+0x4bc>)
 8005298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800529c:	080052c1 	.word	0x080052c1
 80052a0:	080052c9 	.word	0x080052c9
 80052a4:	080052d1 	.word	0x080052d1
 80052a8:	080052e7 	.word	0x080052e7
 80052ac:	080052d7 	.word	0x080052d7
 80052b0:	080052e7 	.word	0x080052e7
 80052b4:	080052e7 	.word	0x080052e7
 80052b8:	080052e7 	.word	0x080052e7
 80052bc:	080052df 	.word	0x080052df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052c0:	f7fe ff56 	bl	8004170 <HAL_RCC_GetPCLK1Freq>
 80052c4:	61f8      	str	r0, [r7, #28]
        break;
 80052c6:	e014      	b.n	80052f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052c8:	f7fe ff68 	bl	800419c <HAL_RCC_GetPCLK2Freq>
 80052cc:	61f8      	str	r0, [r7, #28]
        break;
 80052ce:	e010      	b.n	80052f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052d0:	4b1e      	ldr	r3, [pc, #120]	; (800534c <UART_SetConfig+0x56c>)
 80052d2:	61fb      	str	r3, [r7, #28]
        break;
 80052d4:	e00d      	b.n	80052f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052d6:	f7fe feb3 	bl	8004040 <HAL_RCC_GetSysClockFreq>
 80052da:	61f8      	str	r0, [r7, #28]
        break;
 80052dc:	e009      	b.n	80052f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052e2:	61fb      	str	r3, [r7, #28]
        break;
 80052e4:	e005      	b.n	80052f2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80052e6:	2300      	movs	r3, #0
 80052e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80052f0:	bf00      	nop
    }

    if (pclk != 0U)
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d019      	beq.n	800532c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	085a      	lsrs	r2, r3, #1
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	441a      	add	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	fbb2 f3f3 	udiv	r3, r2, r3
 800530a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	2b0f      	cmp	r3, #15
 8005310:	d909      	bls.n	8005326 <UART_SetConfig+0x546>
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005318:	d205      	bcs.n	8005326 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	b29a      	uxth	r2, r3
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	60da      	str	r2, [r3, #12]
 8005324:	e002      	b.n	800532c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2200      	movs	r2, #0
 8005336:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005338:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800533c:	4618      	mov	r0, r3
 800533e:	3728      	adds	r7, #40	; 0x28
 8005340:	46bd      	mov	sp, r7
 8005342:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005346:	bf00      	nop
 8005348:	40008000 	.word	0x40008000
 800534c:	00f42400 	.word	0x00f42400

08005350 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800535c:	f003 0301 	and.w	r3, r3, #1
 8005360:	2b00      	cmp	r3, #0
 8005362:	d00a      	beq.n	800537a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	430a      	orrs	r2, r1
 8005378:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537e:	f003 0302 	and.w	r3, r3, #2
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00a      	beq.n	800539c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	430a      	orrs	r2, r1
 800539a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a0:	f003 0304 	and.w	r3, r3, #4
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d00a      	beq.n	80053be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	430a      	orrs	r2, r1
 80053bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c2:	f003 0308 	and.w	r3, r3, #8
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00a      	beq.n	80053e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	430a      	orrs	r2, r1
 80053de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e4:	f003 0310 	and.w	r3, r3, #16
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00a      	beq.n	8005402 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	430a      	orrs	r2, r1
 8005400:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005406:	f003 0320 	and.w	r3, r3, #32
 800540a:	2b00      	cmp	r3, #0
 800540c:	d00a      	beq.n	8005424 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	430a      	orrs	r2, r1
 8005422:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800542c:	2b00      	cmp	r3, #0
 800542e:	d01a      	beq.n	8005466 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	430a      	orrs	r2, r1
 8005444:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800544e:	d10a      	bne.n	8005466 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	430a      	orrs	r2, r1
 8005464:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00a      	beq.n	8005488 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	430a      	orrs	r2, r1
 8005486:	605a      	str	r2, [r3, #4]
  }
}
 8005488:	bf00      	nop
 800548a:	370c      	adds	r7, #12
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr

08005494 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b086      	sub	sp, #24
 8005498:	af02      	add	r7, sp, #8
 800549a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054a4:	f7fc f9a0 	bl	80017e8 <HAL_GetTick>
 80054a8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 0308 	and.w	r3, r3, #8
 80054b4:	2b08      	cmp	r3, #8
 80054b6:	d10e      	bne.n	80054d6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054bc:	9300      	str	r3, [sp, #0]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 f82d 	bl	8005526 <UART_WaitOnFlagUntilTimeout>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d001      	beq.n	80054d6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e023      	b.n	800551e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0304 	and.w	r3, r3, #4
 80054e0:	2b04      	cmp	r3, #4
 80054e2:	d10e      	bne.n	8005502 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054e8:	9300      	str	r3, [sp, #0]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 f817 	bl	8005526 <UART_WaitOnFlagUntilTimeout>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d001      	beq.n	8005502 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e00d      	b.n	800551e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2220      	movs	r2, #32
 8005506:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2220      	movs	r2, #32
 800550c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}

08005526 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005526:	b580      	push	{r7, lr}
 8005528:	b09c      	sub	sp, #112	; 0x70
 800552a:	af00      	add	r7, sp, #0
 800552c:	60f8      	str	r0, [r7, #12]
 800552e:	60b9      	str	r1, [r7, #8]
 8005530:	603b      	str	r3, [r7, #0]
 8005532:	4613      	mov	r3, r2
 8005534:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005536:	e0a5      	b.n	8005684 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005538:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800553a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800553e:	f000 80a1 	beq.w	8005684 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005542:	f7fc f951 	bl	80017e8 <HAL_GetTick>
 8005546:	4602      	mov	r2, r0
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	1ad3      	subs	r3, r2, r3
 800554c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800554e:	429a      	cmp	r2, r3
 8005550:	d302      	bcc.n	8005558 <UART_WaitOnFlagUntilTimeout+0x32>
 8005552:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005554:	2b00      	cmp	r3, #0
 8005556:	d13e      	bne.n	80055d6 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005560:	e853 3f00 	ldrex	r3, [r3]
 8005564:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005566:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005568:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800556c:	667b      	str	r3, [r7, #100]	; 0x64
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	461a      	mov	r2, r3
 8005574:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005576:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005578:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800557a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800557c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800557e:	e841 2300 	strex	r3, r2, [r1]
 8005582:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005584:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1e6      	bne.n	8005558 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	3308      	adds	r3, #8
 8005590:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005592:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005594:	e853 3f00 	ldrex	r3, [r3]
 8005598:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800559a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800559c:	f023 0301 	bic.w	r3, r3, #1
 80055a0:	663b      	str	r3, [r7, #96]	; 0x60
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	3308      	adds	r3, #8
 80055a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80055aa:	64ba      	str	r2, [r7, #72]	; 0x48
 80055ac:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80055b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055b2:	e841 2300 	strex	r3, r2, [r1]
 80055b6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80055b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1e5      	bne.n	800558a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2220      	movs	r2, #32
 80055c2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2220      	movs	r2, #32
 80055c8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e067      	b.n	80056a6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0304 	and.w	r3, r3, #4
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d04f      	beq.n	8005684 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	69db      	ldr	r3, [r3, #28]
 80055ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055f2:	d147      	bne.n	8005684 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055fc:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005606:	e853 3f00 	ldrex	r3, [r3]
 800560a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800560c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005612:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	461a      	mov	r2, r3
 800561a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800561c:	637b      	str	r3, [r7, #52]	; 0x34
 800561e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005620:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005622:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005624:	e841 2300 	strex	r3, r2, [r1]
 8005628:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800562a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800562c:	2b00      	cmp	r3, #0
 800562e:	d1e6      	bne.n	80055fe <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	3308      	adds	r3, #8
 8005636:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	e853 3f00 	ldrex	r3, [r3]
 800563e:	613b      	str	r3, [r7, #16]
   return(result);
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	f023 0301 	bic.w	r3, r3, #1
 8005646:	66bb      	str	r3, [r7, #104]	; 0x68
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	3308      	adds	r3, #8
 800564e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005650:	623a      	str	r2, [r7, #32]
 8005652:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005654:	69f9      	ldr	r1, [r7, #28]
 8005656:	6a3a      	ldr	r2, [r7, #32]
 8005658:	e841 2300 	strex	r3, r2, [r1]
 800565c:	61bb      	str	r3, [r7, #24]
   return(result);
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d1e5      	bne.n	8005630 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2220      	movs	r2, #32
 8005668:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2220      	movs	r2, #32
 800566e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2220      	movs	r2, #32
 8005674:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2200      	movs	r2, #0
 800567c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005680:	2303      	movs	r3, #3
 8005682:	e010      	b.n	80056a6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	69da      	ldr	r2, [r3, #28]
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	4013      	ands	r3, r2
 800568e:	68ba      	ldr	r2, [r7, #8]
 8005690:	429a      	cmp	r2, r3
 8005692:	bf0c      	ite	eq
 8005694:	2301      	moveq	r3, #1
 8005696:	2300      	movne	r3, #0
 8005698:	b2db      	uxtb	r3, r3
 800569a:	461a      	mov	r2, r3
 800569c:	79fb      	ldrb	r3, [r7, #7]
 800569e:	429a      	cmp	r2, r3
 80056a0:	f43f af4a 	beq.w	8005538 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3770      	adds	r7, #112	; 0x70
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
	...

080056b0 <__errno>:
 80056b0:	4b01      	ldr	r3, [pc, #4]	; (80056b8 <__errno+0x8>)
 80056b2:	6818      	ldr	r0, [r3, #0]
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	2000000c 	.word	0x2000000c

080056bc <__libc_init_array>:
 80056bc:	b570      	push	{r4, r5, r6, lr}
 80056be:	4d0d      	ldr	r5, [pc, #52]	; (80056f4 <__libc_init_array+0x38>)
 80056c0:	4c0d      	ldr	r4, [pc, #52]	; (80056f8 <__libc_init_array+0x3c>)
 80056c2:	1b64      	subs	r4, r4, r5
 80056c4:	10a4      	asrs	r4, r4, #2
 80056c6:	2600      	movs	r6, #0
 80056c8:	42a6      	cmp	r6, r4
 80056ca:	d109      	bne.n	80056e0 <__libc_init_array+0x24>
 80056cc:	4d0b      	ldr	r5, [pc, #44]	; (80056fc <__libc_init_array+0x40>)
 80056ce:	4c0c      	ldr	r4, [pc, #48]	; (8005700 <__libc_init_array+0x44>)
 80056d0:	f004 fcaa 	bl	800a028 <_init>
 80056d4:	1b64      	subs	r4, r4, r5
 80056d6:	10a4      	asrs	r4, r4, #2
 80056d8:	2600      	movs	r6, #0
 80056da:	42a6      	cmp	r6, r4
 80056dc:	d105      	bne.n	80056ea <__libc_init_array+0x2e>
 80056de:	bd70      	pop	{r4, r5, r6, pc}
 80056e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80056e4:	4798      	blx	r3
 80056e6:	3601      	adds	r6, #1
 80056e8:	e7ee      	b.n	80056c8 <__libc_init_array+0xc>
 80056ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80056ee:	4798      	blx	r3
 80056f0:	3601      	adds	r6, #1
 80056f2:	e7f2      	b.n	80056da <__libc_init_array+0x1e>
 80056f4:	0800a56c 	.word	0x0800a56c
 80056f8:	0800a56c 	.word	0x0800a56c
 80056fc:	0800a56c 	.word	0x0800a56c
 8005700:	0800a570 	.word	0x0800a570

08005704 <memset>:
 8005704:	4402      	add	r2, r0
 8005706:	4603      	mov	r3, r0
 8005708:	4293      	cmp	r3, r2
 800570a:	d100      	bne.n	800570e <memset+0xa>
 800570c:	4770      	bx	lr
 800570e:	f803 1b01 	strb.w	r1, [r3], #1
 8005712:	e7f9      	b.n	8005708 <memset+0x4>

08005714 <__cvt>:
 8005714:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005718:	ec55 4b10 	vmov	r4, r5, d0
 800571c:	2d00      	cmp	r5, #0
 800571e:	460e      	mov	r6, r1
 8005720:	4619      	mov	r1, r3
 8005722:	462b      	mov	r3, r5
 8005724:	bfbb      	ittet	lt
 8005726:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800572a:	461d      	movlt	r5, r3
 800572c:	2300      	movge	r3, #0
 800572e:	232d      	movlt	r3, #45	; 0x2d
 8005730:	700b      	strb	r3, [r1, #0]
 8005732:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005734:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005738:	4691      	mov	r9, r2
 800573a:	f023 0820 	bic.w	r8, r3, #32
 800573e:	bfbc      	itt	lt
 8005740:	4622      	movlt	r2, r4
 8005742:	4614      	movlt	r4, r2
 8005744:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005748:	d005      	beq.n	8005756 <__cvt+0x42>
 800574a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800574e:	d100      	bne.n	8005752 <__cvt+0x3e>
 8005750:	3601      	adds	r6, #1
 8005752:	2102      	movs	r1, #2
 8005754:	e000      	b.n	8005758 <__cvt+0x44>
 8005756:	2103      	movs	r1, #3
 8005758:	ab03      	add	r3, sp, #12
 800575a:	9301      	str	r3, [sp, #4]
 800575c:	ab02      	add	r3, sp, #8
 800575e:	9300      	str	r3, [sp, #0]
 8005760:	ec45 4b10 	vmov	d0, r4, r5
 8005764:	4653      	mov	r3, sl
 8005766:	4632      	mov	r2, r6
 8005768:	f001 fdc6 	bl	80072f8 <_dtoa_r>
 800576c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005770:	4607      	mov	r7, r0
 8005772:	d102      	bne.n	800577a <__cvt+0x66>
 8005774:	f019 0f01 	tst.w	r9, #1
 8005778:	d022      	beq.n	80057c0 <__cvt+0xac>
 800577a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800577e:	eb07 0906 	add.w	r9, r7, r6
 8005782:	d110      	bne.n	80057a6 <__cvt+0x92>
 8005784:	783b      	ldrb	r3, [r7, #0]
 8005786:	2b30      	cmp	r3, #48	; 0x30
 8005788:	d10a      	bne.n	80057a0 <__cvt+0x8c>
 800578a:	2200      	movs	r2, #0
 800578c:	2300      	movs	r3, #0
 800578e:	4620      	mov	r0, r4
 8005790:	4629      	mov	r1, r5
 8005792:	f7fb f9a9 	bl	8000ae8 <__aeabi_dcmpeq>
 8005796:	b918      	cbnz	r0, 80057a0 <__cvt+0x8c>
 8005798:	f1c6 0601 	rsb	r6, r6, #1
 800579c:	f8ca 6000 	str.w	r6, [sl]
 80057a0:	f8da 3000 	ldr.w	r3, [sl]
 80057a4:	4499      	add	r9, r3
 80057a6:	2200      	movs	r2, #0
 80057a8:	2300      	movs	r3, #0
 80057aa:	4620      	mov	r0, r4
 80057ac:	4629      	mov	r1, r5
 80057ae:	f7fb f99b 	bl	8000ae8 <__aeabi_dcmpeq>
 80057b2:	b108      	cbz	r0, 80057b8 <__cvt+0xa4>
 80057b4:	f8cd 900c 	str.w	r9, [sp, #12]
 80057b8:	2230      	movs	r2, #48	; 0x30
 80057ba:	9b03      	ldr	r3, [sp, #12]
 80057bc:	454b      	cmp	r3, r9
 80057be:	d307      	bcc.n	80057d0 <__cvt+0xbc>
 80057c0:	9b03      	ldr	r3, [sp, #12]
 80057c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80057c4:	1bdb      	subs	r3, r3, r7
 80057c6:	4638      	mov	r0, r7
 80057c8:	6013      	str	r3, [r2, #0]
 80057ca:	b004      	add	sp, #16
 80057cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057d0:	1c59      	adds	r1, r3, #1
 80057d2:	9103      	str	r1, [sp, #12]
 80057d4:	701a      	strb	r2, [r3, #0]
 80057d6:	e7f0      	b.n	80057ba <__cvt+0xa6>

080057d8 <__exponent>:
 80057d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057da:	4603      	mov	r3, r0
 80057dc:	2900      	cmp	r1, #0
 80057de:	bfb8      	it	lt
 80057e0:	4249      	neglt	r1, r1
 80057e2:	f803 2b02 	strb.w	r2, [r3], #2
 80057e6:	bfb4      	ite	lt
 80057e8:	222d      	movlt	r2, #45	; 0x2d
 80057ea:	222b      	movge	r2, #43	; 0x2b
 80057ec:	2909      	cmp	r1, #9
 80057ee:	7042      	strb	r2, [r0, #1]
 80057f0:	dd2a      	ble.n	8005848 <__exponent+0x70>
 80057f2:	f10d 0407 	add.w	r4, sp, #7
 80057f6:	46a4      	mov	ip, r4
 80057f8:	270a      	movs	r7, #10
 80057fa:	46a6      	mov	lr, r4
 80057fc:	460a      	mov	r2, r1
 80057fe:	fb91 f6f7 	sdiv	r6, r1, r7
 8005802:	fb07 1516 	mls	r5, r7, r6, r1
 8005806:	3530      	adds	r5, #48	; 0x30
 8005808:	2a63      	cmp	r2, #99	; 0x63
 800580a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800580e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005812:	4631      	mov	r1, r6
 8005814:	dcf1      	bgt.n	80057fa <__exponent+0x22>
 8005816:	3130      	adds	r1, #48	; 0x30
 8005818:	f1ae 0502 	sub.w	r5, lr, #2
 800581c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005820:	1c44      	adds	r4, r0, #1
 8005822:	4629      	mov	r1, r5
 8005824:	4561      	cmp	r1, ip
 8005826:	d30a      	bcc.n	800583e <__exponent+0x66>
 8005828:	f10d 0209 	add.w	r2, sp, #9
 800582c:	eba2 020e 	sub.w	r2, r2, lr
 8005830:	4565      	cmp	r5, ip
 8005832:	bf88      	it	hi
 8005834:	2200      	movhi	r2, #0
 8005836:	4413      	add	r3, r2
 8005838:	1a18      	subs	r0, r3, r0
 800583a:	b003      	add	sp, #12
 800583c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800583e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005842:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005846:	e7ed      	b.n	8005824 <__exponent+0x4c>
 8005848:	2330      	movs	r3, #48	; 0x30
 800584a:	3130      	adds	r1, #48	; 0x30
 800584c:	7083      	strb	r3, [r0, #2]
 800584e:	70c1      	strb	r1, [r0, #3]
 8005850:	1d03      	adds	r3, r0, #4
 8005852:	e7f1      	b.n	8005838 <__exponent+0x60>

08005854 <_printf_float>:
 8005854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005858:	ed2d 8b02 	vpush	{d8}
 800585c:	b08d      	sub	sp, #52	; 0x34
 800585e:	460c      	mov	r4, r1
 8005860:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005864:	4616      	mov	r6, r2
 8005866:	461f      	mov	r7, r3
 8005868:	4605      	mov	r5, r0
 800586a:	f002 ff97 	bl	800879c <_localeconv_r>
 800586e:	f8d0 a000 	ldr.w	sl, [r0]
 8005872:	4650      	mov	r0, sl
 8005874:	f7fa fcbc 	bl	80001f0 <strlen>
 8005878:	2300      	movs	r3, #0
 800587a:	930a      	str	r3, [sp, #40]	; 0x28
 800587c:	6823      	ldr	r3, [r4, #0]
 800587e:	9305      	str	r3, [sp, #20]
 8005880:	f8d8 3000 	ldr.w	r3, [r8]
 8005884:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005888:	3307      	adds	r3, #7
 800588a:	f023 0307 	bic.w	r3, r3, #7
 800588e:	f103 0208 	add.w	r2, r3, #8
 8005892:	f8c8 2000 	str.w	r2, [r8]
 8005896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800589e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80058a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80058a6:	9307      	str	r3, [sp, #28]
 80058a8:	f8cd 8018 	str.w	r8, [sp, #24]
 80058ac:	ee08 0a10 	vmov	s16, r0
 80058b0:	4b9f      	ldr	r3, [pc, #636]	; (8005b30 <_printf_float+0x2dc>)
 80058b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80058ba:	f7fb f947 	bl	8000b4c <__aeabi_dcmpun>
 80058be:	bb88      	cbnz	r0, 8005924 <_printf_float+0xd0>
 80058c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058c4:	4b9a      	ldr	r3, [pc, #616]	; (8005b30 <_printf_float+0x2dc>)
 80058c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80058ca:	f7fb f921 	bl	8000b10 <__aeabi_dcmple>
 80058ce:	bb48      	cbnz	r0, 8005924 <_printf_float+0xd0>
 80058d0:	2200      	movs	r2, #0
 80058d2:	2300      	movs	r3, #0
 80058d4:	4640      	mov	r0, r8
 80058d6:	4649      	mov	r1, r9
 80058d8:	f7fb f910 	bl	8000afc <__aeabi_dcmplt>
 80058dc:	b110      	cbz	r0, 80058e4 <_printf_float+0x90>
 80058de:	232d      	movs	r3, #45	; 0x2d
 80058e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058e4:	4b93      	ldr	r3, [pc, #588]	; (8005b34 <_printf_float+0x2e0>)
 80058e6:	4894      	ldr	r0, [pc, #592]	; (8005b38 <_printf_float+0x2e4>)
 80058e8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80058ec:	bf94      	ite	ls
 80058ee:	4698      	movls	r8, r3
 80058f0:	4680      	movhi	r8, r0
 80058f2:	2303      	movs	r3, #3
 80058f4:	6123      	str	r3, [r4, #16]
 80058f6:	9b05      	ldr	r3, [sp, #20]
 80058f8:	f023 0204 	bic.w	r2, r3, #4
 80058fc:	6022      	str	r2, [r4, #0]
 80058fe:	f04f 0900 	mov.w	r9, #0
 8005902:	9700      	str	r7, [sp, #0]
 8005904:	4633      	mov	r3, r6
 8005906:	aa0b      	add	r2, sp, #44	; 0x2c
 8005908:	4621      	mov	r1, r4
 800590a:	4628      	mov	r0, r5
 800590c:	f000 f9d8 	bl	8005cc0 <_printf_common>
 8005910:	3001      	adds	r0, #1
 8005912:	f040 8090 	bne.w	8005a36 <_printf_float+0x1e2>
 8005916:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800591a:	b00d      	add	sp, #52	; 0x34
 800591c:	ecbd 8b02 	vpop	{d8}
 8005920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005924:	4642      	mov	r2, r8
 8005926:	464b      	mov	r3, r9
 8005928:	4640      	mov	r0, r8
 800592a:	4649      	mov	r1, r9
 800592c:	f7fb f90e 	bl	8000b4c <__aeabi_dcmpun>
 8005930:	b140      	cbz	r0, 8005944 <_printf_float+0xf0>
 8005932:	464b      	mov	r3, r9
 8005934:	2b00      	cmp	r3, #0
 8005936:	bfbc      	itt	lt
 8005938:	232d      	movlt	r3, #45	; 0x2d
 800593a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800593e:	487f      	ldr	r0, [pc, #508]	; (8005b3c <_printf_float+0x2e8>)
 8005940:	4b7f      	ldr	r3, [pc, #508]	; (8005b40 <_printf_float+0x2ec>)
 8005942:	e7d1      	b.n	80058e8 <_printf_float+0x94>
 8005944:	6863      	ldr	r3, [r4, #4]
 8005946:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800594a:	9206      	str	r2, [sp, #24]
 800594c:	1c5a      	adds	r2, r3, #1
 800594e:	d13f      	bne.n	80059d0 <_printf_float+0x17c>
 8005950:	2306      	movs	r3, #6
 8005952:	6063      	str	r3, [r4, #4]
 8005954:	9b05      	ldr	r3, [sp, #20]
 8005956:	6861      	ldr	r1, [r4, #4]
 8005958:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800595c:	2300      	movs	r3, #0
 800595e:	9303      	str	r3, [sp, #12]
 8005960:	ab0a      	add	r3, sp, #40	; 0x28
 8005962:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005966:	ab09      	add	r3, sp, #36	; 0x24
 8005968:	ec49 8b10 	vmov	d0, r8, r9
 800596c:	9300      	str	r3, [sp, #0]
 800596e:	6022      	str	r2, [r4, #0]
 8005970:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005974:	4628      	mov	r0, r5
 8005976:	f7ff fecd 	bl	8005714 <__cvt>
 800597a:	9b06      	ldr	r3, [sp, #24]
 800597c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800597e:	2b47      	cmp	r3, #71	; 0x47
 8005980:	4680      	mov	r8, r0
 8005982:	d108      	bne.n	8005996 <_printf_float+0x142>
 8005984:	1cc8      	adds	r0, r1, #3
 8005986:	db02      	blt.n	800598e <_printf_float+0x13a>
 8005988:	6863      	ldr	r3, [r4, #4]
 800598a:	4299      	cmp	r1, r3
 800598c:	dd41      	ble.n	8005a12 <_printf_float+0x1be>
 800598e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005992:	fa5f fb8b 	uxtb.w	fp, fp
 8005996:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800599a:	d820      	bhi.n	80059de <_printf_float+0x18a>
 800599c:	3901      	subs	r1, #1
 800599e:	465a      	mov	r2, fp
 80059a0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80059a4:	9109      	str	r1, [sp, #36]	; 0x24
 80059a6:	f7ff ff17 	bl	80057d8 <__exponent>
 80059aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059ac:	1813      	adds	r3, r2, r0
 80059ae:	2a01      	cmp	r2, #1
 80059b0:	4681      	mov	r9, r0
 80059b2:	6123      	str	r3, [r4, #16]
 80059b4:	dc02      	bgt.n	80059bc <_printf_float+0x168>
 80059b6:	6822      	ldr	r2, [r4, #0]
 80059b8:	07d2      	lsls	r2, r2, #31
 80059ba:	d501      	bpl.n	80059c0 <_printf_float+0x16c>
 80059bc:	3301      	adds	r3, #1
 80059be:	6123      	str	r3, [r4, #16]
 80059c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d09c      	beq.n	8005902 <_printf_float+0xae>
 80059c8:	232d      	movs	r3, #45	; 0x2d
 80059ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059ce:	e798      	b.n	8005902 <_printf_float+0xae>
 80059d0:	9a06      	ldr	r2, [sp, #24]
 80059d2:	2a47      	cmp	r2, #71	; 0x47
 80059d4:	d1be      	bne.n	8005954 <_printf_float+0x100>
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1bc      	bne.n	8005954 <_printf_float+0x100>
 80059da:	2301      	movs	r3, #1
 80059dc:	e7b9      	b.n	8005952 <_printf_float+0xfe>
 80059de:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80059e2:	d118      	bne.n	8005a16 <_printf_float+0x1c2>
 80059e4:	2900      	cmp	r1, #0
 80059e6:	6863      	ldr	r3, [r4, #4]
 80059e8:	dd0b      	ble.n	8005a02 <_printf_float+0x1ae>
 80059ea:	6121      	str	r1, [r4, #16]
 80059ec:	b913      	cbnz	r3, 80059f4 <_printf_float+0x1a0>
 80059ee:	6822      	ldr	r2, [r4, #0]
 80059f0:	07d0      	lsls	r0, r2, #31
 80059f2:	d502      	bpl.n	80059fa <_printf_float+0x1a6>
 80059f4:	3301      	adds	r3, #1
 80059f6:	440b      	add	r3, r1
 80059f8:	6123      	str	r3, [r4, #16]
 80059fa:	65a1      	str	r1, [r4, #88]	; 0x58
 80059fc:	f04f 0900 	mov.w	r9, #0
 8005a00:	e7de      	b.n	80059c0 <_printf_float+0x16c>
 8005a02:	b913      	cbnz	r3, 8005a0a <_printf_float+0x1b6>
 8005a04:	6822      	ldr	r2, [r4, #0]
 8005a06:	07d2      	lsls	r2, r2, #31
 8005a08:	d501      	bpl.n	8005a0e <_printf_float+0x1ba>
 8005a0a:	3302      	adds	r3, #2
 8005a0c:	e7f4      	b.n	80059f8 <_printf_float+0x1a4>
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e7f2      	b.n	80059f8 <_printf_float+0x1a4>
 8005a12:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005a16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a18:	4299      	cmp	r1, r3
 8005a1a:	db05      	blt.n	8005a28 <_printf_float+0x1d4>
 8005a1c:	6823      	ldr	r3, [r4, #0]
 8005a1e:	6121      	str	r1, [r4, #16]
 8005a20:	07d8      	lsls	r0, r3, #31
 8005a22:	d5ea      	bpl.n	80059fa <_printf_float+0x1a6>
 8005a24:	1c4b      	adds	r3, r1, #1
 8005a26:	e7e7      	b.n	80059f8 <_printf_float+0x1a4>
 8005a28:	2900      	cmp	r1, #0
 8005a2a:	bfd4      	ite	le
 8005a2c:	f1c1 0202 	rsble	r2, r1, #2
 8005a30:	2201      	movgt	r2, #1
 8005a32:	4413      	add	r3, r2
 8005a34:	e7e0      	b.n	80059f8 <_printf_float+0x1a4>
 8005a36:	6823      	ldr	r3, [r4, #0]
 8005a38:	055a      	lsls	r2, r3, #21
 8005a3a:	d407      	bmi.n	8005a4c <_printf_float+0x1f8>
 8005a3c:	6923      	ldr	r3, [r4, #16]
 8005a3e:	4642      	mov	r2, r8
 8005a40:	4631      	mov	r1, r6
 8005a42:	4628      	mov	r0, r5
 8005a44:	47b8      	blx	r7
 8005a46:	3001      	adds	r0, #1
 8005a48:	d12c      	bne.n	8005aa4 <_printf_float+0x250>
 8005a4a:	e764      	b.n	8005916 <_printf_float+0xc2>
 8005a4c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005a50:	f240 80e0 	bls.w	8005c14 <_printf_float+0x3c0>
 8005a54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a58:	2200      	movs	r2, #0
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	f7fb f844 	bl	8000ae8 <__aeabi_dcmpeq>
 8005a60:	2800      	cmp	r0, #0
 8005a62:	d034      	beq.n	8005ace <_printf_float+0x27a>
 8005a64:	4a37      	ldr	r2, [pc, #220]	; (8005b44 <_printf_float+0x2f0>)
 8005a66:	2301      	movs	r3, #1
 8005a68:	4631      	mov	r1, r6
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	47b8      	blx	r7
 8005a6e:	3001      	adds	r0, #1
 8005a70:	f43f af51 	beq.w	8005916 <_printf_float+0xc2>
 8005a74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	db02      	blt.n	8005a82 <_printf_float+0x22e>
 8005a7c:	6823      	ldr	r3, [r4, #0]
 8005a7e:	07d8      	lsls	r0, r3, #31
 8005a80:	d510      	bpl.n	8005aa4 <_printf_float+0x250>
 8005a82:	ee18 3a10 	vmov	r3, s16
 8005a86:	4652      	mov	r2, sl
 8005a88:	4631      	mov	r1, r6
 8005a8a:	4628      	mov	r0, r5
 8005a8c:	47b8      	blx	r7
 8005a8e:	3001      	adds	r0, #1
 8005a90:	f43f af41 	beq.w	8005916 <_printf_float+0xc2>
 8005a94:	f04f 0800 	mov.w	r8, #0
 8005a98:	f104 091a 	add.w	r9, r4, #26
 8005a9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	4543      	cmp	r3, r8
 8005aa2:	dc09      	bgt.n	8005ab8 <_printf_float+0x264>
 8005aa4:	6823      	ldr	r3, [r4, #0]
 8005aa6:	079b      	lsls	r3, r3, #30
 8005aa8:	f100 8105 	bmi.w	8005cb6 <_printf_float+0x462>
 8005aac:	68e0      	ldr	r0, [r4, #12]
 8005aae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ab0:	4298      	cmp	r0, r3
 8005ab2:	bfb8      	it	lt
 8005ab4:	4618      	movlt	r0, r3
 8005ab6:	e730      	b.n	800591a <_printf_float+0xc6>
 8005ab8:	2301      	movs	r3, #1
 8005aba:	464a      	mov	r2, r9
 8005abc:	4631      	mov	r1, r6
 8005abe:	4628      	mov	r0, r5
 8005ac0:	47b8      	blx	r7
 8005ac2:	3001      	adds	r0, #1
 8005ac4:	f43f af27 	beq.w	8005916 <_printf_float+0xc2>
 8005ac8:	f108 0801 	add.w	r8, r8, #1
 8005acc:	e7e6      	b.n	8005a9c <_printf_float+0x248>
 8005ace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	dc39      	bgt.n	8005b48 <_printf_float+0x2f4>
 8005ad4:	4a1b      	ldr	r2, [pc, #108]	; (8005b44 <_printf_float+0x2f0>)
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	4631      	mov	r1, r6
 8005ada:	4628      	mov	r0, r5
 8005adc:	47b8      	blx	r7
 8005ade:	3001      	adds	r0, #1
 8005ae0:	f43f af19 	beq.w	8005916 <_printf_float+0xc2>
 8005ae4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	d102      	bne.n	8005af2 <_printf_float+0x29e>
 8005aec:	6823      	ldr	r3, [r4, #0]
 8005aee:	07d9      	lsls	r1, r3, #31
 8005af0:	d5d8      	bpl.n	8005aa4 <_printf_float+0x250>
 8005af2:	ee18 3a10 	vmov	r3, s16
 8005af6:	4652      	mov	r2, sl
 8005af8:	4631      	mov	r1, r6
 8005afa:	4628      	mov	r0, r5
 8005afc:	47b8      	blx	r7
 8005afe:	3001      	adds	r0, #1
 8005b00:	f43f af09 	beq.w	8005916 <_printf_float+0xc2>
 8005b04:	f04f 0900 	mov.w	r9, #0
 8005b08:	f104 0a1a 	add.w	sl, r4, #26
 8005b0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b0e:	425b      	negs	r3, r3
 8005b10:	454b      	cmp	r3, r9
 8005b12:	dc01      	bgt.n	8005b18 <_printf_float+0x2c4>
 8005b14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b16:	e792      	b.n	8005a3e <_printf_float+0x1ea>
 8005b18:	2301      	movs	r3, #1
 8005b1a:	4652      	mov	r2, sl
 8005b1c:	4631      	mov	r1, r6
 8005b1e:	4628      	mov	r0, r5
 8005b20:	47b8      	blx	r7
 8005b22:	3001      	adds	r0, #1
 8005b24:	f43f aef7 	beq.w	8005916 <_printf_float+0xc2>
 8005b28:	f109 0901 	add.w	r9, r9, #1
 8005b2c:	e7ee      	b.n	8005b0c <_printf_float+0x2b8>
 8005b2e:	bf00      	nop
 8005b30:	7fefffff 	.word	0x7fefffff
 8005b34:	0800a0b8 	.word	0x0800a0b8
 8005b38:	0800a0bc 	.word	0x0800a0bc
 8005b3c:	0800a0c4 	.word	0x0800a0c4
 8005b40:	0800a0c0 	.word	0x0800a0c0
 8005b44:	0800a0c8 	.word	0x0800a0c8
 8005b48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b4a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	bfa8      	it	ge
 8005b50:	461a      	movge	r2, r3
 8005b52:	2a00      	cmp	r2, #0
 8005b54:	4691      	mov	r9, r2
 8005b56:	dc37      	bgt.n	8005bc8 <_printf_float+0x374>
 8005b58:	f04f 0b00 	mov.w	fp, #0
 8005b5c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b60:	f104 021a 	add.w	r2, r4, #26
 8005b64:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b66:	9305      	str	r3, [sp, #20]
 8005b68:	eba3 0309 	sub.w	r3, r3, r9
 8005b6c:	455b      	cmp	r3, fp
 8005b6e:	dc33      	bgt.n	8005bd8 <_printf_float+0x384>
 8005b70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b74:	429a      	cmp	r2, r3
 8005b76:	db3b      	blt.n	8005bf0 <_printf_float+0x39c>
 8005b78:	6823      	ldr	r3, [r4, #0]
 8005b7a:	07da      	lsls	r2, r3, #31
 8005b7c:	d438      	bmi.n	8005bf0 <_printf_float+0x39c>
 8005b7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b80:	9a05      	ldr	r2, [sp, #20]
 8005b82:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b84:	1a9a      	subs	r2, r3, r2
 8005b86:	eba3 0901 	sub.w	r9, r3, r1
 8005b8a:	4591      	cmp	r9, r2
 8005b8c:	bfa8      	it	ge
 8005b8e:	4691      	movge	r9, r2
 8005b90:	f1b9 0f00 	cmp.w	r9, #0
 8005b94:	dc35      	bgt.n	8005c02 <_printf_float+0x3ae>
 8005b96:	f04f 0800 	mov.w	r8, #0
 8005b9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b9e:	f104 0a1a 	add.w	sl, r4, #26
 8005ba2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ba6:	1a9b      	subs	r3, r3, r2
 8005ba8:	eba3 0309 	sub.w	r3, r3, r9
 8005bac:	4543      	cmp	r3, r8
 8005bae:	f77f af79 	ble.w	8005aa4 <_printf_float+0x250>
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	4652      	mov	r2, sl
 8005bb6:	4631      	mov	r1, r6
 8005bb8:	4628      	mov	r0, r5
 8005bba:	47b8      	blx	r7
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	f43f aeaa 	beq.w	8005916 <_printf_float+0xc2>
 8005bc2:	f108 0801 	add.w	r8, r8, #1
 8005bc6:	e7ec      	b.n	8005ba2 <_printf_float+0x34e>
 8005bc8:	4613      	mov	r3, r2
 8005bca:	4631      	mov	r1, r6
 8005bcc:	4642      	mov	r2, r8
 8005bce:	4628      	mov	r0, r5
 8005bd0:	47b8      	blx	r7
 8005bd2:	3001      	adds	r0, #1
 8005bd4:	d1c0      	bne.n	8005b58 <_printf_float+0x304>
 8005bd6:	e69e      	b.n	8005916 <_printf_float+0xc2>
 8005bd8:	2301      	movs	r3, #1
 8005bda:	4631      	mov	r1, r6
 8005bdc:	4628      	mov	r0, r5
 8005bde:	9205      	str	r2, [sp, #20]
 8005be0:	47b8      	blx	r7
 8005be2:	3001      	adds	r0, #1
 8005be4:	f43f ae97 	beq.w	8005916 <_printf_float+0xc2>
 8005be8:	9a05      	ldr	r2, [sp, #20]
 8005bea:	f10b 0b01 	add.w	fp, fp, #1
 8005bee:	e7b9      	b.n	8005b64 <_printf_float+0x310>
 8005bf0:	ee18 3a10 	vmov	r3, s16
 8005bf4:	4652      	mov	r2, sl
 8005bf6:	4631      	mov	r1, r6
 8005bf8:	4628      	mov	r0, r5
 8005bfa:	47b8      	blx	r7
 8005bfc:	3001      	adds	r0, #1
 8005bfe:	d1be      	bne.n	8005b7e <_printf_float+0x32a>
 8005c00:	e689      	b.n	8005916 <_printf_float+0xc2>
 8005c02:	9a05      	ldr	r2, [sp, #20]
 8005c04:	464b      	mov	r3, r9
 8005c06:	4442      	add	r2, r8
 8005c08:	4631      	mov	r1, r6
 8005c0a:	4628      	mov	r0, r5
 8005c0c:	47b8      	blx	r7
 8005c0e:	3001      	adds	r0, #1
 8005c10:	d1c1      	bne.n	8005b96 <_printf_float+0x342>
 8005c12:	e680      	b.n	8005916 <_printf_float+0xc2>
 8005c14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c16:	2a01      	cmp	r2, #1
 8005c18:	dc01      	bgt.n	8005c1e <_printf_float+0x3ca>
 8005c1a:	07db      	lsls	r3, r3, #31
 8005c1c:	d538      	bpl.n	8005c90 <_printf_float+0x43c>
 8005c1e:	2301      	movs	r3, #1
 8005c20:	4642      	mov	r2, r8
 8005c22:	4631      	mov	r1, r6
 8005c24:	4628      	mov	r0, r5
 8005c26:	47b8      	blx	r7
 8005c28:	3001      	adds	r0, #1
 8005c2a:	f43f ae74 	beq.w	8005916 <_printf_float+0xc2>
 8005c2e:	ee18 3a10 	vmov	r3, s16
 8005c32:	4652      	mov	r2, sl
 8005c34:	4631      	mov	r1, r6
 8005c36:	4628      	mov	r0, r5
 8005c38:	47b8      	blx	r7
 8005c3a:	3001      	adds	r0, #1
 8005c3c:	f43f ae6b 	beq.w	8005916 <_printf_float+0xc2>
 8005c40:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c44:	2200      	movs	r2, #0
 8005c46:	2300      	movs	r3, #0
 8005c48:	f7fa ff4e 	bl	8000ae8 <__aeabi_dcmpeq>
 8005c4c:	b9d8      	cbnz	r0, 8005c86 <_printf_float+0x432>
 8005c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c50:	f108 0201 	add.w	r2, r8, #1
 8005c54:	3b01      	subs	r3, #1
 8005c56:	4631      	mov	r1, r6
 8005c58:	4628      	mov	r0, r5
 8005c5a:	47b8      	blx	r7
 8005c5c:	3001      	adds	r0, #1
 8005c5e:	d10e      	bne.n	8005c7e <_printf_float+0x42a>
 8005c60:	e659      	b.n	8005916 <_printf_float+0xc2>
 8005c62:	2301      	movs	r3, #1
 8005c64:	4652      	mov	r2, sl
 8005c66:	4631      	mov	r1, r6
 8005c68:	4628      	mov	r0, r5
 8005c6a:	47b8      	blx	r7
 8005c6c:	3001      	adds	r0, #1
 8005c6e:	f43f ae52 	beq.w	8005916 <_printf_float+0xc2>
 8005c72:	f108 0801 	add.w	r8, r8, #1
 8005c76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c78:	3b01      	subs	r3, #1
 8005c7a:	4543      	cmp	r3, r8
 8005c7c:	dcf1      	bgt.n	8005c62 <_printf_float+0x40e>
 8005c7e:	464b      	mov	r3, r9
 8005c80:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005c84:	e6dc      	b.n	8005a40 <_printf_float+0x1ec>
 8005c86:	f04f 0800 	mov.w	r8, #0
 8005c8a:	f104 0a1a 	add.w	sl, r4, #26
 8005c8e:	e7f2      	b.n	8005c76 <_printf_float+0x422>
 8005c90:	2301      	movs	r3, #1
 8005c92:	4642      	mov	r2, r8
 8005c94:	e7df      	b.n	8005c56 <_printf_float+0x402>
 8005c96:	2301      	movs	r3, #1
 8005c98:	464a      	mov	r2, r9
 8005c9a:	4631      	mov	r1, r6
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	47b8      	blx	r7
 8005ca0:	3001      	adds	r0, #1
 8005ca2:	f43f ae38 	beq.w	8005916 <_printf_float+0xc2>
 8005ca6:	f108 0801 	add.w	r8, r8, #1
 8005caa:	68e3      	ldr	r3, [r4, #12]
 8005cac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005cae:	1a5b      	subs	r3, r3, r1
 8005cb0:	4543      	cmp	r3, r8
 8005cb2:	dcf0      	bgt.n	8005c96 <_printf_float+0x442>
 8005cb4:	e6fa      	b.n	8005aac <_printf_float+0x258>
 8005cb6:	f04f 0800 	mov.w	r8, #0
 8005cba:	f104 0919 	add.w	r9, r4, #25
 8005cbe:	e7f4      	b.n	8005caa <_printf_float+0x456>

08005cc0 <_printf_common>:
 8005cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cc4:	4616      	mov	r6, r2
 8005cc6:	4699      	mov	r9, r3
 8005cc8:	688a      	ldr	r2, [r1, #8]
 8005cca:	690b      	ldr	r3, [r1, #16]
 8005ccc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	bfb8      	it	lt
 8005cd4:	4613      	movlt	r3, r2
 8005cd6:	6033      	str	r3, [r6, #0]
 8005cd8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005cdc:	4607      	mov	r7, r0
 8005cde:	460c      	mov	r4, r1
 8005ce0:	b10a      	cbz	r2, 8005ce6 <_printf_common+0x26>
 8005ce2:	3301      	adds	r3, #1
 8005ce4:	6033      	str	r3, [r6, #0]
 8005ce6:	6823      	ldr	r3, [r4, #0]
 8005ce8:	0699      	lsls	r1, r3, #26
 8005cea:	bf42      	ittt	mi
 8005cec:	6833      	ldrmi	r3, [r6, #0]
 8005cee:	3302      	addmi	r3, #2
 8005cf0:	6033      	strmi	r3, [r6, #0]
 8005cf2:	6825      	ldr	r5, [r4, #0]
 8005cf4:	f015 0506 	ands.w	r5, r5, #6
 8005cf8:	d106      	bne.n	8005d08 <_printf_common+0x48>
 8005cfa:	f104 0a19 	add.w	sl, r4, #25
 8005cfe:	68e3      	ldr	r3, [r4, #12]
 8005d00:	6832      	ldr	r2, [r6, #0]
 8005d02:	1a9b      	subs	r3, r3, r2
 8005d04:	42ab      	cmp	r3, r5
 8005d06:	dc26      	bgt.n	8005d56 <_printf_common+0x96>
 8005d08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005d0c:	1e13      	subs	r3, r2, #0
 8005d0e:	6822      	ldr	r2, [r4, #0]
 8005d10:	bf18      	it	ne
 8005d12:	2301      	movne	r3, #1
 8005d14:	0692      	lsls	r2, r2, #26
 8005d16:	d42b      	bmi.n	8005d70 <_printf_common+0xb0>
 8005d18:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d1c:	4649      	mov	r1, r9
 8005d1e:	4638      	mov	r0, r7
 8005d20:	47c0      	blx	r8
 8005d22:	3001      	adds	r0, #1
 8005d24:	d01e      	beq.n	8005d64 <_printf_common+0xa4>
 8005d26:	6823      	ldr	r3, [r4, #0]
 8005d28:	68e5      	ldr	r5, [r4, #12]
 8005d2a:	6832      	ldr	r2, [r6, #0]
 8005d2c:	f003 0306 	and.w	r3, r3, #6
 8005d30:	2b04      	cmp	r3, #4
 8005d32:	bf08      	it	eq
 8005d34:	1aad      	subeq	r5, r5, r2
 8005d36:	68a3      	ldr	r3, [r4, #8]
 8005d38:	6922      	ldr	r2, [r4, #16]
 8005d3a:	bf0c      	ite	eq
 8005d3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d40:	2500      	movne	r5, #0
 8005d42:	4293      	cmp	r3, r2
 8005d44:	bfc4      	itt	gt
 8005d46:	1a9b      	subgt	r3, r3, r2
 8005d48:	18ed      	addgt	r5, r5, r3
 8005d4a:	2600      	movs	r6, #0
 8005d4c:	341a      	adds	r4, #26
 8005d4e:	42b5      	cmp	r5, r6
 8005d50:	d11a      	bne.n	8005d88 <_printf_common+0xc8>
 8005d52:	2000      	movs	r0, #0
 8005d54:	e008      	b.n	8005d68 <_printf_common+0xa8>
 8005d56:	2301      	movs	r3, #1
 8005d58:	4652      	mov	r2, sl
 8005d5a:	4649      	mov	r1, r9
 8005d5c:	4638      	mov	r0, r7
 8005d5e:	47c0      	blx	r8
 8005d60:	3001      	adds	r0, #1
 8005d62:	d103      	bne.n	8005d6c <_printf_common+0xac>
 8005d64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d6c:	3501      	adds	r5, #1
 8005d6e:	e7c6      	b.n	8005cfe <_printf_common+0x3e>
 8005d70:	18e1      	adds	r1, r4, r3
 8005d72:	1c5a      	adds	r2, r3, #1
 8005d74:	2030      	movs	r0, #48	; 0x30
 8005d76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005d7a:	4422      	add	r2, r4
 8005d7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005d80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005d84:	3302      	adds	r3, #2
 8005d86:	e7c7      	b.n	8005d18 <_printf_common+0x58>
 8005d88:	2301      	movs	r3, #1
 8005d8a:	4622      	mov	r2, r4
 8005d8c:	4649      	mov	r1, r9
 8005d8e:	4638      	mov	r0, r7
 8005d90:	47c0      	blx	r8
 8005d92:	3001      	adds	r0, #1
 8005d94:	d0e6      	beq.n	8005d64 <_printf_common+0xa4>
 8005d96:	3601      	adds	r6, #1
 8005d98:	e7d9      	b.n	8005d4e <_printf_common+0x8e>
	...

08005d9c <_printf_i>:
 8005d9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005da0:	7e0f      	ldrb	r7, [r1, #24]
 8005da2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005da4:	2f78      	cmp	r7, #120	; 0x78
 8005da6:	4691      	mov	r9, r2
 8005da8:	4680      	mov	r8, r0
 8005daa:	460c      	mov	r4, r1
 8005dac:	469a      	mov	sl, r3
 8005dae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005db2:	d807      	bhi.n	8005dc4 <_printf_i+0x28>
 8005db4:	2f62      	cmp	r7, #98	; 0x62
 8005db6:	d80a      	bhi.n	8005dce <_printf_i+0x32>
 8005db8:	2f00      	cmp	r7, #0
 8005dba:	f000 80d8 	beq.w	8005f6e <_printf_i+0x1d2>
 8005dbe:	2f58      	cmp	r7, #88	; 0x58
 8005dc0:	f000 80a3 	beq.w	8005f0a <_printf_i+0x16e>
 8005dc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005dc8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005dcc:	e03a      	b.n	8005e44 <_printf_i+0xa8>
 8005dce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005dd2:	2b15      	cmp	r3, #21
 8005dd4:	d8f6      	bhi.n	8005dc4 <_printf_i+0x28>
 8005dd6:	a101      	add	r1, pc, #4	; (adr r1, 8005ddc <_printf_i+0x40>)
 8005dd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ddc:	08005e35 	.word	0x08005e35
 8005de0:	08005e49 	.word	0x08005e49
 8005de4:	08005dc5 	.word	0x08005dc5
 8005de8:	08005dc5 	.word	0x08005dc5
 8005dec:	08005dc5 	.word	0x08005dc5
 8005df0:	08005dc5 	.word	0x08005dc5
 8005df4:	08005e49 	.word	0x08005e49
 8005df8:	08005dc5 	.word	0x08005dc5
 8005dfc:	08005dc5 	.word	0x08005dc5
 8005e00:	08005dc5 	.word	0x08005dc5
 8005e04:	08005dc5 	.word	0x08005dc5
 8005e08:	08005f55 	.word	0x08005f55
 8005e0c:	08005e79 	.word	0x08005e79
 8005e10:	08005f37 	.word	0x08005f37
 8005e14:	08005dc5 	.word	0x08005dc5
 8005e18:	08005dc5 	.word	0x08005dc5
 8005e1c:	08005f77 	.word	0x08005f77
 8005e20:	08005dc5 	.word	0x08005dc5
 8005e24:	08005e79 	.word	0x08005e79
 8005e28:	08005dc5 	.word	0x08005dc5
 8005e2c:	08005dc5 	.word	0x08005dc5
 8005e30:	08005f3f 	.word	0x08005f3f
 8005e34:	682b      	ldr	r3, [r5, #0]
 8005e36:	1d1a      	adds	r2, r3, #4
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	602a      	str	r2, [r5, #0]
 8005e3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e44:	2301      	movs	r3, #1
 8005e46:	e0a3      	b.n	8005f90 <_printf_i+0x1f4>
 8005e48:	6820      	ldr	r0, [r4, #0]
 8005e4a:	6829      	ldr	r1, [r5, #0]
 8005e4c:	0606      	lsls	r6, r0, #24
 8005e4e:	f101 0304 	add.w	r3, r1, #4
 8005e52:	d50a      	bpl.n	8005e6a <_printf_i+0xce>
 8005e54:	680e      	ldr	r6, [r1, #0]
 8005e56:	602b      	str	r3, [r5, #0]
 8005e58:	2e00      	cmp	r6, #0
 8005e5a:	da03      	bge.n	8005e64 <_printf_i+0xc8>
 8005e5c:	232d      	movs	r3, #45	; 0x2d
 8005e5e:	4276      	negs	r6, r6
 8005e60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e64:	485e      	ldr	r0, [pc, #376]	; (8005fe0 <_printf_i+0x244>)
 8005e66:	230a      	movs	r3, #10
 8005e68:	e019      	b.n	8005e9e <_printf_i+0x102>
 8005e6a:	680e      	ldr	r6, [r1, #0]
 8005e6c:	602b      	str	r3, [r5, #0]
 8005e6e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005e72:	bf18      	it	ne
 8005e74:	b236      	sxthne	r6, r6
 8005e76:	e7ef      	b.n	8005e58 <_printf_i+0xbc>
 8005e78:	682b      	ldr	r3, [r5, #0]
 8005e7a:	6820      	ldr	r0, [r4, #0]
 8005e7c:	1d19      	adds	r1, r3, #4
 8005e7e:	6029      	str	r1, [r5, #0]
 8005e80:	0601      	lsls	r1, r0, #24
 8005e82:	d501      	bpl.n	8005e88 <_printf_i+0xec>
 8005e84:	681e      	ldr	r6, [r3, #0]
 8005e86:	e002      	b.n	8005e8e <_printf_i+0xf2>
 8005e88:	0646      	lsls	r6, r0, #25
 8005e8a:	d5fb      	bpl.n	8005e84 <_printf_i+0xe8>
 8005e8c:	881e      	ldrh	r6, [r3, #0]
 8005e8e:	4854      	ldr	r0, [pc, #336]	; (8005fe0 <_printf_i+0x244>)
 8005e90:	2f6f      	cmp	r7, #111	; 0x6f
 8005e92:	bf0c      	ite	eq
 8005e94:	2308      	moveq	r3, #8
 8005e96:	230a      	movne	r3, #10
 8005e98:	2100      	movs	r1, #0
 8005e9a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005e9e:	6865      	ldr	r5, [r4, #4]
 8005ea0:	60a5      	str	r5, [r4, #8]
 8005ea2:	2d00      	cmp	r5, #0
 8005ea4:	bfa2      	ittt	ge
 8005ea6:	6821      	ldrge	r1, [r4, #0]
 8005ea8:	f021 0104 	bicge.w	r1, r1, #4
 8005eac:	6021      	strge	r1, [r4, #0]
 8005eae:	b90e      	cbnz	r6, 8005eb4 <_printf_i+0x118>
 8005eb0:	2d00      	cmp	r5, #0
 8005eb2:	d04d      	beq.n	8005f50 <_printf_i+0x1b4>
 8005eb4:	4615      	mov	r5, r2
 8005eb6:	fbb6 f1f3 	udiv	r1, r6, r3
 8005eba:	fb03 6711 	mls	r7, r3, r1, r6
 8005ebe:	5dc7      	ldrb	r7, [r0, r7]
 8005ec0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005ec4:	4637      	mov	r7, r6
 8005ec6:	42bb      	cmp	r3, r7
 8005ec8:	460e      	mov	r6, r1
 8005eca:	d9f4      	bls.n	8005eb6 <_printf_i+0x11a>
 8005ecc:	2b08      	cmp	r3, #8
 8005ece:	d10b      	bne.n	8005ee8 <_printf_i+0x14c>
 8005ed0:	6823      	ldr	r3, [r4, #0]
 8005ed2:	07de      	lsls	r6, r3, #31
 8005ed4:	d508      	bpl.n	8005ee8 <_printf_i+0x14c>
 8005ed6:	6923      	ldr	r3, [r4, #16]
 8005ed8:	6861      	ldr	r1, [r4, #4]
 8005eda:	4299      	cmp	r1, r3
 8005edc:	bfde      	ittt	le
 8005ede:	2330      	movle	r3, #48	; 0x30
 8005ee0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ee4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005ee8:	1b52      	subs	r2, r2, r5
 8005eea:	6122      	str	r2, [r4, #16]
 8005eec:	f8cd a000 	str.w	sl, [sp]
 8005ef0:	464b      	mov	r3, r9
 8005ef2:	aa03      	add	r2, sp, #12
 8005ef4:	4621      	mov	r1, r4
 8005ef6:	4640      	mov	r0, r8
 8005ef8:	f7ff fee2 	bl	8005cc0 <_printf_common>
 8005efc:	3001      	adds	r0, #1
 8005efe:	d14c      	bne.n	8005f9a <_printf_i+0x1fe>
 8005f00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f04:	b004      	add	sp, #16
 8005f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f0a:	4835      	ldr	r0, [pc, #212]	; (8005fe0 <_printf_i+0x244>)
 8005f0c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005f10:	6829      	ldr	r1, [r5, #0]
 8005f12:	6823      	ldr	r3, [r4, #0]
 8005f14:	f851 6b04 	ldr.w	r6, [r1], #4
 8005f18:	6029      	str	r1, [r5, #0]
 8005f1a:	061d      	lsls	r5, r3, #24
 8005f1c:	d514      	bpl.n	8005f48 <_printf_i+0x1ac>
 8005f1e:	07df      	lsls	r7, r3, #31
 8005f20:	bf44      	itt	mi
 8005f22:	f043 0320 	orrmi.w	r3, r3, #32
 8005f26:	6023      	strmi	r3, [r4, #0]
 8005f28:	b91e      	cbnz	r6, 8005f32 <_printf_i+0x196>
 8005f2a:	6823      	ldr	r3, [r4, #0]
 8005f2c:	f023 0320 	bic.w	r3, r3, #32
 8005f30:	6023      	str	r3, [r4, #0]
 8005f32:	2310      	movs	r3, #16
 8005f34:	e7b0      	b.n	8005e98 <_printf_i+0xfc>
 8005f36:	6823      	ldr	r3, [r4, #0]
 8005f38:	f043 0320 	orr.w	r3, r3, #32
 8005f3c:	6023      	str	r3, [r4, #0]
 8005f3e:	2378      	movs	r3, #120	; 0x78
 8005f40:	4828      	ldr	r0, [pc, #160]	; (8005fe4 <_printf_i+0x248>)
 8005f42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005f46:	e7e3      	b.n	8005f10 <_printf_i+0x174>
 8005f48:	0659      	lsls	r1, r3, #25
 8005f4a:	bf48      	it	mi
 8005f4c:	b2b6      	uxthmi	r6, r6
 8005f4e:	e7e6      	b.n	8005f1e <_printf_i+0x182>
 8005f50:	4615      	mov	r5, r2
 8005f52:	e7bb      	b.n	8005ecc <_printf_i+0x130>
 8005f54:	682b      	ldr	r3, [r5, #0]
 8005f56:	6826      	ldr	r6, [r4, #0]
 8005f58:	6961      	ldr	r1, [r4, #20]
 8005f5a:	1d18      	adds	r0, r3, #4
 8005f5c:	6028      	str	r0, [r5, #0]
 8005f5e:	0635      	lsls	r5, r6, #24
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	d501      	bpl.n	8005f68 <_printf_i+0x1cc>
 8005f64:	6019      	str	r1, [r3, #0]
 8005f66:	e002      	b.n	8005f6e <_printf_i+0x1d2>
 8005f68:	0670      	lsls	r0, r6, #25
 8005f6a:	d5fb      	bpl.n	8005f64 <_printf_i+0x1c8>
 8005f6c:	8019      	strh	r1, [r3, #0]
 8005f6e:	2300      	movs	r3, #0
 8005f70:	6123      	str	r3, [r4, #16]
 8005f72:	4615      	mov	r5, r2
 8005f74:	e7ba      	b.n	8005eec <_printf_i+0x150>
 8005f76:	682b      	ldr	r3, [r5, #0]
 8005f78:	1d1a      	adds	r2, r3, #4
 8005f7a:	602a      	str	r2, [r5, #0]
 8005f7c:	681d      	ldr	r5, [r3, #0]
 8005f7e:	6862      	ldr	r2, [r4, #4]
 8005f80:	2100      	movs	r1, #0
 8005f82:	4628      	mov	r0, r5
 8005f84:	f7fa f93c 	bl	8000200 <memchr>
 8005f88:	b108      	cbz	r0, 8005f8e <_printf_i+0x1f2>
 8005f8a:	1b40      	subs	r0, r0, r5
 8005f8c:	6060      	str	r0, [r4, #4]
 8005f8e:	6863      	ldr	r3, [r4, #4]
 8005f90:	6123      	str	r3, [r4, #16]
 8005f92:	2300      	movs	r3, #0
 8005f94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f98:	e7a8      	b.n	8005eec <_printf_i+0x150>
 8005f9a:	6923      	ldr	r3, [r4, #16]
 8005f9c:	462a      	mov	r2, r5
 8005f9e:	4649      	mov	r1, r9
 8005fa0:	4640      	mov	r0, r8
 8005fa2:	47d0      	blx	sl
 8005fa4:	3001      	adds	r0, #1
 8005fa6:	d0ab      	beq.n	8005f00 <_printf_i+0x164>
 8005fa8:	6823      	ldr	r3, [r4, #0]
 8005faa:	079b      	lsls	r3, r3, #30
 8005fac:	d413      	bmi.n	8005fd6 <_printf_i+0x23a>
 8005fae:	68e0      	ldr	r0, [r4, #12]
 8005fb0:	9b03      	ldr	r3, [sp, #12]
 8005fb2:	4298      	cmp	r0, r3
 8005fb4:	bfb8      	it	lt
 8005fb6:	4618      	movlt	r0, r3
 8005fb8:	e7a4      	b.n	8005f04 <_printf_i+0x168>
 8005fba:	2301      	movs	r3, #1
 8005fbc:	4632      	mov	r2, r6
 8005fbe:	4649      	mov	r1, r9
 8005fc0:	4640      	mov	r0, r8
 8005fc2:	47d0      	blx	sl
 8005fc4:	3001      	adds	r0, #1
 8005fc6:	d09b      	beq.n	8005f00 <_printf_i+0x164>
 8005fc8:	3501      	adds	r5, #1
 8005fca:	68e3      	ldr	r3, [r4, #12]
 8005fcc:	9903      	ldr	r1, [sp, #12]
 8005fce:	1a5b      	subs	r3, r3, r1
 8005fd0:	42ab      	cmp	r3, r5
 8005fd2:	dcf2      	bgt.n	8005fba <_printf_i+0x21e>
 8005fd4:	e7eb      	b.n	8005fae <_printf_i+0x212>
 8005fd6:	2500      	movs	r5, #0
 8005fd8:	f104 0619 	add.w	r6, r4, #25
 8005fdc:	e7f5      	b.n	8005fca <_printf_i+0x22e>
 8005fde:	bf00      	nop
 8005fe0:	0800a0ca 	.word	0x0800a0ca
 8005fe4:	0800a0db 	.word	0x0800a0db

08005fe8 <_scanf_float>:
 8005fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fec:	b087      	sub	sp, #28
 8005fee:	4617      	mov	r7, r2
 8005ff0:	9303      	str	r3, [sp, #12]
 8005ff2:	688b      	ldr	r3, [r1, #8]
 8005ff4:	1e5a      	subs	r2, r3, #1
 8005ff6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005ffa:	bf83      	ittte	hi
 8005ffc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006000:	195b      	addhi	r3, r3, r5
 8006002:	9302      	strhi	r3, [sp, #8]
 8006004:	2300      	movls	r3, #0
 8006006:	bf86      	itte	hi
 8006008:	f240 135d 	movwhi	r3, #349	; 0x15d
 800600c:	608b      	strhi	r3, [r1, #8]
 800600e:	9302      	strls	r3, [sp, #8]
 8006010:	680b      	ldr	r3, [r1, #0]
 8006012:	468b      	mov	fp, r1
 8006014:	2500      	movs	r5, #0
 8006016:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800601a:	f84b 3b1c 	str.w	r3, [fp], #28
 800601e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006022:	4680      	mov	r8, r0
 8006024:	460c      	mov	r4, r1
 8006026:	465e      	mov	r6, fp
 8006028:	46aa      	mov	sl, r5
 800602a:	46a9      	mov	r9, r5
 800602c:	9501      	str	r5, [sp, #4]
 800602e:	68a2      	ldr	r2, [r4, #8]
 8006030:	b152      	cbz	r2, 8006048 <_scanf_float+0x60>
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	2b4e      	cmp	r3, #78	; 0x4e
 8006038:	d864      	bhi.n	8006104 <_scanf_float+0x11c>
 800603a:	2b40      	cmp	r3, #64	; 0x40
 800603c:	d83c      	bhi.n	80060b8 <_scanf_float+0xd0>
 800603e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006042:	b2c8      	uxtb	r0, r1
 8006044:	280e      	cmp	r0, #14
 8006046:	d93a      	bls.n	80060be <_scanf_float+0xd6>
 8006048:	f1b9 0f00 	cmp.w	r9, #0
 800604c:	d003      	beq.n	8006056 <_scanf_float+0x6e>
 800604e:	6823      	ldr	r3, [r4, #0]
 8006050:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006054:	6023      	str	r3, [r4, #0]
 8006056:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800605a:	f1ba 0f01 	cmp.w	sl, #1
 800605e:	f200 8113 	bhi.w	8006288 <_scanf_float+0x2a0>
 8006062:	455e      	cmp	r6, fp
 8006064:	f200 8105 	bhi.w	8006272 <_scanf_float+0x28a>
 8006068:	2501      	movs	r5, #1
 800606a:	4628      	mov	r0, r5
 800606c:	b007      	add	sp, #28
 800606e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006072:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006076:	2a0d      	cmp	r2, #13
 8006078:	d8e6      	bhi.n	8006048 <_scanf_float+0x60>
 800607a:	a101      	add	r1, pc, #4	; (adr r1, 8006080 <_scanf_float+0x98>)
 800607c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006080:	080061bf 	.word	0x080061bf
 8006084:	08006049 	.word	0x08006049
 8006088:	08006049 	.word	0x08006049
 800608c:	08006049 	.word	0x08006049
 8006090:	0800621f 	.word	0x0800621f
 8006094:	080061f7 	.word	0x080061f7
 8006098:	08006049 	.word	0x08006049
 800609c:	08006049 	.word	0x08006049
 80060a0:	080061cd 	.word	0x080061cd
 80060a4:	08006049 	.word	0x08006049
 80060a8:	08006049 	.word	0x08006049
 80060ac:	08006049 	.word	0x08006049
 80060b0:	08006049 	.word	0x08006049
 80060b4:	08006185 	.word	0x08006185
 80060b8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80060bc:	e7db      	b.n	8006076 <_scanf_float+0x8e>
 80060be:	290e      	cmp	r1, #14
 80060c0:	d8c2      	bhi.n	8006048 <_scanf_float+0x60>
 80060c2:	a001      	add	r0, pc, #4	; (adr r0, 80060c8 <_scanf_float+0xe0>)
 80060c4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80060c8:	08006177 	.word	0x08006177
 80060cc:	08006049 	.word	0x08006049
 80060d0:	08006177 	.word	0x08006177
 80060d4:	0800620b 	.word	0x0800620b
 80060d8:	08006049 	.word	0x08006049
 80060dc:	08006125 	.word	0x08006125
 80060e0:	08006161 	.word	0x08006161
 80060e4:	08006161 	.word	0x08006161
 80060e8:	08006161 	.word	0x08006161
 80060ec:	08006161 	.word	0x08006161
 80060f0:	08006161 	.word	0x08006161
 80060f4:	08006161 	.word	0x08006161
 80060f8:	08006161 	.word	0x08006161
 80060fc:	08006161 	.word	0x08006161
 8006100:	08006161 	.word	0x08006161
 8006104:	2b6e      	cmp	r3, #110	; 0x6e
 8006106:	d809      	bhi.n	800611c <_scanf_float+0x134>
 8006108:	2b60      	cmp	r3, #96	; 0x60
 800610a:	d8b2      	bhi.n	8006072 <_scanf_float+0x8a>
 800610c:	2b54      	cmp	r3, #84	; 0x54
 800610e:	d077      	beq.n	8006200 <_scanf_float+0x218>
 8006110:	2b59      	cmp	r3, #89	; 0x59
 8006112:	d199      	bne.n	8006048 <_scanf_float+0x60>
 8006114:	2d07      	cmp	r5, #7
 8006116:	d197      	bne.n	8006048 <_scanf_float+0x60>
 8006118:	2508      	movs	r5, #8
 800611a:	e029      	b.n	8006170 <_scanf_float+0x188>
 800611c:	2b74      	cmp	r3, #116	; 0x74
 800611e:	d06f      	beq.n	8006200 <_scanf_float+0x218>
 8006120:	2b79      	cmp	r3, #121	; 0x79
 8006122:	e7f6      	b.n	8006112 <_scanf_float+0x12a>
 8006124:	6821      	ldr	r1, [r4, #0]
 8006126:	05c8      	lsls	r0, r1, #23
 8006128:	d51a      	bpl.n	8006160 <_scanf_float+0x178>
 800612a:	9b02      	ldr	r3, [sp, #8]
 800612c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006130:	6021      	str	r1, [r4, #0]
 8006132:	f109 0901 	add.w	r9, r9, #1
 8006136:	b11b      	cbz	r3, 8006140 <_scanf_float+0x158>
 8006138:	3b01      	subs	r3, #1
 800613a:	3201      	adds	r2, #1
 800613c:	9302      	str	r3, [sp, #8]
 800613e:	60a2      	str	r2, [r4, #8]
 8006140:	68a3      	ldr	r3, [r4, #8]
 8006142:	3b01      	subs	r3, #1
 8006144:	60a3      	str	r3, [r4, #8]
 8006146:	6923      	ldr	r3, [r4, #16]
 8006148:	3301      	adds	r3, #1
 800614a:	6123      	str	r3, [r4, #16]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	3b01      	subs	r3, #1
 8006150:	2b00      	cmp	r3, #0
 8006152:	607b      	str	r3, [r7, #4]
 8006154:	f340 8084 	ble.w	8006260 <_scanf_float+0x278>
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	3301      	adds	r3, #1
 800615c:	603b      	str	r3, [r7, #0]
 800615e:	e766      	b.n	800602e <_scanf_float+0x46>
 8006160:	eb1a 0f05 	cmn.w	sl, r5
 8006164:	f47f af70 	bne.w	8006048 <_scanf_float+0x60>
 8006168:	6822      	ldr	r2, [r4, #0]
 800616a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800616e:	6022      	str	r2, [r4, #0]
 8006170:	f806 3b01 	strb.w	r3, [r6], #1
 8006174:	e7e4      	b.n	8006140 <_scanf_float+0x158>
 8006176:	6822      	ldr	r2, [r4, #0]
 8006178:	0610      	lsls	r0, r2, #24
 800617a:	f57f af65 	bpl.w	8006048 <_scanf_float+0x60>
 800617e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006182:	e7f4      	b.n	800616e <_scanf_float+0x186>
 8006184:	f1ba 0f00 	cmp.w	sl, #0
 8006188:	d10e      	bne.n	80061a8 <_scanf_float+0x1c0>
 800618a:	f1b9 0f00 	cmp.w	r9, #0
 800618e:	d10e      	bne.n	80061ae <_scanf_float+0x1c6>
 8006190:	6822      	ldr	r2, [r4, #0]
 8006192:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006196:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800619a:	d108      	bne.n	80061ae <_scanf_float+0x1c6>
 800619c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80061a0:	6022      	str	r2, [r4, #0]
 80061a2:	f04f 0a01 	mov.w	sl, #1
 80061a6:	e7e3      	b.n	8006170 <_scanf_float+0x188>
 80061a8:	f1ba 0f02 	cmp.w	sl, #2
 80061ac:	d055      	beq.n	800625a <_scanf_float+0x272>
 80061ae:	2d01      	cmp	r5, #1
 80061b0:	d002      	beq.n	80061b8 <_scanf_float+0x1d0>
 80061b2:	2d04      	cmp	r5, #4
 80061b4:	f47f af48 	bne.w	8006048 <_scanf_float+0x60>
 80061b8:	3501      	adds	r5, #1
 80061ba:	b2ed      	uxtb	r5, r5
 80061bc:	e7d8      	b.n	8006170 <_scanf_float+0x188>
 80061be:	f1ba 0f01 	cmp.w	sl, #1
 80061c2:	f47f af41 	bne.w	8006048 <_scanf_float+0x60>
 80061c6:	f04f 0a02 	mov.w	sl, #2
 80061ca:	e7d1      	b.n	8006170 <_scanf_float+0x188>
 80061cc:	b97d      	cbnz	r5, 80061ee <_scanf_float+0x206>
 80061ce:	f1b9 0f00 	cmp.w	r9, #0
 80061d2:	f47f af3c 	bne.w	800604e <_scanf_float+0x66>
 80061d6:	6822      	ldr	r2, [r4, #0]
 80061d8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80061dc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80061e0:	f47f af39 	bne.w	8006056 <_scanf_float+0x6e>
 80061e4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80061e8:	6022      	str	r2, [r4, #0]
 80061ea:	2501      	movs	r5, #1
 80061ec:	e7c0      	b.n	8006170 <_scanf_float+0x188>
 80061ee:	2d03      	cmp	r5, #3
 80061f0:	d0e2      	beq.n	80061b8 <_scanf_float+0x1d0>
 80061f2:	2d05      	cmp	r5, #5
 80061f4:	e7de      	b.n	80061b4 <_scanf_float+0x1cc>
 80061f6:	2d02      	cmp	r5, #2
 80061f8:	f47f af26 	bne.w	8006048 <_scanf_float+0x60>
 80061fc:	2503      	movs	r5, #3
 80061fe:	e7b7      	b.n	8006170 <_scanf_float+0x188>
 8006200:	2d06      	cmp	r5, #6
 8006202:	f47f af21 	bne.w	8006048 <_scanf_float+0x60>
 8006206:	2507      	movs	r5, #7
 8006208:	e7b2      	b.n	8006170 <_scanf_float+0x188>
 800620a:	6822      	ldr	r2, [r4, #0]
 800620c:	0591      	lsls	r1, r2, #22
 800620e:	f57f af1b 	bpl.w	8006048 <_scanf_float+0x60>
 8006212:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006216:	6022      	str	r2, [r4, #0]
 8006218:	f8cd 9004 	str.w	r9, [sp, #4]
 800621c:	e7a8      	b.n	8006170 <_scanf_float+0x188>
 800621e:	6822      	ldr	r2, [r4, #0]
 8006220:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006224:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006228:	d006      	beq.n	8006238 <_scanf_float+0x250>
 800622a:	0550      	lsls	r0, r2, #21
 800622c:	f57f af0c 	bpl.w	8006048 <_scanf_float+0x60>
 8006230:	f1b9 0f00 	cmp.w	r9, #0
 8006234:	f43f af0f 	beq.w	8006056 <_scanf_float+0x6e>
 8006238:	0591      	lsls	r1, r2, #22
 800623a:	bf58      	it	pl
 800623c:	9901      	ldrpl	r1, [sp, #4]
 800623e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006242:	bf58      	it	pl
 8006244:	eba9 0101 	subpl.w	r1, r9, r1
 8006248:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800624c:	bf58      	it	pl
 800624e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006252:	6022      	str	r2, [r4, #0]
 8006254:	f04f 0900 	mov.w	r9, #0
 8006258:	e78a      	b.n	8006170 <_scanf_float+0x188>
 800625a:	f04f 0a03 	mov.w	sl, #3
 800625e:	e787      	b.n	8006170 <_scanf_float+0x188>
 8006260:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006264:	4639      	mov	r1, r7
 8006266:	4640      	mov	r0, r8
 8006268:	4798      	blx	r3
 800626a:	2800      	cmp	r0, #0
 800626c:	f43f aedf 	beq.w	800602e <_scanf_float+0x46>
 8006270:	e6ea      	b.n	8006048 <_scanf_float+0x60>
 8006272:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006276:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800627a:	463a      	mov	r2, r7
 800627c:	4640      	mov	r0, r8
 800627e:	4798      	blx	r3
 8006280:	6923      	ldr	r3, [r4, #16]
 8006282:	3b01      	subs	r3, #1
 8006284:	6123      	str	r3, [r4, #16]
 8006286:	e6ec      	b.n	8006062 <_scanf_float+0x7a>
 8006288:	1e6b      	subs	r3, r5, #1
 800628a:	2b06      	cmp	r3, #6
 800628c:	d825      	bhi.n	80062da <_scanf_float+0x2f2>
 800628e:	2d02      	cmp	r5, #2
 8006290:	d836      	bhi.n	8006300 <_scanf_float+0x318>
 8006292:	455e      	cmp	r6, fp
 8006294:	f67f aee8 	bls.w	8006068 <_scanf_float+0x80>
 8006298:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800629c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80062a0:	463a      	mov	r2, r7
 80062a2:	4640      	mov	r0, r8
 80062a4:	4798      	blx	r3
 80062a6:	6923      	ldr	r3, [r4, #16]
 80062a8:	3b01      	subs	r3, #1
 80062aa:	6123      	str	r3, [r4, #16]
 80062ac:	e7f1      	b.n	8006292 <_scanf_float+0x2aa>
 80062ae:	9802      	ldr	r0, [sp, #8]
 80062b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80062b4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80062b8:	9002      	str	r0, [sp, #8]
 80062ba:	463a      	mov	r2, r7
 80062bc:	4640      	mov	r0, r8
 80062be:	4798      	blx	r3
 80062c0:	6923      	ldr	r3, [r4, #16]
 80062c2:	3b01      	subs	r3, #1
 80062c4:	6123      	str	r3, [r4, #16]
 80062c6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80062ca:	fa5f fa8a 	uxtb.w	sl, sl
 80062ce:	f1ba 0f02 	cmp.w	sl, #2
 80062d2:	d1ec      	bne.n	80062ae <_scanf_float+0x2c6>
 80062d4:	3d03      	subs	r5, #3
 80062d6:	b2ed      	uxtb	r5, r5
 80062d8:	1b76      	subs	r6, r6, r5
 80062da:	6823      	ldr	r3, [r4, #0]
 80062dc:	05da      	lsls	r2, r3, #23
 80062de:	d52f      	bpl.n	8006340 <_scanf_float+0x358>
 80062e0:	055b      	lsls	r3, r3, #21
 80062e2:	d510      	bpl.n	8006306 <_scanf_float+0x31e>
 80062e4:	455e      	cmp	r6, fp
 80062e6:	f67f aebf 	bls.w	8006068 <_scanf_float+0x80>
 80062ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80062ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80062f2:	463a      	mov	r2, r7
 80062f4:	4640      	mov	r0, r8
 80062f6:	4798      	blx	r3
 80062f8:	6923      	ldr	r3, [r4, #16]
 80062fa:	3b01      	subs	r3, #1
 80062fc:	6123      	str	r3, [r4, #16]
 80062fe:	e7f1      	b.n	80062e4 <_scanf_float+0x2fc>
 8006300:	46aa      	mov	sl, r5
 8006302:	9602      	str	r6, [sp, #8]
 8006304:	e7df      	b.n	80062c6 <_scanf_float+0x2de>
 8006306:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800630a:	6923      	ldr	r3, [r4, #16]
 800630c:	2965      	cmp	r1, #101	; 0x65
 800630e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8006312:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8006316:	6123      	str	r3, [r4, #16]
 8006318:	d00c      	beq.n	8006334 <_scanf_float+0x34c>
 800631a:	2945      	cmp	r1, #69	; 0x45
 800631c:	d00a      	beq.n	8006334 <_scanf_float+0x34c>
 800631e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006322:	463a      	mov	r2, r7
 8006324:	4640      	mov	r0, r8
 8006326:	4798      	blx	r3
 8006328:	6923      	ldr	r3, [r4, #16]
 800632a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800632e:	3b01      	subs	r3, #1
 8006330:	1eb5      	subs	r5, r6, #2
 8006332:	6123      	str	r3, [r4, #16]
 8006334:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006338:	463a      	mov	r2, r7
 800633a:	4640      	mov	r0, r8
 800633c:	4798      	blx	r3
 800633e:	462e      	mov	r6, r5
 8006340:	6825      	ldr	r5, [r4, #0]
 8006342:	f015 0510 	ands.w	r5, r5, #16
 8006346:	d159      	bne.n	80063fc <_scanf_float+0x414>
 8006348:	7035      	strb	r5, [r6, #0]
 800634a:	6823      	ldr	r3, [r4, #0]
 800634c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006350:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006354:	d11b      	bne.n	800638e <_scanf_float+0x3a6>
 8006356:	9b01      	ldr	r3, [sp, #4]
 8006358:	454b      	cmp	r3, r9
 800635a:	eba3 0209 	sub.w	r2, r3, r9
 800635e:	d123      	bne.n	80063a8 <_scanf_float+0x3c0>
 8006360:	2200      	movs	r2, #0
 8006362:	4659      	mov	r1, fp
 8006364:	4640      	mov	r0, r8
 8006366:	f000 feb1 	bl	80070cc <_strtod_r>
 800636a:	6822      	ldr	r2, [r4, #0]
 800636c:	9b03      	ldr	r3, [sp, #12]
 800636e:	f012 0f02 	tst.w	r2, #2
 8006372:	ec57 6b10 	vmov	r6, r7, d0
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	d021      	beq.n	80063be <_scanf_float+0x3d6>
 800637a:	9903      	ldr	r1, [sp, #12]
 800637c:	1d1a      	adds	r2, r3, #4
 800637e:	600a      	str	r2, [r1, #0]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	e9c3 6700 	strd	r6, r7, [r3]
 8006386:	68e3      	ldr	r3, [r4, #12]
 8006388:	3301      	adds	r3, #1
 800638a:	60e3      	str	r3, [r4, #12]
 800638c:	e66d      	b.n	800606a <_scanf_float+0x82>
 800638e:	9b04      	ldr	r3, [sp, #16]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d0e5      	beq.n	8006360 <_scanf_float+0x378>
 8006394:	9905      	ldr	r1, [sp, #20]
 8006396:	230a      	movs	r3, #10
 8006398:	462a      	mov	r2, r5
 800639a:	3101      	adds	r1, #1
 800639c:	4640      	mov	r0, r8
 800639e:	f000 ff1d 	bl	80071dc <_strtol_r>
 80063a2:	9b04      	ldr	r3, [sp, #16]
 80063a4:	9e05      	ldr	r6, [sp, #20]
 80063a6:	1ac2      	subs	r2, r0, r3
 80063a8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80063ac:	429e      	cmp	r6, r3
 80063ae:	bf28      	it	cs
 80063b0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80063b4:	4912      	ldr	r1, [pc, #72]	; (8006400 <_scanf_float+0x418>)
 80063b6:	4630      	mov	r0, r6
 80063b8:	f000 f844 	bl	8006444 <siprintf>
 80063bc:	e7d0      	b.n	8006360 <_scanf_float+0x378>
 80063be:	9903      	ldr	r1, [sp, #12]
 80063c0:	f012 0f04 	tst.w	r2, #4
 80063c4:	f103 0204 	add.w	r2, r3, #4
 80063c8:	600a      	str	r2, [r1, #0]
 80063ca:	d1d9      	bne.n	8006380 <_scanf_float+0x398>
 80063cc:	f8d3 8000 	ldr.w	r8, [r3]
 80063d0:	ee10 2a10 	vmov	r2, s0
 80063d4:	ee10 0a10 	vmov	r0, s0
 80063d8:	463b      	mov	r3, r7
 80063da:	4639      	mov	r1, r7
 80063dc:	f7fa fbb6 	bl	8000b4c <__aeabi_dcmpun>
 80063e0:	b128      	cbz	r0, 80063ee <_scanf_float+0x406>
 80063e2:	4808      	ldr	r0, [pc, #32]	; (8006404 <_scanf_float+0x41c>)
 80063e4:	f000 f828 	bl	8006438 <nanf>
 80063e8:	ed88 0a00 	vstr	s0, [r8]
 80063ec:	e7cb      	b.n	8006386 <_scanf_float+0x39e>
 80063ee:	4630      	mov	r0, r6
 80063f0:	4639      	mov	r1, r7
 80063f2:	f7fa fc09 	bl	8000c08 <__aeabi_d2f>
 80063f6:	f8c8 0000 	str.w	r0, [r8]
 80063fa:	e7c4      	b.n	8006386 <_scanf_float+0x39e>
 80063fc:	2500      	movs	r5, #0
 80063fe:	e634      	b.n	800606a <_scanf_float+0x82>
 8006400:	0800a0ec 	.word	0x0800a0ec
 8006404:	0800a560 	.word	0x0800a560

08006408 <iprintf>:
 8006408:	b40f      	push	{r0, r1, r2, r3}
 800640a:	4b0a      	ldr	r3, [pc, #40]	; (8006434 <iprintf+0x2c>)
 800640c:	b513      	push	{r0, r1, r4, lr}
 800640e:	681c      	ldr	r4, [r3, #0]
 8006410:	b124      	cbz	r4, 800641c <iprintf+0x14>
 8006412:	69a3      	ldr	r3, [r4, #24]
 8006414:	b913      	cbnz	r3, 800641c <iprintf+0x14>
 8006416:	4620      	mov	r0, r4
 8006418:	f001 fdb4 	bl	8007f84 <__sinit>
 800641c:	ab05      	add	r3, sp, #20
 800641e:	9a04      	ldr	r2, [sp, #16]
 8006420:	68a1      	ldr	r1, [r4, #8]
 8006422:	9301      	str	r3, [sp, #4]
 8006424:	4620      	mov	r0, r4
 8006426:	f003 f927 	bl	8009678 <_vfiprintf_r>
 800642a:	b002      	add	sp, #8
 800642c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006430:	b004      	add	sp, #16
 8006432:	4770      	bx	lr
 8006434:	2000000c 	.word	0x2000000c

08006438 <nanf>:
 8006438:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006440 <nanf+0x8>
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop
 8006440:	7fc00000 	.word	0x7fc00000

08006444 <siprintf>:
 8006444:	b40e      	push	{r1, r2, r3}
 8006446:	b500      	push	{lr}
 8006448:	b09c      	sub	sp, #112	; 0x70
 800644a:	ab1d      	add	r3, sp, #116	; 0x74
 800644c:	9002      	str	r0, [sp, #8]
 800644e:	9006      	str	r0, [sp, #24]
 8006450:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006454:	4809      	ldr	r0, [pc, #36]	; (800647c <siprintf+0x38>)
 8006456:	9107      	str	r1, [sp, #28]
 8006458:	9104      	str	r1, [sp, #16]
 800645a:	4909      	ldr	r1, [pc, #36]	; (8006480 <siprintf+0x3c>)
 800645c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006460:	9105      	str	r1, [sp, #20]
 8006462:	6800      	ldr	r0, [r0, #0]
 8006464:	9301      	str	r3, [sp, #4]
 8006466:	a902      	add	r1, sp, #8
 8006468:	f002 ffdc 	bl	8009424 <_svfiprintf_r>
 800646c:	9b02      	ldr	r3, [sp, #8]
 800646e:	2200      	movs	r2, #0
 8006470:	701a      	strb	r2, [r3, #0]
 8006472:	b01c      	add	sp, #112	; 0x70
 8006474:	f85d eb04 	ldr.w	lr, [sp], #4
 8006478:	b003      	add	sp, #12
 800647a:	4770      	bx	lr
 800647c:	2000000c 	.word	0x2000000c
 8006480:	ffff0208 	.word	0xffff0208

08006484 <sulp>:
 8006484:	b570      	push	{r4, r5, r6, lr}
 8006486:	4604      	mov	r4, r0
 8006488:	460d      	mov	r5, r1
 800648a:	ec45 4b10 	vmov	d0, r4, r5
 800648e:	4616      	mov	r6, r2
 8006490:	f002 fd26 	bl	8008ee0 <__ulp>
 8006494:	ec51 0b10 	vmov	r0, r1, d0
 8006498:	b17e      	cbz	r6, 80064ba <sulp+0x36>
 800649a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800649e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	dd09      	ble.n	80064ba <sulp+0x36>
 80064a6:	051b      	lsls	r3, r3, #20
 80064a8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80064ac:	2400      	movs	r4, #0
 80064ae:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80064b2:	4622      	mov	r2, r4
 80064b4:	462b      	mov	r3, r5
 80064b6:	f7fa f8af 	bl	8000618 <__aeabi_dmul>
 80064ba:	bd70      	pop	{r4, r5, r6, pc}
 80064bc:	0000      	movs	r0, r0
	...

080064c0 <_strtod_l>:
 80064c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064c4:	ed2d 8b02 	vpush	{d8}
 80064c8:	b09d      	sub	sp, #116	; 0x74
 80064ca:	461f      	mov	r7, r3
 80064cc:	2300      	movs	r3, #0
 80064ce:	9318      	str	r3, [sp, #96]	; 0x60
 80064d0:	4ba2      	ldr	r3, [pc, #648]	; (800675c <_strtod_l+0x29c>)
 80064d2:	9213      	str	r2, [sp, #76]	; 0x4c
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	9305      	str	r3, [sp, #20]
 80064d8:	4604      	mov	r4, r0
 80064da:	4618      	mov	r0, r3
 80064dc:	4688      	mov	r8, r1
 80064de:	f7f9 fe87 	bl	80001f0 <strlen>
 80064e2:	f04f 0a00 	mov.w	sl, #0
 80064e6:	4605      	mov	r5, r0
 80064e8:	f04f 0b00 	mov.w	fp, #0
 80064ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80064f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064f2:	781a      	ldrb	r2, [r3, #0]
 80064f4:	2a2b      	cmp	r2, #43	; 0x2b
 80064f6:	d04e      	beq.n	8006596 <_strtod_l+0xd6>
 80064f8:	d83b      	bhi.n	8006572 <_strtod_l+0xb2>
 80064fa:	2a0d      	cmp	r2, #13
 80064fc:	d834      	bhi.n	8006568 <_strtod_l+0xa8>
 80064fe:	2a08      	cmp	r2, #8
 8006500:	d834      	bhi.n	800656c <_strtod_l+0xac>
 8006502:	2a00      	cmp	r2, #0
 8006504:	d03e      	beq.n	8006584 <_strtod_l+0xc4>
 8006506:	2300      	movs	r3, #0
 8006508:	930a      	str	r3, [sp, #40]	; 0x28
 800650a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800650c:	7833      	ldrb	r3, [r6, #0]
 800650e:	2b30      	cmp	r3, #48	; 0x30
 8006510:	f040 80b0 	bne.w	8006674 <_strtod_l+0x1b4>
 8006514:	7873      	ldrb	r3, [r6, #1]
 8006516:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800651a:	2b58      	cmp	r3, #88	; 0x58
 800651c:	d168      	bne.n	80065f0 <_strtod_l+0x130>
 800651e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006520:	9301      	str	r3, [sp, #4]
 8006522:	ab18      	add	r3, sp, #96	; 0x60
 8006524:	9702      	str	r7, [sp, #8]
 8006526:	9300      	str	r3, [sp, #0]
 8006528:	4a8d      	ldr	r2, [pc, #564]	; (8006760 <_strtod_l+0x2a0>)
 800652a:	ab19      	add	r3, sp, #100	; 0x64
 800652c:	a917      	add	r1, sp, #92	; 0x5c
 800652e:	4620      	mov	r0, r4
 8006530:	f001 fe2c 	bl	800818c <__gethex>
 8006534:	f010 0707 	ands.w	r7, r0, #7
 8006538:	4605      	mov	r5, r0
 800653a:	d005      	beq.n	8006548 <_strtod_l+0x88>
 800653c:	2f06      	cmp	r7, #6
 800653e:	d12c      	bne.n	800659a <_strtod_l+0xda>
 8006540:	3601      	adds	r6, #1
 8006542:	2300      	movs	r3, #0
 8006544:	9617      	str	r6, [sp, #92]	; 0x5c
 8006546:	930a      	str	r3, [sp, #40]	; 0x28
 8006548:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800654a:	2b00      	cmp	r3, #0
 800654c:	f040 8590 	bne.w	8007070 <_strtod_l+0xbb0>
 8006550:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006552:	b1eb      	cbz	r3, 8006590 <_strtod_l+0xd0>
 8006554:	4652      	mov	r2, sl
 8006556:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800655a:	ec43 2b10 	vmov	d0, r2, r3
 800655e:	b01d      	add	sp, #116	; 0x74
 8006560:	ecbd 8b02 	vpop	{d8}
 8006564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006568:	2a20      	cmp	r2, #32
 800656a:	d1cc      	bne.n	8006506 <_strtod_l+0x46>
 800656c:	3301      	adds	r3, #1
 800656e:	9317      	str	r3, [sp, #92]	; 0x5c
 8006570:	e7be      	b.n	80064f0 <_strtod_l+0x30>
 8006572:	2a2d      	cmp	r2, #45	; 0x2d
 8006574:	d1c7      	bne.n	8006506 <_strtod_l+0x46>
 8006576:	2201      	movs	r2, #1
 8006578:	920a      	str	r2, [sp, #40]	; 0x28
 800657a:	1c5a      	adds	r2, r3, #1
 800657c:	9217      	str	r2, [sp, #92]	; 0x5c
 800657e:	785b      	ldrb	r3, [r3, #1]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1c2      	bne.n	800650a <_strtod_l+0x4a>
 8006584:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006586:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800658a:	2b00      	cmp	r3, #0
 800658c:	f040 856e 	bne.w	800706c <_strtod_l+0xbac>
 8006590:	4652      	mov	r2, sl
 8006592:	465b      	mov	r3, fp
 8006594:	e7e1      	b.n	800655a <_strtod_l+0x9a>
 8006596:	2200      	movs	r2, #0
 8006598:	e7ee      	b.n	8006578 <_strtod_l+0xb8>
 800659a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800659c:	b13a      	cbz	r2, 80065ae <_strtod_l+0xee>
 800659e:	2135      	movs	r1, #53	; 0x35
 80065a0:	a81a      	add	r0, sp, #104	; 0x68
 80065a2:	f002 fda8 	bl	80090f6 <__copybits>
 80065a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80065a8:	4620      	mov	r0, r4
 80065aa:	f002 f967 	bl	800887c <_Bfree>
 80065ae:	3f01      	subs	r7, #1
 80065b0:	2f04      	cmp	r7, #4
 80065b2:	d806      	bhi.n	80065c2 <_strtod_l+0x102>
 80065b4:	e8df f007 	tbb	[pc, r7]
 80065b8:	1714030a 	.word	0x1714030a
 80065bc:	0a          	.byte	0x0a
 80065bd:	00          	.byte	0x00
 80065be:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80065c2:	0728      	lsls	r0, r5, #28
 80065c4:	d5c0      	bpl.n	8006548 <_strtod_l+0x88>
 80065c6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80065ca:	e7bd      	b.n	8006548 <_strtod_l+0x88>
 80065cc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80065d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80065d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80065d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80065da:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80065de:	e7f0      	b.n	80065c2 <_strtod_l+0x102>
 80065e0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8006764 <_strtod_l+0x2a4>
 80065e4:	e7ed      	b.n	80065c2 <_strtod_l+0x102>
 80065e6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80065ea:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80065ee:	e7e8      	b.n	80065c2 <_strtod_l+0x102>
 80065f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80065f2:	1c5a      	adds	r2, r3, #1
 80065f4:	9217      	str	r2, [sp, #92]	; 0x5c
 80065f6:	785b      	ldrb	r3, [r3, #1]
 80065f8:	2b30      	cmp	r3, #48	; 0x30
 80065fa:	d0f9      	beq.n	80065f0 <_strtod_l+0x130>
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d0a3      	beq.n	8006548 <_strtod_l+0x88>
 8006600:	2301      	movs	r3, #1
 8006602:	f04f 0900 	mov.w	r9, #0
 8006606:	9304      	str	r3, [sp, #16]
 8006608:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800660a:	9308      	str	r3, [sp, #32]
 800660c:	f8cd 901c 	str.w	r9, [sp, #28]
 8006610:	464f      	mov	r7, r9
 8006612:	220a      	movs	r2, #10
 8006614:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006616:	7806      	ldrb	r6, [r0, #0]
 8006618:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800661c:	b2d9      	uxtb	r1, r3
 800661e:	2909      	cmp	r1, #9
 8006620:	d92a      	bls.n	8006678 <_strtod_l+0x1b8>
 8006622:	9905      	ldr	r1, [sp, #20]
 8006624:	462a      	mov	r2, r5
 8006626:	f003 f9b2 	bl	800998e <strncmp>
 800662a:	b398      	cbz	r0, 8006694 <_strtod_l+0x1d4>
 800662c:	2000      	movs	r0, #0
 800662e:	4632      	mov	r2, r6
 8006630:	463d      	mov	r5, r7
 8006632:	9005      	str	r0, [sp, #20]
 8006634:	4603      	mov	r3, r0
 8006636:	2a65      	cmp	r2, #101	; 0x65
 8006638:	d001      	beq.n	800663e <_strtod_l+0x17e>
 800663a:	2a45      	cmp	r2, #69	; 0x45
 800663c:	d118      	bne.n	8006670 <_strtod_l+0x1b0>
 800663e:	b91d      	cbnz	r5, 8006648 <_strtod_l+0x188>
 8006640:	9a04      	ldr	r2, [sp, #16]
 8006642:	4302      	orrs	r2, r0
 8006644:	d09e      	beq.n	8006584 <_strtod_l+0xc4>
 8006646:	2500      	movs	r5, #0
 8006648:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800664c:	f108 0201 	add.w	r2, r8, #1
 8006650:	9217      	str	r2, [sp, #92]	; 0x5c
 8006652:	f898 2001 	ldrb.w	r2, [r8, #1]
 8006656:	2a2b      	cmp	r2, #43	; 0x2b
 8006658:	d075      	beq.n	8006746 <_strtod_l+0x286>
 800665a:	2a2d      	cmp	r2, #45	; 0x2d
 800665c:	d07b      	beq.n	8006756 <_strtod_l+0x296>
 800665e:	f04f 0c00 	mov.w	ip, #0
 8006662:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006666:	2909      	cmp	r1, #9
 8006668:	f240 8082 	bls.w	8006770 <_strtod_l+0x2b0>
 800666c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006670:	2600      	movs	r6, #0
 8006672:	e09d      	b.n	80067b0 <_strtod_l+0x2f0>
 8006674:	2300      	movs	r3, #0
 8006676:	e7c4      	b.n	8006602 <_strtod_l+0x142>
 8006678:	2f08      	cmp	r7, #8
 800667a:	bfd8      	it	le
 800667c:	9907      	ldrle	r1, [sp, #28]
 800667e:	f100 0001 	add.w	r0, r0, #1
 8006682:	bfda      	itte	le
 8006684:	fb02 3301 	mlale	r3, r2, r1, r3
 8006688:	9307      	strle	r3, [sp, #28]
 800668a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800668e:	3701      	adds	r7, #1
 8006690:	9017      	str	r0, [sp, #92]	; 0x5c
 8006692:	e7bf      	b.n	8006614 <_strtod_l+0x154>
 8006694:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006696:	195a      	adds	r2, r3, r5
 8006698:	9217      	str	r2, [sp, #92]	; 0x5c
 800669a:	5d5a      	ldrb	r2, [r3, r5]
 800669c:	2f00      	cmp	r7, #0
 800669e:	d037      	beq.n	8006710 <_strtod_l+0x250>
 80066a0:	9005      	str	r0, [sp, #20]
 80066a2:	463d      	mov	r5, r7
 80066a4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80066a8:	2b09      	cmp	r3, #9
 80066aa:	d912      	bls.n	80066d2 <_strtod_l+0x212>
 80066ac:	2301      	movs	r3, #1
 80066ae:	e7c2      	b.n	8006636 <_strtod_l+0x176>
 80066b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80066b2:	1c5a      	adds	r2, r3, #1
 80066b4:	9217      	str	r2, [sp, #92]	; 0x5c
 80066b6:	785a      	ldrb	r2, [r3, #1]
 80066b8:	3001      	adds	r0, #1
 80066ba:	2a30      	cmp	r2, #48	; 0x30
 80066bc:	d0f8      	beq.n	80066b0 <_strtod_l+0x1f0>
 80066be:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80066c2:	2b08      	cmp	r3, #8
 80066c4:	f200 84d9 	bhi.w	800707a <_strtod_l+0xbba>
 80066c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80066ca:	9005      	str	r0, [sp, #20]
 80066cc:	2000      	movs	r0, #0
 80066ce:	9308      	str	r3, [sp, #32]
 80066d0:	4605      	mov	r5, r0
 80066d2:	3a30      	subs	r2, #48	; 0x30
 80066d4:	f100 0301 	add.w	r3, r0, #1
 80066d8:	d014      	beq.n	8006704 <_strtod_l+0x244>
 80066da:	9905      	ldr	r1, [sp, #20]
 80066dc:	4419      	add	r1, r3
 80066de:	9105      	str	r1, [sp, #20]
 80066e0:	462b      	mov	r3, r5
 80066e2:	eb00 0e05 	add.w	lr, r0, r5
 80066e6:	210a      	movs	r1, #10
 80066e8:	4573      	cmp	r3, lr
 80066ea:	d113      	bne.n	8006714 <_strtod_l+0x254>
 80066ec:	182b      	adds	r3, r5, r0
 80066ee:	2b08      	cmp	r3, #8
 80066f0:	f105 0501 	add.w	r5, r5, #1
 80066f4:	4405      	add	r5, r0
 80066f6:	dc1c      	bgt.n	8006732 <_strtod_l+0x272>
 80066f8:	9907      	ldr	r1, [sp, #28]
 80066fa:	230a      	movs	r3, #10
 80066fc:	fb03 2301 	mla	r3, r3, r1, r2
 8006700:	9307      	str	r3, [sp, #28]
 8006702:	2300      	movs	r3, #0
 8006704:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006706:	1c51      	adds	r1, r2, #1
 8006708:	9117      	str	r1, [sp, #92]	; 0x5c
 800670a:	7852      	ldrb	r2, [r2, #1]
 800670c:	4618      	mov	r0, r3
 800670e:	e7c9      	b.n	80066a4 <_strtod_l+0x1e4>
 8006710:	4638      	mov	r0, r7
 8006712:	e7d2      	b.n	80066ba <_strtod_l+0x1fa>
 8006714:	2b08      	cmp	r3, #8
 8006716:	dc04      	bgt.n	8006722 <_strtod_l+0x262>
 8006718:	9e07      	ldr	r6, [sp, #28]
 800671a:	434e      	muls	r6, r1
 800671c:	9607      	str	r6, [sp, #28]
 800671e:	3301      	adds	r3, #1
 8006720:	e7e2      	b.n	80066e8 <_strtod_l+0x228>
 8006722:	f103 0c01 	add.w	ip, r3, #1
 8006726:	f1bc 0f10 	cmp.w	ip, #16
 800672a:	bfd8      	it	le
 800672c:	fb01 f909 	mulle.w	r9, r1, r9
 8006730:	e7f5      	b.n	800671e <_strtod_l+0x25e>
 8006732:	2d10      	cmp	r5, #16
 8006734:	bfdc      	itt	le
 8006736:	230a      	movle	r3, #10
 8006738:	fb03 2909 	mlale	r9, r3, r9, r2
 800673c:	e7e1      	b.n	8006702 <_strtod_l+0x242>
 800673e:	2300      	movs	r3, #0
 8006740:	9305      	str	r3, [sp, #20]
 8006742:	2301      	movs	r3, #1
 8006744:	e77c      	b.n	8006640 <_strtod_l+0x180>
 8006746:	f04f 0c00 	mov.w	ip, #0
 800674a:	f108 0202 	add.w	r2, r8, #2
 800674e:	9217      	str	r2, [sp, #92]	; 0x5c
 8006750:	f898 2002 	ldrb.w	r2, [r8, #2]
 8006754:	e785      	b.n	8006662 <_strtod_l+0x1a2>
 8006756:	f04f 0c01 	mov.w	ip, #1
 800675a:	e7f6      	b.n	800674a <_strtod_l+0x28a>
 800675c:	0800a3a4 	.word	0x0800a3a4
 8006760:	0800a0f4 	.word	0x0800a0f4
 8006764:	7ff00000 	.word	0x7ff00000
 8006768:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800676a:	1c51      	adds	r1, r2, #1
 800676c:	9117      	str	r1, [sp, #92]	; 0x5c
 800676e:	7852      	ldrb	r2, [r2, #1]
 8006770:	2a30      	cmp	r2, #48	; 0x30
 8006772:	d0f9      	beq.n	8006768 <_strtod_l+0x2a8>
 8006774:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006778:	2908      	cmp	r1, #8
 800677a:	f63f af79 	bhi.w	8006670 <_strtod_l+0x1b0>
 800677e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006782:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006784:	9206      	str	r2, [sp, #24]
 8006786:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006788:	1c51      	adds	r1, r2, #1
 800678a:	9117      	str	r1, [sp, #92]	; 0x5c
 800678c:	7852      	ldrb	r2, [r2, #1]
 800678e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8006792:	2e09      	cmp	r6, #9
 8006794:	d937      	bls.n	8006806 <_strtod_l+0x346>
 8006796:	9e06      	ldr	r6, [sp, #24]
 8006798:	1b89      	subs	r1, r1, r6
 800679a:	2908      	cmp	r1, #8
 800679c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80067a0:	dc02      	bgt.n	80067a8 <_strtod_l+0x2e8>
 80067a2:	4576      	cmp	r6, lr
 80067a4:	bfa8      	it	ge
 80067a6:	4676      	movge	r6, lr
 80067a8:	f1bc 0f00 	cmp.w	ip, #0
 80067ac:	d000      	beq.n	80067b0 <_strtod_l+0x2f0>
 80067ae:	4276      	negs	r6, r6
 80067b0:	2d00      	cmp	r5, #0
 80067b2:	d14d      	bne.n	8006850 <_strtod_l+0x390>
 80067b4:	9904      	ldr	r1, [sp, #16]
 80067b6:	4301      	orrs	r1, r0
 80067b8:	f47f aec6 	bne.w	8006548 <_strtod_l+0x88>
 80067bc:	2b00      	cmp	r3, #0
 80067be:	f47f aee1 	bne.w	8006584 <_strtod_l+0xc4>
 80067c2:	2a69      	cmp	r2, #105	; 0x69
 80067c4:	d027      	beq.n	8006816 <_strtod_l+0x356>
 80067c6:	dc24      	bgt.n	8006812 <_strtod_l+0x352>
 80067c8:	2a49      	cmp	r2, #73	; 0x49
 80067ca:	d024      	beq.n	8006816 <_strtod_l+0x356>
 80067cc:	2a4e      	cmp	r2, #78	; 0x4e
 80067ce:	f47f aed9 	bne.w	8006584 <_strtod_l+0xc4>
 80067d2:	499f      	ldr	r1, [pc, #636]	; (8006a50 <_strtod_l+0x590>)
 80067d4:	a817      	add	r0, sp, #92	; 0x5c
 80067d6:	f001 ff31 	bl	800863c <__match>
 80067da:	2800      	cmp	r0, #0
 80067dc:	f43f aed2 	beq.w	8006584 <_strtod_l+0xc4>
 80067e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80067e2:	781b      	ldrb	r3, [r3, #0]
 80067e4:	2b28      	cmp	r3, #40	; 0x28
 80067e6:	d12d      	bne.n	8006844 <_strtod_l+0x384>
 80067e8:	499a      	ldr	r1, [pc, #616]	; (8006a54 <_strtod_l+0x594>)
 80067ea:	aa1a      	add	r2, sp, #104	; 0x68
 80067ec:	a817      	add	r0, sp, #92	; 0x5c
 80067ee:	f001 ff39 	bl	8008664 <__hexnan>
 80067f2:	2805      	cmp	r0, #5
 80067f4:	d126      	bne.n	8006844 <_strtod_l+0x384>
 80067f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80067f8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80067fc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006800:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006804:	e6a0      	b.n	8006548 <_strtod_l+0x88>
 8006806:	210a      	movs	r1, #10
 8006808:	fb01 2e0e 	mla	lr, r1, lr, r2
 800680c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006810:	e7b9      	b.n	8006786 <_strtod_l+0x2c6>
 8006812:	2a6e      	cmp	r2, #110	; 0x6e
 8006814:	e7db      	b.n	80067ce <_strtod_l+0x30e>
 8006816:	4990      	ldr	r1, [pc, #576]	; (8006a58 <_strtod_l+0x598>)
 8006818:	a817      	add	r0, sp, #92	; 0x5c
 800681a:	f001 ff0f 	bl	800863c <__match>
 800681e:	2800      	cmp	r0, #0
 8006820:	f43f aeb0 	beq.w	8006584 <_strtod_l+0xc4>
 8006824:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006826:	498d      	ldr	r1, [pc, #564]	; (8006a5c <_strtod_l+0x59c>)
 8006828:	3b01      	subs	r3, #1
 800682a:	a817      	add	r0, sp, #92	; 0x5c
 800682c:	9317      	str	r3, [sp, #92]	; 0x5c
 800682e:	f001 ff05 	bl	800863c <__match>
 8006832:	b910      	cbnz	r0, 800683a <_strtod_l+0x37a>
 8006834:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006836:	3301      	adds	r3, #1
 8006838:	9317      	str	r3, [sp, #92]	; 0x5c
 800683a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8006a6c <_strtod_l+0x5ac>
 800683e:	f04f 0a00 	mov.w	sl, #0
 8006842:	e681      	b.n	8006548 <_strtod_l+0x88>
 8006844:	4886      	ldr	r0, [pc, #536]	; (8006a60 <_strtod_l+0x5a0>)
 8006846:	f003 f847 	bl	80098d8 <nan>
 800684a:	ec5b ab10 	vmov	sl, fp, d0
 800684e:	e67b      	b.n	8006548 <_strtod_l+0x88>
 8006850:	9b05      	ldr	r3, [sp, #20]
 8006852:	9807      	ldr	r0, [sp, #28]
 8006854:	1af3      	subs	r3, r6, r3
 8006856:	2f00      	cmp	r7, #0
 8006858:	bf08      	it	eq
 800685a:	462f      	moveq	r7, r5
 800685c:	2d10      	cmp	r5, #16
 800685e:	9306      	str	r3, [sp, #24]
 8006860:	46a8      	mov	r8, r5
 8006862:	bfa8      	it	ge
 8006864:	f04f 0810 	movge.w	r8, #16
 8006868:	f7f9 fe5c 	bl	8000524 <__aeabi_ui2d>
 800686c:	2d09      	cmp	r5, #9
 800686e:	4682      	mov	sl, r0
 8006870:	468b      	mov	fp, r1
 8006872:	dd13      	ble.n	800689c <_strtod_l+0x3dc>
 8006874:	4b7b      	ldr	r3, [pc, #492]	; (8006a64 <_strtod_l+0x5a4>)
 8006876:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800687a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800687e:	f7f9 fecb 	bl	8000618 <__aeabi_dmul>
 8006882:	4682      	mov	sl, r0
 8006884:	4648      	mov	r0, r9
 8006886:	468b      	mov	fp, r1
 8006888:	f7f9 fe4c 	bl	8000524 <__aeabi_ui2d>
 800688c:	4602      	mov	r2, r0
 800688e:	460b      	mov	r3, r1
 8006890:	4650      	mov	r0, sl
 8006892:	4659      	mov	r1, fp
 8006894:	f7f9 fd0a 	bl	80002ac <__adddf3>
 8006898:	4682      	mov	sl, r0
 800689a:	468b      	mov	fp, r1
 800689c:	2d0f      	cmp	r5, #15
 800689e:	dc38      	bgt.n	8006912 <_strtod_l+0x452>
 80068a0:	9b06      	ldr	r3, [sp, #24]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	f43f ae50 	beq.w	8006548 <_strtod_l+0x88>
 80068a8:	dd24      	ble.n	80068f4 <_strtod_l+0x434>
 80068aa:	2b16      	cmp	r3, #22
 80068ac:	dc0b      	bgt.n	80068c6 <_strtod_l+0x406>
 80068ae:	496d      	ldr	r1, [pc, #436]	; (8006a64 <_strtod_l+0x5a4>)
 80068b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80068b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068b8:	4652      	mov	r2, sl
 80068ba:	465b      	mov	r3, fp
 80068bc:	f7f9 feac 	bl	8000618 <__aeabi_dmul>
 80068c0:	4682      	mov	sl, r0
 80068c2:	468b      	mov	fp, r1
 80068c4:	e640      	b.n	8006548 <_strtod_l+0x88>
 80068c6:	9a06      	ldr	r2, [sp, #24]
 80068c8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80068cc:	4293      	cmp	r3, r2
 80068ce:	db20      	blt.n	8006912 <_strtod_l+0x452>
 80068d0:	4c64      	ldr	r4, [pc, #400]	; (8006a64 <_strtod_l+0x5a4>)
 80068d2:	f1c5 050f 	rsb	r5, r5, #15
 80068d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80068da:	4652      	mov	r2, sl
 80068dc:	465b      	mov	r3, fp
 80068de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068e2:	f7f9 fe99 	bl	8000618 <__aeabi_dmul>
 80068e6:	9b06      	ldr	r3, [sp, #24]
 80068e8:	1b5d      	subs	r5, r3, r5
 80068ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80068ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 80068f2:	e7e3      	b.n	80068bc <_strtod_l+0x3fc>
 80068f4:	9b06      	ldr	r3, [sp, #24]
 80068f6:	3316      	adds	r3, #22
 80068f8:	db0b      	blt.n	8006912 <_strtod_l+0x452>
 80068fa:	9b05      	ldr	r3, [sp, #20]
 80068fc:	1b9e      	subs	r6, r3, r6
 80068fe:	4b59      	ldr	r3, [pc, #356]	; (8006a64 <_strtod_l+0x5a4>)
 8006900:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8006904:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006908:	4650      	mov	r0, sl
 800690a:	4659      	mov	r1, fp
 800690c:	f7f9 ffae 	bl	800086c <__aeabi_ddiv>
 8006910:	e7d6      	b.n	80068c0 <_strtod_l+0x400>
 8006912:	9b06      	ldr	r3, [sp, #24]
 8006914:	eba5 0808 	sub.w	r8, r5, r8
 8006918:	4498      	add	r8, r3
 800691a:	f1b8 0f00 	cmp.w	r8, #0
 800691e:	dd74      	ble.n	8006a0a <_strtod_l+0x54a>
 8006920:	f018 030f 	ands.w	r3, r8, #15
 8006924:	d00a      	beq.n	800693c <_strtod_l+0x47c>
 8006926:	494f      	ldr	r1, [pc, #316]	; (8006a64 <_strtod_l+0x5a4>)
 8006928:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800692c:	4652      	mov	r2, sl
 800692e:	465b      	mov	r3, fp
 8006930:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006934:	f7f9 fe70 	bl	8000618 <__aeabi_dmul>
 8006938:	4682      	mov	sl, r0
 800693a:	468b      	mov	fp, r1
 800693c:	f038 080f 	bics.w	r8, r8, #15
 8006940:	d04f      	beq.n	80069e2 <_strtod_l+0x522>
 8006942:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006946:	dd22      	ble.n	800698e <_strtod_l+0x4ce>
 8006948:	2500      	movs	r5, #0
 800694a:	462e      	mov	r6, r5
 800694c:	9507      	str	r5, [sp, #28]
 800694e:	9505      	str	r5, [sp, #20]
 8006950:	2322      	movs	r3, #34	; 0x22
 8006952:	f8df b118 	ldr.w	fp, [pc, #280]	; 8006a6c <_strtod_l+0x5ac>
 8006956:	6023      	str	r3, [r4, #0]
 8006958:	f04f 0a00 	mov.w	sl, #0
 800695c:	9b07      	ldr	r3, [sp, #28]
 800695e:	2b00      	cmp	r3, #0
 8006960:	f43f adf2 	beq.w	8006548 <_strtod_l+0x88>
 8006964:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006966:	4620      	mov	r0, r4
 8006968:	f001 ff88 	bl	800887c <_Bfree>
 800696c:	9905      	ldr	r1, [sp, #20]
 800696e:	4620      	mov	r0, r4
 8006970:	f001 ff84 	bl	800887c <_Bfree>
 8006974:	4631      	mov	r1, r6
 8006976:	4620      	mov	r0, r4
 8006978:	f001 ff80 	bl	800887c <_Bfree>
 800697c:	9907      	ldr	r1, [sp, #28]
 800697e:	4620      	mov	r0, r4
 8006980:	f001 ff7c 	bl	800887c <_Bfree>
 8006984:	4629      	mov	r1, r5
 8006986:	4620      	mov	r0, r4
 8006988:	f001 ff78 	bl	800887c <_Bfree>
 800698c:	e5dc      	b.n	8006548 <_strtod_l+0x88>
 800698e:	4b36      	ldr	r3, [pc, #216]	; (8006a68 <_strtod_l+0x5a8>)
 8006990:	9304      	str	r3, [sp, #16]
 8006992:	2300      	movs	r3, #0
 8006994:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006998:	4650      	mov	r0, sl
 800699a:	4659      	mov	r1, fp
 800699c:	4699      	mov	r9, r3
 800699e:	f1b8 0f01 	cmp.w	r8, #1
 80069a2:	dc21      	bgt.n	80069e8 <_strtod_l+0x528>
 80069a4:	b10b      	cbz	r3, 80069aa <_strtod_l+0x4ea>
 80069a6:	4682      	mov	sl, r0
 80069a8:	468b      	mov	fp, r1
 80069aa:	4b2f      	ldr	r3, [pc, #188]	; (8006a68 <_strtod_l+0x5a8>)
 80069ac:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80069b0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80069b4:	4652      	mov	r2, sl
 80069b6:	465b      	mov	r3, fp
 80069b8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80069bc:	f7f9 fe2c 	bl	8000618 <__aeabi_dmul>
 80069c0:	4b2a      	ldr	r3, [pc, #168]	; (8006a6c <_strtod_l+0x5ac>)
 80069c2:	460a      	mov	r2, r1
 80069c4:	400b      	ands	r3, r1
 80069c6:	492a      	ldr	r1, [pc, #168]	; (8006a70 <_strtod_l+0x5b0>)
 80069c8:	428b      	cmp	r3, r1
 80069ca:	4682      	mov	sl, r0
 80069cc:	d8bc      	bhi.n	8006948 <_strtod_l+0x488>
 80069ce:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80069d2:	428b      	cmp	r3, r1
 80069d4:	bf86      	itte	hi
 80069d6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8006a74 <_strtod_l+0x5b4>
 80069da:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 80069de:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80069e2:	2300      	movs	r3, #0
 80069e4:	9304      	str	r3, [sp, #16]
 80069e6:	e084      	b.n	8006af2 <_strtod_l+0x632>
 80069e8:	f018 0f01 	tst.w	r8, #1
 80069ec:	d005      	beq.n	80069fa <_strtod_l+0x53a>
 80069ee:	9b04      	ldr	r3, [sp, #16]
 80069f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f4:	f7f9 fe10 	bl	8000618 <__aeabi_dmul>
 80069f8:	2301      	movs	r3, #1
 80069fa:	9a04      	ldr	r2, [sp, #16]
 80069fc:	3208      	adds	r2, #8
 80069fe:	f109 0901 	add.w	r9, r9, #1
 8006a02:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006a06:	9204      	str	r2, [sp, #16]
 8006a08:	e7c9      	b.n	800699e <_strtod_l+0x4de>
 8006a0a:	d0ea      	beq.n	80069e2 <_strtod_l+0x522>
 8006a0c:	f1c8 0800 	rsb	r8, r8, #0
 8006a10:	f018 020f 	ands.w	r2, r8, #15
 8006a14:	d00a      	beq.n	8006a2c <_strtod_l+0x56c>
 8006a16:	4b13      	ldr	r3, [pc, #76]	; (8006a64 <_strtod_l+0x5a4>)
 8006a18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a1c:	4650      	mov	r0, sl
 8006a1e:	4659      	mov	r1, fp
 8006a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a24:	f7f9 ff22 	bl	800086c <__aeabi_ddiv>
 8006a28:	4682      	mov	sl, r0
 8006a2a:	468b      	mov	fp, r1
 8006a2c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006a30:	d0d7      	beq.n	80069e2 <_strtod_l+0x522>
 8006a32:	f1b8 0f1f 	cmp.w	r8, #31
 8006a36:	dd1f      	ble.n	8006a78 <_strtod_l+0x5b8>
 8006a38:	2500      	movs	r5, #0
 8006a3a:	462e      	mov	r6, r5
 8006a3c:	9507      	str	r5, [sp, #28]
 8006a3e:	9505      	str	r5, [sp, #20]
 8006a40:	2322      	movs	r3, #34	; 0x22
 8006a42:	f04f 0a00 	mov.w	sl, #0
 8006a46:	f04f 0b00 	mov.w	fp, #0
 8006a4a:	6023      	str	r3, [r4, #0]
 8006a4c:	e786      	b.n	800695c <_strtod_l+0x49c>
 8006a4e:	bf00      	nop
 8006a50:	0800a0c5 	.word	0x0800a0c5
 8006a54:	0800a108 	.word	0x0800a108
 8006a58:	0800a0bd 	.word	0x0800a0bd
 8006a5c:	0800a24c 	.word	0x0800a24c
 8006a60:	0800a560 	.word	0x0800a560
 8006a64:	0800a440 	.word	0x0800a440
 8006a68:	0800a418 	.word	0x0800a418
 8006a6c:	7ff00000 	.word	0x7ff00000
 8006a70:	7ca00000 	.word	0x7ca00000
 8006a74:	7fefffff 	.word	0x7fefffff
 8006a78:	f018 0310 	ands.w	r3, r8, #16
 8006a7c:	bf18      	it	ne
 8006a7e:	236a      	movne	r3, #106	; 0x6a
 8006a80:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8006e30 <_strtod_l+0x970>
 8006a84:	9304      	str	r3, [sp, #16]
 8006a86:	4650      	mov	r0, sl
 8006a88:	4659      	mov	r1, fp
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	f018 0f01 	tst.w	r8, #1
 8006a90:	d004      	beq.n	8006a9c <_strtod_l+0x5dc>
 8006a92:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006a96:	f7f9 fdbf 	bl	8000618 <__aeabi_dmul>
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006aa0:	f109 0908 	add.w	r9, r9, #8
 8006aa4:	d1f2      	bne.n	8006a8c <_strtod_l+0x5cc>
 8006aa6:	b10b      	cbz	r3, 8006aac <_strtod_l+0x5ec>
 8006aa8:	4682      	mov	sl, r0
 8006aaa:	468b      	mov	fp, r1
 8006aac:	9b04      	ldr	r3, [sp, #16]
 8006aae:	b1c3      	cbz	r3, 8006ae2 <_strtod_l+0x622>
 8006ab0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006ab4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	4659      	mov	r1, fp
 8006abc:	dd11      	ble.n	8006ae2 <_strtod_l+0x622>
 8006abe:	2b1f      	cmp	r3, #31
 8006ac0:	f340 8124 	ble.w	8006d0c <_strtod_l+0x84c>
 8006ac4:	2b34      	cmp	r3, #52	; 0x34
 8006ac6:	bfde      	ittt	le
 8006ac8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006acc:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8006ad0:	fa03 f202 	lslle.w	r2, r3, r2
 8006ad4:	f04f 0a00 	mov.w	sl, #0
 8006ad8:	bfcc      	ite	gt
 8006ada:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006ade:	ea02 0b01 	andle.w	fp, r2, r1
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	4650      	mov	r0, sl
 8006ae8:	4659      	mov	r1, fp
 8006aea:	f7f9 fffd 	bl	8000ae8 <__aeabi_dcmpeq>
 8006aee:	2800      	cmp	r0, #0
 8006af0:	d1a2      	bne.n	8006a38 <_strtod_l+0x578>
 8006af2:	9b07      	ldr	r3, [sp, #28]
 8006af4:	9300      	str	r3, [sp, #0]
 8006af6:	9908      	ldr	r1, [sp, #32]
 8006af8:	462b      	mov	r3, r5
 8006afa:	463a      	mov	r2, r7
 8006afc:	4620      	mov	r0, r4
 8006afe:	f001 ff25 	bl	800894c <__s2b>
 8006b02:	9007      	str	r0, [sp, #28]
 8006b04:	2800      	cmp	r0, #0
 8006b06:	f43f af1f 	beq.w	8006948 <_strtod_l+0x488>
 8006b0a:	9b05      	ldr	r3, [sp, #20]
 8006b0c:	1b9e      	subs	r6, r3, r6
 8006b0e:	9b06      	ldr	r3, [sp, #24]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	bfb4      	ite	lt
 8006b14:	4633      	movlt	r3, r6
 8006b16:	2300      	movge	r3, #0
 8006b18:	930c      	str	r3, [sp, #48]	; 0x30
 8006b1a:	9b06      	ldr	r3, [sp, #24]
 8006b1c:	2500      	movs	r5, #0
 8006b1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006b22:	9312      	str	r3, [sp, #72]	; 0x48
 8006b24:	462e      	mov	r6, r5
 8006b26:	9b07      	ldr	r3, [sp, #28]
 8006b28:	4620      	mov	r0, r4
 8006b2a:	6859      	ldr	r1, [r3, #4]
 8006b2c:	f001 fe66 	bl	80087fc <_Balloc>
 8006b30:	9005      	str	r0, [sp, #20]
 8006b32:	2800      	cmp	r0, #0
 8006b34:	f43f af0c 	beq.w	8006950 <_strtod_l+0x490>
 8006b38:	9b07      	ldr	r3, [sp, #28]
 8006b3a:	691a      	ldr	r2, [r3, #16]
 8006b3c:	3202      	adds	r2, #2
 8006b3e:	f103 010c 	add.w	r1, r3, #12
 8006b42:	0092      	lsls	r2, r2, #2
 8006b44:	300c      	adds	r0, #12
 8006b46:	f001 fe4b 	bl	80087e0 <memcpy>
 8006b4a:	ec4b ab10 	vmov	d0, sl, fp
 8006b4e:	aa1a      	add	r2, sp, #104	; 0x68
 8006b50:	a919      	add	r1, sp, #100	; 0x64
 8006b52:	4620      	mov	r0, r4
 8006b54:	f002 fa40 	bl	8008fd8 <__d2b>
 8006b58:	ec4b ab18 	vmov	d8, sl, fp
 8006b5c:	9018      	str	r0, [sp, #96]	; 0x60
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	f43f aef6 	beq.w	8006950 <_strtod_l+0x490>
 8006b64:	2101      	movs	r1, #1
 8006b66:	4620      	mov	r0, r4
 8006b68:	f001 ff8a 	bl	8008a80 <__i2b>
 8006b6c:	4606      	mov	r6, r0
 8006b6e:	2800      	cmp	r0, #0
 8006b70:	f43f aeee 	beq.w	8006950 <_strtod_l+0x490>
 8006b74:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b76:	9904      	ldr	r1, [sp, #16]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	bfab      	itete	ge
 8006b7c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8006b7e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8006b80:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006b82:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8006b86:	bfac      	ite	ge
 8006b88:	eb03 0902 	addge.w	r9, r3, r2
 8006b8c:	1ad7      	sublt	r7, r2, r3
 8006b8e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006b90:	eba3 0801 	sub.w	r8, r3, r1
 8006b94:	4490      	add	r8, r2
 8006b96:	4ba1      	ldr	r3, [pc, #644]	; (8006e1c <_strtod_l+0x95c>)
 8006b98:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8006b9c:	4598      	cmp	r8, r3
 8006b9e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006ba2:	f280 80c7 	bge.w	8006d34 <_strtod_l+0x874>
 8006ba6:	eba3 0308 	sub.w	r3, r3, r8
 8006baa:	2b1f      	cmp	r3, #31
 8006bac:	eba2 0203 	sub.w	r2, r2, r3
 8006bb0:	f04f 0101 	mov.w	r1, #1
 8006bb4:	f300 80b1 	bgt.w	8006d1a <_strtod_l+0x85a>
 8006bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8006bbc:	930d      	str	r3, [sp, #52]	; 0x34
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	9308      	str	r3, [sp, #32]
 8006bc2:	eb09 0802 	add.w	r8, r9, r2
 8006bc6:	9b04      	ldr	r3, [sp, #16]
 8006bc8:	45c1      	cmp	r9, r8
 8006bca:	4417      	add	r7, r2
 8006bcc:	441f      	add	r7, r3
 8006bce:	464b      	mov	r3, r9
 8006bd0:	bfa8      	it	ge
 8006bd2:	4643      	movge	r3, r8
 8006bd4:	42bb      	cmp	r3, r7
 8006bd6:	bfa8      	it	ge
 8006bd8:	463b      	movge	r3, r7
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	bfc2      	ittt	gt
 8006bde:	eba8 0803 	subgt.w	r8, r8, r3
 8006be2:	1aff      	subgt	r7, r7, r3
 8006be4:	eba9 0903 	subgt.w	r9, r9, r3
 8006be8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	dd17      	ble.n	8006c1e <_strtod_l+0x75e>
 8006bee:	4631      	mov	r1, r6
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	4620      	mov	r0, r4
 8006bf4:	f002 f804 	bl	8008c00 <__pow5mult>
 8006bf8:	4606      	mov	r6, r0
 8006bfa:	2800      	cmp	r0, #0
 8006bfc:	f43f aea8 	beq.w	8006950 <_strtod_l+0x490>
 8006c00:	4601      	mov	r1, r0
 8006c02:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006c04:	4620      	mov	r0, r4
 8006c06:	f001 ff51 	bl	8008aac <__multiply>
 8006c0a:	900b      	str	r0, [sp, #44]	; 0x2c
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	f43f ae9f 	beq.w	8006950 <_strtod_l+0x490>
 8006c12:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006c14:	4620      	mov	r0, r4
 8006c16:	f001 fe31 	bl	800887c <_Bfree>
 8006c1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c1c:	9318      	str	r3, [sp, #96]	; 0x60
 8006c1e:	f1b8 0f00 	cmp.w	r8, #0
 8006c22:	f300 808c 	bgt.w	8006d3e <_strtod_l+0x87e>
 8006c26:	9b06      	ldr	r3, [sp, #24]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	dd08      	ble.n	8006c3e <_strtod_l+0x77e>
 8006c2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006c2e:	9905      	ldr	r1, [sp, #20]
 8006c30:	4620      	mov	r0, r4
 8006c32:	f001 ffe5 	bl	8008c00 <__pow5mult>
 8006c36:	9005      	str	r0, [sp, #20]
 8006c38:	2800      	cmp	r0, #0
 8006c3a:	f43f ae89 	beq.w	8006950 <_strtod_l+0x490>
 8006c3e:	2f00      	cmp	r7, #0
 8006c40:	dd08      	ble.n	8006c54 <_strtod_l+0x794>
 8006c42:	9905      	ldr	r1, [sp, #20]
 8006c44:	463a      	mov	r2, r7
 8006c46:	4620      	mov	r0, r4
 8006c48:	f002 f834 	bl	8008cb4 <__lshift>
 8006c4c:	9005      	str	r0, [sp, #20]
 8006c4e:	2800      	cmp	r0, #0
 8006c50:	f43f ae7e 	beq.w	8006950 <_strtod_l+0x490>
 8006c54:	f1b9 0f00 	cmp.w	r9, #0
 8006c58:	dd08      	ble.n	8006c6c <_strtod_l+0x7ac>
 8006c5a:	4631      	mov	r1, r6
 8006c5c:	464a      	mov	r2, r9
 8006c5e:	4620      	mov	r0, r4
 8006c60:	f002 f828 	bl	8008cb4 <__lshift>
 8006c64:	4606      	mov	r6, r0
 8006c66:	2800      	cmp	r0, #0
 8006c68:	f43f ae72 	beq.w	8006950 <_strtod_l+0x490>
 8006c6c:	9a05      	ldr	r2, [sp, #20]
 8006c6e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006c70:	4620      	mov	r0, r4
 8006c72:	f002 f8ab 	bl	8008dcc <__mdiff>
 8006c76:	4605      	mov	r5, r0
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	f43f ae69 	beq.w	8006950 <_strtod_l+0x490>
 8006c7e:	68c3      	ldr	r3, [r0, #12]
 8006c80:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c82:	2300      	movs	r3, #0
 8006c84:	60c3      	str	r3, [r0, #12]
 8006c86:	4631      	mov	r1, r6
 8006c88:	f002 f884 	bl	8008d94 <__mcmp>
 8006c8c:	2800      	cmp	r0, #0
 8006c8e:	da60      	bge.n	8006d52 <_strtod_l+0x892>
 8006c90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c92:	ea53 030a 	orrs.w	r3, r3, sl
 8006c96:	f040 8082 	bne.w	8006d9e <_strtod_l+0x8de>
 8006c9a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d17d      	bne.n	8006d9e <_strtod_l+0x8de>
 8006ca2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006ca6:	0d1b      	lsrs	r3, r3, #20
 8006ca8:	051b      	lsls	r3, r3, #20
 8006caa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006cae:	d976      	bls.n	8006d9e <_strtod_l+0x8de>
 8006cb0:	696b      	ldr	r3, [r5, #20]
 8006cb2:	b913      	cbnz	r3, 8006cba <_strtod_l+0x7fa>
 8006cb4:	692b      	ldr	r3, [r5, #16]
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	dd71      	ble.n	8006d9e <_strtod_l+0x8de>
 8006cba:	4629      	mov	r1, r5
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	4620      	mov	r0, r4
 8006cc0:	f001 fff8 	bl	8008cb4 <__lshift>
 8006cc4:	4631      	mov	r1, r6
 8006cc6:	4605      	mov	r5, r0
 8006cc8:	f002 f864 	bl	8008d94 <__mcmp>
 8006ccc:	2800      	cmp	r0, #0
 8006cce:	dd66      	ble.n	8006d9e <_strtod_l+0x8de>
 8006cd0:	9904      	ldr	r1, [sp, #16]
 8006cd2:	4a53      	ldr	r2, [pc, #332]	; (8006e20 <_strtod_l+0x960>)
 8006cd4:	465b      	mov	r3, fp
 8006cd6:	2900      	cmp	r1, #0
 8006cd8:	f000 8081 	beq.w	8006dde <_strtod_l+0x91e>
 8006cdc:	ea02 010b 	and.w	r1, r2, fp
 8006ce0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006ce4:	dc7b      	bgt.n	8006dde <_strtod_l+0x91e>
 8006ce6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006cea:	f77f aea9 	ble.w	8006a40 <_strtod_l+0x580>
 8006cee:	4b4d      	ldr	r3, [pc, #308]	; (8006e24 <_strtod_l+0x964>)
 8006cf0:	4650      	mov	r0, sl
 8006cf2:	4659      	mov	r1, fp
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f7f9 fc8f 	bl	8000618 <__aeabi_dmul>
 8006cfa:	460b      	mov	r3, r1
 8006cfc:	4303      	orrs	r3, r0
 8006cfe:	bf08      	it	eq
 8006d00:	2322      	moveq	r3, #34	; 0x22
 8006d02:	4682      	mov	sl, r0
 8006d04:	468b      	mov	fp, r1
 8006d06:	bf08      	it	eq
 8006d08:	6023      	streq	r3, [r4, #0]
 8006d0a:	e62b      	b.n	8006964 <_strtod_l+0x4a4>
 8006d0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d10:	fa02 f303 	lsl.w	r3, r2, r3
 8006d14:	ea03 0a0a 	and.w	sl, r3, sl
 8006d18:	e6e3      	b.n	8006ae2 <_strtod_l+0x622>
 8006d1a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006d1e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006d22:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006d26:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8006d2a:	fa01 f308 	lsl.w	r3, r1, r8
 8006d2e:	9308      	str	r3, [sp, #32]
 8006d30:	910d      	str	r1, [sp, #52]	; 0x34
 8006d32:	e746      	b.n	8006bc2 <_strtod_l+0x702>
 8006d34:	2300      	movs	r3, #0
 8006d36:	9308      	str	r3, [sp, #32]
 8006d38:	2301      	movs	r3, #1
 8006d3a:	930d      	str	r3, [sp, #52]	; 0x34
 8006d3c:	e741      	b.n	8006bc2 <_strtod_l+0x702>
 8006d3e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006d40:	4642      	mov	r2, r8
 8006d42:	4620      	mov	r0, r4
 8006d44:	f001 ffb6 	bl	8008cb4 <__lshift>
 8006d48:	9018      	str	r0, [sp, #96]	; 0x60
 8006d4a:	2800      	cmp	r0, #0
 8006d4c:	f47f af6b 	bne.w	8006c26 <_strtod_l+0x766>
 8006d50:	e5fe      	b.n	8006950 <_strtod_l+0x490>
 8006d52:	465f      	mov	r7, fp
 8006d54:	d16e      	bne.n	8006e34 <_strtod_l+0x974>
 8006d56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d5c:	b342      	cbz	r2, 8006db0 <_strtod_l+0x8f0>
 8006d5e:	4a32      	ldr	r2, [pc, #200]	; (8006e28 <_strtod_l+0x968>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d128      	bne.n	8006db6 <_strtod_l+0x8f6>
 8006d64:	9b04      	ldr	r3, [sp, #16]
 8006d66:	4651      	mov	r1, sl
 8006d68:	b1eb      	cbz	r3, 8006da6 <_strtod_l+0x8e6>
 8006d6a:	4b2d      	ldr	r3, [pc, #180]	; (8006e20 <_strtod_l+0x960>)
 8006d6c:	403b      	ands	r3, r7
 8006d6e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006d72:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d76:	d819      	bhi.n	8006dac <_strtod_l+0x8ec>
 8006d78:	0d1b      	lsrs	r3, r3, #20
 8006d7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d82:	4299      	cmp	r1, r3
 8006d84:	d117      	bne.n	8006db6 <_strtod_l+0x8f6>
 8006d86:	4b29      	ldr	r3, [pc, #164]	; (8006e2c <_strtod_l+0x96c>)
 8006d88:	429f      	cmp	r7, r3
 8006d8a:	d102      	bne.n	8006d92 <_strtod_l+0x8d2>
 8006d8c:	3101      	adds	r1, #1
 8006d8e:	f43f addf 	beq.w	8006950 <_strtod_l+0x490>
 8006d92:	4b23      	ldr	r3, [pc, #140]	; (8006e20 <_strtod_l+0x960>)
 8006d94:	403b      	ands	r3, r7
 8006d96:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006d9a:	f04f 0a00 	mov.w	sl, #0
 8006d9e:	9b04      	ldr	r3, [sp, #16]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d1a4      	bne.n	8006cee <_strtod_l+0x82e>
 8006da4:	e5de      	b.n	8006964 <_strtod_l+0x4a4>
 8006da6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006daa:	e7ea      	b.n	8006d82 <_strtod_l+0x8c2>
 8006dac:	4613      	mov	r3, r2
 8006dae:	e7e8      	b.n	8006d82 <_strtod_l+0x8c2>
 8006db0:	ea53 030a 	orrs.w	r3, r3, sl
 8006db4:	d08c      	beq.n	8006cd0 <_strtod_l+0x810>
 8006db6:	9b08      	ldr	r3, [sp, #32]
 8006db8:	b1db      	cbz	r3, 8006df2 <_strtod_l+0x932>
 8006dba:	423b      	tst	r3, r7
 8006dbc:	d0ef      	beq.n	8006d9e <_strtod_l+0x8de>
 8006dbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dc0:	9a04      	ldr	r2, [sp, #16]
 8006dc2:	4650      	mov	r0, sl
 8006dc4:	4659      	mov	r1, fp
 8006dc6:	b1c3      	cbz	r3, 8006dfa <_strtod_l+0x93a>
 8006dc8:	f7ff fb5c 	bl	8006484 <sulp>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	460b      	mov	r3, r1
 8006dd0:	ec51 0b18 	vmov	r0, r1, d8
 8006dd4:	f7f9 fa6a 	bl	80002ac <__adddf3>
 8006dd8:	4682      	mov	sl, r0
 8006dda:	468b      	mov	fp, r1
 8006ddc:	e7df      	b.n	8006d9e <_strtod_l+0x8de>
 8006dde:	4013      	ands	r3, r2
 8006de0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006de4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006de8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006dec:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006df0:	e7d5      	b.n	8006d9e <_strtod_l+0x8de>
 8006df2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006df4:	ea13 0f0a 	tst.w	r3, sl
 8006df8:	e7e0      	b.n	8006dbc <_strtod_l+0x8fc>
 8006dfa:	f7ff fb43 	bl	8006484 <sulp>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	460b      	mov	r3, r1
 8006e02:	ec51 0b18 	vmov	r0, r1, d8
 8006e06:	f7f9 fa4f 	bl	80002a8 <__aeabi_dsub>
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	4682      	mov	sl, r0
 8006e10:	468b      	mov	fp, r1
 8006e12:	f7f9 fe69 	bl	8000ae8 <__aeabi_dcmpeq>
 8006e16:	2800      	cmp	r0, #0
 8006e18:	d0c1      	beq.n	8006d9e <_strtod_l+0x8de>
 8006e1a:	e611      	b.n	8006a40 <_strtod_l+0x580>
 8006e1c:	fffffc02 	.word	0xfffffc02
 8006e20:	7ff00000 	.word	0x7ff00000
 8006e24:	39500000 	.word	0x39500000
 8006e28:	000fffff 	.word	0x000fffff
 8006e2c:	7fefffff 	.word	0x7fefffff
 8006e30:	0800a120 	.word	0x0800a120
 8006e34:	4631      	mov	r1, r6
 8006e36:	4628      	mov	r0, r5
 8006e38:	f002 f92a 	bl	8009090 <__ratio>
 8006e3c:	ec59 8b10 	vmov	r8, r9, d0
 8006e40:	ee10 0a10 	vmov	r0, s0
 8006e44:	2200      	movs	r2, #0
 8006e46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006e4a:	4649      	mov	r1, r9
 8006e4c:	f7f9 fe60 	bl	8000b10 <__aeabi_dcmple>
 8006e50:	2800      	cmp	r0, #0
 8006e52:	d07a      	beq.n	8006f4a <_strtod_l+0xa8a>
 8006e54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d04a      	beq.n	8006ef0 <_strtod_l+0xa30>
 8006e5a:	4b95      	ldr	r3, [pc, #596]	; (80070b0 <_strtod_l+0xbf0>)
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006e62:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80070b0 <_strtod_l+0xbf0>
 8006e66:	f04f 0800 	mov.w	r8, #0
 8006e6a:	4b92      	ldr	r3, [pc, #584]	; (80070b4 <_strtod_l+0xbf4>)
 8006e6c:	403b      	ands	r3, r7
 8006e6e:	930d      	str	r3, [sp, #52]	; 0x34
 8006e70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e72:	4b91      	ldr	r3, [pc, #580]	; (80070b8 <_strtod_l+0xbf8>)
 8006e74:	429a      	cmp	r2, r3
 8006e76:	f040 80b0 	bne.w	8006fda <_strtod_l+0xb1a>
 8006e7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006e7e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006e82:	ec4b ab10 	vmov	d0, sl, fp
 8006e86:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006e8a:	f002 f829 	bl	8008ee0 <__ulp>
 8006e8e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006e92:	ec53 2b10 	vmov	r2, r3, d0
 8006e96:	f7f9 fbbf 	bl	8000618 <__aeabi_dmul>
 8006e9a:	4652      	mov	r2, sl
 8006e9c:	465b      	mov	r3, fp
 8006e9e:	f7f9 fa05 	bl	80002ac <__adddf3>
 8006ea2:	460b      	mov	r3, r1
 8006ea4:	4983      	ldr	r1, [pc, #524]	; (80070b4 <_strtod_l+0xbf4>)
 8006ea6:	4a85      	ldr	r2, [pc, #532]	; (80070bc <_strtod_l+0xbfc>)
 8006ea8:	4019      	ands	r1, r3
 8006eaa:	4291      	cmp	r1, r2
 8006eac:	4682      	mov	sl, r0
 8006eae:	d960      	bls.n	8006f72 <_strtod_l+0xab2>
 8006eb0:	ee18 3a90 	vmov	r3, s17
 8006eb4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d104      	bne.n	8006ec6 <_strtod_l+0xa06>
 8006ebc:	ee18 3a10 	vmov	r3, s16
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	f43f ad45 	beq.w	8006950 <_strtod_l+0x490>
 8006ec6:	f8df b200 	ldr.w	fp, [pc, #512]	; 80070c8 <_strtod_l+0xc08>
 8006eca:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006ece:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	f001 fcd3 	bl	800887c <_Bfree>
 8006ed6:	9905      	ldr	r1, [sp, #20]
 8006ed8:	4620      	mov	r0, r4
 8006eda:	f001 fccf 	bl	800887c <_Bfree>
 8006ede:	4631      	mov	r1, r6
 8006ee0:	4620      	mov	r0, r4
 8006ee2:	f001 fccb 	bl	800887c <_Bfree>
 8006ee6:	4629      	mov	r1, r5
 8006ee8:	4620      	mov	r0, r4
 8006eea:	f001 fcc7 	bl	800887c <_Bfree>
 8006eee:	e61a      	b.n	8006b26 <_strtod_l+0x666>
 8006ef0:	f1ba 0f00 	cmp.w	sl, #0
 8006ef4:	d11b      	bne.n	8006f2e <_strtod_l+0xa6e>
 8006ef6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006efa:	b9f3      	cbnz	r3, 8006f3a <_strtod_l+0xa7a>
 8006efc:	4b6c      	ldr	r3, [pc, #432]	; (80070b0 <_strtod_l+0xbf0>)
 8006efe:	2200      	movs	r2, #0
 8006f00:	4640      	mov	r0, r8
 8006f02:	4649      	mov	r1, r9
 8006f04:	f7f9 fdfa 	bl	8000afc <__aeabi_dcmplt>
 8006f08:	b9d0      	cbnz	r0, 8006f40 <_strtod_l+0xa80>
 8006f0a:	4640      	mov	r0, r8
 8006f0c:	4649      	mov	r1, r9
 8006f0e:	4b6c      	ldr	r3, [pc, #432]	; (80070c0 <_strtod_l+0xc00>)
 8006f10:	2200      	movs	r2, #0
 8006f12:	f7f9 fb81 	bl	8000618 <__aeabi_dmul>
 8006f16:	4680      	mov	r8, r0
 8006f18:	4689      	mov	r9, r1
 8006f1a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006f1e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8006f22:	9315      	str	r3, [sp, #84]	; 0x54
 8006f24:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006f28:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006f2c:	e79d      	b.n	8006e6a <_strtod_l+0x9aa>
 8006f2e:	f1ba 0f01 	cmp.w	sl, #1
 8006f32:	d102      	bne.n	8006f3a <_strtod_l+0xa7a>
 8006f34:	2f00      	cmp	r7, #0
 8006f36:	f43f ad83 	beq.w	8006a40 <_strtod_l+0x580>
 8006f3a:	4b62      	ldr	r3, [pc, #392]	; (80070c4 <_strtod_l+0xc04>)
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	e78e      	b.n	8006e5e <_strtod_l+0x99e>
 8006f40:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80070c0 <_strtod_l+0xc00>
 8006f44:	f04f 0800 	mov.w	r8, #0
 8006f48:	e7e7      	b.n	8006f1a <_strtod_l+0xa5a>
 8006f4a:	4b5d      	ldr	r3, [pc, #372]	; (80070c0 <_strtod_l+0xc00>)
 8006f4c:	4640      	mov	r0, r8
 8006f4e:	4649      	mov	r1, r9
 8006f50:	2200      	movs	r2, #0
 8006f52:	f7f9 fb61 	bl	8000618 <__aeabi_dmul>
 8006f56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f58:	4680      	mov	r8, r0
 8006f5a:	4689      	mov	r9, r1
 8006f5c:	b933      	cbnz	r3, 8006f6c <_strtod_l+0xaac>
 8006f5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006f62:	900e      	str	r0, [sp, #56]	; 0x38
 8006f64:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006f6a:	e7dd      	b.n	8006f28 <_strtod_l+0xa68>
 8006f6c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006f70:	e7f9      	b.n	8006f66 <_strtod_l+0xaa6>
 8006f72:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006f76:	9b04      	ldr	r3, [sp, #16]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d1a8      	bne.n	8006ece <_strtod_l+0xa0e>
 8006f7c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006f80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f82:	0d1b      	lsrs	r3, r3, #20
 8006f84:	051b      	lsls	r3, r3, #20
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d1a1      	bne.n	8006ece <_strtod_l+0xa0e>
 8006f8a:	4640      	mov	r0, r8
 8006f8c:	4649      	mov	r1, r9
 8006f8e:	f7f9 fea3 	bl	8000cd8 <__aeabi_d2lz>
 8006f92:	f7f9 fb13 	bl	80005bc <__aeabi_l2d>
 8006f96:	4602      	mov	r2, r0
 8006f98:	460b      	mov	r3, r1
 8006f9a:	4640      	mov	r0, r8
 8006f9c:	4649      	mov	r1, r9
 8006f9e:	f7f9 f983 	bl	80002a8 <__aeabi_dsub>
 8006fa2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006fa4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006fa8:	ea43 030a 	orr.w	r3, r3, sl
 8006fac:	4313      	orrs	r3, r2
 8006fae:	4680      	mov	r8, r0
 8006fb0:	4689      	mov	r9, r1
 8006fb2:	d055      	beq.n	8007060 <_strtod_l+0xba0>
 8006fb4:	a336      	add	r3, pc, #216	; (adr r3, 8007090 <_strtod_l+0xbd0>)
 8006fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fba:	f7f9 fd9f 	bl	8000afc <__aeabi_dcmplt>
 8006fbe:	2800      	cmp	r0, #0
 8006fc0:	f47f acd0 	bne.w	8006964 <_strtod_l+0x4a4>
 8006fc4:	a334      	add	r3, pc, #208	; (adr r3, 8007098 <_strtod_l+0xbd8>)
 8006fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fca:	4640      	mov	r0, r8
 8006fcc:	4649      	mov	r1, r9
 8006fce:	f7f9 fdb3 	bl	8000b38 <__aeabi_dcmpgt>
 8006fd2:	2800      	cmp	r0, #0
 8006fd4:	f43f af7b 	beq.w	8006ece <_strtod_l+0xa0e>
 8006fd8:	e4c4      	b.n	8006964 <_strtod_l+0x4a4>
 8006fda:	9b04      	ldr	r3, [sp, #16]
 8006fdc:	b333      	cbz	r3, 800702c <_strtod_l+0xb6c>
 8006fde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fe0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006fe4:	d822      	bhi.n	800702c <_strtod_l+0xb6c>
 8006fe6:	a32e      	add	r3, pc, #184	; (adr r3, 80070a0 <_strtod_l+0xbe0>)
 8006fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fec:	4640      	mov	r0, r8
 8006fee:	4649      	mov	r1, r9
 8006ff0:	f7f9 fd8e 	bl	8000b10 <__aeabi_dcmple>
 8006ff4:	b1a0      	cbz	r0, 8007020 <_strtod_l+0xb60>
 8006ff6:	4649      	mov	r1, r9
 8006ff8:	4640      	mov	r0, r8
 8006ffa:	f7f9 fde5 	bl	8000bc8 <__aeabi_d2uiz>
 8006ffe:	2801      	cmp	r0, #1
 8007000:	bf38      	it	cc
 8007002:	2001      	movcc	r0, #1
 8007004:	f7f9 fa8e 	bl	8000524 <__aeabi_ui2d>
 8007008:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800700a:	4680      	mov	r8, r0
 800700c:	4689      	mov	r9, r1
 800700e:	bb23      	cbnz	r3, 800705a <_strtod_l+0xb9a>
 8007010:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007014:	9010      	str	r0, [sp, #64]	; 0x40
 8007016:	9311      	str	r3, [sp, #68]	; 0x44
 8007018:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800701c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007020:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007022:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007024:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007028:	1a9b      	subs	r3, r3, r2
 800702a:	9309      	str	r3, [sp, #36]	; 0x24
 800702c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007030:	eeb0 0a48 	vmov.f32	s0, s16
 8007034:	eef0 0a68 	vmov.f32	s1, s17
 8007038:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800703c:	f001 ff50 	bl	8008ee0 <__ulp>
 8007040:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007044:	ec53 2b10 	vmov	r2, r3, d0
 8007048:	f7f9 fae6 	bl	8000618 <__aeabi_dmul>
 800704c:	ec53 2b18 	vmov	r2, r3, d8
 8007050:	f7f9 f92c 	bl	80002ac <__adddf3>
 8007054:	4682      	mov	sl, r0
 8007056:	468b      	mov	fp, r1
 8007058:	e78d      	b.n	8006f76 <_strtod_l+0xab6>
 800705a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800705e:	e7db      	b.n	8007018 <_strtod_l+0xb58>
 8007060:	a311      	add	r3, pc, #68	; (adr r3, 80070a8 <_strtod_l+0xbe8>)
 8007062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007066:	f7f9 fd49 	bl	8000afc <__aeabi_dcmplt>
 800706a:	e7b2      	b.n	8006fd2 <_strtod_l+0xb12>
 800706c:	2300      	movs	r3, #0
 800706e:	930a      	str	r3, [sp, #40]	; 0x28
 8007070:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007072:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007074:	6013      	str	r3, [r2, #0]
 8007076:	f7ff ba6b 	b.w	8006550 <_strtod_l+0x90>
 800707a:	2a65      	cmp	r2, #101	; 0x65
 800707c:	f43f ab5f 	beq.w	800673e <_strtod_l+0x27e>
 8007080:	2a45      	cmp	r2, #69	; 0x45
 8007082:	f43f ab5c 	beq.w	800673e <_strtod_l+0x27e>
 8007086:	2301      	movs	r3, #1
 8007088:	f7ff bb94 	b.w	80067b4 <_strtod_l+0x2f4>
 800708c:	f3af 8000 	nop.w
 8007090:	94a03595 	.word	0x94a03595
 8007094:	3fdfffff 	.word	0x3fdfffff
 8007098:	35afe535 	.word	0x35afe535
 800709c:	3fe00000 	.word	0x3fe00000
 80070a0:	ffc00000 	.word	0xffc00000
 80070a4:	41dfffff 	.word	0x41dfffff
 80070a8:	94a03595 	.word	0x94a03595
 80070ac:	3fcfffff 	.word	0x3fcfffff
 80070b0:	3ff00000 	.word	0x3ff00000
 80070b4:	7ff00000 	.word	0x7ff00000
 80070b8:	7fe00000 	.word	0x7fe00000
 80070bc:	7c9fffff 	.word	0x7c9fffff
 80070c0:	3fe00000 	.word	0x3fe00000
 80070c4:	bff00000 	.word	0xbff00000
 80070c8:	7fefffff 	.word	0x7fefffff

080070cc <_strtod_r>:
 80070cc:	4b01      	ldr	r3, [pc, #4]	; (80070d4 <_strtod_r+0x8>)
 80070ce:	f7ff b9f7 	b.w	80064c0 <_strtod_l>
 80070d2:	bf00      	nop
 80070d4:	20000074 	.word	0x20000074

080070d8 <_strtol_l.constprop.0>:
 80070d8:	2b01      	cmp	r3, #1
 80070da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070de:	d001      	beq.n	80070e4 <_strtol_l.constprop.0+0xc>
 80070e0:	2b24      	cmp	r3, #36	; 0x24
 80070e2:	d906      	bls.n	80070f2 <_strtol_l.constprop.0+0x1a>
 80070e4:	f7fe fae4 	bl	80056b0 <__errno>
 80070e8:	2316      	movs	r3, #22
 80070ea:	6003      	str	r3, [r0, #0]
 80070ec:	2000      	movs	r0, #0
 80070ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070f2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80071d8 <_strtol_l.constprop.0+0x100>
 80070f6:	460d      	mov	r5, r1
 80070f8:	462e      	mov	r6, r5
 80070fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80070fe:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007102:	f017 0708 	ands.w	r7, r7, #8
 8007106:	d1f7      	bne.n	80070f8 <_strtol_l.constprop.0+0x20>
 8007108:	2c2d      	cmp	r4, #45	; 0x2d
 800710a:	d132      	bne.n	8007172 <_strtol_l.constprop.0+0x9a>
 800710c:	782c      	ldrb	r4, [r5, #0]
 800710e:	2701      	movs	r7, #1
 8007110:	1cb5      	adds	r5, r6, #2
 8007112:	2b00      	cmp	r3, #0
 8007114:	d05b      	beq.n	80071ce <_strtol_l.constprop.0+0xf6>
 8007116:	2b10      	cmp	r3, #16
 8007118:	d109      	bne.n	800712e <_strtol_l.constprop.0+0x56>
 800711a:	2c30      	cmp	r4, #48	; 0x30
 800711c:	d107      	bne.n	800712e <_strtol_l.constprop.0+0x56>
 800711e:	782c      	ldrb	r4, [r5, #0]
 8007120:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007124:	2c58      	cmp	r4, #88	; 0x58
 8007126:	d14d      	bne.n	80071c4 <_strtol_l.constprop.0+0xec>
 8007128:	786c      	ldrb	r4, [r5, #1]
 800712a:	2310      	movs	r3, #16
 800712c:	3502      	adds	r5, #2
 800712e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007132:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8007136:	f04f 0c00 	mov.w	ip, #0
 800713a:	fbb8 f9f3 	udiv	r9, r8, r3
 800713e:	4666      	mov	r6, ip
 8007140:	fb03 8a19 	mls	sl, r3, r9, r8
 8007144:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007148:	f1be 0f09 	cmp.w	lr, #9
 800714c:	d816      	bhi.n	800717c <_strtol_l.constprop.0+0xa4>
 800714e:	4674      	mov	r4, lr
 8007150:	42a3      	cmp	r3, r4
 8007152:	dd24      	ble.n	800719e <_strtol_l.constprop.0+0xc6>
 8007154:	f1bc 0f00 	cmp.w	ip, #0
 8007158:	db1e      	blt.n	8007198 <_strtol_l.constprop.0+0xc0>
 800715a:	45b1      	cmp	r9, r6
 800715c:	d31c      	bcc.n	8007198 <_strtol_l.constprop.0+0xc0>
 800715e:	d101      	bne.n	8007164 <_strtol_l.constprop.0+0x8c>
 8007160:	45a2      	cmp	sl, r4
 8007162:	db19      	blt.n	8007198 <_strtol_l.constprop.0+0xc0>
 8007164:	fb06 4603 	mla	r6, r6, r3, r4
 8007168:	f04f 0c01 	mov.w	ip, #1
 800716c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007170:	e7e8      	b.n	8007144 <_strtol_l.constprop.0+0x6c>
 8007172:	2c2b      	cmp	r4, #43	; 0x2b
 8007174:	bf04      	itt	eq
 8007176:	782c      	ldrbeq	r4, [r5, #0]
 8007178:	1cb5      	addeq	r5, r6, #2
 800717a:	e7ca      	b.n	8007112 <_strtol_l.constprop.0+0x3a>
 800717c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007180:	f1be 0f19 	cmp.w	lr, #25
 8007184:	d801      	bhi.n	800718a <_strtol_l.constprop.0+0xb2>
 8007186:	3c37      	subs	r4, #55	; 0x37
 8007188:	e7e2      	b.n	8007150 <_strtol_l.constprop.0+0x78>
 800718a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800718e:	f1be 0f19 	cmp.w	lr, #25
 8007192:	d804      	bhi.n	800719e <_strtol_l.constprop.0+0xc6>
 8007194:	3c57      	subs	r4, #87	; 0x57
 8007196:	e7db      	b.n	8007150 <_strtol_l.constprop.0+0x78>
 8007198:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800719c:	e7e6      	b.n	800716c <_strtol_l.constprop.0+0x94>
 800719e:	f1bc 0f00 	cmp.w	ip, #0
 80071a2:	da05      	bge.n	80071b0 <_strtol_l.constprop.0+0xd8>
 80071a4:	2322      	movs	r3, #34	; 0x22
 80071a6:	6003      	str	r3, [r0, #0]
 80071a8:	4646      	mov	r6, r8
 80071aa:	b942      	cbnz	r2, 80071be <_strtol_l.constprop.0+0xe6>
 80071ac:	4630      	mov	r0, r6
 80071ae:	e79e      	b.n	80070ee <_strtol_l.constprop.0+0x16>
 80071b0:	b107      	cbz	r7, 80071b4 <_strtol_l.constprop.0+0xdc>
 80071b2:	4276      	negs	r6, r6
 80071b4:	2a00      	cmp	r2, #0
 80071b6:	d0f9      	beq.n	80071ac <_strtol_l.constprop.0+0xd4>
 80071b8:	f1bc 0f00 	cmp.w	ip, #0
 80071bc:	d000      	beq.n	80071c0 <_strtol_l.constprop.0+0xe8>
 80071be:	1e69      	subs	r1, r5, #1
 80071c0:	6011      	str	r1, [r2, #0]
 80071c2:	e7f3      	b.n	80071ac <_strtol_l.constprop.0+0xd4>
 80071c4:	2430      	movs	r4, #48	; 0x30
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d1b1      	bne.n	800712e <_strtol_l.constprop.0+0x56>
 80071ca:	2308      	movs	r3, #8
 80071cc:	e7af      	b.n	800712e <_strtol_l.constprop.0+0x56>
 80071ce:	2c30      	cmp	r4, #48	; 0x30
 80071d0:	d0a5      	beq.n	800711e <_strtol_l.constprop.0+0x46>
 80071d2:	230a      	movs	r3, #10
 80071d4:	e7ab      	b.n	800712e <_strtol_l.constprop.0+0x56>
 80071d6:	bf00      	nop
 80071d8:	0800a149 	.word	0x0800a149

080071dc <_strtol_r>:
 80071dc:	f7ff bf7c 	b.w	80070d8 <_strtol_l.constprop.0>

080071e0 <quorem>:
 80071e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071e4:	6903      	ldr	r3, [r0, #16]
 80071e6:	690c      	ldr	r4, [r1, #16]
 80071e8:	42a3      	cmp	r3, r4
 80071ea:	4607      	mov	r7, r0
 80071ec:	f2c0 8081 	blt.w	80072f2 <quorem+0x112>
 80071f0:	3c01      	subs	r4, #1
 80071f2:	f101 0814 	add.w	r8, r1, #20
 80071f6:	f100 0514 	add.w	r5, r0, #20
 80071fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071fe:	9301      	str	r3, [sp, #4]
 8007200:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007204:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007208:	3301      	adds	r3, #1
 800720a:	429a      	cmp	r2, r3
 800720c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007210:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007214:	fbb2 f6f3 	udiv	r6, r2, r3
 8007218:	d331      	bcc.n	800727e <quorem+0x9e>
 800721a:	f04f 0e00 	mov.w	lr, #0
 800721e:	4640      	mov	r0, r8
 8007220:	46ac      	mov	ip, r5
 8007222:	46f2      	mov	sl, lr
 8007224:	f850 2b04 	ldr.w	r2, [r0], #4
 8007228:	b293      	uxth	r3, r2
 800722a:	fb06 e303 	mla	r3, r6, r3, lr
 800722e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007232:	b29b      	uxth	r3, r3
 8007234:	ebaa 0303 	sub.w	r3, sl, r3
 8007238:	f8dc a000 	ldr.w	sl, [ip]
 800723c:	0c12      	lsrs	r2, r2, #16
 800723e:	fa13 f38a 	uxtah	r3, r3, sl
 8007242:	fb06 e202 	mla	r2, r6, r2, lr
 8007246:	9300      	str	r3, [sp, #0]
 8007248:	9b00      	ldr	r3, [sp, #0]
 800724a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800724e:	b292      	uxth	r2, r2
 8007250:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007254:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007258:	f8bd 3000 	ldrh.w	r3, [sp]
 800725c:	4581      	cmp	r9, r0
 800725e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007262:	f84c 3b04 	str.w	r3, [ip], #4
 8007266:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800726a:	d2db      	bcs.n	8007224 <quorem+0x44>
 800726c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007270:	b92b      	cbnz	r3, 800727e <quorem+0x9e>
 8007272:	9b01      	ldr	r3, [sp, #4]
 8007274:	3b04      	subs	r3, #4
 8007276:	429d      	cmp	r5, r3
 8007278:	461a      	mov	r2, r3
 800727a:	d32e      	bcc.n	80072da <quorem+0xfa>
 800727c:	613c      	str	r4, [r7, #16]
 800727e:	4638      	mov	r0, r7
 8007280:	f001 fd88 	bl	8008d94 <__mcmp>
 8007284:	2800      	cmp	r0, #0
 8007286:	db24      	blt.n	80072d2 <quorem+0xf2>
 8007288:	3601      	adds	r6, #1
 800728a:	4628      	mov	r0, r5
 800728c:	f04f 0c00 	mov.w	ip, #0
 8007290:	f858 2b04 	ldr.w	r2, [r8], #4
 8007294:	f8d0 e000 	ldr.w	lr, [r0]
 8007298:	b293      	uxth	r3, r2
 800729a:	ebac 0303 	sub.w	r3, ip, r3
 800729e:	0c12      	lsrs	r2, r2, #16
 80072a0:	fa13 f38e 	uxtah	r3, r3, lr
 80072a4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80072a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80072b2:	45c1      	cmp	r9, r8
 80072b4:	f840 3b04 	str.w	r3, [r0], #4
 80072b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80072bc:	d2e8      	bcs.n	8007290 <quorem+0xb0>
 80072be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80072c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80072c6:	b922      	cbnz	r2, 80072d2 <quorem+0xf2>
 80072c8:	3b04      	subs	r3, #4
 80072ca:	429d      	cmp	r5, r3
 80072cc:	461a      	mov	r2, r3
 80072ce:	d30a      	bcc.n	80072e6 <quorem+0x106>
 80072d0:	613c      	str	r4, [r7, #16]
 80072d2:	4630      	mov	r0, r6
 80072d4:	b003      	add	sp, #12
 80072d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072da:	6812      	ldr	r2, [r2, #0]
 80072dc:	3b04      	subs	r3, #4
 80072de:	2a00      	cmp	r2, #0
 80072e0:	d1cc      	bne.n	800727c <quorem+0x9c>
 80072e2:	3c01      	subs	r4, #1
 80072e4:	e7c7      	b.n	8007276 <quorem+0x96>
 80072e6:	6812      	ldr	r2, [r2, #0]
 80072e8:	3b04      	subs	r3, #4
 80072ea:	2a00      	cmp	r2, #0
 80072ec:	d1f0      	bne.n	80072d0 <quorem+0xf0>
 80072ee:	3c01      	subs	r4, #1
 80072f0:	e7eb      	b.n	80072ca <quorem+0xea>
 80072f2:	2000      	movs	r0, #0
 80072f4:	e7ee      	b.n	80072d4 <quorem+0xf4>
	...

080072f8 <_dtoa_r>:
 80072f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072fc:	ed2d 8b04 	vpush	{d8-d9}
 8007300:	ec57 6b10 	vmov	r6, r7, d0
 8007304:	b093      	sub	sp, #76	; 0x4c
 8007306:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007308:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800730c:	9106      	str	r1, [sp, #24]
 800730e:	ee10 aa10 	vmov	sl, s0
 8007312:	4604      	mov	r4, r0
 8007314:	9209      	str	r2, [sp, #36]	; 0x24
 8007316:	930c      	str	r3, [sp, #48]	; 0x30
 8007318:	46bb      	mov	fp, r7
 800731a:	b975      	cbnz	r5, 800733a <_dtoa_r+0x42>
 800731c:	2010      	movs	r0, #16
 800731e:	f001 fa45 	bl	80087ac <malloc>
 8007322:	4602      	mov	r2, r0
 8007324:	6260      	str	r0, [r4, #36]	; 0x24
 8007326:	b920      	cbnz	r0, 8007332 <_dtoa_r+0x3a>
 8007328:	4ba7      	ldr	r3, [pc, #668]	; (80075c8 <_dtoa_r+0x2d0>)
 800732a:	21ea      	movs	r1, #234	; 0xea
 800732c:	48a7      	ldr	r0, [pc, #668]	; (80075cc <_dtoa_r+0x2d4>)
 800732e:	f002 fc23 	bl	8009b78 <__assert_func>
 8007332:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007336:	6005      	str	r5, [r0, #0]
 8007338:	60c5      	str	r5, [r0, #12]
 800733a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800733c:	6819      	ldr	r1, [r3, #0]
 800733e:	b151      	cbz	r1, 8007356 <_dtoa_r+0x5e>
 8007340:	685a      	ldr	r2, [r3, #4]
 8007342:	604a      	str	r2, [r1, #4]
 8007344:	2301      	movs	r3, #1
 8007346:	4093      	lsls	r3, r2
 8007348:	608b      	str	r3, [r1, #8]
 800734a:	4620      	mov	r0, r4
 800734c:	f001 fa96 	bl	800887c <_Bfree>
 8007350:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007352:	2200      	movs	r2, #0
 8007354:	601a      	str	r2, [r3, #0]
 8007356:	1e3b      	subs	r3, r7, #0
 8007358:	bfaa      	itet	ge
 800735a:	2300      	movge	r3, #0
 800735c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007360:	f8c8 3000 	strge.w	r3, [r8]
 8007364:	4b9a      	ldr	r3, [pc, #616]	; (80075d0 <_dtoa_r+0x2d8>)
 8007366:	bfbc      	itt	lt
 8007368:	2201      	movlt	r2, #1
 800736a:	f8c8 2000 	strlt.w	r2, [r8]
 800736e:	ea33 030b 	bics.w	r3, r3, fp
 8007372:	d11b      	bne.n	80073ac <_dtoa_r+0xb4>
 8007374:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007376:	f242 730f 	movw	r3, #9999	; 0x270f
 800737a:	6013      	str	r3, [r2, #0]
 800737c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007380:	4333      	orrs	r3, r6
 8007382:	f000 8592 	beq.w	8007eaa <_dtoa_r+0xbb2>
 8007386:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007388:	b963      	cbnz	r3, 80073a4 <_dtoa_r+0xac>
 800738a:	4b92      	ldr	r3, [pc, #584]	; (80075d4 <_dtoa_r+0x2dc>)
 800738c:	e022      	b.n	80073d4 <_dtoa_r+0xdc>
 800738e:	4b92      	ldr	r3, [pc, #584]	; (80075d8 <_dtoa_r+0x2e0>)
 8007390:	9301      	str	r3, [sp, #4]
 8007392:	3308      	adds	r3, #8
 8007394:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007396:	6013      	str	r3, [r2, #0]
 8007398:	9801      	ldr	r0, [sp, #4]
 800739a:	b013      	add	sp, #76	; 0x4c
 800739c:	ecbd 8b04 	vpop	{d8-d9}
 80073a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a4:	4b8b      	ldr	r3, [pc, #556]	; (80075d4 <_dtoa_r+0x2dc>)
 80073a6:	9301      	str	r3, [sp, #4]
 80073a8:	3303      	adds	r3, #3
 80073aa:	e7f3      	b.n	8007394 <_dtoa_r+0x9c>
 80073ac:	2200      	movs	r2, #0
 80073ae:	2300      	movs	r3, #0
 80073b0:	4650      	mov	r0, sl
 80073b2:	4659      	mov	r1, fp
 80073b4:	f7f9 fb98 	bl	8000ae8 <__aeabi_dcmpeq>
 80073b8:	ec4b ab19 	vmov	d9, sl, fp
 80073bc:	4680      	mov	r8, r0
 80073be:	b158      	cbz	r0, 80073d8 <_dtoa_r+0xe0>
 80073c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80073c2:	2301      	movs	r3, #1
 80073c4:	6013      	str	r3, [r2, #0]
 80073c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	f000 856b 	beq.w	8007ea4 <_dtoa_r+0xbac>
 80073ce:	4883      	ldr	r0, [pc, #524]	; (80075dc <_dtoa_r+0x2e4>)
 80073d0:	6018      	str	r0, [r3, #0]
 80073d2:	1e43      	subs	r3, r0, #1
 80073d4:	9301      	str	r3, [sp, #4]
 80073d6:	e7df      	b.n	8007398 <_dtoa_r+0xa0>
 80073d8:	ec4b ab10 	vmov	d0, sl, fp
 80073dc:	aa10      	add	r2, sp, #64	; 0x40
 80073de:	a911      	add	r1, sp, #68	; 0x44
 80073e0:	4620      	mov	r0, r4
 80073e2:	f001 fdf9 	bl	8008fd8 <__d2b>
 80073e6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80073ea:	ee08 0a10 	vmov	s16, r0
 80073ee:	2d00      	cmp	r5, #0
 80073f0:	f000 8084 	beq.w	80074fc <_dtoa_r+0x204>
 80073f4:	ee19 3a90 	vmov	r3, s19
 80073f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073fc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007400:	4656      	mov	r6, sl
 8007402:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007406:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800740a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800740e:	4b74      	ldr	r3, [pc, #464]	; (80075e0 <_dtoa_r+0x2e8>)
 8007410:	2200      	movs	r2, #0
 8007412:	4630      	mov	r0, r6
 8007414:	4639      	mov	r1, r7
 8007416:	f7f8 ff47 	bl	80002a8 <__aeabi_dsub>
 800741a:	a365      	add	r3, pc, #404	; (adr r3, 80075b0 <_dtoa_r+0x2b8>)
 800741c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007420:	f7f9 f8fa 	bl	8000618 <__aeabi_dmul>
 8007424:	a364      	add	r3, pc, #400	; (adr r3, 80075b8 <_dtoa_r+0x2c0>)
 8007426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742a:	f7f8 ff3f 	bl	80002ac <__adddf3>
 800742e:	4606      	mov	r6, r0
 8007430:	4628      	mov	r0, r5
 8007432:	460f      	mov	r7, r1
 8007434:	f7f9 f886 	bl	8000544 <__aeabi_i2d>
 8007438:	a361      	add	r3, pc, #388	; (adr r3, 80075c0 <_dtoa_r+0x2c8>)
 800743a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800743e:	f7f9 f8eb 	bl	8000618 <__aeabi_dmul>
 8007442:	4602      	mov	r2, r0
 8007444:	460b      	mov	r3, r1
 8007446:	4630      	mov	r0, r6
 8007448:	4639      	mov	r1, r7
 800744a:	f7f8 ff2f 	bl	80002ac <__adddf3>
 800744e:	4606      	mov	r6, r0
 8007450:	460f      	mov	r7, r1
 8007452:	f7f9 fb91 	bl	8000b78 <__aeabi_d2iz>
 8007456:	2200      	movs	r2, #0
 8007458:	9000      	str	r0, [sp, #0]
 800745a:	2300      	movs	r3, #0
 800745c:	4630      	mov	r0, r6
 800745e:	4639      	mov	r1, r7
 8007460:	f7f9 fb4c 	bl	8000afc <__aeabi_dcmplt>
 8007464:	b150      	cbz	r0, 800747c <_dtoa_r+0x184>
 8007466:	9800      	ldr	r0, [sp, #0]
 8007468:	f7f9 f86c 	bl	8000544 <__aeabi_i2d>
 800746c:	4632      	mov	r2, r6
 800746e:	463b      	mov	r3, r7
 8007470:	f7f9 fb3a 	bl	8000ae8 <__aeabi_dcmpeq>
 8007474:	b910      	cbnz	r0, 800747c <_dtoa_r+0x184>
 8007476:	9b00      	ldr	r3, [sp, #0]
 8007478:	3b01      	subs	r3, #1
 800747a:	9300      	str	r3, [sp, #0]
 800747c:	9b00      	ldr	r3, [sp, #0]
 800747e:	2b16      	cmp	r3, #22
 8007480:	d85a      	bhi.n	8007538 <_dtoa_r+0x240>
 8007482:	9a00      	ldr	r2, [sp, #0]
 8007484:	4b57      	ldr	r3, [pc, #348]	; (80075e4 <_dtoa_r+0x2ec>)
 8007486:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800748a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748e:	ec51 0b19 	vmov	r0, r1, d9
 8007492:	f7f9 fb33 	bl	8000afc <__aeabi_dcmplt>
 8007496:	2800      	cmp	r0, #0
 8007498:	d050      	beq.n	800753c <_dtoa_r+0x244>
 800749a:	9b00      	ldr	r3, [sp, #0]
 800749c:	3b01      	subs	r3, #1
 800749e:	9300      	str	r3, [sp, #0]
 80074a0:	2300      	movs	r3, #0
 80074a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80074a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80074a6:	1b5d      	subs	r5, r3, r5
 80074a8:	1e6b      	subs	r3, r5, #1
 80074aa:	9305      	str	r3, [sp, #20]
 80074ac:	bf45      	ittet	mi
 80074ae:	f1c5 0301 	rsbmi	r3, r5, #1
 80074b2:	9304      	strmi	r3, [sp, #16]
 80074b4:	2300      	movpl	r3, #0
 80074b6:	2300      	movmi	r3, #0
 80074b8:	bf4c      	ite	mi
 80074ba:	9305      	strmi	r3, [sp, #20]
 80074bc:	9304      	strpl	r3, [sp, #16]
 80074be:	9b00      	ldr	r3, [sp, #0]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	db3d      	blt.n	8007540 <_dtoa_r+0x248>
 80074c4:	9b05      	ldr	r3, [sp, #20]
 80074c6:	9a00      	ldr	r2, [sp, #0]
 80074c8:	920a      	str	r2, [sp, #40]	; 0x28
 80074ca:	4413      	add	r3, r2
 80074cc:	9305      	str	r3, [sp, #20]
 80074ce:	2300      	movs	r3, #0
 80074d0:	9307      	str	r3, [sp, #28]
 80074d2:	9b06      	ldr	r3, [sp, #24]
 80074d4:	2b09      	cmp	r3, #9
 80074d6:	f200 8089 	bhi.w	80075ec <_dtoa_r+0x2f4>
 80074da:	2b05      	cmp	r3, #5
 80074dc:	bfc4      	itt	gt
 80074de:	3b04      	subgt	r3, #4
 80074e0:	9306      	strgt	r3, [sp, #24]
 80074e2:	9b06      	ldr	r3, [sp, #24]
 80074e4:	f1a3 0302 	sub.w	r3, r3, #2
 80074e8:	bfcc      	ite	gt
 80074ea:	2500      	movgt	r5, #0
 80074ec:	2501      	movle	r5, #1
 80074ee:	2b03      	cmp	r3, #3
 80074f0:	f200 8087 	bhi.w	8007602 <_dtoa_r+0x30a>
 80074f4:	e8df f003 	tbb	[pc, r3]
 80074f8:	59383a2d 	.word	0x59383a2d
 80074fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007500:	441d      	add	r5, r3
 8007502:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007506:	2b20      	cmp	r3, #32
 8007508:	bfc1      	itttt	gt
 800750a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800750e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007512:	fa0b f303 	lslgt.w	r3, fp, r3
 8007516:	fa26 f000 	lsrgt.w	r0, r6, r0
 800751a:	bfda      	itte	le
 800751c:	f1c3 0320 	rsble	r3, r3, #32
 8007520:	fa06 f003 	lslle.w	r0, r6, r3
 8007524:	4318      	orrgt	r0, r3
 8007526:	f7f8 fffd 	bl	8000524 <__aeabi_ui2d>
 800752a:	2301      	movs	r3, #1
 800752c:	4606      	mov	r6, r0
 800752e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007532:	3d01      	subs	r5, #1
 8007534:	930e      	str	r3, [sp, #56]	; 0x38
 8007536:	e76a      	b.n	800740e <_dtoa_r+0x116>
 8007538:	2301      	movs	r3, #1
 800753a:	e7b2      	b.n	80074a2 <_dtoa_r+0x1aa>
 800753c:	900b      	str	r0, [sp, #44]	; 0x2c
 800753e:	e7b1      	b.n	80074a4 <_dtoa_r+0x1ac>
 8007540:	9b04      	ldr	r3, [sp, #16]
 8007542:	9a00      	ldr	r2, [sp, #0]
 8007544:	1a9b      	subs	r3, r3, r2
 8007546:	9304      	str	r3, [sp, #16]
 8007548:	4253      	negs	r3, r2
 800754a:	9307      	str	r3, [sp, #28]
 800754c:	2300      	movs	r3, #0
 800754e:	930a      	str	r3, [sp, #40]	; 0x28
 8007550:	e7bf      	b.n	80074d2 <_dtoa_r+0x1da>
 8007552:	2300      	movs	r3, #0
 8007554:	9308      	str	r3, [sp, #32]
 8007556:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007558:	2b00      	cmp	r3, #0
 800755a:	dc55      	bgt.n	8007608 <_dtoa_r+0x310>
 800755c:	2301      	movs	r3, #1
 800755e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007562:	461a      	mov	r2, r3
 8007564:	9209      	str	r2, [sp, #36]	; 0x24
 8007566:	e00c      	b.n	8007582 <_dtoa_r+0x28a>
 8007568:	2301      	movs	r3, #1
 800756a:	e7f3      	b.n	8007554 <_dtoa_r+0x25c>
 800756c:	2300      	movs	r3, #0
 800756e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007570:	9308      	str	r3, [sp, #32]
 8007572:	9b00      	ldr	r3, [sp, #0]
 8007574:	4413      	add	r3, r2
 8007576:	9302      	str	r3, [sp, #8]
 8007578:	3301      	adds	r3, #1
 800757a:	2b01      	cmp	r3, #1
 800757c:	9303      	str	r3, [sp, #12]
 800757e:	bfb8      	it	lt
 8007580:	2301      	movlt	r3, #1
 8007582:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007584:	2200      	movs	r2, #0
 8007586:	6042      	str	r2, [r0, #4]
 8007588:	2204      	movs	r2, #4
 800758a:	f102 0614 	add.w	r6, r2, #20
 800758e:	429e      	cmp	r6, r3
 8007590:	6841      	ldr	r1, [r0, #4]
 8007592:	d93d      	bls.n	8007610 <_dtoa_r+0x318>
 8007594:	4620      	mov	r0, r4
 8007596:	f001 f931 	bl	80087fc <_Balloc>
 800759a:	9001      	str	r0, [sp, #4]
 800759c:	2800      	cmp	r0, #0
 800759e:	d13b      	bne.n	8007618 <_dtoa_r+0x320>
 80075a0:	4b11      	ldr	r3, [pc, #68]	; (80075e8 <_dtoa_r+0x2f0>)
 80075a2:	4602      	mov	r2, r0
 80075a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80075a8:	e6c0      	b.n	800732c <_dtoa_r+0x34>
 80075aa:	2301      	movs	r3, #1
 80075ac:	e7df      	b.n	800756e <_dtoa_r+0x276>
 80075ae:	bf00      	nop
 80075b0:	636f4361 	.word	0x636f4361
 80075b4:	3fd287a7 	.word	0x3fd287a7
 80075b8:	8b60c8b3 	.word	0x8b60c8b3
 80075bc:	3fc68a28 	.word	0x3fc68a28
 80075c0:	509f79fb 	.word	0x509f79fb
 80075c4:	3fd34413 	.word	0x3fd34413
 80075c8:	0800a256 	.word	0x0800a256
 80075cc:	0800a26d 	.word	0x0800a26d
 80075d0:	7ff00000 	.word	0x7ff00000
 80075d4:	0800a252 	.word	0x0800a252
 80075d8:	0800a249 	.word	0x0800a249
 80075dc:	0800a0c9 	.word	0x0800a0c9
 80075e0:	3ff80000 	.word	0x3ff80000
 80075e4:	0800a440 	.word	0x0800a440
 80075e8:	0800a2c8 	.word	0x0800a2c8
 80075ec:	2501      	movs	r5, #1
 80075ee:	2300      	movs	r3, #0
 80075f0:	9306      	str	r3, [sp, #24]
 80075f2:	9508      	str	r5, [sp, #32]
 80075f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80075f8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80075fc:	2200      	movs	r2, #0
 80075fe:	2312      	movs	r3, #18
 8007600:	e7b0      	b.n	8007564 <_dtoa_r+0x26c>
 8007602:	2301      	movs	r3, #1
 8007604:	9308      	str	r3, [sp, #32]
 8007606:	e7f5      	b.n	80075f4 <_dtoa_r+0x2fc>
 8007608:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800760a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800760e:	e7b8      	b.n	8007582 <_dtoa_r+0x28a>
 8007610:	3101      	adds	r1, #1
 8007612:	6041      	str	r1, [r0, #4]
 8007614:	0052      	lsls	r2, r2, #1
 8007616:	e7b8      	b.n	800758a <_dtoa_r+0x292>
 8007618:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800761a:	9a01      	ldr	r2, [sp, #4]
 800761c:	601a      	str	r2, [r3, #0]
 800761e:	9b03      	ldr	r3, [sp, #12]
 8007620:	2b0e      	cmp	r3, #14
 8007622:	f200 809d 	bhi.w	8007760 <_dtoa_r+0x468>
 8007626:	2d00      	cmp	r5, #0
 8007628:	f000 809a 	beq.w	8007760 <_dtoa_r+0x468>
 800762c:	9b00      	ldr	r3, [sp, #0]
 800762e:	2b00      	cmp	r3, #0
 8007630:	dd32      	ble.n	8007698 <_dtoa_r+0x3a0>
 8007632:	4ab7      	ldr	r2, [pc, #732]	; (8007910 <_dtoa_r+0x618>)
 8007634:	f003 030f 	and.w	r3, r3, #15
 8007638:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800763c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007640:	9b00      	ldr	r3, [sp, #0]
 8007642:	05d8      	lsls	r0, r3, #23
 8007644:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007648:	d516      	bpl.n	8007678 <_dtoa_r+0x380>
 800764a:	4bb2      	ldr	r3, [pc, #712]	; (8007914 <_dtoa_r+0x61c>)
 800764c:	ec51 0b19 	vmov	r0, r1, d9
 8007650:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007654:	f7f9 f90a 	bl	800086c <__aeabi_ddiv>
 8007658:	f007 070f 	and.w	r7, r7, #15
 800765c:	4682      	mov	sl, r0
 800765e:	468b      	mov	fp, r1
 8007660:	2503      	movs	r5, #3
 8007662:	4eac      	ldr	r6, [pc, #688]	; (8007914 <_dtoa_r+0x61c>)
 8007664:	b957      	cbnz	r7, 800767c <_dtoa_r+0x384>
 8007666:	4642      	mov	r2, r8
 8007668:	464b      	mov	r3, r9
 800766a:	4650      	mov	r0, sl
 800766c:	4659      	mov	r1, fp
 800766e:	f7f9 f8fd 	bl	800086c <__aeabi_ddiv>
 8007672:	4682      	mov	sl, r0
 8007674:	468b      	mov	fp, r1
 8007676:	e028      	b.n	80076ca <_dtoa_r+0x3d2>
 8007678:	2502      	movs	r5, #2
 800767a:	e7f2      	b.n	8007662 <_dtoa_r+0x36a>
 800767c:	07f9      	lsls	r1, r7, #31
 800767e:	d508      	bpl.n	8007692 <_dtoa_r+0x39a>
 8007680:	4640      	mov	r0, r8
 8007682:	4649      	mov	r1, r9
 8007684:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007688:	f7f8 ffc6 	bl	8000618 <__aeabi_dmul>
 800768c:	3501      	adds	r5, #1
 800768e:	4680      	mov	r8, r0
 8007690:	4689      	mov	r9, r1
 8007692:	107f      	asrs	r7, r7, #1
 8007694:	3608      	adds	r6, #8
 8007696:	e7e5      	b.n	8007664 <_dtoa_r+0x36c>
 8007698:	f000 809b 	beq.w	80077d2 <_dtoa_r+0x4da>
 800769c:	9b00      	ldr	r3, [sp, #0]
 800769e:	4f9d      	ldr	r7, [pc, #628]	; (8007914 <_dtoa_r+0x61c>)
 80076a0:	425e      	negs	r6, r3
 80076a2:	4b9b      	ldr	r3, [pc, #620]	; (8007910 <_dtoa_r+0x618>)
 80076a4:	f006 020f 	and.w	r2, r6, #15
 80076a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b0:	ec51 0b19 	vmov	r0, r1, d9
 80076b4:	f7f8 ffb0 	bl	8000618 <__aeabi_dmul>
 80076b8:	1136      	asrs	r6, r6, #4
 80076ba:	4682      	mov	sl, r0
 80076bc:	468b      	mov	fp, r1
 80076be:	2300      	movs	r3, #0
 80076c0:	2502      	movs	r5, #2
 80076c2:	2e00      	cmp	r6, #0
 80076c4:	d17a      	bne.n	80077bc <_dtoa_r+0x4c4>
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d1d3      	bne.n	8007672 <_dtoa_r+0x37a>
 80076ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	f000 8082 	beq.w	80077d6 <_dtoa_r+0x4de>
 80076d2:	4b91      	ldr	r3, [pc, #580]	; (8007918 <_dtoa_r+0x620>)
 80076d4:	2200      	movs	r2, #0
 80076d6:	4650      	mov	r0, sl
 80076d8:	4659      	mov	r1, fp
 80076da:	f7f9 fa0f 	bl	8000afc <__aeabi_dcmplt>
 80076de:	2800      	cmp	r0, #0
 80076e0:	d079      	beq.n	80077d6 <_dtoa_r+0x4de>
 80076e2:	9b03      	ldr	r3, [sp, #12]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d076      	beq.n	80077d6 <_dtoa_r+0x4de>
 80076e8:	9b02      	ldr	r3, [sp, #8]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	dd36      	ble.n	800775c <_dtoa_r+0x464>
 80076ee:	9b00      	ldr	r3, [sp, #0]
 80076f0:	4650      	mov	r0, sl
 80076f2:	4659      	mov	r1, fp
 80076f4:	1e5f      	subs	r7, r3, #1
 80076f6:	2200      	movs	r2, #0
 80076f8:	4b88      	ldr	r3, [pc, #544]	; (800791c <_dtoa_r+0x624>)
 80076fa:	f7f8 ff8d 	bl	8000618 <__aeabi_dmul>
 80076fe:	9e02      	ldr	r6, [sp, #8]
 8007700:	4682      	mov	sl, r0
 8007702:	468b      	mov	fp, r1
 8007704:	3501      	adds	r5, #1
 8007706:	4628      	mov	r0, r5
 8007708:	f7f8 ff1c 	bl	8000544 <__aeabi_i2d>
 800770c:	4652      	mov	r2, sl
 800770e:	465b      	mov	r3, fp
 8007710:	f7f8 ff82 	bl	8000618 <__aeabi_dmul>
 8007714:	4b82      	ldr	r3, [pc, #520]	; (8007920 <_dtoa_r+0x628>)
 8007716:	2200      	movs	r2, #0
 8007718:	f7f8 fdc8 	bl	80002ac <__adddf3>
 800771c:	46d0      	mov	r8, sl
 800771e:	46d9      	mov	r9, fp
 8007720:	4682      	mov	sl, r0
 8007722:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007726:	2e00      	cmp	r6, #0
 8007728:	d158      	bne.n	80077dc <_dtoa_r+0x4e4>
 800772a:	4b7e      	ldr	r3, [pc, #504]	; (8007924 <_dtoa_r+0x62c>)
 800772c:	2200      	movs	r2, #0
 800772e:	4640      	mov	r0, r8
 8007730:	4649      	mov	r1, r9
 8007732:	f7f8 fdb9 	bl	80002a8 <__aeabi_dsub>
 8007736:	4652      	mov	r2, sl
 8007738:	465b      	mov	r3, fp
 800773a:	4680      	mov	r8, r0
 800773c:	4689      	mov	r9, r1
 800773e:	f7f9 f9fb 	bl	8000b38 <__aeabi_dcmpgt>
 8007742:	2800      	cmp	r0, #0
 8007744:	f040 8295 	bne.w	8007c72 <_dtoa_r+0x97a>
 8007748:	4652      	mov	r2, sl
 800774a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800774e:	4640      	mov	r0, r8
 8007750:	4649      	mov	r1, r9
 8007752:	f7f9 f9d3 	bl	8000afc <__aeabi_dcmplt>
 8007756:	2800      	cmp	r0, #0
 8007758:	f040 8289 	bne.w	8007c6e <_dtoa_r+0x976>
 800775c:	ec5b ab19 	vmov	sl, fp, d9
 8007760:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007762:	2b00      	cmp	r3, #0
 8007764:	f2c0 8148 	blt.w	80079f8 <_dtoa_r+0x700>
 8007768:	9a00      	ldr	r2, [sp, #0]
 800776a:	2a0e      	cmp	r2, #14
 800776c:	f300 8144 	bgt.w	80079f8 <_dtoa_r+0x700>
 8007770:	4b67      	ldr	r3, [pc, #412]	; (8007910 <_dtoa_r+0x618>)
 8007772:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007776:	e9d3 8900 	ldrd	r8, r9, [r3]
 800777a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800777c:	2b00      	cmp	r3, #0
 800777e:	f280 80d5 	bge.w	800792c <_dtoa_r+0x634>
 8007782:	9b03      	ldr	r3, [sp, #12]
 8007784:	2b00      	cmp	r3, #0
 8007786:	f300 80d1 	bgt.w	800792c <_dtoa_r+0x634>
 800778a:	f040 826f 	bne.w	8007c6c <_dtoa_r+0x974>
 800778e:	4b65      	ldr	r3, [pc, #404]	; (8007924 <_dtoa_r+0x62c>)
 8007790:	2200      	movs	r2, #0
 8007792:	4640      	mov	r0, r8
 8007794:	4649      	mov	r1, r9
 8007796:	f7f8 ff3f 	bl	8000618 <__aeabi_dmul>
 800779a:	4652      	mov	r2, sl
 800779c:	465b      	mov	r3, fp
 800779e:	f7f9 f9c1 	bl	8000b24 <__aeabi_dcmpge>
 80077a2:	9e03      	ldr	r6, [sp, #12]
 80077a4:	4637      	mov	r7, r6
 80077a6:	2800      	cmp	r0, #0
 80077a8:	f040 8245 	bne.w	8007c36 <_dtoa_r+0x93e>
 80077ac:	9d01      	ldr	r5, [sp, #4]
 80077ae:	2331      	movs	r3, #49	; 0x31
 80077b0:	f805 3b01 	strb.w	r3, [r5], #1
 80077b4:	9b00      	ldr	r3, [sp, #0]
 80077b6:	3301      	adds	r3, #1
 80077b8:	9300      	str	r3, [sp, #0]
 80077ba:	e240      	b.n	8007c3e <_dtoa_r+0x946>
 80077bc:	07f2      	lsls	r2, r6, #31
 80077be:	d505      	bpl.n	80077cc <_dtoa_r+0x4d4>
 80077c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077c4:	f7f8 ff28 	bl	8000618 <__aeabi_dmul>
 80077c8:	3501      	adds	r5, #1
 80077ca:	2301      	movs	r3, #1
 80077cc:	1076      	asrs	r6, r6, #1
 80077ce:	3708      	adds	r7, #8
 80077d0:	e777      	b.n	80076c2 <_dtoa_r+0x3ca>
 80077d2:	2502      	movs	r5, #2
 80077d4:	e779      	b.n	80076ca <_dtoa_r+0x3d2>
 80077d6:	9f00      	ldr	r7, [sp, #0]
 80077d8:	9e03      	ldr	r6, [sp, #12]
 80077da:	e794      	b.n	8007706 <_dtoa_r+0x40e>
 80077dc:	9901      	ldr	r1, [sp, #4]
 80077de:	4b4c      	ldr	r3, [pc, #304]	; (8007910 <_dtoa_r+0x618>)
 80077e0:	4431      	add	r1, r6
 80077e2:	910d      	str	r1, [sp, #52]	; 0x34
 80077e4:	9908      	ldr	r1, [sp, #32]
 80077e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80077ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80077ee:	2900      	cmp	r1, #0
 80077f0:	d043      	beq.n	800787a <_dtoa_r+0x582>
 80077f2:	494d      	ldr	r1, [pc, #308]	; (8007928 <_dtoa_r+0x630>)
 80077f4:	2000      	movs	r0, #0
 80077f6:	f7f9 f839 	bl	800086c <__aeabi_ddiv>
 80077fa:	4652      	mov	r2, sl
 80077fc:	465b      	mov	r3, fp
 80077fe:	f7f8 fd53 	bl	80002a8 <__aeabi_dsub>
 8007802:	9d01      	ldr	r5, [sp, #4]
 8007804:	4682      	mov	sl, r0
 8007806:	468b      	mov	fp, r1
 8007808:	4649      	mov	r1, r9
 800780a:	4640      	mov	r0, r8
 800780c:	f7f9 f9b4 	bl	8000b78 <__aeabi_d2iz>
 8007810:	4606      	mov	r6, r0
 8007812:	f7f8 fe97 	bl	8000544 <__aeabi_i2d>
 8007816:	4602      	mov	r2, r0
 8007818:	460b      	mov	r3, r1
 800781a:	4640      	mov	r0, r8
 800781c:	4649      	mov	r1, r9
 800781e:	f7f8 fd43 	bl	80002a8 <__aeabi_dsub>
 8007822:	3630      	adds	r6, #48	; 0x30
 8007824:	f805 6b01 	strb.w	r6, [r5], #1
 8007828:	4652      	mov	r2, sl
 800782a:	465b      	mov	r3, fp
 800782c:	4680      	mov	r8, r0
 800782e:	4689      	mov	r9, r1
 8007830:	f7f9 f964 	bl	8000afc <__aeabi_dcmplt>
 8007834:	2800      	cmp	r0, #0
 8007836:	d163      	bne.n	8007900 <_dtoa_r+0x608>
 8007838:	4642      	mov	r2, r8
 800783a:	464b      	mov	r3, r9
 800783c:	4936      	ldr	r1, [pc, #216]	; (8007918 <_dtoa_r+0x620>)
 800783e:	2000      	movs	r0, #0
 8007840:	f7f8 fd32 	bl	80002a8 <__aeabi_dsub>
 8007844:	4652      	mov	r2, sl
 8007846:	465b      	mov	r3, fp
 8007848:	f7f9 f958 	bl	8000afc <__aeabi_dcmplt>
 800784c:	2800      	cmp	r0, #0
 800784e:	f040 80b5 	bne.w	80079bc <_dtoa_r+0x6c4>
 8007852:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007854:	429d      	cmp	r5, r3
 8007856:	d081      	beq.n	800775c <_dtoa_r+0x464>
 8007858:	4b30      	ldr	r3, [pc, #192]	; (800791c <_dtoa_r+0x624>)
 800785a:	2200      	movs	r2, #0
 800785c:	4650      	mov	r0, sl
 800785e:	4659      	mov	r1, fp
 8007860:	f7f8 feda 	bl	8000618 <__aeabi_dmul>
 8007864:	4b2d      	ldr	r3, [pc, #180]	; (800791c <_dtoa_r+0x624>)
 8007866:	4682      	mov	sl, r0
 8007868:	468b      	mov	fp, r1
 800786a:	4640      	mov	r0, r8
 800786c:	4649      	mov	r1, r9
 800786e:	2200      	movs	r2, #0
 8007870:	f7f8 fed2 	bl	8000618 <__aeabi_dmul>
 8007874:	4680      	mov	r8, r0
 8007876:	4689      	mov	r9, r1
 8007878:	e7c6      	b.n	8007808 <_dtoa_r+0x510>
 800787a:	4650      	mov	r0, sl
 800787c:	4659      	mov	r1, fp
 800787e:	f7f8 fecb 	bl	8000618 <__aeabi_dmul>
 8007882:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007884:	9d01      	ldr	r5, [sp, #4]
 8007886:	930f      	str	r3, [sp, #60]	; 0x3c
 8007888:	4682      	mov	sl, r0
 800788a:	468b      	mov	fp, r1
 800788c:	4649      	mov	r1, r9
 800788e:	4640      	mov	r0, r8
 8007890:	f7f9 f972 	bl	8000b78 <__aeabi_d2iz>
 8007894:	4606      	mov	r6, r0
 8007896:	f7f8 fe55 	bl	8000544 <__aeabi_i2d>
 800789a:	3630      	adds	r6, #48	; 0x30
 800789c:	4602      	mov	r2, r0
 800789e:	460b      	mov	r3, r1
 80078a0:	4640      	mov	r0, r8
 80078a2:	4649      	mov	r1, r9
 80078a4:	f7f8 fd00 	bl	80002a8 <__aeabi_dsub>
 80078a8:	f805 6b01 	strb.w	r6, [r5], #1
 80078ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078ae:	429d      	cmp	r5, r3
 80078b0:	4680      	mov	r8, r0
 80078b2:	4689      	mov	r9, r1
 80078b4:	f04f 0200 	mov.w	r2, #0
 80078b8:	d124      	bne.n	8007904 <_dtoa_r+0x60c>
 80078ba:	4b1b      	ldr	r3, [pc, #108]	; (8007928 <_dtoa_r+0x630>)
 80078bc:	4650      	mov	r0, sl
 80078be:	4659      	mov	r1, fp
 80078c0:	f7f8 fcf4 	bl	80002ac <__adddf3>
 80078c4:	4602      	mov	r2, r0
 80078c6:	460b      	mov	r3, r1
 80078c8:	4640      	mov	r0, r8
 80078ca:	4649      	mov	r1, r9
 80078cc:	f7f9 f934 	bl	8000b38 <__aeabi_dcmpgt>
 80078d0:	2800      	cmp	r0, #0
 80078d2:	d173      	bne.n	80079bc <_dtoa_r+0x6c4>
 80078d4:	4652      	mov	r2, sl
 80078d6:	465b      	mov	r3, fp
 80078d8:	4913      	ldr	r1, [pc, #76]	; (8007928 <_dtoa_r+0x630>)
 80078da:	2000      	movs	r0, #0
 80078dc:	f7f8 fce4 	bl	80002a8 <__aeabi_dsub>
 80078e0:	4602      	mov	r2, r0
 80078e2:	460b      	mov	r3, r1
 80078e4:	4640      	mov	r0, r8
 80078e6:	4649      	mov	r1, r9
 80078e8:	f7f9 f908 	bl	8000afc <__aeabi_dcmplt>
 80078ec:	2800      	cmp	r0, #0
 80078ee:	f43f af35 	beq.w	800775c <_dtoa_r+0x464>
 80078f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80078f4:	1e6b      	subs	r3, r5, #1
 80078f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80078f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80078fc:	2b30      	cmp	r3, #48	; 0x30
 80078fe:	d0f8      	beq.n	80078f2 <_dtoa_r+0x5fa>
 8007900:	9700      	str	r7, [sp, #0]
 8007902:	e049      	b.n	8007998 <_dtoa_r+0x6a0>
 8007904:	4b05      	ldr	r3, [pc, #20]	; (800791c <_dtoa_r+0x624>)
 8007906:	f7f8 fe87 	bl	8000618 <__aeabi_dmul>
 800790a:	4680      	mov	r8, r0
 800790c:	4689      	mov	r9, r1
 800790e:	e7bd      	b.n	800788c <_dtoa_r+0x594>
 8007910:	0800a440 	.word	0x0800a440
 8007914:	0800a418 	.word	0x0800a418
 8007918:	3ff00000 	.word	0x3ff00000
 800791c:	40240000 	.word	0x40240000
 8007920:	401c0000 	.word	0x401c0000
 8007924:	40140000 	.word	0x40140000
 8007928:	3fe00000 	.word	0x3fe00000
 800792c:	9d01      	ldr	r5, [sp, #4]
 800792e:	4656      	mov	r6, sl
 8007930:	465f      	mov	r7, fp
 8007932:	4642      	mov	r2, r8
 8007934:	464b      	mov	r3, r9
 8007936:	4630      	mov	r0, r6
 8007938:	4639      	mov	r1, r7
 800793a:	f7f8 ff97 	bl	800086c <__aeabi_ddiv>
 800793e:	f7f9 f91b 	bl	8000b78 <__aeabi_d2iz>
 8007942:	4682      	mov	sl, r0
 8007944:	f7f8 fdfe 	bl	8000544 <__aeabi_i2d>
 8007948:	4642      	mov	r2, r8
 800794a:	464b      	mov	r3, r9
 800794c:	f7f8 fe64 	bl	8000618 <__aeabi_dmul>
 8007950:	4602      	mov	r2, r0
 8007952:	460b      	mov	r3, r1
 8007954:	4630      	mov	r0, r6
 8007956:	4639      	mov	r1, r7
 8007958:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800795c:	f7f8 fca4 	bl	80002a8 <__aeabi_dsub>
 8007960:	f805 6b01 	strb.w	r6, [r5], #1
 8007964:	9e01      	ldr	r6, [sp, #4]
 8007966:	9f03      	ldr	r7, [sp, #12]
 8007968:	1bae      	subs	r6, r5, r6
 800796a:	42b7      	cmp	r7, r6
 800796c:	4602      	mov	r2, r0
 800796e:	460b      	mov	r3, r1
 8007970:	d135      	bne.n	80079de <_dtoa_r+0x6e6>
 8007972:	f7f8 fc9b 	bl	80002ac <__adddf3>
 8007976:	4642      	mov	r2, r8
 8007978:	464b      	mov	r3, r9
 800797a:	4606      	mov	r6, r0
 800797c:	460f      	mov	r7, r1
 800797e:	f7f9 f8db 	bl	8000b38 <__aeabi_dcmpgt>
 8007982:	b9d0      	cbnz	r0, 80079ba <_dtoa_r+0x6c2>
 8007984:	4642      	mov	r2, r8
 8007986:	464b      	mov	r3, r9
 8007988:	4630      	mov	r0, r6
 800798a:	4639      	mov	r1, r7
 800798c:	f7f9 f8ac 	bl	8000ae8 <__aeabi_dcmpeq>
 8007990:	b110      	cbz	r0, 8007998 <_dtoa_r+0x6a0>
 8007992:	f01a 0f01 	tst.w	sl, #1
 8007996:	d110      	bne.n	80079ba <_dtoa_r+0x6c2>
 8007998:	4620      	mov	r0, r4
 800799a:	ee18 1a10 	vmov	r1, s16
 800799e:	f000 ff6d 	bl	800887c <_Bfree>
 80079a2:	2300      	movs	r3, #0
 80079a4:	9800      	ldr	r0, [sp, #0]
 80079a6:	702b      	strb	r3, [r5, #0]
 80079a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079aa:	3001      	adds	r0, #1
 80079ac:	6018      	str	r0, [r3, #0]
 80079ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f43f acf1 	beq.w	8007398 <_dtoa_r+0xa0>
 80079b6:	601d      	str	r5, [r3, #0]
 80079b8:	e4ee      	b.n	8007398 <_dtoa_r+0xa0>
 80079ba:	9f00      	ldr	r7, [sp, #0]
 80079bc:	462b      	mov	r3, r5
 80079be:	461d      	mov	r5, r3
 80079c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80079c4:	2a39      	cmp	r2, #57	; 0x39
 80079c6:	d106      	bne.n	80079d6 <_dtoa_r+0x6de>
 80079c8:	9a01      	ldr	r2, [sp, #4]
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d1f7      	bne.n	80079be <_dtoa_r+0x6c6>
 80079ce:	9901      	ldr	r1, [sp, #4]
 80079d0:	2230      	movs	r2, #48	; 0x30
 80079d2:	3701      	adds	r7, #1
 80079d4:	700a      	strb	r2, [r1, #0]
 80079d6:	781a      	ldrb	r2, [r3, #0]
 80079d8:	3201      	adds	r2, #1
 80079da:	701a      	strb	r2, [r3, #0]
 80079dc:	e790      	b.n	8007900 <_dtoa_r+0x608>
 80079de:	4ba6      	ldr	r3, [pc, #664]	; (8007c78 <_dtoa_r+0x980>)
 80079e0:	2200      	movs	r2, #0
 80079e2:	f7f8 fe19 	bl	8000618 <__aeabi_dmul>
 80079e6:	2200      	movs	r2, #0
 80079e8:	2300      	movs	r3, #0
 80079ea:	4606      	mov	r6, r0
 80079ec:	460f      	mov	r7, r1
 80079ee:	f7f9 f87b 	bl	8000ae8 <__aeabi_dcmpeq>
 80079f2:	2800      	cmp	r0, #0
 80079f4:	d09d      	beq.n	8007932 <_dtoa_r+0x63a>
 80079f6:	e7cf      	b.n	8007998 <_dtoa_r+0x6a0>
 80079f8:	9a08      	ldr	r2, [sp, #32]
 80079fa:	2a00      	cmp	r2, #0
 80079fc:	f000 80d7 	beq.w	8007bae <_dtoa_r+0x8b6>
 8007a00:	9a06      	ldr	r2, [sp, #24]
 8007a02:	2a01      	cmp	r2, #1
 8007a04:	f300 80ba 	bgt.w	8007b7c <_dtoa_r+0x884>
 8007a08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a0a:	2a00      	cmp	r2, #0
 8007a0c:	f000 80b2 	beq.w	8007b74 <_dtoa_r+0x87c>
 8007a10:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007a14:	9e07      	ldr	r6, [sp, #28]
 8007a16:	9d04      	ldr	r5, [sp, #16]
 8007a18:	9a04      	ldr	r2, [sp, #16]
 8007a1a:	441a      	add	r2, r3
 8007a1c:	9204      	str	r2, [sp, #16]
 8007a1e:	9a05      	ldr	r2, [sp, #20]
 8007a20:	2101      	movs	r1, #1
 8007a22:	441a      	add	r2, r3
 8007a24:	4620      	mov	r0, r4
 8007a26:	9205      	str	r2, [sp, #20]
 8007a28:	f001 f82a 	bl	8008a80 <__i2b>
 8007a2c:	4607      	mov	r7, r0
 8007a2e:	2d00      	cmp	r5, #0
 8007a30:	dd0c      	ble.n	8007a4c <_dtoa_r+0x754>
 8007a32:	9b05      	ldr	r3, [sp, #20]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	dd09      	ble.n	8007a4c <_dtoa_r+0x754>
 8007a38:	42ab      	cmp	r3, r5
 8007a3a:	9a04      	ldr	r2, [sp, #16]
 8007a3c:	bfa8      	it	ge
 8007a3e:	462b      	movge	r3, r5
 8007a40:	1ad2      	subs	r2, r2, r3
 8007a42:	9204      	str	r2, [sp, #16]
 8007a44:	9a05      	ldr	r2, [sp, #20]
 8007a46:	1aed      	subs	r5, r5, r3
 8007a48:	1ad3      	subs	r3, r2, r3
 8007a4a:	9305      	str	r3, [sp, #20]
 8007a4c:	9b07      	ldr	r3, [sp, #28]
 8007a4e:	b31b      	cbz	r3, 8007a98 <_dtoa_r+0x7a0>
 8007a50:	9b08      	ldr	r3, [sp, #32]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	f000 80af 	beq.w	8007bb6 <_dtoa_r+0x8be>
 8007a58:	2e00      	cmp	r6, #0
 8007a5a:	dd13      	ble.n	8007a84 <_dtoa_r+0x78c>
 8007a5c:	4639      	mov	r1, r7
 8007a5e:	4632      	mov	r2, r6
 8007a60:	4620      	mov	r0, r4
 8007a62:	f001 f8cd 	bl	8008c00 <__pow5mult>
 8007a66:	ee18 2a10 	vmov	r2, s16
 8007a6a:	4601      	mov	r1, r0
 8007a6c:	4607      	mov	r7, r0
 8007a6e:	4620      	mov	r0, r4
 8007a70:	f001 f81c 	bl	8008aac <__multiply>
 8007a74:	ee18 1a10 	vmov	r1, s16
 8007a78:	4680      	mov	r8, r0
 8007a7a:	4620      	mov	r0, r4
 8007a7c:	f000 fefe 	bl	800887c <_Bfree>
 8007a80:	ee08 8a10 	vmov	s16, r8
 8007a84:	9b07      	ldr	r3, [sp, #28]
 8007a86:	1b9a      	subs	r2, r3, r6
 8007a88:	d006      	beq.n	8007a98 <_dtoa_r+0x7a0>
 8007a8a:	ee18 1a10 	vmov	r1, s16
 8007a8e:	4620      	mov	r0, r4
 8007a90:	f001 f8b6 	bl	8008c00 <__pow5mult>
 8007a94:	ee08 0a10 	vmov	s16, r0
 8007a98:	2101      	movs	r1, #1
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	f000 fff0 	bl	8008a80 <__i2b>
 8007aa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	4606      	mov	r6, r0
 8007aa6:	f340 8088 	ble.w	8007bba <_dtoa_r+0x8c2>
 8007aaa:	461a      	mov	r2, r3
 8007aac:	4601      	mov	r1, r0
 8007aae:	4620      	mov	r0, r4
 8007ab0:	f001 f8a6 	bl	8008c00 <__pow5mult>
 8007ab4:	9b06      	ldr	r3, [sp, #24]
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	4606      	mov	r6, r0
 8007aba:	f340 8081 	ble.w	8007bc0 <_dtoa_r+0x8c8>
 8007abe:	f04f 0800 	mov.w	r8, #0
 8007ac2:	6933      	ldr	r3, [r6, #16]
 8007ac4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007ac8:	6918      	ldr	r0, [r3, #16]
 8007aca:	f000 ff89 	bl	80089e0 <__hi0bits>
 8007ace:	f1c0 0020 	rsb	r0, r0, #32
 8007ad2:	9b05      	ldr	r3, [sp, #20]
 8007ad4:	4418      	add	r0, r3
 8007ad6:	f010 001f 	ands.w	r0, r0, #31
 8007ada:	f000 8092 	beq.w	8007c02 <_dtoa_r+0x90a>
 8007ade:	f1c0 0320 	rsb	r3, r0, #32
 8007ae2:	2b04      	cmp	r3, #4
 8007ae4:	f340 808a 	ble.w	8007bfc <_dtoa_r+0x904>
 8007ae8:	f1c0 001c 	rsb	r0, r0, #28
 8007aec:	9b04      	ldr	r3, [sp, #16]
 8007aee:	4403      	add	r3, r0
 8007af0:	9304      	str	r3, [sp, #16]
 8007af2:	9b05      	ldr	r3, [sp, #20]
 8007af4:	4403      	add	r3, r0
 8007af6:	4405      	add	r5, r0
 8007af8:	9305      	str	r3, [sp, #20]
 8007afa:	9b04      	ldr	r3, [sp, #16]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	dd07      	ble.n	8007b10 <_dtoa_r+0x818>
 8007b00:	ee18 1a10 	vmov	r1, s16
 8007b04:	461a      	mov	r2, r3
 8007b06:	4620      	mov	r0, r4
 8007b08:	f001 f8d4 	bl	8008cb4 <__lshift>
 8007b0c:	ee08 0a10 	vmov	s16, r0
 8007b10:	9b05      	ldr	r3, [sp, #20]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	dd05      	ble.n	8007b22 <_dtoa_r+0x82a>
 8007b16:	4631      	mov	r1, r6
 8007b18:	461a      	mov	r2, r3
 8007b1a:	4620      	mov	r0, r4
 8007b1c:	f001 f8ca 	bl	8008cb4 <__lshift>
 8007b20:	4606      	mov	r6, r0
 8007b22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d06e      	beq.n	8007c06 <_dtoa_r+0x90e>
 8007b28:	ee18 0a10 	vmov	r0, s16
 8007b2c:	4631      	mov	r1, r6
 8007b2e:	f001 f931 	bl	8008d94 <__mcmp>
 8007b32:	2800      	cmp	r0, #0
 8007b34:	da67      	bge.n	8007c06 <_dtoa_r+0x90e>
 8007b36:	9b00      	ldr	r3, [sp, #0]
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	ee18 1a10 	vmov	r1, s16
 8007b3e:	9300      	str	r3, [sp, #0]
 8007b40:	220a      	movs	r2, #10
 8007b42:	2300      	movs	r3, #0
 8007b44:	4620      	mov	r0, r4
 8007b46:	f000 febb 	bl	80088c0 <__multadd>
 8007b4a:	9b08      	ldr	r3, [sp, #32]
 8007b4c:	ee08 0a10 	vmov	s16, r0
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	f000 81b1 	beq.w	8007eb8 <_dtoa_r+0xbc0>
 8007b56:	2300      	movs	r3, #0
 8007b58:	4639      	mov	r1, r7
 8007b5a:	220a      	movs	r2, #10
 8007b5c:	4620      	mov	r0, r4
 8007b5e:	f000 feaf 	bl	80088c0 <__multadd>
 8007b62:	9b02      	ldr	r3, [sp, #8]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	4607      	mov	r7, r0
 8007b68:	f300 808e 	bgt.w	8007c88 <_dtoa_r+0x990>
 8007b6c:	9b06      	ldr	r3, [sp, #24]
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	dc51      	bgt.n	8007c16 <_dtoa_r+0x91e>
 8007b72:	e089      	b.n	8007c88 <_dtoa_r+0x990>
 8007b74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007b76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007b7a:	e74b      	b.n	8007a14 <_dtoa_r+0x71c>
 8007b7c:	9b03      	ldr	r3, [sp, #12]
 8007b7e:	1e5e      	subs	r6, r3, #1
 8007b80:	9b07      	ldr	r3, [sp, #28]
 8007b82:	42b3      	cmp	r3, r6
 8007b84:	bfbf      	itttt	lt
 8007b86:	9b07      	ldrlt	r3, [sp, #28]
 8007b88:	9607      	strlt	r6, [sp, #28]
 8007b8a:	1af2      	sublt	r2, r6, r3
 8007b8c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007b8e:	bfb6      	itet	lt
 8007b90:	189b      	addlt	r3, r3, r2
 8007b92:	1b9e      	subge	r6, r3, r6
 8007b94:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007b96:	9b03      	ldr	r3, [sp, #12]
 8007b98:	bfb8      	it	lt
 8007b9a:	2600      	movlt	r6, #0
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	bfb7      	itett	lt
 8007ba0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007ba4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007ba8:	1a9d      	sublt	r5, r3, r2
 8007baa:	2300      	movlt	r3, #0
 8007bac:	e734      	b.n	8007a18 <_dtoa_r+0x720>
 8007bae:	9e07      	ldr	r6, [sp, #28]
 8007bb0:	9d04      	ldr	r5, [sp, #16]
 8007bb2:	9f08      	ldr	r7, [sp, #32]
 8007bb4:	e73b      	b.n	8007a2e <_dtoa_r+0x736>
 8007bb6:	9a07      	ldr	r2, [sp, #28]
 8007bb8:	e767      	b.n	8007a8a <_dtoa_r+0x792>
 8007bba:	9b06      	ldr	r3, [sp, #24]
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	dc18      	bgt.n	8007bf2 <_dtoa_r+0x8fa>
 8007bc0:	f1ba 0f00 	cmp.w	sl, #0
 8007bc4:	d115      	bne.n	8007bf2 <_dtoa_r+0x8fa>
 8007bc6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007bca:	b993      	cbnz	r3, 8007bf2 <_dtoa_r+0x8fa>
 8007bcc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007bd0:	0d1b      	lsrs	r3, r3, #20
 8007bd2:	051b      	lsls	r3, r3, #20
 8007bd4:	b183      	cbz	r3, 8007bf8 <_dtoa_r+0x900>
 8007bd6:	9b04      	ldr	r3, [sp, #16]
 8007bd8:	3301      	adds	r3, #1
 8007bda:	9304      	str	r3, [sp, #16]
 8007bdc:	9b05      	ldr	r3, [sp, #20]
 8007bde:	3301      	adds	r3, #1
 8007be0:	9305      	str	r3, [sp, #20]
 8007be2:	f04f 0801 	mov.w	r8, #1
 8007be6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	f47f af6a 	bne.w	8007ac2 <_dtoa_r+0x7ca>
 8007bee:	2001      	movs	r0, #1
 8007bf0:	e76f      	b.n	8007ad2 <_dtoa_r+0x7da>
 8007bf2:	f04f 0800 	mov.w	r8, #0
 8007bf6:	e7f6      	b.n	8007be6 <_dtoa_r+0x8ee>
 8007bf8:	4698      	mov	r8, r3
 8007bfa:	e7f4      	b.n	8007be6 <_dtoa_r+0x8ee>
 8007bfc:	f43f af7d 	beq.w	8007afa <_dtoa_r+0x802>
 8007c00:	4618      	mov	r0, r3
 8007c02:	301c      	adds	r0, #28
 8007c04:	e772      	b.n	8007aec <_dtoa_r+0x7f4>
 8007c06:	9b03      	ldr	r3, [sp, #12]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	dc37      	bgt.n	8007c7c <_dtoa_r+0x984>
 8007c0c:	9b06      	ldr	r3, [sp, #24]
 8007c0e:	2b02      	cmp	r3, #2
 8007c10:	dd34      	ble.n	8007c7c <_dtoa_r+0x984>
 8007c12:	9b03      	ldr	r3, [sp, #12]
 8007c14:	9302      	str	r3, [sp, #8]
 8007c16:	9b02      	ldr	r3, [sp, #8]
 8007c18:	b96b      	cbnz	r3, 8007c36 <_dtoa_r+0x93e>
 8007c1a:	4631      	mov	r1, r6
 8007c1c:	2205      	movs	r2, #5
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f000 fe4e 	bl	80088c0 <__multadd>
 8007c24:	4601      	mov	r1, r0
 8007c26:	4606      	mov	r6, r0
 8007c28:	ee18 0a10 	vmov	r0, s16
 8007c2c:	f001 f8b2 	bl	8008d94 <__mcmp>
 8007c30:	2800      	cmp	r0, #0
 8007c32:	f73f adbb 	bgt.w	80077ac <_dtoa_r+0x4b4>
 8007c36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c38:	9d01      	ldr	r5, [sp, #4]
 8007c3a:	43db      	mvns	r3, r3
 8007c3c:	9300      	str	r3, [sp, #0]
 8007c3e:	f04f 0800 	mov.w	r8, #0
 8007c42:	4631      	mov	r1, r6
 8007c44:	4620      	mov	r0, r4
 8007c46:	f000 fe19 	bl	800887c <_Bfree>
 8007c4a:	2f00      	cmp	r7, #0
 8007c4c:	f43f aea4 	beq.w	8007998 <_dtoa_r+0x6a0>
 8007c50:	f1b8 0f00 	cmp.w	r8, #0
 8007c54:	d005      	beq.n	8007c62 <_dtoa_r+0x96a>
 8007c56:	45b8      	cmp	r8, r7
 8007c58:	d003      	beq.n	8007c62 <_dtoa_r+0x96a>
 8007c5a:	4641      	mov	r1, r8
 8007c5c:	4620      	mov	r0, r4
 8007c5e:	f000 fe0d 	bl	800887c <_Bfree>
 8007c62:	4639      	mov	r1, r7
 8007c64:	4620      	mov	r0, r4
 8007c66:	f000 fe09 	bl	800887c <_Bfree>
 8007c6a:	e695      	b.n	8007998 <_dtoa_r+0x6a0>
 8007c6c:	2600      	movs	r6, #0
 8007c6e:	4637      	mov	r7, r6
 8007c70:	e7e1      	b.n	8007c36 <_dtoa_r+0x93e>
 8007c72:	9700      	str	r7, [sp, #0]
 8007c74:	4637      	mov	r7, r6
 8007c76:	e599      	b.n	80077ac <_dtoa_r+0x4b4>
 8007c78:	40240000 	.word	0x40240000
 8007c7c:	9b08      	ldr	r3, [sp, #32]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f000 80ca 	beq.w	8007e18 <_dtoa_r+0xb20>
 8007c84:	9b03      	ldr	r3, [sp, #12]
 8007c86:	9302      	str	r3, [sp, #8]
 8007c88:	2d00      	cmp	r5, #0
 8007c8a:	dd05      	ble.n	8007c98 <_dtoa_r+0x9a0>
 8007c8c:	4639      	mov	r1, r7
 8007c8e:	462a      	mov	r2, r5
 8007c90:	4620      	mov	r0, r4
 8007c92:	f001 f80f 	bl	8008cb4 <__lshift>
 8007c96:	4607      	mov	r7, r0
 8007c98:	f1b8 0f00 	cmp.w	r8, #0
 8007c9c:	d05b      	beq.n	8007d56 <_dtoa_r+0xa5e>
 8007c9e:	6879      	ldr	r1, [r7, #4]
 8007ca0:	4620      	mov	r0, r4
 8007ca2:	f000 fdab 	bl	80087fc <_Balloc>
 8007ca6:	4605      	mov	r5, r0
 8007ca8:	b928      	cbnz	r0, 8007cb6 <_dtoa_r+0x9be>
 8007caa:	4b87      	ldr	r3, [pc, #540]	; (8007ec8 <_dtoa_r+0xbd0>)
 8007cac:	4602      	mov	r2, r0
 8007cae:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007cb2:	f7ff bb3b 	b.w	800732c <_dtoa_r+0x34>
 8007cb6:	693a      	ldr	r2, [r7, #16]
 8007cb8:	3202      	adds	r2, #2
 8007cba:	0092      	lsls	r2, r2, #2
 8007cbc:	f107 010c 	add.w	r1, r7, #12
 8007cc0:	300c      	adds	r0, #12
 8007cc2:	f000 fd8d 	bl	80087e0 <memcpy>
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	4629      	mov	r1, r5
 8007cca:	4620      	mov	r0, r4
 8007ccc:	f000 fff2 	bl	8008cb4 <__lshift>
 8007cd0:	9b01      	ldr	r3, [sp, #4]
 8007cd2:	f103 0901 	add.w	r9, r3, #1
 8007cd6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007cda:	4413      	add	r3, r2
 8007cdc:	9305      	str	r3, [sp, #20]
 8007cde:	f00a 0301 	and.w	r3, sl, #1
 8007ce2:	46b8      	mov	r8, r7
 8007ce4:	9304      	str	r3, [sp, #16]
 8007ce6:	4607      	mov	r7, r0
 8007ce8:	4631      	mov	r1, r6
 8007cea:	ee18 0a10 	vmov	r0, s16
 8007cee:	f7ff fa77 	bl	80071e0 <quorem>
 8007cf2:	4641      	mov	r1, r8
 8007cf4:	9002      	str	r0, [sp, #8]
 8007cf6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007cfa:	ee18 0a10 	vmov	r0, s16
 8007cfe:	f001 f849 	bl	8008d94 <__mcmp>
 8007d02:	463a      	mov	r2, r7
 8007d04:	9003      	str	r0, [sp, #12]
 8007d06:	4631      	mov	r1, r6
 8007d08:	4620      	mov	r0, r4
 8007d0a:	f001 f85f 	bl	8008dcc <__mdiff>
 8007d0e:	68c2      	ldr	r2, [r0, #12]
 8007d10:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8007d14:	4605      	mov	r5, r0
 8007d16:	bb02      	cbnz	r2, 8007d5a <_dtoa_r+0xa62>
 8007d18:	4601      	mov	r1, r0
 8007d1a:	ee18 0a10 	vmov	r0, s16
 8007d1e:	f001 f839 	bl	8008d94 <__mcmp>
 8007d22:	4602      	mov	r2, r0
 8007d24:	4629      	mov	r1, r5
 8007d26:	4620      	mov	r0, r4
 8007d28:	9207      	str	r2, [sp, #28]
 8007d2a:	f000 fda7 	bl	800887c <_Bfree>
 8007d2e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007d32:	ea43 0102 	orr.w	r1, r3, r2
 8007d36:	9b04      	ldr	r3, [sp, #16]
 8007d38:	430b      	orrs	r3, r1
 8007d3a:	464d      	mov	r5, r9
 8007d3c:	d10f      	bne.n	8007d5e <_dtoa_r+0xa66>
 8007d3e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007d42:	d02a      	beq.n	8007d9a <_dtoa_r+0xaa2>
 8007d44:	9b03      	ldr	r3, [sp, #12]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	dd02      	ble.n	8007d50 <_dtoa_r+0xa58>
 8007d4a:	9b02      	ldr	r3, [sp, #8]
 8007d4c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007d50:	f88b a000 	strb.w	sl, [fp]
 8007d54:	e775      	b.n	8007c42 <_dtoa_r+0x94a>
 8007d56:	4638      	mov	r0, r7
 8007d58:	e7ba      	b.n	8007cd0 <_dtoa_r+0x9d8>
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	e7e2      	b.n	8007d24 <_dtoa_r+0xa2c>
 8007d5e:	9b03      	ldr	r3, [sp, #12]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	db04      	blt.n	8007d6e <_dtoa_r+0xa76>
 8007d64:	9906      	ldr	r1, [sp, #24]
 8007d66:	430b      	orrs	r3, r1
 8007d68:	9904      	ldr	r1, [sp, #16]
 8007d6a:	430b      	orrs	r3, r1
 8007d6c:	d122      	bne.n	8007db4 <_dtoa_r+0xabc>
 8007d6e:	2a00      	cmp	r2, #0
 8007d70:	ddee      	ble.n	8007d50 <_dtoa_r+0xa58>
 8007d72:	ee18 1a10 	vmov	r1, s16
 8007d76:	2201      	movs	r2, #1
 8007d78:	4620      	mov	r0, r4
 8007d7a:	f000 ff9b 	bl	8008cb4 <__lshift>
 8007d7e:	4631      	mov	r1, r6
 8007d80:	ee08 0a10 	vmov	s16, r0
 8007d84:	f001 f806 	bl	8008d94 <__mcmp>
 8007d88:	2800      	cmp	r0, #0
 8007d8a:	dc03      	bgt.n	8007d94 <_dtoa_r+0xa9c>
 8007d8c:	d1e0      	bne.n	8007d50 <_dtoa_r+0xa58>
 8007d8e:	f01a 0f01 	tst.w	sl, #1
 8007d92:	d0dd      	beq.n	8007d50 <_dtoa_r+0xa58>
 8007d94:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007d98:	d1d7      	bne.n	8007d4a <_dtoa_r+0xa52>
 8007d9a:	2339      	movs	r3, #57	; 0x39
 8007d9c:	f88b 3000 	strb.w	r3, [fp]
 8007da0:	462b      	mov	r3, r5
 8007da2:	461d      	mov	r5, r3
 8007da4:	3b01      	subs	r3, #1
 8007da6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007daa:	2a39      	cmp	r2, #57	; 0x39
 8007dac:	d071      	beq.n	8007e92 <_dtoa_r+0xb9a>
 8007dae:	3201      	adds	r2, #1
 8007db0:	701a      	strb	r2, [r3, #0]
 8007db2:	e746      	b.n	8007c42 <_dtoa_r+0x94a>
 8007db4:	2a00      	cmp	r2, #0
 8007db6:	dd07      	ble.n	8007dc8 <_dtoa_r+0xad0>
 8007db8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007dbc:	d0ed      	beq.n	8007d9a <_dtoa_r+0xaa2>
 8007dbe:	f10a 0301 	add.w	r3, sl, #1
 8007dc2:	f88b 3000 	strb.w	r3, [fp]
 8007dc6:	e73c      	b.n	8007c42 <_dtoa_r+0x94a>
 8007dc8:	9b05      	ldr	r3, [sp, #20]
 8007dca:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007dce:	4599      	cmp	r9, r3
 8007dd0:	d047      	beq.n	8007e62 <_dtoa_r+0xb6a>
 8007dd2:	ee18 1a10 	vmov	r1, s16
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	220a      	movs	r2, #10
 8007dda:	4620      	mov	r0, r4
 8007ddc:	f000 fd70 	bl	80088c0 <__multadd>
 8007de0:	45b8      	cmp	r8, r7
 8007de2:	ee08 0a10 	vmov	s16, r0
 8007de6:	f04f 0300 	mov.w	r3, #0
 8007dea:	f04f 020a 	mov.w	r2, #10
 8007dee:	4641      	mov	r1, r8
 8007df0:	4620      	mov	r0, r4
 8007df2:	d106      	bne.n	8007e02 <_dtoa_r+0xb0a>
 8007df4:	f000 fd64 	bl	80088c0 <__multadd>
 8007df8:	4680      	mov	r8, r0
 8007dfa:	4607      	mov	r7, r0
 8007dfc:	f109 0901 	add.w	r9, r9, #1
 8007e00:	e772      	b.n	8007ce8 <_dtoa_r+0x9f0>
 8007e02:	f000 fd5d 	bl	80088c0 <__multadd>
 8007e06:	4639      	mov	r1, r7
 8007e08:	4680      	mov	r8, r0
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	220a      	movs	r2, #10
 8007e0e:	4620      	mov	r0, r4
 8007e10:	f000 fd56 	bl	80088c0 <__multadd>
 8007e14:	4607      	mov	r7, r0
 8007e16:	e7f1      	b.n	8007dfc <_dtoa_r+0xb04>
 8007e18:	9b03      	ldr	r3, [sp, #12]
 8007e1a:	9302      	str	r3, [sp, #8]
 8007e1c:	9d01      	ldr	r5, [sp, #4]
 8007e1e:	ee18 0a10 	vmov	r0, s16
 8007e22:	4631      	mov	r1, r6
 8007e24:	f7ff f9dc 	bl	80071e0 <quorem>
 8007e28:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007e2c:	9b01      	ldr	r3, [sp, #4]
 8007e2e:	f805 ab01 	strb.w	sl, [r5], #1
 8007e32:	1aea      	subs	r2, r5, r3
 8007e34:	9b02      	ldr	r3, [sp, #8]
 8007e36:	4293      	cmp	r3, r2
 8007e38:	dd09      	ble.n	8007e4e <_dtoa_r+0xb56>
 8007e3a:	ee18 1a10 	vmov	r1, s16
 8007e3e:	2300      	movs	r3, #0
 8007e40:	220a      	movs	r2, #10
 8007e42:	4620      	mov	r0, r4
 8007e44:	f000 fd3c 	bl	80088c0 <__multadd>
 8007e48:	ee08 0a10 	vmov	s16, r0
 8007e4c:	e7e7      	b.n	8007e1e <_dtoa_r+0xb26>
 8007e4e:	9b02      	ldr	r3, [sp, #8]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	bfc8      	it	gt
 8007e54:	461d      	movgt	r5, r3
 8007e56:	9b01      	ldr	r3, [sp, #4]
 8007e58:	bfd8      	it	le
 8007e5a:	2501      	movle	r5, #1
 8007e5c:	441d      	add	r5, r3
 8007e5e:	f04f 0800 	mov.w	r8, #0
 8007e62:	ee18 1a10 	vmov	r1, s16
 8007e66:	2201      	movs	r2, #1
 8007e68:	4620      	mov	r0, r4
 8007e6a:	f000 ff23 	bl	8008cb4 <__lshift>
 8007e6e:	4631      	mov	r1, r6
 8007e70:	ee08 0a10 	vmov	s16, r0
 8007e74:	f000 ff8e 	bl	8008d94 <__mcmp>
 8007e78:	2800      	cmp	r0, #0
 8007e7a:	dc91      	bgt.n	8007da0 <_dtoa_r+0xaa8>
 8007e7c:	d102      	bne.n	8007e84 <_dtoa_r+0xb8c>
 8007e7e:	f01a 0f01 	tst.w	sl, #1
 8007e82:	d18d      	bne.n	8007da0 <_dtoa_r+0xaa8>
 8007e84:	462b      	mov	r3, r5
 8007e86:	461d      	mov	r5, r3
 8007e88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e8c:	2a30      	cmp	r2, #48	; 0x30
 8007e8e:	d0fa      	beq.n	8007e86 <_dtoa_r+0xb8e>
 8007e90:	e6d7      	b.n	8007c42 <_dtoa_r+0x94a>
 8007e92:	9a01      	ldr	r2, [sp, #4]
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d184      	bne.n	8007da2 <_dtoa_r+0xaaa>
 8007e98:	9b00      	ldr	r3, [sp, #0]
 8007e9a:	3301      	adds	r3, #1
 8007e9c:	9300      	str	r3, [sp, #0]
 8007e9e:	2331      	movs	r3, #49	; 0x31
 8007ea0:	7013      	strb	r3, [r2, #0]
 8007ea2:	e6ce      	b.n	8007c42 <_dtoa_r+0x94a>
 8007ea4:	4b09      	ldr	r3, [pc, #36]	; (8007ecc <_dtoa_r+0xbd4>)
 8007ea6:	f7ff ba95 	b.w	80073d4 <_dtoa_r+0xdc>
 8007eaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	f47f aa6e 	bne.w	800738e <_dtoa_r+0x96>
 8007eb2:	4b07      	ldr	r3, [pc, #28]	; (8007ed0 <_dtoa_r+0xbd8>)
 8007eb4:	f7ff ba8e 	b.w	80073d4 <_dtoa_r+0xdc>
 8007eb8:	9b02      	ldr	r3, [sp, #8]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	dcae      	bgt.n	8007e1c <_dtoa_r+0xb24>
 8007ebe:	9b06      	ldr	r3, [sp, #24]
 8007ec0:	2b02      	cmp	r3, #2
 8007ec2:	f73f aea8 	bgt.w	8007c16 <_dtoa_r+0x91e>
 8007ec6:	e7a9      	b.n	8007e1c <_dtoa_r+0xb24>
 8007ec8:	0800a2c8 	.word	0x0800a2c8
 8007ecc:	0800a0c8 	.word	0x0800a0c8
 8007ed0:	0800a249 	.word	0x0800a249

08007ed4 <std>:
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	b510      	push	{r4, lr}
 8007ed8:	4604      	mov	r4, r0
 8007eda:	e9c0 3300 	strd	r3, r3, [r0]
 8007ede:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ee2:	6083      	str	r3, [r0, #8]
 8007ee4:	8181      	strh	r1, [r0, #12]
 8007ee6:	6643      	str	r3, [r0, #100]	; 0x64
 8007ee8:	81c2      	strh	r2, [r0, #14]
 8007eea:	6183      	str	r3, [r0, #24]
 8007eec:	4619      	mov	r1, r3
 8007eee:	2208      	movs	r2, #8
 8007ef0:	305c      	adds	r0, #92	; 0x5c
 8007ef2:	f7fd fc07 	bl	8005704 <memset>
 8007ef6:	4b05      	ldr	r3, [pc, #20]	; (8007f0c <std+0x38>)
 8007ef8:	6263      	str	r3, [r4, #36]	; 0x24
 8007efa:	4b05      	ldr	r3, [pc, #20]	; (8007f10 <std+0x3c>)
 8007efc:	62a3      	str	r3, [r4, #40]	; 0x28
 8007efe:	4b05      	ldr	r3, [pc, #20]	; (8007f14 <std+0x40>)
 8007f00:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f02:	4b05      	ldr	r3, [pc, #20]	; (8007f18 <std+0x44>)
 8007f04:	6224      	str	r4, [r4, #32]
 8007f06:	6323      	str	r3, [r4, #48]	; 0x30
 8007f08:	bd10      	pop	{r4, pc}
 8007f0a:	bf00      	nop
 8007f0c:	08009909 	.word	0x08009909
 8007f10:	0800992b 	.word	0x0800992b
 8007f14:	08009963 	.word	0x08009963
 8007f18:	08009987 	.word	0x08009987

08007f1c <_cleanup_r>:
 8007f1c:	4901      	ldr	r1, [pc, #4]	; (8007f24 <_cleanup_r+0x8>)
 8007f1e:	f000 b8af 	b.w	8008080 <_fwalk_reent>
 8007f22:	bf00      	nop
 8007f24:	08009ce1 	.word	0x08009ce1

08007f28 <__sfmoreglue>:
 8007f28:	b570      	push	{r4, r5, r6, lr}
 8007f2a:	2268      	movs	r2, #104	; 0x68
 8007f2c:	1e4d      	subs	r5, r1, #1
 8007f2e:	4355      	muls	r5, r2
 8007f30:	460e      	mov	r6, r1
 8007f32:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007f36:	f001 f9a5 	bl	8009284 <_malloc_r>
 8007f3a:	4604      	mov	r4, r0
 8007f3c:	b140      	cbz	r0, 8007f50 <__sfmoreglue+0x28>
 8007f3e:	2100      	movs	r1, #0
 8007f40:	e9c0 1600 	strd	r1, r6, [r0]
 8007f44:	300c      	adds	r0, #12
 8007f46:	60a0      	str	r0, [r4, #8]
 8007f48:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007f4c:	f7fd fbda 	bl	8005704 <memset>
 8007f50:	4620      	mov	r0, r4
 8007f52:	bd70      	pop	{r4, r5, r6, pc}

08007f54 <__sfp_lock_acquire>:
 8007f54:	4801      	ldr	r0, [pc, #4]	; (8007f5c <__sfp_lock_acquire+0x8>)
 8007f56:	f000 bc26 	b.w	80087a6 <__retarget_lock_acquire_recursive>
 8007f5a:	bf00      	nop
 8007f5c:	200002f9 	.word	0x200002f9

08007f60 <__sfp_lock_release>:
 8007f60:	4801      	ldr	r0, [pc, #4]	; (8007f68 <__sfp_lock_release+0x8>)
 8007f62:	f000 bc21 	b.w	80087a8 <__retarget_lock_release_recursive>
 8007f66:	bf00      	nop
 8007f68:	200002f9 	.word	0x200002f9

08007f6c <__sinit_lock_acquire>:
 8007f6c:	4801      	ldr	r0, [pc, #4]	; (8007f74 <__sinit_lock_acquire+0x8>)
 8007f6e:	f000 bc1a 	b.w	80087a6 <__retarget_lock_acquire_recursive>
 8007f72:	bf00      	nop
 8007f74:	200002fa 	.word	0x200002fa

08007f78 <__sinit_lock_release>:
 8007f78:	4801      	ldr	r0, [pc, #4]	; (8007f80 <__sinit_lock_release+0x8>)
 8007f7a:	f000 bc15 	b.w	80087a8 <__retarget_lock_release_recursive>
 8007f7e:	bf00      	nop
 8007f80:	200002fa 	.word	0x200002fa

08007f84 <__sinit>:
 8007f84:	b510      	push	{r4, lr}
 8007f86:	4604      	mov	r4, r0
 8007f88:	f7ff fff0 	bl	8007f6c <__sinit_lock_acquire>
 8007f8c:	69a3      	ldr	r3, [r4, #24]
 8007f8e:	b11b      	cbz	r3, 8007f98 <__sinit+0x14>
 8007f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f94:	f7ff bff0 	b.w	8007f78 <__sinit_lock_release>
 8007f98:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007f9c:	6523      	str	r3, [r4, #80]	; 0x50
 8007f9e:	4b13      	ldr	r3, [pc, #76]	; (8007fec <__sinit+0x68>)
 8007fa0:	4a13      	ldr	r2, [pc, #76]	; (8007ff0 <__sinit+0x6c>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	62a2      	str	r2, [r4, #40]	; 0x28
 8007fa6:	42a3      	cmp	r3, r4
 8007fa8:	bf04      	itt	eq
 8007faa:	2301      	moveq	r3, #1
 8007fac:	61a3      	streq	r3, [r4, #24]
 8007fae:	4620      	mov	r0, r4
 8007fb0:	f000 f820 	bl	8007ff4 <__sfp>
 8007fb4:	6060      	str	r0, [r4, #4]
 8007fb6:	4620      	mov	r0, r4
 8007fb8:	f000 f81c 	bl	8007ff4 <__sfp>
 8007fbc:	60a0      	str	r0, [r4, #8]
 8007fbe:	4620      	mov	r0, r4
 8007fc0:	f000 f818 	bl	8007ff4 <__sfp>
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	60e0      	str	r0, [r4, #12]
 8007fc8:	2104      	movs	r1, #4
 8007fca:	6860      	ldr	r0, [r4, #4]
 8007fcc:	f7ff ff82 	bl	8007ed4 <std>
 8007fd0:	68a0      	ldr	r0, [r4, #8]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	2109      	movs	r1, #9
 8007fd6:	f7ff ff7d 	bl	8007ed4 <std>
 8007fda:	68e0      	ldr	r0, [r4, #12]
 8007fdc:	2202      	movs	r2, #2
 8007fde:	2112      	movs	r1, #18
 8007fe0:	f7ff ff78 	bl	8007ed4 <std>
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	61a3      	str	r3, [r4, #24]
 8007fe8:	e7d2      	b.n	8007f90 <__sinit+0xc>
 8007fea:	bf00      	nop
 8007fec:	0800a0b4 	.word	0x0800a0b4
 8007ff0:	08007f1d 	.word	0x08007f1d

08007ff4 <__sfp>:
 8007ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ff6:	4607      	mov	r7, r0
 8007ff8:	f7ff ffac 	bl	8007f54 <__sfp_lock_acquire>
 8007ffc:	4b1e      	ldr	r3, [pc, #120]	; (8008078 <__sfp+0x84>)
 8007ffe:	681e      	ldr	r6, [r3, #0]
 8008000:	69b3      	ldr	r3, [r6, #24]
 8008002:	b913      	cbnz	r3, 800800a <__sfp+0x16>
 8008004:	4630      	mov	r0, r6
 8008006:	f7ff ffbd 	bl	8007f84 <__sinit>
 800800a:	3648      	adds	r6, #72	; 0x48
 800800c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008010:	3b01      	subs	r3, #1
 8008012:	d503      	bpl.n	800801c <__sfp+0x28>
 8008014:	6833      	ldr	r3, [r6, #0]
 8008016:	b30b      	cbz	r3, 800805c <__sfp+0x68>
 8008018:	6836      	ldr	r6, [r6, #0]
 800801a:	e7f7      	b.n	800800c <__sfp+0x18>
 800801c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008020:	b9d5      	cbnz	r5, 8008058 <__sfp+0x64>
 8008022:	4b16      	ldr	r3, [pc, #88]	; (800807c <__sfp+0x88>)
 8008024:	60e3      	str	r3, [r4, #12]
 8008026:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800802a:	6665      	str	r5, [r4, #100]	; 0x64
 800802c:	f000 fbba 	bl	80087a4 <__retarget_lock_init_recursive>
 8008030:	f7ff ff96 	bl	8007f60 <__sfp_lock_release>
 8008034:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008038:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800803c:	6025      	str	r5, [r4, #0]
 800803e:	61a5      	str	r5, [r4, #24]
 8008040:	2208      	movs	r2, #8
 8008042:	4629      	mov	r1, r5
 8008044:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008048:	f7fd fb5c 	bl	8005704 <memset>
 800804c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008050:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008054:	4620      	mov	r0, r4
 8008056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008058:	3468      	adds	r4, #104	; 0x68
 800805a:	e7d9      	b.n	8008010 <__sfp+0x1c>
 800805c:	2104      	movs	r1, #4
 800805e:	4638      	mov	r0, r7
 8008060:	f7ff ff62 	bl	8007f28 <__sfmoreglue>
 8008064:	4604      	mov	r4, r0
 8008066:	6030      	str	r0, [r6, #0]
 8008068:	2800      	cmp	r0, #0
 800806a:	d1d5      	bne.n	8008018 <__sfp+0x24>
 800806c:	f7ff ff78 	bl	8007f60 <__sfp_lock_release>
 8008070:	230c      	movs	r3, #12
 8008072:	603b      	str	r3, [r7, #0]
 8008074:	e7ee      	b.n	8008054 <__sfp+0x60>
 8008076:	bf00      	nop
 8008078:	0800a0b4 	.word	0x0800a0b4
 800807c:	ffff0001 	.word	0xffff0001

08008080 <_fwalk_reent>:
 8008080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008084:	4606      	mov	r6, r0
 8008086:	4688      	mov	r8, r1
 8008088:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800808c:	2700      	movs	r7, #0
 800808e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008092:	f1b9 0901 	subs.w	r9, r9, #1
 8008096:	d505      	bpl.n	80080a4 <_fwalk_reent+0x24>
 8008098:	6824      	ldr	r4, [r4, #0]
 800809a:	2c00      	cmp	r4, #0
 800809c:	d1f7      	bne.n	800808e <_fwalk_reent+0xe>
 800809e:	4638      	mov	r0, r7
 80080a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080a4:	89ab      	ldrh	r3, [r5, #12]
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d907      	bls.n	80080ba <_fwalk_reent+0x3a>
 80080aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080ae:	3301      	adds	r3, #1
 80080b0:	d003      	beq.n	80080ba <_fwalk_reent+0x3a>
 80080b2:	4629      	mov	r1, r5
 80080b4:	4630      	mov	r0, r6
 80080b6:	47c0      	blx	r8
 80080b8:	4307      	orrs	r7, r0
 80080ba:	3568      	adds	r5, #104	; 0x68
 80080bc:	e7e9      	b.n	8008092 <_fwalk_reent+0x12>

080080be <rshift>:
 80080be:	6903      	ldr	r3, [r0, #16]
 80080c0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80080c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80080c8:	ea4f 1261 	mov.w	r2, r1, asr #5
 80080cc:	f100 0414 	add.w	r4, r0, #20
 80080d0:	dd45      	ble.n	800815e <rshift+0xa0>
 80080d2:	f011 011f 	ands.w	r1, r1, #31
 80080d6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80080da:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80080de:	d10c      	bne.n	80080fa <rshift+0x3c>
 80080e0:	f100 0710 	add.w	r7, r0, #16
 80080e4:	4629      	mov	r1, r5
 80080e6:	42b1      	cmp	r1, r6
 80080e8:	d334      	bcc.n	8008154 <rshift+0x96>
 80080ea:	1a9b      	subs	r3, r3, r2
 80080ec:	009b      	lsls	r3, r3, #2
 80080ee:	1eea      	subs	r2, r5, #3
 80080f0:	4296      	cmp	r6, r2
 80080f2:	bf38      	it	cc
 80080f4:	2300      	movcc	r3, #0
 80080f6:	4423      	add	r3, r4
 80080f8:	e015      	b.n	8008126 <rshift+0x68>
 80080fa:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80080fe:	f1c1 0820 	rsb	r8, r1, #32
 8008102:	40cf      	lsrs	r7, r1
 8008104:	f105 0e04 	add.w	lr, r5, #4
 8008108:	46a1      	mov	r9, r4
 800810a:	4576      	cmp	r6, lr
 800810c:	46f4      	mov	ip, lr
 800810e:	d815      	bhi.n	800813c <rshift+0x7e>
 8008110:	1a9a      	subs	r2, r3, r2
 8008112:	0092      	lsls	r2, r2, #2
 8008114:	3a04      	subs	r2, #4
 8008116:	3501      	adds	r5, #1
 8008118:	42ae      	cmp	r6, r5
 800811a:	bf38      	it	cc
 800811c:	2200      	movcc	r2, #0
 800811e:	18a3      	adds	r3, r4, r2
 8008120:	50a7      	str	r7, [r4, r2]
 8008122:	b107      	cbz	r7, 8008126 <rshift+0x68>
 8008124:	3304      	adds	r3, #4
 8008126:	1b1a      	subs	r2, r3, r4
 8008128:	42a3      	cmp	r3, r4
 800812a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800812e:	bf08      	it	eq
 8008130:	2300      	moveq	r3, #0
 8008132:	6102      	str	r2, [r0, #16]
 8008134:	bf08      	it	eq
 8008136:	6143      	streq	r3, [r0, #20]
 8008138:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800813c:	f8dc c000 	ldr.w	ip, [ip]
 8008140:	fa0c fc08 	lsl.w	ip, ip, r8
 8008144:	ea4c 0707 	orr.w	r7, ip, r7
 8008148:	f849 7b04 	str.w	r7, [r9], #4
 800814c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008150:	40cf      	lsrs	r7, r1
 8008152:	e7da      	b.n	800810a <rshift+0x4c>
 8008154:	f851 cb04 	ldr.w	ip, [r1], #4
 8008158:	f847 cf04 	str.w	ip, [r7, #4]!
 800815c:	e7c3      	b.n	80080e6 <rshift+0x28>
 800815e:	4623      	mov	r3, r4
 8008160:	e7e1      	b.n	8008126 <rshift+0x68>

08008162 <__hexdig_fun>:
 8008162:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008166:	2b09      	cmp	r3, #9
 8008168:	d802      	bhi.n	8008170 <__hexdig_fun+0xe>
 800816a:	3820      	subs	r0, #32
 800816c:	b2c0      	uxtb	r0, r0
 800816e:	4770      	bx	lr
 8008170:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008174:	2b05      	cmp	r3, #5
 8008176:	d801      	bhi.n	800817c <__hexdig_fun+0x1a>
 8008178:	3847      	subs	r0, #71	; 0x47
 800817a:	e7f7      	b.n	800816c <__hexdig_fun+0xa>
 800817c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008180:	2b05      	cmp	r3, #5
 8008182:	d801      	bhi.n	8008188 <__hexdig_fun+0x26>
 8008184:	3827      	subs	r0, #39	; 0x27
 8008186:	e7f1      	b.n	800816c <__hexdig_fun+0xa>
 8008188:	2000      	movs	r0, #0
 800818a:	4770      	bx	lr

0800818c <__gethex>:
 800818c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008190:	ed2d 8b02 	vpush	{d8}
 8008194:	b089      	sub	sp, #36	; 0x24
 8008196:	ee08 0a10 	vmov	s16, r0
 800819a:	9304      	str	r3, [sp, #16]
 800819c:	4bb4      	ldr	r3, [pc, #720]	; (8008470 <__gethex+0x2e4>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	9301      	str	r3, [sp, #4]
 80081a2:	4618      	mov	r0, r3
 80081a4:	468b      	mov	fp, r1
 80081a6:	4690      	mov	r8, r2
 80081a8:	f7f8 f822 	bl	80001f0 <strlen>
 80081ac:	9b01      	ldr	r3, [sp, #4]
 80081ae:	f8db 2000 	ldr.w	r2, [fp]
 80081b2:	4403      	add	r3, r0
 80081b4:	4682      	mov	sl, r0
 80081b6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80081ba:	9305      	str	r3, [sp, #20]
 80081bc:	1c93      	adds	r3, r2, #2
 80081be:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80081c2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80081c6:	32fe      	adds	r2, #254	; 0xfe
 80081c8:	18d1      	adds	r1, r2, r3
 80081ca:	461f      	mov	r7, r3
 80081cc:	f813 0b01 	ldrb.w	r0, [r3], #1
 80081d0:	9100      	str	r1, [sp, #0]
 80081d2:	2830      	cmp	r0, #48	; 0x30
 80081d4:	d0f8      	beq.n	80081c8 <__gethex+0x3c>
 80081d6:	f7ff ffc4 	bl	8008162 <__hexdig_fun>
 80081da:	4604      	mov	r4, r0
 80081dc:	2800      	cmp	r0, #0
 80081de:	d13a      	bne.n	8008256 <__gethex+0xca>
 80081e0:	9901      	ldr	r1, [sp, #4]
 80081e2:	4652      	mov	r2, sl
 80081e4:	4638      	mov	r0, r7
 80081e6:	f001 fbd2 	bl	800998e <strncmp>
 80081ea:	4605      	mov	r5, r0
 80081ec:	2800      	cmp	r0, #0
 80081ee:	d168      	bne.n	80082c2 <__gethex+0x136>
 80081f0:	f817 000a 	ldrb.w	r0, [r7, sl]
 80081f4:	eb07 060a 	add.w	r6, r7, sl
 80081f8:	f7ff ffb3 	bl	8008162 <__hexdig_fun>
 80081fc:	2800      	cmp	r0, #0
 80081fe:	d062      	beq.n	80082c6 <__gethex+0x13a>
 8008200:	4633      	mov	r3, r6
 8008202:	7818      	ldrb	r0, [r3, #0]
 8008204:	2830      	cmp	r0, #48	; 0x30
 8008206:	461f      	mov	r7, r3
 8008208:	f103 0301 	add.w	r3, r3, #1
 800820c:	d0f9      	beq.n	8008202 <__gethex+0x76>
 800820e:	f7ff ffa8 	bl	8008162 <__hexdig_fun>
 8008212:	2301      	movs	r3, #1
 8008214:	fab0 f480 	clz	r4, r0
 8008218:	0964      	lsrs	r4, r4, #5
 800821a:	4635      	mov	r5, r6
 800821c:	9300      	str	r3, [sp, #0]
 800821e:	463a      	mov	r2, r7
 8008220:	4616      	mov	r6, r2
 8008222:	3201      	adds	r2, #1
 8008224:	7830      	ldrb	r0, [r6, #0]
 8008226:	f7ff ff9c 	bl	8008162 <__hexdig_fun>
 800822a:	2800      	cmp	r0, #0
 800822c:	d1f8      	bne.n	8008220 <__gethex+0x94>
 800822e:	9901      	ldr	r1, [sp, #4]
 8008230:	4652      	mov	r2, sl
 8008232:	4630      	mov	r0, r6
 8008234:	f001 fbab 	bl	800998e <strncmp>
 8008238:	b980      	cbnz	r0, 800825c <__gethex+0xd0>
 800823a:	b94d      	cbnz	r5, 8008250 <__gethex+0xc4>
 800823c:	eb06 050a 	add.w	r5, r6, sl
 8008240:	462a      	mov	r2, r5
 8008242:	4616      	mov	r6, r2
 8008244:	3201      	adds	r2, #1
 8008246:	7830      	ldrb	r0, [r6, #0]
 8008248:	f7ff ff8b 	bl	8008162 <__hexdig_fun>
 800824c:	2800      	cmp	r0, #0
 800824e:	d1f8      	bne.n	8008242 <__gethex+0xb6>
 8008250:	1bad      	subs	r5, r5, r6
 8008252:	00ad      	lsls	r5, r5, #2
 8008254:	e004      	b.n	8008260 <__gethex+0xd4>
 8008256:	2400      	movs	r4, #0
 8008258:	4625      	mov	r5, r4
 800825a:	e7e0      	b.n	800821e <__gethex+0x92>
 800825c:	2d00      	cmp	r5, #0
 800825e:	d1f7      	bne.n	8008250 <__gethex+0xc4>
 8008260:	7833      	ldrb	r3, [r6, #0]
 8008262:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008266:	2b50      	cmp	r3, #80	; 0x50
 8008268:	d13b      	bne.n	80082e2 <__gethex+0x156>
 800826a:	7873      	ldrb	r3, [r6, #1]
 800826c:	2b2b      	cmp	r3, #43	; 0x2b
 800826e:	d02c      	beq.n	80082ca <__gethex+0x13e>
 8008270:	2b2d      	cmp	r3, #45	; 0x2d
 8008272:	d02e      	beq.n	80082d2 <__gethex+0x146>
 8008274:	1c71      	adds	r1, r6, #1
 8008276:	f04f 0900 	mov.w	r9, #0
 800827a:	7808      	ldrb	r0, [r1, #0]
 800827c:	f7ff ff71 	bl	8008162 <__hexdig_fun>
 8008280:	1e43      	subs	r3, r0, #1
 8008282:	b2db      	uxtb	r3, r3
 8008284:	2b18      	cmp	r3, #24
 8008286:	d82c      	bhi.n	80082e2 <__gethex+0x156>
 8008288:	f1a0 0210 	sub.w	r2, r0, #16
 800828c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008290:	f7ff ff67 	bl	8008162 <__hexdig_fun>
 8008294:	1e43      	subs	r3, r0, #1
 8008296:	b2db      	uxtb	r3, r3
 8008298:	2b18      	cmp	r3, #24
 800829a:	d91d      	bls.n	80082d8 <__gethex+0x14c>
 800829c:	f1b9 0f00 	cmp.w	r9, #0
 80082a0:	d000      	beq.n	80082a4 <__gethex+0x118>
 80082a2:	4252      	negs	r2, r2
 80082a4:	4415      	add	r5, r2
 80082a6:	f8cb 1000 	str.w	r1, [fp]
 80082aa:	b1e4      	cbz	r4, 80082e6 <__gethex+0x15a>
 80082ac:	9b00      	ldr	r3, [sp, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	bf14      	ite	ne
 80082b2:	2700      	movne	r7, #0
 80082b4:	2706      	moveq	r7, #6
 80082b6:	4638      	mov	r0, r7
 80082b8:	b009      	add	sp, #36	; 0x24
 80082ba:	ecbd 8b02 	vpop	{d8}
 80082be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082c2:	463e      	mov	r6, r7
 80082c4:	4625      	mov	r5, r4
 80082c6:	2401      	movs	r4, #1
 80082c8:	e7ca      	b.n	8008260 <__gethex+0xd4>
 80082ca:	f04f 0900 	mov.w	r9, #0
 80082ce:	1cb1      	adds	r1, r6, #2
 80082d0:	e7d3      	b.n	800827a <__gethex+0xee>
 80082d2:	f04f 0901 	mov.w	r9, #1
 80082d6:	e7fa      	b.n	80082ce <__gethex+0x142>
 80082d8:	230a      	movs	r3, #10
 80082da:	fb03 0202 	mla	r2, r3, r2, r0
 80082de:	3a10      	subs	r2, #16
 80082e0:	e7d4      	b.n	800828c <__gethex+0x100>
 80082e2:	4631      	mov	r1, r6
 80082e4:	e7df      	b.n	80082a6 <__gethex+0x11a>
 80082e6:	1bf3      	subs	r3, r6, r7
 80082e8:	3b01      	subs	r3, #1
 80082ea:	4621      	mov	r1, r4
 80082ec:	2b07      	cmp	r3, #7
 80082ee:	dc0b      	bgt.n	8008308 <__gethex+0x17c>
 80082f0:	ee18 0a10 	vmov	r0, s16
 80082f4:	f000 fa82 	bl	80087fc <_Balloc>
 80082f8:	4604      	mov	r4, r0
 80082fa:	b940      	cbnz	r0, 800830e <__gethex+0x182>
 80082fc:	4b5d      	ldr	r3, [pc, #372]	; (8008474 <__gethex+0x2e8>)
 80082fe:	4602      	mov	r2, r0
 8008300:	21de      	movs	r1, #222	; 0xde
 8008302:	485d      	ldr	r0, [pc, #372]	; (8008478 <__gethex+0x2ec>)
 8008304:	f001 fc38 	bl	8009b78 <__assert_func>
 8008308:	3101      	adds	r1, #1
 800830a:	105b      	asrs	r3, r3, #1
 800830c:	e7ee      	b.n	80082ec <__gethex+0x160>
 800830e:	f100 0914 	add.w	r9, r0, #20
 8008312:	f04f 0b00 	mov.w	fp, #0
 8008316:	f1ca 0301 	rsb	r3, sl, #1
 800831a:	f8cd 9008 	str.w	r9, [sp, #8]
 800831e:	f8cd b000 	str.w	fp, [sp]
 8008322:	9306      	str	r3, [sp, #24]
 8008324:	42b7      	cmp	r7, r6
 8008326:	d340      	bcc.n	80083aa <__gethex+0x21e>
 8008328:	9802      	ldr	r0, [sp, #8]
 800832a:	9b00      	ldr	r3, [sp, #0]
 800832c:	f840 3b04 	str.w	r3, [r0], #4
 8008330:	eba0 0009 	sub.w	r0, r0, r9
 8008334:	1080      	asrs	r0, r0, #2
 8008336:	0146      	lsls	r6, r0, #5
 8008338:	6120      	str	r0, [r4, #16]
 800833a:	4618      	mov	r0, r3
 800833c:	f000 fb50 	bl	80089e0 <__hi0bits>
 8008340:	1a30      	subs	r0, r6, r0
 8008342:	f8d8 6000 	ldr.w	r6, [r8]
 8008346:	42b0      	cmp	r0, r6
 8008348:	dd63      	ble.n	8008412 <__gethex+0x286>
 800834a:	1b87      	subs	r7, r0, r6
 800834c:	4639      	mov	r1, r7
 800834e:	4620      	mov	r0, r4
 8008350:	f000 fef4 	bl	800913c <__any_on>
 8008354:	4682      	mov	sl, r0
 8008356:	b1a8      	cbz	r0, 8008384 <__gethex+0x1f8>
 8008358:	1e7b      	subs	r3, r7, #1
 800835a:	1159      	asrs	r1, r3, #5
 800835c:	f003 021f 	and.w	r2, r3, #31
 8008360:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008364:	f04f 0a01 	mov.w	sl, #1
 8008368:	fa0a f202 	lsl.w	r2, sl, r2
 800836c:	420a      	tst	r2, r1
 800836e:	d009      	beq.n	8008384 <__gethex+0x1f8>
 8008370:	4553      	cmp	r3, sl
 8008372:	dd05      	ble.n	8008380 <__gethex+0x1f4>
 8008374:	1eb9      	subs	r1, r7, #2
 8008376:	4620      	mov	r0, r4
 8008378:	f000 fee0 	bl	800913c <__any_on>
 800837c:	2800      	cmp	r0, #0
 800837e:	d145      	bne.n	800840c <__gethex+0x280>
 8008380:	f04f 0a02 	mov.w	sl, #2
 8008384:	4639      	mov	r1, r7
 8008386:	4620      	mov	r0, r4
 8008388:	f7ff fe99 	bl	80080be <rshift>
 800838c:	443d      	add	r5, r7
 800838e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008392:	42ab      	cmp	r3, r5
 8008394:	da4c      	bge.n	8008430 <__gethex+0x2a4>
 8008396:	ee18 0a10 	vmov	r0, s16
 800839a:	4621      	mov	r1, r4
 800839c:	f000 fa6e 	bl	800887c <_Bfree>
 80083a0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80083a2:	2300      	movs	r3, #0
 80083a4:	6013      	str	r3, [r2, #0]
 80083a6:	27a3      	movs	r7, #163	; 0xa3
 80083a8:	e785      	b.n	80082b6 <__gethex+0x12a>
 80083aa:	1e73      	subs	r3, r6, #1
 80083ac:	9a05      	ldr	r2, [sp, #20]
 80083ae:	9303      	str	r3, [sp, #12]
 80083b0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d019      	beq.n	80083ec <__gethex+0x260>
 80083b8:	f1bb 0f20 	cmp.w	fp, #32
 80083bc:	d107      	bne.n	80083ce <__gethex+0x242>
 80083be:	9b02      	ldr	r3, [sp, #8]
 80083c0:	9a00      	ldr	r2, [sp, #0]
 80083c2:	f843 2b04 	str.w	r2, [r3], #4
 80083c6:	9302      	str	r3, [sp, #8]
 80083c8:	2300      	movs	r3, #0
 80083ca:	9300      	str	r3, [sp, #0]
 80083cc:	469b      	mov	fp, r3
 80083ce:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80083d2:	f7ff fec6 	bl	8008162 <__hexdig_fun>
 80083d6:	9b00      	ldr	r3, [sp, #0]
 80083d8:	f000 000f 	and.w	r0, r0, #15
 80083dc:	fa00 f00b 	lsl.w	r0, r0, fp
 80083e0:	4303      	orrs	r3, r0
 80083e2:	9300      	str	r3, [sp, #0]
 80083e4:	f10b 0b04 	add.w	fp, fp, #4
 80083e8:	9b03      	ldr	r3, [sp, #12]
 80083ea:	e00d      	b.n	8008408 <__gethex+0x27c>
 80083ec:	9b03      	ldr	r3, [sp, #12]
 80083ee:	9a06      	ldr	r2, [sp, #24]
 80083f0:	4413      	add	r3, r2
 80083f2:	42bb      	cmp	r3, r7
 80083f4:	d3e0      	bcc.n	80083b8 <__gethex+0x22c>
 80083f6:	4618      	mov	r0, r3
 80083f8:	9901      	ldr	r1, [sp, #4]
 80083fa:	9307      	str	r3, [sp, #28]
 80083fc:	4652      	mov	r2, sl
 80083fe:	f001 fac6 	bl	800998e <strncmp>
 8008402:	9b07      	ldr	r3, [sp, #28]
 8008404:	2800      	cmp	r0, #0
 8008406:	d1d7      	bne.n	80083b8 <__gethex+0x22c>
 8008408:	461e      	mov	r6, r3
 800840a:	e78b      	b.n	8008324 <__gethex+0x198>
 800840c:	f04f 0a03 	mov.w	sl, #3
 8008410:	e7b8      	b.n	8008384 <__gethex+0x1f8>
 8008412:	da0a      	bge.n	800842a <__gethex+0x29e>
 8008414:	1a37      	subs	r7, r6, r0
 8008416:	4621      	mov	r1, r4
 8008418:	ee18 0a10 	vmov	r0, s16
 800841c:	463a      	mov	r2, r7
 800841e:	f000 fc49 	bl	8008cb4 <__lshift>
 8008422:	1bed      	subs	r5, r5, r7
 8008424:	4604      	mov	r4, r0
 8008426:	f100 0914 	add.w	r9, r0, #20
 800842a:	f04f 0a00 	mov.w	sl, #0
 800842e:	e7ae      	b.n	800838e <__gethex+0x202>
 8008430:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008434:	42a8      	cmp	r0, r5
 8008436:	dd72      	ble.n	800851e <__gethex+0x392>
 8008438:	1b45      	subs	r5, r0, r5
 800843a:	42ae      	cmp	r6, r5
 800843c:	dc36      	bgt.n	80084ac <__gethex+0x320>
 800843e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008442:	2b02      	cmp	r3, #2
 8008444:	d02a      	beq.n	800849c <__gethex+0x310>
 8008446:	2b03      	cmp	r3, #3
 8008448:	d02c      	beq.n	80084a4 <__gethex+0x318>
 800844a:	2b01      	cmp	r3, #1
 800844c:	d11c      	bne.n	8008488 <__gethex+0x2fc>
 800844e:	42ae      	cmp	r6, r5
 8008450:	d11a      	bne.n	8008488 <__gethex+0x2fc>
 8008452:	2e01      	cmp	r6, #1
 8008454:	d112      	bne.n	800847c <__gethex+0x2f0>
 8008456:	9a04      	ldr	r2, [sp, #16]
 8008458:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800845c:	6013      	str	r3, [r2, #0]
 800845e:	2301      	movs	r3, #1
 8008460:	6123      	str	r3, [r4, #16]
 8008462:	f8c9 3000 	str.w	r3, [r9]
 8008466:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008468:	2762      	movs	r7, #98	; 0x62
 800846a:	601c      	str	r4, [r3, #0]
 800846c:	e723      	b.n	80082b6 <__gethex+0x12a>
 800846e:	bf00      	nop
 8008470:	0800a3a4 	.word	0x0800a3a4
 8008474:	0800a2c8 	.word	0x0800a2c8
 8008478:	0800a33c 	.word	0x0800a33c
 800847c:	1e71      	subs	r1, r6, #1
 800847e:	4620      	mov	r0, r4
 8008480:	f000 fe5c 	bl	800913c <__any_on>
 8008484:	2800      	cmp	r0, #0
 8008486:	d1e6      	bne.n	8008456 <__gethex+0x2ca>
 8008488:	ee18 0a10 	vmov	r0, s16
 800848c:	4621      	mov	r1, r4
 800848e:	f000 f9f5 	bl	800887c <_Bfree>
 8008492:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008494:	2300      	movs	r3, #0
 8008496:	6013      	str	r3, [r2, #0]
 8008498:	2750      	movs	r7, #80	; 0x50
 800849a:	e70c      	b.n	80082b6 <__gethex+0x12a>
 800849c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d1f2      	bne.n	8008488 <__gethex+0x2fc>
 80084a2:	e7d8      	b.n	8008456 <__gethex+0x2ca>
 80084a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d1d5      	bne.n	8008456 <__gethex+0x2ca>
 80084aa:	e7ed      	b.n	8008488 <__gethex+0x2fc>
 80084ac:	1e6f      	subs	r7, r5, #1
 80084ae:	f1ba 0f00 	cmp.w	sl, #0
 80084b2:	d131      	bne.n	8008518 <__gethex+0x38c>
 80084b4:	b127      	cbz	r7, 80084c0 <__gethex+0x334>
 80084b6:	4639      	mov	r1, r7
 80084b8:	4620      	mov	r0, r4
 80084ba:	f000 fe3f 	bl	800913c <__any_on>
 80084be:	4682      	mov	sl, r0
 80084c0:	117b      	asrs	r3, r7, #5
 80084c2:	2101      	movs	r1, #1
 80084c4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80084c8:	f007 071f 	and.w	r7, r7, #31
 80084cc:	fa01 f707 	lsl.w	r7, r1, r7
 80084d0:	421f      	tst	r7, r3
 80084d2:	4629      	mov	r1, r5
 80084d4:	4620      	mov	r0, r4
 80084d6:	bf18      	it	ne
 80084d8:	f04a 0a02 	orrne.w	sl, sl, #2
 80084dc:	1b76      	subs	r6, r6, r5
 80084de:	f7ff fdee 	bl	80080be <rshift>
 80084e2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80084e6:	2702      	movs	r7, #2
 80084e8:	f1ba 0f00 	cmp.w	sl, #0
 80084ec:	d048      	beq.n	8008580 <__gethex+0x3f4>
 80084ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80084f2:	2b02      	cmp	r3, #2
 80084f4:	d015      	beq.n	8008522 <__gethex+0x396>
 80084f6:	2b03      	cmp	r3, #3
 80084f8:	d017      	beq.n	800852a <__gethex+0x39e>
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d109      	bne.n	8008512 <__gethex+0x386>
 80084fe:	f01a 0f02 	tst.w	sl, #2
 8008502:	d006      	beq.n	8008512 <__gethex+0x386>
 8008504:	f8d9 0000 	ldr.w	r0, [r9]
 8008508:	ea4a 0a00 	orr.w	sl, sl, r0
 800850c:	f01a 0f01 	tst.w	sl, #1
 8008510:	d10e      	bne.n	8008530 <__gethex+0x3a4>
 8008512:	f047 0710 	orr.w	r7, r7, #16
 8008516:	e033      	b.n	8008580 <__gethex+0x3f4>
 8008518:	f04f 0a01 	mov.w	sl, #1
 800851c:	e7d0      	b.n	80084c0 <__gethex+0x334>
 800851e:	2701      	movs	r7, #1
 8008520:	e7e2      	b.n	80084e8 <__gethex+0x35c>
 8008522:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008524:	f1c3 0301 	rsb	r3, r3, #1
 8008528:	9315      	str	r3, [sp, #84]	; 0x54
 800852a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800852c:	2b00      	cmp	r3, #0
 800852e:	d0f0      	beq.n	8008512 <__gethex+0x386>
 8008530:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008534:	f104 0314 	add.w	r3, r4, #20
 8008538:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800853c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008540:	f04f 0c00 	mov.w	ip, #0
 8008544:	4618      	mov	r0, r3
 8008546:	f853 2b04 	ldr.w	r2, [r3], #4
 800854a:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800854e:	d01c      	beq.n	800858a <__gethex+0x3fe>
 8008550:	3201      	adds	r2, #1
 8008552:	6002      	str	r2, [r0, #0]
 8008554:	2f02      	cmp	r7, #2
 8008556:	f104 0314 	add.w	r3, r4, #20
 800855a:	d13f      	bne.n	80085dc <__gethex+0x450>
 800855c:	f8d8 2000 	ldr.w	r2, [r8]
 8008560:	3a01      	subs	r2, #1
 8008562:	42b2      	cmp	r2, r6
 8008564:	d10a      	bne.n	800857c <__gethex+0x3f0>
 8008566:	1171      	asrs	r1, r6, #5
 8008568:	2201      	movs	r2, #1
 800856a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800856e:	f006 061f 	and.w	r6, r6, #31
 8008572:	fa02 f606 	lsl.w	r6, r2, r6
 8008576:	421e      	tst	r6, r3
 8008578:	bf18      	it	ne
 800857a:	4617      	movne	r7, r2
 800857c:	f047 0720 	orr.w	r7, r7, #32
 8008580:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008582:	601c      	str	r4, [r3, #0]
 8008584:	9b04      	ldr	r3, [sp, #16]
 8008586:	601d      	str	r5, [r3, #0]
 8008588:	e695      	b.n	80082b6 <__gethex+0x12a>
 800858a:	4299      	cmp	r1, r3
 800858c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008590:	d8d8      	bhi.n	8008544 <__gethex+0x3b8>
 8008592:	68a3      	ldr	r3, [r4, #8]
 8008594:	459b      	cmp	fp, r3
 8008596:	db19      	blt.n	80085cc <__gethex+0x440>
 8008598:	6861      	ldr	r1, [r4, #4]
 800859a:	ee18 0a10 	vmov	r0, s16
 800859e:	3101      	adds	r1, #1
 80085a0:	f000 f92c 	bl	80087fc <_Balloc>
 80085a4:	4681      	mov	r9, r0
 80085a6:	b918      	cbnz	r0, 80085b0 <__gethex+0x424>
 80085a8:	4b1a      	ldr	r3, [pc, #104]	; (8008614 <__gethex+0x488>)
 80085aa:	4602      	mov	r2, r0
 80085ac:	2184      	movs	r1, #132	; 0x84
 80085ae:	e6a8      	b.n	8008302 <__gethex+0x176>
 80085b0:	6922      	ldr	r2, [r4, #16]
 80085b2:	3202      	adds	r2, #2
 80085b4:	f104 010c 	add.w	r1, r4, #12
 80085b8:	0092      	lsls	r2, r2, #2
 80085ba:	300c      	adds	r0, #12
 80085bc:	f000 f910 	bl	80087e0 <memcpy>
 80085c0:	4621      	mov	r1, r4
 80085c2:	ee18 0a10 	vmov	r0, s16
 80085c6:	f000 f959 	bl	800887c <_Bfree>
 80085ca:	464c      	mov	r4, r9
 80085cc:	6923      	ldr	r3, [r4, #16]
 80085ce:	1c5a      	adds	r2, r3, #1
 80085d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80085d4:	6122      	str	r2, [r4, #16]
 80085d6:	2201      	movs	r2, #1
 80085d8:	615a      	str	r2, [r3, #20]
 80085da:	e7bb      	b.n	8008554 <__gethex+0x3c8>
 80085dc:	6922      	ldr	r2, [r4, #16]
 80085de:	455a      	cmp	r2, fp
 80085e0:	dd0b      	ble.n	80085fa <__gethex+0x46e>
 80085e2:	2101      	movs	r1, #1
 80085e4:	4620      	mov	r0, r4
 80085e6:	f7ff fd6a 	bl	80080be <rshift>
 80085ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80085ee:	3501      	adds	r5, #1
 80085f0:	42ab      	cmp	r3, r5
 80085f2:	f6ff aed0 	blt.w	8008396 <__gethex+0x20a>
 80085f6:	2701      	movs	r7, #1
 80085f8:	e7c0      	b.n	800857c <__gethex+0x3f0>
 80085fa:	f016 061f 	ands.w	r6, r6, #31
 80085fe:	d0fa      	beq.n	80085f6 <__gethex+0x46a>
 8008600:	4453      	add	r3, sl
 8008602:	f1c6 0620 	rsb	r6, r6, #32
 8008606:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800860a:	f000 f9e9 	bl	80089e0 <__hi0bits>
 800860e:	42b0      	cmp	r0, r6
 8008610:	dbe7      	blt.n	80085e2 <__gethex+0x456>
 8008612:	e7f0      	b.n	80085f6 <__gethex+0x46a>
 8008614:	0800a2c8 	.word	0x0800a2c8

08008618 <L_shift>:
 8008618:	f1c2 0208 	rsb	r2, r2, #8
 800861c:	0092      	lsls	r2, r2, #2
 800861e:	b570      	push	{r4, r5, r6, lr}
 8008620:	f1c2 0620 	rsb	r6, r2, #32
 8008624:	6843      	ldr	r3, [r0, #4]
 8008626:	6804      	ldr	r4, [r0, #0]
 8008628:	fa03 f506 	lsl.w	r5, r3, r6
 800862c:	432c      	orrs	r4, r5
 800862e:	40d3      	lsrs	r3, r2
 8008630:	6004      	str	r4, [r0, #0]
 8008632:	f840 3f04 	str.w	r3, [r0, #4]!
 8008636:	4288      	cmp	r0, r1
 8008638:	d3f4      	bcc.n	8008624 <L_shift+0xc>
 800863a:	bd70      	pop	{r4, r5, r6, pc}

0800863c <__match>:
 800863c:	b530      	push	{r4, r5, lr}
 800863e:	6803      	ldr	r3, [r0, #0]
 8008640:	3301      	adds	r3, #1
 8008642:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008646:	b914      	cbnz	r4, 800864e <__match+0x12>
 8008648:	6003      	str	r3, [r0, #0]
 800864a:	2001      	movs	r0, #1
 800864c:	bd30      	pop	{r4, r5, pc}
 800864e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008652:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008656:	2d19      	cmp	r5, #25
 8008658:	bf98      	it	ls
 800865a:	3220      	addls	r2, #32
 800865c:	42a2      	cmp	r2, r4
 800865e:	d0f0      	beq.n	8008642 <__match+0x6>
 8008660:	2000      	movs	r0, #0
 8008662:	e7f3      	b.n	800864c <__match+0x10>

08008664 <__hexnan>:
 8008664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008668:	680b      	ldr	r3, [r1, #0]
 800866a:	115e      	asrs	r6, r3, #5
 800866c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008670:	f013 031f 	ands.w	r3, r3, #31
 8008674:	b087      	sub	sp, #28
 8008676:	bf18      	it	ne
 8008678:	3604      	addne	r6, #4
 800867a:	2500      	movs	r5, #0
 800867c:	1f37      	subs	r7, r6, #4
 800867e:	4690      	mov	r8, r2
 8008680:	6802      	ldr	r2, [r0, #0]
 8008682:	9301      	str	r3, [sp, #4]
 8008684:	4682      	mov	sl, r0
 8008686:	f846 5c04 	str.w	r5, [r6, #-4]
 800868a:	46b9      	mov	r9, r7
 800868c:	463c      	mov	r4, r7
 800868e:	9502      	str	r5, [sp, #8]
 8008690:	46ab      	mov	fp, r5
 8008692:	7851      	ldrb	r1, [r2, #1]
 8008694:	1c53      	adds	r3, r2, #1
 8008696:	9303      	str	r3, [sp, #12]
 8008698:	b341      	cbz	r1, 80086ec <__hexnan+0x88>
 800869a:	4608      	mov	r0, r1
 800869c:	9205      	str	r2, [sp, #20]
 800869e:	9104      	str	r1, [sp, #16]
 80086a0:	f7ff fd5f 	bl	8008162 <__hexdig_fun>
 80086a4:	2800      	cmp	r0, #0
 80086a6:	d14f      	bne.n	8008748 <__hexnan+0xe4>
 80086a8:	9904      	ldr	r1, [sp, #16]
 80086aa:	9a05      	ldr	r2, [sp, #20]
 80086ac:	2920      	cmp	r1, #32
 80086ae:	d818      	bhi.n	80086e2 <__hexnan+0x7e>
 80086b0:	9b02      	ldr	r3, [sp, #8]
 80086b2:	459b      	cmp	fp, r3
 80086b4:	dd13      	ble.n	80086de <__hexnan+0x7a>
 80086b6:	454c      	cmp	r4, r9
 80086b8:	d206      	bcs.n	80086c8 <__hexnan+0x64>
 80086ba:	2d07      	cmp	r5, #7
 80086bc:	dc04      	bgt.n	80086c8 <__hexnan+0x64>
 80086be:	462a      	mov	r2, r5
 80086c0:	4649      	mov	r1, r9
 80086c2:	4620      	mov	r0, r4
 80086c4:	f7ff ffa8 	bl	8008618 <L_shift>
 80086c8:	4544      	cmp	r4, r8
 80086ca:	d950      	bls.n	800876e <__hexnan+0x10a>
 80086cc:	2300      	movs	r3, #0
 80086ce:	f1a4 0904 	sub.w	r9, r4, #4
 80086d2:	f844 3c04 	str.w	r3, [r4, #-4]
 80086d6:	f8cd b008 	str.w	fp, [sp, #8]
 80086da:	464c      	mov	r4, r9
 80086dc:	461d      	mov	r5, r3
 80086de:	9a03      	ldr	r2, [sp, #12]
 80086e0:	e7d7      	b.n	8008692 <__hexnan+0x2e>
 80086e2:	2929      	cmp	r1, #41	; 0x29
 80086e4:	d156      	bne.n	8008794 <__hexnan+0x130>
 80086e6:	3202      	adds	r2, #2
 80086e8:	f8ca 2000 	str.w	r2, [sl]
 80086ec:	f1bb 0f00 	cmp.w	fp, #0
 80086f0:	d050      	beq.n	8008794 <__hexnan+0x130>
 80086f2:	454c      	cmp	r4, r9
 80086f4:	d206      	bcs.n	8008704 <__hexnan+0xa0>
 80086f6:	2d07      	cmp	r5, #7
 80086f8:	dc04      	bgt.n	8008704 <__hexnan+0xa0>
 80086fa:	462a      	mov	r2, r5
 80086fc:	4649      	mov	r1, r9
 80086fe:	4620      	mov	r0, r4
 8008700:	f7ff ff8a 	bl	8008618 <L_shift>
 8008704:	4544      	cmp	r4, r8
 8008706:	d934      	bls.n	8008772 <__hexnan+0x10e>
 8008708:	f1a8 0204 	sub.w	r2, r8, #4
 800870c:	4623      	mov	r3, r4
 800870e:	f853 1b04 	ldr.w	r1, [r3], #4
 8008712:	f842 1f04 	str.w	r1, [r2, #4]!
 8008716:	429f      	cmp	r7, r3
 8008718:	d2f9      	bcs.n	800870e <__hexnan+0xaa>
 800871a:	1b3b      	subs	r3, r7, r4
 800871c:	f023 0303 	bic.w	r3, r3, #3
 8008720:	3304      	adds	r3, #4
 8008722:	3401      	adds	r4, #1
 8008724:	3e03      	subs	r6, #3
 8008726:	42b4      	cmp	r4, r6
 8008728:	bf88      	it	hi
 800872a:	2304      	movhi	r3, #4
 800872c:	4443      	add	r3, r8
 800872e:	2200      	movs	r2, #0
 8008730:	f843 2b04 	str.w	r2, [r3], #4
 8008734:	429f      	cmp	r7, r3
 8008736:	d2fb      	bcs.n	8008730 <__hexnan+0xcc>
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	b91b      	cbnz	r3, 8008744 <__hexnan+0xe0>
 800873c:	4547      	cmp	r7, r8
 800873e:	d127      	bne.n	8008790 <__hexnan+0x12c>
 8008740:	2301      	movs	r3, #1
 8008742:	603b      	str	r3, [r7, #0]
 8008744:	2005      	movs	r0, #5
 8008746:	e026      	b.n	8008796 <__hexnan+0x132>
 8008748:	3501      	adds	r5, #1
 800874a:	2d08      	cmp	r5, #8
 800874c:	f10b 0b01 	add.w	fp, fp, #1
 8008750:	dd06      	ble.n	8008760 <__hexnan+0xfc>
 8008752:	4544      	cmp	r4, r8
 8008754:	d9c3      	bls.n	80086de <__hexnan+0x7a>
 8008756:	2300      	movs	r3, #0
 8008758:	f844 3c04 	str.w	r3, [r4, #-4]
 800875c:	2501      	movs	r5, #1
 800875e:	3c04      	subs	r4, #4
 8008760:	6822      	ldr	r2, [r4, #0]
 8008762:	f000 000f 	and.w	r0, r0, #15
 8008766:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800876a:	6022      	str	r2, [r4, #0]
 800876c:	e7b7      	b.n	80086de <__hexnan+0x7a>
 800876e:	2508      	movs	r5, #8
 8008770:	e7b5      	b.n	80086de <__hexnan+0x7a>
 8008772:	9b01      	ldr	r3, [sp, #4]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d0df      	beq.n	8008738 <__hexnan+0xd4>
 8008778:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800877c:	f1c3 0320 	rsb	r3, r3, #32
 8008780:	fa22 f303 	lsr.w	r3, r2, r3
 8008784:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008788:	401a      	ands	r2, r3
 800878a:	f846 2c04 	str.w	r2, [r6, #-4]
 800878e:	e7d3      	b.n	8008738 <__hexnan+0xd4>
 8008790:	3f04      	subs	r7, #4
 8008792:	e7d1      	b.n	8008738 <__hexnan+0xd4>
 8008794:	2004      	movs	r0, #4
 8008796:	b007      	add	sp, #28
 8008798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800879c <_localeconv_r>:
 800879c:	4800      	ldr	r0, [pc, #0]	; (80087a0 <_localeconv_r+0x4>)
 800879e:	4770      	bx	lr
 80087a0:	20000164 	.word	0x20000164

080087a4 <__retarget_lock_init_recursive>:
 80087a4:	4770      	bx	lr

080087a6 <__retarget_lock_acquire_recursive>:
 80087a6:	4770      	bx	lr

080087a8 <__retarget_lock_release_recursive>:
 80087a8:	4770      	bx	lr
	...

080087ac <malloc>:
 80087ac:	4b02      	ldr	r3, [pc, #8]	; (80087b8 <malloc+0xc>)
 80087ae:	4601      	mov	r1, r0
 80087b0:	6818      	ldr	r0, [r3, #0]
 80087b2:	f000 bd67 	b.w	8009284 <_malloc_r>
 80087b6:	bf00      	nop
 80087b8:	2000000c 	.word	0x2000000c

080087bc <__ascii_mbtowc>:
 80087bc:	b082      	sub	sp, #8
 80087be:	b901      	cbnz	r1, 80087c2 <__ascii_mbtowc+0x6>
 80087c0:	a901      	add	r1, sp, #4
 80087c2:	b142      	cbz	r2, 80087d6 <__ascii_mbtowc+0x1a>
 80087c4:	b14b      	cbz	r3, 80087da <__ascii_mbtowc+0x1e>
 80087c6:	7813      	ldrb	r3, [r2, #0]
 80087c8:	600b      	str	r3, [r1, #0]
 80087ca:	7812      	ldrb	r2, [r2, #0]
 80087cc:	1e10      	subs	r0, r2, #0
 80087ce:	bf18      	it	ne
 80087d0:	2001      	movne	r0, #1
 80087d2:	b002      	add	sp, #8
 80087d4:	4770      	bx	lr
 80087d6:	4610      	mov	r0, r2
 80087d8:	e7fb      	b.n	80087d2 <__ascii_mbtowc+0x16>
 80087da:	f06f 0001 	mvn.w	r0, #1
 80087de:	e7f8      	b.n	80087d2 <__ascii_mbtowc+0x16>

080087e0 <memcpy>:
 80087e0:	440a      	add	r2, r1
 80087e2:	4291      	cmp	r1, r2
 80087e4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80087e8:	d100      	bne.n	80087ec <memcpy+0xc>
 80087ea:	4770      	bx	lr
 80087ec:	b510      	push	{r4, lr}
 80087ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087f6:	4291      	cmp	r1, r2
 80087f8:	d1f9      	bne.n	80087ee <memcpy+0xe>
 80087fa:	bd10      	pop	{r4, pc}

080087fc <_Balloc>:
 80087fc:	b570      	push	{r4, r5, r6, lr}
 80087fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008800:	4604      	mov	r4, r0
 8008802:	460d      	mov	r5, r1
 8008804:	b976      	cbnz	r6, 8008824 <_Balloc+0x28>
 8008806:	2010      	movs	r0, #16
 8008808:	f7ff ffd0 	bl	80087ac <malloc>
 800880c:	4602      	mov	r2, r0
 800880e:	6260      	str	r0, [r4, #36]	; 0x24
 8008810:	b920      	cbnz	r0, 800881c <_Balloc+0x20>
 8008812:	4b18      	ldr	r3, [pc, #96]	; (8008874 <_Balloc+0x78>)
 8008814:	4818      	ldr	r0, [pc, #96]	; (8008878 <_Balloc+0x7c>)
 8008816:	2166      	movs	r1, #102	; 0x66
 8008818:	f001 f9ae 	bl	8009b78 <__assert_func>
 800881c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008820:	6006      	str	r6, [r0, #0]
 8008822:	60c6      	str	r6, [r0, #12]
 8008824:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008826:	68f3      	ldr	r3, [r6, #12]
 8008828:	b183      	cbz	r3, 800884c <_Balloc+0x50>
 800882a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800882c:	68db      	ldr	r3, [r3, #12]
 800882e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008832:	b9b8      	cbnz	r0, 8008864 <_Balloc+0x68>
 8008834:	2101      	movs	r1, #1
 8008836:	fa01 f605 	lsl.w	r6, r1, r5
 800883a:	1d72      	adds	r2, r6, #5
 800883c:	0092      	lsls	r2, r2, #2
 800883e:	4620      	mov	r0, r4
 8008840:	f000 fc9d 	bl	800917e <_calloc_r>
 8008844:	b160      	cbz	r0, 8008860 <_Balloc+0x64>
 8008846:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800884a:	e00e      	b.n	800886a <_Balloc+0x6e>
 800884c:	2221      	movs	r2, #33	; 0x21
 800884e:	2104      	movs	r1, #4
 8008850:	4620      	mov	r0, r4
 8008852:	f000 fc94 	bl	800917e <_calloc_r>
 8008856:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008858:	60f0      	str	r0, [r6, #12]
 800885a:	68db      	ldr	r3, [r3, #12]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d1e4      	bne.n	800882a <_Balloc+0x2e>
 8008860:	2000      	movs	r0, #0
 8008862:	bd70      	pop	{r4, r5, r6, pc}
 8008864:	6802      	ldr	r2, [r0, #0]
 8008866:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800886a:	2300      	movs	r3, #0
 800886c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008870:	e7f7      	b.n	8008862 <_Balloc+0x66>
 8008872:	bf00      	nop
 8008874:	0800a256 	.word	0x0800a256
 8008878:	0800a3b8 	.word	0x0800a3b8

0800887c <_Bfree>:
 800887c:	b570      	push	{r4, r5, r6, lr}
 800887e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008880:	4605      	mov	r5, r0
 8008882:	460c      	mov	r4, r1
 8008884:	b976      	cbnz	r6, 80088a4 <_Bfree+0x28>
 8008886:	2010      	movs	r0, #16
 8008888:	f7ff ff90 	bl	80087ac <malloc>
 800888c:	4602      	mov	r2, r0
 800888e:	6268      	str	r0, [r5, #36]	; 0x24
 8008890:	b920      	cbnz	r0, 800889c <_Bfree+0x20>
 8008892:	4b09      	ldr	r3, [pc, #36]	; (80088b8 <_Bfree+0x3c>)
 8008894:	4809      	ldr	r0, [pc, #36]	; (80088bc <_Bfree+0x40>)
 8008896:	218a      	movs	r1, #138	; 0x8a
 8008898:	f001 f96e 	bl	8009b78 <__assert_func>
 800889c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088a0:	6006      	str	r6, [r0, #0]
 80088a2:	60c6      	str	r6, [r0, #12]
 80088a4:	b13c      	cbz	r4, 80088b6 <_Bfree+0x3a>
 80088a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80088a8:	6862      	ldr	r2, [r4, #4]
 80088aa:	68db      	ldr	r3, [r3, #12]
 80088ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088b0:	6021      	str	r1, [r4, #0]
 80088b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80088b6:	bd70      	pop	{r4, r5, r6, pc}
 80088b8:	0800a256 	.word	0x0800a256
 80088bc:	0800a3b8 	.word	0x0800a3b8

080088c0 <__multadd>:
 80088c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088c4:	690d      	ldr	r5, [r1, #16]
 80088c6:	4607      	mov	r7, r0
 80088c8:	460c      	mov	r4, r1
 80088ca:	461e      	mov	r6, r3
 80088cc:	f101 0c14 	add.w	ip, r1, #20
 80088d0:	2000      	movs	r0, #0
 80088d2:	f8dc 3000 	ldr.w	r3, [ip]
 80088d6:	b299      	uxth	r1, r3
 80088d8:	fb02 6101 	mla	r1, r2, r1, r6
 80088dc:	0c1e      	lsrs	r6, r3, #16
 80088de:	0c0b      	lsrs	r3, r1, #16
 80088e0:	fb02 3306 	mla	r3, r2, r6, r3
 80088e4:	b289      	uxth	r1, r1
 80088e6:	3001      	adds	r0, #1
 80088e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80088ec:	4285      	cmp	r5, r0
 80088ee:	f84c 1b04 	str.w	r1, [ip], #4
 80088f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80088f6:	dcec      	bgt.n	80088d2 <__multadd+0x12>
 80088f8:	b30e      	cbz	r6, 800893e <__multadd+0x7e>
 80088fa:	68a3      	ldr	r3, [r4, #8]
 80088fc:	42ab      	cmp	r3, r5
 80088fe:	dc19      	bgt.n	8008934 <__multadd+0x74>
 8008900:	6861      	ldr	r1, [r4, #4]
 8008902:	4638      	mov	r0, r7
 8008904:	3101      	adds	r1, #1
 8008906:	f7ff ff79 	bl	80087fc <_Balloc>
 800890a:	4680      	mov	r8, r0
 800890c:	b928      	cbnz	r0, 800891a <__multadd+0x5a>
 800890e:	4602      	mov	r2, r0
 8008910:	4b0c      	ldr	r3, [pc, #48]	; (8008944 <__multadd+0x84>)
 8008912:	480d      	ldr	r0, [pc, #52]	; (8008948 <__multadd+0x88>)
 8008914:	21b5      	movs	r1, #181	; 0xb5
 8008916:	f001 f92f 	bl	8009b78 <__assert_func>
 800891a:	6922      	ldr	r2, [r4, #16]
 800891c:	3202      	adds	r2, #2
 800891e:	f104 010c 	add.w	r1, r4, #12
 8008922:	0092      	lsls	r2, r2, #2
 8008924:	300c      	adds	r0, #12
 8008926:	f7ff ff5b 	bl	80087e0 <memcpy>
 800892a:	4621      	mov	r1, r4
 800892c:	4638      	mov	r0, r7
 800892e:	f7ff ffa5 	bl	800887c <_Bfree>
 8008932:	4644      	mov	r4, r8
 8008934:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008938:	3501      	adds	r5, #1
 800893a:	615e      	str	r6, [r3, #20]
 800893c:	6125      	str	r5, [r4, #16]
 800893e:	4620      	mov	r0, r4
 8008940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008944:	0800a2c8 	.word	0x0800a2c8
 8008948:	0800a3b8 	.word	0x0800a3b8

0800894c <__s2b>:
 800894c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008950:	460c      	mov	r4, r1
 8008952:	4615      	mov	r5, r2
 8008954:	461f      	mov	r7, r3
 8008956:	2209      	movs	r2, #9
 8008958:	3308      	adds	r3, #8
 800895a:	4606      	mov	r6, r0
 800895c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008960:	2100      	movs	r1, #0
 8008962:	2201      	movs	r2, #1
 8008964:	429a      	cmp	r2, r3
 8008966:	db09      	blt.n	800897c <__s2b+0x30>
 8008968:	4630      	mov	r0, r6
 800896a:	f7ff ff47 	bl	80087fc <_Balloc>
 800896e:	b940      	cbnz	r0, 8008982 <__s2b+0x36>
 8008970:	4602      	mov	r2, r0
 8008972:	4b19      	ldr	r3, [pc, #100]	; (80089d8 <__s2b+0x8c>)
 8008974:	4819      	ldr	r0, [pc, #100]	; (80089dc <__s2b+0x90>)
 8008976:	21ce      	movs	r1, #206	; 0xce
 8008978:	f001 f8fe 	bl	8009b78 <__assert_func>
 800897c:	0052      	lsls	r2, r2, #1
 800897e:	3101      	adds	r1, #1
 8008980:	e7f0      	b.n	8008964 <__s2b+0x18>
 8008982:	9b08      	ldr	r3, [sp, #32]
 8008984:	6143      	str	r3, [r0, #20]
 8008986:	2d09      	cmp	r5, #9
 8008988:	f04f 0301 	mov.w	r3, #1
 800898c:	6103      	str	r3, [r0, #16]
 800898e:	dd16      	ble.n	80089be <__s2b+0x72>
 8008990:	f104 0909 	add.w	r9, r4, #9
 8008994:	46c8      	mov	r8, r9
 8008996:	442c      	add	r4, r5
 8008998:	f818 3b01 	ldrb.w	r3, [r8], #1
 800899c:	4601      	mov	r1, r0
 800899e:	3b30      	subs	r3, #48	; 0x30
 80089a0:	220a      	movs	r2, #10
 80089a2:	4630      	mov	r0, r6
 80089a4:	f7ff ff8c 	bl	80088c0 <__multadd>
 80089a8:	45a0      	cmp	r8, r4
 80089aa:	d1f5      	bne.n	8008998 <__s2b+0x4c>
 80089ac:	f1a5 0408 	sub.w	r4, r5, #8
 80089b0:	444c      	add	r4, r9
 80089b2:	1b2d      	subs	r5, r5, r4
 80089b4:	1963      	adds	r3, r4, r5
 80089b6:	42bb      	cmp	r3, r7
 80089b8:	db04      	blt.n	80089c4 <__s2b+0x78>
 80089ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089be:	340a      	adds	r4, #10
 80089c0:	2509      	movs	r5, #9
 80089c2:	e7f6      	b.n	80089b2 <__s2b+0x66>
 80089c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80089c8:	4601      	mov	r1, r0
 80089ca:	3b30      	subs	r3, #48	; 0x30
 80089cc:	220a      	movs	r2, #10
 80089ce:	4630      	mov	r0, r6
 80089d0:	f7ff ff76 	bl	80088c0 <__multadd>
 80089d4:	e7ee      	b.n	80089b4 <__s2b+0x68>
 80089d6:	bf00      	nop
 80089d8:	0800a2c8 	.word	0x0800a2c8
 80089dc:	0800a3b8 	.word	0x0800a3b8

080089e0 <__hi0bits>:
 80089e0:	0c03      	lsrs	r3, r0, #16
 80089e2:	041b      	lsls	r3, r3, #16
 80089e4:	b9d3      	cbnz	r3, 8008a1c <__hi0bits+0x3c>
 80089e6:	0400      	lsls	r0, r0, #16
 80089e8:	2310      	movs	r3, #16
 80089ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80089ee:	bf04      	itt	eq
 80089f0:	0200      	lsleq	r0, r0, #8
 80089f2:	3308      	addeq	r3, #8
 80089f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80089f8:	bf04      	itt	eq
 80089fa:	0100      	lsleq	r0, r0, #4
 80089fc:	3304      	addeq	r3, #4
 80089fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008a02:	bf04      	itt	eq
 8008a04:	0080      	lsleq	r0, r0, #2
 8008a06:	3302      	addeq	r3, #2
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	db05      	blt.n	8008a18 <__hi0bits+0x38>
 8008a0c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008a10:	f103 0301 	add.w	r3, r3, #1
 8008a14:	bf08      	it	eq
 8008a16:	2320      	moveq	r3, #32
 8008a18:	4618      	mov	r0, r3
 8008a1a:	4770      	bx	lr
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	e7e4      	b.n	80089ea <__hi0bits+0xa>

08008a20 <__lo0bits>:
 8008a20:	6803      	ldr	r3, [r0, #0]
 8008a22:	f013 0207 	ands.w	r2, r3, #7
 8008a26:	4601      	mov	r1, r0
 8008a28:	d00b      	beq.n	8008a42 <__lo0bits+0x22>
 8008a2a:	07da      	lsls	r2, r3, #31
 8008a2c:	d423      	bmi.n	8008a76 <__lo0bits+0x56>
 8008a2e:	0798      	lsls	r0, r3, #30
 8008a30:	bf49      	itett	mi
 8008a32:	085b      	lsrmi	r3, r3, #1
 8008a34:	089b      	lsrpl	r3, r3, #2
 8008a36:	2001      	movmi	r0, #1
 8008a38:	600b      	strmi	r3, [r1, #0]
 8008a3a:	bf5c      	itt	pl
 8008a3c:	600b      	strpl	r3, [r1, #0]
 8008a3e:	2002      	movpl	r0, #2
 8008a40:	4770      	bx	lr
 8008a42:	b298      	uxth	r0, r3
 8008a44:	b9a8      	cbnz	r0, 8008a72 <__lo0bits+0x52>
 8008a46:	0c1b      	lsrs	r3, r3, #16
 8008a48:	2010      	movs	r0, #16
 8008a4a:	b2da      	uxtb	r2, r3
 8008a4c:	b90a      	cbnz	r2, 8008a52 <__lo0bits+0x32>
 8008a4e:	3008      	adds	r0, #8
 8008a50:	0a1b      	lsrs	r3, r3, #8
 8008a52:	071a      	lsls	r2, r3, #28
 8008a54:	bf04      	itt	eq
 8008a56:	091b      	lsreq	r3, r3, #4
 8008a58:	3004      	addeq	r0, #4
 8008a5a:	079a      	lsls	r2, r3, #30
 8008a5c:	bf04      	itt	eq
 8008a5e:	089b      	lsreq	r3, r3, #2
 8008a60:	3002      	addeq	r0, #2
 8008a62:	07da      	lsls	r2, r3, #31
 8008a64:	d403      	bmi.n	8008a6e <__lo0bits+0x4e>
 8008a66:	085b      	lsrs	r3, r3, #1
 8008a68:	f100 0001 	add.w	r0, r0, #1
 8008a6c:	d005      	beq.n	8008a7a <__lo0bits+0x5a>
 8008a6e:	600b      	str	r3, [r1, #0]
 8008a70:	4770      	bx	lr
 8008a72:	4610      	mov	r0, r2
 8008a74:	e7e9      	b.n	8008a4a <__lo0bits+0x2a>
 8008a76:	2000      	movs	r0, #0
 8008a78:	4770      	bx	lr
 8008a7a:	2020      	movs	r0, #32
 8008a7c:	4770      	bx	lr
	...

08008a80 <__i2b>:
 8008a80:	b510      	push	{r4, lr}
 8008a82:	460c      	mov	r4, r1
 8008a84:	2101      	movs	r1, #1
 8008a86:	f7ff feb9 	bl	80087fc <_Balloc>
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	b928      	cbnz	r0, 8008a9a <__i2b+0x1a>
 8008a8e:	4b05      	ldr	r3, [pc, #20]	; (8008aa4 <__i2b+0x24>)
 8008a90:	4805      	ldr	r0, [pc, #20]	; (8008aa8 <__i2b+0x28>)
 8008a92:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008a96:	f001 f86f 	bl	8009b78 <__assert_func>
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	6144      	str	r4, [r0, #20]
 8008a9e:	6103      	str	r3, [r0, #16]
 8008aa0:	bd10      	pop	{r4, pc}
 8008aa2:	bf00      	nop
 8008aa4:	0800a2c8 	.word	0x0800a2c8
 8008aa8:	0800a3b8 	.word	0x0800a3b8

08008aac <__multiply>:
 8008aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ab0:	4691      	mov	r9, r2
 8008ab2:	690a      	ldr	r2, [r1, #16]
 8008ab4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	bfb8      	it	lt
 8008abc:	460b      	movlt	r3, r1
 8008abe:	460c      	mov	r4, r1
 8008ac0:	bfbc      	itt	lt
 8008ac2:	464c      	movlt	r4, r9
 8008ac4:	4699      	movlt	r9, r3
 8008ac6:	6927      	ldr	r7, [r4, #16]
 8008ac8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008acc:	68a3      	ldr	r3, [r4, #8]
 8008ace:	6861      	ldr	r1, [r4, #4]
 8008ad0:	eb07 060a 	add.w	r6, r7, sl
 8008ad4:	42b3      	cmp	r3, r6
 8008ad6:	b085      	sub	sp, #20
 8008ad8:	bfb8      	it	lt
 8008ada:	3101      	addlt	r1, #1
 8008adc:	f7ff fe8e 	bl	80087fc <_Balloc>
 8008ae0:	b930      	cbnz	r0, 8008af0 <__multiply+0x44>
 8008ae2:	4602      	mov	r2, r0
 8008ae4:	4b44      	ldr	r3, [pc, #272]	; (8008bf8 <__multiply+0x14c>)
 8008ae6:	4845      	ldr	r0, [pc, #276]	; (8008bfc <__multiply+0x150>)
 8008ae8:	f240 115d 	movw	r1, #349	; 0x15d
 8008aec:	f001 f844 	bl	8009b78 <__assert_func>
 8008af0:	f100 0514 	add.w	r5, r0, #20
 8008af4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008af8:	462b      	mov	r3, r5
 8008afa:	2200      	movs	r2, #0
 8008afc:	4543      	cmp	r3, r8
 8008afe:	d321      	bcc.n	8008b44 <__multiply+0x98>
 8008b00:	f104 0314 	add.w	r3, r4, #20
 8008b04:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008b08:	f109 0314 	add.w	r3, r9, #20
 8008b0c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008b10:	9202      	str	r2, [sp, #8]
 8008b12:	1b3a      	subs	r2, r7, r4
 8008b14:	3a15      	subs	r2, #21
 8008b16:	f022 0203 	bic.w	r2, r2, #3
 8008b1a:	3204      	adds	r2, #4
 8008b1c:	f104 0115 	add.w	r1, r4, #21
 8008b20:	428f      	cmp	r7, r1
 8008b22:	bf38      	it	cc
 8008b24:	2204      	movcc	r2, #4
 8008b26:	9201      	str	r2, [sp, #4]
 8008b28:	9a02      	ldr	r2, [sp, #8]
 8008b2a:	9303      	str	r3, [sp, #12]
 8008b2c:	429a      	cmp	r2, r3
 8008b2e:	d80c      	bhi.n	8008b4a <__multiply+0x9e>
 8008b30:	2e00      	cmp	r6, #0
 8008b32:	dd03      	ble.n	8008b3c <__multiply+0x90>
 8008b34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d05a      	beq.n	8008bf2 <__multiply+0x146>
 8008b3c:	6106      	str	r6, [r0, #16]
 8008b3e:	b005      	add	sp, #20
 8008b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b44:	f843 2b04 	str.w	r2, [r3], #4
 8008b48:	e7d8      	b.n	8008afc <__multiply+0x50>
 8008b4a:	f8b3 a000 	ldrh.w	sl, [r3]
 8008b4e:	f1ba 0f00 	cmp.w	sl, #0
 8008b52:	d024      	beq.n	8008b9e <__multiply+0xf2>
 8008b54:	f104 0e14 	add.w	lr, r4, #20
 8008b58:	46a9      	mov	r9, r5
 8008b5a:	f04f 0c00 	mov.w	ip, #0
 8008b5e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008b62:	f8d9 1000 	ldr.w	r1, [r9]
 8008b66:	fa1f fb82 	uxth.w	fp, r2
 8008b6a:	b289      	uxth	r1, r1
 8008b6c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008b70:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008b74:	f8d9 2000 	ldr.w	r2, [r9]
 8008b78:	4461      	add	r1, ip
 8008b7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008b7e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008b82:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008b86:	b289      	uxth	r1, r1
 8008b88:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008b8c:	4577      	cmp	r7, lr
 8008b8e:	f849 1b04 	str.w	r1, [r9], #4
 8008b92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008b96:	d8e2      	bhi.n	8008b5e <__multiply+0xb2>
 8008b98:	9a01      	ldr	r2, [sp, #4]
 8008b9a:	f845 c002 	str.w	ip, [r5, r2]
 8008b9e:	9a03      	ldr	r2, [sp, #12]
 8008ba0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008ba4:	3304      	adds	r3, #4
 8008ba6:	f1b9 0f00 	cmp.w	r9, #0
 8008baa:	d020      	beq.n	8008bee <__multiply+0x142>
 8008bac:	6829      	ldr	r1, [r5, #0]
 8008bae:	f104 0c14 	add.w	ip, r4, #20
 8008bb2:	46ae      	mov	lr, r5
 8008bb4:	f04f 0a00 	mov.w	sl, #0
 8008bb8:	f8bc b000 	ldrh.w	fp, [ip]
 8008bbc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008bc0:	fb09 220b 	mla	r2, r9, fp, r2
 8008bc4:	4492      	add	sl, r2
 8008bc6:	b289      	uxth	r1, r1
 8008bc8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008bcc:	f84e 1b04 	str.w	r1, [lr], #4
 8008bd0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008bd4:	f8be 1000 	ldrh.w	r1, [lr]
 8008bd8:	0c12      	lsrs	r2, r2, #16
 8008bda:	fb09 1102 	mla	r1, r9, r2, r1
 8008bde:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008be2:	4567      	cmp	r7, ip
 8008be4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008be8:	d8e6      	bhi.n	8008bb8 <__multiply+0x10c>
 8008bea:	9a01      	ldr	r2, [sp, #4]
 8008bec:	50a9      	str	r1, [r5, r2]
 8008bee:	3504      	adds	r5, #4
 8008bf0:	e79a      	b.n	8008b28 <__multiply+0x7c>
 8008bf2:	3e01      	subs	r6, #1
 8008bf4:	e79c      	b.n	8008b30 <__multiply+0x84>
 8008bf6:	bf00      	nop
 8008bf8:	0800a2c8 	.word	0x0800a2c8
 8008bfc:	0800a3b8 	.word	0x0800a3b8

08008c00 <__pow5mult>:
 8008c00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c04:	4615      	mov	r5, r2
 8008c06:	f012 0203 	ands.w	r2, r2, #3
 8008c0a:	4606      	mov	r6, r0
 8008c0c:	460f      	mov	r7, r1
 8008c0e:	d007      	beq.n	8008c20 <__pow5mult+0x20>
 8008c10:	4c25      	ldr	r4, [pc, #148]	; (8008ca8 <__pow5mult+0xa8>)
 8008c12:	3a01      	subs	r2, #1
 8008c14:	2300      	movs	r3, #0
 8008c16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008c1a:	f7ff fe51 	bl	80088c0 <__multadd>
 8008c1e:	4607      	mov	r7, r0
 8008c20:	10ad      	asrs	r5, r5, #2
 8008c22:	d03d      	beq.n	8008ca0 <__pow5mult+0xa0>
 8008c24:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008c26:	b97c      	cbnz	r4, 8008c48 <__pow5mult+0x48>
 8008c28:	2010      	movs	r0, #16
 8008c2a:	f7ff fdbf 	bl	80087ac <malloc>
 8008c2e:	4602      	mov	r2, r0
 8008c30:	6270      	str	r0, [r6, #36]	; 0x24
 8008c32:	b928      	cbnz	r0, 8008c40 <__pow5mult+0x40>
 8008c34:	4b1d      	ldr	r3, [pc, #116]	; (8008cac <__pow5mult+0xac>)
 8008c36:	481e      	ldr	r0, [pc, #120]	; (8008cb0 <__pow5mult+0xb0>)
 8008c38:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008c3c:	f000 ff9c 	bl	8009b78 <__assert_func>
 8008c40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c44:	6004      	str	r4, [r0, #0]
 8008c46:	60c4      	str	r4, [r0, #12]
 8008c48:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008c4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008c50:	b94c      	cbnz	r4, 8008c66 <__pow5mult+0x66>
 8008c52:	f240 2171 	movw	r1, #625	; 0x271
 8008c56:	4630      	mov	r0, r6
 8008c58:	f7ff ff12 	bl	8008a80 <__i2b>
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008c62:	4604      	mov	r4, r0
 8008c64:	6003      	str	r3, [r0, #0]
 8008c66:	f04f 0900 	mov.w	r9, #0
 8008c6a:	07eb      	lsls	r3, r5, #31
 8008c6c:	d50a      	bpl.n	8008c84 <__pow5mult+0x84>
 8008c6e:	4639      	mov	r1, r7
 8008c70:	4622      	mov	r2, r4
 8008c72:	4630      	mov	r0, r6
 8008c74:	f7ff ff1a 	bl	8008aac <__multiply>
 8008c78:	4639      	mov	r1, r7
 8008c7a:	4680      	mov	r8, r0
 8008c7c:	4630      	mov	r0, r6
 8008c7e:	f7ff fdfd 	bl	800887c <_Bfree>
 8008c82:	4647      	mov	r7, r8
 8008c84:	106d      	asrs	r5, r5, #1
 8008c86:	d00b      	beq.n	8008ca0 <__pow5mult+0xa0>
 8008c88:	6820      	ldr	r0, [r4, #0]
 8008c8a:	b938      	cbnz	r0, 8008c9c <__pow5mult+0x9c>
 8008c8c:	4622      	mov	r2, r4
 8008c8e:	4621      	mov	r1, r4
 8008c90:	4630      	mov	r0, r6
 8008c92:	f7ff ff0b 	bl	8008aac <__multiply>
 8008c96:	6020      	str	r0, [r4, #0]
 8008c98:	f8c0 9000 	str.w	r9, [r0]
 8008c9c:	4604      	mov	r4, r0
 8008c9e:	e7e4      	b.n	8008c6a <__pow5mult+0x6a>
 8008ca0:	4638      	mov	r0, r7
 8008ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ca6:	bf00      	nop
 8008ca8:	0800a508 	.word	0x0800a508
 8008cac:	0800a256 	.word	0x0800a256
 8008cb0:	0800a3b8 	.word	0x0800a3b8

08008cb4 <__lshift>:
 8008cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cb8:	460c      	mov	r4, r1
 8008cba:	6849      	ldr	r1, [r1, #4]
 8008cbc:	6923      	ldr	r3, [r4, #16]
 8008cbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008cc2:	68a3      	ldr	r3, [r4, #8]
 8008cc4:	4607      	mov	r7, r0
 8008cc6:	4691      	mov	r9, r2
 8008cc8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ccc:	f108 0601 	add.w	r6, r8, #1
 8008cd0:	42b3      	cmp	r3, r6
 8008cd2:	db0b      	blt.n	8008cec <__lshift+0x38>
 8008cd4:	4638      	mov	r0, r7
 8008cd6:	f7ff fd91 	bl	80087fc <_Balloc>
 8008cda:	4605      	mov	r5, r0
 8008cdc:	b948      	cbnz	r0, 8008cf2 <__lshift+0x3e>
 8008cde:	4602      	mov	r2, r0
 8008ce0:	4b2a      	ldr	r3, [pc, #168]	; (8008d8c <__lshift+0xd8>)
 8008ce2:	482b      	ldr	r0, [pc, #172]	; (8008d90 <__lshift+0xdc>)
 8008ce4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008ce8:	f000 ff46 	bl	8009b78 <__assert_func>
 8008cec:	3101      	adds	r1, #1
 8008cee:	005b      	lsls	r3, r3, #1
 8008cf0:	e7ee      	b.n	8008cd0 <__lshift+0x1c>
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	f100 0114 	add.w	r1, r0, #20
 8008cf8:	f100 0210 	add.w	r2, r0, #16
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	4553      	cmp	r3, sl
 8008d00:	db37      	blt.n	8008d72 <__lshift+0xbe>
 8008d02:	6920      	ldr	r0, [r4, #16]
 8008d04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008d08:	f104 0314 	add.w	r3, r4, #20
 8008d0c:	f019 091f 	ands.w	r9, r9, #31
 8008d10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008d14:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008d18:	d02f      	beq.n	8008d7a <__lshift+0xc6>
 8008d1a:	f1c9 0e20 	rsb	lr, r9, #32
 8008d1e:	468a      	mov	sl, r1
 8008d20:	f04f 0c00 	mov.w	ip, #0
 8008d24:	681a      	ldr	r2, [r3, #0]
 8008d26:	fa02 f209 	lsl.w	r2, r2, r9
 8008d2a:	ea42 020c 	orr.w	r2, r2, ip
 8008d2e:	f84a 2b04 	str.w	r2, [sl], #4
 8008d32:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d36:	4298      	cmp	r0, r3
 8008d38:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008d3c:	d8f2      	bhi.n	8008d24 <__lshift+0x70>
 8008d3e:	1b03      	subs	r3, r0, r4
 8008d40:	3b15      	subs	r3, #21
 8008d42:	f023 0303 	bic.w	r3, r3, #3
 8008d46:	3304      	adds	r3, #4
 8008d48:	f104 0215 	add.w	r2, r4, #21
 8008d4c:	4290      	cmp	r0, r2
 8008d4e:	bf38      	it	cc
 8008d50:	2304      	movcc	r3, #4
 8008d52:	f841 c003 	str.w	ip, [r1, r3]
 8008d56:	f1bc 0f00 	cmp.w	ip, #0
 8008d5a:	d001      	beq.n	8008d60 <__lshift+0xac>
 8008d5c:	f108 0602 	add.w	r6, r8, #2
 8008d60:	3e01      	subs	r6, #1
 8008d62:	4638      	mov	r0, r7
 8008d64:	612e      	str	r6, [r5, #16]
 8008d66:	4621      	mov	r1, r4
 8008d68:	f7ff fd88 	bl	800887c <_Bfree>
 8008d6c:	4628      	mov	r0, r5
 8008d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d72:	f842 0f04 	str.w	r0, [r2, #4]!
 8008d76:	3301      	adds	r3, #1
 8008d78:	e7c1      	b.n	8008cfe <__lshift+0x4a>
 8008d7a:	3904      	subs	r1, #4
 8008d7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d80:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d84:	4298      	cmp	r0, r3
 8008d86:	d8f9      	bhi.n	8008d7c <__lshift+0xc8>
 8008d88:	e7ea      	b.n	8008d60 <__lshift+0xac>
 8008d8a:	bf00      	nop
 8008d8c:	0800a2c8 	.word	0x0800a2c8
 8008d90:	0800a3b8 	.word	0x0800a3b8

08008d94 <__mcmp>:
 8008d94:	b530      	push	{r4, r5, lr}
 8008d96:	6902      	ldr	r2, [r0, #16]
 8008d98:	690c      	ldr	r4, [r1, #16]
 8008d9a:	1b12      	subs	r2, r2, r4
 8008d9c:	d10e      	bne.n	8008dbc <__mcmp+0x28>
 8008d9e:	f100 0314 	add.w	r3, r0, #20
 8008da2:	3114      	adds	r1, #20
 8008da4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008da8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008dac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008db0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008db4:	42a5      	cmp	r5, r4
 8008db6:	d003      	beq.n	8008dc0 <__mcmp+0x2c>
 8008db8:	d305      	bcc.n	8008dc6 <__mcmp+0x32>
 8008dba:	2201      	movs	r2, #1
 8008dbc:	4610      	mov	r0, r2
 8008dbe:	bd30      	pop	{r4, r5, pc}
 8008dc0:	4283      	cmp	r3, r0
 8008dc2:	d3f3      	bcc.n	8008dac <__mcmp+0x18>
 8008dc4:	e7fa      	b.n	8008dbc <__mcmp+0x28>
 8008dc6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008dca:	e7f7      	b.n	8008dbc <__mcmp+0x28>

08008dcc <__mdiff>:
 8008dcc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dd0:	460c      	mov	r4, r1
 8008dd2:	4606      	mov	r6, r0
 8008dd4:	4611      	mov	r1, r2
 8008dd6:	4620      	mov	r0, r4
 8008dd8:	4690      	mov	r8, r2
 8008dda:	f7ff ffdb 	bl	8008d94 <__mcmp>
 8008dde:	1e05      	subs	r5, r0, #0
 8008de0:	d110      	bne.n	8008e04 <__mdiff+0x38>
 8008de2:	4629      	mov	r1, r5
 8008de4:	4630      	mov	r0, r6
 8008de6:	f7ff fd09 	bl	80087fc <_Balloc>
 8008dea:	b930      	cbnz	r0, 8008dfa <__mdiff+0x2e>
 8008dec:	4b3a      	ldr	r3, [pc, #232]	; (8008ed8 <__mdiff+0x10c>)
 8008dee:	4602      	mov	r2, r0
 8008df0:	f240 2132 	movw	r1, #562	; 0x232
 8008df4:	4839      	ldr	r0, [pc, #228]	; (8008edc <__mdiff+0x110>)
 8008df6:	f000 febf 	bl	8009b78 <__assert_func>
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008e00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e04:	bfa4      	itt	ge
 8008e06:	4643      	movge	r3, r8
 8008e08:	46a0      	movge	r8, r4
 8008e0a:	4630      	mov	r0, r6
 8008e0c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008e10:	bfa6      	itte	ge
 8008e12:	461c      	movge	r4, r3
 8008e14:	2500      	movge	r5, #0
 8008e16:	2501      	movlt	r5, #1
 8008e18:	f7ff fcf0 	bl	80087fc <_Balloc>
 8008e1c:	b920      	cbnz	r0, 8008e28 <__mdiff+0x5c>
 8008e1e:	4b2e      	ldr	r3, [pc, #184]	; (8008ed8 <__mdiff+0x10c>)
 8008e20:	4602      	mov	r2, r0
 8008e22:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008e26:	e7e5      	b.n	8008df4 <__mdiff+0x28>
 8008e28:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008e2c:	6926      	ldr	r6, [r4, #16]
 8008e2e:	60c5      	str	r5, [r0, #12]
 8008e30:	f104 0914 	add.w	r9, r4, #20
 8008e34:	f108 0514 	add.w	r5, r8, #20
 8008e38:	f100 0e14 	add.w	lr, r0, #20
 8008e3c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008e40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008e44:	f108 0210 	add.w	r2, r8, #16
 8008e48:	46f2      	mov	sl, lr
 8008e4a:	2100      	movs	r1, #0
 8008e4c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008e50:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008e54:	fa1f f883 	uxth.w	r8, r3
 8008e58:	fa11 f18b 	uxtah	r1, r1, fp
 8008e5c:	0c1b      	lsrs	r3, r3, #16
 8008e5e:	eba1 0808 	sub.w	r8, r1, r8
 8008e62:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008e66:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008e6a:	fa1f f888 	uxth.w	r8, r8
 8008e6e:	1419      	asrs	r1, r3, #16
 8008e70:	454e      	cmp	r6, r9
 8008e72:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008e76:	f84a 3b04 	str.w	r3, [sl], #4
 8008e7a:	d8e7      	bhi.n	8008e4c <__mdiff+0x80>
 8008e7c:	1b33      	subs	r3, r6, r4
 8008e7e:	3b15      	subs	r3, #21
 8008e80:	f023 0303 	bic.w	r3, r3, #3
 8008e84:	3304      	adds	r3, #4
 8008e86:	3415      	adds	r4, #21
 8008e88:	42a6      	cmp	r6, r4
 8008e8a:	bf38      	it	cc
 8008e8c:	2304      	movcc	r3, #4
 8008e8e:	441d      	add	r5, r3
 8008e90:	4473      	add	r3, lr
 8008e92:	469e      	mov	lr, r3
 8008e94:	462e      	mov	r6, r5
 8008e96:	4566      	cmp	r6, ip
 8008e98:	d30e      	bcc.n	8008eb8 <__mdiff+0xec>
 8008e9a:	f10c 0203 	add.w	r2, ip, #3
 8008e9e:	1b52      	subs	r2, r2, r5
 8008ea0:	f022 0203 	bic.w	r2, r2, #3
 8008ea4:	3d03      	subs	r5, #3
 8008ea6:	45ac      	cmp	ip, r5
 8008ea8:	bf38      	it	cc
 8008eaa:	2200      	movcc	r2, #0
 8008eac:	441a      	add	r2, r3
 8008eae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008eb2:	b17b      	cbz	r3, 8008ed4 <__mdiff+0x108>
 8008eb4:	6107      	str	r7, [r0, #16]
 8008eb6:	e7a3      	b.n	8008e00 <__mdiff+0x34>
 8008eb8:	f856 8b04 	ldr.w	r8, [r6], #4
 8008ebc:	fa11 f288 	uxtah	r2, r1, r8
 8008ec0:	1414      	asrs	r4, r2, #16
 8008ec2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008ec6:	b292      	uxth	r2, r2
 8008ec8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008ecc:	f84e 2b04 	str.w	r2, [lr], #4
 8008ed0:	1421      	asrs	r1, r4, #16
 8008ed2:	e7e0      	b.n	8008e96 <__mdiff+0xca>
 8008ed4:	3f01      	subs	r7, #1
 8008ed6:	e7ea      	b.n	8008eae <__mdiff+0xe2>
 8008ed8:	0800a2c8 	.word	0x0800a2c8
 8008edc:	0800a3b8 	.word	0x0800a3b8

08008ee0 <__ulp>:
 8008ee0:	b082      	sub	sp, #8
 8008ee2:	ed8d 0b00 	vstr	d0, [sp]
 8008ee6:	9b01      	ldr	r3, [sp, #4]
 8008ee8:	4912      	ldr	r1, [pc, #72]	; (8008f34 <__ulp+0x54>)
 8008eea:	4019      	ands	r1, r3
 8008eec:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008ef0:	2900      	cmp	r1, #0
 8008ef2:	dd05      	ble.n	8008f00 <__ulp+0x20>
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	460b      	mov	r3, r1
 8008ef8:	ec43 2b10 	vmov	d0, r2, r3
 8008efc:	b002      	add	sp, #8
 8008efe:	4770      	bx	lr
 8008f00:	4249      	negs	r1, r1
 8008f02:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008f06:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008f0a:	f04f 0200 	mov.w	r2, #0
 8008f0e:	f04f 0300 	mov.w	r3, #0
 8008f12:	da04      	bge.n	8008f1e <__ulp+0x3e>
 8008f14:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008f18:	fa41 f300 	asr.w	r3, r1, r0
 8008f1c:	e7ec      	b.n	8008ef8 <__ulp+0x18>
 8008f1e:	f1a0 0114 	sub.w	r1, r0, #20
 8008f22:	291e      	cmp	r1, #30
 8008f24:	bfda      	itte	le
 8008f26:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008f2a:	fa20 f101 	lsrle.w	r1, r0, r1
 8008f2e:	2101      	movgt	r1, #1
 8008f30:	460a      	mov	r2, r1
 8008f32:	e7e1      	b.n	8008ef8 <__ulp+0x18>
 8008f34:	7ff00000 	.word	0x7ff00000

08008f38 <__b2d>:
 8008f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f3a:	6905      	ldr	r5, [r0, #16]
 8008f3c:	f100 0714 	add.w	r7, r0, #20
 8008f40:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008f44:	1f2e      	subs	r6, r5, #4
 8008f46:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008f4a:	4620      	mov	r0, r4
 8008f4c:	f7ff fd48 	bl	80089e0 <__hi0bits>
 8008f50:	f1c0 0320 	rsb	r3, r0, #32
 8008f54:	280a      	cmp	r0, #10
 8008f56:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008fd4 <__b2d+0x9c>
 8008f5a:	600b      	str	r3, [r1, #0]
 8008f5c:	dc14      	bgt.n	8008f88 <__b2d+0x50>
 8008f5e:	f1c0 0e0b 	rsb	lr, r0, #11
 8008f62:	fa24 f10e 	lsr.w	r1, r4, lr
 8008f66:	42b7      	cmp	r7, r6
 8008f68:	ea41 030c 	orr.w	r3, r1, ip
 8008f6c:	bf34      	ite	cc
 8008f6e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008f72:	2100      	movcs	r1, #0
 8008f74:	3015      	adds	r0, #21
 8008f76:	fa04 f000 	lsl.w	r0, r4, r0
 8008f7a:	fa21 f10e 	lsr.w	r1, r1, lr
 8008f7e:	ea40 0201 	orr.w	r2, r0, r1
 8008f82:	ec43 2b10 	vmov	d0, r2, r3
 8008f86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f88:	42b7      	cmp	r7, r6
 8008f8a:	bf3a      	itte	cc
 8008f8c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008f90:	f1a5 0608 	subcc.w	r6, r5, #8
 8008f94:	2100      	movcs	r1, #0
 8008f96:	380b      	subs	r0, #11
 8008f98:	d017      	beq.n	8008fca <__b2d+0x92>
 8008f9a:	f1c0 0c20 	rsb	ip, r0, #32
 8008f9e:	fa04 f500 	lsl.w	r5, r4, r0
 8008fa2:	42be      	cmp	r6, r7
 8008fa4:	fa21 f40c 	lsr.w	r4, r1, ip
 8008fa8:	ea45 0504 	orr.w	r5, r5, r4
 8008fac:	bf8c      	ite	hi
 8008fae:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008fb2:	2400      	movls	r4, #0
 8008fb4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008fb8:	fa01 f000 	lsl.w	r0, r1, r0
 8008fbc:	fa24 f40c 	lsr.w	r4, r4, ip
 8008fc0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008fc4:	ea40 0204 	orr.w	r2, r0, r4
 8008fc8:	e7db      	b.n	8008f82 <__b2d+0x4a>
 8008fca:	ea44 030c 	orr.w	r3, r4, ip
 8008fce:	460a      	mov	r2, r1
 8008fd0:	e7d7      	b.n	8008f82 <__b2d+0x4a>
 8008fd2:	bf00      	nop
 8008fd4:	3ff00000 	.word	0x3ff00000

08008fd8 <__d2b>:
 8008fd8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008fdc:	4689      	mov	r9, r1
 8008fde:	2101      	movs	r1, #1
 8008fe0:	ec57 6b10 	vmov	r6, r7, d0
 8008fe4:	4690      	mov	r8, r2
 8008fe6:	f7ff fc09 	bl	80087fc <_Balloc>
 8008fea:	4604      	mov	r4, r0
 8008fec:	b930      	cbnz	r0, 8008ffc <__d2b+0x24>
 8008fee:	4602      	mov	r2, r0
 8008ff0:	4b25      	ldr	r3, [pc, #148]	; (8009088 <__d2b+0xb0>)
 8008ff2:	4826      	ldr	r0, [pc, #152]	; (800908c <__d2b+0xb4>)
 8008ff4:	f240 310a 	movw	r1, #778	; 0x30a
 8008ff8:	f000 fdbe 	bl	8009b78 <__assert_func>
 8008ffc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009000:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009004:	bb35      	cbnz	r5, 8009054 <__d2b+0x7c>
 8009006:	2e00      	cmp	r6, #0
 8009008:	9301      	str	r3, [sp, #4]
 800900a:	d028      	beq.n	800905e <__d2b+0x86>
 800900c:	4668      	mov	r0, sp
 800900e:	9600      	str	r6, [sp, #0]
 8009010:	f7ff fd06 	bl	8008a20 <__lo0bits>
 8009014:	9900      	ldr	r1, [sp, #0]
 8009016:	b300      	cbz	r0, 800905a <__d2b+0x82>
 8009018:	9a01      	ldr	r2, [sp, #4]
 800901a:	f1c0 0320 	rsb	r3, r0, #32
 800901e:	fa02 f303 	lsl.w	r3, r2, r3
 8009022:	430b      	orrs	r3, r1
 8009024:	40c2      	lsrs	r2, r0
 8009026:	6163      	str	r3, [r4, #20]
 8009028:	9201      	str	r2, [sp, #4]
 800902a:	9b01      	ldr	r3, [sp, #4]
 800902c:	61a3      	str	r3, [r4, #24]
 800902e:	2b00      	cmp	r3, #0
 8009030:	bf14      	ite	ne
 8009032:	2202      	movne	r2, #2
 8009034:	2201      	moveq	r2, #1
 8009036:	6122      	str	r2, [r4, #16]
 8009038:	b1d5      	cbz	r5, 8009070 <__d2b+0x98>
 800903a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800903e:	4405      	add	r5, r0
 8009040:	f8c9 5000 	str.w	r5, [r9]
 8009044:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009048:	f8c8 0000 	str.w	r0, [r8]
 800904c:	4620      	mov	r0, r4
 800904e:	b003      	add	sp, #12
 8009050:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009054:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009058:	e7d5      	b.n	8009006 <__d2b+0x2e>
 800905a:	6161      	str	r1, [r4, #20]
 800905c:	e7e5      	b.n	800902a <__d2b+0x52>
 800905e:	a801      	add	r0, sp, #4
 8009060:	f7ff fcde 	bl	8008a20 <__lo0bits>
 8009064:	9b01      	ldr	r3, [sp, #4]
 8009066:	6163      	str	r3, [r4, #20]
 8009068:	2201      	movs	r2, #1
 800906a:	6122      	str	r2, [r4, #16]
 800906c:	3020      	adds	r0, #32
 800906e:	e7e3      	b.n	8009038 <__d2b+0x60>
 8009070:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009074:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009078:	f8c9 0000 	str.w	r0, [r9]
 800907c:	6918      	ldr	r0, [r3, #16]
 800907e:	f7ff fcaf 	bl	80089e0 <__hi0bits>
 8009082:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009086:	e7df      	b.n	8009048 <__d2b+0x70>
 8009088:	0800a2c8 	.word	0x0800a2c8
 800908c:	0800a3b8 	.word	0x0800a3b8

08009090 <__ratio>:
 8009090:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009094:	4688      	mov	r8, r1
 8009096:	4669      	mov	r1, sp
 8009098:	4681      	mov	r9, r0
 800909a:	f7ff ff4d 	bl	8008f38 <__b2d>
 800909e:	a901      	add	r1, sp, #4
 80090a0:	4640      	mov	r0, r8
 80090a2:	ec55 4b10 	vmov	r4, r5, d0
 80090a6:	f7ff ff47 	bl	8008f38 <__b2d>
 80090aa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80090ae:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80090b2:	eba3 0c02 	sub.w	ip, r3, r2
 80090b6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80090ba:	1a9b      	subs	r3, r3, r2
 80090bc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80090c0:	ec51 0b10 	vmov	r0, r1, d0
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	bfd6      	itet	le
 80090c8:	460a      	movle	r2, r1
 80090ca:	462a      	movgt	r2, r5
 80090cc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80090d0:	468b      	mov	fp, r1
 80090d2:	462f      	mov	r7, r5
 80090d4:	bfd4      	ite	le
 80090d6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80090da:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80090de:	4620      	mov	r0, r4
 80090e0:	ee10 2a10 	vmov	r2, s0
 80090e4:	465b      	mov	r3, fp
 80090e6:	4639      	mov	r1, r7
 80090e8:	f7f7 fbc0 	bl	800086c <__aeabi_ddiv>
 80090ec:	ec41 0b10 	vmov	d0, r0, r1
 80090f0:	b003      	add	sp, #12
 80090f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080090f6 <__copybits>:
 80090f6:	3901      	subs	r1, #1
 80090f8:	b570      	push	{r4, r5, r6, lr}
 80090fa:	1149      	asrs	r1, r1, #5
 80090fc:	6914      	ldr	r4, [r2, #16]
 80090fe:	3101      	adds	r1, #1
 8009100:	f102 0314 	add.w	r3, r2, #20
 8009104:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009108:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800910c:	1f05      	subs	r5, r0, #4
 800910e:	42a3      	cmp	r3, r4
 8009110:	d30c      	bcc.n	800912c <__copybits+0x36>
 8009112:	1aa3      	subs	r3, r4, r2
 8009114:	3b11      	subs	r3, #17
 8009116:	f023 0303 	bic.w	r3, r3, #3
 800911a:	3211      	adds	r2, #17
 800911c:	42a2      	cmp	r2, r4
 800911e:	bf88      	it	hi
 8009120:	2300      	movhi	r3, #0
 8009122:	4418      	add	r0, r3
 8009124:	2300      	movs	r3, #0
 8009126:	4288      	cmp	r0, r1
 8009128:	d305      	bcc.n	8009136 <__copybits+0x40>
 800912a:	bd70      	pop	{r4, r5, r6, pc}
 800912c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009130:	f845 6f04 	str.w	r6, [r5, #4]!
 8009134:	e7eb      	b.n	800910e <__copybits+0x18>
 8009136:	f840 3b04 	str.w	r3, [r0], #4
 800913a:	e7f4      	b.n	8009126 <__copybits+0x30>

0800913c <__any_on>:
 800913c:	f100 0214 	add.w	r2, r0, #20
 8009140:	6900      	ldr	r0, [r0, #16]
 8009142:	114b      	asrs	r3, r1, #5
 8009144:	4298      	cmp	r0, r3
 8009146:	b510      	push	{r4, lr}
 8009148:	db11      	blt.n	800916e <__any_on+0x32>
 800914a:	dd0a      	ble.n	8009162 <__any_on+0x26>
 800914c:	f011 011f 	ands.w	r1, r1, #31
 8009150:	d007      	beq.n	8009162 <__any_on+0x26>
 8009152:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009156:	fa24 f001 	lsr.w	r0, r4, r1
 800915a:	fa00 f101 	lsl.w	r1, r0, r1
 800915e:	428c      	cmp	r4, r1
 8009160:	d10b      	bne.n	800917a <__any_on+0x3e>
 8009162:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009166:	4293      	cmp	r3, r2
 8009168:	d803      	bhi.n	8009172 <__any_on+0x36>
 800916a:	2000      	movs	r0, #0
 800916c:	bd10      	pop	{r4, pc}
 800916e:	4603      	mov	r3, r0
 8009170:	e7f7      	b.n	8009162 <__any_on+0x26>
 8009172:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009176:	2900      	cmp	r1, #0
 8009178:	d0f5      	beq.n	8009166 <__any_on+0x2a>
 800917a:	2001      	movs	r0, #1
 800917c:	e7f6      	b.n	800916c <__any_on+0x30>

0800917e <_calloc_r>:
 800917e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009180:	fba1 2402 	umull	r2, r4, r1, r2
 8009184:	b94c      	cbnz	r4, 800919a <_calloc_r+0x1c>
 8009186:	4611      	mov	r1, r2
 8009188:	9201      	str	r2, [sp, #4]
 800918a:	f000 f87b 	bl	8009284 <_malloc_r>
 800918e:	9a01      	ldr	r2, [sp, #4]
 8009190:	4605      	mov	r5, r0
 8009192:	b930      	cbnz	r0, 80091a2 <_calloc_r+0x24>
 8009194:	4628      	mov	r0, r5
 8009196:	b003      	add	sp, #12
 8009198:	bd30      	pop	{r4, r5, pc}
 800919a:	220c      	movs	r2, #12
 800919c:	6002      	str	r2, [r0, #0]
 800919e:	2500      	movs	r5, #0
 80091a0:	e7f8      	b.n	8009194 <_calloc_r+0x16>
 80091a2:	4621      	mov	r1, r4
 80091a4:	f7fc faae 	bl	8005704 <memset>
 80091a8:	e7f4      	b.n	8009194 <_calloc_r+0x16>
	...

080091ac <_free_r>:
 80091ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091ae:	2900      	cmp	r1, #0
 80091b0:	d044      	beq.n	800923c <_free_r+0x90>
 80091b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091b6:	9001      	str	r0, [sp, #4]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	f1a1 0404 	sub.w	r4, r1, #4
 80091be:	bfb8      	it	lt
 80091c0:	18e4      	addlt	r4, r4, r3
 80091c2:	f000 fe6d 	bl	8009ea0 <__malloc_lock>
 80091c6:	4a1e      	ldr	r2, [pc, #120]	; (8009240 <_free_r+0x94>)
 80091c8:	9801      	ldr	r0, [sp, #4]
 80091ca:	6813      	ldr	r3, [r2, #0]
 80091cc:	b933      	cbnz	r3, 80091dc <_free_r+0x30>
 80091ce:	6063      	str	r3, [r4, #4]
 80091d0:	6014      	str	r4, [r2, #0]
 80091d2:	b003      	add	sp, #12
 80091d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80091d8:	f000 be68 	b.w	8009eac <__malloc_unlock>
 80091dc:	42a3      	cmp	r3, r4
 80091de:	d908      	bls.n	80091f2 <_free_r+0x46>
 80091e0:	6825      	ldr	r5, [r4, #0]
 80091e2:	1961      	adds	r1, r4, r5
 80091e4:	428b      	cmp	r3, r1
 80091e6:	bf01      	itttt	eq
 80091e8:	6819      	ldreq	r1, [r3, #0]
 80091ea:	685b      	ldreq	r3, [r3, #4]
 80091ec:	1949      	addeq	r1, r1, r5
 80091ee:	6021      	streq	r1, [r4, #0]
 80091f0:	e7ed      	b.n	80091ce <_free_r+0x22>
 80091f2:	461a      	mov	r2, r3
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	b10b      	cbz	r3, 80091fc <_free_r+0x50>
 80091f8:	42a3      	cmp	r3, r4
 80091fa:	d9fa      	bls.n	80091f2 <_free_r+0x46>
 80091fc:	6811      	ldr	r1, [r2, #0]
 80091fe:	1855      	adds	r5, r2, r1
 8009200:	42a5      	cmp	r5, r4
 8009202:	d10b      	bne.n	800921c <_free_r+0x70>
 8009204:	6824      	ldr	r4, [r4, #0]
 8009206:	4421      	add	r1, r4
 8009208:	1854      	adds	r4, r2, r1
 800920a:	42a3      	cmp	r3, r4
 800920c:	6011      	str	r1, [r2, #0]
 800920e:	d1e0      	bne.n	80091d2 <_free_r+0x26>
 8009210:	681c      	ldr	r4, [r3, #0]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	6053      	str	r3, [r2, #4]
 8009216:	4421      	add	r1, r4
 8009218:	6011      	str	r1, [r2, #0]
 800921a:	e7da      	b.n	80091d2 <_free_r+0x26>
 800921c:	d902      	bls.n	8009224 <_free_r+0x78>
 800921e:	230c      	movs	r3, #12
 8009220:	6003      	str	r3, [r0, #0]
 8009222:	e7d6      	b.n	80091d2 <_free_r+0x26>
 8009224:	6825      	ldr	r5, [r4, #0]
 8009226:	1961      	adds	r1, r4, r5
 8009228:	428b      	cmp	r3, r1
 800922a:	bf04      	itt	eq
 800922c:	6819      	ldreq	r1, [r3, #0]
 800922e:	685b      	ldreq	r3, [r3, #4]
 8009230:	6063      	str	r3, [r4, #4]
 8009232:	bf04      	itt	eq
 8009234:	1949      	addeq	r1, r1, r5
 8009236:	6021      	streq	r1, [r4, #0]
 8009238:	6054      	str	r4, [r2, #4]
 800923a:	e7ca      	b.n	80091d2 <_free_r+0x26>
 800923c:	b003      	add	sp, #12
 800923e:	bd30      	pop	{r4, r5, pc}
 8009240:	200002fc 	.word	0x200002fc

08009244 <sbrk_aligned>:
 8009244:	b570      	push	{r4, r5, r6, lr}
 8009246:	4e0e      	ldr	r6, [pc, #56]	; (8009280 <sbrk_aligned+0x3c>)
 8009248:	460c      	mov	r4, r1
 800924a:	6831      	ldr	r1, [r6, #0]
 800924c:	4605      	mov	r5, r0
 800924e:	b911      	cbnz	r1, 8009256 <sbrk_aligned+0x12>
 8009250:	f000 fb4a 	bl	80098e8 <_sbrk_r>
 8009254:	6030      	str	r0, [r6, #0]
 8009256:	4621      	mov	r1, r4
 8009258:	4628      	mov	r0, r5
 800925a:	f000 fb45 	bl	80098e8 <_sbrk_r>
 800925e:	1c43      	adds	r3, r0, #1
 8009260:	d00a      	beq.n	8009278 <sbrk_aligned+0x34>
 8009262:	1cc4      	adds	r4, r0, #3
 8009264:	f024 0403 	bic.w	r4, r4, #3
 8009268:	42a0      	cmp	r0, r4
 800926a:	d007      	beq.n	800927c <sbrk_aligned+0x38>
 800926c:	1a21      	subs	r1, r4, r0
 800926e:	4628      	mov	r0, r5
 8009270:	f000 fb3a 	bl	80098e8 <_sbrk_r>
 8009274:	3001      	adds	r0, #1
 8009276:	d101      	bne.n	800927c <sbrk_aligned+0x38>
 8009278:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800927c:	4620      	mov	r0, r4
 800927e:	bd70      	pop	{r4, r5, r6, pc}
 8009280:	20000300 	.word	0x20000300

08009284 <_malloc_r>:
 8009284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009288:	1ccd      	adds	r5, r1, #3
 800928a:	f025 0503 	bic.w	r5, r5, #3
 800928e:	3508      	adds	r5, #8
 8009290:	2d0c      	cmp	r5, #12
 8009292:	bf38      	it	cc
 8009294:	250c      	movcc	r5, #12
 8009296:	2d00      	cmp	r5, #0
 8009298:	4607      	mov	r7, r0
 800929a:	db01      	blt.n	80092a0 <_malloc_r+0x1c>
 800929c:	42a9      	cmp	r1, r5
 800929e:	d905      	bls.n	80092ac <_malloc_r+0x28>
 80092a0:	230c      	movs	r3, #12
 80092a2:	603b      	str	r3, [r7, #0]
 80092a4:	2600      	movs	r6, #0
 80092a6:	4630      	mov	r0, r6
 80092a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092ac:	4e2e      	ldr	r6, [pc, #184]	; (8009368 <_malloc_r+0xe4>)
 80092ae:	f000 fdf7 	bl	8009ea0 <__malloc_lock>
 80092b2:	6833      	ldr	r3, [r6, #0]
 80092b4:	461c      	mov	r4, r3
 80092b6:	bb34      	cbnz	r4, 8009306 <_malloc_r+0x82>
 80092b8:	4629      	mov	r1, r5
 80092ba:	4638      	mov	r0, r7
 80092bc:	f7ff ffc2 	bl	8009244 <sbrk_aligned>
 80092c0:	1c43      	adds	r3, r0, #1
 80092c2:	4604      	mov	r4, r0
 80092c4:	d14d      	bne.n	8009362 <_malloc_r+0xde>
 80092c6:	6834      	ldr	r4, [r6, #0]
 80092c8:	4626      	mov	r6, r4
 80092ca:	2e00      	cmp	r6, #0
 80092cc:	d140      	bne.n	8009350 <_malloc_r+0xcc>
 80092ce:	6823      	ldr	r3, [r4, #0]
 80092d0:	4631      	mov	r1, r6
 80092d2:	4638      	mov	r0, r7
 80092d4:	eb04 0803 	add.w	r8, r4, r3
 80092d8:	f000 fb06 	bl	80098e8 <_sbrk_r>
 80092dc:	4580      	cmp	r8, r0
 80092de:	d13a      	bne.n	8009356 <_malloc_r+0xd2>
 80092e0:	6821      	ldr	r1, [r4, #0]
 80092e2:	3503      	adds	r5, #3
 80092e4:	1a6d      	subs	r5, r5, r1
 80092e6:	f025 0503 	bic.w	r5, r5, #3
 80092ea:	3508      	adds	r5, #8
 80092ec:	2d0c      	cmp	r5, #12
 80092ee:	bf38      	it	cc
 80092f0:	250c      	movcc	r5, #12
 80092f2:	4629      	mov	r1, r5
 80092f4:	4638      	mov	r0, r7
 80092f6:	f7ff ffa5 	bl	8009244 <sbrk_aligned>
 80092fa:	3001      	adds	r0, #1
 80092fc:	d02b      	beq.n	8009356 <_malloc_r+0xd2>
 80092fe:	6823      	ldr	r3, [r4, #0]
 8009300:	442b      	add	r3, r5
 8009302:	6023      	str	r3, [r4, #0]
 8009304:	e00e      	b.n	8009324 <_malloc_r+0xa0>
 8009306:	6822      	ldr	r2, [r4, #0]
 8009308:	1b52      	subs	r2, r2, r5
 800930a:	d41e      	bmi.n	800934a <_malloc_r+0xc6>
 800930c:	2a0b      	cmp	r2, #11
 800930e:	d916      	bls.n	800933e <_malloc_r+0xba>
 8009310:	1961      	adds	r1, r4, r5
 8009312:	42a3      	cmp	r3, r4
 8009314:	6025      	str	r5, [r4, #0]
 8009316:	bf18      	it	ne
 8009318:	6059      	strne	r1, [r3, #4]
 800931a:	6863      	ldr	r3, [r4, #4]
 800931c:	bf08      	it	eq
 800931e:	6031      	streq	r1, [r6, #0]
 8009320:	5162      	str	r2, [r4, r5]
 8009322:	604b      	str	r3, [r1, #4]
 8009324:	4638      	mov	r0, r7
 8009326:	f104 060b 	add.w	r6, r4, #11
 800932a:	f000 fdbf 	bl	8009eac <__malloc_unlock>
 800932e:	f026 0607 	bic.w	r6, r6, #7
 8009332:	1d23      	adds	r3, r4, #4
 8009334:	1af2      	subs	r2, r6, r3
 8009336:	d0b6      	beq.n	80092a6 <_malloc_r+0x22>
 8009338:	1b9b      	subs	r3, r3, r6
 800933a:	50a3      	str	r3, [r4, r2]
 800933c:	e7b3      	b.n	80092a6 <_malloc_r+0x22>
 800933e:	6862      	ldr	r2, [r4, #4]
 8009340:	42a3      	cmp	r3, r4
 8009342:	bf0c      	ite	eq
 8009344:	6032      	streq	r2, [r6, #0]
 8009346:	605a      	strne	r2, [r3, #4]
 8009348:	e7ec      	b.n	8009324 <_malloc_r+0xa0>
 800934a:	4623      	mov	r3, r4
 800934c:	6864      	ldr	r4, [r4, #4]
 800934e:	e7b2      	b.n	80092b6 <_malloc_r+0x32>
 8009350:	4634      	mov	r4, r6
 8009352:	6876      	ldr	r6, [r6, #4]
 8009354:	e7b9      	b.n	80092ca <_malloc_r+0x46>
 8009356:	230c      	movs	r3, #12
 8009358:	603b      	str	r3, [r7, #0]
 800935a:	4638      	mov	r0, r7
 800935c:	f000 fda6 	bl	8009eac <__malloc_unlock>
 8009360:	e7a1      	b.n	80092a6 <_malloc_r+0x22>
 8009362:	6025      	str	r5, [r4, #0]
 8009364:	e7de      	b.n	8009324 <_malloc_r+0xa0>
 8009366:	bf00      	nop
 8009368:	200002fc 	.word	0x200002fc

0800936c <__ssputs_r>:
 800936c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009370:	688e      	ldr	r6, [r1, #8]
 8009372:	429e      	cmp	r6, r3
 8009374:	4682      	mov	sl, r0
 8009376:	460c      	mov	r4, r1
 8009378:	4690      	mov	r8, r2
 800937a:	461f      	mov	r7, r3
 800937c:	d838      	bhi.n	80093f0 <__ssputs_r+0x84>
 800937e:	898a      	ldrh	r2, [r1, #12]
 8009380:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009384:	d032      	beq.n	80093ec <__ssputs_r+0x80>
 8009386:	6825      	ldr	r5, [r4, #0]
 8009388:	6909      	ldr	r1, [r1, #16]
 800938a:	eba5 0901 	sub.w	r9, r5, r1
 800938e:	6965      	ldr	r5, [r4, #20]
 8009390:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009394:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009398:	3301      	adds	r3, #1
 800939a:	444b      	add	r3, r9
 800939c:	106d      	asrs	r5, r5, #1
 800939e:	429d      	cmp	r5, r3
 80093a0:	bf38      	it	cc
 80093a2:	461d      	movcc	r5, r3
 80093a4:	0553      	lsls	r3, r2, #21
 80093a6:	d531      	bpl.n	800940c <__ssputs_r+0xa0>
 80093a8:	4629      	mov	r1, r5
 80093aa:	f7ff ff6b 	bl	8009284 <_malloc_r>
 80093ae:	4606      	mov	r6, r0
 80093b0:	b950      	cbnz	r0, 80093c8 <__ssputs_r+0x5c>
 80093b2:	230c      	movs	r3, #12
 80093b4:	f8ca 3000 	str.w	r3, [sl]
 80093b8:	89a3      	ldrh	r3, [r4, #12]
 80093ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093be:	81a3      	strh	r3, [r4, #12]
 80093c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80093c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093c8:	6921      	ldr	r1, [r4, #16]
 80093ca:	464a      	mov	r2, r9
 80093cc:	f7ff fa08 	bl	80087e0 <memcpy>
 80093d0:	89a3      	ldrh	r3, [r4, #12]
 80093d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80093d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093da:	81a3      	strh	r3, [r4, #12]
 80093dc:	6126      	str	r6, [r4, #16]
 80093de:	6165      	str	r5, [r4, #20]
 80093e0:	444e      	add	r6, r9
 80093e2:	eba5 0509 	sub.w	r5, r5, r9
 80093e6:	6026      	str	r6, [r4, #0]
 80093e8:	60a5      	str	r5, [r4, #8]
 80093ea:	463e      	mov	r6, r7
 80093ec:	42be      	cmp	r6, r7
 80093ee:	d900      	bls.n	80093f2 <__ssputs_r+0x86>
 80093f0:	463e      	mov	r6, r7
 80093f2:	6820      	ldr	r0, [r4, #0]
 80093f4:	4632      	mov	r2, r6
 80093f6:	4641      	mov	r1, r8
 80093f8:	f000 fd38 	bl	8009e6c <memmove>
 80093fc:	68a3      	ldr	r3, [r4, #8]
 80093fe:	1b9b      	subs	r3, r3, r6
 8009400:	60a3      	str	r3, [r4, #8]
 8009402:	6823      	ldr	r3, [r4, #0]
 8009404:	4433      	add	r3, r6
 8009406:	6023      	str	r3, [r4, #0]
 8009408:	2000      	movs	r0, #0
 800940a:	e7db      	b.n	80093c4 <__ssputs_r+0x58>
 800940c:	462a      	mov	r2, r5
 800940e:	f000 fd53 	bl	8009eb8 <_realloc_r>
 8009412:	4606      	mov	r6, r0
 8009414:	2800      	cmp	r0, #0
 8009416:	d1e1      	bne.n	80093dc <__ssputs_r+0x70>
 8009418:	6921      	ldr	r1, [r4, #16]
 800941a:	4650      	mov	r0, sl
 800941c:	f7ff fec6 	bl	80091ac <_free_r>
 8009420:	e7c7      	b.n	80093b2 <__ssputs_r+0x46>
	...

08009424 <_svfiprintf_r>:
 8009424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009428:	4698      	mov	r8, r3
 800942a:	898b      	ldrh	r3, [r1, #12]
 800942c:	061b      	lsls	r3, r3, #24
 800942e:	b09d      	sub	sp, #116	; 0x74
 8009430:	4607      	mov	r7, r0
 8009432:	460d      	mov	r5, r1
 8009434:	4614      	mov	r4, r2
 8009436:	d50e      	bpl.n	8009456 <_svfiprintf_r+0x32>
 8009438:	690b      	ldr	r3, [r1, #16]
 800943a:	b963      	cbnz	r3, 8009456 <_svfiprintf_r+0x32>
 800943c:	2140      	movs	r1, #64	; 0x40
 800943e:	f7ff ff21 	bl	8009284 <_malloc_r>
 8009442:	6028      	str	r0, [r5, #0]
 8009444:	6128      	str	r0, [r5, #16]
 8009446:	b920      	cbnz	r0, 8009452 <_svfiprintf_r+0x2e>
 8009448:	230c      	movs	r3, #12
 800944a:	603b      	str	r3, [r7, #0]
 800944c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009450:	e0d1      	b.n	80095f6 <_svfiprintf_r+0x1d2>
 8009452:	2340      	movs	r3, #64	; 0x40
 8009454:	616b      	str	r3, [r5, #20]
 8009456:	2300      	movs	r3, #0
 8009458:	9309      	str	r3, [sp, #36]	; 0x24
 800945a:	2320      	movs	r3, #32
 800945c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009460:	f8cd 800c 	str.w	r8, [sp, #12]
 8009464:	2330      	movs	r3, #48	; 0x30
 8009466:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009610 <_svfiprintf_r+0x1ec>
 800946a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800946e:	f04f 0901 	mov.w	r9, #1
 8009472:	4623      	mov	r3, r4
 8009474:	469a      	mov	sl, r3
 8009476:	f813 2b01 	ldrb.w	r2, [r3], #1
 800947a:	b10a      	cbz	r2, 8009480 <_svfiprintf_r+0x5c>
 800947c:	2a25      	cmp	r2, #37	; 0x25
 800947e:	d1f9      	bne.n	8009474 <_svfiprintf_r+0x50>
 8009480:	ebba 0b04 	subs.w	fp, sl, r4
 8009484:	d00b      	beq.n	800949e <_svfiprintf_r+0x7a>
 8009486:	465b      	mov	r3, fp
 8009488:	4622      	mov	r2, r4
 800948a:	4629      	mov	r1, r5
 800948c:	4638      	mov	r0, r7
 800948e:	f7ff ff6d 	bl	800936c <__ssputs_r>
 8009492:	3001      	adds	r0, #1
 8009494:	f000 80aa 	beq.w	80095ec <_svfiprintf_r+0x1c8>
 8009498:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800949a:	445a      	add	r2, fp
 800949c:	9209      	str	r2, [sp, #36]	; 0x24
 800949e:	f89a 3000 	ldrb.w	r3, [sl]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	f000 80a2 	beq.w	80095ec <_svfiprintf_r+0x1c8>
 80094a8:	2300      	movs	r3, #0
 80094aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80094ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094b2:	f10a 0a01 	add.w	sl, sl, #1
 80094b6:	9304      	str	r3, [sp, #16]
 80094b8:	9307      	str	r3, [sp, #28]
 80094ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094be:	931a      	str	r3, [sp, #104]	; 0x68
 80094c0:	4654      	mov	r4, sl
 80094c2:	2205      	movs	r2, #5
 80094c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094c8:	4851      	ldr	r0, [pc, #324]	; (8009610 <_svfiprintf_r+0x1ec>)
 80094ca:	f7f6 fe99 	bl	8000200 <memchr>
 80094ce:	9a04      	ldr	r2, [sp, #16]
 80094d0:	b9d8      	cbnz	r0, 800950a <_svfiprintf_r+0xe6>
 80094d2:	06d0      	lsls	r0, r2, #27
 80094d4:	bf44      	itt	mi
 80094d6:	2320      	movmi	r3, #32
 80094d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094dc:	0711      	lsls	r1, r2, #28
 80094de:	bf44      	itt	mi
 80094e0:	232b      	movmi	r3, #43	; 0x2b
 80094e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094e6:	f89a 3000 	ldrb.w	r3, [sl]
 80094ea:	2b2a      	cmp	r3, #42	; 0x2a
 80094ec:	d015      	beq.n	800951a <_svfiprintf_r+0xf6>
 80094ee:	9a07      	ldr	r2, [sp, #28]
 80094f0:	4654      	mov	r4, sl
 80094f2:	2000      	movs	r0, #0
 80094f4:	f04f 0c0a 	mov.w	ip, #10
 80094f8:	4621      	mov	r1, r4
 80094fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094fe:	3b30      	subs	r3, #48	; 0x30
 8009500:	2b09      	cmp	r3, #9
 8009502:	d94e      	bls.n	80095a2 <_svfiprintf_r+0x17e>
 8009504:	b1b0      	cbz	r0, 8009534 <_svfiprintf_r+0x110>
 8009506:	9207      	str	r2, [sp, #28]
 8009508:	e014      	b.n	8009534 <_svfiprintf_r+0x110>
 800950a:	eba0 0308 	sub.w	r3, r0, r8
 800950e:	fa09 f303 	lsl.w	r3, r9, r3
 8009512:	4313      	orrs	r3, r2
 8009514:	9304      	str	r3, [sp, #16]
 8009516:	46a2      	mov	sl, r4
 8009518:	e7d2      	b.n	80094c0 <_svfiprintf_r+0x9c>
 800951a:	9b03      	ldr	r3, [sp, #12]
 800951c:	1d19      	adds	r1, r3, #4
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	9103      	str	r1, [sp, #12]
 8009522:	2b00      	cmp	r3, #0
 8009524:	bfbb      	ittet	lt
 8009526:	425b      	neglt	r3, r3
 8009528:	f042 0202 	orrlt.w	r2, r2, #2
 800952c:	9307      	strge	r3, [sp, #28]
 800952e:	9307      	strlt	r3, [sp, #28]
 8009530:	bfb8      	it	lt
 8009532:	9204      	strlt	r2, [sp, #16]
 8009534:	7823      	ldrb	r3, [r4, #0]
 8009536:	2b2e      	cmp	r3, #46	; 0x2e
 8009538:	d10c      	bne.n	8009554 <_svfiprintf_r+0x130>
 800953a:	7863      	ldrb	r3, [r4, #1]
 800953c:	2b2a      	cmp	r3, #42	; 0x2a
 800953e:	d135      	bne.n	80095ac <_svfiprintf_r+0x188>
 8009540:	9b03      	ldr	r3, [sp, #12]
 8009542:	1d1a      	adds	r2, r3, #4
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	9203      	str	r2, [sp, #12]
 8009548:	2b00      	cmp	r3, #0
 800954a:	bfb8      	it	lt
 800954c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009550:	3402      	adds	r4, #2
 8009552:	9305      	str	r3, [sp, #20]
 8009554:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009620 <_svfiprintf_r+0x1fc>
 8009558:	7821      	ldrb	r1, [r4, #0]
 800955a:	2203      	movs	r2, #3
 800955c:	4650      	mov	r0, sl
 800955e:	f7f6 fe4f 	bl	8000200 <memchr>
 8009562:	b140      	cbz	r0, 8009576 <_svfiprintf_r+0x152>
 8009564:	2340      	movs	r3, #64	; 0x40
 8009566:	eba0 000a 	sub.w	r0, r0, sl
 800956a:	fa03 f000 	lsl.w	r0, r3, r0
 800956e:	9b04      	ldr	r3, [sp, #16]
 8009570:	4303      	orrs	r3, r0
 8009572:	3401      	adds	r4, #1
 8009574:	9304      	str	r3, [sp, #16]
 8009576:	f814 1b01 	ldrb.w	r1, [r4], #1
 800957a:	4826      	ldr	r0, [pc, #152]	; (8009614 <_svfiprintf_r+0x1f0>)
 800957c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009580:	2206      	movs	r2, #6
 8009582:	f7f6 fe3d 	bl	8000200 <memchr>
 8009586:	2800      	cmp	r0, #0
 8009588:	d038      	beq.n	80095fc <_svfiprintf_r+0x1d8>
 800958a:	4b23      	ldr	r3, [pc, #140]	; (8009618 <_svfiprintf_r+0x1f4>)
 800958c:	bb1b      	cbnz	r3, 80095d6 <_svfiprintf_r+0x1b2>
 800958e:	9b03      	ldr	r3, [sp, #12]
 8009590:	3307      	adds	r3, #7
 8009592:	f023 0307 	bic.w	r3, r3, #7
 8009596:	3308      	adds	r3, #8
 8009598:	9303      	str	r3, [sp, #12]
 800959a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800959c:	4433      	add	r3, r6
 800959e:	9309      	str	r3, [sp, #36]	; 0x24
 80095a0:	e767      	b.n	8009472 <_svfiprintf_r+0x4e>
 80095a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80095a6:	460c      	mov	r4, r1
 80095a8:	2001      	movs	r0, #1
 80095aa:	e7a5      	b.n	80094f8 <_svfiprintf_r+0xd4>
 80095ac:	2300      	movs	r3, #0
 80095ae:	3401      	adds	r4, #1
 80095b0:	9305      	str	r3, [sp, #20]
 80095b2:	4619      	mov	r1, r3
 80095b4:	f04f 0c0a 	mov.w	ip, #10
 80095b8:	4620      	mov	r0, r4
 80095ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095be:	3a30      	subs	r2, #48	; 0x30
 80095c0:	2a09      	cmp	r2, #9
 80095c2:	d903      	bls.n	80095cc <_svfiprintf_r+0x1a8>
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d0c5      	beq.n	8009554 <_svfiprintf_r+0x130>
 80095c8:	9105      	str	r1, [sp, #20]
 80095ca:	e7c3      	b.n	8009554 <_svfiprintf_r+0x130>
 80095cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80095d0:	4604      	mov	r4, r0
 80095d2:	2301      	movs	r3, #1
 80095d4:	e7f0      	b.n	80095b8 <_svfiprintf_r+0x194>
 80095d6:	ab03      	add	r3, sp, #12
 80095d8:	9300      	str	r3, [sp, #0]
 80095da:	462a      	mov	r2, r5
 80095dc:	4b0f      	ldr	r3, [pc, #60]	; (800961c <_svfiprintf_r+0x1f8>)
 80095de:	a904      	add	r1, sp, #16
 80095e0:	4638      	mov	r0, r7
 80095e2:	f7fc f937 	bl	8005854 <_printf_float>
 80095e6:	1c42      	adds	r2, r0, #1
 80095e8:	4606      	mov	r6, r0
 80095ea:	d1d6      	bne.n	800959a <_svfiprintf_r+0x176>
 80095ec:	89ab      	ldrh	r3, [r5, #12]
 80095ee:	065b      	lsls	r3, r3, #25
 80095f0:	f53f af2c 	bmi.w	800944c <_svfiprintf_r+0x28>
 80095f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095f6:	b01d      	add	sp, #116	; 0x74
 80095f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095fc:	ab03      	add	r3, sp, #12
 80095fe:	9300      	str	r3, [sp, #0]
 8009600:	462a      	mov	r2, r5
 8009602:	4b06      	ldr	r3, [pc, #24]	; (800961c <_svfiprintf_r+0x1f8>)
 8009604:	a904      	add	r1, sp, #16
 8009606:	4638      	mov	r0, r7
 8009608:	f7fc fbc8 	bl	8005d9c <_printf_i>
 800960c:	e7eb      	b.n	80095e6 <_svfiprintf_r+0x1c2>
 800960e:	bf00      	nop
 8009610:	0800a514 	.word	0x0800a514
 8009614:	0800a51e 	.word	0x0800a51e
 8009618:	08005855 	.word	0x08005855
 800961c:	0800936d 	.word	0x0800936d
 8009620:	0800a51a 	.word	0x0800a51a

08009624 <__sfputc_r>:
 8009624:	6893      	ldr	r3, [r2, #8]
 8009626:	3b01      	subs	r3, #1
 8009628:	2b00      	cmp	r3, #0
 800962a:	b410      	push	{r4}
 800962c:	6093      	str	r3, [r2, #8]
 800962e:	da08      	bge.n	8009642 <__sfputc_r+0x1e>
 8009630:	6994      	ldr	r4, [r2, #24]
 8009632:	42a3      	cmp	r3, r4
 8009634:	db01      	blt.n	800963a <__sfputc_r+0x16>
 8009636:	290a      	cmp	r1, #10
 8009638:	d103      	bne.n	8009642 <__sfputc_r+0x1e>
 800963a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800963e:	f000 b9bb 	b.w	80099b8 <__swbuf_r>
 8009642:	6813      	ldr	r3, [r2, #0]
 8009644:	1c58      	adds	r0, r3, #1
 8009646:	6010      	str	r0, [r2, #0]
 8009648:	7019      	strb	r1, [r3, #0]
 800964a:	4608      	mov	r0, r1
 800964c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009650:	4770      	bx	lr

08009652 <__sfputs_r>:
 8009652:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009654:	4606      	mov	r6, r0
 8009656:	460f      	mov	r7, r1
 8009658:	4614      	mov	r4, r2
 800965a:	18d5      	adds	r5, r2, r3
 800965c:	42ac      	cmp	r4, r5
 800965e:	d101      	bne.n	8009664 <__sfputs_r+0x12>
 8009660:	2000      	movs	r0, #0
 8009662:	e007      	b.n	8009674 <__sfputs_r+0x22>
 8009664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009668:	463a      	mov	r2, r7
 800966a:	4630      	mov	r0, r6
 800966c:	f7ff ffda 	bl	8009624 <__sfputc_r>
 8009670:	1c43      	adds	r3, r0, #1
 8009672:	d1f3      	bne.n	800965c <__sfputs_r+0xa>
 8009674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009678 <_vfiprintf_r>:
 8009678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800967c:	460d      	mov	r5, r1
 800967e:	b09d      	sub	sp, #116	; 0x74
 8009680:	4614      	mov	r4, r2
 8009682:	4698      	mov	r8, r3
 8009684:	4606      	mov	r6, r0
 8009686:	b118      	cbz	r0, 8009690 <_vfiprintf_r+0x18>
 8009688:	6983      	ldr	r3, [r0, #24]
 800968a:	b90b      	cbnz	r3, 8009690 <_vfiprintf_r+0x18>
 800968c:	f7fe fc7a 	bl	8007f84 <__sinit>
 8009690:	4b89      	ldr	r3, [pc, #548]	; (80098b8 <_vfiprintf_r+0x240>)
 8009692:	429d      	cmp	r5, r3
 8009694:	d11b      	bne.n	80096ce <_vfiprintf_r+0x56>
 8009696:	6875      	ldr	r5, [r6, #4]
 8009698:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800969a:	07d9      	lsls	r1, r3, #31
 800969c:	d405      	bmi.n	80096aa <_vfiprintf_r+0x32>
 800969e:	89ab      	ldrh	r3, [r5, #12]
 80096a0:	059a      	lsls	r2, r3, #22
 80096a2:	d402      	bmi.n	80096aa <_vfiprintf_r+0x32>
 80096a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096a6:	f7ff f87e 	bl	80087a6 <__retarget_lock_acquire_recursive>
 80096aa:	89ab      	ldrh	r3, [r5, #12]
 80096ac:	071b      	lsls	r3, r3, #28
 80096ae:	d501      	bpl.n	80096b4 <_vfiprintf_r+0x3c>
 80096b0:	692b      	ldr	r3, [r5, #16]
 80096b2:	b9eb      	cbnz	r3, 80096f0 <_vfiprintf_r+0x78>
 80096b4:	4629      	mov	r1, r5
 80096b6:	4630      	mov	r0, r6
 80096b8:	f000 f9f0 	bl	8009a9c <__swsetup_r>
 80096bc:	b1c0      	cbz	r0, 80096f0 <_vfiprintf_r+0x78>
 80096be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096c0:	07dc      	lsls	r4, r3, #31
 80096c2:	d50e      	bpl.n	80096e2 <_vfiprintf_r+0x6a>
 80096c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80096c8:	b01d      	add	sp, #116	; 0x74
 80096ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ce:	4b7b      	ldr	r3, [pc, #492]	; (80098bc <_vfiprintf_r+0x244>)
 80096d0:	429d      	cmp	r5, r3
 80096d2:	d101      	bne.n	80096d8 <_vfiprintf_r+0x60>
 80096d4:	68b5      	ldr	r5, [r6, #8]
 80096d6:	e7df      	b.n	8009698 <_vfiprintf_r+0x20>
 80096d8:	4b79      	ldr	r3, [pc, #484]	; (80098c0 <_vfiprintf_r+0x248>)
 80096da:	429d      	cmp	r5, r3
 80096dc:	bf08      	it	eq
 80096de:	68f5      	ldreq	r5, [r6, #12]
 80096e0:	e7da      	b.n	8009698 <_vfiprintf_r+0x20>
 80096e2:	89ab      	ldrh	r3, [r5, #12]
 80096e4:	0598      	lsls	r0, r3, #22
 80096e6:	d4ed      	bmi.n	80096c4 <_vfiprintf_r+0x4c>
 80096e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096ea:	f7ff f85d 	bl	80087a8 <__retarget_lock_release_recursive>
 80096ee:	e7e9      	b.n	80096c4 <_vfiprintf_r+0x4c>
 80096f0:	2300      	movs	r3, #0
 80096f2:	9309      	str	r3, [sp, #36]	; 0x24
 80096f4:	2320      	movs	r3, #32
 80096f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80096fe:	2330      	movs	r3, #48	; 0x30
 8009700:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80098c4 <_vfiprintf_r+0x24c>
 8009704:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009708:	f04f 0901 	mov.w	r9, #1
 800970c:	4623      	mov	r3, r4
 800970e:	469a      	mov	sl, r3
 8009710:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009714:	b10a      	cbz	r2, 800971a <_vfiprintf_r+0xa2>
 8009716:	2a25      	cmp	r2, #37	; 0x25
 8009718:	d1f9      	bne.n	800970e <_vfiprintf_r+0x96>
 800971a:	ebba 0b04 	subs.w	fp, sl, r4
 800971e:	d00b      	beq.n	8009738 <_vfiprintf_r+0xc0>
 8009720:	465b      	mov	r3, fp
 8009722:	4622      	mov	r2, r4
 8009724:	4629      	mov	r1, r5
 8009726:	4630      	mov	r0, r6
 8009728:	f7ff ff93 	bl	8009652 <__sfputs_r>
 800972c:	3001      	adds	r0, #1
 800972e:	f000 80aa 	beq.w	8009886 <_vfiprintf_r+0x20e>
 8009732:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009734:	445a      	add	r2, fp
 8009736:	9209      	str	r2, [sp, #36]	; 0x24
 8009738:	f89a 3000 	ldrb.w	r3, [sl]
 800973c:	2b00      	cmp	r3, #0
 800973e:	f000 80a2 	beq.w	8009886 <_vfiprintf_r+0x20e>
 8009742:	2300      	movs	r3, #0
 8009744:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009748:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800974c:	f10a 0a01 	add.w	sl, sl, #1
 8009750:	9304      	str	r3, [sp, #16]
 8009752:	9307      	str	r3, [sp, #28]
 8009754:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009758:	931a      	str	r3, [sp, #104]	; 0x68
 800975a:	4654      	mov	r4, sl
 800975c:	2205      	movs	r2, #5
 800975e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009762:	4858      	ldr	r0, [pc, #352]	; (80098c4 <_vfiprintf_r+0x24c>)
 8009764:	f7f6 fd4c 	bl	8000200 <memchr>
 8009768:	9a04      	ldr	r2, [sp, #16]
 800976a:	b9d8      	cbnz	r0, 80097a4 <_vfiprintf_r+0x12c>
 800976c:	06d1      	lsls	r1, r2, #27
 800976e:	bf44      	itt	mi
 8009770:	2320      	movmi	r3, #32
 8009772:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009776:	0713      	lsls	r3, r2, #28
 8009778:	bf44      	itt	mi
 800977a:	232b      	movmi	r3, #43	; 0x2b
 800977c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009780:	f89a 3000 	ldrb.w	r3, [sl]
 8009784:	2b2a      	cmp	r3, #42	; 0x2a
 8009786:	d015      	beq.n	80097b4 <_vfiprintf_r+0x13c>
 8009788:	9a07      	ldr	r2, [sp, #28]
 800978a:	4654      	mov	r4, sl
 800978c:	2000      	movs	r0, #0
 800978e:	f04f 0c0a 	mov.w	ip, #10
 8009792:	4621      	mov	r1, r4
 8009794:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009798:	3b30      	subs	r3, #48	; 0x30
 800979a:	2b09      	cmp	r3, #9
 800979c:	d94e      	bls.n	800983c <_vfiprintf_r+0x1c4>
 800979e:	b1b0      	cbz	r0, 80097ce <_vfiprintf_r+0x156>
 80097a0:	9207      	str	r2, [sp, #28]
 80097a2:	e014      	b.n	80097ce <_vfiprintf_r+0x156>
 80097a4:	eba0 0308 	sub.w	r3, r0, r8
 80097a8:	fa09 f303 	lsl.w	r3, r9, r3
 80097ac:	4313      	orrs	r3, r2
 80097ae:	9304      	str	r3, [sp, #16]
 80097b0:	46a2      	mov	sl, r4
 80097b2:	e7d2      	b.n	800975a <_vfiprintf_r+0xe2>
 80097b4:	9b03      	ldr	r3, [sp, #12]
 80097b6:	1d19      	adds	r1, r3, #4
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	9103      	str	r1, [sp, #12]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	bfbb      	ittet	lt
 80097c0:	425b      	neglt	r3, r3
 80097c2:	f042 0202 	orrlt.w	r2, r2, #2
 80097c6:	9307      	strge	r3, [sp, #28]
 80097c8:	9307      	strlt	r3, [sp, #28]
 80097ca:	bfb8      	it	lt
 80097cc:	9204      	strlt	r2, [sp, #16]
 80097ce:	7823      	ldrb	r3, [r4, #0]
 80097d0:	2b2e      	cmp	r3, #46	; 0x2e
 80097d2:	d10c      	bne.n	80097ee <_vfiprintf_r+0x176>
 80097d4:	7863      	ldrb	r3, [r4, #1]
 80097d6:	2b2a      	cmp	r3, #42	; 0x2a
 80097d8:	d135      	bne.n	8009846 <_vfiprintf_r+0x1ce>
 80097da:	9b03      	ldr	r3, [sp, #12]
 80097dc:	1d1a      	adds	r2, r3, #4
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	9203      	str	r2, [sp, #12]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	bfb8      	it	lt
 80097e6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80097ea:	3402      	adds	r4, #2
 80097ec:	9305      	str	r3, [sp, #20]
 80097ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80098d4 <_vfiprintf_r+0x25c>
 80097f2:	7821      	ldrb	r1, [r4, #0]
 80097f4:	2203      	movs	r2, #3
 80097f6:	4650      	mov	r0, sl
 80097f8:	f7f6 fd02 	bl	8000200 <memchr>
 80097fc:	b140      	cbz	r0, 8009810 <_vfiprintf_r+0x198>
 80097fe:	2340      	movs	r3, #64	; 0x40
 8009800:	eba0 000a 	sub.w	r0, r0, sl
 8009804:	fa03 f000 	lsl.w	r0, r3, r0
 8009808:	9b04      	ldr	r3, [sp, #16]
 800980a:	4303      	orrs	r3, r0
 800980c:	3401      	adds	r4, #1
 800980e:	9304      	str	r3, [sp, #16]
 8009810:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009814:	482c      	ldr	r0, [pc, #176]	; (80098c8 <_vfiprintf_r+0x250>)
 8009816:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800981a:	2206      	movs	r2, #6
 800981c:	f7f6 fcf0 	bl	8000200 <memchr>
 8009820:	2800      	cmp	r0, #0
 8009822:	d03f      	beq.n	80098a4 <_vfiprintf_r+0x22c>
 8009824:	4b29      	ldr	r3, [pc, #164]	; (80098cc <_vfiprintf_r+0x254>)
 8009826:	bb1b      	cbnz	r3, 8009870 <_vfiprintf_r+0x1f8>
 8009828:	9b03      	ldr	r3, [sp, #12]
 800982a:	3307      	adds	r3, #7
 800982c:	f023 0307 	bic.w	r3, r3, #7
 8009830:	3308      	adds	r3, #8
 8009832:	9303      	str	r3, [sp, #12]
 8009834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009836:	443b      	add	r3, r7
 8009838:	9309      	str	r3, [sp, #36]	; 0x24
 800983a:	e767      	b.n	800970c <_vfiprintf_r+0x94>
 800983c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009840:	460c      	mov	r4, r1
 8009842:	2001      	movs	r0, #1
 8009844:	e7a5      	b.n	8009792 <_vfiprintf_r+0x11a>
 8009846:	2300      	movs	r3, #0
 8009848:	3401      	adds	r4, #1
 800984a:	9305      	str	r3, [sp, #20]
 800984c:	4619      	mov	r1, r3
 800984e:	f04f 0c0a 	mov.w	ip, #10
 8009852:	4620      	mov	r0, r4
 8009854:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009858:	3a30      	subs	r2, #48	; 0x30
 800985a:	2a09      	cmp	r2, #9
 800985c:	d903      	bls.n	8009866 <_vfiprintf_r+0x1ee>
 800985e:	2b00      	cmp	r3, #0
 8009860:	d0c5      	beq.n	80097ee <_vfiprintf_r+0x176>
 8009862:	9105      	str	r1, [sp, #20]
 8009864:	e7c3      	b.n	80097ee <_vfiprintf_r+0x176>
 8009866:	fb0c 2101 	mla	r1, ip, r1, r2
 800986a:	4604      	mov	r4, r0
 800986c:	2301      	movs	r3, #1
 800986e:	e7f0      	b.n	8009852 <_vfiprintf_r+0x1da>
 8009870:	ab03      	add	r3, sp, #12
 8009872:	9300      	str	r3, [sp, #0]
 8009874:	462a      	mov	r2, r5
 8009876:	4b16      	ldr	r3, [pc, #88]	; (80098d0 <_vfiprintf_r+0x258>)
 8009878:	a904      	add	r1, sp, #16
 800987a:	4630      	mov	r0, r6
 800987c:	f7fb ffea 	bl	8005854 <_printf_float>
 8009880:	4607      	mov	r7, r0
 8009882:	1c78      	adds	r0, r7, #1
 8009884:	d1d6      	bne.n	8009834 <_vfiprintf_r+0x1bc>
 8009886:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009888:	07d9      	lsls	r1, r3, #31
 800988a:	d405      	bmi.n	8009898 <_vfiprintf_r+0x220>
 800988c:	89ab      	ldrh	r3, [r5, #12]
 800988e:	059a      	lsls	r2, r3, #22
 8009890:	d402      	bmi.n	8009898 <_vfiprintf_r+0x220>
 8009892:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009894:	f7fe ff88 	bl	80087a8 <__retarget_lock_release_recursive>
 8009898:	89ab      	ldrh	r3, [r5, #12]
 800989a:	065b      	lsls	r3, r3, #25
 800989c:	f53f af12 	bmi.w	80096c4 <_vfiprintf_r+0x4c>
 80098a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098a2:	e711      	b.n	80096c8 <_vfiprintf_r+0x50>
 80098a4:	ab03      	add	r3, sp, #12
 80098a6:	9300      	str	r3, [sp, #0]
 80098a8:	462a      	mov	r2, r5
 80098aa:	4b09      	ldr	r3, [pc, #36]	; (80098d0 <_vfiprintf_r+0x258>)
 80098ac:	a904      	add	r1, sp, #16
 80098ae:	4630      	mov	r0, r6
 80098b0:	f7fc fa74 	bl	8005d9c <_printf_i>
 80098b4:	e7e4      	b.n	8009880 <_vfiprintf_r+0x208>
 80098b6:	bf00      	nop
 80098b8:	0800a2fc 	.word	0x0800a2fc
 80098bc:	0800a31c 	.word	0x0800a31c
 80098c0:	0800a2dc 	.word	0x0800a2dc
 80098c4:	0800a514 	.word	0x0800a514
 80098c8:	0800a51e 	.word	0x0800a51e
 80098cc:	08005855 	.word	0x08005855
 80098d0:	08009653 	.word	0x08009653
 80098d4:	0800a51a 	.word	0x0800a51a

080098d8 <nan>:
 80098d8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80098e0 <nan+0x8>
 80098dc:	4770      	bx	lr
 80098de:	bf00      	nop
 80098e0:	00000000 	.word	0x00000000
 80098e4:	7ff80000 	.word	0x7ff80000

080098e8 <_sbrk_r>:
 80098e8:	b538      	push	{r3, r4, r5, lr}
 80098ea:	4d06      	ldr	r5, [pc, #24]	; (8009904 <_sbrk_r+0x1c>)
 80098ec:	2300      	movs	r3, #0
 80098ee:	4604      	mov	r4, r0
 80098f0:	4608      	mov	r0, r1
 80098f2:	602b      	str	r3, [r5, #0]
 80098f4:	f7f7 fe9e 	bl	8001634 <_sbrk>
 80098f8:	1c43      	adds	r3, r0, #1
 80098fa:	d102      	bne.n	8009902 <_sbrk_r+0x1a>
 80098fc:	682b      	ldr	r3, [r5, #0]
 80098fe:	b103      	cbz	r3, 8009902 <_sbrk_r+0x1a>
 8009900:	6023      	str	r3, [r4, #0]
 8009902:	bd38      	pop	{r3, r4, r5, pc}
 8009904:	20000304 	.word	0x20000304

08009908 <__sread>:
 8009908:	b510      	push	{r4, lr}
 800990a:	460c      	mov	r4, r1
 800990c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009910:	f000 fb02 	bl	8009f18 <_read_r>
 8009914:	2800      	cmp	r0, #0
 8009916:	bfab      	itete	ge
 8009918:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800991a:	89a3      	ldrhlt	r3, [r4, #12]
 800991c:	181b      	addge	r3, r3, r0
 800991e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009922:	bfac      	ite	ge
 8009924:	6563      	strge	r3, [r4, #84]	; 0x54
 8009926:	81a3      	strhlt	r3, [r4, #12]
 8009928:	bd10      	pop	{r4, pc}

0800992a <__swrite>:
 800992a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800992e:	461f      	mov	r7, r3
 8009930:	898b      	ldrh	r3, [r1, #12]
 8009932:	05db      	lsls	r3, r3, #23
 8009934:	4605      	mov	r5, r0
 8009936:	460c      	mov	r4, r1
 8009938:	4616      	mov	r6, r2
 800993a:	d505      	bpl.n	8009948 <__swrite+0x1e>
 800993c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009940:	2302      	movs	r3, #2
 8009942:	2200      	movs	r2, #0
 8009944:	f000 fa1a 	bl	8009d7c <_lseek_r>
 8009948:	89a3      	ldrh	r3, [r4, #12]
 800994a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800994e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009952:	81a3      	strh	r3, [r4, #12]
 8009954:	4632      	mov	r2, r6
 8009956:	463b      	mov	r3, r7
 8009958:	4628      	mov	r0, r5
 800995a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800995e:	f000 b88b 	b.w	8009a78 <_write_r>

08009962 <__sseek>:
 8009962:	b510      	push	{r4, lr}
 8009964:	460c      	mov	r4, r1
 8009966:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800996a:	f000 fa07 	bl	8009d7c <_lseek_r>
 800996e:	1c43      	adds	r3, r0, #1
 8009970:	89a3      	ldrh	r3, [r4, #12]
 8009972:	bf15      	itete	ne
 8009974:	6560      	strne	r0, [r4, #84]	; 0x54
 8009976:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800997a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800997e:	81a3      	strheq	r3, [r4, #12]
 8009980:	bf18      	it	ne
 8009982:	81a3      	strhne	r3, [r4, #12]
 8009984:	bd10      	pop	{r4, pc}

08009986 <__sclose>:
 8009986:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800998a:	f000 b913 	b.w	8009bb4 <_close_r>

0800998e <strncmp>:
 800998e:	b510      	push	{r4, lr}
 8009990:	b17a      	cbz	r2, 80099b2 <strncmp+0x24>
 8009992:	4603      	mov	r3, r0
 8009994:	3901      	subs	r1, #1
 8009996:	1884      	adds	r4, r0, r2
 8009998:	f813 0b01 	ldrb.w	r0, [r3], #1
 800999c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80099a0:	4290      	cmp	r0, r2
 80099a2:	d101      	bne.n	80099a8 <strncmp+0x1a>
 80099a4:	42a3      	cmp	r3, r4
 80099a6:	d101      	bne.n	80099ac <strncmp+0x1e>
 80099a8:	1a80      	subs	r0, r0, r2
 80099aa:	bd10      	pop	{r4, pc}
 80099ac:	2800      	cmp	r0, #0
 80099ae:	d1f3      	bne.n	8009998 <strncmp+0xa>
 80099b0:	e7fa      	b.n	80099a8 <strncmp+0x1a>
 80099b2:	4610      	mov	r0, r2
 80099b4:	e7f9      	b.n	80099aa <strncmp+0x1c>
	...

080099b8 <__swbuf_r>:
 80099b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ba:	460e      	mov	r6, r1
 80099bc:	4614      	mov	r4, r2
 80099be:	4605      	mov	r5, r0
 80099c0:	b118      	cbz	r0, 80099ca <__swbuf_r+0x12>
 80099c2:	6983      	ldr	r3, [r0, #24]
 80099c4:	b90b      	cbnz	r3, 80099ca <__swbuf_r+0x12>
 80099c6:	f7fe fadd 	bl	8007f84 <__sinit>
 80099ca:	4b21      	ldr	r3, [pc, #132]	; (8009a50 <__swbuf_r+0x98>)
 80099cc:	429c      	cmp	r4, r3
 80099ce:	d12b      	bne.n	8009a28 <__swbuf_r+0x70>
 80099d0:	686c      	ldr	r4, [r5, #4]
 80099d2:	69a3      	ldr	r3, [r4, #24]
 80099d4:	60a3      	str	r3, [r4, #8]
 80099d6:	89a3      	ldrh	r3, [r4, #12]
 80099d8:	071a      	lsls	r2, r3, #28
 80099da:	d52f      	bpl.n	8009a3c <__swbuf_r+0x84>
 80099dc:	6923      	ldr	r3, [r4, #16]
 80099de:	b36b      	cbz	r3, 8009a3c <__swbuf_r+0x84>
 80099e0:	6923      	ldr	r3, [r4, #16]
 80099e2:	6820      	ldr	r0, [r4, #0]
 80099e4:	1ac0      	subs	r0, r0, r3
 80099e6:	6963      	ldr	r3, [r4, #20]
 80099e8:	b2f6      	uxtb	r6, r6
 80099ea:	4283      	cmp	r3, r0
 80099ec:	4637      	mov	r7, r6
 80099ee:	dc04      	bgt.n	80099fa <__swbuf_r+0x42>
 80099f0:	4621      	mov	r1, r4
 80099f2:	4628      	mov	r0, r5
 80099f4:	f000 f974 	bl	8009ce0 <_fflush_r>
 80099f8:	bb30      	cbnz	r0, 8009a48 <__swbuf_r+0x90>
 80099fa:	68a3      	ldr	r3, [r4, #8]
 80099fc:	3b01      	subs	r3, #1
 80099fe:	60a3      	str	r3, [r4, #8]
 8009a00:	6823      	ldr	r3, [r4, #0]
 8009a02:	1c5a      	adds	r2, r3, #1
 8009a04:	6022      	str	r2, [r4, #0]
 8009a06:	701e      	strb	r6, [r3, #0]
 8009a08:	6963      	ldr	r3, [r4, #20]
 8009a0a:	3001      	adds	r0, #1
 8009a0c:	4283      	cmp	r3, r0
 8009a0e:	d004      	beq.n	8009a1a <__swbuf_r+0x62>
 8009a10:	89a3      	ldrh	r3, [r4, #12]
 8009a12:	07db      	lsls	r3, r3, #31
 8009a14:	d506      	bpl.n	8009a24 <__swbuf_r+0x6c>
 8009a16:	2e0a      	cmp	r6, #10
 8009a18:	d104      	bne.n	8009a24 <__swbuf_r+0x6c>
 8009a1a:	4621      	mov	r1, r4
 8009a1c:	4628      	mov	r0, r5
 8009a1e:	f000 f95f 	bl	8009ce0 <_fflush_r>
 8009a22:	b988      	cbnz	r0, 8009a48 <__swbuf_r+0x90>
 8009a24:	4638      	mov	r0, r7
 8009a26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a28:	4b0a      	ldr	r3, [pc, #40]	; (8009a54 <__swbuf_r+0x9c>)
 8009a2a:	429c      	cmp	r4, r3
 8009a2c:	d101      	bne.n	8009a32 <__swbuf_r+0x7a>
 8009a2e:	68ac      	ldr	r4, [r5, #8]
 8009a30:	e7cf      	b.n	80099d2 <__swbuf_r+0x1a>
 8009a32:	4b09      	ldr	r3, [pc, #36]	; (8009a58 <__swbuf_r+0xa0>)
 8009a34:	429c      	cmp	r4, r3
 8009a36:	bf08      	it	eq
 8009a38:	68ec      	ldreq	r4, [r5, #12]
 8009a3a:	e7ca      	b.n	80099d2 <__swbuf_r+0x1a>
 8009a3c:	4621      	mov	r1, r4
 8009a3e:	4628      	mov	r0, r5
 8009a40:	f000 f82c 	bl	8009a9c <__swsetup_r>
 8009a44:	2800      	cmp	r0, #0
 8009a46:	d0cb      	beq.n	80099e0 <__swbuf_r+0x28>
 8009a48:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009a4c:	e7ea      	b.n	8009a24 <__swbuf_r+0x6c>
 8009a4e:	bf00      	nop
 8009a50:	0800a2fc 	.word	0x0800a2fc
 8009a54:	0800a31c 	.word	0x0800a31c
 8009a58:	0800a2dc 	.word	0x0800a2dc

08009a5c <__ascii_wctomb>:
 8009a5c:	b149      	cbz	r1, 8009a72 <__ascii_wctomb+0x16>
 8009a5e:	2aff      	cmp	r2, #255	; 0xff
 8009a60:	bf85      	ittet	hi
 8009a62:	238a      	movhi	r3, #138	; 0x8a
 8009a64:	6003      	strhi	r3, [r0, #0]
 8009a66:	700a      	strbls	r2, [r1, #0]
 8009a68:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009a6c:	bf98      	it	ls
 8009a6e:	2001      	movls	r0, #1
 8009a70:	4770      	bx	lr
 8009a72:	4608      	mov	r0, r1
 8009a74:	4770      	bx	lr
	...

08009a78 <_write_r>:
 8009a78:	b538      	push	{r3, r4, r5, lr}
 8009a7a:	4d07      	ldr	r5, [pc, #28]	; (8009a98 <_write_r+0x20>)
 8009a7c:	4604      	mov	r4, r0
 8009a7e:	4608      	mov	r0, r1
 8009a80:	4611      	mov	r1, r2
 8009a82:	2200      	movs	r2, #0
 8009a84:	602a      	str	r2, [r5, #0]
 8009a86:	461a      	mov	r2, r3
 8009a88:	f7f7 fd8a 	bl	80015a0 <_write>
 8009a8c:	1c43      	adds	r3, r0, #1
 8009a8e:	d102      	bne.n	8009a96 <_write_r+0x1e>
 8009a90:	682b      	ldr	r3, [r5, #0]
 8009a92:	b103      	cbz	r3, 8009a96 <_write_r+0x1e>
 8009a94:	6023      	str	r3, [r4, #0]
 8009a96:	bd38      	pop	{r3, r4, r5, pc}
 8009a98:	20000304 	.word	0x20000304

08009a9c <__swsetup_r>:
 8009a9c:	4b32      	ldr	r3, [pc, #200]	; (8009b68 <__swsetup_r+0xcc>)
 8009a9e:	b570      	push	{r4, r5, r6, lr}
 8009aa0:	681d      	ldr	r5, [r3, #0]
 8009aa2:	4606      	mov	r6, r0
 8009aa4:	460c      	mov	r4, r1
 8009aa6:	b125      	cbz	r5, 8009ab2 <__swsetup_r+0x16>
 8009aa8:	69ab      	ldr	r3, [r5, #24]
 8009aaa:	b913      	cbnz	r3, 8009ab2 <__swsetup_r+0x16>
 8009aac:	4628      	mov	r0, r5
 8009aae:	f7fe fa69 	bl	8007f84 <__sinit>
 8009ab2:	4b2e      	ldr	r3, [pc, #184]	; (8009b6c <__swsetup_r+0xd0>)
 8009ab4:	429c      	cmp	r4, r3
 8009ab6:	d10f      	bne.n	8009ad8 <__swsetup_r+0x3c>
 8009ab8:	686c      	ldr	r4, [r5, #4]
 8009aba:	89a3      	ldrh	r3, [r4, #12]
 8009abc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ac0:	0719      	lsls	r1, r3, #28
 8009ac2:	d42c      	bmi.n	8009b1e <__swsetup_r+0x82>
 8009ac4:	06dd      	lsls	r5, r3, #27
 8009ac6:	d411      	bmi.n	8009aec <__swsetup_r+0x50>
 8009ac8:	2309      	movs	r3, #9
 8009aca:	6033      	str	r3, [r6, #0]
 8009acc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009ad0:	81a3      	strh	r3, [r4, #12]
 8009ad2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ad6:	e03e      	b.n	8009b56 <__swsetup_r+0xba>
 8009ad8:	4b25      	ldr	r3, [pc, #148]	; (8009b70 <__swsetup_r+0xd4>)
 8009ada:	429c      	cmp	r4, r3
 8009adc:	d101      	bne.n	8009ae2 <__swsetup_r+0x46>
 8009ade:	68ac      	ldr	r4, [r5, #8]
 8009ae0:	e7eb      	b.n	8009aba <__swsetup_r+0x1e>
 8009ae2:	4b24      	ldr	r3, [pc, #144]	; (8009b74 <__swsetup_r+0xd8>)
 8009ae4:	429c      	cmp	r4, r3
 8009ae6:	bf08      	it	eq
 8009ae8:	68ec      	ldreq	r4, [r5, #12]
 8009aea:	e7e6      	b.n	8009aba <__swsetup_r+0x1e>
 8009aec:	0758      	lsls	r0, r3, #29
 8009aee:	d512      	bpl.n	8009b16 <__swsetup_r+0x7a>
 8009af0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009af2:	b141      	cbz	r1, 8009b06 <__swsetup_r+0x6a>
 8009af4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009af8:	4299      	cmp	r1, r3
 8009afa:	d002      	beq.n	8009b02 <__swsetup_r+0x66>
 8009afc:	4630      	mov	r0, r6
 8009afe:	f7ff fb55 	bl	80091ac <_free_r>
 8009b02:	2300      	movs	r3, #0
 8009b04:	6363      	str	r3, [r4, #52]	; 0x34
 8009b06:	89a3      	ldrh	r3, [r4, #12]
 8009b08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009b0c:	81a3      	strh	r3, [r4, #12]
 8009b0e:	2300      	movs	r3, #0
 8009b10:	6063      	str	r3, [r4, #4]
 8009b12:	6923      	ldr	r3, [r4, #16]
 8009b14:	6023      	str	r3, [r4, #0]
 8009b16:	89a3      	ldrh	r3, [r4, #12]
 8009b18:	f043 0308 	orr.w	r3, r3, #8
 8009b1c:	81a3      	strh	r3, [r4, #12]
 8009b1e:	6923      	ldr	r3, [r4, #16]
 8009b20:	b94b      	cbnz	r3, 8009b36 <__swsetup_r+0x9a>
 8009b22:	89a3      	ldrh	r3, [r4, #12]
 8009b24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b2c:	d003      	beq.n	8009b36 <__swsetup_r+0x9a>
 8009b2e:	4621      	mov	r1, r4
 8009b30:	4630      	mov	r0, r6
 8009b32:	f000 f95b 	bl	8009dec <__smakebuf_r>
 8009b36:	89a0      	ldrh	r0, [r4, #12]
 8009b38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b3c:	f010 0301 	ands.w	r3, r0, #1
 8009b40:	d00a      	beq.n	8009b58 <__swsetup_r+0xbc>
 8009b42:	2300      	movs	r3, #0
 8009b44:	60a3      	str	r3, [r4, #8]
 8009b46:	6963      	ldr	r3, [r4, #20]
 8009b48:	425b      	negs	r3, r3
 8009b4a:	61a3      	str	r3, [r4, #24]
 8009b4c:	6923      	ldr	r3, [r4, #16]
 8009b4e:	b943      	cbnz	r3, 8009b62 <__swsetup_r+0xc6>
 8009b50:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009b54:	d1ba      	bne.n	8009acc <__swsetup_r+0x30>
 8009b56:	bd70      	pop	{r4, r5, r6, pc}
 8009b58:	0781      	lsls	r1, r0, #30
 8009b5a:	bf58      	it	pl
 8009b5c:	6963      	ldrpl	r3, [r4, #20]
 8009b5e:	60a3      	str	r3, [r4, #8]
 8009b60:	e7f4      	b.n	8009b4c <__swsetup_r+0xb0>
 8009b62:	2000      	movs	r0, #0
 8009b64:	e7f7      	b.n	8009b56 <__swsetup_r+0xba>
 8009b66:	bf00      	nop
 8009b68:	2000000c 	.word	0x2000000c
 8009b6c:	0800a2fc 	.word	0x0800a2fc
 8009b70:	0800a31c 	.word	0x0800a31c
 8009b74:	0800a2dc 	.word	0x0800a2dc

08009b78 <__assert_func>:
 8009b78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b7a:	4614      	mov	r4, r2
 8009b7c:	461a      	mov	r2, r3
 8009b7e:	4b09      	ldr	r3, [pc, #36]	; (8009ba4 <__assert_func+0x2c>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4605      	mov	r5, r0
 8009b84:	68d8      	ldr	r0, [r3, #12]
 8009b86:	b14c      	cbz	r4, 8009b9c <__assert_func+0x24>
 8009b88:	4b07      	ldr	r3, [pc, #28]	; (8009ba8 <__assert_func+0x30>)
 8009b8a:	9100      	str	r1, [sp, #0]
 8009b8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b90:	4906      	ldr	r1, [pc, #24]	; (8009bac <__assert_func+0x34>)
 8009b92:	462b      	mov	r3, r5
 8009b94:	f000 f8e0 	bl	8009d58 <fiprintf>
 8009b98:	f000 f9d0 	bl	8009f3c <abort>
 8009b9c:	4b04      	ldr	r3, [pc, #16]	; (8009bb0 <__assert_func+0x38>)
 8009b9e:	461c      	mov	r4, r3
 8009ba0:	e7f3      	b.n	8009b8a <__assert_func+0x12>
 8009ba2:	bf00      	nop
 8009ba4:	2000000c 	.word	0x2000000c
 8009ba8:	0800a525 	.word	0x0800a525
 8009bac:	0800a532 	.word	0x0800a532
 8009bb0:	0800a560 	.word	0x0800a560

08009bb4 <_close_r>:
 8009bb4:	b538      	push	{r3, r4, r5, lr}
 8009bb6:	4d06      	ldr	r5, [pc, #24]	; (8009bd0 <_close_r+0x1c>)
 8009bb8:	2300      	movs	r3, #0
 8009bba:	4604      	mov	r4, r0
 8009bbc:	4608      	mov	r0, r1
 8009bbe:	602b      	str	r3, [r5, #0]
 8009bc0:	f7f7 fd04 	bl	80015cc <_close>
 8009bc4:	1c43      	adds	r3, r0, #1
 8009bc6:	d102      	bne.n	8009bce <_close_r+0x1a>
 8009bc8:	682b      	ldr	r3, [r5, #0]
 8009bca:	b103      	cbz	r3, 8009bce <_close_r+0x1a>
 8009bcc:	6023      	str	r3, [r4, #0]
 8009bce:	bd38      	pop	{r3, r4, r5, pc}
 8009bd0:	20000304 	.word	0x20000304

08009bd4 <__sflush_r>:
 8009bd4:	898a      	ldrh	r2, [r1, #12]
 8009bd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bda:	4605      	mov	r5, r0
 8009bdc:	0710      	lsls	r0, r2, #28
 8009bde:	460c      	mov	r4, r1
 8009be0:	d458      	bmi.n	8009c94 <__sflush_r+0xc0>
 8009be2:	684b      	ldr	r3, [r1, #4]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	dc05      	bgt.n	8009bf4 <__sflush_r+0x20>
 8009be8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	dc02      	bgt.n	8009bf4 <__sflush_r+0x20>
 8009bee:	2000      	movs	r0, #0
 8009bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bf4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009bf6:	2e00      	cmp	r6, #0
 8009bf8:	d0f9      	beq.n	8009bee <__sflush_r+0x1a>
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009c00:	682f      	ldr	r7, [r5, #0]
 8009c02:	602b      	str	r3, [r5, #0]
 8009c04:	d032      	beq.n	8009c6c <__sflush_r+0x98>
 8009c06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009c08:	89a3      	ldrh	r3, [r4, #12]
 8009c0a:	075a      	lsls	r2, r3, #29
 8009c0c:	d505      	bpl.n	8009c1a <__sflush_r+0x46>
 8009c0e:	6863      	ldr	r3, [r4, #4]
 8009c10:	1ac0      	subs	r0, r0, r3
 8009c12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009c14:	b10b      	cbz	r3, 8009c1a <__sflush_r+0x46>
 8009c16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009c18:	1ac0      	subs	r0, r0, r3
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	4602      	mov	r2, r0
 8009c1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c20:	6a21      	ldr	r1, [r4, #32]
 8009c22:	4628      	mov	r0, r5
 8009c24:	47b0      	blx	r6
 8009c26:	1c43      	adds	r3, r0, #1
 8009c28:	89a3      	ldrh	r3, [r4, #12]
 8009c2a:	d106      	bne.n	8009c3a <__sflush_r+0x66>
 8009c2c:	6829      	ldr	r1, [r5, #0]
 8009c2e:	291d      	cmp	r1, #29
 8009c30:	d82c      	bhi.n	8009c8c <__sflush_r+0xb8>
 8009c32:	4a2a      	ldr	r2, [pc, #168]	; (8009cdc <__sflush_r+0x108>)
 8009c34:	40ca      	lsrs	r2, r1
 8009c36:	07d6      	lsls	r6, r2, #31
 8009c38:	d528      	bpl.n	8009c8c <__sflush_r+0xb8>
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	6062      	str	r2, [r4, #4]
 8009c3e:	04d9      	lsls	r1, r3, #19
 8009c40:	6922      	ldr	r2, [r4, #16]
 8009c42:	6022      	str	r2, [r4, #0]
 8009c44:	d504      	bpl.n	8009c50 <__sflush_r+0x7c>
 8009c46:	1c42      	adds	r2, r0, #1
 8009c48:	d101      	bne.n	8009c4e <__sflush_r+0x7a>
 8009c4a:	682b      	ldr	r3, [r5, #0]
 8009c4c:	b903      	cbnz	r3, 8009c50 <__sflush_r+0x7c>
 8009c4e:	6560      	str	r0, [r4, #84]	; 0x54
 8009c50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c52:	602f      	str	r7, [r5, #0]
 8009c54:	2900      	cmp	r1, #0
 8009c56:	d0ca      	beq.n	8009bee <__sflush_r+0x1a>
 8009c58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c5c:	4299      	cmp	r1, r3
 8009c5e:	d002      	beq.n	8009c66 <__sflush_r+0x92>
 8009c60:	4628      	mov	r0, r5
 8009c62:	f7ff faa3 	bl	80091ac <_free_r>
 8009c66:	2000      	movs	r0, #0
 8009c68:	6360      	str	r0, [r4, #52]	; 0x34
 8009c6a:	e7c1      	b.n	8009bf0 <__sflush_r+0x1c>
 8009c6c:	6a21      	ldr	r1, [r4, #32]
 8009c6e:	2301      	movs	r3, #1
 8009c70:	4628      	mov	r0, r5
 8009c72:	47b0      	blx	r6
 8009c74:	1c41      	adds	r1, r0, #1
 8009c76:	d1c7      	bne.n	8009c08 <__sflush_r+0x34>
 8009c78:	682b      	ldr	r3, [r5, #0]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d0c4      	beq.n	8009c08 <__sflush_r+0x34>
 8009c7e:	2b1d      	cmp	r3, #29
 8009c80:	d001      	beq.n	8009c86 <__sflush_r+0xb2>
 8009c82:	2b16      	cmp	r3, #22
 8009c84:	d101      	bne.n	8009c8a <__sflush_r+0xb6>
 8009c86:	602f      	str	r7, [r5, #0]
 8009c88:	e7b1      	b.n	8009bee <__sflush_r+0x1a>
 8009c8a:	89a3      	ldrh	r3, [r4, #12]
 8009c8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c90:	81a3      	strh	r3, [r4, #12]
 8009c92:	e7ad      	b.n	8009bf0 <__sflush_r+0x1c>
 8009c94:	690f      	ldr	r7, [r1, #16]
 8009c96:	2f00      	cmp	r7, #0
 8009c98:	d0a9      	beq.n	8009bee <__sflush_r+0x1a>
 8009c9a:	0793      	lsls	r3, r2, #30
 8009c9c:	680e      	ldr	r6, [r1, #0]
 8009c9e:	bf08      	it	eq
 8009ca0:	694b      	ldreq	r3, [r1, #20]
 8009ca2:	600f      	str	r7, [r1, #0]
 8009ca4:	bf18      	it	ne
 8009ca6:	2300      	movne	r3, #0
 8009ca8:	eba6 0807 	sub.w	r8, r6, r7
 8009cac:	608b      	str	r3, [r1, #8]
 8009cae:	f1b8 0f00 	cmp.w	r8, #0
 8009cb2:	dd9c      	ble.n	8009bee <__sflush_r+0x1a>
 8009cb4:	6a21      	ldr	r1, [r4, #32]
 8009cb6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009cb8:	4643      	mov	r3, r8
 8009cba:	463a      	mov	r2, r7
 8009cbc:	4628      	mov	r0, r5
 8009cbe:	47b0      	blx	r6
 8009cc0:	2800      	cmp	r0, #0
 8009cc2:	dc06      	bgt.n	8009cd2 <__sflush_r+0xfe>
 8009cc4:	89a3      	ldrh	r3, [r4, #12]
 8009cc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cca:	81a3      	strh	r3, [r4, #12]
 8009ccc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009cd0:	e78e      	b.n	8009bf0 <__sflush_r+0x1c>
 8009cd2:	4407      	add	r7, r0
 8009cd4:	eba8 0800 	sub.w	r8, r8, r0
 8009cd8:	e7e9      	b.n	8009cae <__sflush_r+0xda>
 8009cda:	bf00      	nop
 8009cdc:	20400001 	.word	0x20400001

08009ce0 <_fflush_r>:
 8009ce0:	b538      	push	{r3, r4, r5, lr}
 8009ce2:	690b      	ldr	r3, [r1, #16]
 8009ce4:	4605      	mov	r5, r0
 8009ce6:	460c      	mov	r4, r1
 8009ce8:	b913      	cbnz	r3, 8009cf0 <_fflush_r+0x10>
 8009cea:	2500      	movs	r5, #0
 8009cec:	4628      	mov	r0, r5
 8009cee:	bd38      	pop	{r3, r4, r5, pc}
 8009cf0:	b118      	cbz	r0, 8009cfa <_fflush_r+0x1a>
 8009cf2:	6983      	ldr	r3, [r0, #24]
 8009cf4:	b90b      	cbnz	r3, 8009cfa <_fflush_r+0x1a>
 8009cf6:	f7fe f945 	bl	8007f84 <__sinit>
 8009cfa:	4b14      	ldr	r3, [pc, #80]	; (8009d4c <_fflush_r+0x6c>)
 8009cfc:	429c      	cmp	r4, r3
 8009cfe:	d11b      	bne.n	8009d38 <_fflush_r+0x58>
 8009d00:	686c      	ldr	r4, [r5, #4]
 8009d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d0ef      	beq.n	8009cea <_fflush_r+0xa>
 8009d0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009d0c:	07d0      	lsls	r0, r2, #31
 8009d0e:	d404      	bmi.n	8009d1a <_fflush_r+0x3a>
 8009d10:	0599      	lsls	r1, r3, #22
 8009d12:	d402      	bmi.n	8009d1a <_fflush_r+0x3a>
 8009d14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d16:	f7fe fd46 	bl	80087a6 <__retarget_lock_acquire_recursive>
 8009d1a:	4628      	mov	r0, r5
 8009d1c:	4621      	mov	r1, r4
 8009d1e:	f7ff ff59 	bl	8009bd4 <__sflush_r>
 8009d22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d24:	07da      	lsls	r2, r3, #31
 8009d26:	4605      	mov	r5, r0
 8009d28:	d4e0      	bmi.n	8009cec <_fflush_r+0xc>
 8009d2a:	89a3      	ldrh	r3, [r4, #12]
 8009d2c:	059b      	lsls	r3, r3, #22
 8009d2e:	d4dd      	bmi.n	8009cec <_fflush_r+0xc>
 8009d30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d32:	f7fe fd39 	bl	80087a8 <__retarget_lock_release_recursive>
 8009d36:	e7d9      	b.n	8009cec <_fflush_r+0xc>
 8009d38:	4b05      	ldr	r3, [pc, #20]	; (8009d50 <_fflush_r+0x70>)
 8009d3a:	429c      	cmp	r4, r3
 8009d3c:	d101      	bne.n	8009d42 <_fflush_r+0x62>
 8009d3e:	68ac      	ldr	r4, [r5, #8]
 8009d40:	e7df      	b.n	8009d02 <_fflush_r+0x22>
 8009d42:	4b04      	ldr	r3, [pc, #16]	; (8009d54 <_fflush_r+0x74>)
 8009d44:	429c      	cmp	r4, r3
 8009d46:	bf08      	it	eq
 8009d48:	68ec      	ldreq	r4, [r5, #12]
 8009d4a:	e7da      	b.n	8009d02 <_fflush_r+0x22>
 8009d4c:	0800a2fc 	.word	0x0800a2fc
 8009d50:	0800a31c 	.word	0x0800a31c
 8009d54:	0800a2dc 	.word	0x0800a2dc

08009d58 <fiprintf>:
 8009d58:	b40e      	push	{r1, r2, r3}
 8009d5a:	b503      	push	{r0, r1, lr}
 8009d5c:	4601      	mov	r1, r0
 8009d5e:	ab03      	add	r3, sp, #12
 8009d60:	4805      	ldr	r0, [pc, #20]	; (8009d78 <fiprintf+0x20>)
 8009d62:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d66:	6800      	ldr	r0, [r0, #0]
 8009d68:	9301      	str	r3, [sp, #4]
 8009d6a:	f7ff fc85 	bl	8009678 <_vfiprintf_r>
 8009d6e:	b002      	add	sp, #8
 8009d70:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d74:	b003      	add	sp, #12
 8009d76:	4770      	bx	lr
 8009d78:	2000000c 	.word	0x2000000c

08009d7c <_lseek_r>:
 8009d7c:	b538      	push	{r3, r4, r5, lr}
 8009d7e:	4d07      	ldr	r5, [pc, #28]	; (8009d9c <_lseek_r+0x20>)
 8009d80:	4604      	mov	r4, r0
 8009d82:	4608      	mov	r0, r1
 8009d84:	4611      	mov	r1, r2
 8009d86:	2200      	movs	r2, #0
 8009d88:	602a      	str	r2, [r5, #0]
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	f7f7 fc45 	bl	800161a <_lseek>
 8009d90:	1c43      	adds	r3, r0, #1
 8009d92:	d102      	bne.n	8009d9a <_lseek_r+0x1e>
 8009d94:	682b      	ldr	r3, [r5, #0]
 8009d96:	b103      	cbz	r3, 8009d9a <_lseek_r+0x1e>
 8009d98:	6023      	str	r3, [r4, #0]
 8009d9a:	bd38      	pop	{r3, r4, r5, pc}
 8009d9c:	20000304 	.word	0x20000304

08009da0 <__swhatbuf_r>:
 8009da0:	b570      	push	{r4, r5, r6, lr}
 8009da2:	460e      	mov	r6, r1
 8009da4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009da8:	2900      	cmp	r1, #0
 8009daa:	b096      	sub	sp, #88	; 0x58
 8009dac:	4614      	mov	r4, r2
 8009dae:	461d      	mov	r5, r3
 8009db0:	da08      	bge.n	8009dc4 <__swhatbuf_r+0x24>
 8009db2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009db6:	2200      	movs	r2, #0
 8009db8:	602a      	str	r2, [r5, #0]
 8009dba:	061a      	lsls	r2, r3, #24
 8009dbc:	d410      	bmi.n	8009de0 <__swhatbuf_r+0x40>
 8009dbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009dc2:	e00e      	b.n	8009de2 <__swhatbuf_r+0x42>
 8009dc4:	466a      	mov	r2, sp
 8009dc6:	f000 f8c1 	bl	8009f4c <_fstat_r>
 8009dca:	2800      	cmp	r0, #0
 8009dcc:	dbf1      	blt.n	8009db2 <__swhatbuf_r+0x12>
 8009dce:	9a01      	ldr	r2, [sp, #4]
 8009dd0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009dd4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009dd8:	425a      	negs	r2, r3
 8009dda:	415a      	adcs	r2, r3
 8009ddc:	602a      	str	r2, [r5, #0]
 8009dde:	e7ee      	b.n	8009dbe <__swhatbuf_r+0x1e>
 8009de0:	2340      	movs	r3, #64	; 0x40
 8009de2:	2000      	movs	r0, #0
 8009de4:	6023      	str	r3, [r4, #0]
 8009de6:	b016      	add	sp, #88	; 0x58
 8009de8:	bd70      	pop	{r4, r5, r6, pc}
	...

08009dec <__smakebuf_r>:
 8009dec:	898b      	ldrh	r3, [r1, #12]
 8009dee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009df0:	079d      	lsls	r5, r3, #30
 8009df2:	4606      	mov	r6, r0
 8009df4:	460c      	mov	r4, r1
 8009df6:	d507      	bpl.n	8009e08 <__smakebuf_r+0x1c>
 8009df8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009dfc:	6023      	str	r3, [r4, #0]
 8009dfe:	6123      	str	r3, [r4, #16]
 8009e00:	2301      	movs	r3, #1
 8009e02:	6163      	str	r3, [r4, #20]
 8009e04:	b002      	add	sp, #8
 8009e06:	bd70      	pop	{r4, r5, r6, pc}
 8009e08:	ab01      	add	r3, sp, #4
 8009e0a:	466a      	mov	r2, sp
 8009e0c:	f7ff ffc8 	bl	8009da0 <__swhatbuf_r>
 8009e10:	9900      	ldr	r1, [sp, #0]
 8009e12:	4605      	mov	r5, r0
 8009e14:	4630      	mov	r0, r6
 8009e16:	f7ff fa35 	bl	8009284 <_malloc_r>
 8009e1a:	b948      	cbnz	r0, 8009e30 <__smakebuf_r+0x44>
 8009e1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e20:	059a      	lsls	r2, r3, #22
 8009e22:	d4ef      	bmi.n	8009e04 <__smakebuf_r+0x18>
 8009e24:	f023 0303 	bic.w	r3, r3, #3
 8009e28:	f043 0302 	orr.w	r3, r3, #2
 8009e2c:	81a3      	strh	r3, [r4, #12]
 8009e2e:	e7e3      	b.n	8009df8 <__smakebuf_r+0xc>
 8009e30:	4b0d      	ldr	r3, [pc, #52]	; (8009e68 <__smakebuf_r+0x7c>)
 8009e32:	62b3      	str	r3, [r6, #40]	; 0x28
 8009e34:	89a3      	ldrh	r3, [r4, #12]
 8009e36:	6020      	str	r0, [r4, #0]
 8009e38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e3c:	81a3      	strh	r3, [r4, #12]
 8009e3e:	9b00      	ldr	r3, [sp, #0]
 8009e40:	6163      	str	r3, [r4, #20]
 8009e42:	9b01      	ldr	r3, [sp, #4]
 8009e44:	6120      	str	r0, [r4, #16]
 8009e46:	b15b      	cbz	r3, 8009e60 <__smakebuf_r+0x74>
 8009e48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e4c:	4630      	mov	r0, r6
 8009e4e:	f000 f88f 	bl	8009f70 <_isatty_r>
 8009e52:	b128      	cbz	r0, 8009e60 <__smakebuf_r+0x74>
 8009e54:	89a3      	ldrh	r3, [r4, #12]
 8009e56:	f023 0303 	bic.w	r3, r3, #3
 8009e5a:	f043 0301 	orr.w	r3, r3, #1
 8009e5e:	81a3      	strh	r3, [r4, #12]
 8009e60:	89a0      	ldrh	r0, [r4, #12]
 8009e62:	4305      	orrs	r5, r0
 8009e64:	81a5      	strh	r5, [r4, #12]
 8009e66:	e7cd      	b.n	8009e04 <__smakebuf_r+0x18>
 8009e68:	08007f1d 	.word	0x08007f1d

08009e6c <memmove>:
 8009e6c:	4288      	cmp	r0, r1
 8009e6e:	b510      	push	{r4, lr}
 8009e70:	eb01 0402 	add.w	r4, r1, r2
 8009e74:	d902      	bls.n	8009e7c <memmove+0x10>
 8009e76:	4284      	cmp	r4, r0
 8009e78:	4623      	mov	r3, r4
 8009e7a:	d807      	bhi.n	8009e8c <memmove+0x20>
 8009e7c:	1e43      	subs	r3, r0, #1
 8009e7e:	42a1      	cmp	r1, r4
 8009e80:	d008      	beq.n	8009e94 <memmove+0x28>
 8009e82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e8a:	e7f8      	b.n	8009e7e <memmove+0x12>
 8009e8c:	4402      	add	r2, r0
 8009e8e:	4601      	mov	r1, r0
 8009e90:	428a      	cmp	r2, r1
 8009e92:	d100      	bne.n	8009e96 <memmove+0x2a>
 8009e94:	bd10      	pop	{r4, pc}
 8009e96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e9e:	e7f7      	b.n	8009e90 <memmove+0x24>

08009ea0 <__malloc_lock>:
 8009ea0:	4801      	ldr	r0, [pc, #4]	; (8009ea8 <__malloc_lock+0x8>)
 8009ea2:	f7fe bc80 	b.w	80087a6 <__retarget_lock_acquire_recursive>
 8009ea6:	bf00      	nop
 8009ea8:	200002f8 	.word	0x200002f8

08009eac <__malloc_unlock>:
 8009eac:	4801      	ldr	r0, [pc, #4]	; (8009eb4 <__malloc_unlock+0x8>)
 8009eae:	f7fe bc7b 	b.w	80087a8 <__retarget_lock_release_recursive>
 8009eb2:	bf00      	nop
 8009eb4:	200002f8 	.word	0x200002f8

08009eb8 <_realloc_r>:
 8009eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ebc:	4680      	mov	r8, r0
 8009ebe:	4614      	mov	r4, r2
 8009ec0:	460e      	mov	r6, r1
 8009ec2:	b921      	cbnz	r1, 8009ece <_realloc_r+0x16>
 8009ec4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ec8:	4611      	mov	r1, r2
 8009eca:	f7ff b9db 	b.w	8009284 <_malloc_r>
 8009ece:	b92a      	cbnz	r2, 8009edc <_realloc_r+0x24>
 8009ed0:	f7ff f96c 	bl	80091ac <_free_r>
 8009ed4:	4625      	mov	r5, r4
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009edc:	f000 f858 	bl	8009f90 <_malloc_usable_size_r>
 8009ee0:	4284      	cmp	r4, r0
 8009ee2:	4607      	mov	r7, r0
 8009ee4:	d802      	bhi.n	8009eec <_realloc_r+0x34>
 8009ee6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009eea:	d812      	bhi.n	8009f12 <_realloc_r+0x5a>
 8009eec:	4621      	mov	r1, r4
 8009eee:	4640      	mov	r0, r8
 8009ef0:	f7ff f9c8 	bl	8009284 <_malloc_r>
 8009ef4:	4605      	mov	r5, r0
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	d0ed      	beq.n	8009ed6 <_realloc_r+0x1e>
 8009efa:	42bc      	cmp	r4, r7
 8009efc:	4622      	mov	r2, r4
 8009efe:	4631      	mov	r1, r6
 8009f00:	bf28      	it	cs
 8009f02:	463a      	movcs	r2, r7
 8009f04:	f7fe fc6c 	bl	80087e0 <memcpy>
 8009f08:	4631      	mov	r1, r6
 8009f0a:	4640      	mov	r0, r8
 8009f0c:	f7ff f94e 	bl	80091ac <_free_r>
 8009f10:	e7e1      	b.n	8009ed6 <_realloc_r+0x1e>
 8009f12:	4635      	mov	r5, r6
 8009f14:	e7df      	b.n	8009ed6 <_realloc_r+0x1e>
	...

08009f18 <_read_r>:
 8009f18:	b538      	push	{r3, r4, r5, lr}
 8009f1a:	4d07      	ldr	r5, [pc, #28]	; (8009f38 <_read_r+0x20>)
 8009f1c:	4604      	mov	r4, r0
 8009f1e:	4608      	mov	r0, r1
 8009f20:	4611      	mov	r1, r2
 8009f22:	2200      	movs	r2, #0
 8009f24:	602a      	str	r2, [r5, #0]
 8009f26:	461a      	mov	r2, r3
 8009f28:	f7f7 fb1c 	bl	8001564 <_read>
 8009f2c:	1c43      	adds	r3, r0, #1
 8009f2e:	d102      	bne.n	8009f36 <_read_r+0x1e>
 8009f30:	682b      	ldr	r3, [r5, #0]
 8009f32:	b103      	cbz	r3, 8009f36 <_read_r+0x1e>
 8009f34:	6023      	str	r3, [r4, #0]
 8009f36:	bd38      	pop	{r3, r4, r5, pc}
 8009f38:	20000304 	.word	0x20000304

08009f3c <abort>:
 8009f3c:	b508      	push	{r3, lr}
 8009f3e:	2006      	movs	r0, #6
 8009f40:	f000 f856 	bl	8009ff0 <raise>
 8009f44:	2001      	movs	r0, #1
 8009f46:	f7f7 fb03 	bl	8001550 <_exit>
	...

08009f4c <_fstat_r>:
 8009f4c:	b538      	push	{r3, r4, r5, lr}
 8009f4e:	4d07      	ldr	r5, [pc, #28]	; (8009f6c <_fstat_r+0x20>)
 8009f50:	2300      	movs	r3, #0
 8009f52:	4604      	mov	r4, r0
 8009f54:	4608      	mov	r0, r1
 8009f56:	4611      	mov	r1, r2
 8009f58:	602b      	str	r3, [r5, #0]
 8009f5a:	f7f7 fb43 	bl	80015e4 <_fstat>
 8009f5e:	1c43      	adds	r3, r0, #1
 8009f60:	d102      	bne.n	8009f68 <_fstat_r+0x1c>
 8009f62:	682b      	ldr	r3, [r5, #0]
 8009f64:	b103      	cbz	r3, 8009f68 <_fstat_r+0x1c>
 8009f66:	6023      	str	r3, [r4, #0]
 8009f68:	bd38      	pop	{r3, r4, r5, pc}
 8009f6a:	bf00      	nop
 8009f6c:	20000304 	.word	0x20000304

08009f70 <_isatty_r>:
 8009f70:	b538      	push	{r3, r4, r5, lr}
 8009f72:	4d06      	ldr	r5, [pc, #24]	; (8009f8c <_isatty_r+0x1c>)
 8009f74:	2300      	movs	r3, #0
 8009f76:	4604      	mov	r4, r0
 8009f78:	4608      	mov	r0, r1
 8009f7a:	602b      	str	r3, [r5, #0]
 8009f7c:	f7f7 fb42 	bl	8001604 <_isatty>
 8009f80:	1c43      	adds	r3, r0, #1
 8009f82:	d102      	bne.n	8009f8a <_isatty_r+0x1a>
 8009f84:	682b      	ldr	r3, [r5, #0]
 8009f86:	b103      	cbz	r3, 8009f8a <_isatty_r+0x1a>
 8009f88:	6023      	str	r3, [r4, #0]
 8009f8a:	bd38      	pop	{r3, r4, r5, pc}
 8009f8c:	20000304 	.word	0x20000304

08009f90 <_malloc_usable_size_r>:
 8009f90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f94:	1f18      	subs	r0, r3, #4
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	bfbc      	itt	lt
 8009f9a:	580b      	ldrlt	r3, [r1, r0]
 8009f9c:	18c0      	addlt	r0, r0, r3
 8009f9e:	4770      	bx	lr

08009fa0 <_raise_r>:
 8009fa0:	291f      	cmp	r1, #31
 8009fa2:	b538      	push	{r3, r4, r5, lr}
 8009fa4:	4604      	mov	r4, r0
 8009fa6:	460d      	mov	r5, r1
 8009fa8:	d904      	bls.n	8009fb4 <_raise_r+0x14>
 8009faa:	2316      	movs	r3, #22
 8009fac:	6003      	str	r3, [r0, #0]
 8009fae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009fb2:	bd38      	pop	{r3, r4, r5, pc}
 8009fb4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009fb6:	b112      	cbz	r2, 8009fbe <_raise_r+0x1e>
 8009fb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009fbc:	b94b      	cbnz	r3, 8009fd2 <_raise_r+0x32>
 8009fbe:	4620      	mov	r0, r4
 8009fc0:	f000 f830 	bl	800a024 <_getpid_r>
 8009fc4:	462a      	mov	r2, r5
 8009fc6:	4601      	mov	r1, r0
 8009fc8:	4620      	mov	r0, r4
 8009fca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009fce:	f000 b817 	b.w	800a000 <_kill_r>
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d00a      	beq.n	8009fec <_raise_r+0x4c>
 8009fd6:	1c59      	adds	r1, r3, #1
 8009fd8:	d103      	bne.n	8009fe2 <_raise_r+0x42>
 8009fda:	2316      	movs	r3, #22
 8009fdc:	6003      	str	r3, [r0, #0]
 8009fde:	2001      	movs	r0, #1
 8009fe0:	e7e7      	b.n	8009fb2 <_raise_r+0x12>
 8009fe2:	2400      	movs	r4, #0
 8009fe4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009fe8:	4628      	mov	r0, r5
 8009fea:	4798      	blx	r3
 8009fec:	2000      	movs	r0, #0
 8009fee:	e7e0      	b.n	8009fb2 <_raise_r+0x12>

08009ff0 <raise>:
 8009ff0:	4b02      	ldr	r3, [pc, #8]	; (8009ffc <raise+0xc>)
 8009ff2:	4601      	mov	r1, r0
 8009ff4:	6818      	ldr	r0, [r3, #0]
 8009ff6:	f7ff bfd3 	b.w	8009fa0 <_raise_r>
 8009ffa:	bf00      	nop
 8009ffc:	2000000c 	.word	0x2000000c

0800a000 <_kill_r>:
 800a000:	b538      	push	{r3, r4, r5, lr}
 800a002:	4d07      	ldr	r5, [pc, #28]	; (800a020 <_kill_r+0x20>)
 800a004:	2300      	movs	r3, #0
 800a006:	4604      	mov	r4, r0
 800a008:	4608      	mov	r0, r1
 800a00a:	4611      	mov	r1, r2
 800a00c:	602b      	str	r3, [r5, #0]
 800a00e:	f7f7 fa8f 	bl	8001530 <_kill>
 800a012:	1c43      	adds	r3, r0, #1
 800a014:	d102      	bne.n	800a01c <_kill_r+0x1c>
 800a016:	682b      	ldr	r3, [r5, #0]
 800a018:	b103      	cbz	r3, 800a01c <_kill_r+0x1c>
 800a01a:	6023      	str	r3, [r4, #0]
 800a01c:	bd38      	pop	{r3, r4, r5, pc}
 800a01e:	bf00      	nop
 800a020:	20000304 	.word	0x20000304

0800a024 <_getpid_r>:
 800a024:	f7f7 ba7c 	b.w	8001520 <_getpid>

0800a028 <_init>:
 800a028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a02a:	bf00      	nop
 800a02c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a02e:	bc08      	pop	{r3}
 800a030:	469e      	mov	lr, r3
 800a032:	4770      	bx	lr

0800a034 <_fini>:
 800a034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a036:	bf00      	nop
 800a038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a03a:	bc08      	pop	{r3}
 800a03c:	469e      	mov	lr, r3
 800a03e:	4770      	bx	lr
