{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526448946654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526448946670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 13:35:46 2018 " "Processing started: Wed May 16 13:35:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526448946670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526448946670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX10_V21_Code -c MAX10_V21_Code " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX10_V21_Code -c MAX10_V21_Code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526448946671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526448947991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526448947991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "water_led.v 1 1 " "Found 1 design units, including 1 entities, in source file water_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Water_led " "Found entity 1: Water_led" {  } { { "Water_led.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Water_led.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526448960350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526448960350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_led.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_led " "Found entity 1: Segment_led" {  } { { "Segment_led.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Segment_led.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526448960351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526448960351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_v21_code.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_v21_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_V21_Code " "Found entity 1: MAX10_V21_Code" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526448960353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526448960353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightness.v 1 1 " "Found 1 design units, including 1 entities, in source file lightness.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lightness " "Found entity 1: Lightness" {  } { { "Lightness.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Lightness.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526448960355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526448960355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heart_beat.v 1 1 " "Found 1 design units, including 1 entities, in source file heart_beat.v" { { "Info" "ISGN_ENTITY_NAME" "1 Heart_beat " "Found entity 1: Heart_beat" {  } { { "Heart_beat.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Heart_beat.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526448960356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526448960356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526448960358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526448960358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_led.v 1 1 " "Found 1 design units, including 1 entities, in source file color_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Color_led " "Found entity 1: Color_led" {  } { { "Color_led.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Color_led.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526448960359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526448960359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_div " "Found entity 1: Clock_div" {  } { { "Clock_div.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Clock_div.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526448960361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526448960361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAX10_V21_Code " "Elaborating entity \"MAX10_V21_Code\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526448960572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:Debounce_uut " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:Debounce_uut\"" {  } { { "MAX10_V21_Code.v" "Debounce_uut" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526448960682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Debounce.v(33) " "Verilog HDL assignment warning at Debounce.v(33): truncated value with size 32 to match size of target (1)" {  } { { "Debounce.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Debounce.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526448960685 "|MAX10_V21_Code|Debounce:Debounce_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_div Clock_div:clk_1Hz_uut " "Elaborating entity \"Clock_div\" for hierarchy \"Clock_div:clk_1Hz_uut\"" {  } { { "MAX10_V21_Code.v" "clk_1Hz_uut" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526448960688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Clock_div.v(40) " "Verilog HDL assignment warning at Clock_div.v(40): truncated value with size 32 to match size of target (25)" {  } { { "Clock_div.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Clock_div.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526448960701 "|MAX10_V21_Code|Clock_div:clk_1Hz_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lightness Lightness:Lightness_uut " "Elaborating entity \"Lightness\" for hierarchy \"Lightness:Lightness_uut\"" {  } { { "MAX10_V21_Code.v" "Lightness_uut" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526448960702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(37) " "Verilog HDL assignment warning at Lightness.v(37): truncated value with size 32 to match size of target (4)" {  } { { "Lightness.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Lightness.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526448960704 "|MAX10_V21_Code|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(38) " "Verilog HDL assignment warning at Lightness.v(38): truncated value with size 32 to match size of target (4)" {  } { { "Lightness.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Lightness.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526448960704 "|MAX10_V21_Code|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(39) " "Verilog HDL assignment warning at Lightness.v(39): truncated value with size 32 to match size of target (4)" {  } { { "Lightness.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Lightness.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526448960704 "|MAX10_V21_Code|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(40) " "Verilog HDL assignment warning at Lightness.v(40): truncated value with size 32 to match size of target (4)" {  } { { "Lightness.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Lightness.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526448960704 "|MAX10_V21_Code|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(41) " "Verilog HDL assignment warning at Lightness.v(41): truncated value with size 32 to match size of target (4)" {  } { { "Lightness.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Lightness.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526448960704 "|MAX10_V21_Code|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(42) " "Verilog HDL assignment warning at Lightness.v(42): truncated value with size 32 to match size of target (4)" {  } { { "Lightness.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Lightness.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526448960704 "|MAX10_V21_Code|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(43) " "Verilog HDL assignment warning at Lightness.v(43): truncated value with size 32 to match size of target (4)" {  } { { "Lightness.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Lightness.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526448960704 "|MAX10_V21_Code|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(44) " "Verilog HDL assignment warning at Lightness.v(44): truncated value with size 32 to match size of target (4)" {  } { { "Lightness.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Lightness.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526448960704 "|MAX10_V21_Code|Lightness:Lightness_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lightness.v(45) " "Verilog HDL assignment warning at Lightness.v(45): truncated value with size 32 to match size of target (4)" {  } { { "Lightness.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Lightness.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526448960704 "|MAX10_V21_Code|Lightness:Lightness_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Heart_beat Heart_beat:Heart_beat_uut " "Elaborating entity \"Heart_beat\" for hierarchy \"Heart_beat:Heart_beat_uut\"" {  } { { "MAX10_V21_Code.v" "Heart_beat_uut" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526448960705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Water_led Water_led:Water_led_uut " "Elaborating entity \"Water_led\" for hierarchy \"Water_led:Water_led_uut\"" {  } { { "MAX10_V21_Code.v" "Water_led_uut" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526448960708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_led Color_led:Color_led_uut " "Elaborating entity \"Color_led\" for hierarchy \"Color_led:Color_led_uut\"" {  } { { "MAX10_V21_Code.v" "Color_led_uut" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526448960711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_led Segment_led:Segment_led_uut " "Elaborating entity \"Segment_led\" for hierarchy \"Segment_led:Segment_led_uut\"" {  } { { "MAX10_V21_Code.v" "Segment_led_uut" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526448960713 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Segment_led.v(25) " "Net \"mem.data_a\" at Segment_led.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "Segment_led.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Segment_led.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1526448960726 "|MAX10_V21_Code|Segment_led:Segment_led_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Segment_led.v(25) " "Net \"mem.waddr_a\" at Segment_led.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "Segment_led.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Segment_led.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1526448960726 "|MAX10_V21_Code|Segment_led:Segment_led_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Segment_led.v(25) " "Net \"mem.we_a\" at Segment_led.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "Segment_led.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Segment_led.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1526448960726 "|MAX10_V21_Code|Segment_led:Segment_led_uut"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Segment_led:Segment_led_uut\|mem " "RAM logic \"Segment_led:Segment_led_uut\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "Segment_led.v" "mem" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Segment_led.v" 25 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1526448961765 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1526448961765 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lightness.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Lightness.v" 27 -1 0 } } { "Water_led.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Water_led.v" 30 -1 0 } } { "Lightness.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Lightness.v" 25 -1 0 } } { "Color_led.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Color_led.v" 31 -1 0 } } { "Debounce.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Debounce.v" 62 -1 0 } } { "Debounce.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Debounce.v" 46 -1 0 } } { "Debounce.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Debounce.v" 53 -1 0 } } { "Debounce.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Debounce.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1526448962253 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1526448962253 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Segment_led_1\[7\] GND " "Pin \"Segment_led_1\[7\]\" is stuck at GND" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526448962344 "|MAX10_V21_Code|Segment_led_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segment_led_1\[8\] GND " "Pin \"Segment_led_1\[8\]\" is stuck at GND" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526448962344 "|MAX10_V21_Code|Segment_led_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segment_led_2\[7\] GND " "Pin \"Segment_led_2\[7\]\" is stuck at GND" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526448962344 "|MAX10_V21_Code|Segment_led_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segment_led_2\[8\] GND " "Pin \"Segment_led_2\[8\]\" is stuck at GND" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526448962344 "|MAX10_V21_Code|Segment_led_2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526448962344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526448962452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526448963736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526448963736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "244 " "Implemented 244 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526448964375 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526448964375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526448964375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526448964375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526448964405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 13:36:04 2018 " "Processing ended: Wed May 16 13:36:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526448964405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526448964405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526448964405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526448964405 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 20 s " "Quartus Prime Flow was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526448967040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1526448970531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526448970541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 13:36:07 2018 " "Processing started: Wed May 16 13:36:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526448970541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1526448970541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MAX10_V21_Code -c MAX10_V21_Code " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MAX10_V21_Code -c MAX10_V21_Code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1526448970542 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1526448971280 ""}
{ "Info" "0" "" "Project  = MAX10_V21_Code" {  } {  } 0 0 "Project  = MAX10_V21_Code" 0 0 "Fitter" 0 0 1526448971287 ""}
{ "Info" "0" "" "Revision = MAX10_V21_Code" {  } {  } 0 0 "Revision = MAX10_V21_Code" 0 0 "Fitter" 0 0 1526448971287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1526448971426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1526448971427 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAX10_V21_Code 10M08SAM153C8G " "Selected device 10M08SAM153C8G for design \"MAX10_V21_Code\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526448971463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526448971502 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526448971503 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526448971912 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1526448972016 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1526448972725 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAM153C8GES " "Device 10M08SAM153C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526448972841 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAM153C8G " "Device 10M04SAM153C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526448972841 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1526448972841 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526448972962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ J1 " "Pin ~ALTERA_TCK~ is reserved at location J1" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 510 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526448972962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ H5 " "Pin ~ALTERA_TDI~ is reserved at location H5" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 512 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526448972962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H4 " "Pin ~ALTERA_TDO~ is reserved at location H4" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 514 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526448972962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D8" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 516 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526448972962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 518 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526448972962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ D6 " "Pin ~ALTERA_nSTATUS~ is reserved at location D6" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 520 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526448972962 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E6 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E6" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526448972962 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1526448972962 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1526448972965 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1526448972965 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1526448972965 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1526448972965 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526448972991 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "77 77 " "No exact pin location assignment(s) for 77 pins of 77 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1526448973422 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX10_V21_Code.sdc " "Synopsys Design Constraints File file not found: 'MAX10_V21_Code.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1526448974579 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1526448974594 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1526448974603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1526448974609 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1526448974615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN K5 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node clk_in~input (placed in PIN K5 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526448974648 ""}  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 496 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526448974648 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_div:clk_1Hz_uut\|clk_div_pulse_out  " "Automatically promoted node Clock_div:clk_1Hz_uut\|clk_div_pulse_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526448974648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_div:clk_1Hz_uut\|clk_div_pulse_out~0 " "Destination node Clock_div:clk_1Hz_uut\|clk_div_pulse_out~0" {  } { { "Clock_div.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Clock_div.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 290 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526448974648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO\[0\]~output " "Destination node GPIO\[0\]~output" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 460 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526448974648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO\[1\]~output " "Destination node GPIO\[1\]~output" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 461 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526448974648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO\[2\]~output " "Destination node GPIO\[2\]~output" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 462 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526448974648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO\[3\]~output " "Destination node GPIO\[3\]~output" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 463 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526448974648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO\[4\]~output " "Destination node GPIO\[4\]~output" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 464 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526448974648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO\[5\]~output " "Destination node GPIO\[5\]~output" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526448974648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO\[6\]~output " "Destination node GPIO\[6\]~output" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526448974648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO\[7\]~output " "Destination node GPIO\[7\]~output" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 467 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526448974648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO\[8\]~output " "Destination node GPIO\[8\]~output" {  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 468 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526448974648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1526448974648 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1526448974648 ""}  } { { "Clock_div.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/Clock_div.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526448974648 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n_in~input (placed in PIN K4 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node rst_n_in~input (placed in PIN K4 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526448974649 ""}  } { { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 497 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526448974649 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526448975302 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526448975303 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526448975303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526448975304 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526448975308 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1526448975308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1526448975308 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526448975309 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526448975358 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1526448975358 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526448975358 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "75 unused 3.3V 7 68 0 " "Number of I/O pins in group: 75 (unused VREF, 3.3V VCCIO, 7 input, 68 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1526448975374 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1526448975374 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1526448975374 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526448975374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526448975374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526448975374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 28 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526448975374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526448975374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 16 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526448975374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1526448975374 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1526448975374 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1526448975374 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526448975428 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1526448975595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526448976508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526448976634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526448976745 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526448978157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526448978157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526448979059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1526448979721 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526448979721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1526448980200 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526448980200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526448980202 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1526448980515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526448980525 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526448980965 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526448980965 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526448981672 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526448982431 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 MAX 10 " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in 3.3-V LVTTL K5 " "Pin clk_in uses I/O standard 3.3-V LVTTL at K5" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { clk_in } } } { "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 93 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526448982622 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n_in 3.3-V LVTTL K4 " "Pin rst_n_in uses I/O standard 3.3-V LVTTL at K4" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { rst_n_in } } } { "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n_in" } } } } { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 94 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526448982622 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL K2 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 18 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526448982622 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL A9 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 19 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526448982622 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL E7 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 20 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526448982622 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL A11 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 21 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526448982622 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BTN\[1\] 3.3-V LVTTL D11 " "Pin BTN\[1\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BTN[1] } } } { "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN\[1\]" } } } } { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 23 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526448982622 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BTN\[2\] 3.3-V LVTTL D12 " "Pin BTN\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BTN[2] } } } { "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN\[2\]" } } } } { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 24 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526448982622 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BTN\[0\] 3.3-V LVTTL D10 " "Pin BTN\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BTN[0] } } } { "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN\[0\]" } } } } { "MAX10_V21_Code.v" "" { Text "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/MAX10_V21_Code.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/" { { 0 { 0 ""} 0 22 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526448982622 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1526448982622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/fpgaproject/stepmax10/MAX10_V21_Code -08/output_files/MAX10_V21_Code.fit.smsg " "Generated suppressed messages file E:/fpgaproject/stepmax10/MAX10_V21_Code -08/output_files/MAX10_V21_Code.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1526448982838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1237 " "Peak virtual memory: 1237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526448983472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 13:36:23 2018 " "Processing ended: Wed May 16 13:36:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526448983472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526448983472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526448983472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526448983472 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 27 s " "Quartus Prime Flow was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526448984547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1526448985699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526448985710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 13:36:25 2018 " "Processing started: Wed May 16 13:36:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526448985710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1526448985710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MAX10_V21_Code -c MAX10_V21_Code " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MAX10_V21_Code -c MAX10_V21_Code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1526448985710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1526448986081 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1526448986920 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1526448986978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526448987466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 13:36:27 2018 " "Processing ended: Wed May 16 13:36:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526448987466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526448987466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526448987466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1526448987466 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 28 s " "Quartus Prime Flow was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1526448988131 ""}
