
UART_communication.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000fec  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800118c  0800118c  0000218c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080011f4  080011f4  00003054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080011f4  080011f4  000021f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080011fc  080011fc  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080011fc  080011fc  000021fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001200  08001200  00002200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08001204  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ec  20000054  08001258  00003054  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  08001258  00003240  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001af7  00000000  00000000  00003084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000007a8  00000000  00000000  00004b7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000248  00000000  00000000  00005328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000198  00000000  00000000  00005570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001808  00000000  00000000  00005708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000031ab  00000000  00000000  00006f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082d9d  00000000  00000000  0000a0bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008ce58  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c00  00000000  00000000  0008ce9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0008da9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000054 	.word	0x20000054
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001174 	.word	0x08001174

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000058 	.word	0x20000058
 80001dc:	08001174 	.word	0x08001174

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <main>:

extern char uart_data_buffer[UART_DATA_BUFF_SIZE];
char msg_buff[120] ={'\0'};

int main(void)
{
 8000290:	b598      	push	{r3, r4, r7, lr}
 8000292:	af00      	add	r7, sp, #0
	uart2_rx_tx_init();
 8000294:	f000 f8dc 	bl	8000450 <uart2_rx_tx_init>
	dma1_init();
 8000298:	f000 f95a 	bl	8000550 <dma1_init>
	dma1_stream5_uart_rx_config();
 800029c:	f000 f968 	bl	8000570 <dma1_stream5_uart_rx_config>
	sprintf(msg_buff,"Initialization...cmplt\n\r");
 80002a0:	4919      	ldr	r1, [pc, #100]	@ (8000308 <main+0x78>)
 80002a2:	481a      	ldr	r0, [pc, #104]	@ (800030c <main+0x7c>)
 80002a4:	f000 face 	bl	8000844 <siprintf>
	dma1_stream6_uart_tx_config((uint32_t)msg_buff,strlen(msg_buff));
 80002a8:	4c18      	ldr	r4, [pc, #96]	@ (800030c <main+0x7c>)
 80002aa:	4818      	ldr	r0, [pc, #96]	@ (800030c <main+0x7c>)
 80002ac:	f7ff ff98 	bl	80001e0 <strlen>
 80002b0:	4603      	mov	r3, r0
 80002b2:	4619      	mov	r1, r3
 80002b4:	4620      	mov	r0, r4
 80002b6:	f000 f9bb 	bl	8000630 <dma1_stream6_uart_tx_config>

    while(!g_tx_cmplt){}
 80002ba:	bf00      	nop
 80002bc:	4b14      	ldr	r3, [pc, #80]	@ (8000310 <main+0x80>)
 80002be:	781b      	ldrb	r3, [r3, #0]
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d0fb      	beq.n	80002bc <main+0x2c>

	while(1)
	{
		if(g_rx_cmplt)
 80002c4:	4b13      	ldr	r3, [pc, #76]	@ (8000314 <main+0x84>)
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d0fb      	beq.n	80002c4 <main+0x34>
		{
			sprintf(msg_buff, "Message received : %s \r\n",uart_data_buffer);
 80002cc:	4a12      	ldr	r2, [pc, #72]	@ (8000318 <main+0x88>)
 80002ce:	4913      	ldr	r1, [pc, #76]	@ (800031c <main+0x8c>)
 80002d0:	480e      	ldr	r0, [pc, #56]	@ (800030c <main+0x7c>)
 80002d2:	f000 fab7 	bl	8000844 <siprintf>
			g_rx_cmplt = 0;
 80002d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000314 <main+0x84>)
 80002d8:	2200      	movs	r2, #0
 80002da:	701a      	strb	r2, [r3, #0]
			g_tx_cmplt = 0;
 80002dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000310 <main+0x80>)
 80002de:	2200      	movs	r2, #0
 80002e0:	701a      	strb	r2, [r3, #0]
			g_uart_cmplt = 0;
 80002e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000320 <main+0x90>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	701a      	strb	r2, [r3, #0]
			dma1_stream6_uart_tx_config((uint32_t)msg_buff,strlen(msg_buff));
 80002e8:	4c08      	ldr	r4, [pc, #32]	@ (800030c <main+0x7c>)
 80002ea:	4808      	ldr	r0, [pc, #32]	@ (800030c <main+0x7c>)
 80002ec:	f7ff ff78 	bl	80001e0 <strlen>
 80002f0:	4603      	mov	r3, r0
 80002f2:	4619      	mov	r1, r3
 80002f4:	4620      	mov	r0, r4
 80002f6:	f000 f99b 	bl	8000630 <dma1_stream6_uart_tx_config>
		    while(!g_tx_cmplt){}
 80002fa:	bf00      	nop
 80002fc:	4b04      	ldr	r3, [pc, #16]	@ (8000310 <main+0x80>)
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d0fb      	beq.n	80002fc <main+0x6c>
		if(g_rx_cmplt)
 8000304:	e7de      	b.n	80002c4 <main+0x34>
 8000306:	bf00      	nop
 8000308:	0800118c 	.word	0x0800118c
 800030c:	20000070 	.word	0x20000070
 8000310:	200000f2 	.word	0x200000f2
 8000314:	200000f1 	.word	0x200000f1
 8000318:	200000ec 	.word	0x200000ec
 800031c:	080011a8 	.word	0x080011a8
 8000320:	200000f3 	.word	0x200000f3

08000324 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000328:	bf00      	nop
 800032a:	e7fd      	b.n	8000328 <NMI_Handler+0x4>

0800032c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000330:	bf00      	nop
 8000332:	e7fd      	b.n	8000330 <HardFault_Handler+0x4>

08000334 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000338:	bf00      	nop
 800033a:	e7fd      	b.n	8000338 <MemManage_Handler+0x4>

0800033c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000340:	bf00      	nop
 8000342:	e7fd      	b.n	8000340 <BusFault_Handler+0x4>

08000344 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000348:	bf00      	nop
 800034a:	e7fd      	b.n	8000348 <UsageFault_Handler+0x4>

0800034c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000350:	bf00      	nop
 8000352:	46bd      	mov	sp, r7
 8000354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000358:	4770      	bx	lr

0800035a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800035a:	b480      	push	{r7}
 800035c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800035e:	bf00      	nop
 8000360:	46bd      	mov	sp, r7
 8000362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000366:	4770      	bx	lr

08000368 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800036c:	bf00      	nop
 800036e:	46bd      	mov	sp, r7
 8000370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000374:	4770      	bx	lr

08000376 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000376:	b580      	push	{r7, lr}
 8000378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800037a:	f000 fa4f 	bl	800081c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800037e:	bf00      	nop
 8000380:	bd80      	pop	{r7, pc}
	...

08000384 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b086      	sub	sp, #24
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800038c:	4a14      	ldr	r2, [pc, #80]	@ (80003e0 <_sbrk+0x5c>)
 800038e:	4b15      	ldr	r3, [pc, #84]	@ (80003e4 <_sbrk+0x60>)
 8000390:	1ad3      	subs	r3, r2, r3
 8000392:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000394:	697b      	ldr	r3, [r7, #20]
 8000396:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000398:	4b13      	ldr	r3, [pc, #76]	@ (80003e8 <_sbrk+0x64>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	2b00      	cmp	r3, #0
 800039e:	d102      	bne.n	80003a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80003a0:	4b11      	ldr	r3, [pc, #68]	@ (80003e8 <_sbrk+0x64>)
 80003a2:	4a12      	ldr	r2, [pc, #72]	@ (80003ec <_sbrk+0x68>)
 80003a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80003a6:	4b10      	ldr	r3, [pc, #64]	@ (80003e8 <_sbrk+0x64>)
 80003a8:	681a      	ldr	r2, [r3, #0]
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	4413      	add	r3, r2
 80003ae:	693a      	ldr	r2, [r7, #16]
 80003b0:	429a      	cmp	r2, r3
 80003b2:	d207      	bcs.n	80003c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80003b4:	f000 fa68 	bl	8000888 <__errno>
 80003b8:	4603      	mov	r3, r0
 80003ba:	220c      	movs	r2, #12
 80003bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80003be:	f04f 33ff 	mov.w	r3, #4294967295
 80003c2:	e009      	b.n	80003d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80003c4:	4b08      	ldr	r3, [pc, #32]	@ (80003e8 <_sbrk+0x64>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80003ca:	4b07      	ldr	r3, [pc, #28]	@ (80003e8 <_sbrk+0x64>)
 80003cc:	681a      	ldr	r2, [r3, #0]
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	4413      	add	r3, r2
 80003d2:	4a05      	ldr	r2, [pc, #20]	@ (80003e8 <_sbrk+0x64>)
 80003d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80003d6:	68fb      	ldr	r3, [r7, #12]
}
 80003d8:	4618      	mov	r0, r3
 80003da:	3718      	adds	r7, #24
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	20020000 	.word	0x20020000
 80003e4:	00000400 	.word	0x00000400
 80003e8:	200000e8 	.word	0x200000e8
 80003ec:	20000240 	.word	0x20000240

080003f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003f4:	4b06      	ldr	r3, [pc, #24]	@ (8000410 <SystemInit+0x20>)
 80003f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003fa:	4a05      	ldr	r2, [pc, #20]	@ (8000410 <SystemInit+0x20>)
 80003fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000400:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000404:	bf00      	nop
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	e000ed00 	.word	0xe000ed00

08000414 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000414:	b480      	push	{r7}
 8000416:	b083      	sub	sp, #12
 8000418:	af00      	add	r7, sp, #0
 800041a:	4603      	mov	r3, r0
 800041c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800041e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000422:	2b00      	cmp	r3, #0
 8000424:	db0b      	blt.n	800043e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000426:	79fb      	ldrb	r3, [r7, #7]
 8000428:	f003 021f 	and.w	r2, r3, #31
 800042c:	4907      	ldr	r1, [pc, #28]	@ (800044c <__NVIC_EnableIRQ+0x38>)
 800042e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000432:	095b      	lsrs	r3, r3, #5
 8000434:	2001      	movs	r0, #1
 8000436:	fa00 f202 	lsl.w	r2, r0, r2
 800043a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800043e:	bf00      	nop
 8000440:	370c      	adds	r7, #12
 8000442:	46bd      	mov	sp, r7
 8000444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000448:	4770      	bx	lr
 800044a:	bf00      	nop
 800044c:	e000e100 	.word	0xe000e100

08000450 <uart2_rx_tx_init>:
uint8_t g_tx_cmplt;

uint8_t g_uart_cmplt;

void uart2_rx_tx_init(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
	/*************Configure UART GPIO pin********************/
	/*1.Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000454:	4b3a      	ldr	r3, [pc, #232]	@ (8000540 <uart2_rx_tx_init+0xf0>)
 8000456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000458:	4a39      	ldr	r2, [pc, #228]	@ (8000540 <uart2_rx_tx_init+0xf0>)
 800045a:	f043 0301 	orr.w	r3, r3, #1
 800045e:	6313      	str	r3, [r2, #48]	@ 0x30

	/*2.Set PA2 mode to alternate function mode*/
	GPIOA->MODER &= ~(1U<<4);
 8000460:	4b38      	ldr	r3, [pc, #224]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4a37      	ldr	r2, [pc, #220]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 8000466:	f023 0310 	bic.w	r3, r3, #16
 800046a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=	 (1U<<5);
 800046c:	4b35      	ldr	r3, [pc, #212]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	4a34      	ldr	r2, [pc, #208]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 8000472:	f043 0320 	orr.w	r3, r3, #32
 8000476:	6013      	str	r3, [r2, #0]

	/*3.Set PA3 mode to alternate function mode*/
	GPIOA->MODER &= ~(1U<<6);
 8000478:	4b32      	ldr	r3, [pc, #200]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	4a31      	ldr	r2, [pc, #196]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 800047e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000482:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=	 (1U<<7);
 8000484:	4b2f      	ldr	r3, [pc, #188]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	4a2e      	ldr	r2, [pc, #184]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 800048a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800048e:	6013      	str	r3, [r2, #0]

	/*4.Set PA2 alternate function function type to AF7(UART2_TX)*/
	GPIOA->AFR[0] |= (1U<<8);
 8000490:	4b2c      	ldr	r3, [pc, #176]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 8000492:	6a1b      	ldr	r3, [r3, #32]
 8000494:	4a2b      	ldr	r2, [pc, #172]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 8000496:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800049a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 800049c:	4b29      	ldr	r3, [pc, #164]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 800049e:	6a1b      	ldr	r3, [r3, #32]
 80004a0:	4a28      	ldr	r2, [pc, #160]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 80004a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80004a6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 80004a8:	4b26      	ldr	r3, [pc, #152]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 80004aa:	6a1b      	ldr	r3, [r3, #32]
 80004ac:	4a25      	ldr	r2, [pc, #148]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 80004ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80004b2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<11);
 80004b4:	4b23      	ldr	r3, [pc, #140]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 80004b6:	6a1b      	ldr	r3, [r3, #32]
 80004b8:	4a22      	ldr	r2, [pc, #136]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 80004ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80004be:	6213      	str	r3, [r2, #32]

	/*5.Set PA3 alternate function function type to AF7(UART2_TX)*/
	GPIOA->AFR[0] |= (1U<<12);
 80004c0:	4b20      	ldr	r3, [pc, #128]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 80004c2:	6a1b      	ldr	r3, [r3, #32]
 80004c4:	4a1f      	ldr	r2, [pc, #124]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 80004c6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80004ca:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<13);
 80004cc:	4b1d      	ldr	r3, [pc, #116]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 80004ce:	6a1b      	ldr	r3, [r3, #32]
 80004d0:	4a1c      	ldr	r2, [pc, #112]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 80004d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80004d6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<14);
 80004d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 80004da:	6a1b      	ldr	r3, [r3, #32]
 80004dc:	4a19      	ldr	r2, [pc, #100]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 80004de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80004e2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<15);
 80004e4:	4b17      	ldr	r3, [pc, #92]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 80004e6:	6a1b      	ldr	r3, [r3, #32]
 80004e8:	4a16      	ldr	r2, [pc, #88]	@ (8000544 <uart2_rx_tx_init+0xf4>)
 80004ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80004ee:	6213      	str	r3, [r2, #32]
	/*************Configure UART Module********************/

	/*6. Enable clock access to UART2*/
	RCC->APB1ENR |= UART2EN;
 80004f0:	4b13      	ldr	r3, [pc, #76]	@ (8000540 <uart2_rx_tx_init+0xf0>)
 80004f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80004f4:	4a12      	ldr	r2, [pc, #72]	@ (8000540 <uart2_rx_tx_init+0xf0>)
 80004f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004fa:	6413      	str	r3, [r2, #64]	@ 0x40

	/*7. Set baudrate*/
	uart_set_baudrate(CLK,UART_BAUDRATE);
 80004fc:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000500:	4811      	ldr	r0, [pc, #68]	@ (8000548 <uart2_rx_tx_init+0xf8>)
 8000502:	f000 f905 	bl	8000710 <uart_set_baudrate>

	/*8. Select to use DMA for TX and RX*/
	USART2->CR3 = CR3_DMAT |CR3_DMAR;
 8000506:	4b11      	ldr	r3, [pc, #68]	@ (800054c <uart2_rx_tx_init+0xfc>)
 8000508:	22c0      	movs	r2, #192	@ 0xc0
 800050a:	615a      	str	r2, [r3, #20]

	/*9. Set transfer direction*/
	 USART2->CR1 = CR1_TE |CR1_RE;
 800050c:	4b0f      	ldr	r3, [pc, #60]	@ (800054c <uart2_rx_tx_init+0xfc>)
 800050e:	220c      	movs	r2, #12
 8000510:	60da      	str	r2, [r3, #12]

	/*10.Clear TC flag*/
	 USART2->SR &=~SR_TC;
 8000512:	4b0e      	ldr	r3, [pc, #56]	@ (800054c <uart2_rx_tx_init+0xfc>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	4a0d      	ldr	r2, [pc, #52]	@ (800054c <uart2_rx_tx_init+0xfc>)
 8000518:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800051c:	6013      	str	r3, [r2, #0]

	/*11.Enable TCIE*/
	 USART2->CR1 |=CR1_TCIE;
 800051e:	4b0b      	ldr	r3, [pc, #44]	@ (800054c <uart2_rx_tx_init+0xfc>)
 8000520:	68db      	ldr	r3, [r3, #12]
 8000522:	4a0a      	ldr	r2, [pc, #40]	@ (800054c <uart2_rx_tx_init+0xfc>)
 8000524:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000528:	60d3      	str	r3, [r2, #12]

	/*12. Enable uart module*/
	 USART2->CR1 |= CR1_UE;
 800052a:	4b08      	ldr	r3, [pc, #32]	@ (800054c <uart2_rx_tx_init+0xfc>)
 800052c:	68db      	ldr	r3, [r3, #12]
 800052e:	4a07      	ldr	r2, [pc, #28]	@ (800054c <uart2_rx_tx_init+0xfc>)
 8000530:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000534:	60d3      	str	r3, [r2, #12]

	 /*13.Enable USART2 interrupt in the NVIC*/
	 NVIC_EnableIRQ(USART2_IRQn);
 8000536:	2026      	movs	r0, #38	@ 0x26
 8000538:	f7ff ff6c 	bl	8000414 <__NVIC_EnableIRQ>

}
 800053c:	bf00      	nop
 800053e:	bd80      	pop	{r7, pc}
 8000540:	40023800 	.word	0x40023800
 8000544:	40020000 	.word	0x40020000
 8000548:	00f42400 	.word	0x00f42400
 800054c:	40004400 	.word	0x40004400

08000550 <dma1_init>:


void dma1_init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
   /*Enable clock access to DMA*/
	RCC->AHB1ENR |=DMA1EN;
 8000554:	4b05      	ldr	r3, [pc, #20]	@ (800056c <dma1_init+0x1c>)
 8000556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000558:	4a04      	ldr	r2, [pc, #16]	@ (800056c <dma1_init+0x1c>)
 800055a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800055e:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Enable DMA Stream6 Interrupt in NVIC*/
	NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000560:	2011      	movs	r0, #17
 8000562:	f7ff ff57 	bl	8000414 <__NVIC_EnableIRQ>
}
 8000566:	bf00      	nop
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	40023800 	.word	0x40023800

08000570 <dma1_stream5_uart_rx_config>:


void dma1_stream5_uart_rx_config(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
	/*Disable DMA stream*/
	DMA1_Stream5->CR &=~DMA_SCR_EN;
 8000574:	4b2a      	ldr	r3, [pc, #168]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a29      	ldr	r2, [pc, #164]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 800057a:	f023 0301 	bic.w	r3, r3, #1
 800057e:	6013      	str	r3, [r2, #0]

	/*Wait till DMA Stream is disabled*/
	while((DMA1_Stream5->CR & DMA_SCR_EN)){}
 8000580:	bf00      	nop
 8000582:	4b27      	ldr	r3, [pc, #156]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	2b00      	cmp	r3, #0
 800058c:	d1f9      	bne.n	8000582 <dma1_stream5_uart_rx_config+0x12>

	/*Clear interrupt flags for stream 5*/
	DMA1->HIFCR = HIFCR_CDMEIF5 |HIFCR_CTEIF5|HIFCR_CTCIF5;
 800058e:	4b25      	ldr	r3, [pc, #148]	@ (8000624 <dma1_stream5_uart_rx_config+0xb4>)
 8000590:	f44f 6230 	mov.w	r2, #2816	@ 0xb00
 8000594:	60da      	str	r2, [r3, #12]
	/*Set periph address*/
	DMA1_Stream5->PAR = (uint32_t)(&(USART2->DR));
 8000596:	4b22      	ldr	r3, [pc, #136]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 8000598:	4a23      	ldr	r2, [pc, #140]	@ (8000628 <dma1_stream5_uart_rx_config+0xb8>)
 800059a:	609a      	str	r2, [r3, #8]

	/*Set mem address*/
	DMA1_Stream5->M0AR = (uint32_t)(&uart_data_buffer);
 800059c:	4b20      	ldr	r3, [pc, #128]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 800059e:	4a23      	ldr	r2, [pc, #140]	@ (800062c <dma1_stream5_uart_rx_config+0xbc>)
 80005a0:	60da      	str	r2, [r3, #12]

	/*Set number of transfer*/
	DMA1_Stream5->NDTR = (uint16_t)UART_DATA_BUFF_SIZE;
 80005a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005a4:	2205      	movs	r2, #5
 80005a6:	605a      	str	r2, [r3, #4]

	/*Select Channel 4*/
	DMA1_Stream5->CR &= ~(1u<<25);
 80005a8:	4b1d      	ldr	r3, [pc, #116]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a1c      	ldr	r2, [pc, #112]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005ae:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80005b2:	6013      	str	r3, [r2, #0]
	DMA1_Stream5->CR &= ~(1u<<26);
 80005b4:	4b1a      	ldr	r3, [pc, #104]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a19      	ldr	r2, [pc, #100]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80005be:	6013      	str	r3, [r2, #0]
	DMA1_Stream5->CR |= (1u<<27);
 80005c0:	4b17      	ldr	r3, [pc, #92]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a16      	ldr	r2, [pc, #88]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005c6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80005ca:	6013      	str	r3, [r2, #0]

	/*Enable memory addr increment*/
	DMA1_Stream5->CR |=DMA_SCR_MINC;
 80005cc:	4b14      	ldr	r3, [pc, #80]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a13      	ldr	r2, [pc, #76]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80005d6:	6013      	str	r3, [r2, #0]

	/*Enable transfer complete interrupt*/
	DMA1_Stream5->CR |= DMA_SCR_TCIE;
 80005d8:	4b11      	ldr	r3, [pc, #68]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a10      	ldr	r2, [pc, #64]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005de:	f043 0310 	orr.w	r3, r3, #16
 80005e2:	6013      	str	r3, [r2, #0]

	/*Enable Circular mode*/
	DMA1_Stream5->CR |=DMA_SCR_CIRC;
 80005e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4a0d      	ldr	r2, [pc, #52]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005ee:	6013      	str	r3, [r2, #0]

	/*Set transfer direction : Periph to Mem*/
	DMA1_Stream5->CR &=~(1U<<6);
 80005f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a0a      	ldr	r2, [pc, #40]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80005fa:	6013      	str	r3, [r2, #0]
	DMA1_Stream5->CR &=~(1U<<7);
 80005fc:	4b08      	ldr	r3, [pc, #32]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a07      	ldr	r2, [pc, #28]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 8000602:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000606:	6013      	str	r3, [r2, #0]

	/*Enable DMA stream*/
	DMA1_Stream5->CR |= DMA_SCR_EN;
 8000608:	4b05      	ldr	r3, [pc, #20]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a04      	ldr	r2, [pc, #16]	@ (8000620 <dma1_stream5_uart_rx_config+0xb0>)
 800060e:	f043 0301 	orr.w	r3, r3, #1
 8000612:	6013      	str	r3, [r2, #0]

	/*Enable DMA Stream5 Interrupt in NVIC*/
	NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000614:	2010      	movs	r0, #16
 8000616:	f7ff fefd 	bl	8000414 <__NVIC_EnableIRQ>

}
 800061a:	bf00      	nop
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40026088 	.word	0x40026088
 8000624:	40026000 	.word	0x40026000
 8000628:	40004404 	.word	0x40004404
 800062c:	200000ec 	.word	0x200000ec

08000630 <dma1_stream6_uart_tx_config>:

void dma1_stream6_uart_tx_config(uint32_t msg_to_snd, uint32_t msg_len)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	6039      	str	r1, [r7, #0]
	/*Disable DMA stream*/
	DMA1_Stream6->CR &=~DMA_SCR_EN;
 800063a:	4b28      	ldr	r3, [pc, #160]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a27      	ldr	r2, [pc, #156]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 8000640:	f023 0301 	bic.w	r3, r3, #1
 8000644:	6013      	str	r3, [r2, #0]

	/*Wait till  DMA Stream is disabled*/
	while((DMA1_Stream6->CR & DMA_SCR_EN)){}
 8000646:	bf00      	nop
 8000648:	4b24      	ldr	r3, [pc, #144]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f003 0301 	and.w	r3, r3, #1
 8000650:	2b00      	cmp	r3, #0
 8000652:	d1f9      	bne.n	8000648 <dma1_stream6_uart_tx_config+0x18>

	/*Clear interrupt flags for stream 6*/
	DMA1->HIFCR = HIFCR_CDMEIF6 |HIFCR_CTEIF6|HIFCR_CTCIF6;
 8000654:	4b22      	ldr	r3, [pc, #136]	@ (80006e0 <dma1_stream6_uart_tx_config+0xb0>)
 8000656:	f44f 1230 	mov.w	r2, #2883584	@ 0x2c0000
 800065a:	60da      	str	r2, [r3, #12]

	/*Set periph address*/
	DMA1_Stream6->PAR = (uint32_t)(&(USART2->DR));
 800065c:	4b1f      	ldr	r3, [pc, #124]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 800065e:	4a21      	ldr	r2, [pc, #132]	@ (80006e4 <dma1_stream6_uart_tx_config+0xb4>)
 8000660:	609a      	str	r2, [r3, #8]

	/*Set mem address*/
	DMA1_Stream6->M0AR = msg_to_snd;
 8000662:	4a1e      	ldr	r2, [pc, #120]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	60d3      	str	r3, [r2, #12]

	/*Set number of transfer*/
	DMA1_Stream6->NDTR = msg_len;
 8000668:	4a1c      	ldr	r2, [pc, #112]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	6053      	str	r3, [r2, #4]

	/*Select Channel 4*/
	DMA1_Stream6->CR &= ~(1u<<25);
 800066e:	4b1b      	ldr	r3, [pc, #108]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4a1a      	ldr	r2, [pc, #104]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 8000674:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8000678:	6013      	str	r3, [r2, #0]
	DMA1_Stream6->CR &= ~(1u<<26);
 800067a:	4b18      	ldr	r3, [pc, #96]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a17      	ldr	r2, [pc, #92]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 8000680:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8000684:	6013      	str	r3, [r2, #0]
	DMA1_Stream6->CR |= (1u<<27);
 8000686:	4b15      	ldr	r3, [pc, #84]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4a14      	ldr	r2, [pc, #80]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 800068c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000690:	6013      	str	r3, [r2, #0]

	/*Enable memory addr increment*/
	DMA1_Stream6->CR |=DMA_SCR_MINC;
 8000692:	4b12      	ldr	r3, [pc, #72]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4a11      	ldr	r2, [pc, #68]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 8000698:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800069c:	6013      	str	r3, [r2, #0]

	/*Set transfer direction :Mem to Periph*/
	DMA1_Stream6->CR |=(1U<<6);
 800069e:	4b0f      	ldr	r3, [pc, #60]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a0e      	ldr	r2, [pc, #56]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 80006a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006a8:	6013      	str	r3, [r2, #0]
	DMA1_Stream6->CR &=~(1U<<7);
 80006aa:	4b0c      	ldr	r3, [pc, #48]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	4a0b      	ldr	r2, [pc, #44]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 80006b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80006b4:	6013      	str	r3, [r2, #0]

	/*Set transfer complete interrupt*/
	DMA1_Stream6->CR |= DMA_SCR_TCIE;
 80006b6:	4b09      	ldr	r3, [pc, #36]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4a08      	ldr	r2, [pc, #32]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 80006bc:	f043 0310 	orr.w	r3, r3, #16
 80006c0:	6013      	str	r3, [r2, #0]

	/*Enable DMA stream*/
	DMA1_Stream6->CR |= DMA_SCR_EN;
 80006c2:	4b06      	ldr	r3, [pc, #24]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a05      	ldr	r2, [pc, #20]	@ (80006dc <dma1_stream6_uart_tx_config+0xac>)
 80006c8:	f043 0301 	orr.w	r3, r3, #1
 80006cc:	6013      	str	r3, [r2, #0]

}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	400260a0 	.word	0x400260a0
 80006e0:	40026000 	.word	0x40026000
 80006e4:	40004404 	.word	0x40004404

080006e8 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t periph_clk, uint32_t baudrate)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	6039      	str	r1, [r7, #0]
	return ((periph_clk +( baudrate/2U ))/baudrate);
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	085a      	lsrs	r2, r3, #1
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	441a      	add	r2, r3
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000700:	b29b      	uxth	r3, r3
}
 8000702:	4618      	mov	r0, r3
 8000704:	370c      	adds	r7, #12
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr
	...

08000710 <uart_set_baudrate>:


static void uart_set_baudrate(uint32_t periph_clk, uint32_t baudrate)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
 8000718:	6039      	str	r1, [r7, #0]
	USART2->BRR  = compute_uart_bd(periph_clk,baudrate);
 800071a:	6839      	ldr	r1, [r7, #0]
 800071c:	6878      	ldr	r0, [r7, #4]
 800071e:	f7ff ffe3 	bl	80006e8 <compute_uart_bd>
 8000722:	4603      	mov	r3, r0
 8000724:	461a      	mov	r2, r3
 8000726:	4b03      	ldr	r3, [pc, #12]	@ (8000734 <uart_set_baudrate+0x24>)
 8000728:	609a      	str	r2, [r3, #8]
}
 800072a:	bf00      	nop
 800072c:	3708      	adds	r7, #8
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40004400 	.word	0x40004400

08000738 <DMA1_Stream6_IRQHandler>:


void DMA1_Stream6_IRQHandler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
	if((DMA1->HISR) & HIFSR_TCIF6)
 800073c:	4b09      	ldr	r3, [pc, #36]	@ (8000764 <DMA1_Stream6_IRQHandler+0x2c>)
 800073e:	685b      	ldr	r3, [r3, #4]
 8000740:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000744:	2b00      	cmp	r3, #0
 8000746:	d008      	beq.n	800075a <DMA1_Stream6_IRQHandler+0x22>
	{
		//do_ssomething
		g_tx_cmplt = 1;
 8000748:	4b07      	ldr	r3, [pc, #28]	@ (8000768 <DMA1_Stream6_IRQHandler+0x30>)
 800074a:	2201      	movs	r2, #1
 800074c:	701a      	strb	r2, [r3, #0]
		/*Clear the flag*/
		DMA1->HIFCR |= HIFCR_CTCIF6;
 800074e:	4b05      	ldr	r3, [pc, #20]	@ (8000764 <DMA1_Stream6_IRQHandler+0x2c>)
 8000750:	68db      	ldr	r3, [r3, #12]
 8000752:	4a04      	ldr	r2, [pc, #16]	@ (8000764 <DMA1_Stream6_IRQHandler+0x2c>)
 8000754:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000758:	60d3      	str	r3, [r2, #12]
	}
}
 800075a:	bf00      	nop
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr
 8000764:	40026000 	.word	0x40026000
 8000768:	200000f2 	.word	0x200000f2

0800076c <DMA1_Stream5_IRQHandler>:


void DMA1_Stream5_IRQHandler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
	if((DMA1->HISR) & HIFSR_TCIF5)
 8000770:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <DMA1_Stream5_IRQHandler+0x2c>)
 8000772:	685b      	ldr	r3, [r3, #4]
 8000774:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000778:	2b00      	cmp	r3, #0
 800077a:	d008      	beq.n	800078e <DMA1_Stream5_IRQHandler+0x22>
	{

		g_rx_cmplt = 1;
 800077c:	4b07      	ldr	r3, [pc, #28]	@ (800079c <DMA1_Stream5_IRQHandler+0x30>)
 800077e:	2201      	movs	r2, #1
 8000780:	701a      	strb	r2, [r3, #0]

		//do_ssomething


		/*Clear the flag*/
		DMA1->HIFCR |= HIFCR_CTCIF5;
 8000782:	4b05      	ldr	r3, [pc, #20]	@ (8000798 <DMA1_Stream5_IRQHandler+0x2c>)
 8000784:	68db      	ldr	r3, [r3, #12]
 8000786:	4a04      	ldr	r2, [pc, #16]	@ (8000798 <DMA1_Stream5_IRQHandler+0x2c>)
 8000788:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800078c:	60d3      	str	r3, [r2, #12]
	}
}
 800078e:	bf00      	nop
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr
 8000798:	40026000 	.word	0x40026000
 800079c:	200000f1 	.word	0x200000f1

080007a0 <USART2_IRQHandler>:
//g_uart_cmplt
void USART2_IRQHandler(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
	g_uart_cmplt  = 1;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <USART2_IRQHandler+0x20>)
 80007a6:	2201      	movs	r2, #1
 80007a8:	701a      	strb	r2, [r3, #0]

	/*Clear TC interrupt flag*/
	USART2->SR &=~SR_TC;
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <USART2_IRQHandler+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4a05      	ldr	r2, [pc, #20]	@ (80007c4 <USART2_IRQHandler+0x24>)
 80007b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80007b4:	6013      	str	r3, [r2, #0]
}
 80007b6:	bf00      	nop
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr
 80007c0:	200000f3 	.word	0x200000f3
 80007c4:	40004400 	.word	0x40004400

080007c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80007c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000800 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80007cc:	f7ff fe10 	bl	80003f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80007d0:	480c      	ldr	r0, [pc, #48]	@ (8000804 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80007d2:	490d      	ldr	r1, [pc, #52]	@ (8000808 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80007d4:	4a0d      	ldr	r2, [pc, #52]	@ (800080c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80007d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007d8:	e002      	b.n	80007e0 <LoopCopyDataInit>

080007da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007de:	3304      	adds	r3, #4

080007e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007e4:	d3f9      	bcc.n	80007da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000810 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007e8:	4c0a      	ldr	r4, [pc, #40]	@ (8000814 <LoopFillZerobss+0x22>)
  movs r3, #0
 80007ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007ec:	e001      	b.n	80007f2 <LoopFillZerobss>

080007ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007f0:	3204      	adds	r2, #4

080007f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007f4:	d3fb      	bcc.n	80007ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007f6:	f000 f84d 	bl	8000894 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007fa:	f7ff fd49 	bl	8000290 <main>
  bx  lr    
 80007fe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000800:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000804:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000808:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 800080c:	08001204 	.word	0x08001204
  ldr r2, =_sbss
 8000810:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000814:	20000240 	.word	0x20000240

08000818 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000818:	e7fe      	b.n	8000818 <ADC_IRQHandler>
	...

0800081c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000820:	4b06      	ldr	r3, [pc, #24]	@ (800083c <HAL_IncTick+0x20>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	461a      	mov	r2, r3
 8000826:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <HAL_IncTick+0x24>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4413      	add	r3, r2
 800082c:	4a04      	ldr	r2, [pc, #16]	@ (8000840 <HAL_IncTick+0x24>)
 800082e:	6013      	str	r3, [r2, #0]
}
 8000830:	bf00      	nop
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	20000000 	.word	0x20000000
 8000840:	200000f4 	.word	0x200000f4

08000844 <siprintf>:
 8000844:	b40e      	push	{r1, r2, r3}
 8000846:	b510      	push	{r4, lr}
 8000848:	b09d      	sub	sp, #116	@ 0x74
 800084a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800084c:	9002      	str	r0, [sp, #8]
 800084e:	9006      	str	r0, [sp, #24]
 8000850:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000854:	480a      	ldr	r0, [pc, #40]	@ (8000880 <siprintf+0x3c>)
 8000856:	9107      	str	r1, [sp, #28]
 8000858:	9104      	str	r1, [sp, #16]
 800085a:	490a      	ldr	r1, [pc, #40]	@ (8000884 <siprintf+0x40>)
 800085c:	f853 2b04 	ldr.w	r2, [r3], #4
 8000860:	9105      	str	r1, [sp, #20]
 8000862:	2400      	movs	r4, #0
 8000864:	a902      	add	r1, sp, #8
 8000866:	6800      	ldr	r0, [r0, #0]
 8000868:	9301      	str	r3, [sp, #4]
 800086a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800086c:	f000 f98c 	bl	8000b88 <_svfiprintf_r>
 8000870:	9b02      	ldr	r3, [sp, #8]
 8000872:	701c      	strb	r4, [r3, #0]
 8000874:	b01d      	add	sp, #116	@ 0x74
 8000876:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800087a:	b003      	add	sp, #12
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	20000004 	.word	0x20000004
 8000884:	ffff0208 	.word	0xffff0208

08000888 <__errno>:
 8000888:	4b01      	ldr	r3, [pc, #4]	@ (8000890 <__errno+0x8>)
 800088a:	6818      	ldr	r0, [r3, #0]
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	20000004 	.word	0x20000004

08000894 <__libc_init_array>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	4d0d      	ldr	r5, [pc, #52]	@ (80008cc <__libc_init_array+0x38>)
 8000898:	4c0d      	ldr	r4, [pc, #52]	@ (80008d0 <__libc_init_array+0x3c>)
 800089a:	1b64      	subs	r4, r4, r5
 800089c:	10a4      	asrs	r4, r4, #2
 800089e:	2600      	movs	r6, #0
 80008a0:	42a6      	cmp	r6, r4
 80008a2:	d109      	bne.n	80008b8 <__libc_init_array+0x24>
 80008a4:	4d0b      	ldr	r5, [pc, #44]	@ (80008d4 <__libc_init_array+0x40>)
 80008a6:	4c0c      	ldr	r4, [pc, #48]	@ (80008d8 <__libc_init_array+0x44>)
 80008a8:	f000 fc64 	bl	8001174 <_init>
 80008ac:	1b64      	subs	r4, r4, r5
 80008ae:	10a4      	asrs	r4, r4, #2
 80008b0:	2600      	movs	r6, #0
 80008b2:	42a6      	cmp	r6, r4
 80008b4:	d105      	bne.n	80008c2 <__libc_init_array+0x2e>
 80008b6:	bd70      	pop	{r4, r5, r6, pc}
 80008b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80008bc:	4798      	blx	r3
 80008be:	3601      	adds	r6, #1
 80008c0:	e7ee      	b.n	80008a0 <__libc_init_array+0xc>
 80008c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80008c6:	4798      	blx	r3
 80008c8:	3601      	adds	r6, #1
 80008ca:	e7f2      	b.n	80008b2 <__libc_init_array+0x1e>
 80008cc:	080011fc 	.word	0x080011fc
 80008d0:	080011fc 	.word	0x080011fc
 80008d4:	080011fc 	.word	0x080011fc
 80008d8:	08001200 	.word	0x08001200

080008dc <__retarget_lock_acquire_recursive>:
 80008dc:	4770      	bx	lr

080008de <__retarget_lock_release_recursive>:
 80008de:	4770      	bx	lr

080008e0 <_free_r>:
 80008e0:	b538      	push	{r3, r4, r5, lr}
 80008e2:	4605      	mov	r5, r0
 80008e4:	2900      	cmp	r1, #0
 80008e6:	d041      	beq.n	800096c <_free_r+0x8c>
 80008e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80008ec:	1f0c      	subs	r4, r1, #4
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	bfb8      	it	lt
 80008f2:	18e4      	addlt	r4, r4, r3
 80008f4:	f000 f8e0 	bl	8000ab8 <__malloc_lock>
 80008f8:	4a1d      	ldr	r2, [pc, #116]	@ (8000970 <_free_r+0x90>)
 80008fa:	6813      	ldr	r3, [r2, #0]
 80008fc:	b933      	cbnz	r3, 800090c <_free_r+0x2c>
 80008fe:	6063      	str	r3, [r4, #4]
 8000900:	6014      	str	r4, [r2, #0]
 8000902:	4628      	mov	r0, r5
 8000904:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000908:	f000 b8dc 	b.w	8000ac4 <__malloc_unlock>
 800090c:	42a3      	cmp	r3, r4
 800090e:	d908      	bls.n	8000922 <_free_r+0x42>
 8000910:	6820      	ldr	r0, [r4, #0]
 8000912:	1821      	adds	r1, r4, r0
 8000914:	428b      	cmp	r3, r1
 8000916:	bf01      	itttt	eq
 8000918:	6819      	ldreq	r1, [r3, #0]
 800091a:	685b      	ldreq	r3, [r3, #4]
 800091c:	1809      	addeq	r1, r1, r0
 800091e:	6021      	streq	r1, [r4, #0]
 8000920:	e7ed      	b.n	80008fe <_free_r+0x1e>
 8000922:	461a      	mov	r2, r3
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	b10b      	cbz	r3, 800092c <_free_r+0x4c>
 8000928:	42a3      	cmp	r3, r4
 800092a:	d9fa      	bls.n	8000922 <_free_r+0x42>
 800092c:	6811      	ldr	r1, [r2, #0]
 800092e:	1850      	adds	r0, r2, r1
 8000930:	42a0      	cmp	r0, r4
 8000932:	d10b      	bne.n	800094c <_free_r+0x6c>
 8000934:	6820      	ldr	r0, [r4, #0]
 8000936:	4401      	add	r1, r0
 8000938:	1850      	adds	r0, r2, r1
 800093a:	4283      	cmp	r3, r0
 800093c:	6011      	str	r1, [r2, #0]
 800093e:	d1e0      	bne.n	8000902 <_free_r+0x22>
 8000940:	6818      	ldr	r0, [r3, #0]
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	6053      	str	r3, [r2, #4]
 8000946:	4408      	add	r0, r1
 8000948:	6010      	str	r0, [r2, #0]
 800094a:	e7da      	b.n	8000902 <_free_r+0x22>
 800094c:	d902      	bls.n	8000954 <_free_r+0x74>
 800094e:	230c      	movs	r3, #12
 8000950:	602b      	str	r3, [r5, #0]
 8000952:	e7d6      	b.n	8000902 <_free_r+0x22>
 8000954:	6820      	ldr	r0, [r4, #0]
 8000956:	1821      	adds	r1, r4, r0
 8000958:	428b      	cmp	r3, r1
 800095a:	bf04      	itt	eq
 800095c:	6819      	ldreq	r1, [r3, #0]
 800095e:	685b      	ldreq	r3, [r3, #4]
 8000960:	6063      	str	r3, [r4, #4]
 8000962:	bf04      	itt	eq
 8000964:	1809      	addeq	r1, r1, r0
 8000966:	6021      	streq	r1, [r4, #0]
 8000968:	6054      	str	r4, [r2, #4]
 800096a:	e7ca      	b.n	8000902 <_free_r+0x22>
 800096c:	bd38      	pop	{r3, r4, r5, pc}
 800096e:	bf00      	nop
 8000970:	2000023c 	.word	0x2000023c

08000974 <sbrk_aligned>:
 8000974:	b570      	push	{r4, r5, r6, lr}
 8000976:	4e0f      	ldr	r6, [pc, #60]	@ (80009b4 <sbrk_aligned+0x40>)
 8000978:	460c      	mov	r4, r1
 800097a:	6831      	ldr	r1, [r6, #0]
 800097c:	4605      	mov	r5, r0
 800097e:	b911      	cbnz	r1, 8000986 <sbrk_aligned+0x12>
 8000980:	f000 fba4 	bl	80010cc <_sbrk_r>
 8000984:	6030      	str	r0, [r6, #0]
 8000986:	4621      	mov	r1, r4
 8000988:	4628      	mov	r0, r5
 800098a:	f000 fb9f 	bl	80010cc <_sbrk_r>
 800098e:	1c43      	adds	r3, r0, #1
 8000990:	d103      	bne.n	800099a <sbrk_aligned+0x26>
 8000992:	f04f 34ff 	mov.w	r4, #4294967295
 8000996:	4620      	mov	r0, r4
 8000998:	bd70      	pop	{r4, r5, r6, pc}
 800099a:	1cc4      	adds	r4, r0, #3
 800099c:	f024 0403 	bic.w	r4, r4, #3
 80009a0:	42a0      	cmp	r0, r4
 80009a2:	d0f8      	beq.n	8000996 <sbrk_aligned+0x22>
 80009a4:	1a21      	subs	r1, r4, r0
 80009a6:	4628      	mov	r0, r5
 80009a8:	f000 fb90 	bl	80010cc <_sbrk_r>
 80009ac:	3001      	adds	r0, #1
 80009ae:	d1f2      	bne.n	8000996 <sbrk_aligned+0x22>
 80009b0:	e7ef      	b.n	8000992 <sbrk_aligned+0x1e>
 80009b2:	bf00      	nop
 80009b4:	20000238 	.word	0x20000238

080009b8 <_malloc_r>:
 80009b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80009bc:	1ccd      	adds	r5, r1, #3
 80009be:	f025 0503 	bic.w	r5, r5, #3
 80009c2:	3508      	adds	r5, #8
 80009c4:	2d0c      	cmp	r5, #12
 80009c6:	bf38      	it	cc
 80009c8:	250c      	movcc	r5, #12
 80009ca:	2d00      	cmp	r5, #0
 80009cc:	4606      	mov	r6, r0
 80009ce:	db01      	blt.n	80009d4 <_malloc_r+0x1c>
 80009d0:	42a9      	cmp	r1, r5
 80009d2:	d904      	bls.n	80009de <_malloc_r+0x26>
 80009d4:	230c      	movs	r3, #12
 80009d6:	6033      	str	r3, [r6, #0]
 80009d8:	2000      	movs	r0, #0
 80009da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80009de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000ab4 <_malloc_r+0xfc>
 80009e2:	f000 f869 	bl	8000ab8 <__malloc_lock>
 80009e6:	f8d8 3000 	ldr.w	r3, [r8]
 80009ea:	461c      	mov	r4, r3
 80009ec:	bb44      	cbnz	r4, 8000a40 <_malloc_r+0x88>
 80009ee:	4629      	mov	r1, r5
 80009f0:	4630      	mov	r0, r6
 80009f2:	f7ff ffbf 	bl	8000974 <sbrk_aligned>
 80009f6:	1c43      	adds	r3, r0, #1
 80009f8:	4604      	mov	r4, r0
 80009fa:	d158      	bne.n	8000aae <_malloc_r+0xf6>
 80009fc:	f8d8 4000 	ldr.w	r4, [r8]
 8000a00:	4627      	mov	r7, r4
 8000a02:	2f00      	cmp	r7, #0
 8000a04:	d143      	bne.n	8000a8e <_malloc_r+0xd6>
 8000a06:	2c00      	cmp	r4, #0
 8000a08:	d04b      	beq.n	8000aa2 <_malloc_r+0xea>
 8000a0a:	6823      	ldr	r3, [r4, #0]
 8000a0c:	4639      	mov	r1, r7
 8000a0e:	4630      	mov	r0, r6
 8000a10:	eb04 0903 	add.w	r9, r4, r3
 8000a14:	f000 fb5a 	bl	80010cc <_sbrk_r>
 8000a18:	4581      	cmp	r9, r0
 8000a1a:	d142      	bne.n	8000aa2 <_malloc_r+0xea>
 8000a1c:	6821      	ldr	r1, [r4, #0]
 8000a1e:	1a6d      	subs	r5, r5, r1
 8000a20:	4629      	mov	r1, r5
 8000a22:	4630      	mov	r0, r6
 8000a24:	f7ff ffa6 	bl	8000974 <sbrk_aligned>
 8000a28:	3001      	adds	r0, #1
 8000a2a:	d03a      	beq.n	8000aa2 <_malloc_r+0xea>
 8000a2c:	6823      	ldr	r3, [r4, #0]
 8000a2e:	442b      	add	r3, r5
 8000a30:	6023      	str	r3, [r4, #0]
 8000a32:	f8d8 3000 	ldr.w	r3, [r8]
 8000a36:	685a      	ldr	r2, [r3, #4]
 8000a38:	bb62      	cbnz	r2, 8000a94 <_malloc_r+0xdc>
 8000a3a:	f8c8 7000 	str.w	r7, [r8]
 8000a3e:	e00f      	b.n	8000a60 <_malloc_r+0xa8>
 8000a40:	6822      	ldr	r2, [r4, #0]
 8000a42:	1b52      	subs	r2, r2, r5
 8000a44:	d420      	bmi.n	8000a88 <_malloc_r+0xd0>
 8000a46:	2a0b      	cmp	r2, #11
 8000a48:	d917      	bls.n	8000a7a <_malloc_r+0xc2>
 8000a4a:	1961      	adds	r1, r4, r5
 8000a4c:	42a3      	cmp	r3, r4
 8000a4e:	6025      	str	r5, [r4, #0]
 8000a50:	bf18      	it	ne
 8000a52:	6059      	strne	r1, [r3, #4]
 8000a54:	6863      	ldr	r3, [r4, #4]
 8000a56:	bf08      	it	eq
 8000a58:	f8c8 1000 	streq.w	r1, [r8]
 8000a5c:	5162      	str	r2, [r4, r5]
 8000a5e:	604b      	str	r3, [r1, #4]
 8000a60:	4630      	mov	r0, r6
 8000a62:	f000 f82f 	bl	8000ac4 <__malloc_unlock>
 8000a66:	f104 000b 	add.w	r0, r4, #11
 8000a6a:	1d23      	adds	r3, r4, #4
 8000a6c:	f020 0007 	bic.w	r0, r0, #7
 8000a70:	1ac2      	subs	r2, r0, r3
 8000a72:	bf1c      	itt	ne
 8000a74:	1a1b      	subne	r3, r3, r0
 8000a76:	50a3      	strne	r3, [r4, r2]
 8000a78:	e7af      	b.n	80009da <_malloc_r+0x22>
 8000a7a:	6862      	ldr	r2, [r4, #4]
 8000a7c:	42a3      	cmp	r3, r4
 8000a7e:	bf0c      	ite	eq
 8000a80:	f8c8 2000 	streq.w	r2, [r8]
 8000a84:	605a      	strne	r2, [r3, #4]
 8000a86:	e7eb      	b.n	8000a60 <_malloc_r+0xa8>
 8000a88:	4623      	mov	r3, r4
 8000a8a:	6864      	ldr	r4, [r4, #4]
 8000a8c:	e7ae      	b.n	80009ec <_malloc_r+0x34>
 8000a8e:	463c      	mov	r4, r7
 8000a90:	687f      	ldr	r7, [r7, #4]
 8000a92:	e7b6      	b.n	8000a02 <_malloc_r+0x4a>
 8000a94:	461a      	mov	r2, r3
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	42a3      	cmp	r3, r4
 8000a9a:	d1fb      	bne.n	8000a94 <_malloc_r+0xdc>
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	6053      	str	r3, [r2, #4]
 8000aa0:	e7de      	b.n	8000a60 <_malloc_r+0xa8>
 8000aa2:	230c      	movs	r3, #12
 8000aa4:	6033      	str	r3, [r6, #0]
 8000aa6:	4630      	mov	r0, r6
 8000aa8:	f000 f80c 	bl	8000ac4 <__malloc_unlock>
 8000aac:	e794      	b.n	80009d8 <_malloc_r+0x20>
 8000aae:	6005      	str	r5, [r0, #0]
 8000ab0:	e7d6      	b.n	8000a60 <_malloc_r+0xa8>
 8000ab2:	bf00      	nop
 8000ab4:	2000023c 	.word	0x2000023c

08000ab8 <__malloc_lock>:
 8000ab8:	4801      	ldr	r0, [pc, #4]	@ (8000ac0 <__malloc_lock+0x8>)
 8000aba:	f7ff bf0f 	b.w	80008dc <__retarget_lock_acquire_recursive>
 8000abe:	bf00      	nop
 8000ac0:	20000234 	.word	0x20000234

08000ac4 <__malloc_unlock>:
 8000ac4:	4801      	ldr	r0, [pc, #4]	@ (8000acc <__malloc_unlock+0x8>)
 8000ac6:	f7ff bf0a 	b.w	80008de <__retarget_lock_release_recursive>
 8000aca:	bf00      	nop
 8000acc:	20000234 	.word	0x20000234

08000ad0 <__ssputs_r>:
 8000ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad4:	688e      	ldr	r6, [r1, #8]
 8000ad6:	461f      	mov	r7, r3
 8000ad8:	42be      	cmp	r6, r7
 8000ada:	680b      	ldr	r3, [r1, #0]
 8000adc:	4682      	mov	sl, r0
 8000ade:	460c      	mov	r4, r1
 8000ae0:	4690      	mov	r8, r2
 8000ae2:	d82d      	bhi.n	8000b40 <__ssputs_r+0x70>
 8000ae4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000ae8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000aec:	d026      	beq.n	8000b3c <__ssputs_r+0x6c>
 8000aee:	6965      	ldr	r5, [r4, #20]
 8000af0:	6909      	ldr	r1, [r1, #16]
 8000af2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000af6:	eba3 0901 	sub.w	r9, r3, r1
 8000afa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000afe:	1c7b      	adds	r3, r7, #1
 8000b00:	444b      	add	r3, r9
 8000b02:	106d      	asrs	r5, r5, #1
 8000b04:	429d      	cmp	r5, r3
 8000b06:	bf38      	it	cc
 8000b08:	461d      	movcc	r5, r3
 8000b0a:	0553      	lsls	r3, r2, #21
 8000b0c:	d527      	bpl.n	8000b5e <__ssputs_r+0x8e>
 8000b0e:	4629      	mov	r1, r5
 8000b10:	f7ff ff52 	bl	80009b8 <_malloc_r>
 8000b14:	4606      	mov	r6, r0
 8000b16:	b360      	cbz	r0, 8000b72 <__ssputs_r+0xa2>
 8000b18:	6921      	ldr	r1, [r4, #16]
 8000b1a:	464a      	mov	r2, r9
 8000b1c:	f000 fae6 	bl	80010ec <memcpy>
 8000b20:	89a3      	ldrh	r3, [r4, #12]
 8000b22:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000b26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b2a:	81a3      	strh	r3, [r4, #12]
 8000b2c:	6126      	str	r6, [r4, #16]
 8000b2e:	6165      	str	r5, [r4, #20]
 8000b30:	444e      	add	r6, r9
 8000b32:	eba5 0509 	sub.w	r5, r5, r9
 8000b36:	6026      	str	r6, [r4, #0]
 8000b38:	60a5      	str	r5, [r4, #8]
 8000b3a:	463e      	mov	r6, r7
 8000b3c:	42be      	cmp	r6, r7
 8000b3e:	d900      	bls.n	8000b42 <__ssputs_r+0x72>
 8000b40:	463e      	mov	r6, r7
 8000b42:	6820      	ldr	r0, [r4, #0]
 8000b44:	4632      	mov	r2, r6
 8000b46:	4641      	mov	r1, r8
 8000b48:	f000 faa6 	bl	8001098 <memmove>
 8000b4c:	68a3      	ldr	r3, [r4, #8]
 8000b4e:	1b9b      	subs	r3, r3, r6
 8000b50:	60a3      	str	r3, [r4, #8]
 8000b52:	6823      	ldr	r3, [r4, #0]
 8000b54:	4433      	add	r3, r6
 8000b56:	6023      	str	r3, [r4, #0]
 8000b58:	2000      	movs	r0, #0
 8000b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b5e:	462a      	mov	r2, r5
 8000b60:	f000 fad2 	bl	8001108 <_realloc_r>
 8000b64:	4606      	mov	r6, r0
 8000b66:	2800      	cmp	r0, #0
 8000b68:	d1e0      	bne.n	8000b2c <__ssputs_r+0x5c>
 8000b6a:	6921      	ldr	r1, [r4, #16]
 8000b6c:	4650      	mov	r0, sl
 8000b6e:	f7ff feb7 	bl	80008e0 <_free_r>
 8000b72:	230c      	movs	r3, #12
 8000b74:	f8ca 3000 	str.w	r3, [sl]
 8000b78:	89a3      	ldrh	r3, [r4, #12]
 8000b7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b7e:	81a3      	strh	r3, [r4, #12]
 8000b80:	f04f 30ff 	mov.w	r0, #4294967295
 8000b84:	e7e9      	b.n	8000b5a <__ssputs_r+0x8a>
	...

08000b88 <_svfiprintf_r>:
 8000b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b8c:	4698      	mov	r8, r3
 8000b8e:	898b      	ldrh	r3, [r1, #12]
 8000b90:	061b      	lsls	r3, r3, #24
 8000b92:	b09d      	sub	sp, #116	@ 0x74
 8000b94:	4607      	mov	r7, r0
 8000b96:	460d      	mov	r5, r1
 8000b98:	4614      	mov	r4, r2
 8000b9a:	d510      	bpl.n	8000bbe <_svfiprintf_r+0x36>
 8000b9c:	690b      	ldr	r3, [r1, #16]
 8000b9e:	b973      	cbnz	r3, 8000bbe <_svfiprintf_r+0x36>
 8000ba0:	2140      	movs	r1, #64	@ 0x40
 8000ba2:	f7ff ff09 	bl	80009b8 <_malloc_r>
 8000ba6:	6028      	str	r0, [r5, #0]
 8000ba8:	6128      	str	r0, [r5, #16]
 8000baa:	b930      	cbnz	r0, 8000bba <_svfiprintf_r+0x32>
 8000bac:	230c      	movs	r3, #12
 8000bae:	603b      	str	r3, [r7, #0]
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	b01d      	add	sp, #116	@ 0x74
 8000bb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000bba:	2340      	movs	r3, #64	@ 0x40
 8000bbc:	616b      	str	r3, [r5, #20]
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8000bc2:	2320      	movs	r3, #32
 8000bc4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000bc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8000bcc:	2330      	movs	r3, #48	@ 0x30
 8000bce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000d6c <_svfiprintf_r+0x1e4>
 8000bd2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000bd6:	f04f 0901 	mov.w	r9, #1
 8000bda:	4623      	mov	r3, r4
 8000bdc:	469a      	mov	sl, r3
 8000bde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000be2:	b10a      	cbz	r2, 8000be8 <_svfiprintf_r+0x60>
 8000be4:	2a25      	cmp	r2, #37	@ 0x25
 8000be6:	d1f9      	bne.n	8000bdc <_svfiprintf_r+0x54>
 8000be8:	ebba 0b04 	subs.w	fp, sl, r4
 8000bec:	d00b      	beq.n	8000c06 <_svfiprintf_r+0x7e>
 8000bee:	465b      	mov	r3, fp
 8000bf0:	4622      	mov	r2, r4
 8000bf2:	4629      	mov	r1, r5
 8000bf4:	4638      	mov	r0, r7
 8000bf6:	f7ff ff6b 	bl	8000ad0 <__ssputs_r>
 8000bfa:	3001      	adds	r0, #1
 8000bfc:	f000 80a7 	beq.w	8000d4e <_svfiprintf_r+0x1c6>
 8000c00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000c02:	445a      	add	r2, fp
 8000c04:	9209      	str	r2, [sp, #36]	@ 0x24
 8000c06:	f89a 3000 	ldrb.w	r3, [sl]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	f000 809f 	beq.w	8000d4e <_svfiprintf_r+0x1c6>
 8000c10:	2300      	movs	r3, #0
 8000c12:	f04f 32ff 	mov.w	r2, #4294967295
 8000c16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000c1a:	f10a 0a01 	add.w	sl, sl, #1
 8000c1e:	9304      	str	r3, [sp, #16]
 8000c20:	9307      	str	r3, [sp, #28]
 8000c22:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000c26:	931a      	str	r3, [sp, #104]	@ 0x68
 8000c28:	4654      	mov	r4, sl
 8000c2a:	2205      	movs	r2, #5
 8000c2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000c30:	484e      	ldr	r0, [pc, #312]	@ (8000d6c <_svfiprintf_r+0x1e4>)
 8000c32:	f7ff fadd 	bl	80001f0 <memchr>
 8000c36:	9a04      	ldr	r2, [sp, #16]
 8000c38:	b9d8      	cbnz	r0, 8000c72 <_svfiprintf_r+0xea>
 8000c3a:	06d0      	lsls	r0, r2, #27
 8000c3c:	bf44      	itt	mi
 8000c3e:	2320      	movmi	r3, #32
 8000c40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000c44:	0711      	lsls	r1, r2, #28
 8000c46:	bf44      	itt	mi
 8000c48:	232b      	movmi	r3, #43	@ 0x2b
 8000c4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000c4e:	f89a 3000 	ldrb.w	r3, [sl]
 8000c52:	2b2a      	cmp	r3, #42	@ 0x2a
 8000c54:	d015      	beq.n	8000c82 <_svfiprintf_r+0xfa>
 8000c56:	9a07      	ldr	r2, [sp, #28]
 8000c58:	4654      	mov	r4, sl
 8000c5a:	2000      	movs	r0, #0
 8000c5c:	f04f 0c0a 	mov.w	ip, #10
 8000c60:	4621      	mov	r1, r4
 8000c62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000c66:	3b30      	subs	r3, #48	@ 0x30
 8000c68:	2b09      	cmp	r3, #9
 8000c6a:	d94b      	bls.n	8000d04 <_svfiprintf_r+0x17c>
 8000c6c:	b1b0      	cbz	r0, 8000c9c <_svfiprintf_r+0x114>
 8000c6e:	9207      	str	r2, [sp, #28]
 8000c70:	e014      	b.n	8000c9c <_svfiprintf_r+0x114>
 8000c72:	eba0 0308 	sub.w	r3, r0, r8
 8000c76:	fa09 f303 	lsl.w	r3, r9, r3
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	9304      	str	r3, [sp, #16]
 8000c7e:	46a2      	mov	sl, r4
 8000c80:	e7d2      	b.n	8000c28 <_svfiprintf_r+0xa0>
 8000c82:	9b03      	ldr	r3, [sp, #12]
 8000c84:	1d19      	adds	r1, r3, #4
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	9103      	str	r1, [sp, #12]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	bfbb      	ittet	lt
 8000c8e:	425b      	neglt	r3, r3
 8000c90:	f042 0202 	orrlt.w	r2, r2, #2
 8000c94:	9307      	strge	r3, [sp, #28]
 8000c96:	9307      	strlt	r3, [sp, #28]
 8000c98:	bfb8      	it	lt
 8000c9a:	9204      	strlt	r2, [sp, #16]
 8000c9c:	7823      	ldrb	r3, [r4, #0]
 8000c9e:	2b2e      	cmp	r3, #46	@ 0x2e
 8000ca0:	d10a      	bne.n	8000cb8 <_svfiprintf_r+0x130>
 8000ca2:	7863      	ldrb	r3, [r4, #1]
 8000ca4:	2b2a      	cmp	r3, #42	@ 0x2a
 8000ca6:	d132      	bne.n	8000d0e <_svfiprintf_r+0x186>
 8000ca8:	9b03      	ldr	r3, [sp, #12]
 8000caa:	1d1a      	adds	r2, r3, #4
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	9203      	str	r2, [sp, #12]
 8000cb0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000cb4:	3402      	adds	r4, #2
 8000cb6:	9305      	str	r3, [sp, #20]
 8000cb8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8000d7c <_svfiprintf_r+0x1f4>
 8000cbc:	7821      	ldrb	r1, [r4, #0]
 8000cbe:	2203      	movs	r2, #3
 8000cc0:	4650      	mov	r0, sl
 8000cc2:	f7ff fa95 	bl	80001f0 <memchr>
 8000cc6:	b138      	cbz	r0, 8000cd8 <_svfiprintf_r+0x150>
 8000cc8:	9b04      	ldr	r3, [sp, #16]
 8000cca:	eba0 000a 	sub.w	r0, r0, sl
 8000cce:	2240      	movs	r2, #64	@ 0x40
 8000cd0:	4082      	lsls	r2, r0
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	3401      	adds	r4, #1
 8000cd6:	9304      	str	r3, [sp, #16]
 8000cd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000cdc:	4824      	ldr	r0, [pc, #144]	@ (8000d70 <_svfiprintf_r+0x1e8>)
 8000cde:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000ce2:	2206      	movs	r2, #6
 8000ce4:	f7ff fa84 	bl	80001f0 <memchr>
 8000ce8:	2800      	cmp	r0, #0
 8000cea:	d036      	beq.n	8000d5a <_svfiprintf_r+0x1d2>
 8000cec:	4b21      	ldr	r3, [pc, #132]	@ (8000d74 <_svfiprintf_r+0x1ec>)
 8000cee:	bb1b      	cbnz	r3, 8000d38 <_svfiprintf_r+0x1b0>
 8000cf0:	9b03      	ldr	r3, [sp, #12]
 8000cf2:	3307      	adds	r3, #7
 8000cf4:	f023 0307 	bic.w	r3, r3, #7
 8000cf8:	3308      	adds	r3, #8
 8000cfa:	9303      	str	r3, [sp, #12]
 8000cfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000cfe:	4433      	add	r3, r6
 8000d00:	9309      	str	r3, [sp, #36]	@ 0x24
 8000d02:	e76a      	b.n	8000bda <_svfiprintf_r+0x52>
 8000d04:	fb0c 3202 	mla	r2, ip, r2, r3
 8000d08:	460c      	mov	r4, r1
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	e7a8      	b.n	8000c60 <_svfiprintf_r+0xd8>
 8000d0e:	2300      	movs	r3, #0
 8000d10:	3401      	adds	r4, #1
 8000d12:	9305      	str	r3, [sp, #20]
 8000d14:	4619      	mov	r1, r3
 8000d16:	f04f 0c0a 	mov.w	ip, #10
 8000d1a:	4620      	mov	r0, r4
 8000d1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000d20:	3a30      	subs	r2, #48	@ 0x30
 8000d22:	2a09      	cmp	r2, #9
 8000d24:	d903      	bls.n	8000d2e <_svfiprintf_r+0x1a6>
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d0c6      	beq.n	8000cb8 <_svfiprintf_r+0x130>
 8000d2a:	9105      	str	r1, [sp, #20]
 8000d2c:	e7c4      	b.n	8000cb8 <_svfiprintf_r+0x130>
 8000d2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8000d32:	4604      	mov	r4, r0
 8000d34:	2301      	movs	r3, #1
 8000d36:	e7f0      	b.n	8000d1a <_svfiprintf_r+0x192>
 8000d38:	ab03      	add	r3, sp, #12
 8000d3a:	9300      	str	r3, [sp, #0]
 8000d3c:	462a      	mov	r2, r5
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <_svfiprintf_r+0x1f0>)
 8000d40:	a904      	add	r1, sp, #16
 8000d42:	4638      	mov	r0, r7
 8000d44:	f3af 8000 	nop.w
 8000d48:	1c42      	adds	r2, r0, #1
 8000d4a:	4606      	mov	r6, r0
 8000d4c:	d1d6      	bne.n	8000cfc <_svfiprintf_r+0x174>
 8000d4e:	89ab      	ldrh	r3, [r5, #12]
 8000d50:	065b      	lsls	r3, r3, #25
 8000d52:	f53f af2d 	bmi.w	8000bb0 <_svfiprintf_r+0x28>
 8000d56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000d58:	e72c      	b.n	8000bb4 <_svfiprintf_r+0x2c>
 8000d5a:	ab03      	add	r3, sp, #12
 8000d5c:	9300      	str	r3, [sp, #0]
 8000d5e:	462a      	mov	r2, r5
 8000d60:	4b05      	ldr	r3, [pc, #20]	@ (8000d78 <_svfiprintf_r+0x1f0>)
 8000d62:	a904      	add	r1, sp, #16
 8000d64:	4638      	mov	r0, r7
 8000d66:	f000 f879 	bl	8000e5c <_printf_i>
 8000d6a:	e7ed      	b.n	8000d48 <_svfiprintf_r+0x1c0>
 8000d6c:	080011c1 	.word	0x080011c1
 8000d70:	080011cb 	.word	0x080011cb
 8000d74:	00000000 	.word	0x00000000
 8000d78:	08000ad1 	.word	0x08000ad1
 8000d7c:	080011c7 	.word	0x080011c7

08000d80 <_printf_common>:
 8000d80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d84:	4616      	mov	r6, r2
 8000d86:	4698      	mov	r8, r3
 8000d88:	688a      	ldr	r2, [r1, #8]
 8000d8a:	690b      	ldr	r3, [r1, #16]
 8000d8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000d90:	4293      	cmp	r3, r2
 8000d92:	bfb8      	it	lt
 8000d94:	4613      	movlt	r3, r2
 8000d96:	6033      	str	r3, [r6, #0]
 8000d98:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000d9c:	4607      	mov	r7, r0
 8000d9e:	460c      	mov	r4, r1
 8000da0:	b10a      	cbz	r2, 8000da6 <_printf_common+0x26>
 8000da2:	3301      	adds	r3, #1
 8000da4:	6033      	str	r3, [r6, #0]
 8000da6:	6823      	ldr	r3, [r4, #0]
 8000da8:	0699      	lsls	r1, r3, #26
 8000daa:	bf42      	ittt	mi
 8000dac:	6833      	ldrmi	r3, [r6, #0]
 8000dae:	3302      	addmi	r3, #2
 8000db0:	6033      	strmi	r3, [r6, #0]
 8000db2:	6825      	ldr	r5, [r4, #0]
 8000db4:	f015 0506 	ands.w	r5, r5, #6
 8000db8:	d106      	bne.n	8000dc8 <_printf_common+0x48>
 8000dba:	f104 0a19 	add.w	sl, r4, #25
 8000dbe:	68e3      	ldr	r3, [r4, #12]
 8000dc0:	6832      	ldr	r2, [r6, #0]
 8000dc2:	1a9b      	subs	r3, r3, r2
 8000dc4:	42ab      	cmp	r3, r5
 8000dc6:	dc26      	bgt.n	8000e16 <_printf_common+0x96>
 8000dc8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000dcc:	6822      	ldr	r2, [r4, #0]
 8000dce:	3b00      	subs	r3, #0
 8000dd0:	bf18      	it	ne
 8000dd2:	2301      	movne	r3, #1
 8000dd4:	0692      	lsls	r2, r2, #26
 8000dd6:	d42b      	bmi.n	8000e30 <_printf_common+0xb0>
 8000dd8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000ddc:	4641      	mov	r1, r8
 8000dde:	4638      	mov	r0, r7
 8000de0:	47c8      	blx	r9
 8000de2:	3001      	adds	r0, #1
 8000de4:	d01e      	beq.n	8000e24 <_printf_common+0xa4>
 8000de6:	6823      	ldr	r3, [r4, #0]
 8000de8:	6922      	ldr	r2, [r4, #16]
 8000dea:	f003 0306 	and.w	r3, r3, #6
 8000dee:	2b04      	cmp	r3, #4
 8000df0:	bf02      	ittt	eq
 8000df2:	68e5      	ldreq	r5, [r4, #12]
 8000df4:	6833      	ldreq	r3, [r6, #0]
 8000df6:	1aed      	subeq	r5, r5, r3
 8000df8:	68a3      	ldr	r3, [r4, #8]
 8000dfa:	bf0c      	ite	eq
 8000dfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000e00:	2500      	movne	r5, #0
 8000e02:	4293      	cmp	r3, r2
 8000e04:	bfc4      	itt	gt
 8000e06:	1a9b      	subgt	r3, r3, r2
 8000e08:	18ed      	addgt	r5, r5, r3
 8000e0a:	2600      	movs	r6, #0
 8000e0c:	341a      	adds	r4, #26
 8000e0e:	42b5      	cmp	r5, r6
 8000e10:	d11a      	bne.n	8000e48 <_printf_common+0xc8>
 8000e12:	2000      	movs	r0, #0
 8000e14:	e008      	b.n	8000e28 <_printf_common+0xa8>
 8000e16:	2301      	movs	r3, #1
 8000e18:	4652      	mov	r2, sl
 8000e1a:	4641      	mov	r1, r8
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	47c8      	blx	r9
 8000e20:	3001      	adds	r0, #1
 8000e22:	d103      	bne.n	8000e2c <_printf_common+0xac>
 8000e24:	f04f 30ff 	mov.w	r0, #4294967295
 8000e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2c:	3501      	adds	r5, #1
 8000e2e:	e7c6      	b.n	8000dbe <_printf_common+0x3e>
 8000e30:	18e1      	adds	r1, r4, r3
 8000e32:	1c5a      	adds	r2, r3, #1
 8000e34:	2030      	movs	r0, #48	@ 0x30
 8000e36:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8000e3a:	4422      	add	r2, r4
 8000e3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000e40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000e44:	3302      	adds	r3, #2
 8000e46:	e7c7      	b.n	8000dd8 <_printf_common+0x58>
 8000e48:	2301      	movs	r3, #1
 8000e4a:	4622      	mov	r2, r4
 8000e4c:	4641      	mov	r1, r8
 8000e4e:	4638      	mov	r0, r7
 8000e50:	47c8      	blx	r9
 8000e52:	3001      	adds	r0, #1
 8000e54:	d0e6      	beq.n	8000e24 <_printf_common+0xa4>
 8000e56:	3601      	adds	r6, #1
 8000e58:	e7d9      	b.n	8000e0e <_printf_common+0x8e>
	...

08000e5c <_printf_i>:
 8000e5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000e60:	7e0f      	ldrb	r7, [r1, #24]
 8000e62:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000e64:	2f78      	cmp	r7, #120	@ 0x78
 8000e66:	4691      	mov	r9, r2
 8000e68:	4680      	mov	r8, r0
 8000e6a:	460c      	mov	r4, r1
 8000e6c:	469a      	mov	sl, r3
 8000e6e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8000e72:	d807      	bhi.n	8000e84 <_printf_i+0x28>
 8000e74:	2f62      	cmp	r7, #98	@ 0x62
 8000e76:	d80a      	bhi.n	8000e8e <_printf_i+0x32>
 8000e78:	2f00      	cmp	r7, #0
 8000e7a:	f000 80d1 	beq.w	8001020 <_printf_i+0x1c4>
 8000e7e:	2f58      	cmp	r7, #88	@ 0x58
 8000e80:	f000 80b8 	beq.w	8000ff4 <_printf_i+0x198>
 8000e84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000e88:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8000e8c:	e03a      	b.n	8000f04 <_printf_i+0xa8>
 8000e8e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8000e92:	2b15      	cmp	r3, #21
 8000e94:	d8f6      	bhi.n	8000e84 <_printf_i+0x28>
 8000e96:	a101      	add	r1, pc, #4	@ (adr r1, 8000e9c <_printf_i+0x40>)
 8000e98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000e9c:	08000ef5 	.word	0x08000ef5
 8000ea0:	08000f09 	.word	0x08000f09
 8000ea4:	08000e85 	.word	0x08000e85
 8000ea8:	08000e85 	.word	0x08000e85
 8000eac:	08000e85 	.word	0x08000e85
 8000eb0:	08000e85 	.word	0x08000e85
 8000eb4:	08000f09 	.word	0x08000f09
 8000eb8:	08000e85 	.word	0x08000e85
 8000ebc:	08000e85 	.word	0x08000e85
 8000ec0:	08000e85 	.word	0x08000e85
 8000ec4:	08000e85 	.word	0x08000e85
 8000ec8:	08001007 	.word	0x08001007
 8000ecc:	08000f33 	.word	0x08000f33
 8000ed0:	08000fc1 	.word	0x08000fc1
 8000ed4:	08000e85 	.word	0x08000e85
 8000ed8:	08000e85 	.word	0x08000e85
 8000edc:	08001029 	.word	0x08001029
 8000ee0:	08000e85 	.word	0x08000e85
 8000ee4:	08000f33 	.word	0x08000f33
 8000ee8:	08000e85 	.word	0x08000e85
 8000eec:	08000e85 	.word	0x08000e85
 8000ef0:	08000fc9 	.word	0x08000fc9
 8000ef4:	6833      	ldr	r3, [r6, #0]
 8000ef6:	1d1a      	adds	r2, r3, #4
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	6032      	str	r2, [r6, #0]
 8000efc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000f00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8000f04:	2301      	movs	r3, #1
 8000f06:	e09c      	b.n	8001042 <_printf_i+0x1e6>
 8000f08:	6833      	ldr	r3, [r6, #0]
 8000f0a:	6820      	ldr	r0, [r4, #0]
 8000f0c:	1d19      	adds	r1, r3, #4
 8000f0e:	6031      	str	r1, [r6, #0]
 8000f10:	0606      	lsls	r6, r0, #24
 8000f12:	d501      	bpl.n	8000f18 <_printf_i+0xbc>
 8000f14:	681d      	ldr	r5, [r3, #0]
 8000f16:	e003      	b.n	8000f20 <_printf_i+0xc4>
 8000f18:	0645      	lsls	r5, r0, #25
 8000f1a:	d5fb      	bpl.n	8000f14 <_printf_i+0xb8>
 8000f1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8000f20:	2d00      	cmp	r5, #0
 8000f22:	da03      	bge.n	8000f2c <_printf_i+0xd0>
 8000f24:	232d      	movs	r3, #45	@ 0x2d
 8000f26:	426d      	negs	r5, r5
 8000f28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000f2c:	4858      	ldr	r0, [pc, #352]	@ (8001090 <_printf_i+0x234>)
 8000f2e:	230a      	movs	r3, #10
 8000f30:	e011      	b.n	8000f56 <_printf_i+0xfa>
 8000f32:	6821      	ldr	r1, [r4, #0]
 8000f34:	6833      	ldr	r3, [r6, #0]
 8000f36:	0608      	lsls	r0, r1, #24
 8000f38:	f853 5b04 	ldr.w	r5, [r3], #4
 8000f3c:	d402      	bmi.n	8000f44 <_printf_i+0xe8>
 8000f3e:	0649      	lsls	r1, r1, #25
 8000f40:	bf48      	it	mi
 8000f42:	b2ad      	uxthmi	r5, r5
 8000f44:	2f6f      	cmp	r7, #111	@ 0x6f
 8000f46:	4852      	ldr	r0, [pc, #328]	@ (8001090 <_printf_i+0x234>)
 8000f48:	6033      	str	r3, [r6, #0]
 8000f4a:	bf14      	ite	ne
 8000f4c:	230a      	movne	r3, #10
 8000f4e:	2308      	moveq	r3, #8
 8000f50:	2100      	movs	r1, #0
 8000f52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8000f56:	6866      	ldr	r6, [r4, #4]
 8000f58:	60a6      	str	r6, [r4, #8]
 8000f5a:	2e00      	cmp	r6, #0
 8000f5c:	db05      	blt.n	8000f6a <_printf_i+0x10e>
 8000f5e:	6821      	ldr	r1, [r4, #0]
 8000f60:	432e      	orrs	r6, r5
 8000f62:	f021 0104 	bic.w	r1, r1, #4
 8000f66:	6021      	str	r1, [r4, #0]
 8000f68:	d04b      	beq.n	8001002 <_printf_i+0x1a6>
 8000f6a:	4616      	mov	r6, r2
 8000f6c:	fbb5 f1f3 	udiv	r1, r5, r3
 8000f70:	fb03 5711 	mls	r7, r3, r1, r5
 8000f74:	5dc7      	ldrb	r7, [r0, r7]
 8000f76:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8000f7a:	462f      	mov	r7, r5
 8000f7c:	42bb      	cmp	r3, r7
 8000f7e:	460d      	mov	r5, r1
 8000f80:	d9f4      	bls.n	8000f6c <_printf_i+0x110>
 8000f82:	2b08      	cmp	r3, #8
 8000f84:	d10b      	bne.n	8000f9e <_printf_i+0x142>
 8000f86:	6823      	ldr	r3, [r4, #0]
 8000f88:	07df      	lsls	r7, r3, #31
 8000f8a:	d508      	bpl.n	8000f9e <_printf_i+0x142>
 8000f8c:	6923      	ldr	r3, [r4, #16]
 8000f8e:	6861      	ldr	r1, [r4, #4]
 8000f90:	4299      	cmp	r1, r3
 8000f92:	bfde      	ittt	le
 8000f94:	2330      	movle	r3, #48	@ 0x30
 8000f96:	f806 3c01 	strble.w	r3, [r6, #-1]
 8000f9a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8000f9e:	1b92      	subs	r2, r2, r6
 8000fa0:	6122      	str	r2, [r4, #16]
 8000fa2:	f8cd a000 	str.w	sl, [sp]
 8000fa6:	464b      	mov	r3, r9
 8000fa8:	aa03      	add	r2, sp, #12
 8000faa:	4621      	mov	r1, r4
 8000fac:	4640      	mov	r0, r8
 8000fae:	f7ff fee7 	bl	8000d80 <_printf_common>
 8000fb2:	3001      	adds	r0, #1
 8000fb4:	d14a      	bne.n	800104c <_printf_i+0x1f0>
 8000fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8000fba:	b004      	add	sp, #16
 8000fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc0:	6823      	ldr	r3, [r4, #0]
 8000fc2:	f043 0320 	orr.w	r3, r3, #32
 8000fc6:	6023      	str	r3, [r4, #0]
 8000fc8:	4832      	ldr	r0, [pc, #200]	@ (8001094 <_printf_i+0x238>)
 8000fca:	2778      	movs	r7, #120	@ 0x78
 8000fcc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8000fd0:	6823      	ldr	r3, [r4, #0]
 8000fd2:	6831      	ldr	r1, [r6, #0]
 8000fd4:	061f      	lsls	r7, r3, #24
 8000fd6:	f851 5b04 	ldr.w	r5, [r1], #4
 8000fda:	d402      	bmi.n	8000fe2 <_printf_i+0x186>
 8000fdc:	065f      	lsls	r7, r3, #25
 8000fde:	bf48      	it	mi
 8000fe0:	b2ad      	uxthmi	r5, r5
 8000fe2:	6031      	str	r1, [r6, #0]
 8000fe4:	07d9      	lsls	r1, r3, #31
 8000fe6:	bf44      	itt	mi
 8000fe8:	f043 0320 	orrmi.w	r3, r3, #32
 8000fec:	6023      	strmi	r3, [r4, #0]
 8000fee:	b11d      	cbz	r5, 8000ff8 <_printf_i+0x19c>
 8000ff0:	2310      	movs	r3, #16
 8000ff2:	e7ad      	b.n	8000f50 <_printf_i+0xf4>
 8000ff4:	4826      	ldr	r0, [pc, #152]	@ (8001090 <_printf_i+0x234>)
 8000ff6:	e7e9      	b.n	8000fcc <_printf_i+0x170>
 8000ff8:	6823      	ldr	r3, [r4, #0]
 8000ffa:	f023 0320 	bic.w	r3, r3, #32
 8000ffe:	6023      	str	r3, [r4, #0]
 8001000:	e7f6      	b.n	8000ff0 <_printf_i+0x194>
 8001002:	4616      	mov	r6, r2
 8001004:	e7bd      	b.n	8000f82 <_printf_i+0x126>
 8001006:	6833      	ldr	r3, [r6, #0]
 8001008:	6825      	ldr	r5, [r4, #0]
 800100a:	6961      	ldr	r1, [r4, #20]
 800100c:	1d18      	adds	r0, r3, #4
 800100e:	6030      	str	r0, [r6, #0]
 8001010:	062e      	lsls	r6, r5, #24
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	d501      	bpl.n	800101a <_printf_i+0x1be>
 8001016:	6019      	str	r1, [r3, #0]
 8001018:	e002      	b.n	8001020 <_printf_i+0x1c4>
 800101a:	0668      	lsls	r0, r5, #25
 800101c:	d5fb      	bpl.n	8001016 <_printf_i+0x1ba>
 800101e:	8019      	strh	r1, [r3, #0]
 8001020:	2300      	movs	r3, #0
 8001022:	6123      	str	r3, [r4, #16]
 8001024:	4616      	mov	r6, r2
 8001026:	e7bc      	b.n	8000fa2 <_printf_i+0x146>
 8001028:	6833      	ldr	r3, [r6, #0]
 800102a:	1d1a      	adds	r2, r3, #4
 800102c:	6032      	str	r2, [r6, #0]
 800102e:	681e      	ldr	r6, [r3, #0]
 8001030:	6862      	ldr	r2, [r4, #4]
 8001032:	2100      	movs	r1, #0
 8001034:	4630      	mov	r0, r6
 8001036:	f7ff f8db 	bl	80001f0 <memchr>
 800103a:	b108      	cbz	r0, 8001040 <_printf_i+0x1e4>
 800103c:	1b80      	subs	r0, r0, r6
 800103e:	6060      	str	r0, [r4, #4]
 8001040:	6863      	ldr	r3, [r4, #4]
 8001042:	6123      	str	r3, [r4, #16]
 8001044:	2300      	movs	r3, #0
 8001046:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800104a:	e7aa      	b.n	8000fa2 <_printf_i+0x146>
 800104c:	6923      	ldr	r3, [r4, #16]
 800104e:	4632      	mov	r2, r6
 8001050:	4649      	mov	r1, r9
 8001052:	4640      	mov	r0, r8
 8001054:	47d0      	blx	sl
 8001056:	3001      	adds	r0, #1
 8001058:	d0ad      	beq.n	8000fb6 <_printf_i+0x15a>
 800105a:	6823      	ldr	r3, [r4, #0]
 800105c:	079b      	lsls	r3, r3, #30
 800105e:	d413      	bmi.n	8001088 <_printf_i+0x22c>
 8001060:	68e0      	ldr	r0, [r4, #12]
 8001062:	9b03      	ldr	r3, [sp, #12]
 8001064:	4298      	cmp	r0, r3
 8001066:	bfb8      	it	lt
 8001068:	4618      	movlt	r0, r3
 800106a:	e7a6      	b.n	8000fba <_printf_i+0x15e>
 800106c:	2301      	movs	r3, #1
 800106e:	4632      	mov	r2, r6
 8001070:	4649      	mov	r1, r9
 8001072:	4640      	mov	r0, r8
 8001074:	47d0      	blx	sl
 8001076:	3001      	adds	r0, #1
 8001078:	d09d      	beq.n	8000fb6 <_printf_i+0x15a>
 800107a:	3501      	adds	r5, #1
 800107c:	68e3      	ldr	r3, [r4, #12]
 800107e:	9903      	ldr	r1, [sp, #12]
 8001080:	1a5b      	subs	r3, r3, r1
 8001082:	42ab      	cmp	r3, r5
 8001084:	dcf2      	bgt.n	800106c <_printf_i+0x210>
 8001086:	e7eb      	b.n	8001060 <_printf_i+0x204>
 8001088:	2500      	movs	r5, #0
 800108a:	f104 0619 	add.w	r6, r4, #25
 800108e:	e7f5      	b.n	800107c <_printf_i+0x220>
 8001090:	080011d2 	.word	0x080011d2
 8001094:	080011e3 	.word	0x080011e3

08001098 <memmove>:
 8001098:	4288      	cmp	r0, r1
 800109a:	b510      	push	{r4, lr}
 800109c:	eb01 0402 	add.w	r4, r1, r2
 80010a0:	d902      	bls.n	80010a8 <memmove+0x10>
 80010a2:	4284      	cmp	r4, r0
 80010a4:	4623      	mov	r3, r4
 80010a6:	d807      	bhi.n	80010b8 <memmove+0x20>
 80010a8:	1e43      	subs	r3, r0, #1
 80010aa:	42a1      	cmp	r1, r4
 80010ac:	d008      	beq.n	80010c0 <memmove+0x28>
 80010ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80010b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80010b6:	e7f8      	b.n	80010aa <memmove+0x12>
 80010b8:	4402      	add	r2, r0
 80010ba:	4601      	mov	r1, r0
 80010bc:	428a      	cmp	r2, r1
 80010be:	d100      	bne.n	80010c2 <memmove+0x2a>
 80010c0:	bd10      	pop	{r4, pc}
 80010c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80010c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80010ca:	e7f7      	b.n	80010bc <memmove+0x24>

080010cc <_sbrk_r>:
 80010cc:	b538      	push	{r3, r4, r5, lr}
 80010ce:	4d06      	ldr	r5, [pc, #24]	@ (80010e8 <_sbrk_r+0x1c>)
 80010d0:	2300      	movs	r3, #0
 80010d2:	4604      	mov	r4, r0
 80010d4:	4608      	mov	r0, r1
 80010d6:	602b      	str	r3, [r5, #0]
 80010d8:	f7ff f954 	bl	8000384 <_sbrk>
 80010dc:	1c43      	adds	r3, r0, #1
 80010de:	d102      	bne.n	80010e6 <_sbrk_r+0x1a>
 80010e0:	682b      	ldr	r3, [r5, #0]
 80010e2:	b103      	cbz	r3, 80010e6 <_sbrk_r+0x1a>
 80010e4:	6023      	str	r3, [r4, #0]
 80010e6:	bd38      	pop	{r3, r4, r5, pc}
 80010e8:	20000230 	.word	0x20000230

080010ec <memcpy>:
 80010ec:	440a      	add	r2, r1
 80010ee:	4291      	cmp	r1, r2
 80010f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80010f4:	d100      	bne.n	80010f8 <memcpy+0xc>
 80010f6:	4770      	bx	lr
 80010f8:	b510      	push	{r4, lr}
 80010fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80010fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001102:	4291      	cmp	r1, r2
 8001104:	d1f9      	bne.n	80010fa <memcpy+0xe>
 8001106:	bd10      	pop	{r4, pc}

08001108 <_realloc_r>:
 8001108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800110c:	4607      	mov	r7, r0
 800110e:	4614      	mov	r4, r2
 8001110:	460d      	mov	r5, r1
 8001112:	b921      	cbnz	r1, 800111e <_realloc_r+0x16>
 8001114:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001118:	4611      	mov	r1, r2
 800111a:	f7ff bc4d 	b.w	80009b8 <_malloc_r>
 800111e:	b92a      	cbnz	r2, 800112c <_realloc_r+0x24>
 8001120:	f7ff fbde 	bl	80008e0 <_free_r>
 8001124:	4625      	mov	r5, r4
 8001126:	4628      	mov	r0, r5
 8001128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800112c:	f000 f81a 	bl	8001164 <_malloc_usable_size_r>
 8001130:	4284      	cmp	r4, r0
 8001132:	4606      	mov	r6, r0
 8001134:	d802      	bhi.n	800113c <_realloc_r+0x34>
 8001136:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800113a:	d8f4      	bhi.n	8001126 <_realloc_r+0x1e>
 800113c:	4621      	mov	r1, r4
 800113e:	4638      	mov	r0, r7
 8001140:	f7ff fc3a 	bl	80009b8 <_malloc_r>
 8001144:	4680      	mov	r8, r0
 8001146:	b908      	cbnz	r0, 800114c <_realloc_r+0x44>
 8001148:	4645      	mov	r5, r8
 800114a:	e7ec      	b.n	8001126 <_realloc_r+0x1e>
 800114c:	42b4      	cmp	r4, r6
 800114e:	4622      	mov	r2, r4
 8001150:	4629      	mov	r1, r5
 8001152:	bf28      	it	cs
 8001154:	4632      	movcs	r2, r6
 8001156:	f7ff ffc9 	bl	80010ec <memcpy>
 800115a:	4629      	mov	r1, r5
 800115c:	4638      	mov	r0, r7
 800115e:	f7ff fbbf 	bl	80008e0 <_free_r>
 8001162:	e7f1      	b.n	8001148 <_realloc_r+0x40>

08001164 <_malloc_usable_size_r>:
 8001164:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001168:	1f18      	subs	r0, r3, #4
 800116a:	2b00      	cmp	r3, #0
 800116c:	bfbc      	itt	lt
 800116e:	580b      	ldrlt	r3, [r1, r0]
 8001170:	18c0      	addlt	r0, r0, r3
 8001172:	4770      	bx	lr

08001174 <_init>:
 8001174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001176:	bf00      	nop
 8001178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800117a:	bc08      	pop	{r3}
 800117c:	469e      	mov	lr, r3
 800117e:	4770      	bx	lr

08001180 <_fini>:
 8001180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001182:	bf00      	nop
 8001184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001186:	bc08      	pop	{r3}
 8001188:	469e      	mov	lr, r3
 800118a:	4770      	bx	lr
