// Seed: 1760130524
module module_0 #(
    parameter id_0  = 32'd66,
    parameter id_10 = 32'd84,
    parameter id_12 = 32'd40
) (
    input wor _id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wor id_3,
    input supply0 id_4,
    input wor id_5,
    input supply0 id_6,
    output wire id_7,
    input wor id_8,
    input tri0 id_9,
    input wand _id_10,
    input tri0 id_11,
    output supply0 _id_12,
    input tri id_13
);
  assign id_7 = 1;
  parameter id_15 = 1;
  assign id_7 = 1;
  if (1 ^ id_2++ ^ 1) begin : LABEL_0
    assign id_7 = id_8;
  end else wire \id_16 ;
  assign id_2 = id_9;
  logic [-1 : id_12  *  id_10  ==  id_0] id_17;
  tri1  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  \id_28  ,  \id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ;
  assign id_19 = 1 - id_1;
  assign id_22 = 1;
  wire id_41, id_42, id_43, id_44, id_45, id_46, id_47, id_48, id_49, id_50;
endmodule
module module_1 #(
    parameter id_3 = 32'd62
) (
    input supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    input supply1 _id_3,
    output supply0 id_4
);
  wire id_6;
  localparam [-1 : 1] id_7 = 1;
  localparam id_8 = id_7, id_9 = 1'd0, id_10 = 1, id_11 = id_9;
  wire [id_3 : 1] id_12;
  module_0 modCall_1 (
      id_11,
      id_2,
      id_4,
      id_1,
      id_2,
      id_1,
      id_2,
      id_4,
      id_0,
      id_0,
      id_10,
      id_0,
      id_9,
      id_0
  );
  wire id_13;
endmodule
