Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr  2 16:47:08 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_uart_counter_timing_summary_routed.rpt -pb top_uart_counter_timing_summary_routed.pb -rpx top_uart_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : top_uart_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.892        0.000                      0                   65        0.201        0.000                      0                   65        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.892        0.000                      0                   65        0.201        0.000                      0                   65        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/bit_idx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_idx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.271ns (32.767%)  route 2.608ns (67.233%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.478     5.636 r  U_UART/U_UART_TX/bit_idx_reg[7]/Q
                         net (fo=2, routed)           0.852     6.488    U_UART/U_UART_TX/bit_idx_reg_n_0_[7]
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.295     6.783 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.590     7.373    U_UART/U_UART_TX/FSM_sequential_state[0]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I4_O)        0.150     7.523 f  U_UART/U_UART_TX/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     8.197    U_UART/U_UART_TX/FSM_sequential_state[0]_i_2_n_0
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.348     8.545 r  U_UART/U_UART_TX/bit_idx[7]_i_1/O
                         net (fo=8, routed)           0.492     9.037    U_UART/U_UART_TX/bit_idx_0
    SLICE_X64Y42         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_UART_TX/CLK
    SLICE_X64Y42         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.929    U_UART/U_UART_TX/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/bit_idx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_idx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.271ns (32.767%)  route 2.608ns (67.233%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.478     5.636 r  U_UART/U_UART_TX/bit_idx_reg[7]/Q
                         net (fo=2, routed)           0.852     6.488    U_UART/U_UART_TX/bit_idx_reg_n_0_[7]
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.295     6.783 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.590     7.373    U_UART/U_UART_TX/FSM_sequential_state[0]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I4_O)        0.150     7.523 f  U_UART/U_UART_TX/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     8.197    U_UART/U_UART_TX/FSM_sequential_state[0]_i_2_n_0
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.348     8.545 r  U_UART/U_UART_TX/bit_idx[7]_i_1/O
                         net (fo=8, routed)           0.492     9.037    U_UART/U_UART_TX/bit_idx_0
    SLICE_X64Y42         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_UART_TX/CLK
    SLICE_X64Y42         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.929    U_UART/U_UART_TX/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/bit_idx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_idx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.271ns (32.767%)  route 2.608ns (67.233%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.478     5.636 r  U_UART/U_UART_TX/bit_idx_reg[7]/Q
                         net (fo=2, routed)           0.852     6.488    U_UART/U_UART_TX/bit_idx_reg_n_0_[7]
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.295     6.783 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.590     7.373    U_UART/U_UART_TX/FSM_sequential_state[0]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I4_O)        0.150     7.523 f  U_UART/U_UART_TX/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     8.197    U_UART/U_UART_TX/FSM_sequential_state[0]_i_2_n_0
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.348     8.545 r  U_UART/U_UART_TX/bit_idx[7]_i_1/O
                         net (fo=8, routed)           0.492     9.037    U_UART/U_UART_TX/bit_idx_0
    SLICE_X64Y42         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_UART_TX/CLK
    SLICE_X64Y42         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[4]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.929    U_UART/U_UART_TX/bit_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/bit_idx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_idx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.271ns (32.841%)  route 2.599ns (67.159%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.478     5.636 r  U_UART/U_UART_TX/bit_idx_reg[7]/Q
                         net (fo=2, routed)           0.852     6.488    U_UART/U_UART_TX/bit_idx_reg_n_0_[7]
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.295     6.783 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.590     7.373    U_UART/U_UART_TX/FSM_sequential_state[0]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I4_O)        0.150     7.523 f  U_UART/U_UART_TX/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     8.197    U_UART/U_UART_TX/FSM_sequential_state[0]_i_2_n_0
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.348     8.545 r  U_UART/U_UART_TX/bit_idx[7]_i_1/O
                         net (fo=8, routed)           0.484     9.028    U_UART/U_UART_TX/bit_idx_0
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[0]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X64Y41         FDCE (Setup_fdce_C_CE)      -0.169    14.954    U_UART/U_UART_TX/bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/bit_idx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_idx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.271ns (32.841%)  route 2.599ns (67.159%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.478     5.636 r  U_UART/U_UART_TX/bit_idx_reg[7]/Q
                         net (fo=2, routed)           0.852     6.488    U_UART/U_UART_TX/bit_idx_reg_n_0_[7]
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.295     6.783 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.590     7.373    U_UART/U_UART_TX/FSM_sequential_state[0]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I4_O)        0.150     7.523 f  U_UART/U_UART_TX/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     8.197    U_UART/U_UART_TX/FSM_sequential_state[0]_i_2_n_0
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.348     8.545 r  U_UART/U_UART_TX/bit_idx[7]_i_1/O
                         net (fo=8, routed)           0.484     9.028    U_UART/U_UART_TX/bit_idx_0
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[5]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X64Y41         FDCE (Setup_fdce_C_CE)      -0.169    14.954    U_UART/U_UART_TX/bit_idx_reg[5]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/bit_idx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_idx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.271ns (32.841%)  route 2.599ns (67.159%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.478     5.636 r  U_UART/U_UART_TX/bit_idx_reg[7]/Q
                         net (fo=2, routed)           0.852     6.488    U_UART/U_UART_TX/bit_idx_reg_n_0_[7]
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.295     6.783 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.590     7.373    U_UART/U_UART_TX/FSM_sequential_state[0]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I4_O)        0.150     7.523 f  U_UART/U_UART_TX/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     8.197    U_UART/U_UART_TX/FSM_sequential_state[0]_i_2_n_0
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.348     8.545 r  U_UART/U_UART_TX/bit_idx[7]_i_1/O
                         net (fo=8, routed)           0.484     9.028    U_UART/U_UART_TX/bit_idx_0
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[6]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X64Y41         FDCE (Setup_fdce_C_CE)      -0.169    14.954    U_UART/U_UART_TX/bit_idx_reg[6]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/bit_idx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_idx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.271ns (32.841%)  route 2.599ns (67.159%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.478     5.636 r  U_UART/U_UART_TX/bit_idx_reg[7]/Q
                         net (fo=2, routed)           0.852     6.488    U_UART/U_UART_TX/bit_idx_reg_n_0_[7]
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.295     6.783 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.590     7.373    U_UART/U_UART_TX/FSM_sequential_state[0]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I4_O)        0.150     7.523 f  U_UART/U_UART_TX/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     8.197    U_UART/U_UART_TX/FSM_sequential_state[0]_i_2_n_0
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.348     8.545 r  U_UART/U_UART_TX/bit_idx[7]_i_1/O
                         net (fo=8, routed)           0.484     9.028    U_UART/U_UART_TX/bit_idx_0
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[7]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X64Y41         FDCE (Setup_fdce_C_CE)      -0.169    14.954    U_UART/U_UART_TX/bit_idx_reg[7]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/bit_idx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_idx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.271ns (33.993%)  route 2.468ns (66.007%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.478     5.636 r  U_UART/U_UART_TX/bit_idx_reg[7]/Q
                         net (fo=2, routed)           0.852     6.488    U_UART/U_UART_TX/bit_idx_reg_n_0_[7]
    SLICE_X64Y41         LUT5 (Prop_lut5_I1_O)        0.295     6.783 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.590     7.373    U_UART/U_UART_TX/FSM_sequential_state[0]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I4_O)        0.150     7.523 f  U_UART/U_UART_TX/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.674     8.197    U_UART/U_UART_TX/FSM_sequential_state[0]_i_2_n_0
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.348     8.545 r  U_UART/U_UART_TX/bit_idx[7]_i_1/O
                         net (fo=8, routed)           0.353     8.897    U_UART/U_UART_TX/bit_idx_0
    SLICE_X64Y43         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.519    14.860    U_UART/U_UART_TX/CLK
    SLICE_X64Y43         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X64Y43         FDCE (Setup_fdce_C_CE)      -0.169    14.930    U_UART/U_UART_TX/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_TICK_GEN/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_TICK_GEN/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.811ns (48.018%)  route 1.961ns (51.982%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_BAUD_TICK_GEN/CLK
    SLICE_X60Y43         FDCE                                         r  U_UART/U_BAUD_TICK_GEN/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDCE (Prop_fdce_C_Q)         0.518     5.676 r  U_UART/U_BAUD_TICK_GEN/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.977     6.653    U_UART/U_BAUD_TICK_GEN/count_reg[1]
    SLICE_X61Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.309 r  U_UART/U_BAUD_TICK_GEN/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.309    U_UART/U_BAUD_TICK_GEN/count_next0_carry_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.643 r  U_UART/U_BAUD_TICK_GEN/count_next0_carry__0/O[1]
                         net (fo=1, routed)           0.983     8.627    U_UART/U_BAUD_TICK_GEN/data0[6]
    SLICE_X62Y43         LUT2 (Prop_lut2_I1_O)        0.303     8.930 r  U_UART/U_BAUD_TICK_GEN/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.930    U_UART/U_BAUD_TICK_GEN/count_next[6]
    SLICE_X62Y43         FDCE                                         r  U_UART/U_BAUD_TICK_GEN/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.519    14.860    U_UART/U_BAUD_TICK_GEN/CLK
    SLICE_X62Y43         FDCE                                         r  U_UART/U_BAUD_TICK_GEN/count_reg_reg[6]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y43         FDCE (Setup_fdce_C_D)        0.029    15.114    U_UART/U_BAUD_TICK_GEN/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_TICK_GEN/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_TICK_GEN/count_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.925ns (51.253%)  route 1.831ns (48.747%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.637     5.158    U_UART/U_BAUD_TICK_GEN/CLK
    SLICE_X60Y43         FDCE                                         r  U_UART/U_BAUD_TICK_GEN/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDCE (Prop_fdce_C_Q)         0.518     5.676 r  U_UART/U_BAUD_TICK_GEN/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.977     6.653    U_UART/U_BAUD_TICK_GEN/count_reg[1]
    SLICE_X61Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.309 r  U_UART/U_BAUD_TICK_GEN/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.309    U_UART/U_BAUD_TICK_GEN/count_next0_carry_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  U_UART/U_BAUD_TICK_GEN/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    U_UART/U_BAUD_TICK_GEN/count_next0_carry__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.757 r  U_UART/U_BAUD_TICK_GEN/count_next0_carry__1/O[1]
                         net (fo=1, routed)           0.854     8.611    U_UART/U_BAUD_TICK_GEN/data0[10]
    SLICE_X60Y44         LUT2 (Prop_lut2_I1_O)        0.303     8.914 r  U_UART/U_BAUD_TICK_GEN/count_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.914    U_UART/U_BAUD_TICK_GEN/count_next[10]
    SLICE_X60Y44         FDCE                                         r  U_UART/U_BAUD_TICK_GEN/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.518    14.859    U_UART/U_BAUD_TICK_GEN/CLK
    SLICE_X60Y44         FDCE                                         r  U_UART/U_BAUD_TICK_GEN/count_reg_reg[10]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X60Y44         FDCE (Setup_fdce_C_D)        0.077    15.175    U_UART/U_BAUD_TICK_GEN/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  6.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U_UART_RESPONSE/tx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.237%)  route 0.151ns (44.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.478    U_UART_RESPONSE/in0
    SLICE_X63Y43         FDCE                                         r  U_UART_RESPONSE/tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_UART_RESPONSE/tx_start_reg/Q
                         net (fo=3, routed)           0.151     1.770    U_UART/U_UART_TX/tx_start
    SLICE_X64Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.815 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    U_UART/U_UART_TX/FSM_sequential_state[0]_i_1_n_0
    SLICE_X64Y44         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     1.993    U_UART/U_UART_TX/CLK
    SLICE_X64Y44         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X64Y44         FDCE (Hold_fdce_C_D)         0.120     1.614    U_UART/U_UART_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_UART_RESPONSE/tx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/o_tx_done_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.588%)  route 0.155ns (45.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.478    U_UART_RESPONSE/in0
    SLICE_X63Y43         FDCE                                         r  U_UART_RESPONSE/tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.141     1.619 f  U_UART_RESPONSE/tx_start_reg/Q
                         net (fo=3, routed)           0.155     1.774    U_UART/U_UART_TX/tx_start
    SLICE_X64Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.819 r  U_UART/U_UART_TX/o_tx_done_i_1/O
                         net (fo=1, routed)           0.000     1.819    U_UART/U_UART_TX/o_tx_done_i_1_n_0
    SLICE_X64Y44         FDPE                                         r  U_UART/U_UART_TX/o_tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     1.993    U_UART/U_UART_TX/CLK
    SLICE_X64Y44         FDPE                                         r  U_UART/U_UART_TX/o_tx_done_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X64Y44         FDPE (Hold_fdpe_C_D)         0.121     1.615    U_UART/U_UART_TX/o_tx_done_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_idx_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.026%)  route 0.139ns (39.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.478    U_UART/U_UART_TX/CLK
    SLICE_X64Y43         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  U_UART/U_UART_TX/bit_idx_reg[1]/Q
                         net (fo=7, routed)           0.139     1.781    U_UART/U_UART_TX/bit_idx_reg_n_0_[1]
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  U_UART/U_UART_TX/bit_idx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.826    U_UART/U_UART_TX/bit_idx[4]
    SLICE_X64Y42         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     1.992    U_UART/U_UART_TX/CLK
    SLICE_X64Y42         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X64Y42         FDCE (Hold_fdce_C_D)         0.121     1.614    U_UART/U_UART_TX/bit_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/o_tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.478    U_UART/U_UART_TX/CLK
    SLICE_X64Y44         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.116     1.759    U_UART/U_UART_TX/state__0[0]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.804 r  U_UART/U_UART_TX/o_tx_i_2/O
                         net (fo=1, routed)           0.000     1.804    U_UART/U_UART_TX/o_tx_i_2_n_0
    SLICE_X65Y44         FDPE                                         r  U_UART/U_UART_TX/o_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     1.993    U_UART/U_UART_TX/CLK
    SLICE_X65Y44         FDPE                                         r  U_UART/U_UART_TX/o_tx_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X65Y44         FDPE (Hold_fdpe_C_D)         0.091     1.582    U_UART/U_UART_TX/o_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_TICK_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.187ns (46.322%)  route 0.217ns (53.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.478    U_UART/U_BAUD_TICK_GEN/CLK
    SLICE_X62Y44         FDCE                                         r  U_UART/U_BAUD_TICK_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_UART/U_BAUD_TICK_GEN/tick_reg_reg/Q
                         net (fo=6, routed)           0.217     1.836    U_UART/U_UART_TX/baud_tick
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.046     1.882 r  U_UART/U_UART_TX/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.882    U_UART/U_UART_TX/FSM_sequential_state[1]_i_1_n_0
    SLICE_X64Y44         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     1.993    U_UART/U_UART_TX/CLK
    SLICE_X64Y44         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X64Y44         FDCE (Hold_fdce_C_D)         0.131     1.625    U_UART/U_UART_TX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_UART_RESPONSE/tx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_RESPONSE/tx_start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.478    U_UART_RESPONSE/in0
    SLICE_X63Y43         FDCE                                         r  U_UART_RESPONSE/tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_UART_RESPONSE/tx_start_reg/Q
                         net (fo=3, routed)           0.168     1.787    U_UART_RESPONSE/tx_start
    SLICE_X63Y43         LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  U_UART_RESPONSE/tx_start_i_1/O
                         net (fo=1, routed)           0.000     1.832    U_UART_RESPONSE/tx_start_i_1_n_0
    SLICE_X63Y43         FDCE                                         r  U_UART_RESPONSE/tx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     1.993    U_UART_RESPONSE/in0
    SLICE_X63Y43         FDCE                                         r  U_UART_RESPONSE/tx_start_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y43         FDCE (Hold_fdce_C_D)         0.091     1.569    U_UART_RESPONSE/tx_start_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_idx_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.478    U_UART/U_UART_TX/CLK
    SLICE_X64Y43         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  U_UART/U_UART_TX/bit_idx_reg[1]/Q
                         net (fo=7, routed)           0.175     1.817    U_UART/U_UART_TX/bit_idx_reg_n_0_[1]
    SLICE_X64Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  U_UART/U_UART_TX/bit_idx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    U_UART/U_UART_TX/bit_idx[1]_i_1_n_0
    SLICE_X64Y43         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     1.993    U_UART/U_UART_TX/CLK
    SLICE_X64Y43         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y43         FDCE (Hold_fdce_C_D)         0.120     1.598    U_UART/U_UART_TX/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/bit_idx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_idx_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.382%)  route 0.157ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.477    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.148     1.625 r  U_UART/U_UART_TX/bit_idx_reg[7]/Q
                         net (fo=2, routed)           0.157     1.782    U_UART/U_UART_TX/bit_idx_reg_n_0_[7]
    SLICE_X64Y41         LUT4 (Prop_lut4_I2_O)        0.101     1.883 r  U_UART/U_UART_TX/bit_idx[7]_i_2/O
                         net (fo=1, routed)           0.000     1.883    U_UART/U_UART_TX/bit_idx[7]_i_2_n_0
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     1.992    U_UART/U_UART_TX/CLK
    SLICE_X64Y41         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y41         FDCE (Hold_fdce_C_D)         0.131     1.608    U_UART/U_UART_TX/bit_idx_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.210ns (48.255%)  route 0.225ns (51.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.478    U_UART/U_UART_TX/CLK
    SLICE_X64Y43         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  U_UART/U_UART_TX/bit_idx_reg[1]/Q
                         net (fo=7, routed)           0.225     1.867    U_UART/U_UART_TX/bit_idx_reg_n_0_[1]
    SLICE_X64Y42         LUT5 (Prop_lut5_I1_O)        0.046     1.913 r  U_UART/U_UART_TX/bit_idx[3]_i_1/O
                         net (fo=1, routed)           0.000     1.913    U_UART/U_UART_TX/bit_idx[3]
    SLICE_X64Y42         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     1.992    U_UART/U_UART_TX/CLK
    SLICE_X64Y42         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X64Y42         FDCE (Hold_fdce_C_D)         0.131     1.624    U_UART/U_UART_TX/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_idx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.136%)  route 0.225ns (51.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.478    U_UART/U_UART_TX/CLK
    SLICE_X64Y43         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  U_UART/U_UART_TX/bit_idx_reg[1]/Q
                         net (fo=7, routed)           0.225     1.867    U_UART/U_UART_TX/bit_idx_reg_n_0_[1]
    SLICE_X64Y42         LUT4 (Prop_lut4_I2_O)        0.045     1.912 r  U_UART/U_UART_TX/bit_idx[2]_i_1/O
                         net (fo=1, routed)           0.000     1.912    U_UART/U_UART_TX/bit_idx[2]
    SLICE_X64Y42         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     1.992    U_UART/U_UART_TX/CLK
    SLICE_X64Y42         FDCE                                         r  U_UART/U_UART_TX/bit_idx_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X64Y42         FDCE (Hold_fdce_C_D)         0.120     1.613    U_UART/U_UART_TX/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   U_FndController/U_Clk_Div_1Khz/div_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   U_FndController/U_Clk_Div_1Khz/div_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   U_FndController/U_Clk_Div_1Khz/div_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   U_FndController/U_Clk_Div_1Khz/div_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   U_FndController/U_Clk_Div_1Khz/div_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   U_FndController/U_Clk_Div_1Khz/div_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   U_FndController/U_Clk_Div_1Khz/div_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   U_FndController/U_Clk_Div_1Khz/div_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   U_FndController/U_Clk_Div_1Khz/div_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   U_FndController/U_Clk_Div_1Khz/div_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   U_FndController/U_Clk_Div_1Khz/div_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   U_FndController/U_Clk_Div_1Khz/div_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   U_FndController/U_Clk_Div_1Khz/div_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   U_FndController/U_Clk_Div_1Khz/div_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   U_FndController/U_Clk_Div_1Khz/div_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   U_FndController/U_Clk_Div_1Khz/div_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   U_UART/U_BAUD_TICK_GEN/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   U_UART/U_BAUD_TICK_GEN/count_reg_reg[10]/C



