// Seed: 1546549821
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  inout id_6;
  input id_5;
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_1 = 1 ? id_2 : 1;
  assign id_1 = (1);
  logic id_8;
  logic id_9;
  logic id_10, id_11;
  genvar id_12;
  assign id_8 = id_3;
endmodule
