{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466934467957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466934467958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 26 17:47:47 2016 " "Processing started: Sun Jun 26 17:47:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466934467958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466934467958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AD9708_TEST_Code -c AD9708_TEST_Code " "Command: quartus_map --read_settings_files=on --write_settings_files=off AD9708_TEST_Code -c AD9708_TEST_Code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466934467958 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466934468162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AD9708_TEST_Code.bdf 1 1 " "Found 1 design units, including 1 entities, in source file AD9708_TEST_Code.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AD9708_TEST_Code " "Found entity 1: AD9708_TEST_Code" {  } { { "AD9708_TEST_Code.bdf" "" { Schematic "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/AD9708_TEST_Code.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466934468232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466934468232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLLM.v 1 1 " "Found 1 design units, including 1 entities, in source file PLLM.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLLM " "Found entity 1: PLLM" {  } { { "PLLM.v" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/PLLM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466934468237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466934468237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_32bit " "Found entity 1: add_32bit" {  } { { "add_32bit.v" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/add_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466934468238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466934468238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prn5ccc.v 1 1 " "Found 1 design units, including 1 entities, in source file prn5ccc.v" { { "Info" "ISGN_ENTITY_NAME" "1 prn5ccc " "Found entity 1: prn5ccc" {  } { { "prn5ccc.v" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/prn5ccc.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466934468239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466934468239 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"d\";  expecting \"\}\" scaler.v(13) " "Verilog HDL syntax error at scaler.v(13) near text \"d\";  expecting \"\}\"" {  } { { "scaler.v" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/scaler.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1466934468240 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' scaler.v(14) " "Verilog HDL syntax error at scaler.v(14) near text '" {  } { { "scaler.v" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/scaler.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1466934468240 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "add_32bit scaler.v(1) " "Ignored design unit \"add_32bit\" at scaler.v(1) due to previous errors" {  } { { "scaler.v" "" { Text "/home/sundw/code/sdr-transmiter/software/AD9708_FPGA_Code_V1_0_0_20150610/scaler.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1466934468240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaler.v 0 0 " "Found 0 design units, including 0 entities, in source file scaler.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466934468240 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466934468289 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 26 17:47:48 2016 " "Processing ended: Sun Jun 26 17:47:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466934468289 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466934468289 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466934468289 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466934468289 ""}
