<table class="sphinxhide">
 <tr width="100%">
    <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>Vitis-AI™ 2.0</h1>
    <a href="https://www.xilinx.com/products/design-tools/vitis.html">See Vitis™ Development Environment on xilinx.com</br></a>
    <a href="https://www.xilinx.com/products/design-tools/vitis/vitis-ai.html">See Vitis-AI™ Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>


# Tutorials

<table>
<thead>
  <tr>
    <th width="35%" align="center"><h3><b>Tutorial Name</b></hr></th>
    <th width="15%" align="center"><h3><b>Highest Version</b></hr></th>
    <th width="50%" align="center"><h3><b>Description</b></hr></th>
  </tr>
</thead>
<tbody>
  <tr>
    <td><a href="https://gitenterprise.xilinx.com/swm/Vitis-AI-Tutorials/tree/2.0/Tutorials/Vitis-AI-on-VCK5000-ES-Board/">Vitis AI on VCK5000-ES Card</a></td>
    <td align="center">2.0</td>
    <td>Start from card installation and go through a step-by-step workflow to run the first Vitis AI sample on a <b>VCK5000 ES card</b>.</td>
  </tr>
  <tr>
    <td><a href="https://gitenterprise.xilinx.com/swm/Vitis-AI-Tutorials/tree/2.0/Tutorials/VCK190_CUSTOM_LAMBDA_OP/">VCK190 Custom Lambda Operator</a></td>
    <td align="center">2.0</td>
    <td>The general concept behind the custom operator flow is to make Vitis AI and the DPU more extensible—both for supporting custom layers as well as framework layers that are currently unsupported in the toolchain. The custom operator flow enables you to define layers which are unsupported, and ultimately deploy those layers either on the CPU or an accelerator.</td>
  </tr>
  <tr>
    <td><a href="https://gitenterprise.xilinx.com/swm/Vitis-AI-Tutorials/tree/2.0/Tutorials/kv260_lidar_cam_fusion/">LIDAR + Camera Fusion on KV260</a></td>
    <td align="center">2.0</td>
    <td>Shows you how to install Ubuntu on the KV260 then build ROS, bring in multiple sensors, and deploy FPGA-accelerated neural network to process the data before displaying the data using RViz. All of this is possible without ever using FPGA tools!</td>
  </tr>
</tbody>
</table>





</hr>
<p class="sphinxhide" align="center"><sup>Copyright&copy; 2022 Xilinx</sup></p>
