# fpu-fma-verilog
A multi-stage pipelined floating-point Multiply-Add (FMA) unit in Verilog, demonstrating partial IEEE 754 single-precision support.
