{
  "module_name": "vpe_regs.h",
  "hash_id": "771fdca0c7e80090b8ee63d324fe3c2d566b1bebfe0a27660041be7cb8bf4928",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/ti/vpe/vpe_regs.h",
  "human_readable_source": " \n \n\n#ifndef __TI_VPE_REGS_H\n#define __TI_VPE_REGS_H\n\n \n\n \n#define VPE_PID\t\t\t\t0x0000\n#define VPE_PID_MINOR_MASK\t\t0x3f\n#define VPE_PID_MINOR_SHIFT\t\t0\n#define VPE_PID_CUSTOM_MASK\t\t0x03\n#define VPE_PID_CUSTOM_SHIFT\t\t6\n#define VPE_PID_MAJOR_MASK\t\t0x07\n#define VPE_PID_MAJOR_SHIFT\t\t8\n#define VPE_PID_RTL_MASK\t\t0x1f\n#define VPE_PID_RTL_SHIFT\t\t11\n#define VPE_PID_FUNC_MASK\t\t0xfff\n#define VPE_PID_FUNC_SHIFT\t\t16\n#define VPE_PID_SCHEME_MASK\t\t0x03\n#define VPE_PID_SCHEME_SHIFT\t\t30\n\n#define VPE_SYSCONFIG\t\t\t0x0010\n#define VPE_SYSCONFIG_IDLE_MASK\t\t0x03\n#define VPE_SYSCONFIG_IDLE_SHIFT\t2\n#define VPE_SYSCONFIG_STANDBY_MASK\t0x03\n#define VPE_SYSCONFIG_STANDBY_SHIFT\t4\n#define VPE_FORCE_IDLE_MODE\t\t0\n#define VPE_NO_IDLE_MODE\t\t1\n#define VPE_SMART_IDLE_MODE\t\t2\n#define VPE_SMART_IDLE_WAKEUP_MODE\t3\n#define VPE_FORCE_STANDBY_MODE\t\t0\n#define VPE_NO_STANDBY_MODE\t\t1\n#define VPE_SMART_STANDBY_MODE\t\t2\n#define VPE_SMART_STANDBY_WAKEUP_MODE\t3\n\n#define VPE_INT0_STATUS0_RAW_SET\t0x0020\n#define VPE_INT0_STATUS0_RAW\t\tVPE_INT0_STATUS0_RAW_SET\n#define VPE_INT0_STATUS0_CLR\t\t0x0028\n#define VPE_INT0_STATUS0\t\tVPE_INT0_STATUS0_CLR\n#define VPE_INT0_ENABLE0_SET\t\t0x0030\n#define VPE_INT0_ENABLE0\t\tVPE_INT0_ENABLE0_SET\n#define VPE_INT0_ENABLE0_CLR\t\t0x0038\n#define VPE_INT0_LIST0_COMPLETE\t\tBIT(0)\n#define VPE_INT0_LIST0_NOTIFY\t\tBIT(1)\n#define VPE_INT0_LIST1_COMPLETE\t\tBIT(2)\n#define VPE_INT0_LIST1_NOTIFY\t\tBIT(3)\n#define VPE_INT0_LIST2_COMPLETE\t\tBIT(4)\n#define VPE_INT0_LIST2_NOTIFY\t\tBIT(5)\n#define VPE_INT0_LIST3_COMPLETE\t\tBIT(6)\n#define VPE_INT0_LIST3_NOTIFY\t\tBIT(7)\n#define VPE_INT0_LIST4_COMPLETE\t\tBIT(8)\n#define VPE_INT0_LIST4_NOTIFY\t\tBIT(9)\n#define VPE_INT0_LIST5_COMPLETE\t\tBIT(10)\n#define VPE_INT0_LIST5_NOTIFY\t\tBIT(11)\n#define VPE_INT0_LIST6_COMPLETE\t\tBIT(12)\n#define VPE_INT0_LIST6_NOTIFY\t\tBIT(13)\n#define VPE_INT0_LIST7_COMPLETE\t\tBIT(14)\n#define VPE_INT0_LIST7_NOTIFY\t\tBIT(15)\n#define VPE_INT0_DESCRIPTOR\t\tBIT(16)\n#define VPE_DEI_FMD_INT\t\t\tBIT(18)\n\n#define VPE_INT0_STATUS1_RAW_SET\t0x0024\n#define VPE_INT0_STATUS1_RAW\t\tVPE_INT0_STATUS1_RAW_SET\n#define VPE_INT0_STATUS1_CLR\t\t0x002c\n#define VPE_INT0_STATUS1\t\tVPE_INT0_STATUS1_CLR\n#define VPE_INT0_ENABLE1_SET\t\t0x0034\n#define VPE_INT0_ENABLE1\t\tVPE_INT0_ENABLE1_SET\n#define VPE_INT0_ENABLE1_CLR\t\t0x003c\n#define VPE_INT0_CHANNEL_GROUP0\t\tBIT(0)\n#define VPE_INT0_CHANNEL_GROUP1\t\tBIT(1)\n#define VPE_INT0_CHANNEL_GROUP2\t\tBIT(2)\n#define VPE_INT0_CHANNEL_GROUP3\t\tBIT(3)\n#define VPE_INT0_CHANNEL_GROUP4\t\tBIT(4)\n#define VPE_INT0_CHANNEL_GROUP5\t\tBIT(5)\n#define VPE_INT0_CLIENT\t\t\tBIT(7)\n#define VPE_DEI_ERROR_INT\t\tBIT(16)\n#define VPE_DS1_UV_ERROR_INT\t\tBIT(22)\n\n#define VPE_INTC_EOI\t\t\t0x00a0\n\n#define VPE_CLK_ENABLE\t\t\t0x0100\n#define VPE_VPEDMA_CLK_ENABLE\t\tBIT(0)\n#define VPE_DATA_PATH_CLK_ENABLE\tBIT(1)\n\n#define VPE_CLK_RESET\t\t\t0x0104\n#define VPE_VPDMA_CLK_RESET_MASK\t0x1\n#define VPE_VPDMA_CLK_RESET_SHIFT\t0\n#define VPE_DATA_PATH_CLK_RESET_MASK\t0x1\n#define VPE_DATA_PATH_CLK_RESET_SHIFT\t1\n#define VPE_MAIN_RESET_MASK\t\t0x1\n#define VPE_MAIN_RESET_SHIFT\t\t31\n\n#define VPE_CLK_FORMAT_SELECT\t\t0x010c\n#define VPE_CSC_SRC_SELECT_MASK\t\t0x03\n#define VPE_CSC_SRC_SELECT_SHIFT\t0\n#define VPE_RGB_OUT_SELECT\t\tBIT(8)\n#define VPE_DS_SRC_SELECT_MASK\t\t0x07\n#define VPE_DS_SRC_SELECT_SHIFT\t\t9\n#define VPE_DS_BYPASS\t\t\tBIT(16)\n#define VPE_COLOR_SEPARATE_422\t\tBIT(18)\n\n#define VPE_DS_SRC_DEI_SCALER\t\t(5 << VPE_DS_SRC_SELECT_SHIFT)\n#define VPE_CSC_SRC_DEI_SCALER\t\t(3 << VPE_CSC_SRC_SELECT_SHIFT)\n\n#define VPE_CLK_RANGE_MAP\t\t0x011c\n#define VPE_RANGE_RANGE_MAP_Y_MASK\t0x07\n#define VPE_RANGE_RANGE_MAP_Y_SHIFT\t0\n#define VPE_RANGE_RANGE_MAP_UV_MASK\t0x07\n#define VPE_RANGE_RANGE_MAP_UV_SHIFT\t3\n#define VPE_RANGE_MAP_ON\t\tBIT(6)\n#define VPE_RANGE_REDUCTION_ON\t\tBIT(28)\n\n \n#define VPE_US1_R0\t\t\t0x0304\n#define VPE_US2_R0\t\t\t0x0404\n#define VPE_US3_R0\t\t\t0x0504\n#define VPE_US_C1_MASK\t\t\t0x3fff\n#define VPE_US_C1_SHIFT\t\t\t2\n#define VPE_US_C0_MASK\t\t\t0x3fff\n#define VPE_US_C0_SHIFT\t\t\t18\n#define VPE_US_MODE_MASK\t\t0x03\n#define VPE_US_MODE_SHIFT\t\t16\n#define VPE_ANCHOR_FID0_C1_MASK\t\t0x3fff\n#define VPE_ANCHOR_FID0_C1_SHIFT\t2\n#define VPE_ANCHOR_FID0_C0_MASK\t\t0x3fff\n#define VPE_ANCHOR_FID0_C0_SHIFT\t18\n\n#define VPE_US1_R1\t\t\t0x0308\n#define VPE_US2_R1\t\t\t0x0408\n#define VPE_US3_R1\t\t\t0x0508\n#define VPE_ANCHOR_FID0_C3_MASK\t\t0x3fff\n#define VPE_ANCHOR_FID0_C3_SHIFT\t2\n#define VPE_ANCHOR_FID0_C2_MASK\t\t0x3fff\n#define VPE_ANCHOR_FID0_C2_SHIFT\t18\n\n#define VPE_US1_R2\t\t\t0x030c\n#define VPE_US2_R2\t\t\t0x040c\n#define VPE_US3_R2\t\t\t0x050c\n#define VPE_INTERP_FID0_C1_MASK\t\t0x3fff\n#define VPE_INTERP_FID0_C1_SHIFT\t2\n#define VPE_INTERP_FID0_C0_MASK\t\t0x3fff\n#define VPE_INTERP_FID0_C0_SHIFT\t18\n\n#define VPE_US1_R3\t\t\t0x0310\n#define VPE_US2_R3\t\t\t0x0410\n#define VPE_US3_R3\t\t\t0x0510\n#define VPE_INTERP_FID0_C3_MASK\t\t0x3fff\n#define VPE_INTERP_FID0_C3_SHIFT\t2\n#define VPE_INTERP_FID0_C2_MASK\t\t0x3fff\n#define VPE_INTERP_FID0_C2_SHIFT\t18\n\n#define VPE_US1_R4\t\t\t0x0314\n#define VPE_US2_R4\t\t\t0x0414\n#define VPE_US3_R4\t\t\t0x0514\n#define VPE_ANCHOR_FID1_C1_MASK\t\t0x3fff\n#define VPE_ANCHOR_FID1_C1_SHIFT\t2\n#define VPE_ANCHOR_FID1_C0_MASK\t\t0x3fff\n#define VPE_ANCHOR_FID1_C0_SHIFT\t18\n\n#define VPE_US1_R5\t\t\t0x0318\n#define VPE_US2_R5\t\t\t0x0418\n#define VPE_US3_R5\t\t\t0x0518\n#define VPE_ANCHOR_FID1_C3_MASK\t\t0x3fff\n#define VPE_ANCHOR_FID1_C3_SHIFT\t2\n#define VPE_ANCHOR_FID1_C2_MASK\t\t0x3fff\n#define VPE_ANCHOR_FID1_C2_SHIFT\t18\n\n#define VPE_US1_R6\t\t\t0x031c\n#define VPE_US2_R6\t\t\t0x041c\n#define VPE_US3_R6\t\t\t0x051c\n#define VPE_INTERP_FID1_C1_MASK\t\t0x3fff\n#define VPE_INTERP_FID1_C1_SHIFT\t2\n#define VPE_INTERP_FID1_C0_MASK\t\t0x3fff\n#define VPE_INTERP_FID1_C0_SHIFT\t18\n\n#define VPE_US1_R7\t\t\t0x0320\n#define VPE_US2_R7\t\t\t0x0420\n#define VPE_US3_R7\t\t\t0x0520\n#define VPE_INTERP_FID0_C3_MASK\t\t0x3fff\n#define VPE_INTERP_FID0_C3_SHIFT\t2\n#define VPE_INTERP_FID0_C2_MASK\t\t0x3fff\n#define VPE_INTERP_FID0_C2_SHIFT\t18\n\n \n#define VPE_DEI_FRAME_SIZE\t\t0x0600\n#define VPE_DEI_WIDTH_MASK\t\t0x07ff\n#define VPE_DEI_WIDTH_SHIFT\t\t0\n#define VPE_DEI_HEIGHT_MASK\t\t0x07ff\n#define VPE_DEI_HEIGHT_SHIFT\t\t16\n#define VPE_DEI_INTERLACE_BYPASS\tBIT(29)\n#define VPE_DEI_FIELD_FLUSH\t\tBIT(30)\n#define VPE_DEI_PROGRESSIVE\t\tBIT(31)\n\n#define VPE_MDT_BYPASS\t\t\t0x0604\n#define VPE_MDT_TEMPMAX_BYPASS\t\tBIT(0)\n#define VPE_MDT_SPATMAX_BYPASS\t\tBIT(1)\n\n#define VPE_MDT_SF_THRESHOLD\t\t0x0608\n#define VPE_MDT_SF_SC_THR1_MASK\t\t0xff\n#define VPE_MDT_SF_SC_THR1_SHIFT\t0\n#define VPE_MDT_SF_SC_THR2_MASK\t\t0xff\n#define VPE_MDT_SF_SC_THR2_SHIFT\t0\n#define VPE_MDT_SF_SC_THR3_MASK\t\t0xff\n#define VPE_MDT_SF_SC_THR3_SHIFT\t0\n\n#define VPE_EDI_CONFIG\t\t\t0x060c\n#define VPE_EDI_INP_MODE_MASK\t\t0x03\n#define VPE_EDI_INP_MODE_SHIFT\t\t0\n#define VPE_EDI_ENABLE_3D\t\tBIT(2)\n#define VPE_EDI_ENABLE_CHROMA_3D\tBIT(3)\n#define VPE_EDI_CHROMA3D_COR_THR_MASK\t0xff\n#define VPE_EDI_CHROMA3D_COR_THR_SHIFT\t8\n#define VPE_EDI_DIR_COR_LOWER_THR_MASK\t0xff\n#define VPE_EDI_DIR_COR_LOWER_THR_SHIFT\t16\n#define VPE_EDI_COR_SCALE_FACTOR_MASK\t0xff\n#define VPE_EDI_COR_SCALE_FACTOR_SHIFT\t23\n\n#define VPE_DEI_EDI_LUT_R0\t\t0x0610\n#define VPE_EDI_LUT0_MASK\t\t0x1f\n#define VPE_EDI_LUT0_SHIFT\t\t0\n#define VPE_EDI_LUT1_MASK\t\t0x1f\n#define VPE_EDI_LUT1_SHIFT\t\t8\n#define VPE_EDI_LUT2_MASK\t\t0x1f\n#define VPE_EDI_LUT2_SHIFT\t\t16\n#define VPE_EDI_LUT3_MASK\t\t0x1f\n#define VPE_EDI_LUT3_SHIFT\t\t24\n\n#define VPE_DEI_EDI_LUT_R1\t\t0x0614\n#define VPE_EDI_LUT0_MASK\t\t0x1f\n#define VPE_EDI_LUT0_SHIFT\t\t0\n#define VPE_EDI_LUT1_MASK\t\t0x1f\n#define VPE_EDI_LUT1_SHIFT\t\t8\n#define VPE_EDI_LUT2_MASK\t\t0x1f\n#define VPE_EDI_LUT2_SHIFT\t\t16\n#define VPE_EDI_LUT3_MASK\t\t0x1f\n#define VPE_EDI_LUT3_SHIFT\t\t24\n\n#define VPE_DEI_EDI_LUT_R2\t\t0x0618\n#define VPE_EDI_LUT4_MASK\t\t0x1f\n#define VPE_EDI_LUT4_SHIFT\t\t0\n#define VPE_EDI_LUT5_MASK\t\t0x1f\n#define VPE_EDI_LUT5_SHIFT\t\t8\n#define VPE_EDI_LUT6_MASK\t\t0x1f\n#define VPE_EDI_LUT6_SHIFT\t\t16\n#define VPE_EDI_LUT7_MASK\t\t0x1f\n#define VPE_EDI_LUT7_SHIFT\t\t24\n\n#define VPE_DEI_EDI_LUT_R3\t\t0x061c\n#define VPE_EDI_LUT8_MASK\t\t0x1f\n#define VPE_EDI_LUT8_SHIFT\t\t0\n#define VPE_EDI_LUT9_MASK\t\t0x1f\n#define VPE_EDI_LUT9_SHIFT\t\t8\n#define VPE_EDI_LUT10_MASK\t\t0x1f\n#define VPE_EDI_LUT10_SHIFT\t\t16\n#define VPE_EDI_LUT11_MASK\t\t0x1f\n#define VPE_EDI_LUT11_SHIFT\t\t24\n\n#define VPE_DEI_FMD_WINDOW_R0\t\t0x0620\n#define VPE_FMD_WINDOW_MINX_MASK\t0x07ff\n#define VPE_FMD_WINDOW_MINX_SHIFT\t0\n#define VPE_FMD_WINDOW_MAXX_MASK\t0x07ff\n#define VPE_FMD_WINDOW_MAXX_SHIFT\t16\n#define VPE_FMD_WINDOW_ENABLE\t\tBIT(31)\n\n#define VPE_DEI_FMD_WINDOW_R1\t\t0x0624\n#define VPE_FMD_WINDOW_MINY_MASK\t0x07ff\n#define VPE_FMD_WINDOW_MINY_SHIFT\t0\n#define VPE_FMD_WINDOW_MAXY_MASK\t0x07ff\n#define VPE_FMD_WINDOW_MAXY_SHIFT\t16\n\n#define VPE_DEI_FMD_CONTROL_R0\t\t0x0628\n#define VPE_FMD_ENABLE\t\t\tBIT(0)\n#define VPE_FMD_LOCK\t\t\tBIT(1)\n#define VPE_FMD_JAM_DIR\t\t\tBIT(2)\n#define VPE_FMD_BED_ENABLE\t\tBIT(3)\n#define VPE_FMD_CAF_FIELD_THR_MASK\t0xff\n#define VPE_FMD_CAF_FIELD_THR_SHIFT\t16\n#define VPE_FMD_CAF_LINE_THR_MASK\t0xff\n#define VPE_FMD_CAF_LINE_THR_SHIFT\t24\n\n#define VPE_DEI_FMD_CONTROL_R1\t\t0x062c\n#define VPE_FMD_CAF_THR_MASK\t\t0x000fffff\n#define VPE_FMD_CAF_THR_SHIFT\t\t0\n\n#define VPE_DEI_FMD_STATUS_R0\t\t0x0630\n#define VPE_FMD_CAF_MASK\t\t0x000fffff\n#define VPE_FMD_CAF_SHIFT\t\t0\n#define VPE_FMD_RESET\t\t\tBIT(24)\n\n#define VPE_DEI_FMD_STATUS_R1\t\t0x0634\n#define VPE_FMD_FIELD_DIFF_MASK\t\t0x0fffffff\n#define VPE_FMD_FIELD_DIFF_SHIFT\t0\n\n#define VPE_DEI_FMD_STATUS_R2\t\t0x0638\n#define VPE_FMD_FRAME_DIFF_MASK\t\t0x000fffff\n#define VPE_FMD_FRAME_DIFF_SHIFT\t0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}