<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- zcu102.hpfm -->
<xd:repository xmlns:xd="http://www.xilinx.com/xd" xd:name="zcu102" xd:library="zcu102" xd:version="1.0" xd:vendor="xilinx.com">
  <xd:component xd:name="zcu102" xd:library="zcu102" xd:version="1.0" xd:vendor="xilinx.com" xd:type="platform" xd:BRAM="912" xd:DSP="2520" xd:FF="548160" xd:LUT="274080">
    <xd:platformInfo>
      <xd:deviceInfo xd:name="xczu9eg-ffvb1156-2-e" xd:architecture="zynquplus" xd:device="xczu9eg" xd:package="ffvb1156" xd:speedGrade="-2"/>
      <xd:registeredDevices xd:kio="0" xd:uio="0"/>
      <xd:description></xd:description>
      <xd:systemClocks xd:defaultClock="1">
        <xd:clock xd:name="CPU" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:frequency="1199.880127" xd:period="0.833417" xd:status="reserved"/>
        <xd:clock xd:name="clk_wiz_0_clk_out1" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:id="0" xd:frequency="74.992500" xd:period="13.334667" xd:normalizedPeriod="16.000002" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:status="changeable"/>
        <xd:clock xd:name="clk_wiz_0_clk_out2" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:id="1" xd:frequency="99.990000" xd:period="10.001000" xd:normalizedPeriod="12.000001" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:status="changeable"/>
        <xd:clock xd:name="clk_wiz_0_clk_out3" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:id="2" xd:frequency="149.985000" xd:period="6.667333" xd:normalizedPeriod="8.000001" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:status="changeable"/>
        <xd:clock xd:name="clk_wiz_0_clk_out4" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:id="3" xd:frequency="199.980000" xd:period="5.000500" xd:normalizedPeriod="6.000001" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:status="changeable"/>
        <xd:clock xd:name="clk_wiz_0_clk_out5" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:id="4" xd:frequency="299.970000" xd:period="3.333667" xd:normalizedPeriod="4.000000" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:status="changeable"/>
        <xd:clock xd:name="clk_wiz_0_clk_out6" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:id="5" xd:frequency="399.960000" xd:period="2.500250" xd:normalizedPeriod="3.000000" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:status="changeable"/>
        <xd:clock xd:name="clk_wiz_0_clk_out7" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:id="6" xd:frequency="599.940000" xd:period="1.666833" xd:normalizedPeriod="2.000000" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:status="changeable"/>
      </xd:systemClocks>
    </xd:platformInfo>
    <xd:parameter xd:name="PSU__USE__M_AXI_GP0" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_M_AXI_HPM0_FPD'])>0" xd:value="1"/>
    <xd:parameter xd:name="PSU__USE__M_AXI_GP1" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_M_AXI_HPM1_FPD'])>0" xd:value="1"/>
    <xd:parameter xd:name="PSU__USE__M_AXI_GP2" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_M_AXI_HPM0_LPD'])>0" xd:value="1"/>
    <xd:parameter xd:name="PSU__USE__S_AXI_GP0" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_S_AXI_HPC0_FPD'])>0" xd:value="1"/>
    <xd:parameter xd:name="PSU__USE__S_AXI_GP1" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_S_AXI_HPC1_FPD'])>0" xd:value="1"/>
    <xd:parameter xd:name="PSU__USE__S_AXI_GP2" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_S_AXI_HP0_FPD'])>0" xd:value="1"/>
    <xd:parameter xd:name="PSU__USE__S_AXI_GP3" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_S_AXI_HP1_FPD'])>0" xd:value="1"/>
    <xd:parameter xd:name="PSU__USE__S_AXI_GP4" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_S_AXI_HP2_FPD'])>0" xd:value="1"/>
    <xd:parameter xd:name="PSU__USE__S_AXI_GP5" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:isValid="count($designComponent/xd:connection/xd:busInterface[@xd:instanceRef=$instance and @xd:name='ps_e_S_AXI_HP3_FPD'])>0" xd:value="1"/>
    <xd:parameter xd:name="NUM_PORTS" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:isValid="'true'" xd:value="number(count($designComponent/xd:connection/xd:port[@xd:instanceRef=$instance and starts-with(@xd:name,'xlconcat_0_In')])+0)"/>
    <xd:parameter xd:name="NUM_PORTS" xd:instanceRef="xlconcat_1" xd:componentRef="xlconcat" xd:isValid="'true'" xd:value="number(count($designComponent/xd:connection/xd:port[@xd:instanceRef=$instance and starts-with(@xd:name,'xlconcat_1_In')])+0)"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps_e_M_AXI_HPM0_FPD" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="master" xd:dataWidth="32" xd:clockRef="ps_e_maxihpm0_fpd_aclk" xd:busInterfaceRef="M_AXI_HPM0_FPD" xd:memport="M_AXI_GP" xd:sptag="GP" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps_e_M_AXI_HPM1_FPD" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="master" xd:dataWidth="32" xd:clockRef="ps_e_maxihpm1_fpd_aclk" xd:busInterfaceRef="M_AXI_HPM1_FPD" xd:memport="M_AXI_GP" xd:sptag="GP" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps_e_M_AXI_HPM0_LPD" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="master" xd:dataWidth="32" xd:clockRef="ps_e_maxihpm0_lpd_aclk" xd:busInterfaceRef="M_AXI_HPM0_LPD" xd:memport="M_AXI_GP" xd:sptag="GP" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps_e_S_AXI_HPC0_FPD" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:dataWidth="128" xd:clockRef="ps_e_saxihpc0_fpd_aclk" xd:busInterfaceRef="S_AXI_HPC0_FPD" xd:memport="S_AXI_HPC" xd:sptag="HPC" xd:slr="default" xd:memoryInstance="ps_e" xd:addressSegment="HPC0_DDR_LOW"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps_e_S_AXI_HPC1_FPD" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:dataWidth="128" xd:clockRef="ps_e_saxihpc1_fpd_aclk" xd:busInterfaceRef="S_AXI_HPC1_FPD" xd:memport="S_AXI_HPC" xd:sptag="HPC" xd:slr="default" xd:memoryInstance="ps_e" xd:addressSegment="HPC1_DDR_LOW"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps_e_S_AXI_HP0_FPD" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:dataWidth="128" xd:clockRef="ps_e_saxihp0_fpd_aclk" xd:busInterfaceRef="S_AXI_HP0_FPD" xd:memport="S_AXI_HP" xd:sptag="HP" xd:slr="default" xd:memoryInstance="ps_e" xd:addressSegment="HP0_DDR_LOW"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps_e_S_AXI_HP1_FPD" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:dataWidth="128" xd:clockRef="ps_e_saxihp1_fpd_aclk" xd:busInterfaceRef="S_AXI_HP1_FPD" xd:memport="S_AXI_HP" xd:sptag="HP" xd:slr="default" xd:memoryInstance="ps_e" xd:addressSegment="HP1_DDR_LOW"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps_e_S_AXI_HP2_FPD" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:dataWidth="128" xd:clockRef="ps_e_saxihp2_fpd_aclk" xd:busInterfaceRef="S_AXI_HP2_FPD" xd:memport="S_AXI_HP" xd:sptag="HP" xd:slr="default" xd:memoryInstance="ps_e" xd:addressSegment="HP2_DDR_LOW"/>
    <xd:busInterface xd:busTypeRef="aximm" xd:name="ps_e_S_AXI_HP3_FPD" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:dataWidth="128" xd:clockRef="ps_e_saxihp3_fpd_aclk" xd:busInterfaceRef="S_AXI_HP3_FPD" xd:memport="S_AXI_HP" xd:sptag="HP" xd:slr="default" xd:memoryInstance="ps_e" xd:addressSegment="HP3_DDR_LOW"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In0" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="89" xd:busInterfaceRef="In0"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In1" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="90" xd:busInterfaceRef="In1"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In2" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="91" xd:busInterfaceRef="In2"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In3" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="92" xd:busInterfaceRef="In3"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In4" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="93" xd:busInterfaceRef="In4"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In5" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="94" xd:busInterfaceRef="In5"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In6" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="95" xd:busInterfaceRef="In6"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_0_In7" xd:instanceRef="xlconcat_0" xd:componentRef="xlconcat" xd:direction="in" xd:irq="96" xd:busInterfaceRef="In7"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_1_In0" xd:instanceRef="xlconcat_1" xd:componentRef="xlconcat" xd:direction="in" xd:irq="104" xd:busInterfaceRef="In0"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_1_In1" xd:instanceRef="xlconcat_1" xd:componentRef="xlconcat" xd:direction="in" xd:irq="105" xd:busInterfaceRef="In1"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_1_In2" xd:instanceRef="xlconcat_1" xd:componentRef="xlconcat" xd:direction="in" xd:irq="106" xd:busInterfaceRef="In2"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_1_In3" xd:instanceRef="xlconcat_1" xd:componentRef="xlconcat" xd:direction="in" xd:irq="107" xd:busInterfaceRef="In3"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_1_In4" xd:instanceRef="xlconcat_1" xd:componentRef="xlconcat" xd:direction="in" xd:irq="108" xd:busInterfaceRef="In4"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_1_In5" xd:instanceRef="xlconcat_1" xd:componentRef="xlconcat" xd:direction="in" xd:irq="109" xd:busInterfaceRef="In5"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_1_In6" xd:instanceRef="xlconcat_1" xd:componentRef="xlconcat" xd:direction="in" xd:irq="110" xd:busInterfaceRef="In6"/>
    <xd:busInterface xd:busTypeRef="interrupt" xd:name="xlconcat_1_In7" xd:instanceRef="xlconcat_1" xd:componentRef="xlconcat" xd:direction="in" xd:irq="111" xd:busInterfaceRef="In7"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="clk_wiz_0_clk_out1" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:mode="master" xd:busInterfaceRef="clk_out1"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="clk_wiz_0_clk_out2" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:mode="master" xd:busInterfaceRef="clk_out2"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="clk_wiz_0_clk_out3" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:mode="master" xd:busInterfaceRef="clk_out3"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="clk_wiz_0_clk_out4" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:mode="master" xd:busInterfaceRef="clk_out4"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="clk_wiz_0_clk_out5" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:mode="master" xd:busInterfaceRef="clk_out5"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="clk_wiz_0_clk_out6" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:mode="master" xd:busInterfaceRef="clk_out6"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="clk_wiz_0_clk_out7" xd:instanceRef="clk_wiz_0" xd:componentRef="clk_wiz" xd:mode="master" xd:busInterfaceRef="clk_out7"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps_e_maxihpm0_fpd_aclk" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:busInterfaceRef="maxihpm0_fpd_aclk"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps_e_maxihpm1_fpd_aclk" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:busInterfaceRef="maxihpm1_fpd_aclk"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps_e_maxihpm0_lpd_aclk" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:busInterfaceRef="maxihpm0_lpd_aclk"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps_e_saxihpc0_fpd_aclk" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:busInterfaceRef="saxihpc0_fpd_aclk"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps_e_saxihpc1_fpd_aclk" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:busInterfaceRef="saxihpc1_fpd_aclk"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps_e_saxihp0_fpd_aclk" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:busInterfaceRef="saxihp0_fpd_aclk"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps_e_saxihp1_fpd_aclk" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:busInterfaceRef="saxihp1_fpd_aclk"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps_e_saxihp2_fpd_aclk" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:busInterfaceRef="saxihp2_fpd_aclk"/>
    <xd:busInterface xd:busTypeRef="clock" xd:name="ps_e_saxihp3_fpd_aclk" xd:instanceRef="ps_e" xd:componentRef="zynq_ultra_ps_e" xd:mode="slave" xd:busInterfaceRef="saxihp3_fpd_aclk"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_0_peripheral_reset" xd:instanceRef="proc_sys_reset_0" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out1" xd:busInterfaceRef="peripheral_reset" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_0_interconnect_aresetn" xd:instanceRef="proc_sys_reset_0" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out1" xd:busInterfaceRef="interconnect_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_0_peripheral_aresetn" xd:instanceRef="proc_sys_reset_0" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out1" xd:busInterfaceRef="peripheral_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_1_peripheral_reset" xd:instanceRef="proc_sys_reset_1" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out2" xd:busInterfaceRef="peripheral_reset" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_1_interconnect_aresetn" xd:instanceRef="proc_sys_reset_1" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out2" xd:busInterfaceRef="interconnect_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_1_peripheral_aresetn" xd:instanceRef="proc_sys_reset_1" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out2" xd:busInterfaceRef="peripheral_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_2_peripheral_reset" xd:instanceRef="proc_sys_reset_2" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out3" xd:busInterfaceRef="peripheral_reset" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_2_interconnect_aresetn" xd:instanceRef="proc_sys_reset_2" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out3" xd:busInterfaceRef="interconnect_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_2_peripheral_aresetn" xd:instanceRef="proc_sys_reset_2" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out3" xd:busInterfaceRef="peripheral_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_3_peripheral_reset" xd:instanceRef="proc_sys_reset_3" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out4" xd:busInterfaceRef="peripheral_reset" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_3_interconnect_aresetn" xd:instanceRef="proc_sys_reset_3" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out4" xd:busInterfaceRef="interconnect_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_3_peripheral_aresetn" xd:instanceRef="proc_sys_reset_3" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out4" xd:busInterfaceRef="peripheral_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_4_peripheral_reset" xd:instanceRef="proc_sys_reset_4" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out5" xd:busInterfaceRef="peripheral_reset" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_4_interconnect_aresetn" xd:instanceRef="proc_sys_reset_4" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out5" xd:busInterfaceRef="interconnect_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_4_peripheral_aresetn" xd:instanceRef="proc_sys_reset_4" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out5" xd:busInterfaceRef="peripheral_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_5_peripheral_reset" xd:instanceRef="proc_sys_reset_5" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out6" xd:busInterfaceRef="peripheral_reset" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_5_interconnect_aresetn" xd:instanceRef="proc_sys_reset_5" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out6" xd:busInterfaceRef="interconnect_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_5_peripheral_aresetn" xd:instanceRef="proc_sys_reset_5" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out6" xd:busInterfaceRef="peripheral_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_6_peripheral_reset" xd:instanceRef="proc_sys_reset_6" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out7" xd:busInterfaceRef="peripheral_reset" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_6_interconnect_aresetn" xd:instanceRef="proc_sys_reset_6" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out7" xd:busInterfaceRef="interconnect_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:busInterface xd:busTypeRef="reset" xd:name="proc_sys_reset_6_peripheral_aresetn" xd:instanceRef="proc_sys_reset_6" xd:componentRef="proc_sys_reset" xd:mode="master" xd:clockRef="clk_wiz_0_clk_out7" xd:busInterfaceRef="peripheral_aresetn" xd:clkDomain="zcu102_clk_wiz_0_0_clk_out1" xd:slr="default"/>
    <xd:resourceEstimates xd:BRAM="0" xd:DSP="0" xd:FF="0" xd:LUT="0"/>
  </xd:component>
</xd:repository>
