{"Chih-Chieh Lee": [["The bi-Mode Branch Predictor", ["Chih-Chieh Lee", "I-Cheng K. Chen", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1997.645792", "micro", 1997]], "I-Cheng K. Chen": [["The bi-Mode Branch Predictor", ["Chih-Chieh Lee", "I-Cheng K. Chen", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1997.645792", "micro", 1997], ["Improving Code Density Using Compression Techniques", ["Charles Lefurgy", "Peter L. Bird", "I-Cheng K. Chen", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1997.645810", "micro", 1997]], "Trevor N. Mudge": [["The bi-Mode Branch Predictor", ["Chih-Chieh Lee", "I-Cheng K. Chen", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1997.645792", "micro", 1997], ["Improving Code Density Using Compression Techniques", ["Charles Lefurgy", "Peter L. Bird", "I-Cheng K. Chen", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1997.645810", "micro", 1997]], "Quinn Jacobson": [["Path-Based Next Trace Prediction", ["Quinn Jacobson", "Eric Rotenberg", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645793", "micro", 1997], ["Trace Processors", ["Eric Rotenberg", "Quinn Jacobson", "Yiannakis Sazeides", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645805", "micro", 1997]], "Eric Rotenberg": [["Path-Based Next Trace Prediction", ["Quinn Jacobson", "Eric Rotenberg", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645793", "micro", 1997], ["Trace Processors", ["Eric Rotenberg", "Quinn Jacobson", "Yiannakis Sazeides", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645805", "micro", 1997]], "James E. Smith": [["Path-Based Next Trace Prediction", ["Quinn Jacobson", "Eric Rotenberg", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645793", "micro", 1997], ["Trace Processors", ["Eric Rotenberg", "Quinn Jacobson", "Yiannakis Sazeides", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645805", "micro", 1997], ["Out-of-Order Vector Architectures", ["Roger Espasa", "Mateo Valero", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645807", "micro", 1997], ["The Predictability of Data Values", ["Yiannakis Sazeides", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645815", "micro", 1997]], "Daniel H. Friendly": [["Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism", ["Daniel H. Friendly", "Sanjay J. Patel", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1997.645794", "micro", 1997]], "Sanjay J. Patel": [["Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism", ["Daniel H. Friendly", "Sanjay J. Patel", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1997.645794", "micro", 1997]], "Yale N. Patt": [["Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism", ["Daniel H. Friendly", "Sanjay J. Patel", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1997.645794", "micro", 1997], ["Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions into the Reservation Stations Out-of-Order", ["Jared Stark", "Paul Racunas", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1997.645795", "micro", 1997]], "Jared Stark": [["Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions into the Reservation Stations Out-of-Order", ["Jared Stark", "Paul Racunas", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1997.645795", "micro", 1997]], "Paul Racunas": [["Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions into the Reservation Stations Out-of-Order", ["Jared Stark", "Paul Racunas", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1997.645795", "micro", 1997]], "Jude A. Rivers": [["On High-Bandwidth Data Cache Design for Multi-Issue Processors", ["Jude A. Rivers", "Gary S. Tyson", "Edward S. Davidson", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.1997.645796", "micro", 1997]], "Gary S. Tyson": [["On High-Bandwidth Data Cache Design for Multi-Issue Processors", ["Jude A. Rivers", "Gary S. Tyson", "Edward S. Davidson", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.1997.645796", "micro", 1997], ["Improving the Accuracy and Performance of Memory Communication Through Renaming", ["Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.1997.645812", "micro", 1997]], "Edward S. Davidson": [["On High-Bandwidth Data Cache Design for Multi-Issue Processors", ["Jude A. Rivers", "Gary S. Tyson", "Edward S. Davidson", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.1997.645796", "micro", 1997]], "Todd M. Austin": [["On High-Bandwidth Data Cache Design for Multi-Issue Processors", ["Jude A. Rivers", "Gary S. Tyson", "Edward S. Davidson", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.1997.645796", "micro", 1997], ["Improving the Accuracy and Performance of Memory Communication Through Renaming", ["Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.1997.645812", "micro", 1997]], "Teresa L. Johnson": [["Run-Time Spatial Locality Detection and Optimization", ["Teresa L. Johnson", "Matthew C. Merten", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1997.645797", "micro", 1997]], "Matthew C. Merten": [["Run-Time Spatial Locality Detection and Optimization", ["Teresa L. Johnson", "Matthew C. Merten", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1997.645797", "micro", 1997]], "Wen-mei W. Hwu": [["Run-Time Spatial Locality Detection and Optimization", ["Teresa L. Johnson", "Matthew C. Merten", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1997.645797", "micro", 1997], ["A Framework for Balancing Control Flow and Predication", ["David I. August", "Wen-mei W. Hwu", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.1997.645801", "micro", 1997]], "G. P. Jones": [["A Comparison of Data Prefetching on an Access Decoupled and Superscalar Machine", ["G. P. Jones", "Nigel P. Topham"], "https://doi.org/10.1109/MICRO.1997.645798", "micro", 1997]], "Nigel P. Topham": [["A Comparison of Data Prefetching on an Access Decoupled and Superscalar Machine", ["G. P. Jones", "Nigel P. Topham"], "https://doi.org/10.1109/MICRO.1997.645798", "micro", 1997], ["The Design and Performance of a Conflict-Avoiding Cache", ["Nigel P. Topham", "Antonio Gonzalez", "Jose Gonzalez"], "https://doi.org/10.1109/MICRO.1997.645799", "micro", 1997]], "Antonio Gonzalez": [["The Design and Performance of a Conflict-Avoiding Cache", ["Nigel P. Topham", "Antonio Gonzalez", "Jose Gonzalez"], "https://doi.org/10.1109/MICRO.1997.645799", "micro", 1997], ["Cache Sensitive Modulo Scheduling", ["F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.1997.645831", "micro", 1997]], "Jose Gonzalez": [["The Design and Performance of a Conflict-Avoiding Cache", ["Nigel P. Topham", "Antonio Gonzalez", "Jose Gonzalez"], "https://doi.org/10.1109/MICRO.1997.645799", "micro", 1997]], "James E. Bennett": [["Prediction Caches for Superscalar Processors", ["James E. Bennett", "Michael J. Flynn"], "https://doi.org/10.1109/MICRO.1997.645800", "micro", 1997]], "Michael J. Flynn": [["Prediction Caches for Superscalar Processors", ["James E. Bennett", "Michael J. Flynn"], "https://doi.org/10.1109/MICRO.1997.645800", "micro", 1997]], "David I. August": [["A Framework for Balancing Control Flow and Predication", ["David I. August", "Wen-mei W. Hwu", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.1997.645801", "micro", 1997]], "Scott A. Mahlke": [["A Framework for Balancing Control Flow and Predication", ["David I. August", "Wen-mei W. Hwu", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.1997.645801", "micro", 1997]], "Seongbae Park": [["Evaluation of Scheduling Techniques on a SPARC-based VLIW Testbed", ["Seongbae Park", "SangMin Shim", "Soo-Mook Moon"], "https://doi.org/10.1109/MICRO.1997.645802", "micro", 1997]], "SangMin Shim": [["Evaluation of Scheduling Techniques on a SPARC-based VLIW Testbed", ["Seongbae Park", "SangMin Shim", "Soo-Mook Moon"], "https://doi.org/10.1109/MICRO.1997.645802", "micro", 1997]], "Soo-Mook Moon": [["Evaluation of Scheduling Techniques on a SPARC-based VLIW Testbed", ["Seongbae Park", "SangMin Shim", "Soo-Mook Moon"], "https://doi.org/10.1109/MICRO.1997.645802", "micro", 1997]], "Jack L. Lo": [["Tuning Compiler Optimizations for Simultaneous Multithreading", ["Jack L. Lo", "Susan J. Eggers", "Henry M. Levy", "Sujay S. Parekh", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.1997.645803", "micro", 1997]], "Susan J. Eggers": [["Tuning Compiler Optimizations for Simultaneous Multithreading", ["Jack L. Lo", "Susan J. Eggers", "Henry M. Levy", "Sujay S. Parekh", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.1997.645803", "micro", 1997]], "Henry M. Levy": [["Tuning Compiler Optimizations for Simultaneous Multithreading", ["Jack L. Lo", "Susan J. Eggers", "Henry M. Levy", "Sujay S. Parekh", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.1997.645803", "micro", 1997]], "Sujay S. Parekh": [["Tuning Compiler Optimizations for Simultaneous Multithreading", ["Jack L. Lo", "Susan J. Eggers", "Henry M. Levy", "Sujay S. Parekh", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.1997.645803", "micro", 1997]], "Dean M. Tullsen": [["Tuning Compiler Optimizations for Simultaneous Multithreading", ["Jack L. Lo", "Susan J. Eggers", "Henry M. Levy", "Sujay S. Parekh", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.1997.645803", "micro", 1997]], "Milo M. K. Martin": [["Exploiting Dead Value Information", ["Milo M. K. Martin", "Amir Roth", "Charles N. Fischer"], "https://doi.org/10.1109/MICRO.1997.645804", "micro", 1997]], "Amir Roth": [["Exploiting Dead Value Information", ["Milo M. K. Martin", "Amir Roth", "Charles N. Fischer"], "https://doi.org/10.1109/MICRO.1997.645804", "micro", 1997]], "Charles N. Fischer": [["Exploiting Dead Value Information", ["Milo M. K. Martin", "Amir Roth", "Charles N. Fischer"], "https://doi.org/10.1109/MICRO.1997.645804", "micro", 1997]], "Yiannakis Sazeides": [["Trace Processors", ["Eric Rotenberg", "Quinn Jacobson", "Yiannakis Sazeides", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645805", "micro", 1997], ["The Predictability of Data Values", ["Yiannakis Sazeides", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645815", "micro", 1997]], "Keith I. Farkas": [["The Multicluster Architecture: Reducing Cycle Time Through Partitioning", ["Keith I. Farkas", "Paul Chow", "Norman P. Jouppi", "Zvonko G. Vranesic"], "https://doi.org/10.1109/MICRO.1997.645806", "micro", 1997]], "Paul Chow": [["The Multicluster Architecture: Reducing Cycle Time Through Partitioning", ["Keith I. Farkas", "Paul Chow", "Norman P. Jouppi", "Zvonko G. Vranesic"], "https://doi.org/10.1109/MICRO.1997.645806", "micro", 1997]], "Norman P. Jouppi": [["The Multicluster Architecture: Reducing Cycle Time Through Partitioning", ["Keith I. Farkas", "Paul Chow", "Norman P. Jouppi", "Zvonko G. Vranesic"], "https://doi.org/10.1109/MICRO.1997.645806", "micro", 1997]], "Zvonko G. Vranesic": [["The Multicluster Architecture: Reducing Cycle Time Through Partitioning", ["Keith I. Farkas", "Paul Chow", "Norman P. Jouppi", "Zvonko G. Vranesic"], "https://doi.org/10.1109/MICRO.1997.645806", "micro", 1997]], "Roger Espasa": [["Out-of-Order Vector Architectures", ["Roger Espasa", "Mateo Valero", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645807", "micro", 1997]], "Mateo Valero": [["Out-of-Order Vector Architectures", ["Roger Espasa", "Mateo Valero", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645807", "micro", 1997]], "Corinna G. Lee": [["Initial Results on the Performance and Cost of Vector Microprocessors", ["Corinna G. Lee", "Derek J. DeVries"], "https://doi.org/10.1109/MICRO.1997.645808", "micro", 1997]], "Derek J. DeVries": [["Initial Results on the Performance and Cost of Vector Microprocessors", ["Corinna G. Lee", "Derek J. DeVries"], "https://doi.org/10.1109/MICRO.1997.645808", "micro", 1997]], "Johnson Kin": [["The Filter Cache: An Energy Efficient Memory Structure", ["Johnson Kin", "Munish Gupta", "William H. Mangione-Smith"], "https://doi.org/10.1109/MICRO.1997.645809", "micro", 1997], ["Procedure Based Program Compression", ["Darko Kirovski", "Johnson Kin", "William H. Mangione-Smith"], "https://doi.org/10.1109/MICRO.1997.645811", "micro", 1997]], "Munish Gupta": [["The Filter Cache: An Energy Efficient Memory Structure", ["Johnson Kin", "Munish Gupta", "William H. Mangione-Smith"], "https://doi.org/10.1109/MICRO.1997.645809", "micro", 1997]], "William H. Mangione-Smith": [["The Filter Cache: An Energy Efficient Memory Structure", ["Johnson Kin", "Munish Gupta", "William H. Mangione-Smith"], "https://doi.org/10.1109/MICRO.1997.645809", "micro", 1997], ["Procedure Based Program Compression", ["Darko Kirovski", "Johnson Kin", "William H. Mangione-Smith"], "https://doi.org/10.1109/MICRO.1997.645811", "micro", 1997], ["MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems", ["Chunho Lee", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1109/MICRO.1997.645830", "micro", 1997]], "Charles Lefurgy": [["Improving Code Density Using Compression Techniques", ["Charles Lefurgy", "Peter L. Bird", "I-Cheng K. Chen", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1997.645810", "micro", 1997]], "Peter L. Bird": [["Improving Code Density Using Compression Techniques", ["Charles Lefurgy", "Peter L. Bird", "I-Cheng K. Chen", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1997.645810", "micro", 1997]], "Darko Kirovski": [["Procedure Based Program Compression", ["Darko Kirovski", "Johnson Kin", "William H. Mangione-Smith"], "https://doi.org/10.1109/MICRO.1997.645811", "micro", 1997]], "Chung-Ho Chen": [["Microarchitecture Support for Improving the Performance of Load Target Prediction", ["Chung-Ho Chen", "Akida Wu"], "https://doi.org/10.1109/MICRO.1997.645813", "micro", 1997]], "Akida Wu": [["Microarchitecture Support for Improving the Performance of Load Target Prediction", ["Chung-Ho Chen", "Akida Wu"], "https://doi.org/10.1109/MICRO.1997.645813", "micro", 1997]], "Andreas Moshovos": [["Streamlining Inter-Operation Memory Communication via Data Dependence Prediction", ["Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1997.645814", "micro", 1997]], "Gurindar S. Sohi": [["Streamlining Inter-Operation Memory Communication via Data Dependence Prediction", ["Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1997.645814", "micro", 1997]], "Brad Calder": [["Value Profiling", ["Brad Calder", "Peter Feller", "Alan Eustace"], "https://doi.org/10.1109/MICRO.1997.645816", "micro", 1997], ["Procedure Placement Using Temporal Ordering Information", ["Nicholas C. Gloy", "Trevor Blackwell", "Michael D. Smith", "Brad Calder"], "https://doi.org/10.1109/MICRO.1997.645824", "micro", 1997]], "Peter Feller": [["Value Profiling", ["Brad Calder", "Peter Feller", "Alan Eustace"], "https://doi.org/10.1109/MICRO.1997.645816", "micro", 1997]], "Alan Eustace": [["Value Profiling", ["Brad Calder", "Peter Feller", "Alan Eustace"], "https://doi.org/10.1109/MICRO.1997.645816", "micro", 1997]], "Freddy Gabbay": [["Can Program Profiling Support Value Prediction?", ["Freddy Gabbay", "Avi Mendelson"], "https://doi.org/10.1109/MICRO.1997.645817", "micro", 1997]], "Avi Mendelson": [["Can Program Profiling Support Value Prediction?", ["Freddy Gabbay", "Avi Mendelson"], "https://doi.org/10.1109/MICRO.1997.645817", "micro", 1997]], "Kai Wang": [["Highly Accurate Data Value Prediction Using Hybrid Predictors", ["Kai Wang", "Manoj Franklin"], "https://doi.org/10.1109/MICRO.1997.645819", "micro", 1997]], "Manoj Franklin": [["Highly Accurate Data Value Prediction Using Hybrid Predictors", ["Kai Wang", "Manoj Franklin"], "https://doi.org/10.1109/MICRO.1997.645819", "micro", 1997]], "Jeffrey Dean": [["ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors", ["Jeffrey Dean", "James E. Hicks", "Carl A. Waldspurger", "William E. Weihl", "George Z. Chrysos"], "https://doi.org/10.1109/MICRO.1997.645821", "micro", 1997]], "James E. Hicks": [["ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors", ["Jeffrey Dean", "James E. Hicks", "Carl A. Waldspurger", "William E. Weihl", "George Z. Chrysos"], "https://doi.org/10.1109/MICRO.1997.645821", "micro", 1997]], "Carl A. Waldspurger": [["ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors", ["Jeffrey Dean", "James E. Hicks", "Carl A. Waldspurger", "William E. Weihl", "George Z. Chrysos"], "https://doi.org/10.1109/MICRO.1997.645821", "micro", 1997]], "William E. Weihl": [["ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors", ["Jeffrey Dean", "James E. Hicks", "Carl A. Waldspurger", "William E. Weihl", "George Z. Chrysos"], "https://doi.org/10.1109/MICRO.1997.645821", "micro", 1997]], "George Z. Chrysos": [["ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors", ["Jeffrey Dean", "James E. Hicks", "Carl A. Waldspurger", "William E. Weihl", "George Z. Chrysos"], "https://doi.org/10.1109/MICRO.1997.645821", "micro", 1997]], "Nicholas C. Gloy": [["Procedure Placement Using Temporal Ordering Information", ["Nicholas C. Gloy", "Trevor Blackwell", "Michael D. Smith", "Brad Calder"], "https://doi.org/10.1109/MICRO.1997.645824", "micro", 1997]], "Trevor Blackwell": [["Procedure Placement Using Temporal Ordering Information", ["Nicholas C. Gloy", "Trevor Blackwell", "Michael D. Smith", "Brad Calder"], "https://doi.org/10.1109/MICRO.1997.645824", "micro", 1997]], "Michael D. Smith": [["Procedure Placement Using Temporal Ordering Information", ["Nicholas C. Gloy", "Trevor Blackwell", "Michael D. Smith", "Brad Calder"], "https://doi.org/10.1109/MICRO.1997.645824", "micro", 1997]], "Todd C. Mowry": [["Predicting Data Cache Misses in Non-Numeric Applications through Correlation Profiling", ["Todd C. Mowry", "Chi-Keung Luk"], "https://doi.org/10.1109/MICRO.1997.645827", "micro", 1997]], "Chi-Keung Luk": [["Predicting Data Cache Misses in Non-Numeric Applications through Correlation Profiling", ["Todd C. Mowry", "Chi-Keung Luk"], "https://doi.org/10.1109/MICRO.1997.645827", "micro", 1997]], "Heng Liao": [["Available Parallelism in Video Applications", ["Heng Liao", "Andrew Wolfe"], "https://doi.org/10.1109/MICRO.1997.645829", "micro", 1997]], "Andrew Wolfe": [["Available Parallelism in Video Applications", ["Heng Liao", "Andrew Wolfe"], "https://doi.org/10.1109/MICRO.1997.645829", "micro", 1997]], "Chunho Lee": [["MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems", ["Chunho Lee", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1109/MICRO.1997.645830", "micro", 1997]], "Miodrag Potkonjak": [["MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems", ["Chunho Lee", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1109/MICRO.1997.645830", "micro", 1997]], "F. Jesus Sanchez": [["Cache Sensitive Modulo Scheduling", ["F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.1997.645831", "micro", 1997]], "Steve Carr": [["Unroll-and-Jam Using Uniformly Generated Sets", ["Steve Carr", "Yiping Guan"], "https://doi.org/10.1109/MICRO.1997.645832", "micro", 1997]], "Yiping Guan": [["Unroll-and-Jam Using Uniformly Generated Sets", ["Steve Carr", "Yiping Guan"], "https://doi.org/10.1109/MICRO.1997.645832", "micro", 1997]], "Rajiv Gupta": [["Resource-Sensitive Profile-Directed Data Flow Analysis for Code Optimization", ["Rajiv Gupta", "David A. Berson", "Jesse Zhixi Fang"], "https://doi.org/10.1109/MICRO.1997.645834", "micro", 1997]], "David A. Berson": [["Resource-Sensitive Profile-Directed Data Flow Analysis for Code Optimization", ["Rajiv Gupta", "David A. Berson", "Jesse Zhixi Fang"], "https://doi.org/10.1109/MICRO.1997.645834", "micro", 1997]], "Jesse Zhixi Fang": [["Resource-Sensitive Profile-Directed Data Flow Analysis for Code Optimization", ["Rajiv Gupta", "David A. Berson", "Jesse Zhixi Fang"], "https://doi.org/10.1109/MICRO.1997.645834", "micro", 1997]]}