#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 11 23:08:04 2019
# Process ID: 2324
# Current directory: D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.runs/synth_1/Top.vds
# Journal file: D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 394.086 ; gain = 100.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.runs/synth_1/.Xil/Vivado-2324-ENSZHOU/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.runs/synth_1/.Xil/Vivado-2324-ENSZHOU/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CLK' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/Module/CLK.v:6]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK' (2#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/Module/CLK.v:6]
INFO: [Synth 8-6157] synthesizing module 'DDU' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/DDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLK__parameterized0' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/Module/CLK.v:6]
	Parameter N bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK__parameterized0' (2#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/Module/CLK.v:6]
INFO: [Synth 8-6157] synthesizing module 'SEG' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:1]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_seg' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:111]
INFO: [Synth 8-226] default block is never used [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:116]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_seg' (3#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:111]
INFO: [Synth 8-226] default block is never used [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:36]
INFO: [Synth 8-226] default block is never used [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:52]
INFO: [Synth 8-6155] done synthesizing module 'SEG' (4#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUL_SIN' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/MUL_SIN.v:23]
WARNING: [Synth 8-5788] Register q_reg in module MUL_SIN is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/MUL_SIN.v:41]
INFO: [Synth 8-6155] done synthesizing module 'MUL_SIN' (5#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/MUL_SIN.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DDU' (6#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/DDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU_MEM' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/CPU_MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.runs/synth_1/.Xil/Vivado-2324-ENSZHOU/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (7#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.runs/synth_1/.Xil/Vivado-2324-ENSZHOU/realtime/dist_mem_gen_0_stub.v:6]
WARNING: [Synth 8-3936] Found unconnected internal register 'ra_reg' and it is trimmed from '32' to '10' bits. [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/MEM.v:39]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (8#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:23]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:49]
WARNING: [Synth 8-5788] Register R_reg[31] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[30] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[29] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[28] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[27] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[26] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[25] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[24] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[23] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[22] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[21] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[20] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[19] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[18] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[17] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[16] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[15] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[14] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[13] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[12] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[11] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[10] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[9] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[8] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[7] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[6] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[5] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[4] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[3] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[2] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[1] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (9#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControlUnit' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v:23]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b0010 
INFO: [Synth 8-226] default block is never used [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v:35]
WARNING: [Synth 8-567] referenced signal 'opcode' should be on the sensitivity list [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ALUControlUnit' (10#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/ALU.v:23]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b0010 
	Parameter AND bound to: 4'b0100 
	Parameter OR bound to: 4'b0101 
	Parameter NOR bound to: 4'b0111 
	Parameter XOR bound to: 4'b0110 
	Parameter SLT bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/ControlUnit.v:23]
WARNING: [Synth 8-5788] Register RegDst_reg in module ControlUnit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/ControlUnit.v:150]
WARNING: [Synth 8-5788] Register MemtoReg_reg in module ControlUnit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/ControlUnit.v:151]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (12#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-226] default block is never used [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/CPU.v:125]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (13#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU_MEM' (14#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/CPU_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (15#1) [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port funct[5]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port funct[4]
WARNING: [Synth 8-3331] design MEM has unconnected port rst
WARNING: [Synth 8-3331] design MEM has unconnected port wa[31]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[30]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[29]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[28]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[27]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[26]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[25]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[24]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[23]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[22]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[21]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[20]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[19]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[18]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[17]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[16]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[15]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[14]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[13]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[12]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[11]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[10]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[1]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[0]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[31]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[30]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[29]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[28]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[27]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[26]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[25]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[24]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[23]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[22]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[21]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[20]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[19]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[18]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[17]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[16]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[15]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[14]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[13]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[12]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[11]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[10]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[31]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[30]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[29]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[28]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[27]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[26]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[25]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[24]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[23]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[22]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[21]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[20]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[19]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[18]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[17]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[16]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[15]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[14]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[13]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[12]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[11]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[10]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[31]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[30]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[29]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[28]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[27]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[26]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[25]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[24]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[23]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[22]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[21]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[20]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[19]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[18]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[17]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[16]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[15]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[14]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[13]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[12]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[11]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[10]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[1]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.781 ; gain = 156.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 449.781 ; gain = 156.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 449.781 ; gain = 156.586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mo_clk_wiz_0'
Finished Parsing XDC File [d:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mo_clk_wiz_0'
Parsing XDC File [d:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'mo_cpu_mem/mo_mem/mo_dist_mem'
Finished Parsing XDC File [d:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'mo_cpu_mem/mo_mem/mo_dist_mem'
Parsing XDC File [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/constrs_1/imports/Module/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/constrs_1/imports/Module/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/constrs_1/imports/Module/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 813.133 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 813.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 813.133 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 813.133 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 813.133 ; gain = 519.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 813.133 ; gain = 519.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for mo_clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mo_cpu_mem/mo_mem/mo_dist_mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 813.133 ; gain = 519.938
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SEG'
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/DDU.v:92]
INFO: [Synth 8-5546] ROM "R_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlUnit'
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SEG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                    0000000000001 |                             0000
                 iSTATE5 |                    0000000000010 |                             0001
                 iSTATE1 |                    0000000000100 |                             0010
                 iSTATE0 |                    0000000001000 |                             0011
                  iSTATE |                    0000000010000 |                             0100
                iSTATE11 |                    0000000100000 |                             0101
                 iSTATE9 |                    0000001000000 |                             1000
                 iSTATE8 |                    0000010000000 |                             1001
                 iSTATE4 |                    0000100000000 |                             1010
                iSTATE10 |                    0001000000000 |                             0110
                 iSTATE7 |                    0010000000000 |                             0111
                 iSTATE3 |                    0100000000000 |                             1011
                 iSTATE2 |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ControlUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 813.133 ; gain = 519.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   5 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	  14 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLK 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CLK__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SEG 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module MUL_SIN 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DDU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Reg_File 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module ALUControlUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   5 Input     13 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 11    
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mo_cpu_mem/mo_cpu/mo_control_unit/nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mo_cpu_mem/mo_cpu/mo_control_unit/" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mo_cpu_mem/mo_cpu/mo_control_unit/nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mo_ddu/mo_seg/dp_reg )
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[29]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[28]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[24]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[19]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[20]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[18]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[26]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[22]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[25]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[16]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[23]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[21]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[17]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[11]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[14]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[12]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[27]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[15]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_ddu/mo_clk_4k/cnt_reg[13]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[21]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[18]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[8]' (FD) to 'i_9/mo_clk_2m/cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[2]' (FD) to 'i_9/mo_clk_2m/cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[15]' (FD) to 'i_9/mo_clk_2m/cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[3]' (FD) to 'i_9/mo_clk_2m/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[13]' (FD) to 'i_9/mo_clk_2m/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[4]' (FD) to 'i_9/mo_clk_2m/cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[12]' (FD) to 'i_9/mo_clk_2m/cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[5]' (FD) to 'i_9/mo_clk_2m/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[9]' (FD) to 'i_9/mo_clk_2m/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[7]' (FD) to 'i_9/mo_clk_2m/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[22]' (FD) to 'i_9/mo_clk_2m/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[10]' (FD) to 'i_9/mo_clk_2m/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[27]' (FD) to 'i_9/mo_clk_2m/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[17]' (FD) to 'i_9/mo_clk_2m/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[24]' (FD) to 'i_9/mo_clk_2m/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[20]' (FD) to 'i_9/mo_clk_2m/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[19]' (FD) to 'i_9/mo_clk_2m/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[6]' (FD) to 'i_9/mo_clk_2m/cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[29]' (FD) to 'i_9/mo_clk_2m/cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[16]' (FD) to 'i_9/mo_clk_2m/cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[25]' (FD) to 'i_9/mo_clk_2m/cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[28]' (FD) to 'i_9/mo_clk_2m/cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[14]' (FD) to 'i_9/mo_clk_2m/cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[11]' (FD) to 'i_9/mo_clk_2m/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_9/mo_clk_2m/cnt_reg[26]' (FD) to 'i_9/mo_clk_2m/cnt_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\mo_clk_2m/cnt_reg[23] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 813.133 ; gain = 519.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mo_clk_wiz_0/clk_out1' to pin 'mo_clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 813.133 ; gain = 519.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 821.852 ; gain = 528.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 845.176 ; gain = 551.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 845.176 ; gain = 551.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 845.176 ; gain = 551.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 845.176 ; gain = 551.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 845.176 ; gain = 551.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 845.176 ; gain = 551.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 845.176 ; gain = 551.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |    22|
|5     |LUT1           |    12|
|6     |LUT2           |    26|
|7     |LUT3           |    83|
|8     |LUT4           |   103|
|9     |LUT5           |   162|
|10    |LUT6           |  1098|
|11    |MUXF7          |   415|
|12    |MUXF8          |    64|
|13    |FDCE           |   102|
|14    |FDPE           |     4|
|15    |FDRE           |  1188|
|16    |FDSE           |     8|
|17    |IBUF           |     7|
|18    |OBUF           |    32|
+------+---------------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |  3360|
|2     |  mo_clk_2m           |CLK                 |     7|
|3     |  mo_cpu_mem          |CPU_MEM             |  3212|
|4     |    mo_cpu            |CPU                 |  3180|
|5     |      mo_alu          |ALU                 |    16|
|6     |      mo_control_unit |ControlUnit         |   560|
|7     |      mo_reg_file     |Reg_File            |  2405|
|8     |    mo_mem            |MEM                 |    32|
|9     |  mo_ddu              |DDU                 |   100|
|10    |    mo_clk_4k         |CLK__parameterized0 |    28|
|11    |    mo_mul_sin_dec    |MUL_SIN             |     4|
|12    |    mo_mul_sin_inc    |MUL_SIN_0           |    25|
|13    |    mo_mul_sin_step   |MUL_SIN_1           |     3|
|14    |    mo_seg            |SEG                 |    28|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 845.176 ; gain = 551.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 845.176 ; gain = 188.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 845.176 ; gain = 551.980
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 501 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 845.176 ; gain = 563.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 845.176 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 11 23:08:46 2019...
