\hypertarget{stm32f4xx__hal__tim_8h_source}{}\doxysection{stm32f4xx\+\_\+hal\+\_\+tim.\+h}
\label{stm32f4xx__hal__tim_8h_source}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_tim.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_tim.h}}
\mbox{\hyperlink{stm32f4xx__hal__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{38 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#ifndef \_\_STM32F4xx\_HAL\_TIM\_H}}
\DoxyCodeLine{40 \textcolor{preprocessor}{\#define \_\_STM32F4xx\_HAL\_TIM\_H}}
\DoxyCodeLine{41 }
\DoxyCodeLine{42 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{43  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{45 }
\DoxyCodeLine{46 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{47 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{48 }
\DoxyCodeLine{57 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{58 }
\DoxyCodeLine{62 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{63 \{}
\DoxyCodeLine{64   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_afc886119e6709bb576d25b5cf8d12d92}{Prescaler}};         }
\DoxyCodeLine{67   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a16d0c02a8f35426360a64c0706656e35}{CounterMode}};       }
\DoxyCodeLine{70   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8fab2bc184bb756763ff59c729b5be55}{Period}};            }
\DoxyCodeLine{74   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_ade59c3a547a5409da845592f30596d17}{ClockDivision}};     }
\DoxyCodeLine{77   uint32\_t \mbox{\hyperlink{struct_t_i_m___base___init_type_def_aa949328175500fd1d112f64a4db5ae79}{RepetitionCounter}};  }
\DoxyCodeLine{85 \} \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}};}
\DoxyCodeLine{86 }
\DoxyCodeLine{91 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{92 \{}
\DoxyCodeLine{93   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_ae5faa1cba0b3f1ab6179cc54e1015ee8}{OCMode}};        }
\DoxyCodeLine{96   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a61fb5b9ef4154de67620ac81085a0e39}{Pulse}};         }
\DoxyCodeLine{99   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a556b7137d041aceed3e45c87cbfb39cd}{OCPolarity}};    }
\DoxyCodeLine{102   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a21922d8e2fee659d081c4be4c500d1d4}{OCNPolarity}};   }
\DoxyCodeLine{106   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a4c4203c5ed779ac86fb793bb9d628e55}{OCFastMode}};   }
\DoxyCodeLine{111   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_ace3e2b76ca2fca0f4961585ed9ebecf5}{OCIdleState}};   }
\DoxyCodeLine{115   uint32\_t \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a0d70cc51990d7433fd76cc6ed1d06237}{OCNIdleState}};  }
\DoxyCodeLine{118 \} \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}};  }
\DoxyCodeLine{119 }
\DoxyCodeLine{123 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{124 \{}
\DoxyCodeLine{125   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_af127f01162853e39ae616b43cc52b674}{OCMode}};        }
\DoxyCodeLine{128   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a4f1fbf6d60812c3194e9ee8a05f5cfa6}{Pulse}};         }
\DoxyCodeLine{131   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a3028787ad41698072cbf70ddf1b6c984}{OCPolarity}};    }
\DoxyCodeLine{134   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a00deac6c3347b0482955d936351c6388}{OCNPolarity}};   }
\DoxyCodeLine{138   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_aef11bcea1dbf3e3ddf2a4bbc2846bb1e}{OCIdleState}};   }
\DoxyCodeLine{142   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a37bc0a680d53458bf4c42ebb277b0c2c}{OCNIdleState}};  }
\DoxyCodeLine{146   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a8589cf95218ea62604b845054b36b772}{ICPolarity}};    }
\DoxyCodeLine{149   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a9e8853f17e85393a869aa2ecb315f030}{ICSelection}};   }
\DoxyCodeLine{152   uint32\_t \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def_a883e69dec14d8bde9914906be1b04ad7}{ICFilter}};      }
\DoxyCodeLine{154 \} \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\_OnePulse\_InitTypeDef}};  }
\DoxyCodeLine{155 }
\DoxyCodeLine{156 }
\DoxyCodeLine{161 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{162 \{}
\DoxyCodeLine{163   uint32\_t  \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_ab122383ebc0926c49a814546471da9b3}{ICPolarity}};   }
\DoxyCodeLine{166   uint32\_t \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_aad80556490de79727ba1269c851e9724}{ICSelection}};  }
\DoxyCodeLine{169   uint32\_t \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_a452a4a459b6f7b7c478db032de9b0d72}{ICPrescaler}};  }
\DoxyCodeLine{172   uint32\_t \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def_ae8432aa11b5495b252ac7ae299eabb32}{ICFilter}};     }
\DoxyCodeLine{174 \} \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\_IC\_InitTypeDef}};}
\DoxyCodeLine{175 }
\DoxyCodeLine{180 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{181 \{}
\DoxyCodeLine{182   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ab1e4b0752d88c04081e3ff2fea6aa52e}{EncoderMode}};   }
\DoxyCodeLine{185   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a3e27323d593e4f3b95ebaa3772e79618}{IC1Polarity}};   }
\DoxyCodeLine{188   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a85fbdebacff594ff1ad0d16eddfdc179}{IC1Selection}};  }
\DoxyCodeLine{191   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a56307eb4766e3f0e1cd1cd3c4fc2157e}{IC1Prescaler}};  }
\DoxyCodeLine{194   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a50f3051c1b568b9dcde146199f97f3fb}{IC1Filter}};     }
\DoxyCodeLine{197   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_abb7968a8ba34e13da1fb8f5916a754ce}{IC2Polarity}};   }
\DoxyCodeLine{200   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a84a39a8667f296b4b3fbe1a0add58396}{IC2Selection}};  }
\DoxyCodeLine{203   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_ac80972d0e157508ff075815da58070cb}{IC2Prescaler}};  }
\DoxyCodeLine{206   uint32\_t \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def_a30cdb580735007aa9735b2f5cc133049}{IC2Filter}};     }
\DoxyCodeLine{208 \} \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\_Encoder\_InitTypeDef}};}
\DoxyCodeLine{209 }
\DoxyCodeLine{213 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{214 \{}
\DoxyCodeLine{215   uint32\_t \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a54c329013b5f6f87d1c3d2495fca84d2}{ClockSource}};     }
\DoxyCodeLine{217   uint32\_t \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_a66453fa8dc8a300267ff5aba08eff5c4}{ClockPolarity}};   }
\DoxyCodeLine{219   uint32\_t \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_ae4c0cb6f58da0ec7b99f1c6411d2fee1}{ClockPrescaler}};  }
\DoxyCodeLine{221   uint32\_t \mbox{\hyperlink{struct_t_i_m___clock_config_type_def_adaf66568c766f75c4c661a872ca399e3}{ClockFilter}};    }
\DoxyCodeLine{223 \}\mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\_ClockConfigTypeDef}};}
\DoxyCodeLine{224 }
\DoxyCodeLine{228 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{229 \{ }
\DoxyCodeLine{230   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a01d4b91dd297c4f0582a4d9179abf32f}{ClearInputState}};      }
\DoxyCodeLine{232   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a776d2f14021a82e022468fd46594b8a0}{ClearInputSource}};     }
\DoxyCodeLine{234   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a49dbc65edc5316822fcabd61cc8409de}{ClearInputPolarity}};   }
\DoxyCodeLine{236   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a509cecb64fec71391ddc8b4703e09cfe}{ClearInputPrescaler}};  }
\DoxyCodeLine{238   uint32\_t \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def_a6d2e06a970e30aaf4f8a6091e443eecf}{ClearInputFilter}};    }
\DoxyCodeLine{240 \}\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\_ClearInputConfigTypeDef}};}
\DoxyCodeLine{241 }
\DoxyCodeLine{245 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{246   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a2792de155698128ade1e505618c1bc43}{SlaveMode}};         }
\DoxyCodeLine{248   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a82efdad1e2ed9edbd4c895987ebfe0f7}{InputTrigger}};      }
\DoxyCodeLine{250   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_afa8fa1801ef5e13115732a495ef11165}{TriggerPolarity}};   }
\DoxyCodeLine{252   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a57be6d41d77a968f1daeac7b65b1ab4c}{TriggerPrescaler}};  }
\DoxyCodeLine{254   uint32\_t  \mbox{\hyperlink{struct_t_i_m___slave_config_type_def_a07d28f704576a41e37bbb7412e0fba60}{TriggerFilter}};     }
\DoxyCodeLine{257 \}\mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}};}
\DoxyCodeLine{258 }
\DoxyCodeLine{262 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{263 \{}
\DoxyCodeLine{264   \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}}             = 0x00,    }
\DoxyCodeLine{265   \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}}             = 0x01,    }
\DoxyCodeLine{266   \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}}              = 0x02,    }
\DoxyCodeLine{267   \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca03e3339df71a74ac37820f72c2989371}{HAL\_TIM\_STATE\_TIMEOUT}}           = 0x03,    }
\DoxyCodeLine{268   \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca318cceb243cb9ca9e01833913e4f90ea}{HAL\_TIM\_STATE\_ERROR}}             = 0x04     }
\DoxyCodeLine{269 \}\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}};}
\DoxyCodeLine{270 }
\DoxyCodeLine{274 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{275 \{}
\DoxyCodeLine{276   \mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}}        = 0x01,    }
\DoxyCodeLine{277   \mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}}        = 0x02,    }
\DoxyCodeLine{278   \mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}}        = 0x04,    }
\DoxyCodeLine{279   \mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}}        = 0x08,    }
\DoxyCodeLine{280   \mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}}  = 0x00     }
\DoxyCodeLine{281 \}\mbox{\hyperlink{group___t_i_m_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}};}
\DoxyCodeLine{282 }
\DoxyCodeLine{286 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{287 \{}
\DoxyCodeLine{288   \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}                 *\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad0c5f736a15f6d8d14724854c8133bcc}{Instance}};     }
\DoxyCodeLine{289   \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}}        \mbox{\hyperlink{struct_t_i_m___handle_type_def_a8b2e61c3c4128e62cb7be7d35048152e}{Init}};          }
\DoxyCodeLine{290   \mbox{\hyperlink{group___t_i_m_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}}       \mbox{\hyperlink{struct_t_i_m___handle_type_def_ae9c5a11c1f5b27c808c0aca453e63870}{Channel}};       }
\DoxyCodeLine{291   \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}           *hdma[7];      }
\DoxyCodeLine{293   \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}             \mbox{\hyperlink{struct_t_i_m___handle_type_def_a2a24b963b57150ed2fb0f051cd87b65a}{Lock}};          }
\DoxyCodeLine{294   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}   \mbox{\hyperlink{struct_t_i_m___handle_type_def_a6b6eeaf94f2e6e3d0a5bdac44adf21d6}{State}};         }
\DoxyCodeLine{295 \}\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}};}
\DoxyCodeLine{296 }
\DoxyCodeLine{297 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{305 \textcolor{preprocessor}{\#define  TIM\_INPUTCHANNELPOLARITY\_RISING      ((uint32\_t)0x00000000)            }}
\DoxyCodeLine{306 \textcolor{preprocessor}{\#define  TIM\_INPUTCHANNELPOLARITY\_FALLING     (TIM\_CCER\_CC1P)                   }}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define  TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE    (TIM\_CCER\_CC1P | TIM\_CCER\_CC1NP)  }}
\DoxyCodeLine{315 \textcolor{preprocessor}{\#define TIM\_ETRPOLARITY\_INVERTED              (TIM\_SMCR\_ETP)                    }}
\DoxyCodeLine{316 \textcolor{preprocessor}{\#define TIM\_ETRPOLARITY\_NONINVERTED           ((uint32\_t)0x0000)                }}
\DoxyCodeLine{324 \textcolor{preprocessor}{\#define TIM\_ETRPRESCALER\_DIV1                 ((uint32\_t)0x0000)                }}
\DoxyCodeLine{325 \textcolor{preprocessor}{\#define TIM\_ETRPRESCALER\_DIV2                 (TIM\_SMCR\_ETPS\_0)                 }}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define TIM\_ETRPRESCALER\_DIV4                 (TIM\_SMCR\_ETPS\_1)                 }}
\DoxyCodeLine{327 \textcolor{preprocessor}{\#define TIM\_ETRPRESCALER\_DIV8                 (TIM\_SMCR\_ETPS)                   }}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_UP                 ((uint32\_t)0x0000)}}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_DOWN               TIM\_CR1\_DIR}}
\DoxyCodeLine{337 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_CENTERALIGNED1     TIM\_CR1\_CMS\_0}}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_CENTERALIGNED2     TIM\_CR1\_CMS\_1}}
\DoxyCodeLine{339 \textcolor{preprocessor}{\#define TIM\_COUNTERMODE\_CENTERALIGNED3     TIM\_CR1\_CMS}}
\DoxyCodeLine{340 }
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define IS\_TIM\_COUNTER\_MODE(MODE) (((MODE) == TIM\_COUNTERMODE\_UP)              || \(\backslash\)}}
\DoxyCodeLine{342 \textcolor{preprocessor}{                                   ((MODE) == TIM\_COUNTERMODE\_DOWN)            || \(\backslash\)}}
\DoxyCodeLine{343 \textcolor{preprocessor}{                                   ((MODE) == TIM\_COUNTERMODE\_CENTERALIGNED1)  || \(\backslash\)}}
\DoxyCodeLine{344 \textcolor{preprocessor}{                                   ((MODE) == TIM\_COUNTERMODE\_CENTERALIGNED2)  || \(\backslash\)}}
\DoxyCodeLine{345 \textcolor{preprocessor}{                                   ((MODE) == TIM\_COUNTERMODE\_CENTERALIGNED3))}}
\DoxyCodeLine{353 \textcolor{preprocessor}{\#define TIM\_CLOCKDIVISION\_DIV1                       ((uint32\_t)0x0000)}}
\DoxyCodeLine{354 \textcolor{preprocessor}{\#define TIM\_CLOCKDIVISION\_DIV2                       (TIM\_CR1\_CKD\_0)}}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define TIM\_CLOCKDIVISION\_DIV4                       (TIM\_CR1\_CKD\_1)}}
\DoxyCodeLine{356 }
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKDIVISION\_DIV(DIV) (((DIV) == TIM\_CLOCKDIVISION\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{358 \textcolor{preprocessor}{                                       ((DIV) == TIM\_CLOCKDIVISION\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{359 \textcolor{preprocessor}{                                       ((DIV) == TIM\_CLOCKDIVISION\_DIV4))}}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define TIM\_OCMODE\_TIMING                   ((uint32\_t)0x0000)}}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define TIM\_OCMODE\_ACTIVE                   (TIM\_CCMR1\_OC1M\_0)}}
\DoxyCodeLine{369 \textcolor{preprocessor}{\#define TIM\_OCMODE\_INACTIVE                 (TIM\_CCMR1\_OC1M\_1)}}
\DoxyCodeLine{370 \textcolor{preprocessor}{\#define TIM\_OCMODE\_TOGGLE                   (TIM\_CCMR1\_OC1M\_0 | TIM\_CCMR1\_OC1M\_1)}}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define TIM\_OCMODE\_PWM1                     (TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_2)}}
\DoxyCodeLine{372 \textcolor{preprocessor}{\#define TIM\_OCMODE\_PWM2                     (TIM\_CCMR1\_OC1M)}}
\DoxyCodeLine{373 \textcolor{preprocessor}{\#define TIM\_OCMODE\_FORCED\_ACTIVE            (TIM\_CCMR1\_OC1M\_0 | TIM\_CCMR1\_OC1M\_2)}}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define TIM\_OCMODE\_FORCED\_INACTIVE          (TIM\_CCMR1\_OC1M\_2)}}
\DoxyCodeLine{375 }
\DoxyCodeLine{376 \textcolor{preprocessor}{\#define IS\_TIM\_PWM\_MODE(MODE) (((MODE) == TIM\_OCMODE\_PWM1) || \(\backslash\)}}
\DoxyCodeLine{377 \textcolor{preprocessor}{                               ((MODE) == TIM\_OCMODE\_PWM2))}}
\DoxyCodeLine{378                               }
\DoxyCodeLine{379 \textcolor{preprocessor}{\#define IS\_TIM\_OC\_MODE(MODE) (((MODE) == TIM\_OCMODE\_TIMING)       || \(\backslash\)}}
\DoxyCodeLine{380 \textcolor{preprocessor}{                          ((MODE) == TIM\_OCMODE\_ACTIVE)           || \(\backslash\)}}
\DoxyCodeLine{381 \textcolor{preprocessor}{                          ((MODE) == TIM\_OCMODE\_INACTIVE)         || \(\backslash\)}}
\DoxyCodeLine{382 \textcolor{preprocessor}{                          ((MODE) == TIM\_OCMODE\_TOGGLE)           || \(\backslash\)}}
\DoxyCodeLine{383 \textcolor{preprocessor}{                          ((MODE) == TIM\_OCMODE\_FORCED\_ACTIVE)    || \(\backslash\)}}
\DoxyCodeLine{384 \textcolor{preprocessor}{                          ((MODE) == TIM\_OCMODE\_FORCED\_INACTIVE))}}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define TIM\_OUTPUTSTATE\_DISABLE            ((uint32\_t)0x0000)}}
\DoxyCodeLine{393 \textcolor{preprocessor}{\#define TIM\_OUTPUTSTATE\_ENABLE             (TIM\_CCER\_CC1E)}}
\DoxyCodeLine{394 }
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define IS\_TIM\_OUTPUT\_STATE(STATE) (((STATE) == TIM\_OUTPUTSTATE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{396 \textcolor{preprocessor}{                                    ((STATE) == TIM\_OUTPUTSTATE\_ENABLE))}}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define TIM\_OCFAST\_DISABLE                ((uint32\_t)0x0000)}}
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define TIM\_OCFAST\_ENABLE                 (TIM\_CCMR1\_OC1FE)}}
\DoxyCodeLine{406 }
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define IS\_TIM\_FAST\_STATE(STATE) (((STATE) == TIM\_OCFAST\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{408 \textcolor{preprocessor}{                                  ((STATE) == TIM\_OCFAST\_ENABLE))}}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define TIM\_OUTPUTNSTATE\_DISABLE            ((uint32\_t)0x0000)}}
\DoxyCodeLine{417 \textcolor{preprocessor}{\#define TIM\_OUTPUTNSTATE\_ENABLE             (TIM\_CCER\_CC1NE)}}
\DoxyCodeLine{418 }
\DoxyCodeLine{419 \textcolor{preprocessor}{\#define IS\_TIM\_OUTPUTN\_STATE(STATE) (((STATE) == TIM\_OUTPUTNSTATE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{420 \textcolor{preprocessor}{                                     ((STATE) == TIM\_OUTPUTNSTATE\_ENABLE))}}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#define TIM\_OCPOLARITY\_HIGH                ((uint32\_t)0x0000)}}
\DoxyCodeLine{429 \textcolor{preprocessor}{\#define TIM\_OCPOLARITY\_LOW                 (TIM\_CCER\_CC1P)}}
\DoxyCodeLine{430 }
\DoxyCodeLine{431 \textcolor{preprocessor}{\#define IS\_TIM\_OC\_POLARITY(POLARITY) (((POLARITY) == TIM\_OCPOLARITY\_HIGH) || \(\backslash\)}}
\DoxyCodeLine{432 \textcolor{preprocessor}{                                      ((POLARITY) == TIM\_OCPOLARITY\_LOW))}}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define TIM\_OCNPOLARITY\_HIGH               ((uint32\_t)0x0000)}}
\DoxyCodeLine{441 \textcolor{preprocessor}{\#define TIM\_OCNPOLARITY\_LOW                (TIM\_CCER\_CC1NP)}}
\DoxyCodeLine{442 }
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define IS\_TIM\_OCN\_POLARITY(POLARITY) (((POLARITY) == TIM\_OCNPOLARITY\_HIGH) || \(\backslash\)}}
\DoxyCodeLine{444 \textcolor{preprocessor}{                                       ((POLARITY) == TIM\_OCNPOLARITY\_LOW))}}
\DoxyCodeLine{452 \textcolor{preprocessor}{\#define TIM\_OCIDLESTATE\_SET                (TIM\_CR2\_OIS1)}}
\DoxyCodeLine{453 \textcolor{preprocessor}{\#define TIM\_OCIDLESTATE\_RESET              ((uint32\_t)0x0000)}}
\DoxyCodeLine{454 \textcolor{preprocessor}{\#define IS\_TIM\_OCIDLE\_STATE(STATE) (((STATE) == TIM\_OCIDLESTATE\_SET) || \(\backslash\)}}
\DoxyCodeLine{455 \textcolor{preprocessor}{                                    ((STATE) == TIM\_OCIDLESTATE\_RESET))}}
\DoxyCodeLine{463 \textcolor{preprocessor}{\#define TIM\_OCNIDLESTATE\_SET               (TIM\_CR2\_OIS1N)}}
\DoxyCodeLine{464 \textcolor{preprocessor}{\#define TIM\_OCNIDLESTATE\_RESET             ((uint32\_t)0x0000)}}
\DoxyCodeLine{465 \textcolor{preprocessor}{\#define IS\_TIM\_OCNIDLE\_STATE(STATE) (((STATE) == TIM\_OCNIDLESTATE\_SET) || \(\backslash\)}}
\DoxyCodeLine{466 \textcolor{preprocessor}{                                     ((STATE) == TIM\_OCNIDLESTATE\_RESET))}}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_1                      ((uint32\_t)0x0000)}}
\DoxyCodeLine{475 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_2                      ((uint32\_t)0x0004)}}
\DoxyCodeLine{476 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_3                      ((uint32\_t)0x0008)}}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_4                      ((uint32\_t)0x000C)}}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define TIM\_CHANNEL\_ALL                    ((uint32\_t)0x0018)}}
\DoxyCodeLine{479                                  }
\DoxyCodeLine{480 \textcolor{preprocessor}{\#define IS\_TIM\_CHANNELS(CHANNEL) (((CHANNEL) == TIM\_CHANNEL\_1) || \(\backslash\)}}
\DoxyCodeLine{481 \textcolor{preprocessor}{                                  ((CHANNEL) == TIM\_CHANNEL\_2) || \(\backslash\)}}
\DoxyCodeLine{482 \textcolor{preprocessor}{                                  ((CHANNEL) == TIM\_CHANNEL\_3) || \(\backslash\)}}
\DoxyCodeLine{483 \textcolor{preprocessor}{                                  ((CHANNEL) == TIM\_CHANNEL\_4) || \(\backslash\)}}
\DoxyCodeLine{484 \textcolor{preprocessor}{                                  ((CHANNEL) == TIM\_CHANNEL\_ALL))}}
\DoxyCodeLine{485                                  }
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define IS\_TIM\_PWMI\_CHANNELS(CHANNEL) (((CHANNEL) == TIM\_CHANNEL\_1) || \(\backslash\)}}
\DoxyCodeLine{487 \textcolor{preprocessor}{                                       ((CHANNEL) == TIM\_CHANNEL\_2))}}
\DoxyCodeLine{488 }
\DoxyCodeLine{489 \textcolor{preprocessor}{\#define IS\_TIM\_OPM\_CHANNELS(CHANNEL) (((CHANNEL) == TIM\_CHANNEL\_1) || \(\backslash\)}}
\DoxyCodeLine{490 \textcolor{preprocessor}{                                      ((CHANNEL) == TIM\_CHANNEL\_2))}}
\DoxyCodeLine{491                                       }
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define IS\_TIM\_COMPLEMENTARY\_CHANNELS(CHANNEL) (((CHANNEL) == TIM\_CHANNEL\_1) || \(\backslash\)}}
\DoxyCodeLine{493 \textcolor{preprocessor}{                                                ((CHANNEL) == TIM\_CHANNEL\_2) || \(\backslash\)}}
\DoxyCodeLine{494 \textcolor{preprocessor}{                                                ((CHANNEL) == TIM\_CHANNEL\_3))}}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define  TIM\_ICPOLARITY\_RISING             TIM\_INPUTCHANNELPOLARITY\_RISING}}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define  TIM\_ICPOLARITY\_FALLING            TIM\_INPUTCHANNELPOLARITY\_FALLING}}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#define  TIM\_ICPOLARITY\_BOTHEDGE           TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE}}
\DoxyCodeLine{505 }
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define IS\_TIM\_IC\_POLARITY(POLARITY) (((POLARITY) == TIM\_ICPOLARITY\_RISING)   || \(\backslash\)}}
\DoxyCodeLine{507 \textcolor{preprocessor}{                                      ((POLARITY) == TIM\_ICPOLARITY\_FALLING)  || \(\backslash\)}}
\DoxyCodeLine{508 \textcolor{preprocessor}{                                      ((POLARITY) == TIM\_ICPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{516 \textcolor{preprocessor}{\#define TIM\_ICSELECTION\_DIRECTTI           (TIM\_CCMR1\_CC1S\_0)   }}
\DoxyCodeLine{518 \textcolor{preprocessor}{\#define TIM\_ICSELECTION\_INDIRECTTI         (TIM\_CCMR1\_CC1S\_1)   }}
\DoxyCodeLine{520 \textcolor{preprocessor}{\#define TIM\_ICSELECTION\_TRC                (TIM\_CCMR1\_CC1S)     }}
\DoxyCodeLine{522 \textcolor{preprocessor}{\#define IS\_TIM\_IC\_SELECTION(SELECTION) (((SELECTION) == TIM\_ICSELECTION\_DIRECTTI) || \(\backslash\)}}
\DoxyCodeLine{523 \textcolor{preprocessor}{                                        ((SELECTION) == TIM\_ICSELECTION\_INDIRECTTI) || \(\backslash\)}}
\DoxyCodeLine{524 \textcolor{preprocessor}{                                        ((SELECTION) == TIM\_ICSELECTION\_TRC))}}
\DoxyCodeLine{532 \textcolor{preprocessor}{\#define TIM\_ICPSC\_DIV1                     ((uint32\_t)0x0000)       }}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define TIM\_ICPSC\_DIV2                     (TIM\_CCMR1\_IC1PSC\_0)     }}
\DoxyCodeLine{534 \textcolor{preprocessor}{\#define TIM\_ICPSC\_DIV4                     (TIM\_CCMR1\_IC1PSC\_1)     }}
\DoxyCodeLine{535 \textcolor{preprocessor}{\#define TIM\_ICPSC\_DIV8                     (TIM\_CCMR1\_IC1PSC)       }}
\DoxyCodeLine{537 \textcolor{preprocessor}{\#define IS\_TIM\_IC\_PRESCALER(PRESCALER) (((PRESCALER) == TIM\_ICPSC\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{538 \textcolor{preprocessor}{                                        ((PRESCALER) == TIM\_ICPSC\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{539 \textcolor{preprocessor}{                                        ((PRESCALER) == TIM\_ICPSC\_DIV4) || \(\backslash\)}}
\DoxyCodeLine{540 \textcolor{preprocessor}{                                        ((PRESCALER) == TIM\_ICPSC\_DIV8))}}
\DoxyCodeLine{548 \textcolor{preprocessor}{\#define TIM\_OPMODE\_SINGLE                  (TIM\_CR1\_OPM)}}
\DoxyCodeLine{549 \textcolor{preprocessor}{\#define TIM\_OPMODE\_REPETITIVE              ((uint32\_t)0x0000)}}
\DoxyCodeLine{550 \textcolor{preprocessor}{\#define IS\_TIM\_OPM\_MODE(MODE) (((MODE) == TIM\_OPMODE\_SINGLE) || \(\backslash\)}}
\DoxyCodeLine{551 \textcolor{preprocessor}{                               ((MODE) == TIM\_OPMODE\_REPETITIVE))}}
\DoxyCodeLine{559 \textcolor{preprocessor}{\#define TIM\_ENCODERMODE\_TI1                (TIM\_SMCR\_SMS\_0)}}
\DoxyCodeLine{560 \textcolor{preprocessor}{\#define TIM\_ENCODERMODE\_TI2                (TIM\_SMCR\_SMS\_1)}}
\DoxyCodeLine{561 \textcolor{preprocessor}{\#define TIM\_ENCODERMODE\_TI12               (TIM\_SMCR\_SMS\_1 | TIM\_SMCR\_SMS\_0)}}
\DoxyCodeLine{562 \textcolor{preprocessor}{\#define IS\_TIM\_ENCODER\_MODE(MODE) (((MODE) == TIM\_ENCODERMODE\_TI1) || \(\backslash\)}}
\DoxyCodeLine{563 \textcolor{preprocessor}{                                   ((MODE) == TIM\_ENCODERMODE\_TI2) || \(\backslash\)}}
\DoxyCodeLine{564 \textcolor{preprocessor}{                                   ((MODE) == TIM\_ENCODERMODE\_TI12))   }}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define TIM\_IT\_UPDATE           (TIM\_DIER\_UIE)}}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define TIM\_IT\_CC1              (TIM\_DIER\_CC1IE)}}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define TIM\_IT\_CC2              (TIM\_DIER\_CC2IE)}}
\DoxyCodeLine{575 \textcolor{preprocessor}{\#define TIM\_IT\_CC3              (TIM\_DIER\_CC3IE)}}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define TIM\_IT\_CC4              (TIM\_DIER\_CC4IE)}}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define TIM\_IT\_COM              (TIM\_DIER\_COMIE)}}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define TIM\_IT\_TRIGGER          (TIM\_DIER\_TIE)}}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#define TIM\_IT\_BREAK            (TIM\_DIER\_BIE)}}
\DoxyCodeLine{580 }
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define IS\_TIM\_IT(IT) ((((IT) \& 0xFFFFFF00) == 0x00000000) \&\& ((IT) != 0x00000000))}}
\DoxyCodeLine{582 }
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define IS\_TIM\_GET\_IT(IT) (((IT) == TIM\_IT\_UPDATE)  || \(\backslash\)}}
\DoxyCodeLine{584 \textcolor{preprocessor}{                           ((IT) == TIM\_IT\_CC1)     || \(\backslash\)}}
\DoxyCodeLine{585 \textcolor{preprocessor}{                           ((IT) == TIM\_IT\_CC2)     || \(\backslash\)}}
\DoxyCodeLine{586 \textcolor{preprocessor}{                           ((IT) == TIM\_IT\_CC3)     || \(\backslash\)}}
\DoxyCodeLine{587 \textcolor{preprocessor}{                           ((IT) == TIM\_IT\_CC4)     || \(\backslash\)}}
\DoxyCodeLine{588 \textcolor{preprocessor}{                           ((IT) == TIM\_IT\_COM)     || \(\backslash\)}}
\DoxyCodeLine{589 \textcolor{preprocessor}{                           ((IT) == TIM\_IT\_TRIGGER) || \(\backslash\)}}
\DoxyCodeLine{590 \textcolor{preprocessor}{                           ((IT) == TIM\_IT\_BREAK))}}
\DoxyCodeLine{598 \textcolor{preprocessor}{\#define TIM\_DMA\_UPDATE                     (TIM\_DIER\_UDE)}}
\DoxyCodeLine{599 \textcolor{preprocessor}{\#define TIM\_DMA\_CC1                        (TIM\_DIER\_CC1DE)}}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#define TIM\_DMA\_CC2                        (TIM\_DIER\_CC2DE)}}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#define TIM\_DMA\_CC3                        (TIM\_DIER\_CC3DE)}}
\DoxyCodeLine{602 \textcolor{preprocessor}{\#define TIM\_DMA\_CC4                        (TIM\_DIER\_CC4DE)}}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define TIM\_DMA\_COM                        (TIM\_DIER\_COMDE)}}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#define TIM\_DMA\_TRIGGER                    (TIM\_DIER\_TDE)}}
\DoxyCodeLine{605 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_SOURCE(SOURCE) ((((SOURCE) \& 0xFFFF80FF) == 0x00000000) \&\& ((SOURCE) != 0x00000000))}}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define TIM\_EventSource\_Update              TIM\_EGR\_UG  }}
\DoxyCodeLine{614 \textcolor{preprocessor}{\#define TIM\_EventSource\_CC1                 TIM\_EGR\_CC1G}}
\DoxyCodeLine{615 \textcolor{preprocessor}{\#define TIM\_EventSource\_CC2                 TIM\_EGR\_CC2G}}
\DoxyCodeLine{616 \textcolor{preprocessor}{\#define TIM\_EventSource\_CC3                 TIM\_EGR\_CC3G}}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#define TIM\_EventSource\_CC4                 TIM\_EGR\_CC4G}}
\DoxyCodeLine{618 \textcolor{preprocessor}{\#define TIM\_EventSource\_COM                 TIM\_EGR\_COMG}}
\DoxyCodeLine{619 \textcolor{preprocessor}{\#define TIM\_EventSource\_Trigger             TIM\_EGR\_TG  }}
\DoxyCodeLine{620 \textcolor{preprocessor}{\#define TIM\_EventSource\_Break               TIM\_EGR\_BG  }}
\DoxyCodeLine{621 \textcolor{preprocessor}{\#define IS\_TIM\_EVENT\_SOURCE(SOURCE) ((((SOURCE) \& 0xFFFFFF00) == 0x00000000) \&\& ((SOURCE) != 0x00000000))}}
\DoxyCodeLine{629 \textcolor{preprocessor}{\#define TIM\_FLAG\_UPDATE                    (TIM\_SR\_UIF)}}
\DoxyCodeLine{630 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC1                       (TIM\_SR\_CC1IF)}}
\DoxyCodeLine{631 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC2                       (TIM\_SR\_CC2IF)}}
\DoxyCodeLine{632 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC3                       (TIM\_SR\_CC3IF)}}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC4                       (TIM\_SR\_CC4IF)}}
\DoxyCodeLine{634 \textcolor{preprocessor}{\#define TIM\_FLAG\_COM                       (TIM\_SR\_COMIF)}}
\DoxyCodeLine{635 \textcolor{preprocessor}{\#define TIM\_FLAG\_TRIGGER                   (TIM\_SR\_TIF)}}
\DoxyCodeLine{636 \textcolor{preprocessor}{\#define TIM\_FLAG\_BREAK                     (TIM\_SR\_BIF)}}
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC1OF                     (TIM\_SR\_CC1OF)}}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC2OF                     (TIM\_SR\_CC2OF)}}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC3OF                     (TIM\_SR\_CC3OF)}}
\DoxyCodeLine{640 \textcolor{preprocessor}{\#define TIM\_FLAG\_CC4OF                     (TIM\_SR\_CC4OF)}}
\DoxyCodeLine{641 }
\DoxyCodeLine{642 \textcolor{preprocessor}{\#define IS\_TIM\_FLAG(FLAG) (((FLAG) == TIM\_FLAG\_UPDATE) || \(\backslash\)}}
\DoxyCodeLine{643 \textcolor{preprocessor}{                           ((FLAG) == TIM\_FLAG\_CC1)     || \(\backslash\)}}
\DoxyCodeLine{644 \textcolor{preprocessor}{                           ((FLAG) == TIM\_FLAG\_CC2)     || \(\backslash\)}}
\DoxyCodeLine{645 \textcolor{preprocessor}{                           ((FLAG) == TIM\_FLAG\_CC3)     || \(\backslash\)}}
\DoxyCodeLine{646 \textcolor{preprocessor}{                           ((FLAG) == TIM\_FLAG\_CC4)     || \(\backslash\)}}
\DoxyCodeLine{647 \textcolor{preprocessor}{                           ((FLAG) == TIM\_FLAG\_COM)     || \(\backslash\)}}
\DoxyCodeLine{648 \textcolor{preprocessor}{                           ((FLAG) == TIM\_FLAG\_TRIGGER) || \(\backslash\)}}
\DoxyCodeLine{649 \textcolor{preprocessor}{                           ((FLAG) == TIM\_FLAG\_BREAK)   || \(\backslash\)}}
\DoxyCodeLine{650 \textcolor{preprocessor}{                           ((FLAG) == TIM\_FLAG\_CC1OF)   || \(\backslash\)}}
\DoxyCodeLine{651 \textcolor{preprocessor}{                           ((FLAG) == TIM\_FLAG\_CC2OF)   || \(\backslash\)}}
\DoxyCodeLine{652 \textcolor{preprocessor}{                           ((FLAG) == TIM\_FLAG\_CC3OF)   || \(\backslash\)}}
\DoxyCodeLine{653 \textcolor{preprocessor}{                           ((FLAG) == TIM\_FLAG\_CC4OF))}}
\DoxyCodeLine{661 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ETRMODE2    (TIM\_SMCR\_ETPS\_1) }}
\DoxyCodeLine{662 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_INTERNAL    (TIM\_SMCR\_ETPS\_0) }}
\DoxyCodeLine{663 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR0        ((uint32\_t)0x0000)}}
\DoxyCodeLine{664 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR1        (TIM\_SMCR\_TS\_0)}}
\DoxyCodeLine{665 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR2        (TIM\_SMCR\_TS\_1)}}
\DoxyCodeLine{666 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ITR3        (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_1)}}
\DoxyCodeLine{667 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_TI1ED       (TIM\_SMCR\_TS\_2)}}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_TI1         (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_2)}}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_TI2         (TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_2)}}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define TIM\_CLOCKSOURCE\_ETRMODE1    (TIM\_SMCR\_TS)}}
\DoxyCodeLine{671 }
\DoxyCodeLine{672 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE(CLOCK) (((CLOCK) == TIM\_CLOCKSOURCE\_INTERNAL) || \(\backslash\)}}
\DoxyCodeLine{673 \textcolor{preprocessor}{                                   ((CLOCK) == TIM\_CLOCKSOURCE\_ETRMODE2) || \(\backslash\)}}
\DoxyCodeLine{674 \textcolor{preprocessor}{                                   ((CLOCK) == TIM\_CLOCKSOURCE\_ITR0)     || \(\backslash\)}}
\DoxyCodeLine{675 \textcolor{preprocessor}{                                   ((CLOCK) == TIM\_CLOCKSOURCE\_ITR1)     || \(\backslash\)}}
\DoxyCodeLine{676 \textcolor{preprocessor}{                                   ((CLOCK) == TIM\_CLOCKSOURCE\_ITR2)     || \(\backslash\)}}
\DoxyCodeLine{677 \textcolor{preprocessor}{                                   ((CLOCK) == TIM\_CLOCKSOURCE\_ITR3)     || \(\backslash\)}}
\DoxyCodeLine{678 \textcolor{preprocessor}{                                   ((CLOCK) == TIM\_CLOCKSOURCE\_TI1ED)    || \(\backslash\)}}
\DoxyCodeLine{679 \textcolor{preprocessor}{                                   ((CLOCK) == TIM\_CLOCKSOURCE\_TI1)      || \(\backslash\)}}
\DoxyCodeLine{680 \textcolor{preprocessor}{                                   ((CLOCK) == TIM\_CLOCKSOURCE\_TI2)      || \(\backslash\)}}
\DoxyCodeLine{681 \textcolor{preprocessor}{                                   ((CLOCK) == TIM\_CLOCKSOURCE\_ETRMODE1))}}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_INVERTED           TIM\_ETRPOLARITY\_INVERTED          }}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_NONINVERTED        TIM\_ETRPOLARITY\_NONINVERTED       }}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_RISING             TIM\_INPUTCHANNELPOLARITY\_RISING   }}
\DoxyCodeLine{692 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_FALLING            TIM\_INPUTCHANNELPOLARITY\_FALLING   }}
\DoxyCodeLine{693 \textcolor{preprocessor}{\#define TIM\_CLOCKPOLARITY\_BOTHEDGE           TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE  }}
\DoxyCodeLine{695 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKPOLARITY(POLARITY) (((POLARITY) == TIM\_CLOCKPOLARITY\_INVERTED)    || \(\backslash\)}}
\DoxyCodeLine{696 \textcolor{preprocessor}{                                        ((POLARITY) == TIM\_CLOCKPOLARITY\_NONINVERTED) || \(\backslash\)}}
\DoxyCodeLine{697 \textcolor{preprocessor}{                                        ((POLARITY) == TIM\_CLOCKPOLARITY\_RISING)      || \(\backslash\)}}
\DoxyCodeLine{698 \textcolor{preprocessor}{                                        ((POLARITY) == TIM\_CLOCKPOLARITY\_FALLING)     || \(\backslash\)}}
\DoxyCodeLine{699 \textcolor{preprocessor}{                                        ((POLARITY) == TIM\_CLOCKPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{707 \textcolor{preprocessor}{\#define TIM\_CLOCKPRESCALER\_DIV1                 TIM\_ETRPRESCALER\_DIV1     }}
\DoxyCodeLine{708 \textcolor{preprocessor}{\#define TIM\_CLOCKPRESCALER\_DIV2                 TIM\_ETRPRESCALER\_DIV2     }}
\DoxyCodeLine{709 \textcolor{preprocessor}{\#define TIM\_CLOCKPRESCALER\_DIV4                 TIM\_ETRPRESCALER\_DIV4     }}
\DoxyCodeLine{710 \textcolor{preprocessor}{\#define TIM\_CLOCKPRESCALER\_DIV8                 TIM\_ETRPRESCALER\_DIV8     }}
\DoxyCodeLine{712 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKPRESCALER(PRESCALER) (((PRESCALER) == TIM\_CLOCKPRESCALER\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{713 \textcolor{preprocessor}{                                          ((PRESCALER) == TIM\_CLOCKPRESCALER\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{714 \textcolor{preprocessor}{                                          ((PRESCALER) == TIM\_CLOCKPRESCALER\_DIV4) || \(\backslash\)}}
\DoxyCodeLine{715 \textcolor{preprocessor}{                                          ((PRESCALER) == TIM\_CLOCKPRESCALER\_DIV8)) }}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKFILTER(ICFILTER)      ((ICFILTER) <= 0xF) }}
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTSOURCE\_ETR           ((uint32\_t)0x0001) }}
\DoxyCodeLine{732 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTSOURCE\_NONE          ((uint32\_t)0x0000)}}
\DoxyCodeLine{733 }
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define IS\_TIM\_CLEARINPUT\_SOURCE(SOURCE)  (((SOURCE) == TIM\_CLEARINPUTSOURCE\_NONE) || \(\backslash\)}}
\DoxyCodeLine{735 \textcolor{preprocessor}{                                         ((SOURCE) == TIM\_CLEARINPUTSOURCE\_ETR)) }}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPOLARITY\_INVERTED           TIM\_ETRPOLARITY\_INVERTED                    }}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPOLARITY\_NONINVERTED        TIM\_ETRPOLARITY\_NONINVERTED                 }}
\DoxyCodeLine{745 \textcolor{preprocessor}{\#define IS\_TIM\_CLEARINPUT\_POLARITY(POLARITY)   (((POLARITY) == TIM\_CLEARINPUTPOLARITY\_INVERTED) || \(\backslash\)}}
\DoxyCodeLine{746 \textcolor{preprocessor}{                                               ((POLARITY) == TIM\_CLEARINPUTPOLARITY\_NONINVERTED))}}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPRESCALER\_DIV1                    TIM\_ETRPRESCALER\_DIV1      }}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPRESCALER\_DIV2                    TIM\_ETRPRESCALER\_DIV2      }}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPRESCALER\_DIV4                    TIM\_ETRPRESCALER\_DIV4      }}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#define TIM\_CLEARINPUTPRESCALER\_DIV8                    TIM\_ETRPRESCALER\_DIV8        }}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define IS\_TIM\_CLEARINPUT\_PRESCALER(PRESCALER)   (((PRESCALER) == TIM\_CLEARINPUTPRESCALER\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{759 \textcolor{preprocessor}{                                                 ((PRESCALER) == TIM\_CLEARINPUTPRESCALER\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{760 \textcolor{preprocessor}{                                                 ((PRESCALER) == TIM\_CLEARINPUTPRESCALER\_DIV4) || \(\backslash\)}}
\DoxyCodeLine{761 \textcolor{preprocessor}{                                                 ((PRESCALER) == TIM\_CLEARINPUTPRESCALER\_DIV8))}}
\DoxyCodeLine{769 \textcolor{preprocessor}{\#define IS\_TIM\_CLEARINPUT\_FILTER(ICFILTER) ((ICFILTER) <= 0xF) }}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_DISABLE              ((uint32\_t)0x0000)}}
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_RESET                ((uint32\_t)0x0004)}}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_GATED                ((uint32\_t)0x0005)}}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_TRIGGER              ((uint32\_t)0x0006)}}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#define TIM\_SLAVEMODE\_EXTERNAL1            ((uint32\_t)0x0007)}}
\DoxyCodeLine{782 }
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define IS\_TIM\_SLAVE\_MODE(MODE) (((MODE) == TIM\_SLAVEMODE\_DISABLE) || \(\backslash\)}}
\DoxyCodeLine{784 \textcolor{preprocessor}{                                 ((MODE) == TIM\_SLAVEMODE\_GATED) || \(\backslash\)}}
\DoxyCodeLine{785 \textcolor{preprocessor}{                                 ((MODE) == TIM\_SLAVEMODE\_RESET) || \(\backslash\)}}
\DoxyCodeLine{786 \textcolor{preprocessor}{                                 ((MODE) == TIM\_SLAVEMODE\_TRIGGER) || \(\backslash\)}}
\DoxyCodeLine{787 \textcolor{preprocessor}{                                 ((MODE) == TIM\_SLAVEMODE\_EXTERNAL1))}}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define TIM\_TS\_ITR0                        ((uint32\_t)0x0000)}}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define TIM\_TS\_ITR1                        ((uint32\_t)0x0010)}}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define TIM\_TS\_ITR2                        ((uint32\_t)0x0020)}}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define TIM\_TS\_ITR3                        ((uint32\_t)0x0030)}}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define TIM\_TS\_TI1F\_ED                     ((uint32\_t)0x0040)}}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define TIM\_TS\_TI1FP1                      ((uint32\_t)0x0050)}}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define TIM\_TS\_TI2FP2                      ((uint32\_t)0x0060)}}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define TIM\_TS\_ETRF                        ((uint32\_t)0x0070)}}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define TIM\_TS\_NONE                        ((uint32\_t)0xFFFF)}}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define IS\_TIM\_TRIGGER\_SELECTION(SELECTION) (((SELECTION) == TIM\_TS\_ITR0) || \(\backslash\)}}
\DoxyCodeLine{805 \textcolor{preprocessor}{                                             ((SELECTION) == TIM\_TS\_ITR1) || \(\backslash\)}}
\DoxyCodeLine{806 \textcolor{preprocessor}{                                             ((SELECTION) == TIM\_TS\_ITR2) || \(\backslash\)}}
\DoxyCodeLine{807 \textcolor{preprocessor}{                                             ((SELECTION) == TIM\_TS\_ITR3) || \(\backslash\)}}
\DoxyCodeLine{808 \textcolor{preprocessor}{                                             ((SELECTION) == TIM\_TS\_TI1F\_ED) || \(\backslash\)}}
\DoxyCodeLine{809 \textcolor{preprocessor}{                                             ((SELECTION) == TIM\_TS\_TI1FP1) || \(\backslash\)}}
\DoxyCodeLine{810 \textcolor{preprocessor}{                                             ((SELECTION) == TIM\_TS\_TI2FP2) || \(\backslash\)}}
\DoxyCodeLine{811 \textcolor{preprocessor}{                                             ((SELECTION) == TIM\_TS\_ETRF))}}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define IS\_TIM\_INTERNAL\_TRIGGER\_SELECTION(SELECTION) (((SELECTION) == TIM\_TS\_ITR0) || \(\backslash\)}}
\DoxyCodeLine{813 \textcolor{preprocessor}{                                                      ((SELECTION) == TIM\_TS\_ITR1) || \(\backslash\)}}
\DoxyCodeLine{814 \textcolor{preprocessor}{                                                      ((SELECTION) == TIM\_TS\_ITR2) || \(\backslash\)}}
\DoxyCodeLine{815 \textcolor{preprocessor}{                                                      ((SELECTION) == TIM\_TS\_ITR3))}}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define IS\_TIM\_INTERNAL\_TRIGGEREVENT\_SELECTION(SELECTION) (((SELECTION) == TIM\_TS\_ITR0) || \(\backslash\)}}
\DoxyCodeLine{817 \textcolor{preprocessor}{                                                           ((SELECTION) == TIM\_TS\_ITR1) || \(\backslash\)}}
\DoxyCodeLine{818 \textcolor{preprocessor}{                                                           ((SELECTION) == TIM\_TS\_ITR2) || \(\backslash\)}}
\DoxyCodeLine{819 \textcolor{preprocessor}{                                                           ((SELECTION) == TIM\_TS\_ITR3) || \(\backslash\)}}
\DoxyCodeLine{820 \textcolor{preprocessor}{                                                           ((SELECTION) == TIM\_TS\_NONE))}}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_INVERTED           TIM\_ETRPOLARITY\_INVERTED      }}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_NONINVERTED        TIM\_ETRPOLARITY\_NONINVERTED   }}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_RISING             TIM\_INPUTCHANNELPOLARITY\_RISING        }}
\DoxyCodeLine{831 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_FALLING            TIM\_INPUTCHANNELPOLARITY\_FALLING       }}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define TIM\_TRIGGERPOLARITY\_BOTHEDGE           TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE      }}
\DoxyCodeLine{834 \textcolor{preprocessor}{\#define IS\_TIM\_TRIGGERPOLARITY(POLARITY)     (((POLARITY) == TIM\_TRIGGERPOLARITY\_INVERTED   ) || \(\backslash\)}}
\DoxyCodeLine{835 \textcolor{preprocessor}{                                              ((POLARITY) == TIM\_TRIGGERPOLARITY\_NONINVERTED) || \(\backslash\)}}
\DoxyCodeLine{836 \textcolor{preprocessor}{                                              ((POLARITY) == TIM\_TRIGGERPOLARITY\_RISING     ) || \(\backslash\)}}
\DoxyCodeLine{837 \textcolor{preprocessor}{                                              ((POLARITY) == TIM\_TRIGGERPOLARITY\_FALLING    ) || \(\backslash\)}}
\DoxyCodeLine{838 \textcolor{preprocessor}{                                              ((POLARITY) == TIM\_TRIGGERPOLARITY\_BOTHEDGE   ))}}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define TIM\_TRIGGERPRESCALER\_DIV1             TIM\_ETRPRESCALER\_DIV1     }}
\DoxyCodeLine{847 \textcolor{preprocessor}{\#define TIM\_TRIGGERPRESCALER\_DIV2             TIM\_ETRPRESCALER\_DIV2     }}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define TIM\_TRIGGERPRESCALER\_DIV4             TIM\_ETRPRESCALER\_DIV4     }}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#define TIM\_TRIGGERPRESCALER\_DIV8             TIM\_ETRPRESCALER\_DIV8     }}
\DoxyCodeLine{851 \textcolor{preprocessor}{\#define IS\_TIM\_TRIGGERPRESCALER(PRESCALER)  (((PRESCALER) == TIM\_TRIGGERPRESCALER\_DIV1) || \(\backslash\)}}
\DoxyCodeLine{852 \textcolor{preprocessor}{                                             ((PRESCALER) == TIM\_TRIGGERPRESCALER\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{853 \textcolor{preprocessor}{                                             ((PRESCALER) == TIM\_TRIGGERPRESCALER\_DIV4) || \(\backslash\)}}
\DoxyCodeLine{854 \textcolor{preprocessor}{                                             ((PRESCALER) == TIM\_TRIGGERPRESCALER\_DIV8)) }}
\DoxyCodeLine{862 \textcolor{preprocessor}{\#define IS\_TIM\_TRIGGERFILTER(ICFILTER)     ((ICFILTER) <= 0xF) }}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#define TIM\_TI1SELECTION\_CH1                ((uint32\_t)0x0000)}}
\DoxyCodeLine{871 \textcolor{preprocessor}{\#define TIM\_TI1SELECTION\_XORCOMBINATION     (TIM\_CR2\_TI1S)}}
\DoxyCodeLine{872 }
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define IS\_TIM\_TI1SELECTION(TI1SELECTION)   (((TI1SELECTION) == TIM\_TI1SELECTION\_CH1) || \(\backslash\)}}
\DoxyCodeLine{874 \textcolor{preprocessor}{                                             ((TI1SELECTION) == TIM\_TI1SELECTION\_XORCOMBINATION))}}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define TIM\_DMABase\_CR1                    (0x00000000)}}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define TIM\_DMABase\_CR2                    (0x00000001)}}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define TIM\_DMABase\_SMCR                   (0x00000002)}}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define TIM\_DMABase\_DIER                   (0x00000003)}}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#define TIM\_DMABase\_SR                     (0x00000004)}}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define TIM\_DMABase\_EGR                    (0x00000005)}}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCMR1                  (0x00000006)}}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCMR2                  (0x00000007)}}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCER                   (0x00000008)}}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define TIM\_DMABase\_CNT                    (0x00000009)}}
\DoxyCodeLine{892 \textcolor{preprocessor}{\#define TIM\_DMABase\_PSC                    (0x0000000A)}}
\DoxyCodeLine{893 \textcolor{preprocessor}{\#define TIM\_DMABase\_ARR                    (0x0000000B)}}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define TIM\_DMABase\_RCR                    (0x0000000C)}}
\DoxyCodeLine{895 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCR1                   (0x0000000D)}}
\DoxyCodeLine{896 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCR2                   (0x0000000E)}}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCR3                   (0x0000000F)}}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#define TIM\_DMABase\_CCR4                   (0x00000010)}}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define TIM\_DMABase\_BDTR                   (0x00000011)}}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define TIM\_DMABase\_DCR                    (0x00000012)}}
\DoxyCodeLine{901 \textcolor{preprocessor}{\#define TIM\_DMABase\_OR                     (0x00000013)}}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_BASE(BASE) (((BASE) == TIM\_DMABase\_CR1) || \(\backslash\)}}
\DoxyCodeLine{903 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_CR2) || \(\backslash\)}}
\DoxyCodeLine{904 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_SMCR) || \(\backslash\)}}
\DoxyCodeLine{905 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_DIER) || \(\backslash\)}}
\DoxyCodeLine{906 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_SR) || \(\backslash\)}}
\DoxyCodeLine{907 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_EGR) || \(\backslash\)}}
\DoxyCodeLine{908 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_CCMR1) || \(\backslash\)}}
\DoxyCodeLine{909 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_CCMR2) || \(\backslash\)}}
\DoxyCodeLine{910 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_CCER) || \(\backslash\)}}
\DoxyCodeLine{911 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_CNT) || \(\backslash\)}}
\DoxyCodeLine{912 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_PSC) || \(\backslash\)}}
\DoxyCodeLine{913 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_ARR) || \(\backslash\)}}
\DoxyCodeLine{914 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_RCR) || \(\backslash\)}}
\DoxyCodeLine{915 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_CCR1) || \(\backslash\)}}
\DoxyCodeLine{916 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_CCR2) || \(\backslash\)}}
\DoxyCodeLine{917 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_CCR3) || \(\backslash\)}}
\DoxyCodeLine{918 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_CCR4) || \(\backslash\)}}
\DoxyCodeLine{919 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_BDTR) || \(\backslash\)}}
\DoxyCodeLine{920 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_DCR) || \(\backslash\)}}
\DoxyCodeLine{921 \textcolor{preprocessor}{                               ((BASE) == TIM\_DMABase\_OR))}}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_1Transfer           (0x00000000)}}
\DoxyCodeLine{930 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_2Transfers          (0x00000100)}}
\DoxyCodeLine{931 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_3Transfers          (0x00000200)}}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_4Transfers          (0x00000300)}}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_5Transfers          (0x00000400)}}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_6Transfers          (0x00000500)}}
\DoxyCodeLine{935 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_7Transfers          (0x00000600)}}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_8Transfers          (0x00000700)}}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_9Transfers          (0x00000800)}}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_10Transfers         (0x00000900)}}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_11Transfers         (0x00000A00)}}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_12Transfers         (0x00000B00)}}
\DoxyCodeLine{941 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_13Transfers         (0x00000C00)}}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_14Transfers         (0x00000D00)}}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_15Transfers         (0x00000E00)}}
\DoxyCodeLine{944 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_16Transfers         (0x00000F00)}}
\DoxyCodeLine{945 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_17Transfers         (0x00001000)}}
\DoxyCodeLine{946 \textcolor{preprocessor}{\#define TIM\_DMABurstLength\_18Transfers         (0x00001100)}}
\DoxyCodeLine{947 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_LENGTH(LENGTH) (((LENGTH) == TIM\_DMABurstLength\_1Transfer) || \(\backslash\)}}
\DoxyCodeLine{948 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_2Transfers) || \(\backslash\)}}
\DoxyCodeLine{949 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_3Transfers) || \(\backslash\)}}
\DoxyCodeLine{950 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_4Transfers) || \(\backslash\)}}
\DoxyCodeLine{951 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_5Transfers) || \(\backslash\)}}
\DoxyCodeLine{952 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_6Transfers) || \(\backslash\)}}
\DoxyCodeLine{953 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_7Transfers) || \(\backslash\)}}
\DoxyCodeLine{954 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_8Transfers) || \(\backslash\)}}
\DoxyCodeLine{955 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_9Transfers) || \(\backslash\)}}
\DoxyCodeLine{956 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_10Transfers) || \(\backslash\)}}
\DoxyCodeLine{957 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_11Transfers) || \(\backslash\)}}
\DoxyCodeLine{958 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_12Transfers) || \(\backslash\)}}
\DoxyCodeLine{959 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_13Transfers) || \(\backslash\)}}
\DoxyCodeLine{960 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_14Transfers) || \(\backslash\)}}
\DoxyCodeLine{961 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_15Transfers) || \(\backslash\)}}
\DoxyCodeLine{962 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_16Transfers) || \(\backslash\)}}
\DoxyCodeLine{963 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_17Transfers) || \(\backslash\)}}
\DoxyCodeLine{964 \textcolor{preprocessor}{                                   ((LENGTH) == TIM\_DMABurstLength\_18Transfers))}}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define IS\_TIM\_IC\_FILTER(ICFILTER) ((ICFILTER) <= 0xF) }}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_UPDATE                ((uint16\_t) 0x0)       }}
\DoxyCodeLine{981 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_CC1                   ((uint16\_t) 0x1)       }}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_CC2                   ((uint16\_t) 0x2)       }}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_CC3                   ((uint16\_t) 0x3)       }}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_CC4                   ((uint16\_t) 0x4)       }}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_COMMUTATION           ((uint16\_t) 0x5)       }}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define TIM\_DMA\_ID\_TRIGGER               ((uint16\_t) 0x6)       }}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define TIM\_CCx\_ENABLE                   ((uint32\_t)0x0001)}}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define TIM\_CCx\_DISABLE                  ((uint32\_t)0x0000)}}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define TIM\_CCxN\_ENABLE                  ((uint32\_t)0x0004)}}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define TIM\_CCxN\_DISABLE                 ((uint32\_t)0x0000)}}
\DoxyCodeLine{1006 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1007 }
\DoxyCodeLine{1012 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>State = HAL\_TIM\_STATE\_RESET)}}
\DoxyCodeLine{1013 }
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ENABLE(\_\_HANDLE\_\_)                 ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1|=(TIM\_CR1\_CEN))}}
\DoxyCodeLine{1020 }
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_MOE\_ENABLE(\_\_HANDLE\_\_)             ((\_\_HANDLE\_\_)-\/>Instance-\/>BDTR|=(TIM\_BDTR\_MOE))}}
\DoxyCodeLine{1027 }
\DoxyCodeLine{1028 }
\DoxyCodeLine{1029 \textcolor{comment}{/* The counter of a timer instance is disabled only if all the CCx and CCxN}}
\DoxyCodeLine{1030 \textcolor{comment}{   channels have been disabled */}}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define CCER\_CCxE\_MASK ((uint32\_t)(TIM\_CCER\_CC1E | TIM\_CCER\_CC2E | TIM\_CCER\_CC3E | TIM\_CCER\_CC4E))}}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define CCER\_CCxNE\_MASK ((uint32\_t)(TIM\_CCER\_CC1NE | TIM\_CCER\_CC2NE | TIM\_CCER\_CC3NE))}}
\DoxyCodeLine{1033 }
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DISABLE(\_\_HANDLE\_\_) \(\backslash\)}}
\DoxyCodeLine{1040 \textcolor{preprocessor}{                        do \{ \(\backslash\)}}
\DoxyCodeLine{1041 \textcolor{preprocessor}{                          if (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \& CCER\_CCxE\_MASK) == 0) \(\backslash\)}}
\DoxyCodeLine{1042 \textcolor{preprocessor}{                          \{ \(\backslash\)}}
\DoxyCodeLine{1043 \textcolor{preprocessor}{                            if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \& CCER\_CCxNE\_MASK) == 0) \(\backslash\)}}
\DoxyCodeLine{1044 \textcolor{preprocessor}{                            \{ \(\backslash\)}}
\DoxyCodeLine{1045 \textcolor{preprocessor}{                              (\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \&= \string~(TIM\_CR1\_CEN); \(\backslash\)}}
\DoxyCodeLine{1046 \textcolor{preprocessor}{                            \} \(\backslash\)}}
\DoxyCodeLine{1047 \textcolor{preprocessor}{                          \} \(\backslash\)}}
\DoxyCodeLine{1048 \textcolor{preprocessor}{                        \} while(0)}}
\DoxyCodeLine{1049 }
\DoxyCodeLine{1050 \textcolor{comment}{/* The Main Output of a timer instance is disabled only if all the CCx and CCxN}}
\DoxyCodeLine{1051 \textcolor{comment}{   channels have been disabled */}}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_MOE\_DISABLE(\_\_HANDLE\_\_) \(\backslash\)}}
\DoxyCodeLine{1058 \textcolor{preprocessor}{                        do \{ \(\backslash\)}}
\DoxyCodeLine{1059 \textcolor{preprocessor}{                          if (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \& CCER\_CCxE\_MASK) == 0) \(\backslash\)}}
\DoxyCodeLine{1060 \textcolor{preprocessor}{                          \{ \(\backslash\)}}
\DoxyCodeLine{1061 \textcolor{preprocessor}{                            if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER \& CCER\_CCxNE\_MASK) == 0) \(\backslash\)}}
\DoxyCodeLine{1062 \textcolor{preprocessor}{                            \{ \(\backslash\)}}
\DoxyCodeLine{1063 \textcolor{preprocessor}{                              (\_\_HANDLE\_\_)-\/>Instance-\/>BDTR \&= \string~(TIM\_BDTR\_MOE); \(\backslash\)}}
\DoxyCodeLine{1064 \textcolor{preprocessor}{                            \} \(\backslash\)}}
\DoxyCodeLine{1065 \textcolor{preprocessor}{                          \} \(\backslash\)}}
\DoxyCodeLine{1066 \textcolor{preprocessor}{                        \} while(0)}}
\DoxyCodeLine{1067 }
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ENABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)    ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER |= (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ENABLE\_DMA(\_\_HANDLE\_\_, \_\_DMA\_\_)         ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER |= (\_\_DMA\_\_))}}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DISABLE\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)   ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER \&= \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1071 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DISABLE\_DMA(\_\_HANDLE\_\_, \_\_DMA\_\_)        ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER \&= \string~(\_\_DMA\_\_))}}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_)          (((\_\_HANDLE\_\_)-\/>Instance-\/>SR \&(\_\_FLAG\_\_)) == (\_\_FLAG\_\_))}}
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_CLEAR\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_)        ((\_\_HANDLE\_\_)-\/>Instance-\/>SR \&= \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{1074 }
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GET\_ITSTATUS(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_) ((((\_\_HANDLE\_\_)-\/>Instance-\/>DIER \& (\_\_INTERRUPT\_\_)) == (\_\_INTERRUPT\_\_)) ? SET : RESET)}}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_CLEAR\_IT(\_\_HANDLE\_\_, \_\_INTERRUPT\_\_)     ((\_\_HANDLE\_\_)-\/>Instance-\/>SR \&= \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{1077 }
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_DIRECTION\_STATUS(\_\_HANDLE\_\_)            (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \&(TIM\_CR1\_DIR)) == (TIM\_CR1\_DIR))}}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_PRESCALER (\_\_HANDLE\_\_, \_\_PRESC\_\_)       ((\_\_HANDLE\_\_)-\/>Instance-\/>PSC |= (\_\_PRESC\_\_))}}
\DoxyCodeLine{1080 }
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SetICPrescalerValue(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_ICPSC\_\_) \(\backslash\)}}
\DoxyCodeLine{1082 \textcolor{preprocessor}{(((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= (\_\_ICPSC\_\_)) :\(\backslash\)}}
\DoxyCodeLine{1083 \textcolor{preprocessor}{ ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 |= ((\_\_ICPSC\_\_) << 8)) :\(\backslash\)}}
\DoxyCodeLine{1084 \textcolor{preprocessor}{ ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= (\_\_ICPSC\_\_)) :\(\backslash\)}}
\DoxyCodeLine{1085 \textcolor{preprocessor}{ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 |= ((\_\_ICPSC\_\_) << 8)))}}
\DoxyCodeLine{1086 }
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_ResetICPrescalerValue(\_\_HANDLE\_\_, \_\_CHANNEL\_\_) \(\backslash\)}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{(((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= (uint16\_t)\string~TIM\_CCMR1\_IC1PSC) :\(\backslash\)}}
\DoxyCodeLine{1089 \textcolor{preprocessor}{ ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \&= (uint16\_t)\string~TIM\_CCMR1\_IC2PSC) :\(\backslash\)}}
\DoxyCodeLine{1090 \textcolor{preprocessor}{ ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= (uint16\_t)\string~TIM\_CCMR2\_IC3PSC) :\(\backslash\)}}
\DoxyCodeLine{1091 \textcolor{preprocessor}{ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \&= (uint16\_t)\string~TIM\_CCMR2\_IC4PSC))}}
\DoxyCodeLine{1092 }
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SetCompare(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_COMPARE\_\_) \(\backslash\)}}
\DoxyCodeLine{1107 \textcolor{preprocessor}{(*(\_\_IO uint32\_t *)(\&((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1) + ((\_\_CHANNEL\_\_) >> 2)) = (\_\_COMPARE\_\_))}}
\DoxyCodeLine{1108 }
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GetCompare(\_\_HANDLE\_\_, \_\_CHANNEL\_\_) \(\backslash\)}}
\DoxyCodeLine{1121 \textcolor{preprocessor}{  (*(\_\_IO uint32\_t *)(\&((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1) + ((\_\_CHANNEL\_\_) >> 2)))}}
\DoxyCodeLine{1122 }
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SetCounter(\_\_HANDLE\_\_, \_\_COUNTER\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT = (\_\_COUNTER\_\_))}}
\DoxyCodeLine{1130 }
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GetCounter(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT)}}
\DoxyCodeLine{1137 }
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SetAutoreload(\_\_HANDLE\_\_, \_\_AUTORELOAD\_\_)                  \(\backslash\)}}
\DoxyCodeLine{1146 \textcolor{preprocessor}{                        do\{                                                  \(\backslash\)}}
\DoxyCodeLine{1147 \textcolor{preprocessor}{                            (\_\_HANDLE\_\_)-\/>Instance-\/>ARR = (\_\_AUTORELOAD\_\_);  \(\backslash\)}}
\DoxyCodeLine{1148 \textcolor{preprocessor}{                            (\_\_HANDLE\_\_)-\/>Init.Period = (\_\_AUTORELOAD\_\_);    \(\backslash\)}}
\DoxyCodeLine{1149 \textcolor{preprocessor}{                          \} while(0)}}
\DoxyCodeLine{1155 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GetAutoreload(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>ARR)}}
\DoxyCodeLine{1156 }
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SetClockDivision(\_\_HANDLE\_\_, \_\_CKD\_\_) \(\backslash\)}}
\DoxyCodeLine{1169 \textcolor{preprocessor}{                        do\{                                                             \(\backslash\)}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{                              (\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \&= (uint16\_t)(\string~TIM\_CR1\_CKD);  \(\backslash\)}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{                              (\_\_HANDLE\_\_)-\/>Instance-\/>CR1 |= (\_\_CKD\_\_);                 \(\backslash\)}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{                              (\_\_HANDLE\_\_)-\/>Init.ClockDivision = (\_\_CKD\_\_);             \(\backslash\)}}
\DoxyCodeLine{1173 \textcolor{preprocessor}{                          \} while(0)}}
\DoxyCodeLine{1179 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GetClockDivision(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1 \& TIM\_CR1\_CKD)}}
\DoxyCodeLine{1180 }
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_SetICPrescaler(\_\_HANDLE\_\_, \_\_CHANNEL\_\_, \_\_ICPSC\_\_) \(\backslash\)}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{                        do\{                                                    \(\backslash\)}}
\DoxyCodeLine{1201 \textcolor{preprocessor}{                              \_\_HAL\_TIM\_ResetICPrescalerValue((\_\_HANDLE\_\_), (\_\_CHANNEL\_\_));  \(\backslash\)}}
\DoxyCodeLine{1202 \textcolor{preprocessor}{                              \_\_HAL\_TIM\_SetICPrescalerValue((\_\_HANDLE\_\_), (\_\_CHANNEL\_\_), (\_\_ICPSC\_\_)); \(\backslash\)}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{                          \} while(0)}}
\DoxyCodeLine{1204 }
\DoxyCodeLine{1216 \textcolor{preprocessor}{\#define \_\_HAL\_TIM\_GetICPrescaler(\_\_HANDLE\_\_, \_\_CHANNEL\_\_)  \(\backslash\)}}
\DoxyCodeLine{1217 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_1) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \& TIM\_CCMR1\_IC1PSC) :\(\backslash\)}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_2) ? (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1 \& TIM\_CCMR1\_IC2PSC) >> 8) :\(\backslash\)}}
\DoxyCodeLine{1219 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == TIM\_CHANNEL\_3) ? ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \& TIM\_CCMR2\_IC3PSC) :\(\backslash\)}}
\DoxyCodeLine{1220 \textcolor{preprocessor}{   (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2 \& TIM\_CCMR2\_IC4PSC)) >> 8)}}
\DoxyCodeLine{1225 \textcolor{comment}{/* Include TIM HAL Extension module */}}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__tim__ex_8h}{stm32f4xx\_hal\_tim\_ex.h}}"{}}}
\DoxyCodeLine{1227 }
\DoxyCodeLine{1228 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1229 }
\DoxyCodeLine{1230 \textcolor{comment}{/* Time Base functions ********************************************************/}}
\DoxyCodeLine{1231 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1232 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1233 \textcolor{keywordtype}{void} HAL\_TIM\_Base\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1234 \textcolor{keywordtype}{void} HAL\_TIM\_Base\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1235 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{1236 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1237 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1238 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{1239 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1240 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1241 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{1242 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{1243 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Base\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1244 }
\DoxyCodeLine{1245 \textcolor{comment}{/* Timer Output Compare functions **********************************************/}}
\DoxyCodeLine{1246 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1247 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1248 \textcolor{keywordtype}{void} HAL\_TIM\_OC\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1249 \textcolor{keywordtype}{void} HAL\_TIM\_OC\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1250 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{1251 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1252 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1253 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{1254 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1255 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1256 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{1257 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{1258 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1259 }
\DoxyCodeLine{1260 \textcolor{comment}{/* Timer PWM functions *********************************************************/}}
\DoxyCodeLine{1261 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1262 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1263 \textcolor{keywordtype}{void} HAL\_TIM\_PWM\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1264 \textcolor{keywordtype}{void} HAL\_TIM\_PWM\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1265 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{1266 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1267 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1268 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{1269 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1270 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1271 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{1272 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{1273 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1274 }
\DoxyCodeLine{1275 \textcolor{comment}{/* Timer Input Capture functions ***********************************************/}}
\DoxyCodeLine{1276 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1277 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1278 \textcolor{keywordtype}{void} HAL\_TIM\_IC\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1279 \textcolor{keywordtype}{void} HAL\_TIM\_IC\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1280 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{1281 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1282 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1283 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{1284 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1285 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1286 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{1287 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length);}
\DoxyCodeLine{1288 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1289 }
\DoxyCodeLine{1290 \textcolor{comment}{/* Timer One Pulse functions ***************************************************/}}
\DoxyCodeLine{1291 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OnePulseMode);}
\DoxyCodeLine{1292 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1293 \textcolor{keywordtype}{void} HAL\_TIM\_OnePulse\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1294 \textcolor{keywordtype}{void} HAL\_TIM\_OnePulse\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1295 \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{1296 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{1297 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{1298 }
\DoxyCodeLine{1299 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{1300 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{1301 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel);}
\DoxyCodeLine{1302 }
\DoxyCodeLine{1303 \textcolor{comment}{/* Timer Encoder functions *****************************************************/}}
\DoxyCodeLine{1304 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Init(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,  \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\_Encoder\_InitTypeDef}}* sConfig);}
\DoxyCodeLine{1305 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_DeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1306 \textcolor{keywordtype}{void} HAL\_TIM\_Encoder\_MspInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1307 \textcolor{keywordtype}{void} HAL\_TIM\_Encoder\_MspDeInit(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1308  \textcolor{comment}{/* Blocking mode: Polling */}}
\DoxyCodeLine{1309 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Start(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1310 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Stop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1311 \textcolor{comment}{/* Non-\/Blocking mode: Interrupt */}}
\DoxyCodeLine{1312 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Start\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1313 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Stop\_IT(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1314 \textcolor{comment}{/* Non-\/Blocking mode: DMA */}}
\DoxyCodeLine{1315 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Start\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData1, uint32\_t *pData2, uint16\_t Length);}
\DoxyCodeLine{1316 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_Encoder\_Stop\_DMA(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1317 }
\DoxyCodeLine{1318 \textcolor{comment}{/* Interrupt Handler functions  **********************************************/}}
\DoxyCodeLine{1319 \textcolor{keywordtype}{void} HAL\_TIM\_IRQHandler(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1320 }
\DoxyCodeLine{1321 \textcolor{comment}{/* Control functions  *********************************************************/}}
\DoxyCodeLine{1322 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OC\_ConfigChannel(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}}* sConfig, uint32\_t Channel);}
\DoxyCodeLine{1323 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_PWM\_ConfigChannel(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}}* sConfig, uint32\_t Channel);}
\DoxyCodeLine{1324 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_IC\_ConfigChannel(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\_IC\_InitTypeDef}}* sConfig, uint32\_t Channel);}
\DoxyCodeLine{1325 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_OnePulse\_ConfigChannel(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\_OnePulse\_InitTypeDef}}* sConfig, uint32\_t OutputChannel,  uint32\_t InputChannel);}
\DoxyCodeLine{1326 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_ConfigOCrefClear(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\_ClearInputConfigTypeDef}} * sClearInputConfig, uint32\_t Channel);}
\DoxyCodeLine{1327 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_ConfigClockSource(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\_ClockConfigTypeDef}} * sClockSourceConfig);    }
\DoxyCodeLine{1328 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_ConfigTI1Input(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t TI1\_Selection);}
\DoxyCodeLine{1329 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_SlaveConfigSynchronization(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\_SlaveConfigTypeDef}} * sSlaveConfig);}
\DoxyCodeLine{1330 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_DMABurst\_WriteStart(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress, uint32\_t BurstRequestSrc, \(\backslash\)}
\DoxyCodeLine{1331                                               uint32\_t  *BurstBuffer, uint32\_t  BurstLength);}
\DoxyCodeLine{1332 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_DMABurst\_WriteStop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstRequestSrc);}
\DoxyCodeLine{1333 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_DMABurst\_ReadStart(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstBaseAddress, uint32\_t BurstRequestSrc, \(\backslash\)}
\DoxyCodeLine{1334                                               uint32\_t  *BurstBuffer, uint32\_t  BurstLength);}
\DoxyCodeLine{1335 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_DMABurst\_ReadStop(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t BurstRequestSrc);}
\DoxyCodeLine{1336 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIM\_GenerateEvent(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t EventSource);}
\DoxyCodeLine{1337 uint32\_t HAL\_TIM\_ReadCapturedValue(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel);}
\DoxyCodeLine{1338 }
\DoxyCodeLine{1339 \textcolor{comment}{/* Callback in non blocking modes (Interrupt and DMA) *************************/}}
\DoxyCodeLine{1340 \textcolor{keywordtype}{void} HAL\_TIM\_PeriodElapsedCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1341 \textcolor{keywordtype}{void} HAL\_TIM\_OC\_DelayElapsedCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1342 \textcolor{keywordtype}{void} HAL\_TIM\_IC\_CaptureCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1343 \textcolor{keywordtype}{void} HAL\_TIM\_PWM\_PulseFinishedCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1344 \textcolor{keywordtype}{void} HAL\_TIM\_TriggerCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1345 \textcolor{keywordtype}{void} HAL\_TIM\_ErrorCallback(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1346 }
\DoxyCodeLine{1347 \textcolor{comment}{/* Peripheral State functions  **************************************************/}}
\DoxyCodeLine{1348 \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} HAL\_TIM\_Base\_GetState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1349 \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} HAL\_TIM\_OC\_GetState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1350 \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} HAL\_TIM\_PWM\_GetState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1351 \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} HAL\_TIM\_IC\_GetState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1352 \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} HAL\_TIM\_OnePulse\_GetState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1353 \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} HAL\_TIM\_Encoder\_GetState(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim);}
\DoxyCodeLine{1354 }
\DoxyCodeLine{1355 \textcolor{keywordtype}{void} TIM\_Base\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\_Base\_InitTypeDef}} *Structure);}
\DoxyCodeLine{1356 \textcolor{keywordtype}{void} TIM\_TI1\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection, uint32\_t TIM\_ICFilter);}
\DoxyCodeLine{1357 \textcolor{keywordtype}{void} TIM\_OC2\_SetConfig(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} *OC\_Config);}
\DoxyCodeLine{1358 \textcolor{keywordtype}{void} HAL\_TIM\_DMADelayPulseCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{1359 \textcolor{keywordtype}{void} HAL\_TIM\_DMAError(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{1360 \textcolor{keywordtype}{void} HAL\_TIM\_DMACaptureCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{1361 \textcolor{keywordtype}{void} TIM\_CCxChannelCmd(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}* TIMx, uint32\_t Channel, uint32\_t ChannelState);}
\DoxyCodeLine{1362 }
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{1372 \}}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1374 }
\DoxyCodeLine{1375 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F4xx\_HAL\_TIM\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1376 }
\DoxyCodeLine{1377 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
