From: Zhen Zhang <atacs-bugs@vlsigroup.ece.utah.edu>
To: zhen.zhang@utah.edu
Subject: Re: FEATURE: In VHDL compiler, replace "maybe" by "true" in the enabling condition (PR#6323)
Date: Tue Sep 15 05:59:16 2015

Fixed. Closing.