/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire [17:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [50:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = { celloutsig_1_2z[11:1], celloutsig_1_10z } + celloutsig_1_3z[13:2];
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_16z } + { celloutsig_1_5z[1], celloutsig_1_8z, celloutsig_1_15z };
  assign celloutsig_0_2z = { celloutsig_0_1z[9:3], celloutsig_0_1z[10:1], 1'h1 } + { celloutsig_0_1z[9:4], celloutsig_0_1z[10:1], 1'h1, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[151:147] + in_data[130:126];
  assign celloutsig_1_1z = in_data[130:125] + in_data[166:161];
  assign celloutsig_1_2z = in_data[125:113] + in_data[109:97];
  assign celloutsig_1_3z = { celloutsig_1_2z[9:3], celloutsig_1_1z, celloutsig_1_1z } + { celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_4z = celloutsig_1_1z + celloutsig_1_2z[12:7];
  assign celloutsig_1_5z = celloutsig_1_2z[3:1] + in_data[186:184];
  assign celloutsig_0_3z = celloutsig_0_2z[11:8] + in_data[93:90];
  assign celloutsig_1_7z = { celloutsig_1_4z[3:1], celloutsig_1_5z } + celloutsig_1_4z;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_0_2z[16], celloutsig_0_7z[16:9], celloutsig_0_11z };
  assign celloutsig_0_0z = ! in_data[47:40];
  assign celloutsig_1_10z = ! celloutsig_1_7z[5:3];
  assign celloutsig_1_16z = ! { in_data[137:106], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = ! { celloutsig_1_5z[2:1], celloutsig_1_10z };
  assign celloutsig_0_5z = ! in_data[51:49];
  assign celloutsig_0_6z = ! { celloutsig_0_2z[2:1], celloutsig_0_0z };
  assign celloutsig_0_11z = ! in_data[76:73];
  assign celloutsig_0_13z = ! celloutsig_0_2z[14:12];
  assign celloutsig_0_26z = ! celloutsig_0_2z[6:3];
  assign celloutsig_1_6z = ! celloutsig_1_2z[5:2];
  assign celloutsig_1_9z = ! celloutsig_1_3z[12:10];
  assign celloutsig_1_11z = { celloutsig_1_3z[18:15], celloutsig_1_5z, celloutsig_1_1z } ~^ celloutsig_1_3z[12:0];
  assign celloutsig_0_22z = { celloutsig_0_2z[4:2], celloutsig_0_13z, celloutsig_0_0z } ~^ in_data[74:70];
  assign celloutsig_1_8z = in_data[161:154] ~^ { celloutsig_1_3z[13:7], celloutsig_1_6z };
  assign celloutsig_0_7z[12] = ~ celloutsig_0_2z[11];
  assign celloutsig_0_7z[40] = ~ celloutsig_0_1z[4];
  assign out_data[32] = ~ celloutsig_0_9z[0];
  assign celloutsig_0_1z[10:1] = in_data[18:9] ~^ { in_data[33:25], celloutsig_0_0z };
  assign { celloutsig_0_7z[46], celloutsig_0_7z[33], celloutsig_0_7z[45], celloutsig_0_7z[32], celloutsig_0_7z[44], celloutsig_0_7z[31], celloutsig_0_7z[43], celloutsig_0_7z[30], celloutsig_0_7z[42], celloutsig_0_7z[29], celloutsig_0_7z[41], celloutsig_0_7z[27:26], celloutsig_0_7z[39:38], celloutsig_0_7z[25], celloutsig_0_7z[37], celloutsig_0_7z[24], celloutsig_0_7z[34], celloutsig_0_7z[19:18], celloutsig_0_7z[16:13], celloutsig_0_7z[11:1], celloutsig_0_7z[50:48], celloutsig_0_7z[35], celloutsig_0_7z[22], celloutsig_0_7z[20] } = { celloutsig_0_1z[10], celloutsig_0_1z[10:9], celloutsig_0_1z[9:8], celloutsig_0_1z[8:7], celloutsig_0_1z[7:6], celloutsig_0_1z[6:3], celloutsig_0_1z[3:2], celloutsig_0_1z[2:1], celloutsig_0_1z[1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z[17], celloutsig_0_2z[15:12], celloutsig_0_2z[10:0], in_data[41], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ~^ { celloutsig_0_1z[6:5], celloutsig_0_1z[5:4], celloutsig_0_1z[4:3], celloutsig_0_1z[3:2], celloutsig_0_1z[2:1], celloutsig_0_6z, celloutsig_0_1z[10:9], celloutsig_0_5z, celloutsig_0_1z[10], celloutsig_0_1z[8], celloutsig_0_1z[9], celloutsig_0_1z[7:6], celloutsig_0_1z[2:1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z[10:1], celloutsig_0_1z[10:7], celloutsig_0_1z[5], celloutsig_0_1z[3] };
  assign { celloutsig_0_9z[8:2], celloutsig_0_9z[0] } = { celloutsig_0_7z[40:37], celloutsig_0_1z[8], celloutsig_0_7z[35:34], celloutsig_0_5z } ~^ { celloutsig_0_7z[19:18], celloutsig_0_2z[16], celloutsig_0_7z[16:13], celloutsig_0_7z[11] };
  assign { out_data[40:33], out_data[50:41] } = { celloutsig_0_9z[8:2], celloutsig_0_2z[11], celloutsig_0_2z[9:0] } ~^ { _00_[7:0], celloutsig_0_1z[10:9], celloutsig_0_6z, celloutsig_0_22z, _00_[9:8] };
  assign celloutsig_0_1z[0] = 1'h1;
  assign { celloutsig_0_7z[36], celloutsig_0_7z[28], celloutsig_0_7z[23], celloutsig_0_7z[21], celloutsig_0_7z[17], celloutsig_0_7z[0] } = { celloutsig_0_1z[8], celloutsig_0_1z[5], celloutsig_0_1z[6], celloutsig_0_7z[40], celloutsig_0_2z[16], celloutsig_0_5z };
  assign celloutsig_0_9z[1] = celloutsig_0_2z[11];
  assign { out_data[128], out_data[116:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z };
endmodule
