

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Mon May 01 11:47:13 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4321
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 09/02/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4321 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     
    48                           ; #config settings
    49                           
    50                           	psect	cinit
    51   001FFA                     __pcinit:
    52                           	callstack 0
    53   001FFA                     start_initialization:
    54                           	callstack 0
    55   001FFA                     __initialization:
    56                           	callstack 0
    57   001FFA                     end_of_initialization:
    58                           	callstack 0
    59   001FFA                     __end_of__initialization:
    60                           	callstack 0
    61   001FFA  0100               	movlb	0
    62   001FFC  EFFB  F00F         	goto	_main	;jump to C main() function
    63                           
    64                           	psect	cstackCOMRAM
    65   000000                     __pcstackCOMRAM:
    66                           	callstack 0
    67   000000                     
    68                           ; 1 bytes @ 0x0
    69 ;;
    70 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    71 ;;
    72 ;; *************** function _main *****************
    73 ;; Defined at:
    74 ;;		line 11 in file "main.c"
    75 ;; Parameters:    Size  Location     Type
    76 ;;		None
    77 ;; Auto vars:     Size  Location     Type
    78 ;;		None
    79 ;; Return value:  Size  Location     Type
    80 ;;                  1    wreg      void 
    81 ;; Registers used:
    82 ;;		None
    83 ;; Tracked objects:
    84 ;;		On entry : 0/0
    85 ;;		On exit  : 0/0
    86 ;;		Unchanged: 0/0
    87 ;; Data sizes:     COMRAM   BANK0   BANK1
    88 ;;      Params:         0       0       0
    89 ;;      Locals:         0       0       0
    90 ;;      Temps:          0       0       0
    91 ;;      Totals:         0       0       0
    92 ;;Total ram usage:        0 bytes
    93 ;; This function calls:
    94 ;;		Nothing
    95 ;; This function is called by:
    96 ;;		Startup code after reset
    97 ;; This function uses a non-reentrant model
    98 ;;
    99                           
   100                           	psect	text0
   101   001FF6                     __ptext0:
   102                           	callstack 0
   103   001FF6                     _main:
   104                           	callstack 31
   105   001FF6  EF00  F000         	goto	start
   106   001FFA                     __end_of_main:
   107                           	callstack 0
   108   000000                     
   109                           	psect	rparam
   110   000000                     
   111                           	psect	idloc
   112                           
   113                           ;Config register IDLOC0 @ 0x200000
   114                           ;	unspecified, using default values
   115   200000                     	org	2097152
   116   200000  FF                 	db	255
   117                           
   118                           ;Config register IDLOC1 @ 0x200001
   119                           ;	unspecified, using default values
   120   200001                     	org	2097153
   121   200001  FF                 	db	255
   122                           
   123                           ;Config register IDLOC2 @ 0x200002
   124                           ;	unspecified, using default values
   125   200002                     	org	2097154
   126   200002  FF                 	db	255
   127                           
   128                           ;Config register IDLOC3 @ 0x200003
   129                           ;	unspecified, using default values
   130   200003                     	org	2097155
   131   200003  FF                 	db	255
   132                           
   133                           ;Config register IDLOC4 @ 0x200004
   134                           ;	unspecified, using default values
   135   200004                     	org	2097156
   136   200004  FF                 	db	255
   137                           
   138                           ;Config register IDLOC5 @ 0x200005
   139                           ;	unspecified, using default values
   140   200005                     	org	2097157
   141   200005  FF                 	db	255
   142                           
   143                           ;Config register IDLOC6 @ 0x200006
   144                           ;	unspecified, using default values
   145   200006                     	org	2097158
   146   200006  FF                 	db	255
   147                           
   148                           ;Config register IDLOC7 @ 0x200007
   149                           ;	unspecified, using default values
   150   200007                     	org	2097159
   151   200007  FF                 	db	255
   152                           
   153                           	psect	config
   154                           
   155                           ; Padding undefined space
   156   300000                     	org	3145728
   157   300000  FF                 	db	255
   158                           
   159                           ;Config register CONFIG1H @ 0x300001
   160                           ;	unspecified, using default values
   161                           ;	Oscillator
   162                           ;	OSC = 0x7, unprogrammed default
   163                           ;	Fail-Safe Clock Monitor Enable bit
   164                           ;	FCMEN = 0x0, unprogrammed default
   165                           ;	Internal/External Oscillator Switchover bit
   166                           ;	IESO = 0x0, unprogrammed default
   167   300001                     	org	3145729
   168   300001  07                 	db	7
   169                           
   170                           ;Config register CONFIG2L @ 0x300002
   171                           ;	unspecified, using default values
   172                           ;	Power-up Timer Enable bit
   173                           ;	PWRT = 0x1, unprogrammed default
   174                           ;	Brown-out Reset Enable bits
   175                           ;	BOR = 0x3, unprogrammed default
   176                           ;	Brown-out Reset Voltage bits
   177                           ;	BORV = 0x3, unprogrammed default
   178   300002                     	org	3145730
   179   300002  1F                 	db	31
   180                           
   181                           ;Config register CONFIG2H @ 0x300003
   182                           ;	unspecified, using default values
   183                           ;	Watchdog Timer Enable bit
   184                           ;	WDT = 0x1, unprogrammed default
   185                           ;	Watchdog Timer Postscale Select bits
   186                           ;	WDTPS = 0xF, unprogrammed default
   187   300003                     	org	3145731
   188   300003  1F                 	db	31
   189                           
   190                           ; Padding undefined space
   191   300004                     	org	3145732
   192   300004  FF                 	db	255
   193                           
   194                           ;Config register CONFIG3H @ 0x300005
   195                           ;	unspecified, using default values
   196                           ;	CCP2 MUX bit
   197                           ;	CCP2MX = 0x1, unprogrammed default
   198                           ;	PORTB A/D Enable bit
   199                           ;	PBADEN = 0x1, unprogrammed default
   200                           ;	Low-Power Timer1 Oscillator Enable bit
   201                           ;	LPT1OSC = 0x0, unprogrammed default
   202                           ;	MCLR Pin Enable bit
   203                           ;	MCLRE = 0x1, unprogrammed default
   204   300005                     	org	3145733
   205   300005  83                 	db	131
   206                           
   207                           ;Config register CONFIG4L @ 0x300006
   208                           ;	unspecified, using default values
   209                           ;	Stack Full/Underflow Reset Enable bit
   210                           ;	STVREN = 0x1, unprogrammed default
   211                           ;	Single-Supply ICSP Enable bit
   212                           ;	LVP = 0x1, unprogrammed default
   213                           ;	Boot Block Size Select bits
   214                           ;	BBSIZ = 0x0, unprogrammed default
   215                           ;	Extended Instruction Set Enable bit
   216                           ;	XINST = 0x0, unprogrammed default
   217                           ;	Background Debugger Enable bit
   218                           ;	DEBUG = 0x1, unprogrammed default
   219   300006                     	org	3145734
   220   300006  85                 	db	133
   221                           
   222                           ; Padding undefined space
   223   300007                     	org	3145735
   224   300007  FF                 	db	255
   225                           
   226                           ;Config register CONFIG5L @ 0x300008
   227                           ;	unspecified, using default values
   228                           ;	Code Protection bit
   229                           ;	CP0 = 0x1, unprogrammed default
   230                           ;	Code Protection bit
   231                           ;	CP1 = 0x1, unprogrammed default
   232   300008                     	org	3145736
   233   300008  03                 	db	3
   234                           
   235                           ;Config register CONFIG5H @ 0x300009
   236                           ;	unspecified, using default values
   237                           ;	Boot Block Code Protection bitProtect Boot
   238                           ;	CPB = 0x1, unprogrammed default
   239                           ;	Data EEPROM Code Protection bit
   240                           ;	CPD = 0x1, unprogrammed default
   241   300009                     	org	3145737
   242   300009  C0                 	db	192
   243                           
   244                           ;Config register CONFIG6L @ 0x30000A
   245                           ;	unspecified, using default values
   246                           ;	Write Protection bit
   247                           ;	WRT0 = 0x1, unprogrammed default
   248                           ;	Write Protection bit
   249                           ;	WRT1 = 0x1, unprogrammed default
   250   30000A                     	org	3145738
   251   30000A  03                 	db	3
   252                           
   253                           ;Config register CONFIG6H @ 0x30000B
   254                           ;	unspecified, using default values
   255                           ;	Configuration Register Write Protection bit
   256                           ;	WRTC = 0x1, unprogrammed default
   257                           ;	Boot Block Write Protection bit
   258                           ;	WRTB = 0x1, unprogrammed default
   259                           ;	Data EEPROM Write Protection bit
   260                           ;	WRTD = 0x1, unprogrammed default
   261   30000B                     	org	3145739
   262   30000B  E0                 	db	224
   263                           
   264                           ;Config register CONFIG7L @ 0x30000C
   265                           ;	unspecified, using default values
   266                           ;	Table Read Protection bit
   267                           ;	EBTR0 = 0x1, unprogrammed default
   268                           ;	Table Read Protection bit
   269                           ;	EBTR1 = 0x1, unprogrammed default
   270   30000C                     	org	3145740
   271   30000C  03                 	db	3
   272                           
   273                           ;Config register CONFIG7H @ 0x30000D
   274                           ;	unspecified, using default values
   275                           ;	Boot Block Table Read Protection bit
   276                           ;	EBTRB = 0x1, unprogrammed default
   277   30000D                     	org	3145741
   278   30000D  40                 	db	64
   279                           tosu	equ	0xFFF
   280                           tosh	equ	0xFFE
   281                           tosl	equ	0xFFD
   282                           stkptr	equ	0xFFC
   283                           pclatu	equ	0xFFB
   284                           pclath	equ	0xFFA
   285                           pcl	equ	0xFF9
   286                           tblptru	equ	0xFF8
   287                           tblptrh	equ	0xFF7
   288                           tblptrl	equ	0xFF6
   289                           tablat	equ	0xFF5
   290                           prodh	equ	0xFF4
   291                           prodl	equ	0xFF3
   292                           indf0	equ	0xFEF
   293                           postinc0	equ	0xFEE
   294                           postdec0	equ	0xFED
   295                           preinc0	equ	0xFEC
   296                           plusw0	equ	0xFEB
   297                           fsr0h	equ	0xFEA
   298                           fsr0l	equ	0xFE9
   299                           wreg	equ	0xFE8
   300                           indf1	equ	0xFE7
   301                           postinc1	equ	0xFE6
   302                           postdec1	equ	0xFE5
   303                           preinc1	equ	0xFE4
   304                           plusw1	equ	0xFE3
   305                           fsr1h	equ	0xFE2
   306                           fsr1l	equ	0xFE1
   307                           bsr	equ	0xFE0
   308                           indf2	equ	0xFDF
   309                           postinc2	equ	0xFDE
   310                           postdec2	equ	0xFDD
   311                           preinc2	equ	0xFDC
   312                           plusw2	equ	0xFDB
   313                           fsr2h	equ	0xFDA
   314                           fsr2l	equ	0xFD9
   315                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
BITBANK0            80      0       0       3        0.0%
BANK0               80      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBIGSFR           80      0       0       7        0.0%
ABS                  0      0       0       8        0.0%
BIGRAM             1FF      0       0       9        0.0%
DATA                 0      0       0      10        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Mon May 01 11:47:13 2023

                      l5 1FF6                      l681 1FF6                     _main 1FF6  
                   start 0000             ___param_bank 0000                    ?_main 0000  
        __initialization 1FFA             __end_of_main 1FFA                   ??_main 0000  
          __activetblptr 0000                   isa$std 0001               __accesstop 0080  
__end_of__initialization 1FFA            ___rparam_used 0001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 1FFA  
                __ramtop 0200                  __ptext0 1FF6     end_of_initialization 1FFA  
    start_initialization 1FFA                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
