// Seed: 3895056747
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    input uwire id_3,
    output supply1 id_4
);
  assign module_1.id_10 = 0;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd82,
    parameter id_10 = 32'd42,
    parameter id_3  = 32'd64,
    parameter id_6  = 32'd97
) (
    input supply1 id_0,
    output uwire _id_1,
    output tri1 id_2[1 'b0 ?  -1 : id_6 : 1 'h0],
    input tri0 _id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wire _id_6[id_1 : id_3],
    output tri1 id_7#(
        .id_9  (-1),
        ._id_10(1),
        .id_11 (1),
        .id_12 (1),
        .id_13 (1),
        .id_14 (1)
    )
);
  wire [-1 : id_10] id_15, id_16;
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_7,
      id_0,
      id_4
  );
endmodule
