assign predict_history = history;

always @(posedge clk or posedge areset) begin
    if (areset)
        history <= 32'b0;
    else if (train_mispredicted)
        history <= {train_history, train_taken};
    else if (predict_valid)
        history <= {history[30:0], predict_taken};
end

endmodule