Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Apr  6 17:52:24 2024
| Host             : LAPTOP-NSS21NBQ running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
| Design           : Top_Student
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.227        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.155        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.013 |        3 |       --- |             --- |
| Slice Logic    |     0.071 |    32447 |       --- |             --- |
|   LUT as Logic |     0.059 |    20552 |     20800 |           98.81 |
|   CARRY4       |     0.012 |     4958 |      8150 |           60.83 |
|   Register     |    <0.001 |     3161 |     41600 |            7.60 |
|   F7/F8 Muxes  |    <0.001 |       17 |     32600 |            0.05 |
|   Others       |     0.000 |      199 |       --- |             --- |
|   BUFG         |     0.000 |       11 |        32 |           34.38 |
| Signals        |     0.066 |    30659 |       --- |             --- |
| DSPs           |     0.003 |       72 |        90 |           80.00 |
| I/O            |     0.002 |       72 |       106 |           67.92 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.227 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.163 |       0.153 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| Top_Student                     |     0.155 |
|   Music                         |    <0.001 |
|     get_fullnote                |    <0.001 |
|   PS2Clk_IOBUF_inst             |     0.000 |
|   PS2Data_IOBUF_inst            |     0.000 |
|   fade_lose_animation           |     0.001 |
|     flexible_clock_module_10    |    <0.001 |
|     flexible_clock_module_25m   |    <0.001 |
|   fade_win_animation            |     0.001 |
|     flexible_clock_module_10    |    <0.001 |
|     flexible_clock_module_25m   |    <0.001 |
|   flexible_clock_module_1000    |    <0.001 |
|   flexible_clock_module_25m     |    <0.001 |
|   flexible_clock_module_6p25m   |    <0.001 |
|   game                          |     0.015 |
|     flexible_clock_1000         |    <0.001 |
|     unit1                       |    <0.001 |
|     unit10                      |    <0.001 |
|     unit2                       |    <0.001 |
|     unit3                       |    <0.001 |
|     unit4                       |     0.001 |
|     unit5                       |     0.002 |
|     unit6                       |    <0.001 |
|     unit7                       |     0.001 |
|     unit8                       |    <0.001 |
|       unit                      |    <0.001 |
|     unit9                       |    <0.001 |
|   game_over_lose_menu           |     0.021 |
|     flexible_clock_module_10    |    <0.001 |
|     flexible_clock_module_25m   |    <0.001 |
|   game_over_win_menu            |     0.019 |
|     flexible_clock_module_10    |    <0.001 |
|     flexible_clock_module_25m   |    <0.001 |
|   nolabel_line110               |    <0.001 |
|   nolabel_line111               |    <0.001 |
|   nolabel_line112               |    <0.001 |
|   nolabel_line113               |    <0.001 |
|   nolabel_line114               |    <0.001 |
|   nolabel_line118               |    <0.001 |
|   nolabel_line123               |     0.028 |
|     flexible_clock_module_1     |    <0.001 |
|     flexible_clock_module_25m   |    <0.001 |
|   nolabel_line129               |     0.025 |
|     flexible_clock_module_1000  |    <0.001 |
|     flexible_clock_module_25m   |    <0.001 |
|   nolabel_line58                |     0.003 |
|   nolabel_line88                |     0.004 |
|     Inst_Ps2Interface           |     0.001 |
|   receive                       |    <0.001 |
|   timer                         |     0.004 |
|     flexible_clock_module_100Hz |    <0.001 |
|     flexible_clock_module_1Hz   |    <0.001 |
|   transmit                      |    <0.001 |
|   u1                            |    <0.001 |
|   unit                          |     0.002 |
|     flexible_clock_module_10Hz  |    <0.001 |
|     flexible_clock_module_10kHz |    <0.001 |
|     flexible_clock_module_1Hz   |    <0.001 |
|     unit                        |    <0.001 |
|   wipe_main_settings            |     0.001 |
|     flexible_clock_module_10    |    <0.001 |
|     flexible_clock_module_25m   |    <0.001 |
|   wipe_settings_main            |     0.001 |
|     flexible_clock_module_10    |    <0.001 |
|     flexible_clock_module_25m   |    <0.001 |
+---------------------------------+-----------+


