// Seed: 3093867686
module module_0 ();
  assign id_0 = 1 == id_0;
  logic id_1;
  always SystemTFIdentifier(id_1);
  reg id_2, id_3, id_4;
  always
    if (1) SystemTFIdentifier(1);
    else begin
      if (1 & id_2 & 1) begin
        @*;
      end else id_2 <= id_4;
    end
  logic id_5;
  logic id_6;
  assign id_0 = 1;
endmodule
`timescale 1 ps / 1ps
