// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_extract_ip_address (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataStreamBuffer1_V_dout,
        dataStreamBuffer1_V_empty_n,
        dataStreamBuffer1_V_read,
        dataStreamBuffer2_V_din,
        dataStreamBuffer2_V_full_n,
        dataStreamBuffer2_V_write,
        arpTableOut_V_V_TREADY,
        arpTableOut_V_V_TDATA,
        arpTableOut_V_V_TVALID,
        regSubNetMask_V,
        regDefaultGateway_V
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st3_fsm2_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_ST_st0_fsm2_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] dataStreamBuffer1_V_dout;
input   dataStreamBuffer1_V_empty_n;
output   dataStreamBuffer1_V_read;
output  [72:0] dataStreamBuffer2_V_din;
input   dataStreamBuffer2_V_full_n;
output   dataStreamBuffer2_V_write;
input   arpTableOut_V_V_TREADY;
output  [31:0] arpTableOut_V_V_TDATA;
output   arpTableOut_V_V_TVALID;
input  [31:0] regSubNetMask_V;
input  [31:0] regDefaultGateway_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataStreamBuffer1_V_read;
reg dataStreamBuffer2_V_write;
reg[31:0] arpTableOut_V_V_TDATA;
reg arpTableOut_V_V_TVALID;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_26;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_37;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm2 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm2_0;
reg    ap_sig_bdd_45;
wire   [0:0] tmp_nbreadreq_fu_86_p3;
reg    ap_sig_bdd_63;
reg   [0:0] tmp_reg_204;
reg    ap_sig_bdd_74;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_80;
reg   [0:0] ap_reg_ppstg_tmp_reg_204_pp0_it1;
reg   [0:0] cond_reg_215;
wire   [0:0] ap_reg_ppstg_cond_reg_215_pp0_it1;
reg   [0:0] or_cond_reg_232;
wire   [0:0] ap_reg_ppstg_or_cond_reg_232_pp0_it1;
reg    ap_sig_ioackin_arpTableOut_V_V_TREADY;
reg    ap_sig_cseq_ST_st3_fsm2_1;
reg    ap_sig_bdd_107;
reg   [1:0] eia_wordCount_V = 2'b00;
reg   [31:0] tmp_V_1_reg_193;
reg   [31:0] ap_reg_ppstg_tmp_V_1_reg_193_pp0_it1;
reg   [31:0] regSubNetMask_V_read_reg_199;
reg   [72:0] tmp15_reg_208;
wire   [0:0] cond_fu_119_p2;
wire   [0:0] tmp_109_fu_125_p3;
wire   [0:0] tmp_23_fu_132_p2;
wire   [31:0] dstIpAddress_V_fu_156_p1;
reg   [31:0] dstIpAddress_V_reg_227;
wire   [0:0] or_cond_fu_181_p2;
wire   [1:0] tmp_24_fu_138_p2;
reg    ap_reg_ioackin_arpTableOut_V_V_TREADY = 1'b0;
wire   [31:0] tmp_s_fu_159_p2;
wire   [31:0] tmp_20_fu_164_p2;
wire   [0:0] tmp_21_fu_169_p2;
wire   [0:0] tmp_22_fu_175_p2;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg   [1:0] ap_NS_fsm2;
reg    ap_sig_bdd_275;
reg    ap_sig_bdd_278;
reg    ap_sig_bdd_280;
reg    ap_sig_bdd_142;




/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// the current state (ap_CS_fsm2) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm2
    if (ap_rst == 1'b1) begin
        ap_CS_fsm2 <= ap_ST_st0_fsm2_0;
    end else begin
        ap_CS_fsm2 <= ap_NS_fsm2;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ioackin_arpTableOut_V_V_TREADY assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_arpTableOut_V_V_TREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_arpTableOut_V_V_TREADY <= ap_const_logic_0;
    end else begin
        if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1)))))) begin
            ap_reg_ioackin_arpTableOut_V_V_TREADY <= ap_const_logic_0;
        end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_1 == arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_1 == arpTableOut_V_V_TREADY)))) begin
            ap_reg_ioackin_arpTableOut_V_V_TREADY <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_142) begin
        if (~(ap_const_lv1_0 == cond_fu_119_p2)) begin
            eia_wordCount_V <= ap_const_lv2_3;
        end else if (ap_sig_bdd_280) begin
            eia_wordCount_V <= ap_const_lv2_0;
        end else if (ap_sig_bdd_278) begin
            eia_wordCount_V <= tmp_24_fu_138_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74 | (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_reg_ppstg_tmp_V_1_reg_193_pp0_it1 <= tmp_V_1_reg_193;
        ap_reg_ppstg_tmp_reg_204_pp0_it1 <= tmp_reg_204;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == tmp_reg_204) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74 | (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        cond_reg_215 <= cond_fu_119_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == tmp_reg_204) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74 | (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~(ap_const_lv1_0 == cond_fu_119_p2))) begin
        dstIpAddress_V_reg_227 <= dstIpAddress_V_fu_156_p1;
        or_cond_reg_232 <= or_cond_fu_181_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        regSubNetMask_V_read_reg_199 <= regSubNetMask_V;
        tmp_V_1_reg_193 <= regDefaultGateway_V;
        tmp_reg_204 <= tmp_nbreadreq_fu_86_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_86_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        tmp15_reg_208 <= dataStreamBuffer1_V_dout;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_tmp_reg_204_pp0_it1 or ap_reg_ppstg_cond_reg_215_pp0_it1 or ap_reg_ppstg_or_cond_reg_232_pp0_it1 or ap_sig_ioackin_arpTableOut_V_V_TREADY or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0 or ap_sig_cseq_ST_st0_fsm2_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_63 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_ppstg_tmp_reg_204_pp0_it1 or ap_reg_ppstg_cond_reg_215_pp0_it1 or ap_reg_ppstg_or_cond_reg_232_pp0_it1 or ap_sig_ioackin_arpTableOut_V_V_TREADY or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_37)
begin
    if (ap_sig_bdd_37) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm2_0 assign process. ///
always @ (ap_sig_bdd_45)
begin
    if (ap_sig_bdd_45) begin
        ap_sig_cseq_ST_st0_fsm2_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm2_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_26)
begin
    if (ap_sig_bdd_26) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_80)
begin
    if (ap_sig_bdd_80) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm2_1 assign process. ///
always @ (ap_sig_bdd_107)
begin
    if (ap_sig_bdd_107) begin
        ap_sig_cseq_ST_st3_fsm2_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm2_1 = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_arpTableOut_V_V_TREADY assign process. ///
always @ (arpTableOut_V_V_TREADY or ap_reg_ioackin_arpTableOut_V_V_TREADY)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_arpTableOut_V_V_TREADY)) begin
        ap_sig_ioackin_arpTableOut_V_V_TREADY = arpTableOut_V_V_TREADY;
    end else begin
        ap_sig_ioackin_arpTableOut_V_V_TREADY = ap_const_logic_1;
    end
end

/// arpTableOut_V_V_TDATA assign process. ///
always @ (ap_reg_ppstg_or_cond_reg_232_pp0_it1 or ap_reg_ppstg_tmp_V_1_reg_193_pp0_it1 or dstIpAddress_V_reg_227 or ap_sig_bdd_275)
begin
    if (ap_sig_bdd_275) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1)) begin
            arpTableOut_V_V_TDATA = dstIpAddress_V_reg_227;
        end else if ((ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1)) begin
            arpTableOut_V_V_TDATA = ap_reg_ppstg_tmp_V_1_reg_193_pp0_it1;
        end else begin
            arpTableOut_V_V_TDATA = 'bx;
        end
    end else begin
        arpTableOut_V_V_TDATA = 'bx;
    end
end

/// arpTableOut_V_V_TVALID assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_tmp_reg_204_pp0_it1 or ap_reg_ppstg_cond_reg_215_pp0_it1 or ap_reg_ppstg_or_cond_reg_232_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1 or ap_reg_ioackin_arpTableOut_V_V_TREADY)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_0 == ap_reg_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~(ap_done_reg == ap_const_logic_1) & (ap_const_logic_0 == ap_reg_ioackin_arpTableOut_V_V_TREADY)))) begin
        arpTableOut_V_V_TVALID = ap_const_logic_1;
    end else begin
        arpTableOut_V_V_TVALID = ap_const_logic_0;
    end
end

/// dataStreamBuffer1_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_86_p3 or ap_sig_bdd_63 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_ppstg_tmp_reg_204_pp0_it1 or ap_reg_ppstg_cond_reg_215_pp0_it1 or ap_reg_ppstg_or_cond_reg_232_pp0_it1 or ap_sig_ioackin_arpTableOut_V_V_TREADY or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_nbreadreq_fu_86_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        dataStreamBuffer1_V_read = ap_const_logic_1;
    end else begin
        dataStreamBuffer1_V_read = ap_const_logic_0;
    end
end

/// dataStreamBuffer2_V_write assign process. ///
always @ (ap_done_reg or tmp_reg_204 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_ppstg_tmp_reg_204_pp0_it1 or ap_reg_ppstg_cond_reg_215_pp0_it1 or ap_reg_ppstg_or_cond_reg_232_pp0_it1 or ap_sig_ioackin_arpTableOut_V_V_TREADY or ap_sig_cseq_ST_st3_fsm2_1)
begin
    if ((~(ap_const_lv1_0 == tmp_reg_204) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74 | (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        dataStreamBuffer2_V_write = ap_const_logic_1;
    end else begin
        dataStreamBuffer2_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_63 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_ppstg_tmp_reg_204_pp0_it1 or ap_reg_ppstg_cond_reg_215_pp0_it1 or ap_reg_ppstg_or_cond_reg_232_pp0_it1 or ap_sig_ioackin_arpTableOut_V_V_TREADY or ap_sig_cseq_ST_st3_fsm2_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_63 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_ppstg_tmp_reg_204_pp0_it1 or ap_reg_ppstg_cond_reg_215_pp0_it1 or ap_reg_ppstg_or_cond_reg_232_pp0_it1 or ap_sig_ioackin_arpTableOut_V_V_TREADY or ap_sig_cseq_ST_st3_fsm2_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74 | (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~ap_sig_bdd_63)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74 | (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_63)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_63 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm2) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm2 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_ppstg_tmp_reg_204_pp0_it1 or ap_reg_ppstg_cond_reg_215_pp0_it1 or ap_reg_ppstg_or_cond_reg_232_pp0_it1 or ap_sig_ioackin_arpTableOut_V_V_TREADY or ap_sig_cseq_ST_st3_fsm2_1)
begin
    case (ap_CS_fsm2)
        ap_ST_st3_fsm2_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & ~ap_sig_bdd_74)) begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & ((ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ~(ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) begin
                ap_NS_fsm2 = ap_ST_st0_fsm2_0;
            end else begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end
        end
        ap_ST_st0_fsm2_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74 | (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end else begin
                ap_NS_fsm2 = ap_ST_st0_fsm2_0;
            end
        end
        default : 
        begin
            ap_NS_fsm2 = 'bx;
        end
    endcase
end

assign ap_reg_ppstg_cond_reg_215_pp0_it1 = cond_reg_215;
assign ap_reg_ppstg_or_cond_reg_232_pp0_it1 = or_cond_reg_232;

/// ap_sig_bdd_107 assign process. ///
always @ (ap_CS_fsm2)
begin
    ap_sig_bdd_107 = (ap_const_lv1_1 == ap_CS_fsm2[ap_const_lv32_1]);
end

/// ap_sig_bdd_142 assign process. ///
always @ (ap_done_reg or tmp_reg_204 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1 or ap_reg_ppstg_tmp_reg_204_pp0_it1 or ap_reg_ppstg_cond_reg_215_pp0_it1 or ap_reg_ppstg_or_cond_reg_232_pp0_it1 or ap_sig_ioackin_arpTableOut_V_V_TREADY or ap_sig_cseq_ST_st3_fsm2_1)
begin
    ap_sig_bdd_142 = (~(ap_const_lv1_0 == tmp_reg_204) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74 | (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_0 == ap_sig_ioackin_arpTableOut_V_V_TREADY) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_232_pp0_it1))) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))));
end

/// ap_sig_bdd_26 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_26 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_275 assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_tmp_reg_204_pp0_it1 or ap_reg_ppstg_cond_reg_215_pp0_it1 or ap_sig_cseq_ST_st3_fsm2_1)
begin
    ap_sig_bdd_275 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_204_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_cond_reg_215_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~(ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_278 assign process. ///
always @ (cond_fu_119_p2 or tmp_109_fu_125_p3 or tmp_23_fu_132_p2)
begin
    ap_sig_bdd_278 = ((ap_const_lv1_0 == cond_fu_119_p2) & (ap_const_lv1_0 == tmp_109_fu_125_p3) & (ap_const_lv1_0 == tmp_23_fu_132_p2));
end

/// ap_sig_bdd_280 assign process. ///
always @ (cond_fu_119_p2 or tmp_109_fu_125_p3)
begin
    ap_sig_bdd_280 = ((ap_const_lv1_0 == cond_fu_119_p2) & ~(ap_const_lv1_0 == tmp_109_fu_125_p3));
end

/// ap_sig_bdd_37 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_37 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_45 assign process. ///
always @ (ap_CS_fsm2)
begin
    ap_sig_bdd_45 = (ap_const_lv1_1 == ap_CS_fsm2[ap_const_lv32_0]);
end

/// ap_sig_bdd_63 assign process. ///
always @ (ap_start or ap_done_reg or dataStreamBuffer1_V_empty_n or tmp_nbreadreq_fu_86_p3)
begin
    ap_sig_bdd_63 = (((dataStreamBuffer1_V_empty_n == ap_const_logic_0) & ~(tmp_nbreadreq_fu_86_p3 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_74 assign process. ///
always @ (dataStreamBuffer2_V_full_n or tmp_reg_204)
begin
    ap_sig_bdd_74 = ((dataStreamBuffer2_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_204));
end

/// ap_sig_bdd_80 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_80 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end
assign cond_fu_119_p2 = (eia_wordCount_V == ap_const_lv2_2? 1'b1: 1'b0);
assign dataStreamBuffer2_V_din = tmp15_reg_208;
assign dstIpAddress_V_fu_156_p1 = tmp15_reg_208[31:0];
assign or_cond_fu_181_p2 = (tmp_21_fu_169_p2 | tmp_22_fu_175_p2);
assign tmp_109_fu_125_p3 = tmp15_reg_208[ap_const_lv32_48];
assign tmp_20_fu_164_p2 = (tmp_s_fu_159_p2 & regSubNetMask_V_read_reg_199);
assign tmp_21_fu_169_p2 = (tmp_20_fu_164_p2 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_22_fu_175_p2 = (dstIpAddress_V_fu_156_p1 == ap_const_lv32_FFFFFFFF? 1'b1: 1'b0);
assign tmp_23_fu_132_p2 = (eia_wordCount_V == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_24_fu_138_p2 = (eia_wordCount_V + ap_const_lv2_1);
assign tmp_nbreadreq_fu_86_p3 = dataStreamBuffer1_V_empty_n;
assign tmp_s_fu_159_p2 = (dstIpAddress_V_fu_156_p1 ^ tmp_V_1_reg_193);


endmodule //mac_ip_encode_extract_ip_address

