<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p350" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_350{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_350{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_350{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_350{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-1.07px;}
#t5_350{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t6_350{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t7_350{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_350{left:69px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_350{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_350{left:69px;bottom:979px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tb_350{left:69px;bottom:955px;letter-spacing:-0.16px;word-spacing:-1.35px;}
#tc_350{left:69px;bottom:938px;letter-spacing:-0.19px;word-spacing:-0.54px;}
#td_350{left:69px;bottom:921px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#te_350{left:69px;bottom:904px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tf_350{left:69px;bottom:888px;letter-spacing:-0.18px;word-spacing:-0.51px;}
#tg_350{left:69px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_350{left:69px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ti_350{left:69px;bottom:795px;letter-spacing:0.14px;}
#tj_350{left:151px;bottom:795px;letter-spacing:0.15px;word-spacing:0.01px;}
#tk_350{left:69px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#tl_350{left:69px;bottom:755px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#tm_350{left:69px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#tn_350{left:69px;bottom:721px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#to_350{left:69px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_350{left:69px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tq_350{left:69px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#tr_350{left:69px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_350{left:69px;bottom:580px;letter-spacing:0.13px;}
#tt_350{left:151px;bottom:580px;letter-spacing:0.13px;word-spacing:0.01px;}
#tu_350{left:69px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_350{left:69px;bottom:539px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tw_350{left:69px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_350{left:69px;bottom:496px;}
#ty_350{left:95px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_350{left:95px;bottom:483px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t10_350{left:95px;bottom:466px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_350{left:69px;bottom:440px;}
#t12_350{left:95px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_350{left:95px;bottom:426px;letter-spacing:-0.27px;}
#t14_350{left:69px;bottom:400px;}
#t15_350{left:95px;bottom:403px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_350{left:95px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_350{left:69px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_350{left:69px;bottom:345px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t19_350{left:69px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_350{left:69px;bottom:270px;letter-spacing:0.13px;}
#t1b_350{left:151px;bottom:270px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1c_350{left:69px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_350{left:69px;bottom:229px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1e_350{left:69px;bottom:205px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_350{left:69px;bottom:188px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1g_350{left:69px;bottom:171px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1h_350{left:69px;bottom:154px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1i_350{left:69px;bottom:137px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_350{left:69px;bottom:121px;letter-spacing:-0.26px;word-spacing:-0.34px;}

.s1_350{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_350{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_350{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_350{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_350{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts350" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg350Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg350" style="-webkit-user-select: none;"><object width="935" height="1210" data="350/350.svg" type="image/svg+xml" id="pdf350" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_350" class="t s1_350">10-10 </span><span id="t2_350" class="t s1_350">Vol. 3A </span>
<span id="t3_350" class="t s2_350">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_350" class="t s3_350">To implement a flat memory model without paging, software initialization code must at a minimum load a GDT with </span>
<span id="t5_350" class="t s3_350">one code and one data-segment descriptor. A null descriptor in the first GDT entry is also required. The stack can </span>
<span id="t6_350" class="t s3_350">be placed in a normal read/write data segment, so no dedicated descriptor for the stack is required. A flat memory </span>
<span id="t7_350" class="t s3_350">model with paging also requires a page directory and at least one page table (unless all pages are 4 MBytes in </span>
<span id="t8_350" class="t s3_350">which case only a page directory is required). See Section 10.8.3, “Initializing Paging.” </span>
<span id="t9_350" class="t s3_350">Before the GDT can be used, the base address and limit for the GDT must be loaded into the GDTR register using </span>
<span id="ta_350" class="t s3_350">an LGDT instruction. </span>
<span id="tb_350" class="t s3_350">A multi-segmented model may require additional segments for the operating system, as well as segments and LDTs </span>
<span id="tc_350" class="t s3_350">for each application program. LDTs require segment descriptors in the GDT. Some operating systems allocate new </span>
<span id="td_350" class="t s3_350">segments and LDTs as they are needed. This provides maximum flexibility for handling a dynamic programming </span>
<span id="te_350" class="t s3_350">environment. However, many operating systems use a single LDT for all tasks, allocating GDT entries in advance. </span>
<span id="tf_350" class="t s3_350">An embedded system, such as a process controller, might pre-allocate a fixed number of segments and LDTs for a </span>
<span id="tg_350" class="t s3_350">fixed number of application programs. This would be a simple and efficient way to structure the software environ- </span>
<span id="th_350" class="t s3_350">ment of a real-time system. </span>
<span id="ti_350" class="t s4_350">10.8.2 </span><span id="tj_350" class="t s4_350">Initializing Protected-Mode Exceptions and Interrupts </span>
<span id="tk_350" class="t s3_350">Software initialization code must at a minimum load a protected-mode IDT with gate descriptor for each exception </span>
<span id="tl_350" class="t s3_350">vector that the processor can generate. If interrupt or trap gates are used, the gate descriptors can all point to the </span>
<span id="tm_350" class="t s3_350">same code segment, which contains the necessary exception handlers. If task gates are used, one TSS and accom- </span>
<span id="tn_350" class="t s3_350">panying code, data, and task segments are required for each exception handler called with a task gate. </span>
<span id="to_350" class="t s3_350">If hardware allows interrupts to be generated, gate descriptors must be provided in the IDT for one or more inter- </span>
<span id="tp_350" class="t s3_350">rupt handlers. </span>
<span id="tq_350" class="t s3_350">Before the IDT can be used, the base address and limit for the IDT must be loaded into the IDTR register using an </span>
<span id="tr_350" class="t s3_350">LIDT instruction. This operation is typically carried out immediately after switching to protected mode. </span>
<span id="ts_350" class="t s4_350">10.8.3 </span><span id="tt_350" class="t s4_350">Initializing Paging </span>
<span id="tu_350" class="t s3_350">Paging is controlled by the PG flag in control register CR0. When this flag is clear (its state following a hardware </span>
<span id="tv_350" class="t s3_350">reset), the paging mechanism is turned off; when it is set, paging is enabled. Before setting the PG flag, the </span>
<span id="tw_350" class="t s3_350">following data structures and registers must be initialized: </span>
<span id="tx_350" class="t s5_350">• </span><span id="ty_350" class="t s3_350">Software must load at least one page directory and one page table into physical memory. The page table can </span>
<span id="tz_350" class="t s3_350">be eliminated if the page directory contains a directory entry pointing to itself (here, the page directory and </span>
<span id="t10_350" class="t s3_350">page table reside in the same page), or if only 4-MByte pages are used. </span>
<span id="t11_350" class="t s5_350">• </span><span id="t12_350" class="t s3_350">Control register CR3 (also called the PDBR register) is loaded with the physical base address of the page </span>
<span id="t13_350" class="t s3_350">directory. </span>
<span id="t14_350" class="t s5_350">• </span><span id="t15_350" class="t s3_350">(Optional) Software may provide one set of code and data descriptors in the GDT or in an LDT for supervisor </span>
<span id="t16_350" class="t s3_350">mode and another set for user mode. </span>
<span id="t17_350" class="t s3_350">With this paging initialization complete, paging is enabled and the processor is switched to protected mode at the </span>
<span id="t18_350" class="t s3_350">same time by loading control register CR0 with an image in which the PG and PE flags are set. (Paging cannot be </span>
<span id="t19_350" class="t s3_350">enabled before the processor is switched to protected mode.) </span>
<span id="t1a_350" class="t s4_350">10.8.4 </span><span id="t1b_350" class="t s4_350">Initializing Multitasking </span>
<span id="t1c_350" class="t s3_350">If the multitasking mechanism is not going to be used and changes between privilege levels are not allowed, it is </span>
<span id="t1d_350" class="t s3_350">not necessary load a TSS into memory or to initialize the task register. </span>
<span id="t1e_350" class="t s3_350">If the multitasking mechanism is going to be used and/or changes between privilege levels are allowed, software </span>
<span id="t1f_350" class="t s3_350">initialization code must load at least one TSS and an accompanying TSS descriptor. (A TSS is required to change </span>
<span id="t1g_350" class="t s3_350">privilege levels because pointers to the privileged-level 0, 1, and 2 stack segments and the stack pointers for these </span>
<span id="t1h_350" class="t s3_350">stacks are obtained from the TSS.) TSS descriptors must not be marked as busy when they are created; they </span>
<span id="t1i_350" class="t s3_350">should be marked busy by the processor only as a side-effect of performing a task switch. As with descriptors for </span>
<span id="t1j_350" class="t s3_350">LDTs, TSS descriptors reside in the GDT. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
