MIG: 09:15:43 : xml_input_file: ppu_mig_config.prj
MIG: 09:15:43 : Absolute path of xml_input_file: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/ppu_mig_config.prj
MIG: 09:15:43 : xml_input_file: ppu_mig_config.prj
MIG: 09:15:43 : Absolute path of xml_input_file: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/ppu_mig_config.prj
MIG: 09:15:43 : In updateAllModelParams
MIG: 09:15:43 : ################# RUNNING MIG BATCH ###################
MIG: 09:15:43 : Writing IN file for 'xilinx_ddr3_if'...compDirPath: /opt/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if
MIG: 09:15:43 : synp_flow:  -- synthesis_mode: Other
MIG: 09:15:43 : outputDirectory: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/_tmp/
MIG: 09:15:43 : vivado_mode: xpg_pa
MIG: 09:15:43 :  locked false  
MIG: 09:15:43 : HDL Language: Verilog
MIG: 09:15:43 : compInfo: true
MIG: 09:15:43 : Vivado Options xc7a100t fgg484 -2
MIG: 09:15:43 : 1: xc7a100t 2: fgg484 3: -2
MIG: 09:15:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 09:15:43 : xilinx_path: /opt/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:15:43 : I am in catch area
MIG: 09:15:43 : Running /opt/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/xil_txt.in -cg_exc_out /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/xil_txt.out ... 
MIG: 09:15:56 : XML_INPUT_FILE: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/ppu_mig_config.prj
MIG: 09:15:56 : Component_Name: xilinx_ddr3_if
MIG: 09:15:56 : Moving xilinx_ddr3_if.veo ...
MIG: 09:15:56 : Moving xilinx_ddr3_if_xmdf.tcl ...
MIG: 09:15:56 : Moving xilinx_ddr3_if ...
MIG: 09:15:56 : XGUI hdlLanguage: Verilog
MIG: 09:15:56 : xgui vivado_mode: xpg_pa
MIG: 09:15:56 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 09:15:56 : Reading /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/xilinx_ddr3_if/user_design/rtl/xilinx_ddr3_if_mig.v ...
MIG: 09:15:57 : 1
MIG: 09:15:57 : Inside fn mem: DDR3
MIG: 09:15:57 : Inside fn detect_uiclk: 100000000
MIG: 09:15:57 : cntrl:  memtype: DDR3
MIG: 09:15:57 : 800
MIG: 09:15:57 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 09:15:57 : 
MIG: 09:15:57 : 1
MIG: 09:15:57 : 100000000
MIG: 09:15:57 : 
MIG: 09:15:57 :  polarity_value: 1
MIG: 09:15:57 : 
MIG: 09:15:57 : 
MIG: 09:15:57 : cntrl:  memtype: DDR3
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 09:15:57 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 09:15:57 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 09:15:57 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 09:15:57 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 09:15:57 : 4
MIG: 09:15:57 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 09:15:57 : 32
MIG: 09:15:57 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 09:15:57 : 4
MIG: 09:15:57 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 09:15:57 : 2
MIG: 09:15:57 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 09:15:57 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: ECC ==> OFF
MIG: 09:15:57 : 32
MIG: 09:15:57 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 09:15:57 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 09:15:57 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 09:15:57 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 09:15:57 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 09:15:57 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 09:15:57 : 15
MIG: 09:15:57 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 09:15:57 : 29
MIG: 09:15:57 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 09:15:57 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 09:15:57 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 09:15:57 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 09:15:57 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 09:15:57 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 09:15:57 :  Invalid Param: DDR3_AL ==> "0"
MIG: 09:15:57 :  Invalid Param: DDR3_nAL ==> 0
MIG: 09:15:57 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 09:15:57 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 09:15:57 :  Invalid Param: DDR3_CL ==> 6
MIG: 09:15:57 :  Invalid Param: DDR3_CWL ==> 5
MIG: 09:15:57 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 09:15:57 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 09:15:57 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 09:15:57 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 09:15:57 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 09:15:57 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 09:15:57 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 09:15:57 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 09:15:57 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 09:15:57 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 09:15:57 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 09:15:57 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 09:15:57 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 09:15:57 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 09:15:57 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 09:15:57 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 09:15:57 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 09:15:57 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 09:15:57 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 09:15:57 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 09:15:57 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 09:15:57 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 09:15:57 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 09:15:57 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 09:15:57 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 09:15:57 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 09:15:57 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 09:15:57 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 09:15:57 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 09:15:57 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 09:15:57 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 09:15:57 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 09:15:57 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 09:15:57 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 09:15:57 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 09:15:57 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 09:15:57 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 09:15:57 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 09:15:57 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 09:15:57 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 09:15:57 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 09:15:57 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 09:15:57 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 09:15:57 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 09:15:57 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 09:15:57 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 09:15:57 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 09:15:57 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 09:15:57 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 09:15:57 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 09:15:57 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 09:15:57 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 09:15:57 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 09:15:57 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 09:15:57 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 09:15:57 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 09:15:57 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 09:15:57 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 09:15:57 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 09:15:57 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 09:15:57 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 09:15:57 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 09:15:57 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 09:15:57 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 09:15:57 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 09:15:57 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 09:15:57 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 09:15:57 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 09:15:57 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 09:15:57 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 09:15:57 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 09:15:57 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 09:15:57 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 09:15:57 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 09:15:57 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "XILINX_DDR3_IF_IODELAY_MIG0"
MIG: 09:15:57 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "XILINX_DDR3_IF_IODELAY_MIG1"
MIG: 09:15:57 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 09:15:57 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 09:15:57 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 09:15:57 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 09:15:57 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 09:15:57 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 09:15:57 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 09:15:57 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 09:15:57 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 09:15:57 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 09:15:57 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 09:15:57 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 09:15:57 : 4
MIG: 09:15:57 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 09:15:57 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 09:15:57 : 16
MIG: 09:15:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 16
MIG: 09:15:57 : 1073741824
MIG: 09:15:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 09:15:57 : 30
MIG: 09:15:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 09:15:57 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 09:15:57 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 09:15:57 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 09:15:57 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 09:15:57 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 09:15:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 09:15:57 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 09:15:57 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 09:15:57 : 
MIG: 09:15:57 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 09:15:57 : 
MIG: 09:15:57 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 09:15:57 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 09:15:57 : 
MIG: 09:15:57 : NONE
MIG: 09:15:57 : 
MIG: 09:15:57 : Same Interface
MIG: 09:15:58 : Running synthesis.xit
MIG: 09:15:58 : IGN:     <ModuleName>xilinx_ddr3_if</ModuleName> <==>     <ModuleName>xilinx_ddr3_if</ModuleName> 
MIG: 09:15:58 : ERR:     <Version>4.0</Version> <==>     <Version>2.3</Version> 
MIG: 09:15:58 : ################# RUNNING MIG BATCH ###################
MIG: 09:15:58 : Writing IN file for 'xilinx_ddr3_if'...compDirPath: /opt/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if
MIG: 09:15:58 : synp_flow:  -- synthesis_mode: Other
MIG: 09:15:58 : outputDirectory: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/_tmp/
MIG: 09:15:58 : vivado_mode: xpg_pa
MIG: 09:15:58 :  locked false  
MIG: 09:15:58 : HDL Language: Verilog
MIG: 09:15:58 : compInfo: false
MIG: 09:15:58 : Vivado Options xc7a100t fgg484 -2
MIG: 09:15:58 : 1: xc7a100t 2: fgg484 3: -2
MIG: 09:15:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 09:15:58 : xilinx_path: /opt/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:15:58 : I am in catch area
MIG: 09:15:58 : Running /opt/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/xil_txt.in -cg_exc_out /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/xil_txt.out ... 
MIG: 09:16:06 : XML_INPUT_FILE: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/ppu_mig_config.prj
MIG: 09:16:06 : Component_Name: xilinx_ddr3_if
MIG: 09:16:06 : Moving xilinx_ddr3_if.veo ...
MIG: 09:16:06 : Moving xilinx_ddr3_if_xmdf.tcl ...
MIG: 09:16:06 : Moving xilinx_ddr3_if ...
MIG: 09:16:06 : Running vlog_synth_rpr.xit
MIG: 09:16:06 : IGN:     <ModuleName>xilinx_ddr3_if</ModuleName> <==>     <ModuleName>xilinx_ddr3_if</ModuleName> 
MIG: 09:16:06 : ERR:     <Version>4.0</Version> <==>     <Version>2.3</Version> 
MIG: 09:16:06 : ################# RUNNING MIG BATCH ###################
MIG: 09:16:06 : Writing IN file for 'xilinx_ddr3_if'...compDirPath: /opt/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if
MIG: 09:16:06 : synp_flow:  -- synthesis_mode: Other
MIG: 09:16:06 : outputDirectory: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/_tmp/
MIG: 09:16:06 : vivado_mode: xpg_pa
MIG: 09:16:06 :  locked false  
MIG: 09:16:06 : HDL Language: Verilog
MIG: 09:16:06 : compInfo: false
MIG: 09:16:06 : Vivado Options xc7a100t fgg484 -2
MIG: 09:16:06 : 1: xc7a100t 2: fgg484 3: -2
MIG: 09:16:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 09:16:06 : xilinx_path: /opt/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:16:06 : I am in catch area
MIG: 09:16:06 : Running /opt/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/xil_txt.in -cg_exc_out /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/xil_txt.out ... 
MIG: 09:16:14 : XML_INPUT_FILE: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/ppu_mig_config.prj
MIG: 09:16:14 : Component_Name: xilinx_ddr3_if
MIG: 09:16:14 : Moving xilinx_ddr3_if.veo ...
MIG: 09:16:14 : Moving xilinx_ddr3_if_xmdf.tcl ...
MIG: 09:16:14 : Moving xilinx_ddr3_if ...
MIG: 09:16:14 : Running simulation.xit
MIG: 09:16:14 : IGN:     <ModuleName>xilinx_ddr3_if</ModuleName> <==>     <ModuleName>xilinx_ddr3_if</ModuleName> 
MIG: 09:16:14 : ERR:     <Version>4.0</Version> <==>     <Version>2.3</Version> 
MIG: 09:16:14 : ################# RUNNING MIG BATCH ###################
MIG: 09:16:14 : Writing IN file for 'xilinx_ddr3_if'...compDirPath: /opt/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if
MIG: 09:16:14 : synp_flow:  -- synthesis_mode: Other
MIG: 09:16:14 : outputDirectory: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/_tmp/
MIG: 09:16:14 : vivado_mode: xpg_pa
MIG: 09:16:14 :  locked false  
MIG: 09:16:14 : HDL Language: Verilog
MIG: 09:16:14 : compInfo: false
MIG: 09:16:14 : Vivado Options xc7a100t fgg484 -2
MIG: 09:16:14 : 1: xc7a100t 2: fgg484 3: -2
MIG: 09:16:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 09:16:14 : xilinx_path: /opt/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:16:14 : I am in catch area
MIG: 09:16:14 : Running /opt/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/xil_txt.in -cg_exc_out /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/xil_txt.out ... 
MIG: 09:16:22 : XML_INPUT_FILE: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/ppu_mig_config.prj
MIG: 09:16:22 : Component_Name: xilinx_ddr3_if
MIG: 09:16:22 : Moving xilinx_ddr3_if.veo ...
MIG: 09:16:22 : Moving xilinx_ddr3_if_xmdf.tcl ...
MIG: 09:16:22 : Moving xilinx_ddr3_if ...
MIG: 09:16:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:16:22 : IGN:     <ModuleName>xilinx_ddr3_if</ModuleName> <==>     <ModuleName>xilinx_ddr3_if</ModuleName> 
MIG: 09:16:22 : ERR:     <Version>4.0</Version> <==>     <Version>2.3</Version> 
MIG: 09:16:22 : ################# RUNNING MIG BATCH ###################
MIG: 09:16:22 : Writing IN file for 'xilinx_ddr3_if'...compDirPath: /opt/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if
MIG: 09:16:22 : synp_flow:  -- synthesis_mode: Other
MIG: 09:16:22 : outputDirectory: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/_tmp/
MIG: 09:16:22 : vivado_mode: xpg_pa
MIG: 09:16:22 :  locked false  
MIG: 09:16:22 : HDL Language: Verilog
MIG: 09:16:22 : compInfo: false
MIG: 09:16:22 : Vivado Options xc7a100t fgg484 -2
MIG: 09:16:22 : 1: xc7a100t 2: fgg484 3: -2
MIG: 09:16:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 09:16:22 : xilinx_path: /opt/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:16:22 : I am in catch area
MIG: 09:16:22 : Running /opt/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/xil_txt.in -cg_exc_out /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/xil_txt.out ... 
MIG: 09:16:30 : XML_INPUT_FILE: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/ppu_mig_config.prj
MIG: 09:16:30 : Component_Name: xilinx_ddr3_if
MIG: 09:16:30 : Moving xilinx_ddr3_if.veo ...
MIG: 09:16:30 : Moving xilinx_ddr3_if_xmdf.tcl ...
MIG: 09:16:30 : Moving xilinx_ddr3_if ...
MIG: 09:16:30 : Running implementation.xit
MIG: 09:16:30 : IGN:     <ModuleName>xilinx_ddr3_if</ModuleName> <==>     <ModuleName>xilinx_ddr3_if</ModuleName> 
MIG: 09:16:30 : ERR:     <Version>4.0</Version> <==>     <Version>2.3</Version> 
MIG: 09:16:30 : ################# RUNNING MIG BATCH ###################
MIG: 09:16:30 : Writing IN file for 'xilinx_ddr3_if'...compDirPath: /opt/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if
MIG: 09:16:30 : synp_flow:  -- synthesis_mode: Other
MIG: 09:16:30 : outputDirectory: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/_tmp/
MIG: 09:16:30 : vivado_mode: xpg_pa
MIG: 09:16:30 :  locked false  
MIG: 09:16:30 : HDL Language: Verilog
MIG: 09:16:30 : compInfo: false
MIG: 09:16:30 : Vivado Options xc7a100t fgg484 -2
MIG: 09:16:30 : 1: xc7a100t 2: fgg484 3: -2
MIG: 09:16:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 09:16:30 : xilinx_path: /opt/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:16:30 : I am in catch area
MIG: 09:16:30 : Running /opt/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/xil_txt.in -cg_exc_out /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/xil_txt.out ... 
MIG: 09:16:38 : XML_INPUT_FILE: /home/hetingting/artix7-board_boot_only/artix7/ips/xilinx_ddr3_if/xilinx_ddr3_if.srcs/sources_1/ip/xilinx_ddr3_if/ppu_mig_config.prj
MIG: 09:16:38 : Component_Name: xilinx_ddr3_if
MIG: 09:16:38 : Moving xilinx_ddr3_if.veo ...
MIG: 09:16:38 : Moving xilinx_ddr3_if_xmdf.tcl ...
MIG: 09:16:38 : Moving xilinx_ddr3_if ...
