{"vcs1":{"timestamp_begin":1737975572.383160889, "rt":0.12, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737975572.153859317}
{"VCS_COMP_START_TIME": 1737975572.153859317}
{"VCS_COMP_END_TIME": 1737975572.549909267}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim_mem"}
