

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:57:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.001 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24773|    32709|  0.124 ms|  0.164 ms|  24774|  32710|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                          |                                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_fu_126  |main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2  |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
        |grp_main_Pipeline_VITIS_LOOP_47_4_fu_142                  |main_Pipeline_VITIS_LOOP_47_4                  |      351|      475|   1.755 us|   2.375 us|   351|   475|       no|
        |grp_main_Pipeline_VITIS_LOOP_13_2_fu_153                  |main_Pipeline_VITIS_LOOP_13_2                  |      351|      475|   1.755 us|   2.375 us|   351|   475|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_3  |    11360|    15328|  355 ~ 479|          -|          -|    32|        no|
        |- VITIS_LOOP_11_1  |    11360|    15328|  355 ~ 479|          -|          -|    32|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvars_iv19 = alloca i32 1"   --->   Operation 11 'alloca' 'indvars_iv19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:44]   --->   Operation 12 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%C = alloca i64 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:27]   --->   Operation 13 'alloca' 'C' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%A = alloca i64 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:28]   --->   Operation 14 'alloca' 'A' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%B = alloca i64 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:28]   --->   Operation 15 'alloca' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%A_s = alloca i64 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:29]   --->   Operation 16 'alloca' 'A_s' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%B_s = alloca i64 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:29]   --->   Operation 17 'alloca' 'B_s' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%C_s = alloca i64 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:29]   --->   Operation 18 'alloca' 'C_s' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2, i32 %A, i32 %A_s, i32 %B, i32 %B_s, i32 %C, i32 %C_s"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln44 = store i11 0, i11 %ii" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:44]   --->   Operation 20 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 1, i6 %indvars_iv19"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln26 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:26]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2, i32 %A, i32 %A_s, i32 %B, i32 %B_s, i32 %C, i32 %C_s"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln45 = br void %VITIS_LOOP_47_4" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 25 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv19_load = load i6 %indvars_iv19" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 26 'load' 'indvars_iv19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.82ns)   --->   "%icmp_ln45 = icmp_eq  i6 %indvars_iv19_load, i6 33" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 27 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %VITIS_LOOP_47_4.split, void %VITIS_LOOP_13_2.i.preheader" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 28 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%ii_load = load i11 %ii" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 29 'load' 'ii_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i11 %ii_load" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 30 'zext' 'zext_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i11 %ii_load" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 31 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B_s, i64 0, i64 %zext_ln45" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:51]   --->   Operation 32 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (3.25ns)   --->   "%B_load = load i10 %B_addr_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:51]   --->   Operation 33 'load' 'B_load' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A_s, i64 0, i64 %zext_ln45" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:51]   --->   Operation 34 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%A_load_1 = load i10 %A_addr_2" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:51]   --->   Operation 35 'load' 'A_load_1' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 36 [1/1] (1.63ns)   --->   "%add_ln55 = add i11 %ii_load, i11 32" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:55]   --->   Operation 36 'add' 'add_ln55' <Predicate = (!icmp_ln45)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln45 = add i6 %indvars_iv19_load, i6 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 37 'add' 'add_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln44 = store i11 %add_ln55, i11 %ii" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:44]   --->   Operation 38 'store' 'store_ln44' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln45 = store i6 %add_ln45, i6 %indvars_iv19" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 39 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%indvars_iv17_i = alloca i32 1"   --->   Operation 40 'alloca' 'indvars_iv17_i' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ii_1 = alloca i32 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:10->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 41 'alloca' 'ii_1' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln10 = store i11 0, i11 %ii_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:10->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 42 'store' 'store_ln10' <Predicate = (icmp_ln45)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 1, i6 %indvars_iv17_i"   --->   Operation 43 'store' 'store_ln0' <Predicate = (icmp_ln45)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_13_2.i" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 44 'br' 'br_ln11' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%B_load = load i10 %B_addr_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:51]   --->   Operation 45 'load' 'B_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%A_load_1 = load i10 %A_addr_2" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:51]   --->   Operation 46 'load' 'A_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 47 [2/2] (3.41ns)   --->   "%call_ln45 = call void @main_Pipeline_VITIS_LOOP_47_4, i6 %indvars_iv19_load, i10 %trunc_ln45, i32 %C_s, i32 %A_s, i32 %B_load, i32 %B_s, i32 %A_load_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 47 'call' 'call_ln45' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:44]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 49 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln45 = call void @main_Pipeline_VITIS_LOOP_47_4, i6 %indvars_iv19_load, i10 %trunc_ln45, i32 %C_s, i32 %A_s, i32 %B_load, i32 %B_s, i32 %A_load_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 50 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln45 = br void %VITIS_LOOP_47_4" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 51 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.41>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%indvars_iv17_i_load = load i6 %indvars_iv17_i" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 52 'load' 'indvars_iv17_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.82ns)   --->   "%icmp_ln11 = icmp_eq  i6 %indvars_iv17_i_load, i6 33" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 53 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_13_2.i.split, void %_Z5syr2kPfS_S_.exit" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 54 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%ii_1_load = load i11 %ii_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 55 'load' 'ii_1_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i11 %ii_1_load" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 56 'zext' 'zext_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i11 %ii_1_load" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 57 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%B_addr_1_11 = getelementptr i32 %B, i64 0, i64 %zext_ln11" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 58 'getelementptr' 'B_addr_1_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 59 [2/2] (3.25ns)   --->   "%B_load_12 = load i10 %B_addr_1_11" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 59 'load' 'B_load_12' <Predicate = (!icmp_ln11)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%A_addr_2_13 = getelementptr i32 %A, i64 0, i64 %zext_ln11" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 60 'getelementptr' 'A_addr_2_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (3.25ns)   --->   "%A_load_1_14 = load i10 %A_addr_2_13" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 61 'load' 'A_load_1_14' <Predicate = (!icmp_ln11)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 62 [1/1] (1.63ns)   --->   "%add_ln22 = add i11 %ii_1_load, i11 32" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:22->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 62 'add' 'add_ln22' <Predicate = (!icmp_ln11)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (1.82ns)   --->   "%add_ln11 = add i6 %indvars_iv17_i_load, i6 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 63 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln10 = store i11 %add_ln22, i11 %ii_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:10->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 64 'store' 'store_ln10' <Predicate = (!icmp_ln11)> <Delay = 1.58>
ST_7 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln11 = store i6 %add_ln11, i6 %indvars_iv17_i" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 65 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.58>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln62 = ret i32 0" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:62]   --->   Operation 66 'ret' 'ret_ln62' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 67 [1/2] (3.25ns)   --->   "%B_load_12 = load i10 %B_addr_1_11" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 67 'load' 'B_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 68 [1/2] (3.25ns)   --->   "%A_load_1_14 = load i10 %A_addr_2_13" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 68 'load' 'A_load_1_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 5> <Delay = 3.41>
ST_9 : Operation 69 [2/2] (3.41ns)   --->   "%call_ln11 = call void @main_Pipeline_VITIS_LOOP_13_2, i6 %indvars_iv17_i_load, i10 %trunc_ln11, i32 %C, i32 %A, i32 %B_load_12, i32 %B, i32 %A_load_1_14" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 69 'call' 'call_ln11' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:10->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 71 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln11 = call void @main_Pipeline_VITIS_LOOP_13_2, i6 %indvars_iv17_i_load, i10 %trunc_ln11, i32 %C, i32 %A, i32 %B_load_12, i32 %B, i32 %A_load_1_14" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 72 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_13_2.i" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 73 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv19           (alloca           ) [ 01111110000]
ii                     (alloca           ) [ 01111110000]
C                      (alloca           ) [ 00111111111]
A                      (alloca           ) [ 00111111111]
B                      (alloca           ) [ 00111111111]
A_s                    (alloca           ) [ 00111110000]
B_s                    (alloca           ) [ 00111110000]
C_s                    (alloca           ) [ 00111110000]
store_ln44             (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
spectopmodule_ln26     (spectopmodule    ) [ 00000000000]
call_ln0               (call             ) [ 00000000000]
br_ln45                (br               ) [ 00000000000]
indvars_iv19_load      (load             ) [ 00001110000]
icmp_ln45              (icmp             ) [ 00011110000]
br_ln45                (br               ) [ 00000000000]
ii_load                (load             ) [ 00000000000]
zext_ln45              (zext             ) [ 00000000000]
trunc_ln45             (trunc            ) [ 00001110000]
B_addr_1               (getelementptr    ) [ 00001000000]
A_addr_2               (getelementptr    ) [ 00001000000]
add_ln55               (add              ) [ 00000000000]
add_ln45               (add              ) [ 00000000000]
store_ln44             (store            ) [ 00000000000]
store_ln45             (store            ) [ 00000000000]
indvars_iv17_i         (alloca           ) [ 00011111111]
ii_1                   (alloca           ) [ 00011111111]
store_ln10             (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
br_ln11                (br               ) [ 00000000000]
B_load                 (load             ) [ 00000110000]
A_load_1               (load             ) [ 00000110000]
speclooptripcount_ln44 (speclooptripcount) [ 00000000000]
specloopname_ln45      (specloopname     ) [ 00000000000]
call_ln45              (call             ) [ 00000000000]
br_ln45                (br               ) [ 00000000000]
indvars_iv17_i_load    (load             ) [ 00000000111]
icmp_ln11              (icmp             ) [ 00000001111]
br_ln11                (br               ) [ 00000000000]
ii_1_load              (load             ) [ 00000000000]
zext_ln11              (zext             ) [ 00000000000]
trunc_ln11             (trunc            ) [ 00000000111]
B_addr_1_11            (getelementptr    ) [ 00000000100]
A_addr_2_13            (getelementptr    ) [ 00000000100]
add_ln22               (add              ) [ 00000000000]
add_ln11               (add              ) [ 00000000000]
store_ln10             (store            ) [ 00000000000]
store_ln11             (store            ) [ 00000000000]
ret_ln62               (ret              ) [ 00000000000]
B_load_12              (load             ) [ 00000000011]
A_load_1_14            (load             ) [ 00000000011]
speclooptripcount_ln10 (speclooptripcount) [ 00000000000]
specloopname_ln11      (specloopname     ) [ 00000000000]
call_ln11              (call             ) [ 00000000000]
br_ln11                (br               ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1001" name="const_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_47_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_13_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="indvars_iv19_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv19/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="ii_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="C_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="A_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="B_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="A_s_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_s/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="B_s_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_s/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="C_s_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_s/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvars_iv17_i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv17_i/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ii_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_1/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="B_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="A_addr_2_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load_1/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="B_addr_1_11_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="11" slack="0"/>
<pin id="106" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1_11/7 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load_12/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="A_addr_2_13_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2_13/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load_1_14/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="0" index="3" bw="32" slack="0"/>
<pin id="131" dir="0" index="4" bw="32" slack="0"/>
<pin id="132" dir="0" index="5" bw="32" slack="0"/>
<pin id="133" dir="0" index="6" bw="32" slack="0"/>
<pin id="134" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_main_Pipeline_VITIS_LOOP_47_4_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="2"/>
<pin id="145" dir="0" index="2" bw="10" slack="2"/>
<pin id="146" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="5" bw="32" slack="1"/>
<pin id="149" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="7" bw="32" slack="1"/>
<pin id="151" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_main_Pipeline_VITIS_LOOP_13_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="6" slack="2"/>
<pin id="156" dir="0" index="2" bw="10" slack="2"/>
<pin id="157" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="5" bw="32" slack="1"/>
<pin id="160" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="7" bw="32" slack="1"/>
<pin id="162" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln44_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="11" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="6" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvars_iv19_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="2"/>
<pin id="176" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv19_load/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln45_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="6" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="ii_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="2"/>
<pin id="185" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_load/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln45_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln45_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln55_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln45_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln44_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="11" slack="2"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln45_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="2"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln10_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="11" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln0_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="6" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="indvars_iv17_i_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="1"/>
<pin id="230" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv17_i_load/7 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln11_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="6" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="ii_1_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="1"/>
<pin id="239" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_1_load/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln11_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln11_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln22_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln11_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln10_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="0" index="1" bw="11" slack="1"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln11_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="1"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/7 "/>
</bind>
</comp>

<comp id="272" class="1005" name="indvars_iv19_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv19 "/>
</bind>
</comp>

<comp id="279" class="1005" name="ii_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="286" class="1005" name="indvars_iv19_load_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="2"/>
<pin id="288" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv19_load "/>
</bind>
</comp>

<comp id="294" class="1005" name="trunc_ln45_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="2"/>
<pin id="296" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="299" class="1005" name="B_addr_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="1"/>
<pin id="301" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="A_addr_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="1"/>
<pin id="306" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="indvars_iv17_i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv17_i "/>
</bind>
</comp>

<comp id="316" class="1005" name="ii_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="0"/>
<pin id="318" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="ii_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="B_load_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="328" class="1005" name="A_load_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="indvars_iv17_i_load_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="2"/>
<pin id="335" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv17_i_load "/>
</bind>
</comp>

<comp id="341" class="1005" name="trunc_ln11_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="2"/>
<pin id="343" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="346" class="1005" name="B_addr_1_11_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="1"/>
<pin id="348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1_11 "/>
</bind>
</comp>

<comp id="351" class="1005" name="A_addr_2_13_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="1"/>
<pin id="353" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2_13 "/>
</bind>
</comp>

<comp id="356" class="1005" name="B_load_12_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_12 "/>
</bind>
</comp>

<comp id="361" class="1005" name="A_load_1_14_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="50" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="58" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="54" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="139"><net_src comp="62" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="140"><net_src comp="46" pin="1"/><net_sink comp="126" pin=5"/></net>

<net id="141"><net_src comp="66" pin="1"/><net_sink comp="126" pin=6"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="195"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="183" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="174" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="196" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="202" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="249"><net_src comp="237" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="237" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="228" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="250" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="256" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="38" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="282"><net_src comp="42" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="289"><net_src comp="174" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="297"><net_src comp="192" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="302"><net_src comp="78" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="307"><net_src comp="90" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="312"><net_src comp="70" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="319"><net_src comp="74" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="326"><net_src comp="84" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="331"><net_src comp="96" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="142" pin=7"/></net>

<net id="336"><net_src comp="228" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="344"><net_src comp="246" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="349"><net_src comp="102" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="354"><net_src comp="114" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="359"><net_src comp="108" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="153" pin=5"/></net>

<net id="364"><net_src comp="120" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="153" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln44 : 1
		store_ln0 : 1
	State 2
	State 3
		icmp_ln45 : 1
		br_ln45 : 2
		zext_ln45 : 1
		trunc_ln45 : 1
		B_addr_1 : 2
		B_load : 3
		A_addr_2 : 2
		A_load_1 : 3
		add_ln55 : 1
		add_ln45 : 1
		store_ln44 : 2
		store_ln45 : 2
		store_ln10 : 1
		store_ln0 : 1
	State 4
	State 5
	State 6
	State 7
		icmp_ln11 : 1
		br_ln11 : 2
		zext_ln11 : 1
		trunc_ln11 : 1
		B_addr_1_11 : 2
		B_load_12 : 3
		A_addr_2_13 : 2
		A_load_1_14 : 3
		add_ln22 : 1
		add_ln11 : 1
		store_ln10 : 2
		store_ln11 : 2
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          | grp_main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_fu_126 |    0    |    0    |    53   |    91   |
|   call   |         grp_main_Pipeline_VITIS_LOOP_47_4_fu_142         |   131   | 228.423 |  24029  |  20423  |
|          |         grp_main_Pipeline_VITIS_LOOP_13_2_fu_153         |   131   | 228.423 |  24029  |  20423  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                      add_ln55_fu_196                     |    0    |    0    |    0    |    12   |
|    add   |                      add_ln45_fu_202                     |    0    |    0    |    0    |    14   |
|          |                      add_ln22_fu_250                     |    0    |    0    |    0    |    12   |
|          |                      add_ln11_fu_256                     |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                     icmp_ln45_fu_177                     |    0    |    0    |    0    |    14   |
|          |                     icmp_ln11_fu_231                     |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                     zext_ln45_fu_186                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln11_fu_240                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                     trunc_ln45_fu_192                    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln11_fu_246                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                          |   262   | 456.846 |  48111  |  41017  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  A |   30   |    0   |    0   |    0   |
| A_s|   30   |    0   |    0   |    0   |
|  B |   30   |    0   |    0   |    0   |
| B_s|   30   |    0   |    0   |    0   |
|  C |    2   |    0   |    0   |    0   |
| C_s|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   124  |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    A_addr_2_13_reg_351    |   10   |
|      A_addr_2_reg_304     |   10   |
|    A_load_1_14_reg_361    |   32   |
|      A_load_1_reg_328     |   32   |
|    B_addr_1_11_reg_346    |   10   |
|      B_addr_1_reg_299     |   10   |
|     B_load_12_reg_356     |   32   |
|       B_load_reg_323      |   32   |
|        ii_1_reg_316       |   11   |
|         ii_reg_279        |   11   |
|indvars_iv17_i_load_reg_333|    6   |
|   indvars_iv17_i_reg_309  |    6   |
| indvars_iv19_load_reg_286 |    6   |
|    indvars_iv19_reg_272   |    6   |
|     trunc_ln11_reg_341    |   10   |
|     trunc_ln45_reg_294    |   10   |
+---------------------------+--------+
|           Total           |   234  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_96 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_108 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_120 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   262  |   456  |  48111 |  41017 |    -   |
|   Memory  |   124  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   234  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   124  |   262  |   463  |  48345 |  41053 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
