{"vcs1":{"timestamp_begin":1684271622.736753799, "rt":1.37, "ut":0.48, "st":0.21}}
{"vcselab":{"timestamp_begin":1684271624.197548740, "rt":1.28, "ut":0.51, "st":0.16}}
{"link":{"timestamp_begin":1684271625.546166945, "rt":0.55, "ut":0.26, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684271622.055395927}
{"VCS_COMP_START_TIME": 1684271622.055395927}
{"VCS_COMP_END_TIME": 1684271627.612738437}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331144}}
{"stitch_vcselab": {"peak_mem": 221012}}
