INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <chipscope_icon_1> already exists in the output
   directory. Output products for this core may be overwritten.
Gathering HDL files for chipscope_icon_1 root...
Creating XST project for chipscope_icon_1...
Creating XST script file for chipscope_icon_1...
Creating XST instantiation file for chipscope_icon_1...
Running XST for chipscope_icon_1...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for chipscope_icon_1...
Skipping Verilog instantiation template for chipscope_icon_1...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'chipscope_icon_1'...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_1.xco
XMDF file found: chipscope_icon_1_xmdf.tcl
Adding
C:/Users/Administrator/Documents/firmware/SliceTB/OptoHybridv2/src/ip_cores/chip
scope_ibert/implement/tmp/_cg/chipscope_icon_1.asy -view all -origin_type
imported
Adding
C:/Users/Administrator/Documents/firmware/SliceTB/OptoHybridv2/src/ip_cores/chip
scope_ibert/implement/tmp/_cg/chipscope_icon_1.ngc -view all -origin_type
created
Checking file
"C:/Users/Administrator/Documents/firmware/SliceTB/OptoHybridv2/src/ip_cores/chi
pscope_ibert/implement/tmp/_cg/chipscope_icon_1.ngc" for project device match
...
File
"C:/Users/Administrator/Documents/firmware/SliceTB/OptoHybridv2/src/ip_cores/chi
pscope_ibert/implement/tmp/_cg/chipscope_icon_1.ngc" device information matches
project device.
Adding
C:/Users/Administrator/Documents/firmware/SliceTB/OptoHybridv2/src/ip_cores/chip
scope_ibert/implement/tmp/_cg/chipscope_icon_1.sym -view all -origin_type
imported
Adding
C:/Users/Administrator/Documents/firmware/SliceTB/OptoHybridv2/src/ip_cores/chip
scope_ibert/implement/tmp/_cg/chipscope_icon_1.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/Administrator/Documents/firmware/SliceTB/OptoHybridv2/src/ip_cores/
   chipscope_ibert/implement/tmp/_cg/chipscope_icon_1.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Administrator/Documents/firmware/SliceTB/OptoHybridv2/src/ip_cores/chip
scope_ibert/implement/tmp/_cg/chipscope_icon_1.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'chipscope_icon_1'.
