#pragma once
#define NUM_PRR 2
#define NUM_CGRA_COLS 4
#define NUM_GLB_TILES 2
#define NUM_COLS_PER_GROUP 4
#define BANKS_PER_TILE 2
#define BANK_ADDR_WIDTH 16
#define BANK_DATA_WIDTH 64
#define CGRA_DATA_WIDTH 16
#define AXI_DATA_WIDTH 32
#define CGRA_AXI_ADDR_WIDTH 13
#define CGRA_AXI_DATA_WIDTH 32
#define CGRA_CFG_ADDR_WIDTH 32
#define CGRA_CFG_DATA_WIDTH 32
#define LOAD_DMA_FIFO_DEPTH 16
#define STORE_DMA_FIFO_DEPTH 4
#define MAX_NUM_CHAIN 8
#define ST_DMA_VALID_MODE_VALID 0
#define ST_DMA_VALID_MODE_READY_VALID 1
#define ST_DMA_VALID_MODE_STATIC 2
#define LD_DMA_VALID_MODE_STATIC 0
#define LD_DMA_VALID_MODE_VALID 1
#define LD_DMA_VALID_MODE_READY_VALID 2
#define LD_DMA_FLUSH_MODE_EXTERNAL 0
#define LD_DMA_FLUSH_MODE_INTERNAL 1
#define SRAM_MACRO_WORD_SIZE 64
#define SRAM_MACRO_MUX_SIZE 8
#define SRAM_MACRO_NUM_SUBARRAYS 2
#define NUM_PRR_WIDTH 1
#define TILE_SEL_ADDR_WIDTH 1
#define CGRA_PER_GLB 2
#define BANK_SEL_ADDR_WIDTH 1
#define BANK_STRB_WIDTH 8
#define BANK_BYTE_OFFSET 3
#define GLB_ADDR_WIDTH 18
#define CGRA_BYTE_OFFSET 1
#define AXI_ADDR_WIDTH 12
#define AXI_ADDR_REG_WIDTH 9
#define AXI_STRB_WIDTH 4
#define AXI_BYTE_OFFSET 2
#define MAX_NUM_CFG_WIDTH 15
#define NUM_GROUPS 1
#define QUEUE_DEPTH 1
#define LOAD_DMA_LOOP_LEVEL 8
#define STORE_DMA_LOOP_LEVEL 7
#define LOOP_LEVEL 8
#define CHAIN_LATENCY_OVERHEAD 3
#define LATENCY_WIDTH 6
#define PCFG_LATENCY_WIDTH 6
#define SRAM_MACRO_READ_LATENCY 1
#define GLB_DMA2BANK_DELAY 1
#define GLB_SW2BANK_PIPELINE_DEPTH 0
#define GLB_BANK2SW_PIPELINE_DEPTH 1
#define GLB_BANK_MEMORY_PIPELINE_DEPTH 0
#define SRAM_GEN_PIPELINE_DEPTH 0
#define SRAM_GEN_OUTPUT_PIPELINE_DEPTH 0
#define GLS_PIPELINE_DEPTH 0
#define TILE2SRAM_WR_DELAY 1
#define TILE2SRAM_RD_DELAY 3
#define BANKMUX2SRAM_WR_DELAY 0
#define BANKMUX2SRAM_RD_DELAY 2
#define FLUSH_CROSSBAR_PIPELINE_DEPTH 1
#define RD_CLK_EN_MARGIN 3
#define WR_CLK_EN_MARGIN 3
#define PROC_CLK_EN_MARGIN 4
#define IS_SRAM_STUB 0
#define CONFIG_PORT_PIPELINE_DEPTH 1
#define CYCLE_COUNT_WIDTH 16
#define INTERRUPT_CNT 5
