Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2348
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000022187994545674883
power__switching__total,0.000003925716555386316
power__leakage__total,0.0000017125471458712127
power__total,0.00002782625779218506
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.15276008668177532
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.599048494432065
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.152760
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.292788
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6884248366223507
timing__setup__ws__corner:nom_slow_1p08V_125C,5.39702253719497
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.688425
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.647449
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3456405814948687
timing__setup__ws__corner:nom_typ_1p20V_25C,5.525088098975053
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.345641
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.069792
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25
clock__skew__worst_setup,0.25
timing__hold__ws,0.15276008668177532
timing__setup__ws,5.39702253719497
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.152760
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.647449
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,90
design__instance__area__stdcell,1413.42
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0488371
design__instance__utilization__stdcell,0.0488371
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,5
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,16
design__instance__area__class:inverter,87.0912
design__instance__count__class:sequential_cell,16
design__instance__area__class:sequential_cell,783.821
design__instance__count__class:multi_input_combinational_cell,41
design__instance__area__class:multi_input_combinational_cell,328.406
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1177.68
design__violations,0
design__instance__count__class:timing_repair_buffer,7
design__instance__area__class:timing_repair_buffer,59.8752
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,117.936
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1
global_route__vias,307
global_route__wirelength,1392
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,109
route__net__special,2
route__drc_errors__iter:0,2
route__wirelength__iter:0,1110
route__drc_errors__iter:1,0
route__wirelength__iter:1,1111
route__drc_errors,0
route__wirelength,1111
route__vias,326
route__vias__singlecut,326
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,78.675
design__instance__count__class:fill_cell,2258
design__instance__area__class:fill_cell,27528.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,12
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,12
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,12
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,12
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19994
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000556041
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000741685
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000528918
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000741685
design_powergrid__voltage__worst,0.0000741685
design_powergrid__voltage__worst__net:VPWR,1.19994
design_powergrid__drop__worst,0.0000741685
design_powergrid__drop__worst__net:VPWR,0.0000556041
design_powergrid__voltage__worst__net:VGND,0.0000741685
design_powergrid__drop__worst__net:VGND,0.0000741685
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000045299999999999998267726820933010145608932361938059329986572265625
ir__drop__worst,0.0000556000000000000029897091746722281868642312474548816680908203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
