[
 {
  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
  "InstLine" : 240,
  "InstName" : "sirv_gnrl_ltch",
  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
  "ModuleLine" : 240,
  "ModuleName" : "sirv_gnrl_ltch"
 },
 {
  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
  "InstLine" : 1300,
  "InstName" : "sirv_gnrl_icb32towishb8",
  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
  "ModuleLine" : 1300,
  "ModuleName" : "sirv_gnrl_icb32towishb8",
  "SubInsts" : [
   {
    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
    "InstLine" : 1354,
    "InstName" : "u_rsp_fifo",
    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
    "ModuleLine" : 381,
    "ModuleName" : "sirv_gnrl_fifo",
    "SubInsts" : [
     {
      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
      "InstLine" : 451,
      "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
      "ModuleLine" : 40,
      "ModuleName" : "sirv_gnrl_dfflrs"
     },
     {
      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
      "InstLine" : 452,
      "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
      "ModuleLine" : 40,
      "ModuleName" : "sirv_gnrl_dfflrs"
     },
     {
      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
      "InstLine" : 468,
      "InstName" : "dp_gt0.vec_0_dfflrs",
      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
      "ModuleLine" : 40,
      "ModuleName" : "sirv_gnrl_dfflrs"
     },
     {
      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
      "InstLine" : 469,
      "InstName" : "dp_gt0.vec_31_dfflr",
      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
      "ModuleLine" : 87,
      "ModuleName" : "sirv_gnrl_dfflr"
     },
     {
      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
      "InstLine" : 493,
      "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
      "ModuleLine" : 133,
      "ModuleName" : "sirv_gnrl_dffl"
     }
    ]
   }
  ]
 },
 {
  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
  "InstLine" : 1468,
  "InstName" : "sirv_gnrl_icb2ahbl",
  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
  "ModuleLine" : 1468,
  "ModuleName" : "sirv_gnrl_icb2ahbl",
  "SubInsts" : [
   {
    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
    "InstLine" : 1541,
    "InstName" : "ahbl_sta_dffr",
    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
    "ModuleLine" : 209,
    "ModuleName" : "sirv_gnrl_dffr"
   },
   {
    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
    "InstLine" : 1545,
    "InstName" : "ahbl_hwdata_dfflr",
    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
    "ModuleLine" : 87,
    "ModuleName" : "sirv_gnrl_dfflr"
   }
  ]
 },
 {
  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/asl_clk_div.v",
  "InstLine" : 1,
  "InstName" : "clock_divider",
  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/asl_clk_div.v",
  "ModuleLine" : 1,
  "ModuleName" : "clock_divider"
 },
 {
  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/clk_div.v",
  "InstLine" : 2,
  "InstName" : "clk_div",
  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/clk_div.v",
  "ModuleLine" : 2,
  "ModuleName" : "clk_div"
 },
 {
  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/sirv_gnrl_dffs2.v",
  "InstLine" : 41,
  "InstName" : "sirv_gnrl_dfflrs2",
  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/sirv_gnrl_dffs2.v",
  "ModuleLine" : 41,
  "ModuleName" : "sirv_gnrl_dfflrs2"
 },
 {
  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/sirv_gnrl_dffs2.v",
  "InstLine" : 79,
  "InstName" : "sirv_gnrl_dfflrs21",
  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/sirv_gnrl_dffs2.v",
  "ModuleLine" : 79,
  "ModuleName" : "sirv_gnrl_dfflrs21"
 },
 {
  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/soc.v",
  "InstLine" : 23,
  "InstName" : "soc",
  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/soc.v",
  "ModuleLine" : 23,
  "ModuleName" : "soc"
 },
 {
  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/riscv_asl_soc.v",
  "InstLine" : 21,
  "InstName" : "riscv_asl_soc",
  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/riscv_asl_soc.v",
  "ModuleLine" : 21,
  "ModuleName" : "riscv_asl_soc",
  "SubInsts" : [
   {
    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/riscv_asl_soc.v",
    "InstLine" : 41,
    "InstName" : "Gowin_PLL_inst",
    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/gowin_pll/gowin_pll.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_PLL"
   },
   {
    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/riscv_asl_soc.v",
    "InstLine" : 46,
    "InstName" : "clkdivider_inst",
    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/clkdivider.v",
    "ModuleLine" : 2,
    "ModuleName" : "clkdivider"
   },
   {
    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/riscv_asl_soc.v",
    "InstLine" : 79,
    "InstName" : "e203_soc_top_inst",
    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/soc/e203_soc_top.v",
    "ModuleLine" : 19,
    "ModuleName" : "e203_soc_top",
    "SubInsts" : [
     {
      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/soc/e203_soc_top.v",
      "InstLine" : 122,
      "InstName" : "u_e203_subsys_top",
      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_top.v",
      "ModuleLine" : 31,
      "ModuleName" : "e203_subsys_top",
      "SubInsts" : [
       {
        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_top.v",
        "InstLine" : 317,
        "InstName" : "u_e203_subsys_main",
        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_main.v",
        "ModuleLine" : 32,
        "ModuleName" : "e203_subsys_main",
        "SubInsts" : [
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_main.v",
          "InstLine" : 333,
          "InstName" : "u_main_ResetCatchAndSync_2_1",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_ResetCatchAndSync_2.v",
          "ModuleLine" : 19,
          "ModuleName" : "sirv_ResetCatchAndSync_2",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_ResetCatchAndSync_2.v",
            "InstLine" : 34,
            "InstName" : "reset_n_catch_reg",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
            "ModuleLine" : 19,
            "ModuleName" : "sirv_AsyncResetRegVec_129",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 165,
              "InstName" : "reg_0",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 172,
              "InstName" : "reg_1",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 179,
              "InstName" : "reg_2",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 186,
              "InstName" : "reg_3",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 193,
              "InstName" : "reg_4",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 200,
              "InstName" : "reg_5",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 207,
              "InstName" : "reg_6",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 214,
              "InstName" : "reg_7",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 221,
              "InstName" : "reg_8",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 228,
              "InstName" : "reg_9",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 235,
              "InstName" : "reg_10",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 242,
              "InstName" : "reg_11",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 249,
              "InstName" : "reg_12",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 256,
              "InstName" : "reg_13",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 263,
              "InstName" : "reg_14",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 270,
              "InstName" : "reg_15",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 277,
              "InstName" : "reg_16",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 284,
              "InstName" : "reg_17",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 291,
              "InstName" : "reg_18",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 298,
              "InstName" : "reg_19",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             }
            ]
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_main.v",
          "InstLine" : 351,
          "InstName" : "u_e203_subsys_hclkgen",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_hclkgen.v",
          "ModuleLine" : 31,
          "ModuleName" : "e203_subsys_hclkgen",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_hclkgen.v",
            "InstLine" : 57,
            "InstName" : "u_e203_subsys_pll",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_pll.v",
            "ModuleLine" : 31,
            "ModuleName" : "e203_subsys_pll"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_hclkgen.v",
            "InstLine" : 69,
            "InstName" : "plloutclk_rstsync",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_hclkgen_rstsync.v",
            "ModuleLine" : 29,
            "ModuleName" : "e203_subsys_hclkgen_rstsync"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_hclkgen.v",
            "InstLine" : 78,
            "InstName" : "hfextclk_rstsync",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_hclkgen_rstsync.v",
            "ModuleLine" : 29,
            "ModuleName" : "e203_subsys_hclkgen_rstsync"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_hclkgen.v",
            "InstLine" : 89,
            "InstName" : "u_e203_subsys_pllclkdiv",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_pllclkdiv.v",
            "ModuleLine" : 31,
            "ModuleName" : "e203_subsys_pllclkdiv",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_pllclkdiv.v",
              "InstLine" : 44,
              "InstName" : "div_cnt_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_pllclkdiv.v",
              "InstLine" : 49,
              "InstName" : "flag_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_pllclkdiv.v",
              "InstLine" : 55,
              "InstName" : "u_pllclkdiv_clkgate",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
              "ModuleLine" : 28,
              "ModuleName" : "e203_clkgate"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_hclkgen.v",
            "InstLine" : 100,
            "InstName" : "u_e203_subsys_gfcm",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_gfcm.v",
            "ModuleLine" : 31,
            "ModuleName" : "e203_subsys_gfcm",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_gfcm.v",
              "InstLine" : 88,
              "InstName" : "u_clk0_clkgate",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
              "ModuleLine" : 28,
              "ModuleName" : "e203_clkgate"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_gfcm.v",
              "InstLine" : 98,
              "InstName" : "u_clk1_clkgate",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
              "ModuleLine" : 28,
              "ModuleName" : "e203_clkgate"
             }
            ]
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_main.v",
          "InstLine" : 472,
          "InstName" : "u_e203_cpu_top",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_cpu_top.v",
          "ModuleLine" : 30,
          "ModuleName" : "e203_cpu_top",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_cpu_top.v",
            "InstLine" : 348,
            "InstName" : "u_e203_cpu",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_cpu.v",
            "ModuleLine" : 30,
            "ModuleName" : "e203_cpu",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_cpu.v",
              "InstLine" : 323,
              "InstName" : "u_e203_reset_ctrl",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_reset_ctrl.v",
              "ModuleLine" : 29,
              "ModuleName" : "e203_reset_ctrl"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_cpu.v",
              "InstLine" : 344,
              "InstName" : "u_e203_clk_ctrl",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clk_ctrl.v",
              "ModuleLine" : 30,
              "ModuleName" : "e203_clk_ctrl",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clk_ctrl.v",
                "InstLine" : 89,
                "InstName" : "u_ifu_clkgate",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
                "ModuleLine" : 28,
                "ModuleName" : "e203_clkgate"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clk_ctrl.v",
                "InstLine" : 96,
                "InstName" : "u_exu_clkgate",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
                "ModuleLine" : 28,
                "ModuleName" : "e203_clkgate"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clk_ctrl.v",
                "InstLine" : 103,
                "InstName" : "u_lsu_clkgate",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
                "ModuleLine" : 28,
                "ModuleName" : "e203_clkgate"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clk_ctrl.v",
                "InstLine" : 110,
                "InstName" : "u_biu_clkgate",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
                "ModuleLine" : 28,
                "ModuleName" : "e203_clkgate"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clk_ctrl.v",
                "InstLine" : 123,
                "InstName" : "itcm_active_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clk_ctrl.v",
                "InstLine" : 127,
                "InstName" : "u_itcm_clkgate",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
                "ModuleLine" : 28,
                "ModuleName" : "e203_clkgate"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clk_ctrl.v",
                "InstLine" : 137,
                "InstName" : "dtcm_active_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clk_ctrl.v",
                "InstLine" : 141,
                "InstName" : "u_dtcm_clkgate",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
                "ModuleLine" : 28,
                "ModuleName" : "e203_clkgate"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_cpu.v",
              "InstLine" : 381,
              "InstName" : "u_e203_irq_sync",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_irq_sync.v",
              "ModuleLine" : 29,
              "ModuleName" : "e203_irq_sync",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_irq_sync.v",
                "InstLine" : 52,
                "InstName" : "master_gen.u_dbg_irq_sync",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 99,
                "ModuleName" : "sirv_gnrl_sync",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 117,
                  "InstName" : "sync_gen[0].i_is_0.sync_dffr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 209,
                  "ModuleName" : "sirv_gnrl_dffr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 120,
                  "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 209,
                  "ModuleName" : "sirv_gnrl_dffr"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_irq_sync.v",
                "InstLine" : 63,
                "InstName" : "master_gen.u_ext_irq_sync",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 99,
                "ModuleName" : "sirv_gnrl_sync",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 117,
                  "InstName" : "sync_gen[0].i_is_0.sync_dffr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 209,
                  "ModuleName" : "sirv_gnrl_dffr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 120,
                  "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 209,
                  "ModuleName" : "sirv_gnrl_dffr"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_irq_sync.v",
                "InstLine" : 73,
                "InstName" : "master_gen.u_sft_irq_sync",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 99,
                "ModuleName" : "sirv_gnrl_sync",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 117,
                  "InstName" : "sync_gen[0].i_is_0.sync_dffr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 209,
                  "ModuleName" : "sirv_gnrl_dffr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 120,
                  "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 209,
                  "ModuleName" : "sirv_gnrl_dffr"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_irq_sync.v",
                "InstLine" : 83,
                "InstName" : "master_gen.u_tmr_irq_sync",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 99,
                "ModuleName" : "sirv_gnrl_sync",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 117,
                  "InstName" : "sync_gen[0].i_is_0.sync_dffr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 209,
                  "ModuleName" : "sirv_gnrl_dffr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 120,
                  "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 209,
                  "ModuleName" : "sirv_gnrl_dffr"
                 }
                ]
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_cpu.v",
              "InstLine" : 495,
              "InstName" : "u_e203_nice_core",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
              "ModuleLine" : 28,
              "ModuleName" : "e203_subsys_nice_core",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 157,
                "InstName" : "rs1_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 162,
                "InstName" : "rs2_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 169,
                "InstName" : "index_rs1_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 171,
                "InstName" : "index_rs2_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 173,
                "InstName" : "index_rd_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 235,
                "InstName" : "state_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 255,
                "InstName" : "sigma_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 261,
                "InstName" : "sigma_status_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 264,
                "InstName" : "busy_status_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 296,
                "InstName" : "mrt_rstn_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 483,
                "InstName" : "sirv_sim_ram_all_parameter_ins",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/sirv_sim_ram_all_parameter.v",
                "ModuleLine" : 29,
                "ModuleName" : "sirv_sim_ram_all_parameter"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 494,
                "InstName" : "nice_core_top_ins",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                "ModuleLine" : 1,
                "ModuleName" : "nice_core_top",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 82,
                  "InstName" : "dma_module_ins",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/dma_module.v",
                  "ModuleLine" : 1,
                  "ModuleName" : "dma_module"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 149,
                  "InstName" : "conv_sram_ins",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/conv_sram.v",
                  "ModuleLine" : 30,
                  "ModuleName" : "conv_sram"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 170,
                  "InstName" : "clockDivider_inst",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/clkdiv.v",
                  "ModuleLine" : 2,
                  "ModuleName" : "clockDivider"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 176,
                  "InstName" : "weightloader_conv_instance",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/weightloader.v",
                  "ModuleLine" : 26,
                  "ModuleName" : "weightloader_conv"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 209,
                  "InstName" : "top_input_inst",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/top_input_pre_data_module.v",
                  "ModuleLine" : 1,
                  "ModuleName" : "top_input",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/top_input_pre_data_module.v",
                    "InstLine" : 17,
                    "InstName" : "IRCAM_inst",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/iecam.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "IRCAM",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/iecam.v",
                      "InstLine" : 33,
                      "InstName" : "UART_RX_inst",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/uart_rx.v",
                      "ModuleLine" : 1,
                      "ModuleName" : "UART_RX"
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/top_input_pre_data_module.v",
                    "InstLine" : 26,
                    "InstName" : "Input_pre_data_module_inst",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/input_pre_data_module.v",
                    "ModuleLine" : 4,
                    "ModuleName" : "Input_pre_data_module",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/input_pre_data_module.v",
                      "InstLine" : 37,
                      "InstName" : "divider24_inst",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/clockdivider24.v",
                      "ModuleLine" : 2,
                      "ModuleName" : "clockDivider24"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/input_pre_data_module.v",
                      "InstLine" : 44,
                      "InstName" : "PingPongBuffer_inst",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/pingpongbuffer.v",
                      "ModuleLine" : 5,
                      "ModuleName" : "PingPongBuffer",
                      "SubInsts" : [
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/pingpongbuffer.v",
                        "InstLine" : 54,
                        "InstName" : "sram0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/input_pre_sram.v",
                        "ModuleLine" : 32,
                        "ModuleName" : "input_pre_sram"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/pingpongbuffer.v",
                        "InstLine" : 65,
                        "InstName" : "sram1",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pre_data/input_pre_sram.v",
                        "ModuleLine" : 32,
                        "ModuleName" : "input_pre_sram"
                       }
                      ]
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 226,
                  "InstName" : "top_convlayer1_inst",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                  "ModuleLine" : 2,
                  "ModuleName" : "top_convlayer1",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 51,
                    "InstName" : "ConvLayer1_inst",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/convLayer1.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "ConvLayer1",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/convLayer1.v",
                      "InstLine" : 17,
                      "InstName" : "PE_array_0",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                      "ModuleLine" : 2,
                      "ModuleName" : "middle_new_PEx24",
                      "SubInsts" : [
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 27,
                        "InstName" : "Ifmap_shift_in_0_2_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 34,
                        "InstName" : "Ifmap_shift_in_0_2_reg1",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 43,
                        "InstName" : "Ifmap_shift_in_0_1_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 51,
                        "InstName" : "PE_0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[1].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[2].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[3].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[4].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[5].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[6].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[7].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[8].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[9].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[10].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[11].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[12].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[13].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[14].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[15].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[16].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[17].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[18].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[19].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[20].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[21].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[22].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 103,
                        "InstName" : "PE_23",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       }
                      ]
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/convLayer1.v",
                      "InstLine" : 30,
                      "InstName" : "PE_array_1",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                      "ModuleLine" : 2,
                      "ModuleName" : "middle_new_PEx24",
                      "SubInsts" : [
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 27,
                        "InstName" : "Ifmap_shift_in_0_2_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 34,
                        "InstName" : "Ifmap_shift_in_0_2_reg1",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 43,
                        "InstName" : "Ifmap_shift_in_0_1_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 51,
                        "InstName" : "PE_0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[1].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[2].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[3].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[4].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[5].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[6].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[7].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[8].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[9].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[10].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[11].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[12].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[13].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[14].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[15].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[16].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[17].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[18].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[19].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[20].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[21].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[22].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 103,
                        "InstName" : "PE_23",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       }
                      ]
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/convLayer1.v",
                      "InstLine" : 43,
                      "InstName" : "PE_array_2",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                      "ModuleLine" : 2,
                      "ModuleName" : "middle_new_PEx24",
                      "SubInsts" : [
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 27,
                        "InstName" : "Ifmap_shift_in_0_2_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 34,
                        "InstName" : "Ifmap_shift_in_0_2_reg1",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 43,
                        "InstName" : "Ifmap_shift_in_0_1_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 51,
                        "InstName" : "PE_0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[1].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[2].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[3].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[4].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[5].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[6].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[7].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[8].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[9].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[10].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[11].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[12].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[13].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[14].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[15].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[16].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[17].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[18].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[19].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[20].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[21].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[22].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 103,
                        "InstName" : "PE_23",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       }
                      ]
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/convLayer1.v",
                      "InstLine" : 56,
                      "InstName" : "PE_array_3",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                      "ModuleLine" : 2,
                      "ModuleName" : "middle_new_PEx24",
                      "SubInsts" : [
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 27,
                        "InstName" : "Ifmap_shift_in_0_2_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 34,
                        "InstName" : "Ifmap_shift_in_0_2_reg1",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 43,
                        "InstName" : "Ifmap_shift_in_0_1_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 51,
                        "InstName" : "PE_0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[1].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[2].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[3].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[4].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[5].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[6].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[7].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[8].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[9].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[10].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[11].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[12].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[13].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[14].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[15].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[16].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[17].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[18].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[19].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[20].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[21].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK1[22].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pex24_conv1.v",
                        "InstLine" : 103,
                        "InstName" : "PE_23",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv1",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/middle_new_pe_conv1.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv1",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/mult_ip_conv1.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv1"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/new_pe_conv1.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       }
                      ]
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[0].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[0].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[0].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[0].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[1].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[1].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[1].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[1].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[2].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[2].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[2].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[2].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[3].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[3].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[3].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[3].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[4].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[4].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[4].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[4].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[5].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[5].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[5].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[5].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[6].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[6].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[6].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[6].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[7].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[7].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[7].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[7].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[8].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[8].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[8].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[8].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[9].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[9].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[9].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[9].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[10].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[10].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[10].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[10].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[11].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[11].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[11].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[11].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[12].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[12].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[12].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[12].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[13].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[13].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[13].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[13].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[14].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[14].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[14].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[14].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[15].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[15].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[15].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[15].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[16].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[16].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[16].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[16].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[17].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[17].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[17].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[17].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[18].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[18].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[18].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[18].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[19].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[19].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[19].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[19].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[20].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[20].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[20].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[20].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[21].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[21].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[21].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[21].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[22].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[22].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[22].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[22].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 71,
                    "InstName" : "BLOCK4[23].Conv1Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 76,
                    "InstName" : "BLOCK4[23].Conv1Activation_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 81,
                    "InstName" : "BLOCK4[23].Conv1Activation_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/top_convlayer1.v",
                    "InstLine" : 86,
                    "InstName" : "BLOCK4[23].Conv1Activation_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/conv1activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv1Activation"
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 245,
                  "InstName" : "top_pool1_inst",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool1/top_pool1.v",
                  "ModuleLine" : 1,
                  "ModuleName" : "top_pool1",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool1/top_pool1.v",
                    "InstLine" : 24,
                    "InstName" : "pool_module_0_inst",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool1/new_pool.v",
                    "ModuleLine" : 2,
                    "ModuleName" : "pool_module"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool1/top_pool1.v",
                    "InstLine" : 38,
                    "InstName" : "pool_module_1_inst",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool1/new_pool.v",
                    "ModuleLine" : 2,
                    "ModuleName" : "pool_module"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool1/top_pool1.v",
                    "InstLine" : 51,
                    "InstName" : "pool_module_2_inst",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool1/new_pool.v",
                    "ModuleLine" : 2,
                    "ModuleName" : "pool_module"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool1/top_pool1.v",
                    "InstLine" : 64,
                    "InstName" : "pool_module_3_inst",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool1/new_pool.v",
                    "ModuleLine" : 2,
                    "ModuleName" : "pool_module"
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 265,
                  "InstName" : "top_convlayer2_inst",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                  "ModuleLine" : 2,
                  "ModuleName" : "top_convlayer2",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 92,
                    "InstName" : "ConvLayer2_inst",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/convlayer2.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "ConvLayer2",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/convlayer2.v",
                      "InstLine" : 19,
                      "InstName" : "PE_array_0",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                      "ModuleLine" : 2,
                      "ModuleName" : "middle_new_PEx12",
                      "SubInsts" : [
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 27,
                        "InstName" : "Ifmap_shift_in_0_2_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 34,
                        "InstName" : "Ifmap_shift_in_0_2_reg1",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 43,
                        "InstName" : "Ifmap_shift_in_0_1_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 51,
                        "InstName" : "PE_0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[1].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[2].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[3].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[4].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[5].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[6].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[7].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[8].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[9].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[10].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 103,
                        "InstName" : "PE_11",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       }
                      ]
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/convlayer2.v",
                      "InstLine" : 33,
                      "InstName" : "PE_array_1",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                      "ModuleLine" : 2,
                      "ModuleName" : "middle_new_PEx12",
                      "SubInsts" : [
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 27,
                        "InstName" : "Ifmap_shift_in_0_2_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 34,
                        "InstName" : "Ifmap_shift_in_0_2_reg1",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 43,
                        "InstName" : "Ifmap_shift_in_0_1_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 51,
                        "InstName" : "PE_0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[1].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[2].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[3].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[4].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[5].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[6].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[7].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[8].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[9].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[10].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 103,
                        "InstName" : "PE_11",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       }
                      ]
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/convlayer2.v",
                      "InstLine" : 47,
                      "InstName" : "PE_array_2",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                      "ModuleLine" : 2,
                      "ModuleName" : "middle_new_PEx12",
                      "SubInsts" : [
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 27,
                        "InstName" : "Ifmap_shift_in_0_2_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 34,
                        "InstName" : "Ifmap_shift_in_0_2_reg1",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 43,
                        "InstName" : "Ifmap_shift_in_0_1_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 51,
                        "InstName" : "PE_0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[1].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[2].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[3].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[4].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[5].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[6].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[7].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[8].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[9].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[10].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 103,
                        "InstName" : "PE_11",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       }
                      ]
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/convlayer2.v",
                      "InstLine" : 61,
                      "InstName" : "PE_array_3",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                      "ModuleLine" : 2,
                      "ModuleName" : "middle_new_PEx12",
                      "SubInsts" : [
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 27,
                        "InstName" : "Ifmap_shift_in_0_2_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 34,
                        "InstName" : "Ifmap_shift_in_0_2_reg1",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 43,
                        "InstName" : "Ifmap_shift_in_0_1_reg0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 51,
                        "InstName" : "PE_0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[1].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[2].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[3].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[4].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[5].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[6].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[7].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[8].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[9].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 78,
                        "InstName" : "BLOCK2[10].PE_n",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pex12_conv2.v",
                        "InstLine" : 103,
                        "InstName" : "PE_11",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                        "ModuleLine" : 3,
                        "ModuleName" : "middle_new_PE_conv2",
                        "SubInsts" : [
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 33,
                          "InstName" : "new_PE_Unit_2",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 47,
                          "InstName" : "new_PE_Unit_1",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         },
                         {
                          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/middle_new_pe_conv2.v",
                          "InstLine" : 61,
                          "InstName" : "new_PE_Unit_0",
                          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                          "ModuleLine" : 3,
                          "ModuleName" : "new_PE_Unit_conv2",
                          "SubInsts" : [
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 24,
                            "InstName" : "shift_register_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "shift_register",
                            "SubInsts" : [
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 16,
                              "InstName" : "reg0",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 24,
                              "InstName" : "reg1",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             },
                             {
                              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer1/shift_register.v",
                              "InstLine" : 32,
                              "InstName" : "reg2",
                              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                              "ModuleLine" : 87,
                              "ModuleName" : "sirv_gnrl_dfflr"
                             }
                            ]
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 35,
                            "InstName" : "mult_8x4_0",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 42,
                            "InstName" : "mult_8x4_1",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 49,
                            "InstName" : "mult_8x4_2",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/mult_ip_conv2.v",
                            "ModuleLine" : 2,
                            "ModuleName" : "mult_ip_conv2"
                           },
                           {
                            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/new_pe_conv2.v",
                            "InstLine" : 79,
                            "InstName" : "Psum_reg",
                            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                            "ModuleLine" : 87,
                            "ModuleName" : "sirv_gnrl_dfflr"
                           }
                          ]
                         }
                        ]
                       }
                      ]
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 109,
                    "InstName" : "conv2_sram_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2_sram.v",
                    "ModuleLine" : 32,
                    "ModuleName" : "conv2_sram"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 118,
                    "InstName" : "conv2_sram_inst1",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2_sram.v",
                    "ModuleLine" : 32,
                    "ModuleName" : "conv2_sram"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 127,
                    "InstName" : "conv2_sram_inst2",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2_sram.v",
                    "ModuleLine" : 32,
                    "ModuleName" : "conv2_sram"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 136,
                    "InstName" : "conv2_sram_inst3",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2_sram.v",
                    "ModuleLine" : 32,
                    "ModuleName" : "conv2_sram"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 149,
                    "InstName" : "BLOCK4[0].Conv2Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv2Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 149,
                    "InstName" : "BLOCK4[1].Conv2Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv2Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 149,
                    "InstName" : "BLOCK4[2].Conv2Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv2Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 149,
                    "InstName" : "BLOCK4[3].Conv2Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv2Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 149,
                    "InstName" : "BLOCK4[4].Conv2Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv2Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 149,
                    "InstName" : "BLOCK4[5].Conv2Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv2Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 149,
                    "InstName" : "BLOCK4[6].Conv2Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv2Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 149,
                    "InstName" : "BLOCK4[7].Conv2Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv2Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 149,
                    "InstName" : "BLOCK4[8].Conv2Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv2Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 149,
                    "InstName" : "BLOCK4[9].Conv2Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv2Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 149,
                    "InstName" : "BLOCK4[10].Conv2Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv2Activation"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/top_convlayer2_conv2.v",
                    "InstLine" : 149,
                    "InstName" : "BLOCK4[11].Conv2Activation_inst0",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/convLayer2/conv2activation.v",
                    "ModuleLine" : 1,
                    "ModuleName" : "Conv2Activation"
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 286,
                  "InstName" : "top_pool2_inst",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool2/top_pool2.v",
                  "ModuleLine" : 1,
                  "ModuleName" : "top_pool2",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool2/top_pool2.v",
                    "InstLine" : 15,
                    "InstName" : "pool_module_2_0_inst",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/pool1/new_pool.v",
                    "ModuleLine" : 2,
                    "ModuleName" : "pool_module"
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 349,
                  "InstName" : "fc_sram_ins0",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_sram.v",
                  "ModuleLine" : 29,
                  "ModuleName" : "fc_sram"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 358,
                  "InstName" : "fc_sram_ins1",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_sram.v",
                  "ModuleLine" : 29,
                  "ModuleName" : "fc_sram"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 367,
                  "InstName" : "fc_sram_ins2",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_sram.v",
                  "ModuleLine" : 29,
                  "ModuleName" : "fc_sram"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 376,
                  "InstName" : "fc_sram_ins3",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_sram.v",
                  "ModuleLine" : 29,
                  "ModuleName" : "fc_sram"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/top.v",
                  "InstLine" : 389,
                  "InstName" : "fc_top_inst",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_top.v",
                  "ModuleLine" : 24,
                  "ModuleName" : "fc_top",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_top.v",
                    "InstLine" : 45,
                    "InstName" : "pool_fc_buffer_ins",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/pool_fc_buffer.v",
                    "ModuleLine" : 23,
                    "ModuleName" : "pool_fc_buffer"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_top.v",
                    "InstLine" : 56,
                    "InstName" : "fc_module_ins",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_module.v",
                    "ModuleLine" : 21,
                    "ModuleName" : "fc_module",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_module.v",
                      "InstLine" : 182,
                      "InstName" : "ins0",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_front.v",
                      "ModuleLine" : 23,
                      "ModuleName" : "fc_front",
                      "SubInsts" : [
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_front.v",
                        "InstLine" : 62,
                        "InstName" : "ms_ins0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/mult_sum.v",
                        "ModuleLine" : 23,
                        "ModuleName" : "mult_sum"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/fc_front.v",
                        "InstLine" : 76,
                        "InstName" : "ins0",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/nice/fullconnect/acc_sum.v",
                        "ModuleLine" : 24,
                        "ModuleName" : "acc_sum"
                       }
                      ]
                     }
                    ]
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 587,
                "InstName" : "ldbuf_state_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 608,
                "InstName" : "rowbuf_cnt_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 626,
                "InstName" : "rcv_data_buf_valid_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 627,
                "InstName" : "rcv_data_buf_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 628,
                "InstName" : "rowbuf_cnt_d_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_nice_core.v",
                "InstLine" : 684,
                "InstName" : "maddr_acc_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_cpu.v",
              "InstLine" : 534,
              "InstName" : "u_e203_core",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_core.v",
              "ModuleLine" : 30,
              "ModuleName" : "e203_core",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_core.v",
                "InstLine" : 376,
                "InstName" : "u_e203_ifu",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu.v",
                "ModuleLine" : 29,
                "ModuleName" : "e203_ifu",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu.v",
                  "InstLine" : 142,
                  "InstName" : "u_e203_ifu_ifetch",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                  "ModuleLine" : 29,
                  "ModuleName" : "e203_ifu_ifetch",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 120,
                    "InstName" : "reset_flag_dffrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 177,
                    "ModuleName" : "sirv_gnrl_dffrs"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 133,
                    "InstName" : "reset_req_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 165,
                    "InstName" : "halt_ack_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 199,
                    "InstName" : "dly_flush_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 239,
                    "InstName" : "ir_valid_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 240,
                    "InstName" : "ir_pc_vld_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 249,
                    "InstName" : "ifu_err_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 252,
                    "InstName" : "ifu_prdt_taken_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 255,
                    "InstName" : "ir_muldiv_b2b_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 261,
                    "InstName" : "ifu_hi_ir_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 262,
                    "InstName" : "ifu_lo_ir_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 289,
                    "InstName" : "ir_rs1idx_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 290,
                    "InstName" : "ir_rs2idx_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 295,
                    "InstName" : "ifu_pc_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 368,
                    "InstName" : "u_e203_ifu_minidec",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_minidec.v",
                    "ModuleLine" : 28,
                    "ModuleName" : "e203_ifu_minidec",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_minidec.v",
                      "InstLine" : 60,
                      "InstName" : "u_e203_exu_decode",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_decode.v",
                      "ModuleLine" : 29,
                      "ModuleName" : "e203_exu_decode"
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 400,
                    "InstName" : "u_e203_ifu_litebpu",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_litebpu.v",
                    "ModuleLine" : 28,
                    "ModuleName" : "e203_ifu_litebpu",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_litebpu.v",
                      "InstLine" : 104,
                      "InstName" : "rs1xn_rdrf_dfflrs",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 507,
                    "InstName" : "pc_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 523,
                    "InstName" : "out_flag_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ifetch.v",
                    "InstLine" : 533,
                    "InstName" : "pc_newpend_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu.v",
                  "InstLine" : 195,
                  "InstName" : "u_e203_ifu_ift2icb",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ift2icb.v",
                  "ModuleLine" : 30,
                  "ModuleName" : "e203_ifu_ift2icb",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ift2icb.v",
                    "InstLine" : 154,
                    "InstName" : "u_e203_ifetch_rsp_bypbuf",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "ModuleLine" : 306,
                    "ModuleName" : "sirv_gnrl_bypbuf",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 335,
                      "InstName" : "u_bypbuf_fifo",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "ModuleLine" : 381,
                      "ModuleName" : "sirv_gnrl_fifo",
                      "SubInsts" : [
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 451,
                        "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 40,
                        "ModuleName" : "sirv_gnrl_dfflrs"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 452,
                        "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 40,
                        "ModuleName" : "sirv_gnrl_dfflrs"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 468,
                        "InstName" : "dp_gt0.vec_0_dfflrs",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 40,
                        "ModuleName" : "sirv_gnrl_dfflrs"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 469,
                        "InstName" : "dp_gt0.vec_31_dfflr",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 493,
                        "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 133,
                        "ModuleName" : "sirv_gnrl_dffl"
                       }
                      ]
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ift2icb.v",
                    "InstLine" : 474,
                    "InstName" : "icb_state_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ift2icb.v",
                    "InstLine" : 485,
                    "InstName" : "req_same_cross_holdup_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ift2icb.v",
                    "InstLine" : 486,
                    "InstName" : "req_need_2uop_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ift2icb.v",
                    "InstLine" : 487,
                    "InstName" : "req_need_0uop_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ift2icb.v",
                    "InstLine" : 488,
                    "InstName" : "req_lane_cross_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ift2icb.v",
                    "InstLine" : 496,
                    "InstName" : "icb2itcm_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ift2icb.v",
                    "InstLine" : 501,
                    "InstName" : "icb2mem_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ift2icb.v",
                    "InstLine" : 505,
                    "InstName" : "icb_addr_2_1_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ift2icb.v",
                    "InstLine" : 566,
                    "InstName" : "leftover_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_ifu_ift2icb.v",
                    "InstLine" : 567,
                    "InstName" : "leftover_err_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_core.v",
                "InstLine" : 486,
                "InstName" : "u_e203_exu",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu.v",
                "ModuleLine" : 29,
                "ModuleName" : "e203_exu",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu.v",
                  "InstLine" : 211,
                  "InstName" : "u_e203_exu_regfile",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                  "ModuleLine" : 28,
                  "ModuleName" : "e203_exu_regfile",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[1].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[2].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[3].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[4].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[5].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[6].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[7].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[8].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[9].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[10].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[11].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[12].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[13].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[14].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[15].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[16].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[17].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[18].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[19].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[20].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[21].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[22].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[23].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[24].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[25].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[26].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[27].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[28].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[29].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[30].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_regfile.v",
                    "InstLine" : 81,
                    "InstName" : "regfile[31].rfno0.rf_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu.v",
                  "InstLine" : 253,
                  "InstName" : "u_e203_exu_decode",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_decode.v",
                  "ModuleLine" : 29,
                  "ModuleName" : "e203_exu_decode"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu.v",
                  "InstLine" : 347,
                  "InstName" : "u_e203_exu_disp",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_disp.v",
                  "ModuleLine" : 29,
                  "ModuleName" : "e203_exu_disp"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu.v",
                  "InstLine" : 427,
                  "InstName" : "u_e203_exu_oitf",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                  "ModuleLine" : 29,
                  "ModuleName" : "e203_exu_oitf",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 93,
                    "InstName" : "depth_gt1.alc_ptr_flg_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 99,
                    "InstName" : "depth_gt1.alc_ptr_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 106,
                    "InstName" : "depth_gt1.ret_ptr_flg_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 112,
                    "InstName" : "depth_gt1.ret_ptr_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 149,
                    "InstName" : "oitf_entries[0].vld_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 151,
                    "InstName" : "oitf_entries[0].rdidx_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 152,
                    "InstName" : "oitf_entries[0].pc_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 153,
                    "InstName" : "oitf_entries[0].rdwen_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 154,
                    "InstName" : "oitf_entries[0].rdfpu_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 149,
                    "InstName" : "oitf_entries[1].vld_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 151,
                    "InstName" : "oitf_entries[1].rdidx_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 152,
                    "InstName" : "oitf_entries[1].pc_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 153,
                    "InstName" : "oitf_entries[1].rdwen_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_oitf.v",
                    "InstLine" : 154,
                    "InstName" : "oitf_entries[1].rdfpu_dfflrs",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu.v",
                  "InstLine" : 521,
                  "InstName" : "u_e203_exu_alu",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu.v",
                  "ModuleLine" : 32,
                  "ModuleName" : "e203_exu_alu",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu.v",
                    "InstLine" : 281,
                    "InstName" : "u_e203_exu_nice",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_nice.v",
                    "ModuleLine" : 30,
                    "ModuleName" : "e203_exu_nice",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_nice.v",
                      "InstLine" : 112,
                      "InstName" : "u_nice_itag_fifo",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "ModuleLine" : 381,
                      "ModuleName" : "sirv_gnrl_fifo",
                      "SubInsts" : [
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 451,
                        "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 40,
                        "ModuleName" : "sirv_gnrl_dfflrs"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 452,
                        "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 40,
                        "ModuleName" : "sirv_gnrl_dfflrs"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 454,
                        "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 455,
                        "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 468,
                        "InstName" : "dp_gt0.vec_0_dfflrs",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 40,
                        "ModuleName" : "sirv_gnrl_dfflrs"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 469,
                        "InstName" : "dp_gt0.vec_31_dfflr",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 493,
                        "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 133,
                        "ModuleName" : "sirv_gnrl_dffl"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 493,
                        "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 133,
                        "ModuleName" : "sirv_gnrl_dffl"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 493,
                        "InstName" : "dp_gt0.fifo_rf[2].fifo_rf_dffl",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 133,
                        "ModuleName" : "sirv_gnrl_dffl"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 493,
                        "InstName" : "dp_gt0.fifo_rf[3].fifo_rf_dffl",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 133,
                        "ModuleName" : "sirv_gnrl_dffl"
                       }
                      ]
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu.v",
                    "InstLine" : 317,
                    "InstName" : "u_e203_exu_alu_csrctrl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_csrctrl.v",
                    "ModuleLine" : 29,
                    "ModuleName" : "e203_exu_alu_csrctrl"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu.v",
                    "InstLine" : 386,
                    "InstName" : "u_e203_exu_alu_bjp",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_bjp.v",
                    "ModuleLine" : 32,
                    "ModuleName" : "e203_exu_alu_bjp"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu.v",
                    "InstLine" : 468,
                    "InstName" : "u_e203_exu_alu_lsuagu",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_lsuagu.v",
                    "ModuleLine" : 32,
                    "ModuleName" : "e203_exu_alu_lsuagu",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_lsuagu.v",
                      "InstLine" : 184,
                      "InstName" : "unalgn_flg_dffl",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_lsuagu.v",
                      "InstLine" : 375,
                      "InstName" : "icb_state_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_lsuagu.v",
                      "InstLine" : 456,
                      "InstName" : "icb_leftover_err_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu.v",
                    "InstLine" : 569,
                    "InstName" : "u_e203_exu_alu_rglr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_rglr.v",
                    "ModuleLine" : 30,
                    "ModuleName" : "e203_exu_alu_rglr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu.v",
                    "InstLine" : 634,
                    "InstName" : "u_e203_exu_alu_muldiv",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_muldiv.v",
                    "ModuleLine" : 32,
                    "ModuleName" : "e203_exu_alu_muldiv",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_muldiv.v",
                      "InstLine" : 93,
                      "InstName" : "flushed_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_muldiv.v",
                      "InstLine" : 232,
                      "InstName" : "muldiv_state_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_muldiv.v",
                      "InstLine" : 247,
                      "InstName" : "exec_cnt_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_muldiv.v",
                      "InstLine" : 310,
                      "InstName" : "part_prdt_sft1_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_muldiv.v",
                      "InstLine" : 357,
                      "InstName" : "part_remd_sft1_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu.v",
                    "InstLine" : 688,
                    "InstName" : "u_e203_exu_alu_dpath",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_dpath.v",
                    "ModuleLine" : 29,
                    "ModuleName" : "e203_exu_alu_dpath",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_dpath.v",
                      "InstLine" : 377,
                      "InstName" : "sbf_0_dffl",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 133,
                      "ModuleName" : "sirv_gnrl_dffl"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_alu_dpath.v",
                      "InstLine" : 378,
                      "InstName" : "sbf_1_dffl",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 133,
                      "ModuleName" : "sirv_gnrl_dffl"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu.v",
                  "InstLine" : 666,
                  "InstName" : "u_e203_exu_longpwbck",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_longpwbck.v",
                  "ModuleLine" : 30,
                  "ModuleName" : "e203_exu_longpwbck"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu.v",
                  "InstLine" : 717,
                  "InstName" : "u_e203_exu_wbck",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_wbck.v",
                  "ModuleLine" : 30,
                  "ModuleName" : "e203_exu_wbck"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu.v",
                  "InstLine" : 769,
                  "InstName" : "u_e203_exu_commit",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_commit.v",
                  "ModuleLine" : 31,
                  "ModuleName" : "e203_exu_commit",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_commit.v",
                    "InstLine" : 165,
                    "InstName" : "u_e203_exu_branchslv",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_branchslv.v",
                    "ModuleLine" : 30,
                    "ModuleName" : "e203_exu_branchslv"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_commit.v",
                    "InstLine" : 211,
                    "InstName" : "u_e203_exu_excp",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_excp.v",
                    "ModuleLine" : 29,
                    "ModuleName" : "e203_exu_excp",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_excp.v",
                      "InstLine" : 147,
                      "InstName" : "wfi_flag_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_excp.v",
                      "InstLine" : 160,
                      "InstName" : "wfi_halt_req_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_excp.v",
                      "InstLine" : 314,
                      "InstName" : "step_req_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu.v",
                  "InstLine" : 889,
                  "InstName" : "u_e203_exu_csr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                  "ModuleLine" : 29,
                  "ModuleName" : "e203_exu_csr",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 161,
                    "InstName" : "status_mpie_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 184,
                    "InstName" : "status_mie_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 261,
                    "InstName" : "mie_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 278,
                    "InstName" : "meip_dffr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 209,
                    "ModuleName" : "sirv_gnrl_dffr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 279,
                    "InstName" : "msip_dffr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 209,
                    "ModuleName" : "sirv_gnrl_dffr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 280,
                    "InstName" : "mtip_dffr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 209,
                    "ModuleName" : "sirv_gnrl_dffr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 303,
                    "InstName" : "mtvec_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 319,
                    "InstName" : "mscratch_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 408,
                    "InstName" : "mcycle_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 409,
                    "InstName" : "mcycleh_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 410,
                    "InstName" : "minstret_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 411,
                    "InstName" : "minstreth_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 416,
                    "InstName" : "counterstop_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 434,
                    "InstName" : "itcmnohold_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 441,
                    "InstName" : "mdvnob2b_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 457,
                    "InstName" : "mcgstop_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 499,
                    "InstName" : "epc_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 517,
                    "InstName" : "cause_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_exu_csr.v",
                    "InstLine" : 532,
                    "InstName" : "badaddr_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_core.v",
                "InstLine" : 638,
                "InstName" : "u_e203_lsu",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_lsu.v",
                "ModuleLine" : 28,
                "ModuleName" : "e203_lsu",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_lsu.v",
                  "InstLine" : 209,
                  "InstName" : "u_e203_lsu_ctrl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_lsu_ctrl.v",
                  "ModuleLine" : 28,
                  "ModuleName" : "e203_lsu_ctrl",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_lsu_ctrl.v",
                    "InstLine" : 511,
                    "InstName" : "u_lsu_icb_arbt",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                    "ModuleLine" : 37,
                    "ModuleName" : "sirv_gnrl_icb_arbt",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                      "InstLine" : 289,
                      "InstName" : "arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "ModuleLine" : 28,
                      "ModuleName" : "sirv_gnrl_pipe_stage",
                      "SubInsts" : [
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 72,
                        "InstName" : "dp_gt_0.vld_dfflr",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 87,
                        "ModuleName" : "sirv_gnrl_dfflr"
                       },
                       {
                        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                        "InstLine" : 76,
                        "InstName" : "dp_gt_0.dat_dfflr",
                        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                        "ModuleLine" : 133,
                        "ModuleName" : "sirv_gnrl_dffl"
                       }
                      ]
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_lsu_ctrl.v",
                    "InstLine" : 599,
                    "InstName" : "excl_flg_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_lsu_ctrl.v",
                    "InstLine" : 604,
                    "InstName" : "excl_addr_dffl",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_lsu_ctrl.v",
                    "InstLine" : 671,
                    "InstName" : "u_e203_lsu_splt_stage",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "ModuleLine" : 28,
                    "ModuleName" : "sirv_gnrl_pipe_stage",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 72,
                      "InstName" : "dp_gt_0.vld_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 76,
                      "InstName" : "dp_gt_0.dat_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 133,
                      "ModuleName" : "sirv_gnrl_dffl"
                     }
                    ]
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_core.v",
                "InstLine" : 756,
                "InstName" : "u_e203_biu",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_biu.v",
                "ModuleLine" : 29,
                "ModuleName" : "e203_biu",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_biu.v",
                  "InstLine" : 446,
                  "InstName" : "u_biu_icb_arbt",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                  "ModuleLine" : 37,
                  "ModuleName" : "sirv_gnrl_icb_arbt",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                    "InstLine" : 289,
                    "InstName" : "arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "ModuleLine" : 28,
                    "ModuleName" : "sirv_gnrl_pipe_stage",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 72,
                      "InstName" : "dp_gt_0.vld_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 76,
                      "InstName" : "dp_gt_0.dat_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 133,
                      "ModuleName" : "sirv_gnrl_dffl"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_biu.v",
                  "InstLine" : 548,
                  "InstName" : "u_sirv_gnrl_icb_buffer",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                  "ModuleLine" : 351,
                  "ModuleName" : "sirv_gnrl_icb_buffer",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                    "InstLine" : 439,
                    "InstName" : "u_sirv_gnrl_cmd_fifo",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "ModuleLine" : 381,
                    "ModuleName" : "sirv_gnrl_fifo",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 451,
                      "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 40,
                      "ModuleName" : "sirv_gnrl_dfflrs"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 452,
                      "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 40,
                      "ModuleName" : "sirv_gnrl_dfflrs"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 468,
                      "InstName" : "dp_gt0.vec_0_dfflrs",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 40,
                      "ModuleName" : "sirv_gnrl_dfflrs"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 469,
                      "InstName" : "dp_gt0.vec_31_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 493,
                      "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 133,
                      "ModuleName" : "sirv_gnrl_dffl"
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                    "InstLine" : 471,
                    "InstName" : "u_sirv_gnrl_rsp_fifo",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "ModuleLine" : 381,
                    "ModuleName" : "sirv_gnrl_fifo",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 451,
                      "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 40,
                      "ModuleName" : "sirv_gnrl_dfflrs"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 452,
                      "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 40,
                      "ModuleName" : "sirv_gnrl_dfflrs"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 468,
                      "InstName" : "dp_gt0.vec_0_dfflrs",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 40,
                      "ModuleName" : "sirv_gnrl_dfflrs"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 469,
                      "InstName" : "dp_gt0.vec_31_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 493,
                      "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 133,
                      "ModuleName" : "sirv_gnrl_dffl"
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                    "InstLine" : 490,
                    "InstName" : "outs_cnt_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_biu.v",
                  "InstLine" : 884,
                  "InstName" : "u_biu_icb_splt",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                  "ModuleLine" : 648,
                  "ModuleName" : "sirv_gnrl_icb_splt",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                    "InstLine" : 878,
                    "InstName" : "splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "ModuleLine" : 28,
                    "ModuleName" : "sirv_gnrl_pipe_stage",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 72,
                      "InstName" : "dp_gt_0.vld_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 76,
                      "InstName" : "dp_gt_0.dat_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 133,
                      "ModuleName" : "sirv_gnrl_dffl"
                     }
                    ]
                   }
                  ]
                 }
                ]
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_cpu.v",
              "InstLine" : 793,
              "InstName" : "u_e203_itcm_ctrl",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_itcm_ctrl.v",
              "ModuleLine" : 31,
              "ModuleName" : "e203_itcm_ctrl",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_itcm_ctrl.v",
                "InstLine" : 141,
                "InstName" : "u_itcm_icb_lsu2itcm_n2w",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "ModuleLine" : 503,
                "ModuleName" : "sirv_gnrl_icb_n2w",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                  "InstLine" : 575,
                  "InstName" : "fifo_dp_1.u_sirv_gnrl_n2w_fifo",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "ModuleLine" : 28,
                  "ModuleName" : "sirv_gnrl_pipe_stage",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "InstLine" : 72,
                    "InstName" : "dp_gt_0.vld_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "InstLine" : 76,
                    "InstName" : "dp_gt_0.dat_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_itcm_ctrl.v",
                "InstLine" : 213,
                "InstName" : "u_itcm_icb_ext2itcm_n2w",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "ModuleLine" : 503,
                "ModuleName" : "sirv_gnrl_icb_n2w",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                  "InstLine" : 575,
                  "InstName" : "fifo_dp_1.u_sirv_gnrl_n2w_fifo",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "ModuleLine" : 28,
                  "ModuleName" : "sirv_gnrl_pipe_stage",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "InstLine" : 72,
                    "InstName" : "dp_gt_0.vld_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "InstLine" : 76,
                    "InstName" : "dp_gt_0.dat_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_itcm_ctrl.v",
                "InstLine" : 376,
                "InstName" : "u_itcm_icb_arbt",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "ModuleLine" : 37,
                "ModuleName" : "sirv_gnrl_icb_arbt",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                  "InstLine" : 289,
                  "InstName" : "arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "ModuleLine" : 28,
                  "ModuleName" : "sirv_gnrl_pipe_stage",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "InstLine" : 72,
                    "InstName" : "dp_gt_0.vld_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "InstLine" : 76,
                    "InstName" : "dp_gt_0.dat_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_itcm_ctrl.v",
                "InstLine" : 487,
                "InstName" : "u_sram_icb_ctrl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_sram_icb_ctrl.v",
                "ModuleLine" : 29,
                "ModuleName" : "sirv_sram_icb_ctrl",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_sram_icb_ctrl.v",
                  "InstLine" : 103,
                  "InstName" : "u_byp_icb_cmd_buf",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "ModuleLine" : 306,
                  "ModuleName" : "sirv_gnrl_bypbuf",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "InstLine" : 335,
                    "InstName" : "u_bypbuf_fifo",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "ModuleLine" : 381,
                    "ModuleName" : "sirv_gnrl_fifo",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 451,
                      "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 40,
                      "ModuleName" : "sirv_gnrl_dfflrs"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 452,
                      "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 40,
                      "ModuleName" : "sirv_gnrl_dfflrs"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 468,
                      "InstName" : "dp_gt0.vec_0_dfflrs",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 40,
                      "ModuleName" : "sirv_gnrl_dfflrs"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 469,
                      "InstName" : "dp_gt0.vec_31_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 493,
                      "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 133,
                      "ModuleName" : "sirv_gnrl_dffl"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_sram_icb_ctrl.v",
                  "InstLine" : 128,
                  "InstName" : "u_sirv_1cyc_sram_ctrl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_1cyc_sram_ctrl.v",
                  "ModuleLine" : 29,
                  "ModuleName" : "sirv_1cyc_sram_ctrl",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_1cyc_sram_ctrl.v",
                    "InstLine" : 77,
                    "InstName" : "u_e1_stage",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "ModuleLine" : 28,
                    "ModuleName" : "sirv_gnrl_pipe_stage",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 72,
                      "InstName" : "dp_gt_0.vld_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 76,
                      "InstName" : "dp_gt_0.dat_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 133,
                      "ModuleName" : "sirv_gnrl_dffl"
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_1cyc_sram_ctrl.v",
                    "InstLine" : 97,
                    "InstName" : "u_ram_clkgate",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
                    "ModuleLine" : 28,
                    "ModuleName" : "e203_clkgate"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_itcm_ctrl.v",
                "InstLine" : 558,
                "InstName" : "ifu_holdup_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_cpu.v",
              "InstLine" : 854,
              "InstName" : "u_e203_dtcm_ctrl",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_dtcm_ctrl.v",
              "ModuleLine" : 31,
              "ModuleName" : "e203_dtcm_ctrl",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_dtcm_ctrl.v",
                "InstLine" : 209,
                "InstName" : "u_dtcm_icb_arbt",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "ModuleLine" : 37,
                "ModuleName" : "sirv_gnrl_icb_arbt",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                  "InstLine" : 289,
                  "InstName" : "arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "ModuleLine" : 28,
                  "ModuleName" : "sirv_gnrl_pipe_stage",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "InstLine" : 72,
                    "InstName" : "dp_gt_0.vld_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 87,
                    "ModuleName" : "sirv_gnrl_dfflr"
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "InstLine" : 76,
                    "InstName" : "dp_gt_0.dat_dfflr",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                    "ModuleLine" : 133,
                    "ModuleName" : "sirv_gnrl_dffl"
                   }
                  ]
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_dtcm_ctrl.v",
                "InstLine" : 292,
                "InstName" : "u_sram_icb_ctrl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_sram_icb_ctrl.v",
                "ModuleLine" : 29,
                "ModuleName" : "sirv_sram_icb_ctrl",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_sram_icb_ctrl.v",
                  "InstLine" : 103,
                  "InstName" : "u_byp_icb_cmd_buf",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "ModuleLine" : 306,
                  "ModuleName" : "sirv_gnrl_bypbuf",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "InstLine" : 335,
                    "InstName" : "u_bypbuf_fifo",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "ModuleLine" : 381,
                    "ModuleName" : "sirv_gnrl_fifo",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 451,
                      "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 40,
                      "ModuleName" : "sirv_gnrl_dfflrs"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 452,
                      "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 40,
                      "ModuleName" : "sirv_gnrl_dfflrs"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 468,
                      "InstName" : "dp_gt0.vec_0_dfflrs",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 40,
                      "ModuleName" : "sirv_gnrl_dfflrs"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 469,
                      "InstName" : "dp_gt0.vec_31_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 493,
                      "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 133,
                      "ModuleName" : "sirv_gnrl_dffl"
                     }
                    ]
                   }
                  ]
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_sram_icb_ctrl.v",
                  "InstLine" : 128,
                  "InstName" : "u_sirv_1cyc_sram_ctrl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_1cyc_sram_ctrl.v",
                  "ModuleLine" : 29,
                  "ModuleName" : "sirv_1cyc_sram_ctrl",
                  "SubInsts" : [
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_1cyc_sram_ctrl.v",
                    "InstLine" : 77,
                    "InstName" : "u_e1_stage",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                    "ModuleLine" : 28,
                    "ModuleName" : "sirv_gnrl_pipe_stage",
                    "SubInsts" : [
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 72,
                      "InstName" : "dp_gt_0.vld_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 87,
                      "ModuleName" : "sirv_gnrl_dfflr"
                     },
                     {
                      "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                      "InstLine" : 76,
                      "InstName" : "dp_gt_0.dat_dfflr",
                      "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                      "ModuleLine" : 133,
                      "ModuleName" : "sirv_gnrl_dffl"
                     }
                    ]
                   },
                   {
                    "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_1cyc_sram_ctrl.v",
                    "InstLine" : 97,
                    "InstName" : "u_ram_clkgate",
                    "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
                    "ModuleLine" : 28,
                    "ModuleName" : "e203_clkgate"
                   }
                  ]
                 }
                ]
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_cpu_top.v",
            "InstLine" : 559,
            "InstName" : "u_e203_srams",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_srams.v",
            "ModuleLine" : 30,
            "ModuleName" : "e203_srams",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_srams.v",
              "InstLine" : 71,
              "InstName" : "u_e203_itcm_ram",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_itcm_ram.v",
              "ModuleLine" : 30,
              "ModuleName" : "e203_itcm_ram",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_itcm_ram.v",
                "InstLine" : 56,
                "InstName" : "u_e203_itcm_gnrl_ram",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_ram.v",
                "ModuleLine" : 28,
                "ModuleName" : "sirv_gnrl_ram",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_ram.v",
                  "InstLine" : 59,
                  "InstName" : "u_sirv_sim_ram",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_sim_ram.v",
                  "ModuleLine" : 27,
                  "ModuleName" : "sirv_sim_ram"
                 }
                ]
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_srams.v",
              "InstLine" : 94,
              "InstName" : "u_e203_dtcm_ram",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_dtcm_ram.v",
              "ModuleLine" : 32,
              "ModuleName" : "e203_dtcm_ram",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_dtcm_ram.v",
                "InstLine" : 55,
                "InstName" : "u_e203_dtcm_gnrl_ram",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_ram.v",
                "ModuleLine" : 28,
                "ModuleName" : "sirv_gnrl_ram",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_ram.v",
                  "InstLine" : 59,
                  "InstName" : "u_sirv_sim_ram",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_sim_ram.v",
                  "ModuleLine" : 27,
                  "ModuleName" : "sirv_sim_ram"
                 }
                ]
               }
              ]
             }
            ]
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_main.v",
          "InstLine" : 644,
          "InstName" : "u_e203_subsys_plic",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_plic.v",
          "ModuleLine" : 32,
          "ModuleName" : "e203_subsys_plic",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_plic.v",
            "InstLine" : 81,
            "InstName" : "u_rtc_irq_sync",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "ModuleLine" : 99,
            "ModuleName" : "sirv_gnrl_sync",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 117,
              "InstName" : "sync_gen[0].i_is_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 120,
              "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_plic.v",
            "InstLine" : 91,
            "InstName" : "u_wdg_irq_sync",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "ModuleLine" : 99,
            "ModuleName" : "sirv_gnrl_sync",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 117,
              "InstName" : "sync_gen[0].i_is_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 120,
              "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_plic.v",
            "InstLine" : 115,
            "InstName" : "u_sirv_plic_top",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_top.v",
            "ModuleLine" : 28,
            "ModuleName" : "sirv_plic_top",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_top.v",
              "InstLine" : 96,
              "InstName" : "u_sirv_plic_man",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
              "ModuleLine" : 28,
              "ModuleName" : "sirv_plic_man",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 164,
                "InstName" : "flop_i_irq.plic_irq_i_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 171,
                "InstName" : "flop_o_irq.plic_irq_o_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 172,
                "InstName" : "flop_o_irq.plic_irq_id_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 173,
                "InstName" : "flop_o_irq.plic_irq_prio_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[1].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[1].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[1].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[2].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[2].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[2].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[3].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[3].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[3].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[4].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[4].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[4].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[5].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[5].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[5].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[6].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[6].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[6].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[7].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[7].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[7].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[8].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[8].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[8].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[9].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[9].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[9].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[10].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[10].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[10].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[11].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[11].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[11].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[12].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[12].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[12].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[13].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[13].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[13].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[14].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[14].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[14].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[15].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[15].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[15].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 203,
                "InstName" : "source_gen[16].u_LevelGateway_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_LevelGateway.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_LevelGateway"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 229,
                "InstName" : "source_gen[16].irq_pend_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 237,
                "InstName" : "source_gen[16].irq_prio_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 255,
                "InstName" : "enab_r_i[0].irq_enab_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 282,
                "InstName" : "irq_thod_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_plic_man.v",
                "InstLine" : 486,
                "InstName" : "flop_icb_rsp.u_buf_icb_rsp_buf",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 28,
                "ModuleName" : "sirv_gnrl_pipe_stage",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 72,
                  "InstName" : "dp_gt_0.vld_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 76,
                  "InstName" : "dp_gt_0.dat_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               }
              ]
             }
            ]
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_main.v",
          "InstLine" : 685,
          "InstName" : "u_e203_subsys_clint",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_clint.v",
          "ModuleLine" : 31,
          "ModuleName" : "e203_subsys_clint",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_clint.v",
            "InstLine" : 60,
            "InstName" : "u_aon_rtctoggle_sync",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "ModuleLine" : 99,
            "ModuleName" : "sirv_gnrl_sync",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 117,
              "InstName" : "sync_gen[0].i_is_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 120,
              "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_clint.v",
            "InstLine" : 67,
            "InstName" : "u_sirv_clint_top",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_clint_top.v",
            "ModuleLine" : 28,
            "ModuleName" : "sirv_clint_top",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_clint_top.v",
              "InstLine" : 48,
              "InstName" : "io_rtcToggle_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_clint_top.v",
              "InstLine" : 106,
              "InstName" : "u_sirv_clint",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_clint.v",
              "ModuleLine" : 20,
              "ModuleName" : "sirv_clint"
             }
            ]
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_main.v",
          "InstLine" : 721,
          "InstName" : "u_e203_subsys_perips",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
          "ModuleLine" : 31,
          "ModuleName" : "e203_subsys_perips",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 405,
            "InstName" : "u_sirv_ppi_fab",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/fab/sirv_icb1to16_bus.v",
            "ModuleLine" : 28,
            "ModuleName" : "sirv_icb1to16_bus",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/fab/sirv_icb1to16_bus.v",
              "InstLine" : 444,
              "InstName" : "u_sirv_gnrl_icb_buffer",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "ModuleLine" : 351,
              "ModuleName" : "sirv_gnrl_icb_buffer",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 439,
                "InstName" : "u_sirv_gnrl_cmd_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 471,
                "InstName" : "u_sirv_gnrl_rsp_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 490,
                "InstName" : "outs_cnt_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/fab/sirv_icb1to16_bus.v",
              "InstLine" : 968,
              "InstName" : "u_buf_icb_splt",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "ModuleLine" : 648,
              "ModuleName" : "sirv_gnrl_icb_splt",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 878,
                "InstName" : "splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 28,
                "ModuleName" : "sirv_gnrl_pipe_stage",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 72,
                  "InstName" : "dp_gt_0.vld_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 76,
                  "InstName" : "dp_gt_0.dat_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 771,
            "InstName" : "u_sirv_qspi0_top",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_flash_qspi_top.v",
            "ModuleLine" : 28,
            "ModuleName" : "sirv_flash_qspi_top",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_flash_qspi_top.v",
              "InstLine" : 279,
              "InstName" : "qspi_TLWidthWidget",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_tlwidthwidget_qspi.v",
              "ModuleLine" : 20,
              "ModuleName" : "sirv_tlwidthwidget_qspi",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_tlwidthwidget_qspi.v",
                "InstLine" : 259,
                "InstName" : "Repeater_5_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_tl_repeater_5.v",
                "ModuleLine" : 20,
                "ModuleName" : "sirv_tl_repeater_5"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_flash_qspi_top.v",
              "InstLine" : 365,
              "InstName" : "qspi_TLFragmenter_1",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_tlfragmenter_qspi_1.v",
              "ModuleLine" : 20,
              "ModuleName" : "sirv_tlfragmenter_qspi_1",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_tlfragmenter_qspi_1.v",
                "InstLine" : 238,
                "InstName" : "u_repeater",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_repeater_6.v",
                "ModuleLine" : 20,
                "ModuleName" : "sirv_repeater_6"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_flash_qspi_top.v",
              "InstLine" : 449,
              "InstName" : "u_sirv_flash_qspi",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_flash_qspi.v",
              "ModuleLine" : 20,
              "ModuleName" : "sirv_flash_qspi",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_flash_qspi.v",
                "InstLine" : 1901,
                "InstName" : "fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_qspi_fifo.v",
                "ModuleLine" : 20,
                "ModuleName" : "sirv_qspi_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_qspi_fifo.v",
                  "InstLine" : 118,
                  "InstName" : "txq",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_queue_1.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "sirv_queue_1"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_qspi_fifo.v",
                  "InstLine" : 129,
                  "InstName" : "rxq",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_queue_1.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "sirv_queue_1"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_flash_qspi.v",
                "InstLine" : 1934,
                "InstName" : "mac",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_qspi_media.v",
                "ModuleLine" : 20,
                "ModuleName" : "sirv_qspi_media",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_qspi_media.v",
                  "InstLine" : 179,
                  "InstName" : "phy",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_qspi_physical.v",
                  "ModuleLine" : 20,
                  "ModuleName" : "sirv_qspi_physical"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_flash_qspi.v",
                "InstLine" : 1974,
                "InstName" : "flash",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_spi_flashmap.v",
                "ModuleLine" : 20,
                "ModuleName" : "sirv_qspi_flashmap"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_flash_qspi.v",
                "InstLine" : 2009,
                "InstName" : "arb",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_qspi_arbiter.v",
                "ModuleLine" : 20,
                "ModuleName" : "sirv_qspi_arbiter"
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 852,
            "InstName" : "u_aon_icb_cdc_tx",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "ModuleLine" : 223,
            "ModuleName" : "sirv_gnrl_cdc_tx",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 254,
              "InstName" : "u_o_rdy_sync",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 99,
              "ModuleName" : "sirv_gnrl_sync",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 117,
                "InstName" : "sync_gen[0].i_is_0.sync_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 120,
                "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 270,
              "InstName" : "vld_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 272,
              "InstName" : "dat_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 276,
              "InstName" : "o_rdy_sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 287,
              "InstName" : "buf_nrdy_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 876,
            "InstName" : "u_aon_icb_cdc_rx",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "ModuleLine" : 142,
            "ModuleName" : "sirv_gnrl_cdc_rx",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 168,
              "InstName" : "u_i_vld_sync",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 99,
              "ModuleName" : "sirv_gnrl_sync",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 117,
                "InstName" : "sync_gen[0].i_is_0.sync_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 120,
                "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 176,
              "InstName" : "i_vld_sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 188,
              "InstName" : "i_rdy_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 198,
              "InstName" : "buf_dat_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 206,
              "InstName" : "buf_vld_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 907,
            "InstName" : "u_gpioA_apb_icb2apb",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 1385,
            "ModuleName" : "sirv_gnrl_icb2apb",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1427,
              "InstName" : "u_rsp_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 451,
                "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 452,
                "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 468,
                "InstName" : "dp_gt0.vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 469,
                "InstName" : "dp_gt0.vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1449,
              "InstName" : "apb_enable_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 935,
            "InstName" : "u_perips_apb_gpioA",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_gpio/apb_gpio.v",
            "ModuleLine" : 31,
            "ModuleName" : "apb_gpio"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 974,
            "InstName" : "u_gpioB_apb_icb2apb",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 1385,
            "ModuleName" : "sirv_gnrl_icb2apb",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1427,
              "InstName" : "u_rsp_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 451,
                "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 452,
                "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 468,
                "InstName" : "dp_gt0.vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 469,
                "InstName" : "dp_gt0.vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1449,
              "InstName" : "apb_enable_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1002,
            "InstName" : "u_perips_apb_gpioB",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_gpio/apb_gpio.v",
            "ModuleLine" : 31,
            "ModuleName" : "apb_gpio"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1038,
            "InstName" : "u_uart0_apb_icb2apb",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 1385,
            "ModuleName" : "sirv_gnrl_icb2apb",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1427,
              "InstName" : "u_rsp_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 451,
                "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 452,
                "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 468,
                "InstName" : "dp_gt0.vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 469,
                "InstName" : "dp_gt0.vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1449,
              "InstName" : "apb_enable_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1066,
            "InstName" : "u_perips_apb_uart0",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
            "ModuleLine" : 13,
            "ModuleName" : "apb_uart_sv",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 76,
              "InstName" : "uart_rx_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/uart_rx.v",
              "ModuleLine" : 13,
              "ModuleName" : "uart_rx"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 94,
              "InstName" : "uart_tx_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/uart_tx.v",
              "ModuleLine" : 13,
              "ModuleName" : "uart_tx"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 113,
              "InstName" : "uart_rx_fifo_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/io_generic_fifo.v",
              "ModuleLine" : 13,
              "ModuleName" : "io_generic_fifo"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 129,
              "InstName" : "uart_tx_fifo_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/io_generic_fifo.v",
              "ModuleLine" : 13,
              "ModuleName" : "io_generic_fifo"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 146,
              "InstName" : "uart_interrupt_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/uart_interrupt.v",
              "ModuleLine" : 13,
              "ModuleName" : "uart_interrupt"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1112,
            "InstName" : "u_uart1_apb_icb2apb",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 1385,
            "ModuleName" : "sirv_gnrl_icb2apb",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1427,
              "InstName" : "u_rsp_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 451,
                "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 452,
                "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 468,
                "InstName" : "dp_gt0.vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 469,
                "InstName" : "dp_gt0.vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1449,
              "InstName" : "apb_enable_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1140,
            "InstName" : "u_perips_apb_uart1",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
            "ModuleLine" : 13,
            "ModuleName" : "apb_uart_sv",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 76,
              "InstName" : "uart_rx_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/uart_rx.v",
              "ModuleLine" : 13,
              "ModuleName" : "uart_rx"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 94,
              "InstName" : "uart_tx_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/uart_tx.v",
              "ModuleLine" : 13,
              "ModuleName" : "uart_tx"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 113,
              "InstName" : "uart_rx_fifo_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/io_generic_fifo.v",
              "ModuleLine" : 13,
              "ModuleName" : "io_generic_fifo"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 129,
              "InstName" : "uart_tx_fifo_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/io_generic_fifo.v",
              "ModuleLine" : 13,
              "ModuleName" : "io_generic_fifo"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 146,
              "InstName" : "uart_interrupt_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/uart_interrupt.v",
              "ModuleLine" : 13,
              "ModuleName" : "uart_interrupt"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1187,
            "InstName" : "u_uart2_apb_icb2apb",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 1385,
            "ModuleName" : "sirv_gnrl_icb2apb",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1427,
              "InstName" : "u_rsp_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 451,
                "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 452,
                "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 468,
                "InstName" : "dp_gt0.vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 469,
                "InstName" : "dp_gt0.vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1449,
              "InstName" : "apb_enable_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1215,
            "InstName" : "u_perips_apb_uart2",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
            "ModuleLine" : 13,
            "ModuleName" : "apb_uart_sv",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 76,
              "InstName" : "uart_rx_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/uart_rx.v",
              "ModuleLine" : 13,
              "ModuleName" : "uart_rx"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 94,
              "InstName" : "uart_tx_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/uart_tx.v",
              "ModuleLine" : 13,
              "ModuleName" : "uart_tx"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 113,
              "InstName" : "uart_rx_fifo_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/io_generic_fifo.v",
              "ModuleLine" : 13,
              "ModuleName" : "io_generic_fifo"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 129,
              "InstName" : "uart_tx_fifo_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/io_generic_fifo.v",
              "ModuleLine" : 13,
              "ModuleName" : "io_generic_fifo"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/apb_uart.v",
              "InstLine" : 146,
              "InstName" : "uart_interrupt_i",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_uart/uart_interrupt.v",
              "ModuleLine" : 13,
              "ModuleName" : "uart_interrupt"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1275,
            "InstName" : "u_spi1_apb_icb2apb",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 1385,
            "ModuleName" : "sirv_gnrl_icb2apb",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1427,
              "InstName" : "u_rsp_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 451,
                "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 452,
                "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 468,
                "InstName" : "dp_gt0.vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 469,
                "InstName" : "dp_gt0.vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1449,
              "InstName" : "apb_enable_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1303,
            "InstName" : "u_perips_apb_spi1",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/apb_spi_master.v",
            "ModuleLine" : 20,
            "ModuleName" : "apb_spi_master",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/apb_spi_master.v",
              "InstLine" : 151,
              "InstName" : "u_axiregs",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_apb_if.v",
              "ModuleLine" : 26,
              "ModuleName" : "spi_master_apb_if"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/apb_spi_master.v",
              "InstLine" : 197,
              "InstName" : "u_txfifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_fifo.v",
              "ModuleLine" : 14,
              "ModuleName" : "spi_master_fifo"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/apb_spi_master.v",
              "InstLine" : 219,
              "InstName" : "u_rxfifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_fifo.v",
              "ModuleLine" : 14,
              "ModuleName" : "spi_master_fifo"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/apb_spi_master.v",
              "InstLine" : 236,
              "InstName" : "u_spictrl",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_controller.v",
              "ModuleLine" : 16,
              "ModuleName" : "spi_master_controller",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_controller.v",
                "InstLine" : 115,
                "InstName" : "u_clkgen",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_clkgen.v",
                "ModuleLine" : 13,
                "ModuleName" : "spi_master_clkgen"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_controller.v",
                "InstLine" : 127,
                "InstName" : "u_txreg",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_tx.v",
                "ModuleLine" : 13,
                "ModuleName" : "spi_master_tx"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_controller.v",
                "InstLine" : 147,
                "InstName" : "u_rxreg",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_rx.v",
                "ModuleLine" : 13,
                "ModuleName" : "spi_master_rx"
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1403,
            "InstName" : "u_spi2_apb_icb2apb",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 1385,
            "ModuleName" : "sirv_gnrl_icb2apb",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1427,
              "InstName" : "u_rsp_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 451,
                "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 452,
                "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 468,
                "InstName" : "dp_gt0.vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 469,
                "InstName" : "dp_gt0.vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1449,
              "InstName" : "apb_enable_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1431,
            "InstName" : "u_perips_apb_spi2",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/apb_spi_master.v",
            "ModuleLine" : 20,
            "ModuleName" : "apb_spi_master",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/apb_spi_master.v",
              "InstLine" : 151,
              "InstName" : "u_axiregs",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_apb_if.v",
              "ModuleLine" : 26,
              "ModuleName" : "spi_master_apb_if"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/apb_spi_master.v",
              "InstLine" : 197,
              "InstName" : "u_txfifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_fifo.v",
              "ModuleLine" : 14,
              "ModuleName" : "spi_master_fifo"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/apb_spi_master.v",
              "InstLine" : 219,
              "InstName" : "u_rxfifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_fifo.v",
              "ModuleLine" : 14,
              "ModuleName" : "spi_master_fifo"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/apb_spi_master.v",
              "InstLine" : 236,
              "InstName" : "u_spictrl",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_controller.v",
              "ModuleLine" : 16,
              "ModuleName" : "spi_master_controller",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_controller.v",
                "InstLine" : 115,
                "InstName" : "u_clkgen",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_clkgen.v",
                "ModuleLine" : 13,
                "ModuleName" : "spi_master_clkgen"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_controller.v",
                "InstLine" : 127,
                "InstName" : "u_txreg",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_tx.v",
                "ModuleLine" : 13,
                "ModuleName" : "spi_master_tx"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_controller.v",
                "InstLine" : 147,
                "InstName" : "u_rxreg",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_spi_master/spi_master_rx.v",
                "ModuleLine" : 13,
                "ModuleName" : "spi_master_rx"
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1514,
            "InstName" : "u_i2c0_apb_icb2apb",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 1385,
            "ModuleName" : "sirv_gnrl_icb2apb",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1427,
              "InstName" : "u_rsp_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 451,
                "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 452,
                "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 468,
                "InstName" : "dp_gt0.vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 469,
                "InstName" : "dp_gt0.vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1449,
              "InstName" : "apb_enable_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1548,
            "InstName" : "u_perips_apb_i2c0",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/apb_i2c.v",
            "ModuleLine" : 22,
            "ModuleName" : "apb_i2c",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/apb_i2c.v",
              "InstLine" : 138,
              "InstName" : "byte_controller",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/i2c_master_byte_ctrl.v",
              "ModuleLine" : 71,
              "ModuleName" : "i2c_master_byte_ctrl",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/i2c_master_byte_ctrl.v",
                "InstLine" : 141,
                "InstName" : "bit_controller",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/i2c_master_bit_ctrl.v",
                "ModuleLine" : 139,
                "ModuleName" : "i2c_master_bit_ctrl"
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1581,
            "InstName" : "u_i2c1_apb_icb2apb",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 1385,
            "ModuleName" : "sirv_gnrl_icb2apb",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1427,
              "InstName" : "u_rsp_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 451,
                "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 452,
                "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 468,
                "InstName" : "dp_gt0.vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 469,
                "InstName" : "dp_gt0.vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1449,
              "InstName" : "apb_enable_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1615,
            "InstName" : "u_perips_apb_i2c1",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/apb_i2c.v",
            "ModuleLine" : 22,
            "ModuleName" : "apb_i2c",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/apb_i2c.v",
              "InstLine" : 138,
              "InstName" : "byte_controller",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/i2c_master_byte_ctrl.v",
              "ModuleLine" : 71,
              "ModuleName" : "i2c_master_byte_ctrl",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/i2c_master_byte_ctrl.v",
                "InstLine" : 141,
                "InstName" : "bit_controller",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_i2c/i2c_master_bit_ctrl.v",
                "ModuleLine" : 139,
                "ModuleName" : "i2c_master_bit_ctrl"
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1654,
            "InstName" : "u_pwm_apb_icb2apb",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 1385,
            "ModuleName" : "sirv_gnrl_icb2apb",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1427,
              "InstName" : "u_rsp_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 451,
                "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 452,
                "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 468,
                "InstName" : "dp_gt0.vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 469,
                "InstName" : "dp_gt0.vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1449,
              "InstName" : "apb_enable_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1683,
            "InstName" : "u_perips_apb_pwm",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/apb_adv_timer.v",
            "ModuleLine" : 13,
            "ModuleName" : "apb_adv_timer",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/apb_adv_timer.v",
              "InstLine" : 189,
              "InstName" : "u_apb_if",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/adv_timer_apb_if.v",
              "ModuleLine" : 103,
              "ModuleName" : "adv_timer_apb_if"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/apb_adv_timer.v",
              "InstLine" : 343,
              "InstName" : "i_clk_gate_timer0",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
              "ModuleLine" : 28,
              "ModuleName" : "e203_clkgate"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/apb_adv_timer.v",
              "InstLine" : 355,
              "InstName" : "u_tim0",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
              "ModuleLine" : 14,
              "ModuleName" : "timer_module",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 65,
                "InstName" : "u_controller",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_cntrl.v",
                "ModuleLine" : 13,
                "ModuleName" : "timer_cntrl"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 90,
                "InstName" : "u_in_stage",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/input_stage.v",
                "ModuleLine" : 12,
                "ModuleName" : "input_stage"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 111,
                "InstName" : "u_prescaler",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/prescaler.v",
                "ModuleLine" : 13,
                "ModuleName" : "prescaler"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 126,
                "InstName" : "u_counter",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/up_down_counter.v",
                "ModuleLine" : 13,
                "ModuleName" : "up_down_counter"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 146,
                "InstName" : "u_comp_ch0",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 166,
                "InstName" : "u_comp_ch1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 186,
                "InstName" : "u_comp_ch2",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 206,
                "InstName" : "u_comp_ch3",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/apb_adv_timer.v",
              "InstLine" : 404,
              "InstName" : "i_clk_gate_timer1",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
              "ModuleLine" : 28,
              "ModuleName" : "e203_clkgate"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/apb_adv_timer.v",
              "InstLine" : 416,
              "InstName" : "u_tim1",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
              "ModuleLine" : 14,
              "ModuleName" : "timer_module",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 65,
                "InstName" : "u_controller",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_cntrl.v",
                "ModuleLine" : 13,
                "ModuleName" : "timer_cntrl"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 90,
                "InstName" : "u_in_stage",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/input_stage.v",
                "ModuleLine" : 12,
                "ModuleName" : "input_stage"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 111,
                "InstName" : "u_prescaler",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/prescaler.v",
                "ModuleLine" : 13,
                "ModuleName" : "prescaler"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 126,
                "InstName" : "u_counter",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/up_down_counter.v",
                "ModuleLine" : 13,
                "ModuleName" : "up_down_counter"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 146,
                "InstName" : "u_comp_ch0",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 166,
                "InstName" : "u_comp_ch1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 186,
                "InstName" : "u_comp_ch2",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 206,
                "InstName" : "u_comp_ch3",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/apb_adv_timer.v",
              "InstLine" : 465,
              "InstName" : "i_clk_gate_timer2",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
              "ModuleLine" : 28,
              "ModuleName" : "e203_clkgate"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/apb_adv_timer.v",
              "InstLine" : 478,
              "InstName" : "u_tim2",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
              "ModuleLine" : 14,
              "ModuleName" : "timer_module",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 65,
                "InstName" : "u_controller",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_cntrl.v",
                "ModuleLine" : 13,
                "ModuleName" : "timer_cntrl"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 90,
                "InstName" : "u_in_stage",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/input_stage.v",
                "ModuleLine" : 12,
                "ModuleName" : "input_stage"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 111,
                "InstName" : "u_prescaler",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/prescaler.v",
                "ModuleLine" : 13,
                "ModuleName" : "prescaler"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 126,
                "InstName" : "u_counter",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/up_down_counter.v",
                "ModuleLine" : 13,
                "ModuleName" : "up_down_counter"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 146,
                "InstName" : "u_comp_ch0",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 166,
                "InstName" : "u_comp_ch1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 186,
                "InstName" : "u_comp_ch2",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 206,
                "InstName" : "u_comp_ch3",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/apb_adv_timer.v",
              "InstLine" : 527,
              "InstName" : "i_clk_gate_timer3",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/core/e203_clkgate.v",
              "ModuleLine" : 28,
              "ModuleName" : "e203_clkgate"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/apb_adv_timer.v",
              "InstLine" : 540,
              "InstName" : "u_tim3",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
              "ModuleLine" : 14,
              "ModuleName" : "timer_module",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 65,
                "InstName" : "u_controller",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_cntrl.v",
                "ModuleLine" : 13,
                "ModuleName" : "timer_cntrl"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 90,
                "InstName" : "u_in_stage",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/input_stage.v",
                "ModuleLine" : 12,
                "ModuleName" : "input_stage"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 111,
                "InstName" : "u_prescaler",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/prescaler.v",
                "ModuleLine" : 13,
                "ModuleName" : "prescaler"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 126,
                "InstName" : "u_counter",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/up_down_counter.v",
                "ModuleLine" : 13,
                "ModuleName" : "up_down_counter"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 146,
                "InstName" : "u_comp_ch0",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 166,
                "InstName" : "u_comp_ch1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 186,
                "InstName" : "u_comp_ch2",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/timer_module.v",
                "InstLine" : 206,
                "InstName" : "u_comp_ch3",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/apb_adv_timer/comparator.v",
                "ModuleLine" : 21,
                "ModuleName" : "comparator"
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1848,
            "InstName" : "u_expl_axi_icb2axi",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 1007,
            "ModuleName" : "sirv_gnrl_icb2axi",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1179,
              "InstName" : "u_sirv_gnrl_rw_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 451,
                "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 452,
                "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 468,
                "InstName" : "dp_gt0.vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 469,
                "InstName" : "dp_gt0.vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1209,
              "InstName" : "u_sirv_gnrl_axi_buffer",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "ModuleLine" : 1577,
              "ModuleName" : "sirv_gnrl_axi_buffer",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 1692,
                "InstName" : "o_axi_ar_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 1733,
                "InstName" : "o_axi_aw_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 1764,
                "InstName" : "o_axi_wdata_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 1796,
                "InstName" : "o_axi_rdata_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 1827,
                "InstName" : "o_axi_bresp_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1905,
            "InstName" : "u_perips_expl_axi_slv",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_expl_axi_slv.v",
            "ModuleLine" : 27,
            "ModuleName" : "sirv_expl_axi_slv"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_perips.v",
            "InstLine" : 1948,
            "InstName" : "u_sirv_hclkgen_regs",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
            "ModuleLine" : 28,
            "ModuleName" : "sirv_hclkgen_regs",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 83,
              "InstName" : "hfxoscen_dfflrs",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 40,
              "ModuleName" : "sirv_gnrl_dfflrs"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 90,
              "InstName" : "pll_N_42_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 91,
              "InstName" : "pll_N_1_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 40,
              "ModuleName" : "sirv_gnrl_dfflrs"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 92,
              "InstName" : "pll_N_0_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 95,
              "InstName" : "pll_M_7_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 96,
              "InstName" : "pll_M_6_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 97,
              "InstName" : "pll_M_5_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 40,
              "ModuleName" : "sirv_gnrl_dfflrs"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 98,
              "InstName" : "pll_M_4_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 40,
              "ModuleName" : "sirv_gnrl_dfflrs"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 99,
              "InstName" : "pll_M_3_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 100,
              "InstName" : "pll_M_2_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 101,
              "InstName" : "pll_M_1_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 40,
              "ModuleName" : "sirv_gnrl_dfflrs"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 102,
              "InstName" : "pll_M_0_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 105,
              "InstName" : "pll_OD_1_dfflrs",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 40,
              "ModuleName" : "sirv_gnrl_dfflrs"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 106,
              "InstName" : "pll_OD_0_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 109,
              "InstName" : "pllbypass_dfflrs",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 40,
              "ModuleName" : "sirv_gnrl_dfflrs"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 112,
              "InstName" : "pll_RESET_dfflrs",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 115,
              "InstName" : "pll_ASLEEP_dfflrs",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 131,
              "InstName" : "plloutdiv_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_hclkgen_regs.v",
              "InstLine" : 134,
              "InstName" : "plloutdivby1_dfflrs",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 40,
              "ModuleName" : "sirv_gnrl_dfflrs"
             }
            ]
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_main.v",
          "InstLine" : 843,
          "InstName" : "u_e203_subsys_mems",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_mems.v",
          "ModuleLine" : 32,
          "ModuleName" : "e203_subsys_mems",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_mems.v",
            "InstLine" : 158,
            "InstName" : "u_sirv_mem_fab",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/fab/sirv_icb1to8_bus.v",
            "ModuleLine" : 29,
            "ModuleName" : "sirv_icb1to8_bus",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/fab/sirv_icb1to8_bus.v",
              "InstLine" : 267,
              "InstName" : "u_sirv_gnrl_icb_buffer",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "ModuleLine" : 351,
              "ModuleName" : "sirv_gnrl_icb_buffer",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 439,
                "InstName" : "u_sirv_gnrl_cmd_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 471,
                "InstName" : "u_sirv_gnrl_rsp_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 490,
                "InstName" : "outs_cnt_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/fab/sirv_icb1to8_bus.v",
              "InstLine" : 617,
              "InstName" : "u_i_icb_splt",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "ModuleLine" : 648,
              "ModuleName" : "sirv_gnrl_icb_splt",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 878,
                "InstName" : "splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 28,
                "ModuleName" : "sirv_gnrl_pipe_stage",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 72,
                  "InstName" : "dp_gt_0.vld_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 76,
                  "InstName" : "dp_gt_0.dat_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_mems.v",
            "InstLine" : 357,
            "InstName" : "u_sirv_mrom_top",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/mems/sirv_mrom_top.v",
            "ModuleLine" : 28,
            "ModuleName" : "sirv_mrom_top",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/mems/sirv_mrom_top.v",
              "InstLine" : 61,
              "InstName" : "u_sirv_mrom",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/mems/sirv_mrom.v",
              "ModuleLine" : 28,
              "ModuleName" : "sirv_mrom"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_mems.v",
            "InstLine" : 418,
            "InstName" : "u_expl_axi_icb2axi",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 1007,
            "ModuleName" : "sirv_gnrl_icb2axi",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1179,
              "InstName" : "u_sirv_gnrl_rw_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 451,
                "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 452,
                "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 454,
                "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 455,
                "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 468,
                "InstName" : "dp_gt0.vec_0_dfflrs",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 40,
                "ModuleName" : "sirv_gnrl_dfflrs"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 469,
                "InstName" : "dp_gt0.vec_31_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[2].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 493,
                "InstName" : "dp_gt0.fifo_rf[3].fifo_rf_dffl",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 1209,
              "InstName" : "u_sirv_gnrl_axi_buffer",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "ModuleLine" : 1577,
              "ModuleName" : "sirv_gnrl_axi_buffer",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 1692,
                "InstName" : "o_axi_ar_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 1733,
                "InstName" : "o_axi_aw_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 1764,
                "InstName" : "o_axi_wdata_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 1796,
                "InstName" : "o_axi_rdata_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
                "InstLine" : 1827,
                "InstName" : "o_axi_bresp_fifo",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "ModuleLine" : 381,
                "ModuleName" : "sirv_gnrl_fifo",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 451,
                  "InstName" : "dp_gt0.rptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 452,
                  "InstName" : "dp_gt0.wptr_vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 454,
                  "InstName" : "dp_gt0.dp_gt1.rptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 455,
                  "InstName" : "dp_gt0.dp_gt1.wptr_vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 468,
                  "InstName" : "dp_gt0.vec_0_dfflrs",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 40,
                  "ModuleName" : "sirv_gnrl_dfflrs"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 469,
                  "InstName" : "dp_gt0.vec_31_dfflr",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 87,
                  "ModuleName" : "sirv_gnrl_dfflr"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[0].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                  "InstLine" : 493,
                  "InstName" : "dp_gt0.fifo_rf[1].fifo_rf_dffl",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                  "ModuleLine" : 133,
                  "ModuleName" : "sirv_gnrl_dffl"
                 }
                ]
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_mems.v",
            "InstLine" : 475,
            "InstName" : "u_perips_expl_axi_slv",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_expl_axi_slv.v",
            "ModuleLine" : 27,
            "ModuleName" : "sirv_expl_axi_slv"
           }
          ]
         }
        ]
       },
       {
        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_top.v",
        "InstLine" : 502,
        "InstName" : "u_sirv_debug_module",
        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
        "ModuleLine" : 30,
        "ModuleName" : "sirv_debug_module",
        "SubInsts" : [
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 131,
          "InstName" : "u_dm_ResetCatchAndSync_2_1",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_ResetCatchAndSync_2.v",
          "ModuleLine" : 19,
          "ModuleName" : "sirv_ResetCatchAndSync_2",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_ResetCatchAndSync_2.v",
            "InstLine" : 34,
            "InstName" : "reset_n_catch_reg",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
            "ModuleLine" : 19,
            "ModuleName" : "sirv_AsyncResetRegVec_129",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 165,
              "InstName" : "reg_0",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 172,
              "InstName" : "reg_1",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 179,
              "InstName" : "reg_2",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 186,
              "InstName" : "reg_3",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 193,
              "InstName" : "reg_4",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 200,
              "InstName" : "reg_5",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 207,
              "InstName" : "reg_6",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 214,
              "InstName" : "reg_7",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 221,
              "InstName" : "reg_8",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 228,
              "InstName" : "reg_9",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 235,
              "InstName" : "reg_10",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 242,
              "InstName" : "reg_11",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 249,
              "InstName" : "reg_12",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 256,
              "InstName" : "reg_13",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 263,
              "InstName" : "reg_14",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 270,
              "InstName" : "reg_15",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 277,
              "InstName" : "reg_16",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 284,
              "InstName" : "reg_17",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 291,
              "InstName" : "reg_18",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_129.v",
              "InstLine" : 298,
              "InstName" : "reg_19",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             }
            ]
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 146,
          "InstName" : "u_jtag_ResetCatchAndSync_3_1",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_ResetCatchAndSync.v",
          "ModuleLine" : 19,
          "ModuleName" : "sirv_ResetCatchAndSync",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_ResetCatchAndSync.v",
            "InstLine" : 34,
            "InstName" : "reset_n_catch_reg",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_36.v",
            "ModuleLine" : 19,
            "ModuleName" : "sirv_AsyncResetRegVec_36",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_36.v",
              "InstLine" : 46,
              "InstName" : "reg_0",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_36.v",
              "InstLine" : 53,
              "InstName" : "reg_1",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_36.v",
              "InstLine" : 60,
              "InstName" : "reg_2",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetReg"
             }
            ]
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 162,
          "InstName" : "u_jtag_pins",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_jtaggpioport.v",
          "ModuleLine" : 20,
          "ModuleName" : "sirv_jtaggpioport"
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 206,
          "InstName" : "u_sirv_debug_csr",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_csr.v",
          "ModuleLine" : 29,
          "ModuleName" : "sirv_debug_csr",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_csr.v",
            "InstLine" : 72,
            "InstName" : "dpc_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_csr.v",
            "InstLine" : 78,
            "InstName" : "dscratch_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_csr.v",
            "InstLine" : 89,
            "InstName" : "ndreset_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_csr.v",
            "InstLine" : 97,
            "InstName" : "fullreset_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_csr.v",
            "InstLine" : 104,
            "InstName" : "dcause_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_csr.v",
            "InstLine" : 111,
            "InstName" : "halt_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_csr.v",
            "InstLine" : 118,
            "InstName" : "step_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_csr.v",
            "InstLine" : 125,
            "InstName" : "ebreakm_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 251,
          "InstName" : "jtag_dtm_gen.u_sirv_jtag_dtm",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_jtag_dtm.v",
          "ModuleLine" : 21,
          "ModuleName" : "sirv_jtag_dtm",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_jtag_dtm.v",
            "InstLine" : 363,
            "InstName" : "u_jtag2debug_cdc_tx",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "ModuleLine" : 223,
            "ModuleName" : "sirv_gnrl_cdc_tx",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 254,
              "InstName" : "u_o_rdy_sync",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 99,
              "ModuleName" : "sirv_gnrl_sync",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 117,
                "InstName" : "sync_gen[0].i_is_0.sync_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 120,
                "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 270,
              "InstName" : "vld_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 272,
              "InstName" : "dat_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 276,
              "InstName" : "o_rdy_sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 287,
              "InstName" : "buf_nrdy_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_jtag_dtm.v",
            "InstLine" : 379,
            "InstName" : "u_jtag2debug_cdc_rx",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "ModuleLine" : 142,
            "ModuleName" : "sirv_gnrl_cdc_rx",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 168,
              "InstName" : "u_i_vld_sync",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 99,
              "ModuleName" : "sirv_gnrl_sync",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 117,
                "InstName" : "sync_gen[0].i_is_0.sync_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 120,
                "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 209,
                "ModuleName" : "sirv_gnrl_dffr"
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 176,
              "InstName" : "i_vld_sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 188,
              "InstName" : "i_rdy_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 198,
              "InstName" : "buf_dat_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 206,
              "InstName" : "buf_vld_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 294,
          "InstName" : "u_dm2dtm_cdc_tx",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
          "ModuleLine" : 223,
          "ModuleName" : "sirv_gnrl_cdc_tx",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 254,
            "InstName" : "u_o_rdy_sync",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "ModuleLine" : 99,
            "ModuleName" : "sirv_gnrl_sync",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 117,
              "InstName" : "sync_gen[0].i_is_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 120,
              "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 270,
            "InstName" : "vld_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 272,
            "InstName" : "dat_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 276,
            "InstName" : "o_rdy_sync_dffr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 209,
            "ModuleName" : "sirv_gnrl_dffr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 287,
            "InstName" : "buf_nrdy_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 310,
          "InstName" : "u_dm2dtm_cdc_rx",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
          "ModuleLine" : 142,
          "ModuleName" : "sirv_gnrl_cdc_rx",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 168,
            "InstName" : "u_i_vld_sync",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "ModuleLine" : 99,
            "ModuleName" : "sirv_gnrl_sync",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 117,
              "InstName" : "sync_gen[0].i_is_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 120,
              "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 176,
            "InstName" : "i_vld_sync_dffr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 209,
            "ModuleName" : "sirv_gnrl_dffr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 188,
            "InstName" : "i_rdy_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 198,
            "InstName" : "buf_dat_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 206,
            "InstName" : "buf_vld_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 430,
          "InstName" : "dm_hartid_dfflr",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
          "ModuleLine" : 87,
          "ModuleName" : "sirv_gnrl_dfflr"
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 460,
          "InstName" : "cleardebint_dfflr",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
          "ModuleLine" : 87,
          "ModuleName" : "sirv_gnrl_dfflr"
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 465,
          "InstName" : "sethaltnot_dfflr",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
          "ModuleLine" : 87,
          "ModuleName" : "sirv_gnrl_dfflr"
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 479,
          "InstName" : "u_sirv_debug_rom",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_rom.v",
          "ModuleLine" : 28,
          "ModuleName" : "sirv_debug_rom"
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 493,
          "InstName" : "u_sirv_debug_ram",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_ram.v",
          "ModuleLine" : 28,
          "ModuleName" : "sirv_debug_ram",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_ram.v",
            "InstLine" : 50,
            "InstName" : "debug_ram_gen[0].ram_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_ram.v",
            "InstLine" : 50,
            "InstName" : "debug_ram_gen[1].ram_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_ram.v",
            "InstLine" : 50,
            "InstName" : "debug_ram_gen[2].ram_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_ram.v",
            "InstLine" : 50,
            "InstName" : "debug_ram_gen[3].ram_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_ram.v",
            "InstLine" : 50,
            "InstName" : "debug_ram_gen[4].ram_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_ram.v",
            "InstLine" : 50,
            "InstName" : "debug_ram_gen[5].ram_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_ram.v",
            "InstLine" : 50,
            "InstName" : "debug_ram_gen[6].ram_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 525,
          "InstName" : "dm_halt_int_gen[0].dm_haltnot_dfflr",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
          "ModuleLine" : 87,
          "ModuleName" : "sirv_gnrl_dfflr"
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/debug/sirv_debug_module.v",
          "InstLine" : 534,
          "InstName" : "dm_halt_int_gen[0].dm_debint_dfflr",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
          "ModuleLine" : 87,
          "ModuleName" : "sirv_gnrl_dfflr"
         }
        ]
       },
       {
        "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/subsys/e203_subsys_top.v",
        "InstLine" : 582,
        "InstName" : "u_sirv_aon_top",
        "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_top.v",
        "ModuleLine" : 27,
        "ModuleName" : "sirv_aon_top",
        "SubInsts" : [
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_top.v",
          "InstLine" : 188,
          "InstName" : "u_aon_icb_cdc_tx",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
          "ModuleLine" : 223,
          "ModuleName" : "sirv_gnrl_cdc_tx",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 254,
            "InstName" : "u_o_rdy_sync",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "ModuleLine" : 99,
            "ModuleName" : "sirv_gnrl_sync",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 117,
              "InstName" : "sync_gen[0].i_is_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 120,
              "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 270,
            "InstName" : "vld_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 272,
            "InstName" : "dat_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 276,
            "InstName" : "o_rdy_sync_dffr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 209,
            "ModuleName" : "sirv_gnrl_dffr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 287,
            "InstName" : "buf_nrdy_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_top.v",
          "InstLine" : 204,
          "InstName" : "u_aon_icb_cdc_rx",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
          "ModuleLine" : 142,
          "ModuleName" : "sirv_gnrl_cdc_rx",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 168,
            "InstName" : "u_i_vld_sync",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "ModuleLine" : 99,
            "ModuleName" : "sirv_gnrl_sync",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 117,
              "InstName" : "sync_gen[0].i_is_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "InstLine" : 120,
              "InstName" : "sync_gen[1].i_is_not_0.sync_dffr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 209,
              "ModuleName" : "sirv_gnrl_dffr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 176,
            "InstName" : "i_vld_sync_dffr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 209,
            "ModuleName" : "sirv_gnrl_dffr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 188,
            "InstName" : "i_rdy_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 198,
            "InstName" : "buf_dat_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
            "InstLine" : 206,
            "InstName" : "buf_vld_dfflr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 87,
            "ModuleName" : "sirv_gnrl_dfflr"
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_top.v",
          "InstLine" : 229,
          "InstName" : "u_aon_1to2_icb",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/fab/sirv_icb1to2_bus.v",
          "ModuleLine" : 29,
          "ModuleName" : "sirv_icb1to2_bus",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/fab/sirv_icb1to2_bus.v",
            "InstLine" : 129,
            "InstName" : "u_sirv_gnrl_icb_buffer",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 351,
            "ModuleName" : "sirv_gnrl_icb_buffer",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 439,
              "InstName" : "u_sirv_gnrl_cmd_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 471,
              "InstName" : "u_sirv_gnrl_rsp_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 381,
              "ModuleName" : "sirv_gnrl_fifo"
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 490,
              "InstName" : "outs_cnt_dfflr",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
              "ModuleLine" : 87,
              "ModuleName" : "sirv_gnrl_dfflr"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/fab/sirv_icb1to2_bus.v",
            "InstLine" : 307,
            "InstName" : "u_i_icb_splt",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
            "ModuleLine" : 648,
            "ModuleName" : "sirv_gnrl_icb_splt",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_icbs.v",
              "InstLine" : 878,
              "InstName" : "splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
              "ModuleLine" : 28,
              "ModuleName" : "sirv_gnrl_pipe_stage",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 72,
                "InstName" : "dp_gt_0.vld_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 87,
                "ModuleName" : "sirv_gnrl_dfflr"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_bufs.v",
                "InstLine" : 76,
                "InstName" : "dp_gt_0.dat_dfflr",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
                "ModuleLine" : 133,
                "ModuleName" : "sirv_gnrl_dffl"
               }
              ]
             }
            ]
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_top.v",
          "InstLine" : 295,
          "InstName" : "u_aon_lclkgen_regs",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_lclkgen_regs.v",
          "ModuleLine" : 28,
          "ModuleName" : "sirv_aon_lclkgen_regs",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_lclkgen_regs.v",
            "InstLine" : 65,
            "InstName" : "lfxoscen_dfflrs",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 40,
            "ModuleName" : "sirv_gnrl_dfflrs"
           }
          ]
         },
         {
          "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_top.v",
          "InstLine" : 368,
          "InstName" : "u_sirv_aon_wrapper",
          "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_wrapper.v",
          "ModuleLine" : 20,
          "ModuleName" : "sirv_aon_wrapper",
          "SubInsts" : [
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_wrapper.v",
            "InstLine" : 176,
            "InstName" : "u_sirv_aon",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon.v",
            "ModuleLine" : 20,
            "ModuleName" : "sirv_aon",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon.v",
              "InstLine" : 3431,
              "InstName" : "rtc",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_rtc.v",
              "ModuleLine" : 20,
              "ModuleName" : "sirv_rtc",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_rtc.v",
                "InstLine" : 93,
                "InstName" : "AsyncResetRegVec_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_AsyncResetRegVec",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec.v",
                  "InstLine" : 31,
                  "InstName" : "reg_0",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "sirv_AsyncResetReg"
                 }
                ]
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon.v",
              "InstLine" : 3457,
              "InstName" : "u_sirv_pmu",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_pmu.v",
              "ModuleLine" : 20,
              "ModuleName" : "sirv_pmu",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_pmu.v",
                "InstLine" : 224,
                "InstName" : "u_pmu_core",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_pmu_core.v",
                "ModuleLine" : 20,
                "ModuleName" : "sirv_pmu_core"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_pmu.v",
                "InstLine" : 299,
                "InstName" : "AsyncResetRegVec_1_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_1.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_AsyncResetRegVec_1",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_1.v",
                  "InstLine" : 60,
                  "InstName" : "reg_0",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "sirv_AsyncResetReg"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_1.v",
                  "InstLine" : 67,
                  "InstName" : "reg_1",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "sirv_AsyncResetReg"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_1.v",
                  "InstLine" : 74,
                  "InstName" : "reg_2",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "sirv_AsyncResetReg"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_1.v",
                  "InstLine" : 81,
                  "InstName" : "reg_3",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "sirv_AsyncResetReg"
                 },
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_1.v",
                  "InstLine" : 88,
                  "InstName" : "reg_4",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "sirv_AsyncResetReg"
                 }
                ]
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon.v",
              "InstLine" : 3533,
              "InstName" : "wdog",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_wdog.v",
              "ModuleLine" : 20,
              "ModuleName" : "sirv_wdog",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_wdog.v",
                "InstLine" : 152,
                "InstName" : "AsyncResetRegVec_2_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_AsyncResetRegVec",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec.v",
                  "InstLine" : 31,
                  "InstName" : "reg_0",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "sirv_AsyncResetReg"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_wdog.v",
                "InstLine" : 159,
                "InstName" : "AsyncResetRegVec_3_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_AsyncResetRegVec",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec.v",
                  "InstLine" : 31,
                  "InstName" : "reg_0",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "sirv_AsyncResetReg"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_wdog.v",
                "InstLine" : 166,
                "InstName" : "AsyncResetRegVec_4_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_AsyncResetRegVec",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec.v",
                  "InstLine" : 31,
                  "InstName" : "reg_0",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "sirv_AsyncResetReg"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_wdog.v",
                "InstLine" : 173,
                "InstName" : "AsyncResetRegVec_5_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_AsyncResetRegVec",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec.v",
                  "InstLine" : 31,
                  "InstName" : "reg_0",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "sirv_AsyncResetReg"
                 }
                ]
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_wdog.v",
                "InstLine" : 180,
                "InstName" : "AsyncResetRegVec_6_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_AsyncResetRegVec",
                "SubInsts" : [
                 {
                  "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec.v",
                  "InstLine" : 31,
                  "InstName" : "reg_0",
                  "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                  "ModuleLine" : 19,
                  "ModuleName" : "sirv_AsyncResetReg"
                 }
                ]
               }
              ]
             },
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon.v",
              "InstLine" : 3561,
              "InstName" : "u_queue_1",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_queue.v",
              "ModuleLine" : 20,
              "ModuleName" : "sirv_queue"
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_wrapper.v",
            "InstLine" : 235,
            "InstName" : "aonrst_catch",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_ResetCatchAndSync.v",
            "ModuleLine" : 19,
            "ModuleName" : "sirv_ResetCatchAndSync",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_ResetCatchAndSync.v",
              "InstLine" : 34,
              "InstName" : "reset_n_catch_reg",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_36.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetRegVec_36",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_36.v",
                "InstLine" : 46,
                "InstName" : "reg_0",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_AsyncResetReg"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_36.v",
                "InstLine" : 53,
                "InstName" : "reg_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_AsyncResetReg"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_36.v",
                "InstLine" : 60,
                "InstName" : "reg_2",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_AsyncResetReg"
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_wrapper.v",
            "InstLine" : 243,
            "InstName" : "ResetCatchAndSync_1_1",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_ResetCatchAndSync.v",
            "ModuleLine" : 19,
            "ModuleName" : "sirv_ResetCatchAndSync",
            "SubInsts" : [
             {
              "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_ResetCatchAndSync.v",
              "InstLine" : 34,
              "InstName" : "reset_n_catch_reg",
              "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_36.v",
              "ModuleLine" : 19,
              "ModuleName" : "sirv_AsyncResetRegVec_36",
              "SubInsts" : [
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_36.v",
                "InstLine" : 46,
                "InstName" : "reg_0",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_AsyncResetReg"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_36.v",
                "InstLine" : 53,
                "InstName" : "reg_1",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_AsyncResetReg"
               },
               {
                "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetRegVec_36.v",
                "InstLine" : 60,
                "InstName" : "reg_2",
                "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_AsyncResetReg.v",
                "ModuleLine" : 19,
                "ModuleName" : "sirv_AsyncResetReg"
               }
              ]
             }
            ]
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_wrapper.v",
            "InstLine" : 252,
            "InstName" : "jtagpwd_deglitch",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_DeglitchShiftRegister.v",
            "ModuleLine" : 19,
            "ModuleName" : "sirv_DeglitchShiftRegister"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_wrapper.v",
            "InstLine" : 259,
            "InstName" : "bootrom_deglitch",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_DeglitchShiftRegister.v",
            "ModuleLine" : 19,
            "ModuleName" : "sirv_DeglitchShiftRegister"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_wrapper.v",
            "InstLine" : 267,
            "InstName" : "dwakeup_deglitch",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_DeglitchShiftRegister.v",
            "ModuleLine" : 19,
            "ModuleName" : "sirv_DeglitchShiftRegister"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_wrapper.v",
            "InstLine" : 335,
            "InstName" : "u_aon_porrst",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_porrst.v",
            "ModuleLine" : 28,
            "ModuleName" : "sirv_aon_porrst"
           },
           {
            "InstFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/perips/sirv_aon_wrapper.v",
            "InstLine" : 369,
            "InstName" : "io_rtc_dffr",
            "ModuleFile" : "D:/OneDrive/UoG_challenge_course/fpga_project_ASL/src/general/sirv_gnrl_dffs.v",
            "ModuleLine" : 209,
            "ModuleName" : "sirv_gnrl_dffr"
           }
          ]
         }
        ]
       }
      ]
     }
    ]
   }
  ]
 }
]