#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Nov  7 23:05:44 2021
# Process ID: 26012
# Current directory: C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27612 C:\Users\losyo\Desktop\verilog\Lab4\Lab4_Scan_Chain_Design\Lab4_Scan_Chain_Design.xpr
# Log file: C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/vivado.log
# Journal file: C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.746 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new
close [ open C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v w ]
add_files C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.746 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim/xsim.dir/Lab4_TeamX_Scan_Chain_Design_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim/xsim.dir/Lab4_TeamX_Scan_Chain_Design_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov  8 00:08:18 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  8 00:08:18 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1016.746 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab4_TeamX_Scan_Chain_Design_tb/SCD/s8/Q}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab4_TeamX_Scan_Chain_Design_tb/SCD/s1/Q}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab4_TeamX_Scan_Chain_Design_tb/SCD/s1/tmp}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab4_TeamX_Scan_Chain_Design_tb/SCD/s1/tmp}} 
current_wave_config {Untitled 1}
Untitled 1
log_wave {/Lab4_TeamX_Scan_Chain_Design_tb/SCD/s1/Q} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Lab4_TeamX_Scan_Chain_Design_tb/SCD/s1/Q}} 
current_wave_config {Untitled 1}
Untitled 1
log_wave {/Lab4_TeamX_Scan_Chain_Design_tb/SCD/s1/Q} 
current_wave_config {Untitled 1}
Untitled 1
report_drivers {/Lab4_TeamX_Scan_Chain_Design_tb/SCD/s1/Q}
Drivers for /Lab4_TeamX_Scan_Chain_Design_tb/SCD/s1/Q
WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF]   X : Net /Lab4_TeamX_Scan_Chain_Design_tb/SCD/s1/Q
     : Driver Implicit process at C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:41
     : Driver /Lab4_TeamX_Scan_Chain_Design_tb/SCD/m1/Forked101_59 at C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:101
     : Driver /Lab4_TeamX_Scan_Chain_Design_tb/SCD/m1/Forked100_58 at C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:100
     : Driver /Lab4_TeamX_Scan_Chain_Design_tb/SCD/m1/Forked99_57 at C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:99
     : Driver /Lab4_TeamX_Scan_Chain_Design_tb/SCD/m1/Forked98_56 at C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:98
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 43
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.746 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 43
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.746 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 43
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.746 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 43
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.746 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'b' [C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 43
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1016.746 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'b' [C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'b' [C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 44
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1016.746 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 44
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.746 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module full_adder
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:112]
ERROR: [VRFC 10-2790] Verilog 2000 keyword assign used in incorrect context [C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:112]
ERROR: [VRFC 10-2865] module 'full_adder' ignored due to previous errors [C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:105]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module full_adder
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:112]
ERROR: [VRFC 10-2790] Verilog 2000 keyword assign used in incorrect context [C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:112]
ERROR: [VRFC 10-2865] module 'full_adder' ignored due to previous errors [C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v:105]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 44
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.746 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 44
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.746 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 44
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.746 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab4_TeamX_Scan_Chain_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab4_TeamX_Scan_Chain_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module SDFF
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_TeamX_Scan_Chain_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
"xelab -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3f8816541b4898ac29d125f702e792 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SDFF
Compiling module xil_defaultlib.Scan_Chain_Design
Compiling module xil_defaultlib.Lab4_TeamX_Scan_Chain_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_TeamX_Scan_Chain_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab4_TeamX_Scan_Chain_Design_tb_behav -key {Behavioral:sim_1:Functional:Lab4_TeamX_Scan_Chain_Design_tb} -tclbatch {Lab4_TeamX_Scan_Chain_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab4_TeamX_Scan_Chain_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/losyo/Desktop/verilog/Lab4/Lab4_Scan_Chain_Design/Lab4_Scan_Chain_Design.srcs/sources_1/new/Lab4_TeamX_Scan_Chain_Design_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab4_TeamX_Scan_Chain_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  8 01:55:07 2021...
