ENOMEM	,	V_17
NV03_PFIFO_RAMHT	,	V_41
NV03_PFIFO_CACHE1_PUSH1	,	V_48
NV04_PFIFO_CACHE1_PULL0	,	V_53
NV03_PFIFO_CACHE1_PUSH0	,	V_52
dev_priv	,	V_7
nv17_fifo_chan	,	V_11
NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES	,	V_28
pdev	,	V_19
NV04_PFIFO_DELAY_0	,	V_39
NV03_PFIFO_INTR_0	,	V_50
fini	,	V_59
nv04_fifo_context_del	,	V_62
drm_device	,	V_4
nouveau_irq_register	,	F_16
dev	,	V_5
NV_PFIFO_CACHE1_BIG_ENDIAN	,	V_30
context_del	,	V_35
priv	,	V_10
id	,	V_20
nouveau_channel	,	V_1
engctx	,	V_15
NVOBJ_ENGINE_FIFO	,	V_66
ret	,	V_14
init	,	V_58
nv_engine	,	F_2
nv17_fifo_context_new	,	F_1
NVOBJ_FLAG_ZERO_ALLOC	,	V_24
bits	,	V_43
destroy	,	V_56
NV_PMC_ENABLE_PFIFO	,	V_38
nv_wr32	,	F_14
NV03_USER	,	F_6
ioremap	,	F_4
fctx	,	V_12
ramfc	,	V_22
ramro	,	V_46
nv17_fifo_create	,	F_15
pci_resource_start	,	F_5
NVOBJ_FLAG_ZERO_FREE	,	V_25
spin_unlock_irqrestore	,	F_12
context_switch_lock	,	V_32
nv_mask	,	F_11
channels	,	V_49
spin_lock_irqsave	,	F_10
PAGE_SIZE	,	V_21
GFP_KERNEL	,	V_16
NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES	,	V_29
flags	,	V_13
drm_nouveau_private	,	V_6
NV03_PMC_ENABLE	,	V_37
NV03_PFIFO_INTR_EN_0	,	V_51
nv17_fifo_init	,	F_13
engine	,	V_3
kzalloc	,	F_3
NV03_PFIFO_RAMRO	,	V_45
NV03_PFIFO_RAMFC	,	V_47
pushbuf_base	,	V_26
NV04_PFIFO_MODE	,	V_33
ramht	,	V_42
eng	,	V_65
NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8	,	V_31
ramfc_desc	,	V_63
i	,	V_36
nv04_fifo_destroy	,	V_57
pinst	,	V_23
gpuobj	,	V_44
ptr	,	V_55
__BIG_ENDIAN	,	F_9
nv17_ramfc	,	V_64
dev_private	,	V_8
NV04_PFIFO_DMA_TIMESLICE	,	V_40
context_new	,	V_61
nouveau_gpuobj_new_fake	,	F_7
nv_wo32	,	F_8
NV03_PFIFO_CACHES	,	V_54
nv04_fifo_isr	,	V_67
nv17_fifo_priv	,	V_9
nv04_fifo_fini	,	V_60
chan	,	V_2
user	,	V_18
pushbuf	,	V_27
base	,	V_34
