
*** Running vivado
    with args -log design_1_v_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_tpg_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_v_tpg_0_0.tcl -notrace
Converted RTL already exists. Skipping compile_c
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tpg_0_0
Command: synth_design -top design_1_v_tpg_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8990
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:70]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2916.672 ; gain = 234.832 ; free physical = 1261 ; free virtual = 3737
Synthesis current peak Physical Memory [PSS] (MB): peak = 2163.599; parent = 2022.573; children = 141.025
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3914.961; parent = 2927.582; children = 987.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpgHlsDataFlow' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpgHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat' is read successfully [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_int_s' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_int_s' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mux_53_32_1_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mux_53_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mux_53_32_1_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mux_53_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mux_32_10_1_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mux_32_10_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mux_32_10_1_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mux_32_10_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_frp_pipeline_valid' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:9]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:52]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_frp_pipeline_valid' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_frp_fifoout' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_fifoout.v:9]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_fifoout.v:88]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_frp_fifoout' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_fifoout.v:9]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_v_tpg_0_0_frp_fifoout' is unconnected for instance 'pf_ovrlayYUV_U' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:2596]
WARNING: [Synth 8-7023] instance 'pf_ovrlayYUV_U' of module 'design_1_v_tpg_0_0_frp_fifoout' has 16 connections declared, but only 15 given [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:2596]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w30_d21_S' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w30_d21_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w30_d21_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w30_d21_S_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w30_d21_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w30_d21_S' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w30_d21_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w30_d16_S' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w30_d16_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w30_d16_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w30_d16_S_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w30_d16_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w30_d16_S' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w30_d16_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpgHlsDataFlow' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpgHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_CTRL_s_axi' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:401]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_CTRL_s_axi' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_regslice_both' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_regslice_both' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[16].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[17].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[18].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[19].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[20].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[21].v1_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_5463_pp0_iter19_reg_reg' and it is trimmed from '16' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3404]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5430_pp0_iter19_reg_reg' and it is trimmed from '16' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3408]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5430_pp0_iter18_reg_reg' and it is trimmed from '16' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3407]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5430_pp0_iter17_reg_reg' and it is trimmed from '16' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3406]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5430_pp0_iter16_reg_reg' and it is trimmed from '16' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3405]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg_5424_pp0_iter19_reg_reg' and it is trimmed from '16' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3621]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter19_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3639]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter18_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3638]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter17_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3637]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter16_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3636]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter15_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3635]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter14_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3634]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter13_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3633]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter12_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3632]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter11_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3631]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter10_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3630]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter9_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3630]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter8_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3646]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter7_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3645]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter6_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3644]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter5_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3643]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter4_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3642]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter3_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3641]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter2_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3640]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:562]
WARNING: [Synth 8-7129] Port WDATA[31] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module design_1_v_tpg_0_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[15] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[14] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[13] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[12] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[11] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[15] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[14] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[13] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[12] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[11] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_start in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[22] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[21] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[20] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[19] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[18] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[17] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[16] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[15] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[14] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[13] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[12] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[11] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[10] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[9] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[8] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[7] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[6] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[5] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[4] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[3] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[2] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[1] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[0] in module design_1_v_tpg_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module design_1_v_tpg_0_0_reg_int_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module design_1_v_tpg_0_0_reg_ap_uint_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3099.547 ; gain = 417.707 ; free physical = 900 ; free virtual = 3382
Synthesis current peak Physical Memory [PSS] (MB): peak = 2163.599; parent = 2022.573; children = 141.025
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4086.930; parent = 3099.551; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3114.391 ; gain = 432.551 ; free physical = 844 ; free virtual = 3326
Synthesis current peak Physical Memory [PSS] (MB): peak = 2163.599; parent = 2022.573; children = 141.025
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4101.773; parent = 3114.395; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3114.391 ; gain = 432.551 ; free physical = 836 ; free virtual = 3320
Synthesis current peak Physical Memory [PSS] (MB): peak = 2163.599; parent = 2022.573; children = 141.025
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4101.773; parent = 3114.395; children = 987.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3114.391 ; gain = 0.000 ; free physical = 783 ; free virtual = 3322
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3269.109 ; gain = 0.000 ; free physical = 363 ; free virtual = 2883
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3269.109 ; gain = 0.000 ; free physical = 332 ; free virtual = 2851
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3269.109 ; gain = 587.270 ; free physical = 436 ; free virtual = 2863
Synthesis current peak Physical Memory [PSS] (MB): peak = 2224.709; parent = 2080.610; children = 146.824
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.492; parent = 3269.113; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3269.109 ; gain = 587.270 ; free physical = 443 ; free virtual = 2870
Synthesis current peak Physical Memory [PSS] (MB): peak = 2224.709; parent = 2080.610; children = 146.824
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.492; parent = 3269.113; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3269.109 ; gain = 587.270 ; free physical = 450 ; free virtual = 2877
Synthesis current peak Physical Memory [PSS] (MB): peak = 2224.709; parent = 2080.610; children = 146.824
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.492; parent = 3269.113; children = 987.379
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '11' to '3' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].dividend_tmp_reg[11]' and it is trimmed from '11' to '3' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_pp0_iter1_reg_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3305]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_2_reg_5159_reg' and it is trimmed from '16' to '1' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3304]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3269.109 ; gain = 587.270 ; free physical = 2580 ; free virtual = 5026
Synthesis current peak Physical Memory [PSS] (MB): peak = 2224.709; parent = 2080.610; children = 155.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.492; parent = 3269.113; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 11    
	   2 Input   14 Bit       Adders := 3     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 33    
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 8     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 10    
	   3 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 7     
	   4 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 7     
	               30 Bit    Registers := 3     
	               28 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 57    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 93    
	               10 Bit    Registers := 160   
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 39    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 46    
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 154   
	                1 Bit    Registers := 521   
+---ROMs : 
	                    ROMs := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 15    
	  31 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 26    
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 94    
	   4 Input   10 Bit        Muxes := 8     
	   9 Input   10 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 31    
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 10    
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  17 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 30    
	   9 Input    2 Bit        Muxes := 6     
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 160   
	   8 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '17' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '17' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg' and it is trimmed from '19' to '17' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/a_reg_reg' and it is trimmed from '27' to '23' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5430_reg' and it is trimmed from '16' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3996]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/a_reg_reg' and it is trimmed from '27' to '24' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:31]
DSP Report: Generating DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+(A:0x3fffffff))*B2)'.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register Zplate_Hor_Control_Delta_read_reg_5014_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_20s_8ns_28_4_1_U70/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A''*(B:0xdd)')'.
DSP Report: register mul_mul_20s_8ns_28_4_1_U70/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U70/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register tpgSinTableArray_U/q0_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U70/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U70/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U70/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U70/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U70/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U70/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U70/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_20s_8ns_28_4_1_U70/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP mul_mul_20s_8ns_28_4_1_U70/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/m_reg_reg, operation Mode is: (A2*(B:0x3ffeb)')'.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/m_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/m_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/m_reg_reg.
DSP Report: operator mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/m is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3ff95)'')')'.
DSP Report: register mul_mul_16ns_8s_24_4_1_U66/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mul_mul_16ns_8s_24_4_1_U66/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mul_mul_16ns_8s_24_4_1_U66/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mul_mul_16ns_8s_24_4_1_U66/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mul_mul_16ns_8s_24_4_1_U66/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/p is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_8s_24_4_1_U66/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C:0x20080)+(A2*(B:0x3ffd5)')'.
DSP Report: register mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16ns_7s_18ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x3ffab)')')'.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/p is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/m is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U68/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (A''*(B:0x1d)')'.
DSP Report: register mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C:0x4080)+(A2*(B:0x4d)')'.
DSP Report: register mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16ns_7ns_15ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x96)')')'.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg, operation Mode is: ((A:0xccd)'*B'')'.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: operator mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: Generating DSP mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg, operation Mode is: ((A:0xccd)'*B'')'.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: operator mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: Generating DSP mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg, operation Mode is: ((A:0xccd)'*B'')'.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: operator mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_253/ap_return_int_reg_reg' and it is trimmed from '16' to '11' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_253/d_read_reg_22_reg' and it is trimmed from '16' to '11' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_259/ap_return_int_reg_reg' and it is trimmed from '16' to '11' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_259/d_read_reg_22_reg' and it is trimmed from '16' to '11' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:46]
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 3269.109 ; gain = 587.270 ; free physical = 3235 ; free virtual = 5696
Synthesis current peak Physical Memory [PSS] (MB): peak = 2226.494; parent = 2080.610; children = 155.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.492; parent = 3269.113; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+
|Module Name                                                                                 | RTL Object                           | Depth x Width | Implemented As | 
+--------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R    | rom0                                 | 64x3          | LUT            | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R | rom0                                 | 32x1          | LUT            | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | lshr_ln1_reg_5309_pp0_iter14_reg_reg | 2048x20       | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 32x1          | LUT            | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 64x3          | LUT            | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | lshr_ln1_reg_5309_pp0_iter14_reg_reg | 2048x20       | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
+--------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                | DSP Mapping                    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0   | ((D+(A:0x3fffffff))*B2)'       | 1      | 17     | -      | 17     | 34     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1  | (C+(A''*B2)')'                 | 16     | 16     | 16     | -      | 16     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9          | (A''*(B:0xdd)')'               | 20     | 9      | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8   | (A2*(B:0x3ffeb)')'             | 24     | 18     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5          | (PCIN+(A''*(B:0x3ff95)'')')'   | 17     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4  | (C:0x20080)+(A2*(B:0x3ffd5)')' | 23     | 18     | 19     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7   | (C+(A''*(B:0x3ffab)')')'       | 24     | 18     | 23     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10        | (A''*(B:0x1d)')'               | 17     | 6      | -      | -      | 23     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3 | (C:0x4080)+(A2*(B:0x4d)')'     | 23     | 18     | 16     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6 | (C+(A''*(B:0x96)')')'          | 24     | 18     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | ((A:0xccd)'*B'')'              | 12     | 13     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | ((A:0xccd)'*B'')'              | 12     | 13     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | ((A:0xccd)'*B'')'              | 12     | 13     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 3611.664 ; gain = 929.824 ; free physical = 585 ; free virtual = 3054
Synthesis current peak Physical Memory [PSS] (MB): peak = 2766.429; parent = 2622.271; children = 155.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4599.047; parent = 3611.668; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 3698.812 ; gain = 1016.973 ; free physical = 2253 ; free virtual = 4500
Synthesis current peak Physical Memory [PSS] (MB): peak = 2846.541; parent = 2698.528; children = 155.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4686.195; parent = 3698.816; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter14_reg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter14_reg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 3708.836 ; gain = 1026.996 ; free physical = 2398 ; free virtual = 4648
Synthesis current peak Physical Memory [PSS] (MB): peak = 2852.729; parent = 2706.380; children = 155.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4696.219; parent = 3708.840; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 3712.805 ; gain = 1030.965 ; free physical = 3996 ; free virtual = 6254
Synthesis current peak Physical Memory [PSS] (MB): peak = 2866.582; parent = 2719.472; children = 155.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4700.188; parent = 3712.809; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 3712.805 ; gain = 1030.965 ; free physical = 3983 ; free virtual = 6241
Synthesis current peak Physical Memory [PSS] (MB): peak = 2866.582; parent = 2719.472; children = 155.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4700.188; parent = 3712.809; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 3712.805 ; gain = 1030.965 ; free physical = 3966 ; free virtual = 6224
Synthesis current peak Physical Memory [PSS] (MB): peak = 2867.565; parent = 2720.254; children = 155.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4700.188; parent = 3712.809; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 3712.805 ; gain = 1030.965 ; free physical = 3947 ; free virtual = 6205
Synthesis current peak Physical Memory [PSS] (MB): peak = 2867.565; parent = 2720.254; children = 155.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4700.188; parent = 3712.809; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 3712.805 ; gain = 1030.965 ; free physical = 3943 ; free virtual = 6201
Synthesis current peak Physical Memory [PSS] (MB): peak = 2867.565; parent = 2720.254; children = 155.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4700.188; parent = 3712.809; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 3712.805 ; gain = 1030.965 ; free physical = 3946 ; free virtual = 6204
Synthesis current peak Physical Memory [PSS] (MB): peak = 2867.565; parent = 2720.254; children = 155.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4700.188; parent = 3712.809; children = 987.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                                                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][10] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][10] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][10] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][10] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][10] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8][10] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2][10] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][10] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][10] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][10] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][10] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][10] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8][10] | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[8].dividend_tmp_reg[9][10] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2][10] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][10] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][10] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][10] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][10] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][10] | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8][10] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln520_reg_5189_pp0_iter13_reg_reg[0]                                                                  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_reg_5193_pp0_iter15_reg_reg[0]                                                                 | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1050_reg_5243_pp0_iter18_reg_reg[0]                                                                 | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_1_reg_5291_pp0_iter17_reg_reg[0]                                                               | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/and_ln1292_reg_5239_pp0_iter4_reg_reg[0]                                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1285_reg_5235_pp0_iter3_reg_reg[0]                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/and_ln1341_reg_5283_pp0_iter16_reg_reg[0]                                                                  | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1336_reg_5231_pp0_iter15_reg_reg[0]                                                                 | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_5_reg_5287_pp0_iter16_reg_reg[0]                                                               | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/and_ln1523_reg_5258_pp0_iter16_reg_reg[0]                                                                  | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1518_reg_5213_pp0_iter15_reg_reg[0]                                                                 | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_6_reg_5262_pp0_iter16_reg_reg[0]                                                               | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1629_reg_5207_pp0_iter19_reg_reg[0]                                                                 | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1701_reg_5203_pp0_iter15_reg_reg[0]                                                                 | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/and_ln1706_reg_5254_pp0_iter16_reg_reg[0]                                                                  | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/or_ln1449_reg_5295_pp0_iter17_reg_reg[0]                                                                   | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/x_2_reg_5159_pp0_iter17_reg_reg[0]                                                                         | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/or_ln691_reg_5247_pp0_iter20_reg_reg[0]                                                                    | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_5309_pp0_iter13_reg_reg[10]                                                                   | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/bSerie_V_reg[3]                                                                                            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/bSerie_V_reg[0]                                                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424_pp0_iter18_reg_reg[12]                                                                          | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/gSerie_V_reg[3]                                                                                            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/gSerie_V_reg[0]                                                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430_pp0_iter19_reg_reg[9]                                                                           | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/rSerie_V_reg[3]                                                                                            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/rSerie_V_reg[0]                                                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_loop_exit_ready_pp0_iter21_reg_reg                                                                      | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_5266_pp0_iter9_reg_reg[10]                                                                  | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1240_reg_5217_pp0_iter8_reg_reg[10]                                                                  | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/trunc_ln520_1_reg_5182_pp0_iter8_reg_reg[10]                                                               | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | fifo_reg[23]    | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[20] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[15] | 30     | 30         | 30     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0   | (((D+A)'*B')')'  | 30     | 16     | -      | 16     | 17     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_8   | (A'*B)'          | 16     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5          | (PCIN+(A''*B)')' | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1_DSP48_3 | (C+(A'*B)')'     | 16     | 7      | 15     | -      | 23     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1_DSP48_4  | (C+(A'*B)')'     | 16     | 18     | 18     | -      | 23     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6 | (C+(A''*B)')'    | 16     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_7   | (C+(A''*B)')'    | 16     | 18     | 48     | -      | 24     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1  | (C+(A''*B'')')'  | 30     | 18     | 16     | -      | 16     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (A''*B)'         | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (A''*B)'         | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (A''*B)'         | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10        | ((A''*B)')'      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_9          | ((A''*B)')'      | 30     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+-----------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    89|
|2     |DSP_ALU         |    13|
|4     |DSP_A_B_DATA    |    13|
|8     |DSP_C_DATA      |    13|
|10    |DSP_MULTIPLIER  |    13|
|12    |DSP_M_DATA      |    13|
|14    |DSP_OUTPUT      |    13|
|15    |DSP_PREADD      |    13|
|16    |DSP_PREADD_DATA |    13|
|18    |LUT1            |   101|
|19    |LUT2            |   438|
|20    |LUT3            |   837|
|21    |LUT4            |   466|
|22    |LUT5            |   507|
|23    |LUT6            |  1070|
|24    |MUXF7           |     3|
|25    |MUXF8           |     1|
|26    |RAMB18E2        |    11|
|37    |RAMB36E2        |     1|
|38    |SRL16E          |   142|
|39    |SRLC32E         |    66|
|40    |FDRE            |  3298|
|41    |FDSE            |   101|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 3712.805 ; gain = 1030.965 ; free physical = 3944 ; free virtual = 6202
Synthesis current peak Physical Memory [PSS] (MB): peak = 2867.565; parent = 2720.254; children = 155.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4700.188; parent = 3712.809; children = 987.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3712.805 ; gain = 876.246 ; free physical = 3957 ; free virtual = 6215
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 3712.812 ; gain = 1030.965 ; free physical = 3922 ; free virtual = 6181
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3726.742 ; gain = 0.000 ; free physical = 3934 ; free virtual = 6208
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/trunc_ln1244_2_reg_5435_reg[13]_i_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/trunc_ln1244_2_reg_5435_reg[13]_i_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/trunc_ln1244_2_reg_5435_reg[13]_i_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/trunc_ln1244_2_reg_5435_reg[13]_i_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/trunc_ln1244_2_reg_5435_reg[6]_i_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3756.691 ; gain = 0.000 ; free physical = 3319 ; free virtual = 5605
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 13 instances

Synth Design complete, checksum: 9f474766
INFO: [Common 17-83] Releasing license: Synthesis
235 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 3756.691 ; gain = 1982.945 ; free physical = 3418 ; free virtual = 5705
INFO: [Common 17-1381] The checkpoint '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_tpg_0_0, cache-ID = 3fd833aa9f517d18
INFO: [Common 17-1381] The checkpoint '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_tpg_0_0_utilization_synth.rpt -pb design_1_v_tpg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 17:38:49 2025...
