#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Mar 29 00:11:48 2025
# Process ID: 19420
# Current directory: C:/Users/keyur/Documents/Vivado/PUF/PUF.runs/synth_1
# Command line: vivado.exe -log PUF.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PUF.tcl
# Log file: C:/Users/keyur/Documents/Vivado/PUF/PUF.runs/synth_1/PUF.vds
# Journal file: C:/Users/keyur/Documents/Vivado/PUF/PUF.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PUF.tcl -notrace
Command: synth_design -top PUF -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28744
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PUF' [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:15]
INFO: [Synth 8-3491] module 'ring_oscillator' declared at 'C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/Ring_Oscillator.vhd:4' bound to instance 'RO1' of component 'ring_oscillator' [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:56]
INFO: [Synth 8-638] synthesizing module 'ring_oscillator' [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/Ring_Oscillator.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ring_oscillator' (1#1) [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/Ring_Oscillator.vhd:11]
INFO: [Synth 8-3491] module 'ring_oscillator' declared at 'C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/Ring_Oscillator.vhd:4' bound to instance 'RO2' of component 'ring_oscillator' [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:61]
INFO: [Synth 8-3491] module 'ring_oscillator' declared at 'C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/Ring_Oscillator.vhd:4' bound to instance 'RO3' of component 'ring_oscillator' [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:66]
INFO: [Synth 8-3491] module 'ring_oscillator' declared at 'C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/Ring_Oscillator.vhd:4' bound to instance 'RO4' of component 'ring_oscillator' [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:71]
INFO: [Synth 8-3491] module 'ring_oscillator' declared at 'C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/Ring_Oscillator.vhd:4' bound to instance 'RO5' of component 'ring_oscillator' [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:76]
INFO: [Synth 8-3491] module 'ring_oscillator' declared at 'C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/Ring_Oscillator.vhd:4' bound to instance 'RO6' of component 'ring_oscillator' [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:81]
INFO: [Synth 8-3491] module 'ring_oscillator' declared at 'C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/Ring_Oscillator.vhd:4' bound to instance 'RO7' of component 'ring_oscillator' [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:86]
INFO: [Synth 8-3491] module 'ring_oscillator' declared at 'C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/Ring_Oscillator.vhd:4' bound to instance 'RO8' of component 'ring_oscillator' [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:91]
INFO: [Synth 8-3491] module 'mux4to1' declared at 'C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/mux4to1.vhd:5' bound to instance 'mux1' of component 'mux4to1' [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:96]
INFO: [Synth 8-638] synthesizing module 'mux4to1' [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/mux4to1.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/mux4to1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mux4to1' (2#1) [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/mux4to1.vhd:13]
INFO: [Synth 8-3491] module 'mux4to1' declared at 'C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/mux4to1.vhd:5' bound to instance 'mux2' of component 'mux4to1' [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'PUF' (3#1) [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1124.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/constrs_1/new/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PUF_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PUF_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1124.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : RO1/in00_inferred__6/I52
      : RO1/w7_inferred__0/out
      : RO1/w7_inferred__0/in0
      : RO1/w7_inferred/out
      : RO1/w7_inferred/in0
      : RO1/in00_inferred__5/in00
      : RO1/in00_inferred__5/I51
      : RO1/w6_inferred__0/out
      : RO1/w6_inferred__0/in0
      : RO1/w6_inferred/out
      : RO1/w6_inferred/in0
      : RO1/in00_inferred__4/in00
      : RO1/in00_inferred__4/I50
      : RO1/w5_inferred__0/out
      : RO1/w5_inferred__0/in0
      : RO1/w5_inferred/out
      : RO1/w5_inferred/in0
      : RO1/in00_inferred__3/in00
      : RO1/in00_inferred__3/I49
      : RO1/w4_inferred__0/out
      : RO1/w4_inferred__0/in0
      : RO1/w4_inferred/out
      : RO1/w4_inferred/in0
      : RO1/in00_inferred__2/in00
      : RO1/in00_inferred__2/I48
      : RO1/w3_inferred__0/out
      : RO1/w3_inferred__0/in0
      : RO1/w3_inferred/out
      : RO1/w3_inferred/in0
      : RO1/in00_inferred__1/in00
      : RO1/in00_inferred__1/I47
      : RO1/w2_inferred__0/out
      : RO1/w2_inferred__0/in0
      : RO1/w2_inferred/out
      : RO1/w2_inferred/in0
      : RO1/in00_inferred__0/in00
      : RO1/in00_inferred__0/p_0_in
      : RO1/w1_inferred__0/out
      : RO1/w1_inferred__0/in0
      : RO1/w1_inferred/out
      : RO1/w1_inferred/in0
      : RO1/in00_inferred/in00
      : RO1/in00_inferred/RO_out
      : RO1/w8_inferred__0/out
      : RO1/w8_inferred__0/in0
      : RO1/w8_inferred/out
      : RO1/w8_inferred/in0
      : RO1/in00_inferred__6/in00
      : RO2/in00_inferred__6/I52
      : RO2/w7_inferred__0/out
      : RO2/w7_inferred__0/in0
      : RO2/w7_inferred/out
      : RO2/w7_inferred/in0
      : RO2/in00_inferred__5/in00
      : RO2/in00_inferred__5/I51
      : RO2/w6_inferred__0/out
      : RO2/w6_inferred__0/in0
      : RO2/w6_inferred/out
      : RO2/w6_inferred/in0
      : RO2/in00_inferred__4/in00
      : RO2/in00_inferred__4/I50
      : RO2/w5_inferred__0/out
      : RO2/w5_inferred__0/in0
      : RO2/w5_inferred/out
      : RO2/w5_inferred/in0
      : RO2/in00_inferred__3/in00
      : RO2/in00_inferred__3/I49
      : RO2/w4_inferred__0/out
      : RO2/w4_inferred__0/in0
      : RO2/w4_inferred/out
      : RO2/w4_inferred/in0
      : RO2/in00_inferred__2/in00
      : RO2/in00_inferred__2/I48
      : RO2/w3_inferred__0/out
      : RO2/w3_inferred__0/in0
      : RO2/w3_inferred/out
      : RO2/w3_inferred/in0
      : RO2/in00_inferred__1/in00
      : RO2/in00_inferred__1/I47
      : RO2/w2_inferred__0/out
      : RO2/w2_inferred__0/in0
      : RO2/w2_inferred/out
      : RO2/w2_inferred/in0
      : RO2/in00_inferred__0/in00
      : RO2/in00_inferred__0/p_0_in
      : RO2/w1_inferred__0/out
      : RO2/w1_inferred__0/in0
      : RO2/w1_inferred/out
      : RO2/w1_inferred/in0
      : RO2/in00_inferred/in00
      : RO2/in00_inferred/RO_out
      : RO2/w8_inferred__0/out
      : RO2/w8_inferred__0/in0
      : RO2/w8_inferred/out
      : RO2/w8_inferred/in0
      : RO2/in00_inferred__6/in00
      : RO3/in00_inferred__6/I52
      : RO3/w7_inferred__0/out
      : RO3/w7_inferred__0/in0
      : RO3/w7_inferred/out
      : RO3/w7_inferred/in0
      : RO3/in00_inferred__5/in00
      : RO3/in00_inferred__5/I51
      : RO3/w6_inferred__0/out
      : RO3/w6_inferred__0/in0
      : RO3/w6_inferred/out
      : RO3/w6_inferred/in0
      : RO3/in00_inferred__4/in00
      : RO3/in00_inferred__4/I50
      : RO3/w5_inferred__0/out
      : RO3/w5_inferred__0/in0
      : RO3/w5_inferred/out
      : RO3/w5_inferred/in0
      : RO3/in00_inferred__3/in00
      : RO3/in00_inferred__3/I49
      : RO3/w4_inferred__0/out
      : RO3/w4_inferred__0/in0
      : RO3/w4_inferred/out
      : RO3/w4_inferred/in0
      : RO3/in00_inferred__2/in00
      : RO3/in00_inferred__2/I48
      : RO3/w3_inferred__0/out
      : RO3/w3_inferred__0/in0
      : RO3/w3_inferred/out
      : RO3/w3_inferred/in0
      : RO3/in00_inferred__1/in00
      : RO3/in00_inferred__1/I47
      : RO3/w2_inferred__0/out
      : RO3/w2_inferred__0/in0
      : RO3/w2_inferred/out
      : RO3/w2_inferred/in0
      : RO3/in00_inferred__0/in00
      : RO3/in00_inferred__0/p_0_in
      : RO3/w1_inferred__0/out
      : RO3/w1_inferred__0/in0
      : RO3/w1_inferred/out
      : RO3/w1_inferred/in0
      : RO3/in00_inferred/in00
      : RO3/in00_inferred/RO_out
      : RO3/w8_inferred__0/out
      : RO3/w8_inferred__0/in0
      : RO3/w8_inferred/out
      : RO3/w8_inferred/in0
      : RO3/in00_inferred__6/in00
      : RO4/in00_inferred__6/I52
      : RO4/w7_inferred__0/out
      : RO4/w7_inferred__0/in0
      : RO4/w7_inferred/out
      : RO4/w7_inferred/in0
      : RO4/in00_inferred__5/in00
      : RO4/in00_inferred__5/I51
      : RO4/w6_inferred__0/out
      : RO4/w6_inferred__0/in0
      : RO4/w6_inferred/out
      : RO4/w6_inferred/in0
      : RO4/in00_inferred__4/in00
      : RO4/in00_inferred__4/I50
      : RO4/w5_inferred__0/out
      : RO4/w5_inferred__0/in0
      : RO4/w5_inferred/out
      : RO4/w5_inferred/in0
      : RO4/in00_inferred__3/in00
      : RO4/in00_inferred__3/I49
      : RO4/w4_inferred__0/out
      : RO4/w4_inferred__0/in0
      : RO4/w4_inferred/out
      : RO4/w4_inferred/in0
      : RO4/in00_inferred__2/in00
      : RO4/in00_inferred__2/I48
      : RO4/w3_inferred__0/out
      : RO4/w3_inferred__0/in0
      : RO4/w3_inferred/out
      : RO4/w3_inferred/in0
      : RO4/in00_inferred__1/in00
      : RO4/in00_inferred__1/I47
      : RO4/w2_inferred__0/out
      : RO4/w2_inferred__0/in0
      : RO4/w2_inferred/out
      : RO4/w2_inferred/in0
      : RO4/in00_inferred__0/in00
      : RO4/in00_inferred__0/p_0_in
      : RO4/w1_inferred__0/out
      : RO4/w1_inferred__0/in0
      : RO4/w1_inferred/out
      : RO4/w1_inferred/in0
      : RO4/in00_inferred/in00
      : RO4/in00_inferred/RO_out
      : RO4/w8_inferred__0/out
      : RO4/w8_inferred__0/in0
      : RO4/w8_inferred/out
      : RO4/w8_inferred/in0
      : RO4/in00_inferred__6/in00
      : RO5/in00_inferred__6/I52
      : RO5/w7_inferred__0/out
      : RO5/w7_inferred__0/in0
      : RO5/w7_inferred/out
      : RO5/w7_inferred/in0
      : RO5/in00_inferred__5/in00
      : RO5/in00_inferred__5/I51
      : RO5/w6_inferred__0/out
      : RO5/w6_inferred__0/in0
      : RO5/w6_inferred/out
      : RO5/w6_inferred/in0
      : RO5/in00_inferred__4/in00
      : RO5/in00_inferred__4/I50
      : RO5/w5_inferred__0/out
      : RO5/w5_inferred__0/in0
      : RO5/w5_inferred/out
      : RO5/w5_inferred/in0
      : RO5/in00_inferred__3/in00
      : RO5/in00_inferred__3/I49
      : RO5/w4_inferred__0/out
      : RO5/w4_inferred__0/in0
      : RO5/w4_inferred/out
      : RO5/w4_inferred/in0
      : RO5/in00_inferred__2/in00
      : RO5/in00_inferred__2/I48
      : RO5/w3_inferred__0/out
      : RO5/w3_inferred__0/in0
      : RO5/w3_inferred/out
      : RO5/w3_inferred/in0
      : RO5/in00_inferred__1/in00
      : RO5/in00_inferred__1/I47
      : RO5/w2_inferred__0/out
      : RO5/w2_inferred__0/in0
      : RO5/w2_inferred/out
      : RO5/w2_inferred/in0
      : RO5/in00_inferred__0/in00
      : RO5/in00_inferred__0/p_0_in
      : RO5/w1_inferred__0/out
      : RO5/w1_inferred__0/in0
      : RO5/w1_inferred/out
      : RO5/w1_inferred/in0
      : RO5/in00_inferred/in00
      : RO5/in00_inferred/RO_out
      : RO5/w8_inferred__0/out
      : RO5/w8_inferred__0/in0
      : RO5/w8_inferred/out
      : RO5/w8_inferred/in0
      : RO5/in00_inferred__6/in00
      : RO6/in00_inferred__6/I52
      : RO6/w7_inferred__0/out
      : RO6/w7_inferred__0/in0
      : RO6/w7_inferred/out
      : RO6/w7_inferred/in0
      : RO6/in00_inferred__5/in00
      : RO6/in00_inferred__5/I51
      : RO6/w6_inferred__0/out
      : RO6/w6_inferred__0/in0
      : RO6/w6_inferred/out
      : RO6/w6_inferred/in0
      : RO6/in00_inferred__4/in00
      : RO6/in00_inferred__4/I50
      : RO6/w5_inferred__0/out
      : RO6/w5_inferred__0/in0
      : RO6/w5_inferred/out
      : RO6/w5_inferred/in0
      : RO6/in00_inferred__3/in00
      : RO6/in00_inferred__3/I49
      : RO6/w4_inferred__0/out
      : RO6/w4_inferred__0/in0
      : RO6/w4_inferred/out
      : RO6/w4_inferred/in0
      : RO6/in00_inferred__2/in00
      : RO6/in00_inferred__2/I48
      : RO6/w3_inferred__0/out
      : RO6/w3_inferred__0/in0
      : RO6/w3_inferred/out
      : RO6/w3_inferred/in0
      : RO6/in00_inferred__1/in00
      : RO6/in00_inferred__1/I47
      : RO6/w2_inferred__0/out
      : RO6/w2_inferred__0/in0
      : RO6/w2_inferred/out
      : RO6/w2_inferred/in0
      : RO6/in00_inferred__0/in00
      : RO6/in00_inferred__0/p_0_in
      : RO6/w1_inferred__0/out
      : RO6/w1_inferred__0/in0
      : RO6/w1_inferred/out
      : RO6/w1_inferred/in0
      : RO6/in00_inferred/in00
      : RO6/in00_inferred/RO_out
      : RO6/w8_inferred__0/out
      : RO6/w8_inferred__0/in0
      : RO6/w8_inferred/out
      : RO6/w8_inferred/in0
      : RO6/in00_inferred__6/in00
      : RO7/in00_inferred__6/I52
      : RO7/w7_inferred__0/out
      : RO7/w7_inferred__0/in0
      : RO7/w7_inferred/out
      : RO7/w7_inferred/in0
      : RO7/in00_inferred__5/in00
      : RO7/in00_inferred__5/I51
      : RO7/w6_inferred__0/out
      : RO7/w6_inferred__0/in0
      : RO7/w6_inferred/out
      : RO7/w6_inferred/in0
      : RO7/in00_inferred__4/in00
      : RO7/in00_inferred__4/I50
      : RO7/w5_inferred__0/out
      : RO7/w5_inferred__0/in0
      : RO7/w5_inferred/out
      : RO7/w5_inferred/in0
      : RO7/in00_inferred__3/in00
      : RO7/in00_inferred__3/I49
      : RO7/w4_inferred__0/out
      : RO7/w4_inferred__0/in0
      : RO7/w4_inferred/out
      : RO7/w4_inferred/in0
      : RO7/in00_inferred__2/in00
      : RO7/in00_inferred__2/I48
      : RO7/w3_inferred__0/out
      : RO7/w3_inferred__0/in0
      : RO7/w3_inferred/out
      : RO7/w3_inferred/in0
      : RO7/in00_inferred__1/in00
      : RO7/in00_inferred__1/I47
      : RO7/w2_inferred__0/out
      : RO7/w2_inferred__0/in0
      : RO7/w2_inferred/out
      : RO7/w2_inferred/in0
      : RO7/in00_inferred__0/in00
      : RO7/in00_inferred__0/p_0_in
      : RO7/w1_inferred__0/out
      : RO7/w1_inferred__0/in0
      : RO7/w1_inferred/out
      : RO7/w1_inferred/in0
      : RO7/in00_inferred/in00
      : RO7/in00_inferred/RO_out
      : RO7/w8_inferred__0/out
      : RO7/w8_inferred__0/in0
      : RO7/w8_inferred/out
      : RO7/w8_inferred/in0
      : RO7/in00_inferred__6/in00
      : RO8/in00_inferred__6/I52
      : RO8/w7_inferred__0/out
      : RO8/w7_inferred__0/in0
      : RO8/w7_inferred/out
      : RO8/w7_inferred/in0
      : RO8/in00_inferred__5/in00
      : RO8/in00_inferred__5/I51
      : RO8/w6_inferred__0/out
      : RO8/w6_inferred__0/in0
      : RO8/w6_inferred/out
      : RO8/w6_inferred/in0
      : RO8/in00_inferred__4/in00
      : RO8/in00_inferred__4/I50
      : RO8/w5_inferred__0/out
      : RO8/w5_inferred__0/in0
      : RO8/w5_inferred/out
      : RO8/w5_inferred/in0
      : RO8/in00_inferred__3/in00
      : RO8/in00_inferred__3/I49
      : RO8/w4_inferred__0/out
      : RO8/w4_inferred__0/in0
      : RO8/w4_inferred/out
      : RO8/w4_inferred/in0
      : RO8/in00_inferred__2/in00
      : RO8/in00_inferred__2/I48
      : RO8/w3_inferred__0/out
      : RO8/w3_inferred__0/in0
      : RO8/w3_inferred/out
      : RO8/w3_inferred/in0
      : RO8/in00_inferred__1/in00
      : RO8/in00_inferred__1/I47
      : RO8/w2_inferred__0/out
      : RO8/w2_inferred__0/in0
      : RO8/w2_inferred/out
      : RO8/w2_inferred/in0
      : RO8/in00_inferred__0/in00
      : RO8/in00_inferred__0/p_0_in
      : RO8/w1_inferred__0/out
      : RO8/w1_inferred__0/in0
      : RO8/w1_inferred/out
      : RO8/w1_inferred/in0
      : RO8/in00_inferred/in00
      : RO8/in00_inferred/RO_out
      : RO8/w8_inferred__0/out
      : RO8/w8_inferred__0/in0
      : RO8/w8_inferred/out
      : RO8/w8_inferred/in0
      : RO8/in00_inferred__6/in00
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:118]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/keyur/Documents/Vivado/PUF/PUF.srcs/sources_1/new/PUF.vhd:131]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |    56|
|4     |LUT2   |    10|
|5     |LUT4   |    60|
|6     |LUT5   |     1|
|7     |LUT6   |    19|
|8     |FDCE   |    92|
|9     |FDPE   |     2|
|10    |IBUF   |     7|
|11    |OBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1124.859 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1124.859 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1124.859 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1124.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1129.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b8455447
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1129.395 ; gain = 4.535
INFO: [Common 17-1381] The checkpoint 'C:/Users/keyur/Documents/Vivado/PUF/PUF.runs/synth_1/PUF.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PUF_utilization_synth.rpt -pb PUF_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 29 00:12:08 2025...
