<module name="PCIE0_CORE_DBN_CFG_PCIE_CORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_extended_capability_header_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_extended_capability_header_reg" offset="0x0" width="32" description="">
		<bitfield id="PL16NXCAP" width="12" begin="31" end="20" resetval="0x2592" description="The offset to the next PCI Extended Capability structure." range="31 - 20" rwaccess="R"/> 
		<bitfield id="PL16CAPVER" width="4" begin="19" end="16" resetval="0x1" description="This field is a PCI-SIG defined version number that indicates       the version of the Capability structure present." range="19 - 16" rwaccess="R"/> 
		<bitfield id="PL16CAPID" width="16" begin="15" end="0" resetval="0x38" description="Indicates that the associated extended capability structure is for       Physical layer 16 GT/s. This field returns a Capability ID of 0026h." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_capabilities_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_capabilities_reg" offset="0x4" width="32" description="">
		
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_control_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_control_reg" offset="0x8" width="32" description="">
		
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_status_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_status_reg" offset="0xC" width="32" description="">
		<bitfield id="LE16" width="1" begin="4" end="4" resetval="0x0" description="When the Controller [RP] receives an 16GTs equalization request from an Upstream Port the Controller internally sets this bit to 1.               [i.e. when RP is in the Recovery.RcvrCfg state and receives 8 consecutive TS2 Ordered Sets with the Request Equalization bit set to 1b]               The LOCAL_INTERRUPT output is also asserted if Link Equalization Request Interrupt Enable is enabled." range="4" rwaccess="R/W1TC"/> 
		<bitfield id="EP3S16" width="1" begin="3" end="3" resetval="0x0" description="This bit, when set to 1, indicates that the Phase 3 of the Transmitter Equalization                procedure has completed successfully for 16.0 GT/s. STICKY." range="3" rwaccess="R"/> 
		<bitfield id="EP2S16" width="1" begin="2" end="2" resetval="0x0" description="This bit, when set to 1, indicates that the Phase 2 of the Transmitter Equalization                procedure has completed successfully for 16.0 GT/s. STICKY." range="2" rwaccess="R"/> 
		<bitfield id="EP1S16" width="1" begin="1" end="1" resetval="0x0" description="This bit, when set to 1, indicates that the Phase 1 of the Transmitter Equalization                procedure has completed successfully for 16.0 GT/s. STICKY." range="1" rwaccess="R"/> 
		<bitfield id="EQC16" width="1" begin="0" end="0" resetval="0x0" description="This bit, when set to 1, indicates that the Transmitter Equalization procedure has                completed for 16.0 GT/s. STICKY." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_local_data_parity_mismatch_status_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_local_data_parity_mismatch_status_reg" offset="0x10" width="32" description="">
		<bitfield id="R0" width="28" begin="31" end="4" resetval="0x0" description="N/A" range="31 - 4" rwaccess="R"/> 
		<bitfield id="LDPMS16" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates if the corresponding Lane detected a Data Parity mismatch.                A value of 1b indicates that a mismatch was detected on the corresponding Lane Number." range="3 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_first_retimer_data_parity_mismatch_status_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_first_retimer_data_parity_mismatch_status_reg" offset="0x14" width="32" description="">
		<bitfield id="R0" width="28" begin="31" end="4" resetval="0x0" description="N/A" range="31 - 4" rwaccess="R"/> 
		<bitfield id="FRDPMS16" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates if the first retimer in the corresponding Lane detected a Data Parity mismatch.                A value of 1b indicates that a mismatch was detected on the corresponding Lane Number.               The value of this field is undefined when no Retimers are present." range="3 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_second_retimer_data_parity_mismatch_status_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_second_retimer_data_parity_mismatch_status_reg" offset="0x18" width="32" description="">
		<bitfield id="R0" width="28" begin="31" end="4" resetval="0x0" description="N/A" range="31 - 4" rwaccess="R"/> 
		<bitfield id="SRDPMS16" width="4" begin="3" end="0" resetval="0x0" description="Each bit indicates if the second retimer in the corresponding Lane detected a Data Parity mismatch.                A value of 1b indicates that a mismatch was detected on the corresponding Lane Number.               The value of this field is undefined when no Retimers are present." range="3 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_reserved_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_reserved_reg" offset="0x1C" width="32" description="">
		
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_lane_equalization_control_reg0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_16gts_lane_equalization_control_reg0" offset="0x20" width="32" description="">
		<bitfield id="UPTP316" width="4" begin="31" end="28" resetval="0x15" description="16.0GT/s Lane 3 Transmitter Preset value that the Downstream Port sends on the associated               Lane to the Endpoint device during 16GT/s Link Equalization." range="31 - 28" rwaccess="R"/> 
		<bitfield id="DPTP316" width="4" begin="27" end="24" resetval="0x15" description="Transmitter Preset used for 16.0 GT/s equalization by this Port               when the Port is operating as a Downstream Port." range="27 - 24" rwaccess="R"/> 
		<bitfield id="UPTP216" width="4" begin="23" end="20" resetval="0x15" description="16.0GT/s Lane 2 Transmitter Preset value that the Downstream Port sends on the associated               Lane to the Endpoint device during 16GT/s Link Equalization." range="23 - 20" rwaccess="R"/> 
		<bitfield id="DPTP216" width="4" begin="19" end="16" resetval="0x15" description="Transmitter Preset used for 16.0 GT/s equalization by this Port               when the Port is operating as a Downstream Port." range="19 - 16" rwaccess="R"/> 
		<bitfield id="UPTP116" width="4" begin="15" end="12" resetval="0x15" description="16.0GT/s Lane 1 Transmitter Preset value that the Downstream Port sends on the associated               Lane to the Endpoint device during 16GT/s Link Equalization." range="15 - 12" rwaccess="R"/> 
		<bitfield id="DPTP116" width="4" begin="11" end="8" resetval="0x15" description="Transmitter Preset used for 16.0 GT/s equalization by this Port               when the Port is operating as a Downstream Port." range="11 - 8" rwaccess="R"/> 
		<bitfield id="UPTP016" width="4" begin="7" end="4" resetval="0x15" description="16.0GT/s Lane 0 Transmitter Preset value that the Downstream Port sends on the associated               Lane to the Endpoint device during 16GT/s Link Equalization." range="7 - 4" rwaccess="R"/> 
		<bitfield id="DPTP016" width="4" begin="3" end="0" resetval="0x15" description="Transmitter Preset used for 16.0 GT/s equalization by this Port               when the Port is operating as a Downstream Port." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_extended_capability_header_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_extended_capability_header_reg" offset="0x0" width="32" description="">
		<bitfield id="PTMNXCAP" width="12" begin="31" end="20" resetval="0x0" description="The offset to the next PCIe Extended Capability structure." range="31 - 20" rwaccess="R"/> 
		<bitfield id="PTMCAPVER" width="4" begin="19" end="16" resetval="0x1" description="This field is a PCI-SIG defined version number that indicates       the version of the Capability structure present." range="19 - 16" rwaccess="R"/> 
		<bitfield id="PTMCAPID" width="16" begin="15" end="0" resetval="0x31" description="Indicates that the associated extended capability structure is for       Precision Time Measurement capability. This field returns a Capability ID of 001Fh." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_capabilities_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_capabilities_reg" offset="0x4" width="32" description="">
		<bitfield id="LOCCLKGR" width="8" begin="15" end="8" resetval="0x2" description="In RC Mode:                The Controller uses the CORE_CLK as the Local Clock for PTM.               This field is used to indicate the Time Period of the CORE_CLK.               If the PTM Root Select is 1, then CORE_CLK is used to provide PTM Master Time.               If the PTM Root Select is 0, then CORE_CLK is used to locally track the PTM Master               Time received on the PTM_LOCAL_TIMER_IN[63:0] input.               By default, this field is set to 8'd2.               This bit can be programmed through the local management APB interface if required." range="15 - 8" rwaccess="R"/> 
		<bitfield id="PTMRTCAP" width="1" begin="2" end="2" resetval="0x1" description="This bit is used to indicate that the Controller implements PTM Time Source Role and is capable of serving as PTM Root.               By default, this bit is set to 1 when the Controller is in RC Mode.               This bit can be programmed through the local management APB interface if required.               Note: If this bit is programmed to 1, then the PTM Responder Capable bit must also be programmed to 1 by FW." range="2" rwaccess="R"/> 
		<bitfield id="PTMRSCAP" width="1" begin="1" end="1" resetval="0x1" description="This bit is used to indicate support for PTM Responder Role.               By default, this bit is set to 1 when the Controller is in RC Mode.               This bit can be programmed through the local management APB interface if required.               Note: If the PTM Root Capable is programmed to 1, then this bit must also be programmed to 1 by FW." range="1" rwaccess="R"/> 
		<bitfield id="PTMRQCAP" width="1" begin="0" end="0" resetval="0x0" description="This bit is used to indicate support for PTM Requester Role.               By default, this bit is set to 0 when the Controller is in RC Mode.               This bit can be programmed through the local management APB interface if required." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_control_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_control_reg" offset="0x8" width="32" description="">
		<bitfield id="EFFGRN" width="8" begin="15" end="8" resetval="0x0" description="This field is used only in PTM Requester Mode and is not used in RC Mode.               This field is set to 00 by default in RC Mode." range="15 - 8" rwaccess="R"/> 
		<bitfield id="RTSEL" width="1" begin="1" end="1" resetval="0x0" description="This field is configured by System SW. When set to 1 and when PTM Enable bit is aslo set to 1, this PTM Source is the PTM Root.               Default value of this bit is 0." range="1" rwaccess="R/W"/> 
		<bitfield id="PTMEN" width="1" begin="0" end="0" resetval="0x0" description="When Set, this function is permitted to participate in the PTM mechanism as PTM               Requester.               By default, this bit is set to 0." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_config_0_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_config_0_reg" offset="0x0" width="32" description="">
		<bitfield id="MLE" width="1" begin="31" end="31" resetval="0x0" description="When the Controller is operating as a Root Port, setting this to 1 causes the LTSSM to       initiate a loopback and become the loopback master. This bit is not used in the EndPoint       Mode." range="31" rwaccess="R/W"/> 
		<bitfield id="R0" width="1" begin="30" end="30" resetval="0x0" description="A 1 in this field indicates that the remote node advertised Linkwidth Upconfigure       Capability in the training sequences in the Configuration.Complete state when the link came       up. A 0 indicates that the remote node did not set the Link Upconfigure bit." range="30" rwaccess="R"/> 
		<bitfield id="LTSSM" width="6" begin="29" end="24" resetval="0x0" description="Current state of the LTSSM. The encoding of the states is given in Appendix C." range="29 - 24" rwaccess="R"/> 
		<bitfield id="RLID" width="8" begin="23" end="16" resetval="0x0" description="Link ID received from other side during link training." range="23 - 16" rwaccess="R"/> 
		<bitfield id="RFC" width="8" begin="15" end="8" resetval="0x0" description="FTS count received from the other side during link training for use at the 2.5 GT/s       link speed.  The Controller transmits this many FTS sequences while exiting the L0S state,       when operating at the 2.5 GT/s speed." range="15 - 8" rwaccess="R"/> 
		<bitfield id="TSS" width="1" begin="7" end="7" resetval="0x0" description="This bit drives the PIPE_TX_SWING output of the Controller." range="7" rwaccess="R/W"/> 
		<bitfield id="APER" width="1" begin="6" end="6" resetval="0x0" description="This bit controls the reporting of Errors Detected by the PHY.       The Errors Detected by the PHY include:-               - Received errors indicated on PIPE RxStatus interface,            - 8.0 GT/s Invalid Sync Header received error,            - 16.0 GT/s Invalid Sync Header received error,          If PHY Error Reporting bit is set to 0, the Controller will only report those errors that caused a TLP or DLLP to be       dropped because of a Detected PHY Error.          If PHY Error Reporting bit is set to 1, the Controller will report all Detected PHY Errors regardless of whether a TLP or DLLP was dropped.           The following registers report PHY error in conjunction with this bit:          - Correctable Error Status Register, i_corr_err_status, bit-0, Receiver Error Status          - Local Error and Status Register, i_local_error_status_register, bit-7, Phy Error           In addition to the Errors Detected by the PHY[PCS], the Controller detects the following Physical Layer Protocol Framing Errors:          - Framing Errors in the received DLLP and TLP          - Ordered Set Block Received Without EDS          - Data Block Received After EDS          - Illegal Ordered Set Block Received After EDS          - Ordered Set Block Received After Skip OS          Note: These Errors are always reported independent of the setting of this bit.           " range="6" rwaccess="R/W"/> 
		<bitfield id="LTD" width="1" begin="5" end="5" resetval="0x1" description="The state of this bit indicates whether the Controller completed       link training as an upstream port[EndPoint][=0] or a downstream port[Root Port][=1].        Default value depends on CORE_TYPE strap pin." range="5" rwaccess="R"/> 
		<bitfield id="NS" width="2" begin="4" end="3" resetval="0x0" description="Current operating speed of link [00 = 2.5G, 01 = 5G, 10 = 8G, 11 = 16G]." range="4 - 3" rwaccess="R"/> 
		<bitfield id="NLC" width="2" begin="2" end="1" resetval="0x2" description="Lane count negotiated with other side during link training               [00 = x1, 01 = x2, 10 = x4, 11 = x8].              " range="2 - 1" rwaccess="R"/> 
		<bitfield id="LS" width="1" begin="0" end="0" resetval="0x0" description="Current state of link [1 = link training complete, 0 = link training not complete]." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_config_1_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_config_1_reg" offset="0x4" width="32" description="">
		<bitfield id="TFC3" width="8" begin="31" end="24" resetval="0x128" description="FTS count transmitted by the Controller in TS1/TS2 sequences during link training. This       value must be set based on the time needed by the receiver to acquire sync       while exiting from L0S state." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TFC2" width="8" begin="23" end="16" resetval="0x128" description="FTS count transmitted by the Controller in TS1/TS2 sequences during link training. This       value must be set based on the time needed by the receiver to acquire sync       while exiting from L0S state." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TFC1" width="8" begin="15" end="8" resetval="0x128" description="FTS count transmitted by the Controller in TS1/TS2 sequences during link training. This       value must be set based on the time needed by the receiver to acquire sync       while exiting from L0S state." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TLI" width="8" begin="7" end="0" resetval="0x0" description="Link ID transmitted by the device in training sequences in the Root Port mode." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_dll_tmr_config_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_dll_tmr_config_reg" offset="0x8" width="32" description="">
		<bitfield id="RSART" width="9" begin="24" end="16" resetval="0x0" description="Additional receive side ACK-NAK timer timeout interval. This 9-bit value is       added as a signed 2's complement number to the internal ACK-NAK timer timeout value       computed by the Controller based on the PCI Express Specifications. This enables the user       to make minor adjustments to the spec-defined replay timer settings.Its value is in multiples of [2 Symbol Times]       At Gen1 adjustment range = [+2040 ns to -2048 ns].       At Gen2 adjustment range = [+1020 ns to -1024 ns].       At Gen3 adjustment range = [+510 ns  to -512 ns].       " range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="TSRT" width="9" begin="8" end="0" resetval="0x0" description="Additional transmit-side replay timer timeout interval.   This 9-bit value is       added as a signed 2's complement number to the internal replay timer timeout value       computed by the Controller based on the PCI Express Specifications. This enables the user to       make minor adjustments to the spec-defined replay timer settings. Its value is in multiples of [2 Symbol Times]       At Gen1 adjustment range = [+2040 ns to -2048 ns].       At Gen2 adjustment range = [+1020 ns to -1024 ns].       At Gen3 adjustment range = [+510 ns  to -512 ns].       " range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_0_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_0_reg" offset="0xC" width="32" description="">
		<bitfield id="NPPC" width="12" begin="31" end="20" resetval="0x32" description="Non-Posted payload credit limit advertised by the Controller for VC 0 .                      This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Local Posted Payload Credit Scale for VC 0.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of 4 DW and then advertised in the InitFC DLLPs.              Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="31 - 20" rwaccess="R/W"/> 
		<bitfield id="PHC" width="8" begin="19" end="12" resetval="0x32" description="Posted header credit limit advertised by the Controller for VC 0.              This field is in units of 1, 4 or 16 Packet Headers based on the Local Posted Header Credit Scale for VC 0.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of [1 Packet Header] and then advertised in the InitFC DLLPs.              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="19 - 12" rwaccess="R/W"/> 
		<bitfield id="PPC" width="12" begin="11" end="0" resetval="0x128" description="Posted payload credit limit advertised by the Controller for VC 0.              This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Local Posted Payload Credit Scale for VC 0.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of 4 DW and then advertised in the InitFC DLLPs.              Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_1_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_1_reg" offset="0x10" width="32" description="">
		<bitfield id="CHC" width="8" begin="31" end="24" resetval="0x0" description="Completion header credit limit advertised by the Controller for VC 0 [in number of packets].                     This field is in units of 1, 4 or 16 Packet Headers based on the Local Posted Header Credit Scale for VC 0.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of [1 Packet Header] and then advertised in the InitFC DLLPs.              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CPC" width="12" begin="19" end="8" resetval="0x0" description="Completion payload credit limit advertised by the Controller for VC 0 .                     This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Local Posted Payload Credit Scale for VC 0.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of 4 DW and then advertised in the InitFC DLLPs.              Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="19 - 8" rwaccess="R/W"/> 
		<bitfield id="NPHCL" width="8" begin="7" end="0" resetval="0x32" description="Non-Posted header credit limit advertised by the Controller for VC 0 [in number of packets].                     This field is in units of 1, 4 or 16 Packet Headers based on the Local Posted Header Credit Scale for VC 0.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of [1 Packet Header] and then advertised in the InitFC DLLPs.              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_0_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_0_reg" offset="0x14" width="32" description="">
		<bitfield id="NPPC" width="12" begin="31" end="20" resetval="0x0" description="Non-Posted payload credit limit received by the Controller for Link 0 .                       This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Remote Posted Payload Credit Scale for VC 0.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]                       " range="31 - 20" rwaccess="R"/> 
		<bitfield id="PHC" width="8" begin="19" end="12" resetval="0x0" description="Posted header credit limit received by the Controller for this link .              This field is in units of 1, 4 or 16 Packet Headers based on the Remote Posted Header Credit Scale for VC 0.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       " range="19 - 12" rwaccess="R"/> 
		<bitfield id="PPC" width="12" begin="11" end="0" resetval="0x0" description="Posted payload credit limit received by the Controller for this link .              This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Remote Posted Payload Credit Scale for VC 0.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]              " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_1_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_1_reg" offset="0x18" width="32" description="">
		<bitfield id="CHC" width="8" begin="31" end="24" resetval="0x0" description="Completion header credit limit received by the Controller for VC 0 .              This field is in units of 1, 4 or 16 Packet Headers based on the Remote Posted Header Credit Scale for VC 0.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       " range="31 - 24" rwaccess="R"/> 
		<bitfield id="CPC" width="12" begin="19" end="8" resetval="0x0" description="Completion payload credit limit received by the Controller for VC 0 .                       This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Remote Posted Payload Credit Scale for VC 0.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]                       " range="19 - 8" rwaccess="R"/> 
		<bitfield id="NPHC" width="8" begin="7" end="0" resetval="0x0" description="Non-Posted header credit limit received by the Controller for VC 0 .                       This field is in units of 1, 4 or 16 Packet Headers based on the Remote Posted Header Credit Scale for VC 0.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]                       Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_update_int_config_0_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_update_int_config_0_reg" offset="0x1C" width="32" description="">
		<bitfield id="MNUI" width="16" begin="31" end="16" resetval="0x4" description="Minimum credit update interval for non-posted transactions. The Controller follows this       minimum interval between issuing posted credit updates on the link. This is to limit the       bandwidth use of credit updates. If new credit becomes available in the receive FIFO since the       last update was sent, the Controller will issue a new update only after this interval has elapsed       since the last update. The value is in units of 16 ns. This field is re-written by the internal       logic when the negotiated link width or link speed changes, to correspond to the default       values defined in defines.h. The user may override this default value by writing into this       register field. The value written will be lost on a change in the negotiated link width/speed." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="MPUI" width="16" begin="15" end="0" resetval="0x4" description="Minimum credit update interval for posted transactions. The Controller follows this minimum       interval between issuing posted credit updates on the link. This is to limit the bandwidth use       of credit updates. If new credit becomes available in the receive FIFO since the last update       was sent, the Controller will issue a new update only after this interval has elapsed since the last       update. The value is in units of 16 ns. This field is re-written by the internal logic when the       negotiated link width or link speed changes, to correspond to the default values defined in       defines.h. The user may override this default value by writing into this register field. The       value written will be lost on a change in the negotiated link width/speed." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_update_int_config_1_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_update_int_config_1_reg" offset="0x20" width="32" description="">
		<bitfield id="MUI" width="16" begin="31" end="16" resetval="0x938" description="Maximum credit update interval for all transactions. If no new credit has become       available since the last update, the Controller will repeat the last update after this interval.       This is to recover from any losses of credit update packets. The value is in units of 16 ns.       This field could be re-written by the internal logic when the negotiated link width or link       speed changes, to correspond to the default values defined in defines.h. The user may override       this default value by writing into this register field. The value written will be lost on a       change in the negotiated link width/speed." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="CUI" width="16" begin="15" end="0" resetval="0x4" description="Minimum credit update interval for Completion packets. The Controller follows this minimum       interval between issuing completion credit updates on the link. This is to limit the bandwidth use       of credit updates. If new credit becomes available in the receive FIFO since the last update       was sent, the Controller will issue a new update only after this interval has elapsed since the last       update. The value is in units of 16 ns. This parameter is not used when the Completion credit       is infinity." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_L0S_timeout_limit_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_L0S_timeout_limit_reg" offset="0x24" width="32" description="">
		<bitfield id="LT" width="16" begin="15" end="0" resetval="0x375" description="Contains the timeout value [in units of 16 ns] for transitioning to the L0S  power       state. Setting this parameter to 0 permanently disables the transition to the L0S power state." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_transmit_tlp_count_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_transmit_tlp_count_reg" offset="0x28" width="32" description="">
		<bitfield id="TTC" width="32" begin="31" end="0" resetval="0x0" description="Count of TLPs transmitted" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_transmit_tlp_payload_dword_count_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_transmit_tlp_payload_dword_count_reg" offset="0x2C" width="32" description="">
		<bitfield id="TTPBC" width="32" begin="31" end="0" resetval="0x0" description="Count of TLPs payload Dwords transmitted" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_receive_tlp_count_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_receive_tlp_count_reg" offset="0x30" width="32" description="">
		<bitfield id="RTC" width="32" begin="31" end="0" resetval="0x0" description="Count of TLPs received" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_receive_tlp_payload_dword_count_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_receive_tlp_payload_dword_count_reg" offset="0x34" width="32" description="">
		<bitfield id="RTPDC" width="32" begin="31" end="0" resetval="0x0" description="Count of TLP payload Dwords received" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_compln_tmout_lim_0_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_compln_tmout_lim_0_reg" offset="0x38" width="32" description="">
		<bitfield id="CTL" width="24" begin="23" end="0" resetval="0x12500000" description="Timeout limit for completion timers [in 4 ns cycles]. Default value is 50 ms in 4 ns cycles. Please note that there could be a variation of 0 to +8us on the programmed Completion Timeout." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_compln_tmout_lim_1_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_compln_tmout_lim_1_reg" offset="0x3C" width="32" description="">
		<bitfield id="CTL" width="28" begin="27" end="0" resetval="0x50000000" description="Timeout limit for completion timers [in 4 ns cycles]. Default value is 200ms in 4ns cycles. Please note that there could be a variation of 0 to +8us on the programmed Completion Timeout." range="27 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_L1_st_reentry_delay_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_L1_st_reentry_delay_reg" offset="0x40" width="32" description="">
		<bitfield id="L1RD" width="32" begin="31" end="0" resetval="0x0" description="Delay to re-enter L1 after no activity [in units of 16 ns]." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vendor_id_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vendor_id_reg" offset="0x44" width="32" description="">
		<bitfield id="SVID" width="16" begin="31" end="16" resetval="0x6093" description="Subsystem Vendor ID" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="VID" width="16" begin="15" end="0" resetval="0x6093" description="Vendor ID" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_aspm_L1_entry_tmout_delay_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_aspm_L1_entry_tmout_delay_reg" offset="0x48" width="32" description="">
		<bitfield id="DISLNRXCHK" width="1" begin="31" end="31" resetval="0x0" description=" This bit is used to configure the ASPM L1 Entry mechanism:       1: Link is checked for IDLE only on the TX to determine ASPM L1 Entry.          ASPM L1 entry is initiated if no TLP is transmitted for the L1 timeout period.       0: Link is checked for IDLE both on the TX and RX to determine ASPM L1 Entry.          ASPM L1 entry is initiated if no TLP is transmitted/received for the L1 timeout period.       " range="31" rwaccess="R/W"/> 
		<bitfield id="L1T" width="20" begin="19" end="0" resetval="0x750" description="Contains the timeout value[in units of 16 ns] for transitioning to the L1 power state.       Setting it to 0 permanently disables the transition to the L1 power state." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pme_turnoff_ack_delay_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pme_turnoff_ack_delay_reg" offset="0x4C" width="32" description="">
		<bitfield id="PTOAD" width="16" begin="15" end="0" resetval="0x100" description="Time in microseconds between the Controller receiving a PME_TurnOff message TLP and the       Controller sending a PME_TO_Ack response to it. This field must be set to a non-zero value in order       for the Controller to send a response. Setting this field to 0 suppresses the Controller's response to       PME_TurnOff message, so that the client may transmit the PME_TO_Ack message through the       master interface." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_linkwidth_control_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_linkwidth_control_reg" offset="0x50" width="32" description="">
		<bitfield id="EPLSCRL" width="1" begin="31" end="31" resetval="0x0" description="Writing a 1 into this field results in the Controller re-training the link to change its       speed. When setting this bit to 1, the software must also set the EP Target Link Speed field to       indicate the speed that the EP desires to change on the link. The EP Controller will attempt to change the link       to this speed.       This bit is cleared by the internal logic of the Controller after the       re-training has been completed and link has reached the L0 state. Software must wait for the       bit to be clear before setting it again to change the link speed." range="31" rwaccess="R/W"/> 
		<bitfield id="EPTLS" width="2" begin="25" end="24" resetval="0x0" description="This field contains the Link Speed that the EP intends to change to during the re-training.       Client needs to ensure that this field is programmed  to a speed which is lesser than or equal to        the Target Link Speed field of PF0 Configuration Link Control 2 Register.       Client also needs to ensure that this does not exceed PCIE_GENERATION_SEL strap input.       Defined encodings of this field are:       00 - GEN1              01 - GEN2                     10 - GEN3                     11 - GEN4              " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="DSAG4SC" width="1" begin="19" end="19" resetval="0x0" description="This bit is used Only in RP mode. This bit is not used in EP mode of the Controller.       During initial link training, if both components advertise Gen4 capability and if Gen3 speed change, equalization was successful,        the Controller [RP] autonomously initiates Gen3 to Gen4 speed change, equalization.       If Gen4 autonomous speed change/equalization was unsuccessful, then the Link transitions back to Gen3 L0.       Software can re-initiate Gen4 speed change.       Autonomous Speed Change to Gen4 can be disabled by programming this bit to 1.       Note: If Disable Auto Gen3 Speed Change is disabled, then Auto Gen4 Speed Change must also be       disabled by setting this bit to 1.       " range="19" rwaccess="R/W"/> 
		<bitfield id="DSAG3SC" width="1" begin="18" end="18" resetval="0x0" description="This bit is used Only in RP mode. This bit is not used in EP mode of the Controller.       During initial link training, if both components advertise Gen3 capability,       the Controller [RP] autonomously initiates Gen1 to Gen3 speed change, equalization.       If Gen3 autonomous speed change/equalization was unsuccessful, then the Link transitions back to Gen1 L0.       Software can re-initiate Gen3 speed change.       Autonomous Speed Change to Gen3 can be disabled by programming this bit to 1.       " range="18" rwaccess="R/W"/> 
		<bitfield id="DSAG2SC" width="1" begin="17" end="17" resetval="0x0" description="This bit is used Only in RP mode. This bit is not used in EP mode of the Controller.       During initial link training, if both components advertise Gen2 capability and if Gen2 is the highest common supported speed       the Controller [RP] autonomously initiates Gen1 to Gen2 speed change.       If Gen2 autonomous speed change was unsuccessful, then the Link transitions back to Gen1 L0.       Software can re-initiate Gen2 speed change.       Autonomous Speed Change to Gen2 can be disabled by programming this bit to 1.       " range="17" rwaccess="R/W"/> 
		<bitfield id="RL" width="1" begin="16" end="16" resetval="0x0" description="Writing a 1 into this field results in the Controller re-training the link to change its       width. When setting this bit to 1, the software must also set the target lane-map field to       indicate the lanes it desires to be part of the link. The Controller will attempt to form a link       with this set of lanes. The link formed at the end of the retraining may include all of these       lanes [if both nodes agree on them during re-training], or the largest subset that both sides       were able to activate.  This bit is cleared by the internal logic of the Controller after the       re-training has been completed and link has reached the L0 state. Software must wait for the       bit to be clear before setting it again to change the link width." range="16" rwaccess="R/W"/> 
		<bitfield id="TLM" width="4" begin="3" end="0" resetval="0x15" description="This field contains the bitmap of the lanes to be included in forming the link during       the re-training.                     0001 - Retrain to a x1 link       0011 - Retrain to a x2 link       1111 - Retrain to a x4 link                            If the target lane map includes lanes that were inactive when retraining is initiated, then       both the Controller and its link partner must support the LinkWidth Upconfigure Capability to be       able to activate those lanes. In RC Mode, the user can check if the remote node has this capability by       reading the Remote Link Upconfigure Capability Status bit in Physical Layer Configuration       Register 0 after the link first came up." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_config_2_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pl_config_2_reg" offset="0x54" width="32" description="">
		<bitfield id="DQMDC" width="2" begin="2" end="1" resetval="0x0" description="As per PCIe specification, All Receivers must meet the the Z-RX-DC specification for 2.5 GT/s within 1ms of               entering Detect.Quiet LTSSM substate. The LTSSM must stay in this substate until the ZRX-DC specification for               2.5 GT/s is met. This register field can be used to program the minimum time that LTSSM waits on entering Detect.Quiet state.               00 : 0us minimum wait time in Detect.Quiet state.               01 : 100us minimum wait time in Detect.Quiet state.               10 : 1ms minimum wait time in Detect.Quiet state.               11 : 2ms minimum wait time in Detect.Quiet state.              " range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="LK_TRN" width="1" begin="0" end="0" resetval="0x1" description="This bit is AND'ed with the input LINK_TRAINING_ENABLE strap to enable Link Training." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_multi_vc_conrol_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_multi_vc_conrol_reg" offset="0x70" width="32" description="">
		<bitfield id="WAIT_4_ALL_VC_CC_RDY" width="1" begin="1" end="1" resetval="0x1" description="When this bit is set, the controller waits for credits to be available to be able to send atleast 1 max payload TLP in all enabled VCs.               When this bit is not set, the controller waits for credits to be available to be able to send atleast 1 max payload TLP in any of the enabled VCs [PCI-SIG recommedned]." range="1" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_sris_control_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_sris_control_reg" offset="0x74" width="32" description="">
		<bitfield id="SRISE" width="1" begin="0" end="0" resetval="0x0" description="Setting this bit enables SRIS mode in the PHY layer. This bit should be changed before       link training begins by holding the LINK_TRAINING_ENABLE input to 1'b0.       When SRIS is disabled using this bit the Lower SKP OS Generation Supported Speeds Vector and  Lower SKP OS Reception       Supported Speeds Vector in the Link Capabilities Register 2 will be forced to ZERO.             The default value of this register can be controlled using the SRIS_ENABLE strap input.             " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_0_reg_vc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_0_reg_vc1" offset="0x80" width="32" description="">
		<bitfield id="NPPC" width="12" begin="31" end="20" resetval="0x32" description="Non-Posted payload credit limit advertised by the Controller for VC 1 .                      This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Local Posted Payload Credit Scale for VC 1.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of 4 DW and then advertised in the InitFC DLLPs.              Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="31 - 20" rwaccess="R/W"/> 
		<bitfield id="PHC" width="8" begin="19" end="12" resetval="0x32" description="Posted header credit limit advertised by the Controller for VC 1.              This field is in units of 1, 4 or 16 Packet Headers based on the Local Posted Header Credit Scale for VC 1.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of [1 Packet Header] and then advertised in the InitFC DLLPs.              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="19 - 12" rwaccess="R/W"/> 
		<bitfield id="PPC" width="12" begin="11" end="0" resetval="0x128" description="Posted payload credit limit advertised by the Controller for VC 1.              This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Local Posted Payload Credit Scale for VC 1.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of 4 DW and then advertised in the InitFC DLLPs.              Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_1_reg_vc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_1_reg_vc1" offset="0x84" width="32" description="">
		<bitfield id="CHC" width="8" begin="31" end="24" resetval="0x0" description="Completion header credit limit advertised by the Controller for VC 1 [in number of packets].                     This field is in units of 1, 4 or 16 Packet Headers based on the Local Posted Header Credit Scale for VC 1.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of [1 Packet Header] and then advertised in the InitFC DLLPs.              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CPC" width="12" begin="19" end="8" resetval="0x0" description="Completion payload credit limit advertised by the Controller for VC 1 .                     This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Local Posted Payload Credit Scale for VC 1.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of 4 DW and then advertised in the InitFC DLLPs.              Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="19 - 8" rwaccess="R/W"/> 
		<bitfield id="NPHCL" width="8" begin="7" end="0" resetval="0x32" description="Non-Posted header credit limit advertised by the Controller for VC 1 [in number of packets].                     This field is in units of 1, 4 or 16 Packet Headers based on the Local Posted Header Credit Scale for VC 1.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of [1 Packet Header] and then advertised in the InitFC DLLPs.              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_0_reg_vc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_0_reg_vc1" offset="0x88" width="32" description="">
		<bitfield id="NPPC" width="12" begin="31" end="20" resetval="0x0" description="Non-Posted payload credit limit received by the Controller for Link 0 .                       This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Remote Posted Payload Credit Scale for VC 1.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]                       " range="31 - 20" rwaccess="R"/> 
		<bitfield id="PHC" width="8" begin="19" end="12" resetval="0x0" description="Posted header credit limit received by the Controller for this link .              This field is in units of 1, 4 or 16 Packet Headers based on the Remote Posted Header Credit Scale for VC 1.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       " range="19 - 12" rwaccess="R"/> 
		<bitfield id="PPC" width="12" begin="11" end="0" resetval="0x0" description="Posted payload credit limit received by the Controller for this link .              This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Remote Posted Payload Credit Scale for VC 1.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]              " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_1_reg_vc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_1_reg_vc1" offset="0x8C" width="32" description="">
		<bitfield id="CHC" width="8" begin="31" end="24" resetval="0x0" description="Completion header credit limit received by the Controller for VC 1 .              This field is in units of 1, 4 or 16 Packet Headers based on the Remote Posted Header Credit Scale for VC 1.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       " range="31 - 24" rwaccess="R"/> 
		<bitfield id="CPC" width="12" begin="19" end="8" resetval="0x0" description="Completion payload credit limit received by the Controller for VC 1 .                       This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Remote Posted Payload Credit Scale for VC 1.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]                       " range="19 - 8" rwaccess="R"/> 
		<bitfield id="NPHC" width="8" begin="7" end="0" resetval="0x0" description="Non-Posted header credit limit received by the Controller for VC 1 .                       This field is in units of 1, 4 or 16 Packet Headers based on the Remote Posted Header Credit Scale for VC 1.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]                       Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_0_reg_vc2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_0_reg_vc2" offset="0x90" width="32" description="">
		<bitfield id="NPPC" width="12" begin="31" end="20" resetval="0x32" description="Non-Posted payload credit limit advertised by the Controller for VC 2 .                      This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Local Posted Payload Credit Scale for VC 2.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of 4 DW and then advertised in the InitFC DLLPs.              Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="31 - 20" rwaccess="R/W"/> 
		<bitfield id="PHC" width="8" begin="19" end="12" resetval="0x32" description="Posted header credit limit advertised by the Controller for VC 2.              This field is in units of 1, 4 or 16 Packet Headers based on the Local Posted Header Credit Scale for VC 2.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of [1 Packet Header] and then advertised in the InitFC DLLPs.              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="19 - 12" rwaccess="R/W"/> 
		<bitfield id="PPC" width="12" begin="11" end="0" resetval="0x128" description="Posted payload credit limit advertised by the Controller for VC 2.              This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Local Posted Payload Credit Scale for VC 2.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of 4 DW and then advertised in the InitFC DLLPs.              Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_1_reg_vc2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_1_reg_vc2" offset="0x94" width="32" description="">
		<bitfield id="CHC" width="8" begin="31" end="24" resetval="0x0" description="Completion header credit limit advertised by the Controller for VC 2 [in number of packets].                     This field is in units of 1, 4 or 16 Packet Headers based on the Local Posted Header Credit Scale for VC 2.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of [1 Packet Header] and then advertised in the InitFC DLLPs.              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CPC" width="12" begin="19" end="8" resetval="0x0" description="Completion payload credit limit advertised by the Controller for VC 2 .                     This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Local Posted Payload Credit Scale for VC 2.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of 4 DW and then advertised in the InitFC DLLPs.              Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="19 - 8" rwaccess="R/W"/> 
		<bitfield id="NPHCL" width="8" begin="7" end="0" resetval="0x32" description="Non-Posted header credit limit advertised by the Controller for VC 2 [in number of packets].                     This field is in units of 1, 4 or 16 Packet Headers based on the Local Posted Header Credit Scale for VC 2.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of [1 Packet Header] and then advertised in the InitFC DLLPs.              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_0_reg_vc2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_0_reg_vc2" offset="0x98" width="32" description="">
		<bitfield id="NPPC" width="12" begin="31" end="20" resetval="0x0" description="Non-Posted payload credit limit received by the Controller for Link 0 .                       This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Remote Posted Payload Credit Scale for VC 2.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]                       " range="31 - 20" rwaccess="R"/> 
		<bitfield id="PHC" width="8" begin="19" end="12" resetval="0x0" description="Posted header credit limit received by the Controller for this link .              This field is in units of 1, 4 or 16 Packet Headers based on the Remote Posted Header Credit Scale for VC 2.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       " range="19 - 12" rwaccess="R"/> 
		<bitfield id="PPC" width="12" begin="11" end="0" resetval="0x0" description="Posted payload credit limit received by the Controller for this link .              This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Remote Posted Payload Credit Scale for VC 2.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]              " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_1_reg_vc2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_1_reg_vc2" offset="0x9C" width="32" description="">
		<bitfield id="CHC" width="8" begin="31" end="24" resetval="0x0" description="Completion header credit limit received by the Controller for VC 2 .              This field is in units of 1, 4 or 16 Packet Headers based on the Remote Posted Header Credit Scale for VC 2.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       " range="31 - 24" rwaccess="R"/> 
		<bitfield id="CPC" width="12" begin="19" end="8" resetval="0x0" description="Completion payload credit limit received by the Controller for VC 2 .                       This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Remote Posted Payload Credit Scale for VC 2.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]                       " range="19 - 8" rwaccess="R"/> 
		<bitfield id="NPHC" width="8" begin="7" end="0" resetval="0x0" description="Non-Posted header credit limit received by the Controller for VC 2 .                       This field is in units of 1, 4 or 16 Packet Headers based on the Remote Posted Header Credit Scale for VC 2.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]                       Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_0_reg_vc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_0_reg_vc3" offset="0xA0" width="32" description="">
		<bitfield id="NPPC" width="12" begin="31" end="20" resetval="0x32" description="Non-Posted payload credit limit advertised by the Controller for VC 3 .                      This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Local Posted Payload Credit Scale for VC 3.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of 4 DW and then advertised in the InitFC DLLPs.              Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="31 - 20" rwaccess="R/W"/> 
		<bitfield id="PHC" width="8" begin="19" end="12" resetval="0x32" description="Posted header credit limit advertised by the Controller for VC 3.              This field is in units of 1, 4 or 16 Packet Headers based on the Local Posted Header Credit Scale for VC 3.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of [1 Packet Header] and then advertised in the InitFC DLLPs.              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="19 - 12" rwaccess="R/W"/> 
		<bitfield id="PPC" width="12" begin="11" end="0" resetval="0x128" description="Posted payload credit limit advertised by the Controller for VC 3.              This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Local Posted Payload Credit Scale for VC 3.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of 4 DW and then advertised in the InitFC DLLPs.              Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_1_reg_vc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_rcv_cred_lim_1_reg_vc3" offset="0xA4" width="32" description="">
		<bitfield id="CHC" width="8" begin="31" end="24" resetval="0x0" description="Completion header credit limit advertised by the Controller for VC 3 [in number of packets].                     This field is in units of 1, 4 or 16 Packet Headers based on the Local Posted Header Credit Scale for VC 3.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of [1 Packet Header] and then advertised in the InitFC DLLPs.              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CPC" width="12" begin="19" end="8" resetval="0x0" description="Completion payload credit limit advertised by the Controller for VC 3 .                     This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Local Posted Payload Credit Scale for VC 3.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of 4 DW and then advertised in the InitFC DLLPs.              Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="19 - 8" rwaccess="R/W"/> 
		<bitfield id="NPHCL" width="8" begin="7" end="0" resetval="0x32" description="Non-Posted header credit limit advertised by the Controller for VC 3 [in number of packets].                     This field is in units of 1, 4 or 16 Packet Headers based on the Local Posted Header Credit Scale for VC 3.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]       Note: When Scaled FLow Control is Activated, the programmed credit value is advertised in the InitFC DLLPs.             Else, the programmed credit value is internally normalized to units of [1 Packet Header] and then advertised in the InitFC DLLPs.              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       Caution: The programmed Header and Payload credit values must not exceed the actual size of the Receive Buffer." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_0_reg_vc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_0_reg_vc3" offset="0xA8" width="32" description="">
		<bitfield id="NPPC" width="12" begin="31" end="20" resetval="0x0" description="Non-Posted payload credit limit received by the Controller for Link 0 .                       This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Remote Posted Payload Credit Scale for VC 3.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]                       " range="31 - 20" rwaccess="R"/> 
		<bitfield id="PHC" width="8" begin="19" end="12" resetval="0x0" description="Posted header credit limit received by the Controller for this link .              This field is in units of 1, 4 or 16 Packet Headers based on the Remote Posted Header Credit Scale for VC 3.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       " range="19 - 12" rwaccess="R"/> 
		<bitfield id="PPC" width="12" begin="11" end="0" resetval="0x0" description="Posted payload credit limit received by the Controller for this link .              This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Remote Posted Payload Credit Scale for VC 3.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]              " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_1_reg_vc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_transm_cred_lim_1_reg_vc3" offset="0xAC" width="32" description="">
		<bitfield id="CHC" width="8" begin="31" end="24" resetval="0x0" description="Completion header credit limit received by the Controller for VC 3 .              This field is in units of 1, 4 or 16 Packet Headers based on the Remote Posted Header Credit Scale for VC 3.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]              Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       " range="31 - 24" rwaccess="R"/> 
		<bitfield id="CPC" width="12" begin="19" end="8" resetval="0x0" description="Completion payload credit limit received by the Controller for VC 3 .                       This field is in units of 4 DWords, 16 DWords or 64 DWords based on the Remote Posted Payload Credit Scale for VC 3.       00b => [units of 4 DWords]       01b => [units of 4 DWords]       10b => [units of 16 DWords]       11b => [units of 64 DWords]                       " range="19 - 8" rwaccess="R"/> 
		<bitfield id="NPHC" width="8" begin="7" end="0" resetval="0x0" description="Non-Posted header credit limit received by the Controller for VC 3 .                       This field is in units of 1, 4 or 16 Packet Headers based on the Remote Posted Header Credit Scale for VC 3.       00b => [units of 1 Packet Header]       01b => [units of 1 Packet Header]       10b => [units of 4 Packet Headers]       11b => [units of 16 Packet Headers]                       Note: Packet Header represents one maximum-size TLP Header + TLP Digest + maximum number of EndEnd TLP Prefixes permitted in a TLP.       " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_fc_init_delay_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_fc_init_delay_reg" offset="0xF0" width="32" description="">
		<bitfield id="FCINITDLY" width="16" begin="15" end="0" resetval="0x100" description="Delay between successive sets of P, NP, CPL FC_INIT DLLP transmissions for VCx." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_shdw_hdr_log_0_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_shdw_hdr_log_0_reg" offset="0x100" width="32" description="">
		<bitfield id="SHDW_HDR_LOG_0" width="32" begin="31" end="0" resetval="0x0" description=" The value here will be reflected in the target function's header log register when f/w sets any bit in the             the shadow error register. If the header log is already set in the function's AER space, the value here may not get written and a header log overflow             bit would get set. This register holds [31:0] value of the TLP header." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_shdw_hdr_log_1_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_shdw_hdr_log_1_reg" offset="0x104" width="32" description="">
		<bitfield id="SHDW_HDR_LOG_1" width="32" begin="31" end="0" resetval="0x0" description=" The value here will be reflected in the target function's header log register when f/w sets any bit in the             the shadow error register. If the header log is already set in the function's AER space, the value here may not get written and a header log overflow             bit would get set. This register holds [63:32] value of the TLP header." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_shdw_hdr_log_2_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_shdw_hdr_log_2_reg" offset="0x108" width="32" description="">
		<bitfield id="SHDW_HDR_LOG_2" width="32" begin="31" end="0" resetval="0x0" description=" The value here will be reflected in the target function's header log register when f/w sets any bit in the             the shadow error register. If the header log is already set in the function's AER space, the value here may not get written and a header log overflow             bit would get set. This register holds [95:64] value of the TLP header." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_shdw_hdr_log_3_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_shdw_hdr_log_3_reg" offset="0x10C" width="32" description="">
		<bitfield id="SHDW_HDR_LOG_3" width="32" begin="31" end="0" resetval="0x0" description=" The value here will be reflected in the target function's header log register when f/w sets any bit in the             the shadow error register. If the header log is already set in the function's AER space, the value here may not get written and a header log overflow             bit would get set. This register holds [127:96] value of the TLP header." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_shdw_func_num_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_shdw_func_num_reg" offset="0x110" width="32" description="">
		<bitfield id="SHDW_FUNC_NUM" width="8" begin="7" end="0" resetval="0x0" description=" The value here will be the target function number when f/w sets any bit in the shadow error register." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_shdw_ur_err_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_shdw_ur_err_reg" offset="0x114" width="32" description="">
		<bitfield id="NP_UR_ERR" width="1" begin="1" end="1" resetval="0x0" description="If this bit is set, the corresponding non-posted UR error bits will be set in the AER and device status registers of the target function." range="1" rwaccess="W"/> 
		<bitfield id="P_UR_ERR" width="1" begin="0" end="0" resetval="0x0" description="If this bit is set, the corresponding posted UR error bits will be set in the AER and device status registers of the target function." range="0" rwaccess="W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pm_clk_frequency_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pm_clk_frequency_reg" offset="0x140" width="32" description="">
		<bitfield id="PMCLKFRQ" width="8" begin="7" end="0" resetval="0x25" description="This field specifies the PM_CLK Frequency selected. The encoding is described below:               000000: Reserved               000001: Reserved               000010: PM_CLK is 2 MHz               000011: PM_CLK is 3 MHz               000100: PM_CLK is 4 MHz               000101: PM_CLK is 5 MHz               ..               111010: PM_CLK is 58 MHz               111011: PM_CLK is 59 MHz               111100: PM_CLK is 60 MHz               111101 : Reserved               111110 : Reserved               111111 : Reserved               ." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_dllp_count_gen1_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_dllp_count_gen1_reg" offset="0x144" width="32" description="">
		<bitfield id="DLLPCNT1" width="32" begin="31" end="0" resetval="0x0" description="Reflects the total number of DLLPs received by the Controller at GEN1 speed." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_dllp_count_gen2_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_dllp_count_gen2_reg" offset="0x148" width="32" description="">
		<bitfield id="DLLPCNT2" width="32" begin="31" end="0" resetval="0x0" description="Reflects the total number of DLLPs received by the Controller at GEN2 speed." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_dllp_count_gen3_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_dllp_count_gen3_reg" offset="0x14C" width="32" description="">
		<bitfield id="DLLPCNT3" width="32" begin="31" end="0" resetval="0x0" description="Reflects the total number of DLLPs received by the Controller at GEN3 speed." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_dllp_count_gen4_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_dllp_count_gen4_reg" offset="0x150" width="32" description="">
		<bitfield id="DLLPCNT4" width="32" begin="31" end="0" resetval="0x0" description="Reflects the total number of DLLPs received by the Controller at GEN4 speed." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vendor_defined_message_tag_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vendor_defined_message_tag_reg" offset="0x158" width="32" description="">
		<bitfield id="VDMTAG" width="8" begin="7" end="0" resetval="0x0" description="The Controller will use the tag programed in this register for all Outbound Vendor Defined Messages." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_negotiated_lane_map_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_negotiated_lane_map_reg" offset="0x200" width="32" description="">
		<bitfield id="LRS" width="1" begin="16" end="16" resetval="0x0" description=" This bit set by the Controller at the end of link training if the LTSSM had to reverse the       lane numbers to form the link." range="16" rwaccess="R"/> 
		<bitfield id="NLM" width="4" begin="3" end="0" resetval="0x0" description="Bit i of this field is set to 1 at the end of link training if Lane i is part of the       PCIe link. The value of this field is valid only when the link is in L0 or L0s states." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_receive_fts_count_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_receive_fts_count_reg" offset="0x204" width="32" description="">
		<bitfield id="RFC16S" width="8" begin="23" end="16" resetval="0x0" description="FTS count received from the other side during link training for use at the 16 GT/s       link speed. The Controller transmits this many FTS sequences while exiting the L0S state, when       operating at the 16 GT/s speed." range="23 - 16" rwaccess="R"/> 
		<bitfield id="RFC8S" width="8" begin="15" end="8" resetval="0x0" description="FTS count received from the other side during link training for use at the 8 GT/s       link speed. The Controller transmits this many FTS sequences while exiting the L0S state, when       operating at the 8 GT/s speed." range="15 - 8" rwaccess="R"/> 
		<bitfield id="RFC5S" width="8" begin="7" end="0" resetval="0x0" description="FTS count received from the other side during link training for use at the 5 GT/s       link speed. The Controller transmits this many FTS sequences while exiting the L0S state, when       operating at the 5 GT/s speed." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_mux_control_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_mux_control_reg" offset="0x208" width="32" description="">
		<bitfield id="EFSRTCA" width="1" begin="31" end="31" resetval="0x1" description="Setting this bit to 0 causes all the enabled Functions to report an error when a       Type-1 configuration access is received by the Controller, targeted at any Function. Setting it to 1       limits the error reporting to the type-0 Function whose number matches with the Function       number specified in the request. If the Function number in the request refers to an       unimplemented or disabled Function, all enabled Functions report the error regardless of the       setting of this bit." range="31" rwaccess="R/W"/> 
		<bitfield id="DOC" width="1" begin="30" end="30" resetval="0x0" description="Setting this bit to 1 disables the ordering check in the Controller between Completions and       Posted requests received from the link." range="30" rwaccess="R/W"/> 
		<bitfield id="DFCUT" width="1" begin="29" end="29" resetval="0x0" description="When this bit is 0, the Controller will time out and re-train the link when no Flow Control       Update DLLPs are received from the link within an interval of 128 us. Setting this bit to 1       disables this timeout.  When the advertised receive credit of the link partner is infinity for       the header and payload of all credit types, this timeout is always suppressed. The setting of       this bit has no effect in this case.  This bit should not be set during normal operation, but       is useful for testing." range="29" rwaccess="R/W"/> 
		<bitfield id="DEI" width="1" begin="28" end="28" resetval="0x0" description="Setting this bit to 1 disables the inferring of electrical idle in the L0 state.       Electrical idle is inferred when no flow control updates and no SKP sequences are received       within an interval of 128 us.  This bit should not be set during normal operation, but is       useful for testing." range="28" rwaccess="R/W"/> 
		<bitfield id="DGLUS" width="1" begin="27" end="27" resetval="0x0" description="Setting this bit to 1 disables the update of the LFSRs in the Gen3 descramblers of the       Controller, from the values received in SKP sequences.  This bit should not be set during normal       operation, but is useful for testing." range="27" rwaccess="R/W"/> 
		<bitfield id="IEDPPE" width="1" begin="26" end="26" resetval="0x0" description="When set to 1, this bit inverts the parity bits generated by the Controller for end-to-end       data protection. This will result in the inversion of parity bits for data payloads delivered       through the HAL Target Interface request descriptor.  This bit is to be used for diagnostics only, and should not be set       during normal operation." range="26" rwaccess="R/W"/> 
		<bitfield id="ESPC" width="1" begin="25" end="25" resetval="0x0" description="When this bit is set to 1, the Controller will capture the Slot Power Limit Value and Slot       Power Limit Scale parameters from a Set_Slot_Power_Limit message received in the Device       Capabilities Register. When this bit is 0, the capture is disabled.  This bit is valid only       when the Controller is configured as an EndPoint. It has no effect when the Controller is a Root       Complex." range="25" rwaccess="R/W"/> 
		<bitfield id="EFLT" width="1" begin="24" end="24" resetval="0x0" description="This bit is provided to shorten the link training time to facilitate fast simulation       of the design, especially at the gate level. Enabling this bit has the following effects:        1. The 1 ms, 2 ms, 12 ms, 24 ms, 32 ms and 48 ms timeout intervals in the LTSSM are shortened       by a factor of 500.       2. In the Polling.Active state of the LTSSM, only 16 training sequences are required to be       transmitted [Instead of 1024] to make the transition to the Configuration state.       This bit should not be set during normal operation of the Controller. " range="24" rwaccess="R/W"/> 
		<bitfield id="DLUC" width="1" begin="23" end="23" resetval="0x0" description="The user may set this bit to turn off the link upconfigure capability of the Controller.       Setting this bit prevents the Controller from advertising the link upconfigure capability in       training sequences transmitted in the Configuration.Complete state.       In addition, setting this bit causes the Controller to put the unused lanes into Turn Off mode.       When disable_link_upconfigure_capability==1:       Controller drives PIPE_TX_ELEC_IDLE==1 AND PIPE_TX_COMPLIANCE==1 for the Unused upper lanes.       The Unused upper lanes are put into Turn Off mode by the PHY as per PIPE specification.        When disable_link_upconfigure_capability==0:       Controller drives PIPE_TX_ELEC_IDLE==1 AND PIPE_TX_COMPLIANCE==0 for the Unused upper lanes.       The Unused upper lanes are put into Electrical Idle by the PHY.       " range="23" rwaccess="R/W"/> 
		<bitfield id="DLRFE" width="1" begin="22" end="22" resetval="0x0" description="When this bit is 1, the Controller will not transition its LTSSM into the Recovery state       when it detects a Framing Error at 8 GT/s or 16 GT/s  speed [as defined in Section 4.2.2.3.3 of the PCIe       Base Specification 3.0. This bit must normally be set to 0 so that a Framing Error will cause       the LTSSM to enter Recovery.  The setting of this bit has no effect on the operation of the       Controller at 2.5 and 5 GT/s speeds." range="22" rwaccess="R/W"/> 
		<bitfield id="DSHEC" width="1" begin="21" end="21" resetval="0x0" description="When this bit is 0, the Controller will signal a framing error if it detects a sync header       error in the received blocks at 8 GT/s or 16 GT/s  speed [A 00 or 11 binary setting of the sync header on       the received blocks in any lane constitutes a framing error]. Setting this bit to 1 suppresses       this error check. This bit should normally be set to 0, as the sync header check is mandatory       in the PCIe 3.0 Specifications." range="21" rwaccess="R/W"/> 
		<bitfield id="DCIVMC" width="1" begin="20" end="20" resetval="0x0" description="When this bit is 1, the Controller will not check for invalid message codes. This bit       should normally set to 0, as the invalid message code checking is mandatory in the PCIe 3.0       specifications." range="20" rwaccess="R/W"/> 
		<bitfield id="DIOAEFC" width="1" begin="19" end="19" resetval="0x0" description="When this bit is 1, the Controller will not check for illegal OS after EDS as part of Gen3 Framing Error Checks.        This bit should normally set to 0, as this is a mandatory Gen3 Framing Error check in the PCIe 3.0 specifications." range="19" rwaccess="R/W"/> 
		<bitfield id="DOASFC" width="1" begin="18" end="18" resetval="0x0" description="When this bit is 1, the Controller will not check for OS after SKIP OS as part of Gen3 Framing Error Checks.        This bit should normally set to 0, as this is a mandatory Gen3 Framing Error check in the PCIe 3.0 specifications." range="18" rwaccess="R/W"/> 
		<bitfield id="HPRSUPP" width="1" begin="17" end="17" resetval="0x0" description="When this bit is 1, data path parity check is disabled on the TX side of the Controller." range="17" rwaccess="R/W"/> 
		<bitfield id="AWRPRI" width="1" begin="16" end="16" resetval="0x0" description="When this bit is 1, the AXI bridge places a write request on the HAL Master interface        in preference over a read request if both AXI write and AXI read requests are available to be        asserted on the same clock cycle." range="16" rwaccess="R/W"/> 
		<bitfield id="FDS" width="1" begin="15" end="15" resetval="0x0" description="Disable Scrambling/Descrambling in Gen1/Gen2." range="15" rwaccess="R/W"/> 
		<bitfield id="DSSPLM" width="1" begin="14" end="14" resetval="0x0" description="Disable sending Set Slot Power Limit Message if the Slot Capabilitied register is configured" range="14" rwaccess="R/W"/> 
		<bitfield id="R1313" width="1" begin="13" end="13" resetval="0x0" description="N/A" range="13" rwaccess="R"/> 
		<bitfield id="R1212" width="1" begin="12" end="12" resetval="0x0" description="N/A" range="12" rwaccess="R"/> 
		<bitfield id="R1111" width="1" begin="11" end="11" resetval="0x0" description="When this bit is 1, Disable Client TX MUX Completion and PNP request arbitartion,roundrobin priority logic added to prevent PNP requests from starving when completions are present" range="11" rwaccess="R/W"/> 
		<bitfield id="MSIVCMS" width="1" begin="9" end="9" resetval="0x0" description="Sets the mode of generating MSI_VECTOR_COUNT output for all functions.       0 - MSI_VECTOR_COUNT always outputs the configured value of MSI Multiple Message Enable[2:0] register.       1 - MSI_VECTOR_COUNT outputs the lesser of the MSI Multiple Message Enable[2:0] and MSI Multiple Message Capable[2:0]           This mode can be used to handle any programming error form the Host software." range="9" rwaccess="R/W"/> 
		<bitfield id="DIDBOC" width="1" begin="8" end="8" resetval="0x0" description="Setting this bit to 1 disables the ID Based Ordering check in the Controller between Completions and       Posted requests received from the link." range="8" rwaccess="R/W"/> 
		<bitfield id="R77" width="1" begin="7" end="7" resetval="0x0" description="This bit should be set to 0 for backward compatibility." range="7" rwaccess="R/W"/> 
		<bitfield id="R6" width="2" begin="6" end="5" resetval="0x0" description="N/A" range="6 - 5" rwaccess="R"/> 
		<bitfield id="MS" width="5" begin="4" end="0" resetval="0x0" description="Bits 4:3 select the module and bits 2:0 select the group of signals within the module       that are driven on the debug bus. The assignments of signals on the debug outputs of the Controller       are given in Appendix B." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_local_error_status_register" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_local_error_status_register" offset="0x20C" width="32" description="">
		<bitfield id="REORDER_ER_UN" width="1" begin="31" end="31" resetval="0x0" description="This indicates an uncorrectbale axi slave reorder ram parity/ecc error " range="31" rwaccess="R/W1TC"/> 
		<bitfield id="AXISLAVE_WFIFO_ER_UN" width="1" begin="30" end="30" resetval="0x0" description="This indicates an uncorrectbale axi slave write fifo ram parity/ecc error " range="30" rwaccess="R/W1TC"/> 
		<bitfield id="AXIMASTER_RFIFO_ER_UN" width="1" begin="29" end="29" resetval="0x0" description="This indicates an uncorrectbale axi master write fifo ram parity/ecc error " range="29" rwaccess="R/W1TC"/> 
		<bitfield id="AXIMASTER_DIB_ER_UN" width="1" begin="28" end="28" resetval="0x0" description="This indicates an uncorrectbale axi slave write fifo ram parity/ecc error " range="28" rwaccess="R/W1TC"/> 
		<bitfield id="MSIXMSKST" width="1" begin="25" end="25" resetval="0x0" description="                              This interrupt status bit is used when MSIX Function Mask Enhanced Interrupt Enable bit is set to 0 by the User.                              This status bit indicates that the MSIX Function Mask bit of any function, PF or VF, was programmed or configured by Local Firmware Or Host SW." range="25" rwaccess="R/W1TC"/> 
		<bitfield id="HAWCD" width="1" begin="21" end="21" resetval="0x0" description="This interrupt status bit indicates that the Host toggled the Hardware Autonomous Width Change bit in the Link Control Register through a Config Write.       Upon this interrupt, the Client firmware must read the Link Control Register to check the value set by Host in the Hardware Autonomous Width Change bit.       The Host Software may disable autonomous width change by setting Hardware Autonomous Width Disable bit in the Link Control register.       If disabled by the Host and if the Endpoint firmware had initiated an autonomous width downsizing prior to this interrupt, then the local Client firmware is responsible        to upconfigure the Link to go to its full functional width by initiating the link_upconfigure_retrain_link within 1 ms of this interrupt." range="21" rwaccess="R/W1TC"/> 
		<bitfield id="MMVC" width="1" begin="19" end="19" resetval="0x0" description="This status bit is set whenever the MSI mask register value in the MSI capability               register changes value in ANY of the functions in the controller" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="UTC" width="1" begin="18" end="18" resetval="0x0" description="Unmapped TC error.                             " range="18" rwaccess="R/W1TC"/> 
		<bitfield id="EEPE" width="1" begin="17" end="17" resetval="0x0" description="The Controller detected an End to End Parity Error" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="CT" width="1" begin="11" end="11" resetval="0x0" description="A request timed out waiting for completion." range="11" rwaccess="R/W1TC"/> 
		<bitfield id="FCE" width="1" begin="10" end="10" resetval="0x0" description="An error was observed in the flow control advertisements from the other side." range="10" rwaccess="R/W1TC"/> 
		<bitfield id="UCR" width="1" begin="9" end="9" resetval="0x0" description="Unexpected Completion received from the link." range="9" rwaccess="R/W1TC"/> 
		<bitfield id="MTR" width="1" begin="8" end="8" resetval="0x0" description="Malformed TLP received from the link." range="8" rwaccess="R/W1TC"/> 
		<bitfield id="PE" width="1" begin="7" end="7" resetval="0x0" description="Phy error detected on receive side.       This bit is set when an error is detected in the receive side of the Physical Layer of       the Controller [e.g. a bit error or coding violation].        This bit is set upon any of the following errors:       [1] PHY reported 8B10B error, Disparity Error, Elastic Buffer Overflow Error, Underflow Error             [2] GEN3 TLP, DLLP Framing Errors       [3] OS Block Received Without EDS       [4] Data Block Received After EDS       [5] Illegal OS Block After EDS       [6] OS Block Received After SKIP OS       [7] OS Block Received After SDS       [8] Sync Header Error       [9] Loss of Gen3 Block Alignment             This error is not Function-specific.." range="7" rwaccess="R/W1TC"/> 
		<bitfield id="RTR" width="1" begin="6" end="6" resetval="0x0" description="Replay timer rolled over after 4 transmissions of the same TLP." range="6" rwaccess="R/W1TC"/> 
		<bitfield id="RT" width="1" begin="5" end="5" resetval="0x0" description="Replay timer timed out" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="CRFO" width="1" begin="4" end="4" resetval="0x0" description="Overflow occurred in the Completion Receive FIFO." range="4" rwaccess="R/W1TC"/> 
		<bitfield id="PRFO" width="1" begin="3" end="3" resetval="0x0" description="Overflow occurred in the PNP Receive FIFO." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="RRPE" width="1" begin="2" end="2" resetval="0x0" description="Parity error detected while reading from Replay Buffer RAM." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="CRFPE" width="1" begin="1" end="1" resetval="0x0" description="Parity error detected while reading from the Completion Receive FIFO RAM." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PRFPE" width="1" begin="0" end="0" resetval="0x0" description="Parity error detected while reading from the PNP Receive FIFO RAM." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_local_intrpt_mask_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_local_intrpt_mask_reg" offset="0x210" width="32" description="">
		<bitfield id="REORDER_ER_UN" width="1" begin="31" end="31" resetval="0x0" description="mask for uncorrectbale axi slave reorder ram parity/ecc error" range="31" rwaccess="R/W"/> 
		<bitfield id="AXISLAVE_WFIFO_ER_UN" width="1" begin="30" end="30" resetval="0x0" description="mask for uncorrectbale axi slave write fifo ram parity/ecc error " range="30" rwaccess="R/W"/> 
		<bitfield id="AXIMASTER_RFIFO_ER_UN" width="1" begin="29" end="29" resetval="0x0" description="mask for uncorrectbale axi master write fifo ram parity/ecc error " range="29" rwaccess="R/W"/> 
		<bitfield id="AXIMASTER_DIB_ER_UN" width="1" begin="28" end="28" resetval="0x0" description="mask for uncorrectbale axi slave write fifo ram parity/ecc error " range="28" rwaccess="R/W"/> 
		<bitfield id="MSIXMSK" width="1" begin="25" end="25" resetval="0x1" description="This bit is used to mask interrupt that indicates that the MSIX Function Mask bit of any function, PF or VF, was programmed or configured by Local Firmware Or Host SW." range="25" rwaccess="R/W"/> 
		<bitfield id="HAWCD" width="1" begin="21" end="21" resetval="0x1" description="This bit is used to mask interrupt that indicates that the Host toggled the Hardware Autonomous Width Change in the Endpoint Link Control Register through a Config Write." range="21" rwaccess="R/W"/> 
		<bitfield id="MMVC" width="1" begin="19" end="19" resetval="0x1" description="MSI mask register value in the MSI capability register changes value in               ANY of the functions in the controller" range="19" rwaccess="R/W"/> 
		<bitfield id="UTC" width="1" begin="18" end="18" resetval="0x1" description="Unmapped TC error" range="18" rwaccess="R/W"/> 
		<bitfield id="EEPE" width="1" begin="17" end="17" resetval="0x1" description="The Controller detected an End to End Parity Error" range="17" rwaccess="R/W"/> 
		<bitfield id="CT" width="1" begin="11" end="11" resetval="0x1" description="A request timed out waiting for completion." range="11" rwaccess="R/W"/> 
		<bitfield id="FCE" width="1" begin="10" end="10" resetval="0x1" description="An error was observed in the flow control advertisements from the other side." range="10" rwaccess="R/W"/> 
		<bitfield id="UCR" width="1" begin="9" end="9" resetval="0x1" description="Unexpected Completion received from the link." range="9" rwaccess="R/W"/> 
		<bitfield id="MTR" width="1" begin="8" end="8" resetval="0x1" description="Malformed TLP received from the link." range="8" rwaccess="R/W"/> 
		<bitfield id="PE" width="1" begin="7" end="7" resetval="0x1" description="Phy error detected on receive side." range="7" rwaccess="R/W"/> 
		<bitfield id="RTR" width="1" begin="6" end="6" resetval="0x1" description="Replay timer rolled over after 4 transmissions of the same TLP." range="6" rwaccess="R/W"/> 
		<bitfield id="RT" width="1" begin="5" end="5" resetval="0x1" description="Replay timer timed out" range="5" rwaccess="R/W"/> 
		<bitfield id="CRFO" width="1" begin="4" end="4" resetval="0x1" description="Overflow occurred in the Completion Receive FIFO." range="4" rwaccess="R/W"/> 
		<bitfield id="PRFO" width="1" begin="3" end="3" resetval="0x1" description="Overflow occurred in the PNP Receive FIFO." range="3" rwaccess="R/W"/> 
		<bitfield id="RRPE" width="1" begin="2" end="2" resetval="0x1" description="Parity error detected while reading from Replay Buffer RAM." range="2" rwaccess="R/W"/> 
		<bitfield id="CRFPE" width="1" begin="1" end="1" resetval="0x1" description="Parity error detected while reading from the Completion Receive FIFO RAM." range="1" rwaccess="R/W"/> 
		<bitfield id="PRFPE" width="1" begin="0" end="0" resetval="0x1" description="Parity error detected while reading from the PNP Receive FIFO RAM." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_lcrc_err_count_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_lcrc_err_count_reg" offset="0x214" width="32" description="">
		<bitfield id="LEC" width="16" begin="15" end="0" resetval="0x0" description="Number of TLPs received with LCRC errors." range="15 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ecc_corr_err_count_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ecc_corr_err_count_reg" offset="0x218" width="32" description="">
		<bitfield id="RRCER" width="8" begin="23" end="16" resetval="0x0" description="Number of correctable errors detected while reading from the Replay Buffer RAM. This       is an 8-bit saturating counter that can be cleared by writing all 1's into it." range="23 - 16" rwaccess="R/W1TC"/> 
		<bitfield id="SFRCER" width="8" begin="15" end="8" resetval="0x0" description="Number of correctable errors detected while reading from the SC FIFO RAM. This is an       8-bit saturating counter that can be cleared by writing all 1's into it." range="15 - 8" rwaccess="R/W1TC"/> 
		<bitfield id="PFRCER" width="8" begin="7" end="0" resetval="0x0" description="Number of correctable errors detected while reading from the PNP FIFO RAM. This is an       8-bit saturating counter that can be cleared by writing all 1's into it." range="7 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ltr_snoop_lat_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ltr_snoop_lat_reg" offset="0x21C" width="32" description="">
		<bitfield id="SL" width="1" begin="31" end="31" resetval="0x0" description="The client software must set this bit to 1 to set the Snoop Latency Requirement bit in the LTR       message to be sent." range="31" rwaccess="R/W"/> 
		<bitfield id="SLS" width="3" begin="28" end="26" resetval="0x0" description="The client software must program this field with the value to be sent in the Snoop       Latency Scale field of the LTR message." range="28 - 26" rwaccess="R/W"/> 
		<bitfield id="SLV" width="10" begin="25" end="16" resetval="0x0" description="The client software must program this field with the value to be sent in the Snoop       Latency Value field of the LTR message." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="NSLR" width="1" begin="15" end="15" resetval="0x0" description="The client software must set this bit to 1 to set the No-Snoop Latency Requirement bit       in the LTR message to be sent." range="15" rwaccess="R/W"/> 
		<bitfield id="R12" width="2" begin="14" end="13" resetval="0x0" description="N/A" range="14 - 13" rwaccess="R"/> 
		<bitfield id="NSLS" width="3" begin="12" end="10" resetval="0x0" description="The client software must program this field with the value to be sent in the No-Snoop       Latency Scale field of the LTR message." range="12 - 10" rwaccess="R/W"/> 
		<bitfield id="NSLV" width="10" begin="9" end="0" resetval="0x0" description="The client software must program this field with the value to be sent in the No-Snoop       Latency Value field of the LTR message." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ltr_msg_gen_ctl_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ltr_msg_gen_ctl_reg" offset="0x220" width="32" description="">
		<bitfield id="TMFPSC" width="1" begin="12" end="12" resetval="0x1" description="When this bit is set to 1, the Controller will automatically transmit an LTR message when       all the Functions in the Controller have transitioned to a non-D0 power state, provided that the       following conditions are both true: 1. The Controller sent at least one LTR message since the Data       Link layer last transitioned from down to up state.  2. The most recent LTR message       transmitted by the Controller had as least one of the Requirement bits set.  The Controller will set the       Requirement bits in this LTR message to 0.  When this bit 12 is 0, the Controller will not, by       itself, send any LTR messages in response to Function Power State changes. Client logic may       monitor the FUNCTION_POWER_STATE outputs of the Controller and transmit LTR messages through the       master interface, in response to changes in their states." range="12" rwaccess="R/W"/> 
		<bitfield id="TMLMET" width="1" begin="11" end="11" resetval="0x1" description="When this bit is set to 1, the Controller will automatically transmit an LTR message       whenever the LTR Mechanism Enable bit in the Device Control 2 Register changes from 0 to 1,       with the parameters specified in the LTR Snoop/No-Snoop Latency Register.  When this bit is 1,       the Controller will also transmit an LTR message whenever the LTR Mechanism Enable bit is cleared,       if the following conditions are both true:        1. The Controller sent at least one LTR message since the LTR Mechanism Enable bit was last set.       2. The most recent LTR message transmitted by the Controller had as least one of the Requirement       bits set.       The Controller will set the Requirement bits in this LTR message to 0.       When this bit 11 is 0, the Controller will not, by itself, send any LTR messages in response to       state changes of the LTR Mechanism Enable bit. Client logic may monitor the state of the       LTR_MECHANISM_ ENABLE output of the Controller and transmit LTR messages through the master       interface, in response to its state changes." range="11" rwaccess="R/W"/> 
		<bitfield id="SLM" width="1" begin="10" end="10" resetval="0x0" description="Setting this bit causes the Controller to transmit an LTR message with the parameters       specified in the LTR Snoop/No-Snoop Latency Register [Section 8.4.2.9]. This bit is cleared by       the Controller on transmitting the LTR message, and stays set until then. Client software must read       this register and verify that this bit is 0 before setting it again to send a new message.       This field becomes writable when LTR mechanism is enabled in device control-2 register." range="10" rwaccess="R"/> 
		<bitfield id="MLI" width="10" begin="9" end="0" resetval="0x250" description="This field specifies the minimum spacing between LTR messages transmitted by the Controller       in units of microseconds. The PCI Express Specifications recommend sending no more than two       LTR messages within a 500 microsecond interval. The Controller will wait for the minimum delay       specified by this field after sending an LTR message, before transmitting a new LTR message.       NOTE: The LINK can be in low power states[L0s and L1] when send LTR Message is trigered.       So, the user has to consider the exit latencies while programming this field.       It is recommended to program this field with about 2 us higher than the required interval to       account for the L0s/L1 exit latencies.       " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pme_service_timeout_delay_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pme_service_timeout_delay_reg" offset="0x224" width="32" description="">
		<bitfield id="DPMOPS" width="1" begin="20" end="20" resetval="0x0" description="When this bit is set, Controller will not automatically send a PME message, when PM Status       bit in PMCSR register is set" range="20" rwaccess="R/W"/> 
		<bitfield id="PSTD" width="20" begin="19" end="0" resetval="0x100000" description="Specifies the timeout delay for retransmission of PM_PME messages. The value is in       units of microseconds. The actual time elapsed has a +1 microseconds tolerance from the value programmed." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_root_port_requestor_id_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_root_port_requestor_id_reg" offset="0x228" width="32" description="">
		<bitfield id="RPRI" width="16" begin="15" end="0" resetval="0x0" description="RID [bus, device and function numbers] for all TLPs internally generated by Root Port" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ep_bus_device_number_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ep_bus_device_number_reg" offset="0x22C" width="32" description="">
		<bitfield id="EPBN" width="8" begin="15" end="8" resetval="0x0" description="Bus Number captured by Function 0 in End Point mode" range="15 - 8" rwaccess="R"/> 
		<bitfield id="EPDN" width="5" begin="4" end="0" resetval="0x0" description="Device Number captured by Function 0 in End Point mode" range="4 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_mux_control_2_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_mux_control_2_reg" offset="0x234" width="32" description="">
		<bitfield id="HRLT" width="1" begin="31" end="31" resetval="0x0" description="If set this bit makes the HOT_RESET_OUT signal behave as a level signal rather than a       pulse. When set , the HOT_RESET_OUT will be asserted as long as the controller is in the HOT       Reset state." range="31" rwaccess="R/W"/> 
		<bitfield id="DRXRMFR" width="1" begin="29" end="29" resetval="0x0" description="By default, when an Uncorrectable error is detected on a receive FIFO RAM,                then no packets are read out of the RAM subsequent to the error and the RAMs               are frozen.               0 : Receive FIFO RAMs are frozen after an uncorrectable error.               1 : Receive FIFO RAMs continue to read subsequent packets after an uncorrectable error.              " range="29" rwaccess="R/W"/> 
		<bitfield id="DFLRTRB" width="1" begin="28" end="28" resetval="0x1" description="1 : NP Termination due to FLR/Completion Timeout is delayed till the RX Completion FIFO is Empty.                0 : NP Termination due to FLR is done immediately on receiving FLR/Completion Timeout.                             " range="28" rwaccess="R/W"/> 
		<bitfield id="DTAE2EP" width="1" begin="27" end="27" resetval="0x0" description="By default, when End to End Parity error is detected on inbound/outbound data streams,               then all the transmitted outbound packets will be Nullified by the Controller.               This bit can be used to turn off nullifying Tx packets on End to End Parity Error.              " range="27" rwaccess="R/W"/> 
		<bitfield id="MSIXMSKEN" width="1" begin="25" end="25" resetval="0x0" description="By default, the Controller provides a single status bit when any function's MSIX Function Mask               is programmed or configured by Local firmware or Host SW.               Controller also implements an enhanced MSIX Function Mask Interrupt mechanism, which provides               per-function set/clear status when a function's MSIX Function Mask is updated by SW.                This Local Management programmable bit allows user to choose between the Default and               Enhanced MSIX Function Mask Change Interrupt mechanisms.              " range="25" rwaccess="R/W"/> 
		<bitfield id="MSIMSKEN" width="1" begin="24" end="24" resetval="0x0" description="By default, the Controller provides a single status bit when any function's MSI Mask               is programmed or configured by Local firmware or Host SW.               Controller also implements an enhanced MSI Mask Interrupt mechanism, which provides               per-function set/clear status when a function's MSI Mask is updated by SW.                This Local Management programmable bit allows user to choose between the Default and               Enhanced MSI Mask Change Interrupt mechanisms.              " range="24" rwaccess="R/W"/> 
		<bitfield id="VARCCLKEN" width="1" begin="23" end="23" resetval="0x0" description="If this bit is set the CORE_CLK input can be driven with Variable Clock depending on       the Link Speed,similar to the PIPE_PCLK. " range="23" rwaccess="R/W"/> 
		<bitfield id="MAXNPREQ" width="10" begin="22" end="13" resetval="0x32" description="The Controller supports 32 outstanding NP requests that can be initiated by the User.               However, the number of split completion TLPs that can be stored in the Controller is limited to 128.               The Completion FIFO will overflow if more than 128 split completion packets are pending.               If the User interface can accept inbound Posted and Completion packets at the same rate as received from PCIe link,                then the split completion FIFO will never reach the FULL condition. However, if the User cannot guarantee this,                then this register needs to be programmed as described in the Programming Guide section of the Controller User guide.               The Controller will limit the maximum number of outstanding NP requests to the value programmed in this register.               Example:               8    : Controller will limit maximum number of outstanding NP requests to 8.               0-7  : Reserved               Default Value is 32              " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="CMPTOADV" width="1" begin="11" end="11" resetval="0x1" description="As per PCIe specification on Error Signaling, the Requester detecting a Completion               Timeout is allowed to handle this as an Advisory Non Fatal Error.               1: Completion Timeout is handled as Advisory Non-Fatal Error.               0: Completion Timeout is handled as normally as a Non-Fatal Error." range="11" rwaccess="R/W"/> 
		<bitfield id="PSNADV" width="1" begin="10" end="10" resetval="0x0" description="As per PCIe specification 2.7.2.2, the following Poisoned TLP requests must be handled as Uncorrectable and not as Advisory:               I/O Write Request, Memory Write Request, or non-vendor-defined Message with data that target a Control structure.               Since it is not possible for the Controller to determine if the target is a Control or               a non-Control strusture, the Controller implements this bit for the user to determine               the required handling.               1: Poisoned TLP of type IOWr, MemWr, MsgD will be handled as Advisory Non-Fatal Error.               0: Poisoned TLP of type IOWr, MemWr, MsgD will be handled as Uncorrectable Error.               Note: Poisoned CplD will always be reported as Advisory Non-Fatal and is not controlled by this register setting." range="10" rwaccess="R/W"/> 
		<bitfield id="MSIPIMS" width="1" begin="9" end="9" resetval="0x0" description="If the Client wishes to use the MSI_PENDING_STATUS_IN Signal to Update the MSI pending       Bits register, this bit needs to be set to 1. Otherwise the Pending Bits register       is updated via the APB Interface" range="9" rwaccess="R/W"/> 
		<bitfield id="ENG4REV05" width="1" begin="8" end="8" resetval="0x0" description="When operating in  Gen4 16GT/s , This Enables Gen4 Spec Revision 0.5 EIEOS and SKP features.               When disabled, the Gen4 1.0 features are enabled, by default this bit is ZERO.               1: Enable Gen4 0.5 Features                0: Disable Gen4 0.5 Features [This enabled the Gen4 1.0 Features] .              " range="8" rwaccess="R/W"/> 
		<bitfield id="BLKALNWIN" width="2" begin="7" end="6" resetval="0x1" description="When in the data stream at Gen3 or higher speeds, the pipe_rx_valid is asserted by the PHY.               If the block alignment is lost, then the PHY may deassert pipe_rx_valid.               Controller reports loss of block alignment if pipe_rx_valid or pipe_rx_data_valid=0               for a period consecutive clock cycles as programmed in this field.               00: 8 CORE_CLK cycles               01: 16 CORE_CLK cycles               10: 64 CORE_CLK cycles               11: 256 CORE_CLK cycles              " range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="BLKALNCHK" width="1" begin="5" end="5" resetval="0x0" description="When in the data stream at Gen3 or higher speeds, the pipe_rx_valid is asserted by the PHY.               If the block alignment is lost, then the PHY may deassert pipe_rx_valid.               Block Alignment may be lost if the received sync header is invalid.               Controller supports detecting loss of block alignment while in a data stream in Gen3.               0: Enable check for loss of Gen3 Block Alignment during data stream.               1: Disable check for loss of Gen3 Block Alignment.              " range="5" rwaccess="R/W"/> 
		<bitfield id="ARICAPMOD" width="1" begin="4" end="4" resetval="0x1" description="As per SR IOC specification, ARI Capable Hierarchy bit is only present in the lowest numbered PF of a Device.               The Controller has two modes to determine the lowest numbered PF.               0: the first PF which is enabled [PF0] is taken as the lowest numbered PF.               1: the first PF which has a non-zero TOTAL_VF_COUNT field is taken as the lowest numbered PF.[Default Mode]              " range="4" rwaccess="R/W"/> 
		<bitfield id="ENLNCHK" width="1" begin="3" end="3" resetval="0x0" description="As per PCIe specification, LTSSM should transition to Disabled after any Lanes that are transmitting TS1 Ordered Sets receive two               consecutive TS1 Ordered Sets with the Disable Link bit asserted.               Similarly, LTSSM should transition to Loopback after all Lanes that are transmitting TS1 Ordered Sets, that are also               receiving TS1 Ordered Sets, receive the Loopback bit asserted in two consecutive TS1 Ordered Sets.               Controller ignores the Link and Lane Number in the Received TS1s with Loopback/Disable bit set.               Setting this bit to 1 turns on the check for link number [assigned by RC in Recovery.Idle] and lane number [PAD in Config.LW.Start or as assigned by RC in Recovery.Idle].               This bit is recommended to be kept at the default value of 0." range="3" rwaccess="R/W"/> 
		<bitfield id="DISSDSCHK" width="1" begin="2" end="2" resetval="0x0" description="As per PCIe specification, When using 128b/130b encoding, next state is L0 if eight consecutive Symbol Times of Idle               data are received on all configured Lanes.               The Controller checks to ensure that the Idle symbols of data are received in Data Blocks after SDS OS.               This check is enabled by default. Setting this bit to 1 turns off this check.               This bit is recommended to be kept at the default value of 0." range="2" rwaccess="R/W"/> 
		<bitfield id="EXTSNP" width="1" begin="1" end="1" resetval="0x0" description="This bit can be set if an extra clock cycle is required by the Client Application logic                to respond with the Read Data on Configuration Snoop Interface. Please refer to the               user guide section on Configuration Snoop Interface for timing diagrams." range="1" rwaccess="R/W"/> 
		<bitfield id="DLFFS" width="1" begin="0" end="0" resetval="0x0" description="As per PIPE 4.2 specification, the LOCALLF, LOCALFS outputs from PHY can be sampled uponf PHYSTATUS pulse after Reset# OR                upon the first PHYSTATUS pulse after speed change to GEN3.               This bit can be set to 1 to disable sampling after speed change to GEN3 or higher" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_phy_status_1_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_phy_status_1_reg" offset="0x238" width="32" description="">
		<bitfield id="LOSBLKALN" width="1" begin="8" end="8" resetval="0x0" description="This bit is set if the PHY Loses Block Alignment during data stream.               This is detected based upon an unexpected PIPE_RX_VALID input deassertion during data stream.               Write a 1 to clear this error." range="8" rwaccess="R/W1TC"/> 
		<bitfield id="INVSYNHR" width="1" begin="7" end="7" resetval="0x0" description="This bit is set if an invalid Sync Header is detected.               00 and 11 are Invalid Sync Headers.               Write a 1 to clear this error.               ." range="7" rwaccess="R/W1TC"/> 
		<bitfield id="OSAFSDS" width="1" begin="6" end="6" resetval="0x0" description="This bit is set if an SDS is received after an SDS. This is a framing error.               Write a 1 to clear this error." range="6" rwaccess="R/W1TC"/> 
		<bitfield id="G3FRERR" width="1" begin="5" end="5" resetval="0x0" description="This bit is set if a framing error is detected while receiving a TLP in Gen3.               Example, if an invalid token is received in a data stream, this error is flagged.               Write a 1 to clear this error." range="5" rwaccess="R/W1TC"/> 
		<bitfield id="OSWOEDS" width="1" begin="4" end="4" resetval="0x0" description="This bit is set if an Ordered Set Block is received without an EDS. This is a framing error.               Write a 1 to clear this error." range="4" rwaccess="R/W1TC"/> 
		<bitfield id="DATEDS" width="1" begin="3" end="3" resetval="0x0" description="This bit is set if a Data Block is received after an EDS.               Write a 1 to clear this error." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ILOSEDS" width="1" begin="2" end="2" resetval="0x0" description="The Valid OS blocks after an EDS are EIOS, EIEOS and SKP.               If any other OS blocks are received after EDS, then it is a framing error and this bit is asserted." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="OSASKP" width="1" begin="1" end="1" resetval="0x0" description="This bit indicates that an Ordered Set BLock was received immediately after a SKIP OS.               This is a framing error. Write a 1 to clear this field." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="TLPPHYER" width="1" begin="0" end="0" resetval="0x0" description="This bit indicates that a PHY Error was detected on the PIPE_RX_STATUS within a TLP.               Write a 1 to clear this field." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_mux_control_3_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_debug_mux_control_3_reg" offset="0x23C" width="32" description="">
		<bitfield id="DRC" width="1" begin="4" end="4" resetval="0x0" description="USed to disable and enable the RCB checker and by default it is enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="DSDES" width="1" begin="3" end="3" resetval="0x0" description="Used to disable and enable Surprise Down Error status logging and by default it is enabled" range="3" rwaccess="R/W"/> 
		<bitfield id="DLTE" width="1" begin="2" end="2" resetval="0x0" description="Used to disable and enable link training error logging and by default it is enabled " range="2" rwaccess="R/W"/> 
		<bitfield id="DGDPC" width="1" begin="1" end="1" resetval="0x0" description=" To disable GEN4 data parity check from LM register" range="1" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_rc_BAR_config_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_rc_BAR_config_reg" offset="0x300" width="32" description="">
		<bitfield id="RCBCE" width="1" begin="31" end="31" resetval="0x0" description="This bit must be set to 1 to enable BAR checking in the RC mode. When this bit is set       to 0, the Controller will forward all incoming memory requests to the client logic without checking       their address ranges." range="31" rwaccess="R/W"/> 
		<bitfield id="RCBARPIS" width="1" begin="20" end="20" resetval="0x0" description="Width of IO Base and Limit registers in type1 config space. 0=32 bits, 1=64bits" range="20" rwaccess="R/W"/> 
		<bitfield id="RCBARPIE" width="1" begin="19" end="19" resetval="0x0" description="Enable for IO Base and Limit registers in type1 config space" range="19" rwaccess="R/W"/> 
		<bitfield id="RCBARPMS" width="1" begin="18" end="18" resetval="0x0" description="Width of Prefetchable Memory Base and Limit registers in type1 config space. 0=32 bits, 1=64bits" range="18" rwaccess="R/W"/> 
		<bitfield id="RCBARPME" width="1" begin="17" end="17" resetval="0x0" description="Enable for Prefetchable memory base and limit registers in type1 config space" range="17" rwaccess="R/W"/> 
		<bitfield id="RCBAR1C" width="3" begin="16" end="14" resetval="0x0" description="Specifies the configuration of RC BAR1. The various encodings are:       000: Disabled       001: 32bit IO BAR       010-011: Reserved       100: 32bit memory BAR, non prefetchable       101: 32bit memory BAR, prefetchable       110-111: Reserved" range="16 - 14" rwaccess="R/W"/> 
		<bitfield id="RCBAR1A" width="5" begin="13" end="9" resetval="0x20" description="This field specifies the aperture of the RC BAR 1. The encodings are: 0000 = 4, 00001 =8B,.....       1_1101 = 2G" range="13 - 9" rwaccess="R/W"/> 
		<bitfield id="RCBAR0C" width="3" begin="8" end="6" resetval="0x4" description="Specifies the configuration of RC BAR0. The various encodings are:       000: Disabled       001: 32bit IO BAR       010-011: Reserved       100: 32bit memory BAR, non prefetchable       101: 32bit memory BAR, prefetchable       110: 64bit memory BAR, non prefetchable       111: 64bit memory BAR, prefetchable" range="8 - 6" rwaccess="R/W"/> 
		<bitfield id="RCBAR0A" width="6" begin="5" end="0" resetval="0x20" description="This field specifies the aperture of the RC BAR 0. The encodings are: 0000 = 4, 00001 =8B,.....       01_1111 = 8G, ....10_0100 = 256G." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_default_preset_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_default_preset_reg" offset="0x360" width="32" description="">
		<bitfield id="S8GPR" width="11" begin="18" end="8" resetval="0x2047" description="This register can be used to program the Presets that are supported by local               Transmitter at 8Gbps. Default value of this register is determined by the               SUPPORTED_PRESET strap input.               Note: At 8.0 GT/s and 16.0 GT/s all preset values must be supported for Full swing signaling.                     Reduced swing signaling must implement presets #4, #1, #9, #5, #6, and #3. " range="18 - 8" rwaccess="R/W"/> 
		<bitfield id="GDRXPH" width="3" begin="6" end="4" resetval="0x0" description="Default receiver preset hint value used for a lane that did not               receive EQ TS2 in Recovery.RcvrCfg LTSSM state" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="GDTXP" width="4" begin="3" end="0" resetval="0x0" description="Default transmitter preset value used for a lane that did not               receive EQ TS2 in Recovery.RcvrCfg LTSSM state" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_gen4_link_eq_timeout_2ms_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_gen4_link_eq_timeout_2ms_reg" offset="0x364" width="32" description="">
		<bitfield id="RXEQABM" width="2" begin="31" end="30" resetval="0x3" description="When a 24ms timeout occurs in the LTSSM Equalization Phase 2, the Controller aborts                Equalization Phase 2 and transitions to Recovery.Rcvr.Lock.                In this case, the RxEqEval output on the PIPE Interface will be de-asserted immediately [if it was asserted].                The RxEqInProgress output will stay high and waits for PhyStatus pulse.                Controller implements a timer to select an upper limit to wait for this PhyStatus pulse during an abort to de-assert RxEqInProgress.                00: Wait for a maximum of 4 PIPE_PCLK period.                01: Wait for a maximum of 8 PIPE_PCLK period.                10: Wait for a maximum of 16 PIPE_PCLK period.                11: Disabled. Wait till PhyStatus Pulse is received.                Note: This register is used only if RxEqEval was asserted when LTSSM 24ms timeout occured in Equalization." range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="RXEQABD" width="1" begin="29" end="29" resetval="0x0" description="In an unexpected case where the PIPE_PCLK stops due to error in equalization, this bit               can be set to de-couple RxEqInProgress from the rest of the equalization state machine.               This bit should not be set for normal usage." range="29" rwaccess="R/W"/> 
		<bitfield id="LEQT2MS" width="28" begin="27" end="0" resetval="0x125000" description="Time spent for evaluation per TX Setting in Endpoint Phase 2 [RC Mode Phase 3] of Link Equalization                specified in multiples of 16ns. eg. the value 125000 will result in 125000*16ns = 2ms.                Simulation with reduced time mode[PCIE_SIM define] will give a samller value of 300 as power on reset value." range="27 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pipe_fifo_latency_ctrl_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pipe_fifo_latency_ctrl_reg" offset="0x368" width="32" description="">
		<bitfield id="DPRFLR" width="1" begin="1" end="1" resetval="0x0" description="0: If FIFO empty is reached, the PIPE RX FIFO accumulates 2 entries before reading the FIFO again.               1: If FIFO empty is reached, the PIPE RX FIFO accumulates 6 entries before reading the FIFO again.               This is to prevent FIFO from reaching empty again.               Default value of this bit is 0, in order to reduce the latency through the PIPE RX FIFO.              " range="1" rwaccess="R/W"/> 
		<bitfield id="DPTFCE" width="1" begin="0" end="0" resetval="0x0" description="By default, if FIFO empty is reached, the PIPE TX FIFO accumulates 2 entries before reading the FIFO again.               This is to prevent FIFO from reaching empty again.                              This bit must remain at 0 to allow the PIPE TX FIFO to recover effectively from a Empty condition.                             " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_gen4_default_preset_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_gen4_default_preset_reg" offset="0x374" width="32" description="">
		<bitfield id="S16GPR" width="11" begin="18" end="8" resetval="0x2047" description="This register can be used to program the Presets that are supported by local               Transmitter at 16Gbps. Default value of this register is determined by the               SUPPORTED_PRESET strap input.                Note: At 8.0 GT/s and 16.0 GT/s all preset values must be supported for Full swing signaling.                     Reduced swing signaling must implement presets #4, #1, #9, #5, #6, and #3. " range="18 - 8" rwaccess="R/W"/> 
		<bitfield id="GDRXPH" width="3" begin="6" end="4" resetval="0x0" description="Default Gen4 receiver preset hint value used for a lane that did not               receive 16G EQ TS2 in Recovery.RcvrCfg LTSSM state" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="GDTXP" width="4" begin="3" end="0" resetval="0x0" description="Default Gen4 transmitter preset value used for a lane that did not               receive 16G EQ TS2 in Recovery.RcvrCfg LTSSM state" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_phy_config_reg3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_phy_config_reg3" offset="0x378" width="32" description="">
		<bitfield id="TFC4" width="8" begin="7" end="0" resetval="0x128" description="FTS count transmitted by the Controller in TS1/TS2 sequences during link training. This       value must be set based on the time needed by the receiver to acquire sync while exiting from L0S state at 16 GT/s speed." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_gen4_link_eq_ctrl_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_gen4_link_eq_ctrl_reg" offset="0x37C" width="32" description="">
		<bitfield id="MX16GERL" width="4" begin="19" end="16" resetval="0x0" description="The number of 16GT/s Equalization Requests must be finite as per PCIe specification.       This register can be used to program the maximum number of 16GT/s equalization requests automatically initiated by the Endpoint.       0000: Automatic 16GT/s Equalization Request Disabled.        0001: Automatic 16GT/s Equalization request limit is 1.       0010: Automatic 16GT/s Equalization request limit is 2.       ....       1111: Automatic 16GT/s Equalization request limit is 15,       " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MX8GERL" width="4" begin="15" end="12" resetval="0x0" description="The number of 8GT/s Equalization Requests must be finite as per PCIe specification.       This register can be used to program the maximum number of 8GT/s equalization requests automatically initiated by the Endpoint.       0000: Automatic 8GT/s Equalization Request Disabled.        0001: Automatic 8GT/s Equalization request limit is 1.       0010: Automatic 8GT/s Equalization request limit is 2.       ....       1111: Automatic 8GT/s Equalization request limit is 15,       " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="QG16GT" width="1" begin="9" end="9" resetval="0x0" description="This bit can be used to program the Quiesce Guarantee bit of the TS2 in       Recovery.Rcvr.Cfg state during 16GT/s Request Equalization.       " range="9" rwaccess="R/W"/> 
		<bitfield id="QG8GT" width="1" begin="8" end="8" resetval="0x0" description="This bit can be used to program the Quiesce Guarantee bit of the TS2 in       Recovery.Rcvr.Cfg state during 8GT/s Request Equalization.       " range="8" rwaccess="R/W"/> 
		<bitfield id="EP16GRE" width="1" begin="5" end="5" resetval="0x0" description="Writing a 1 into this field results in the Controller to transition to Recovery.       The Request Equalization bit and Equalization Request Data Rate bit in TS2 Ordered Sets will be set to 1 in Recovery.Rcvr.Cfg to       request equalization at 16GTs.       This bit is auto-cleared by the internal logic of the Controller after the       re-training has been completed and link has reached the L0 state.        This bit is also auto-cleared when not in Gen3 or Gen4.       Device Firmware must wait for the bit to be clear before any subsequent requests." range="5" rwaccess="R/W"/> 
		<bitfield id="EP8GRE" width="1" begin="4" end="4" resetval="0x0" description="This bit can be used by Endpoint Device FW to request for 8GT/s Equalization redo.       This bit can be set at any time after the Link is Up.       Writing a 1 into this field results in the Controller to transition to Recovery.       The Request Equalization bit in TS2 Ordered Sets will be set to 1 in Recovery.Rcvr.Cfg to       request equalization at 8GTs.       This bit is auto-cleared by the internal logic of the Controller after the       re-training has been completed and link has reached the L0 state.        This bit is also auto-cleared when not in Gen3 or Gen4.       Device Firmware must wait for the bit to be clear before any subsequent retrain requests." range="4" rwaccess="R/W"/> 
		<bitfield id="MXECC" width="3" begin="2" end="0" resetval="0x0" description="Controls the number of consecutive RxEqEval iterations with direction change feedback of 00s before Equalization Convergence is inferred.               0 : Infer Convergence after 1 feedback of 000000               1 : Infer Convergence after 2 feedback of 000000               2 : Infer Convergence after 3 consecutive feedback of 000000               ..               7 : Infer Convergence after 8 consecutive feedback of 000000.               Note: Each lane independently counts consecutive feedback of 000000.                Note: Count is reset after a non-000000 feedback on each lane.              " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_link_eq_debug_status_reg_lane0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_link_eq_debug_status_reg_lane0" offset="0x380" width="32" description="">
		<bitfield id="LEQTXCO" width="18" begin="25" end="8" resetval="0x2880" description="TX Coefficients agreed upon for this lane.       [25:20] : Post Cursor Coefficient       [19:14] : Cursor Coefficient       [13:8]  : Pre-Cusror Coefficient " range="25 - 8" rwaccess="R"/> 
		<bitfield id="LEQTXPRV" width="1" begin="4" end="4" resetval="0x0" description="TX Preset Valid Indicator.       This bit is set when a TX Preset is received in TS1s with the use_preset bit set in Endpoint Mode Phase 3 or RC Mode Phase 2." range="4" rwaccess="R"/> 
		<bitfield id="LEQTXPR" width="4" begin="3" end="0" resetval="0x4" description="TX Preset agreed upon for this lane" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_link_eq_debug_status_reg_lane1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_link_eq_debug_status_reg_lane1" offset="0x384" width="32" description="">
		<bitfield id="LEQTXCO" width="18" begin="25" end="8" resetval="0x2880" description="TX Coefficients agreed upon for this lane.       [25:20] : Post Cursor Coefficient       [19:14] : Cursor Coefficient       [13:8]  : Pre-Cusror Coefficient " range="25 - 8" rwaccess="R"/> 
		<bitfield id="LEQTXPRV" width="1" begin="4" end="4" resetval="0x0" description="TX Preset Valid Indicator.       This bit is set when a TX Preset is received in TS1s with the use_preset bit set in Endpoint Mode Phase 3 or RC Mode Phase 2." range="4" rwaccess="R"/> 
		<bitfield id="LEQTXPR" width="4" begin="3" end="0" resetval="0x4" description="TX Preset agreed upon for this lane" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_link_eq_debug_status_reg_lane2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_link_eq_debug_status_reg_lane2" offset="0x388" width="32" description="">
		<bitfield id="LEQTXCO" width="18" begin="25" end="8" resetval="0x2880" description="TX Coefficients agreed upon for this lane.       [25:20] : Post Cursor Coefficient       [19:14] : Cursor Coefficient       [13:8]  : Pre-Cusror Coefficient " range="25 - 8" rwaccess="R"/> 
		<bitfield id="LEQTXPRV" width="1" begin="4" end="4" resetval="0x0" description="TX Preset Valid Indicator.       This bit is set when a TX Preset is received in TS1s with the use_preset bit set in Endpoint Mode Phase 3 or RC Mode Phase 2." range="4" rwaccess="R"/> 
		<bitfield id="LEQTXPR" width="4" begin="3" end="0" resetval="0x4" description="TX Preset agreed upon for this lane" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_link_eq_debug_status_reg_lane3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_gen3_link_eq_debug_status_reg_lane3" offset="0x38C" width="32" description="">
		<bitfield id="LEQTXCO" width="18" begin="25" end="8" resetval="0x2880" description="TX Coefficients agreed upon for this lane.       [25:20] : Post Cursor Coefficient       [19:14] : Cursor Coefficient       [13:8]  : Pre-Cusror Coefficient " range="25 - 8" rwaccess="R"/> 
		<bitfield id="LEQTXPRV" width="1" begin="4" end="4" resetval="0x0" description="TX Preset Valid Indicator.       This bit is set when a TX Preset is received in TS1s with the use_preset bit set in Endpoint Mode Phase 3 or RC Mode Phase 2." range="4" rwaccess="R"/> 
		<bitfield id="LEQTXPR" width="4" begin="3" end="0" resetval="0x4" description="TX Preset agreed upon for this lane" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_gen4_link_eq_debug_status_reg_lane0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_gen4_link_eq_debug_status_reg_lane0" offset="0x3C0" width="32" description="">
		<bitfield id="LEQTXCO" width="18" begin="25" end="8" resetval="0x26694" description="TX Coefficients agreed upon for this lane.       [25:20] : Post Cursor Coefficient       [19:14] : Cursor Coefficient       [13:8]  : Pre-Cusror Coefficient " range="25 - 8" rwaccess="R"/> 
		<bitfield id="LEQTXPRV" width="1" begin="4" end="4" resetval="0x0" description="TX Preset Valid Indicator.        This bit is set when a TX Preset is received in TS1s with the use_preset bit set in Endpoint Mode Phase 3 or RC Mode Phase 2." range="4" rwaccess="R"/> 
		<bitfield id="LEQTXPR" width="4" begin="3" end="0" resetval="0x8" description="TX Preset agreed upon for this lane" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_gen4_link_eq_debug_status_reg_lane1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_gen4_link_eq_debug_status_reg_lane1" offset="0x3C4" width="32" description="">
		<bitfield id="LEQTXCO" width="18" begin="25" end="8" resetval="0x26694" description="TX Coefficients agreed upon for this lane.       [25:20] : Post Cursor Coefficient       [19:14] : Cursor Coefficient       [13:8]  : Pre-Cusror Coefficient " range="25 - 8" rwaccess="R"/> 
		<bitfield id="LEQTXPRV" width="1" begin="4" end="4" resetval="0x0" description="TX Preset Valid Indicator.        This bit is set when a TX Preset is received in TS1s with the use_preset bit set in Endpoint Mode Phase 3 or RC Mode Phase 2." range="4" rwaccess="R"/> 
		<bitfield id="LEQTXPR" width="4" begin="3" end="0" resetval="0x8" description="TX Preset agreed upon for this lane" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_gen4_link_eq_debug_status_reg_lane2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_gen4_link_eq_debug_status_reg_lane2" offset="0x3C8" width="32" description="">
		<bitfield id="LEQTXCO" width="18" begin="25" end="8" resetval="0x26694" description="TX Coefficients agreed upon for this lane.       [25:20] : Post Cursor Coefficient       [19:14] : Cursor Coefficient       [13:8]  : Pre-Cusror Coefficient " range="25 - 8" rwaccess="R"/> 
		<bitfield id="LEQTXPRV" width="1" begin="4" end="4" resetval="0x0" description="TX Preset Valid Indicator.        This bit is set when a TX Preset is received in TS1s with the use_preset bit set in Endpoint Mode Phase 3 or RC Mode Phase 2." range="4" rwaccess="R"/> 
		<bitfield id="LEQTXPR" width="4" begin="3" end="0" resetval="0x8" description="TX Preset agreed upon for this lane" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_gen4_link_eq_debug_status_reg_lane3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_gen4_link_eq_debug_status_reg_lane3" offset="0x3CC" width="32" description="">
		<bitfield id="LEQTXCO" width="18" begin="25" end="8" resetval="0x26694" description="TX Coefficients agreed upon for this lane.       [25:20] : Post Cursor Coefficient       [19:14] : Cursor Coefficient       [13:8]  : Pre-Cusror Coefficient " range="25 - 8" rwaccess="R"/> 
		<bitfield id="LEQTXPRV" width="1" begin="4" end="4" resetval="0x0" description="TX Preset Valid Indicator.        This bit is set when a TX Preset is received in TS1s with the use_preset bit set in Endpoint Mode Phase 3 or RC Mode Phase 2." range="4" rwaccess="R"/> 
		<bitfield id="LEQTXPR" width="4" begin="3" end="0" resetval="0x8" description="TX Preset agreed upon for this lane" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ecc_corr_err_count_reg_axi" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ecc_corr_err_count_reg_axi" offset="0xC80" width="32" description="">
		<bitfield id="AXI_MASTER_DIB_CER" width="8" begin="31" end="24" resetval="0x0" description="Number of correctable errors detected while reading from the AXI Master Read Data interleave RAM.       This is an 8-bit saturating counter that can be cleared by writing all 1s into it." range="31 - 24" rwaccess="R/W1TC"/> 
		<bitfield id="AXI_MASTER_RFIFO_CER" width="8" begin="23" end="16" resetval="0x0" description="Number of correctable errors detected while reading from the AXI master read fifo RAM. This       is an 8-bit saturating counter that can be cleared by writing all 1's into it." range="23 - 16" rwaccess="R/W1TC"/> 
		<bitfield id="AXI_SLAVE_WFIFO_CER" width="8" begin="15" end="8" resetval="0x0" description="Number of correctable errors detected while reading from the AXI slave write fifo RAM. This is an       8-bit saturating counter that can be cleared by writing all 1's into it." range="15 - 8" rwaccess="R/W1TC"/> 
		<bitfield id="REORDER_CER" width="8" begin="7" end="0" resetval="0x0" description="Number of correctable errors detected while reading from the AXI slave reorder RAM. This is an       8-bit saturating counter that can be cleared by writing all 1's into it." range="7 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_low_power_debug_and_control0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_low_power_debug_and_control0" offset="0xC88" width="32" description="">
		<bitfield id="L1DLEUP" width="1" begin="27" end="27" resetval="0x0" description="Pending Tlps trigger a L1 exit by default. This includes internaly generated messages and internaly blocked TLPs.               Setting this bit changes the default behavior. This is required only for debug purpose.               " range="27" rwaccess="R/W"/> 
		<bitfield id="L1EM" width="2" begin="26" end="25" resetval="0x0" description="This field shows the last entered L1 mode. This is useful for debug.               bit 0 - Entry mode was ASPM. Bit 1 - Entry mode was PM. This is reset before any new L1 entry.               " range="26 - 25" rwaccess="R"/> 
		<bitfield id="L1DBRI" width="1" begin="24" end="24" resetval="0x0" description="Before entering L1, controller internally blocks all TLP and Register Request interface entering                 controller. interfaces are internally unblocked while exiting L1.                 This field control this behavior. '1' in this field makes the controler to do not perform any                blocking to interfaces. '0' makes the controller behaves normaly. This is required only                 for debug purpose. Power shutoff feature has to be disabled while using this field.               " range="24" rwaccess="R/W"/> 
		<bitfield id="L1XDELAY" width="24" begin="23" end="0" resetval="0x0" description="Normaly L1 substate entry process is initiated immedaitely after LTSSM enters L1.                A delay in micro-seconds can be given in this field to delay L1 substate entry process.               This timeout has 0-1us margin of error.               Power on reset value of this register can be adjusted by modifying the define                den_db_LP_DBG_CTRL_L1_SUBSTATE_ENTRY_DELAY" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_low_power_debug_and_control1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_low_power_debug_and_control1" offset="0xC8C" width="32" description="">
		<bitfield id="L1ER" width="8" begin="7" end="0" resetval="0x0" description="This field shows the values of possible L1 or L1-substate exit triggers. This is useful for debug.               this is captured during L1 or L1-substate exit process. this field is reset during L1 entry.                0 : CLIENT_REQ_EXIT_L1 asserted;                1 : Electrical Idle exit detected at link;                2 : New TLP request detected;                3 : Internal request to send TLP. This includes CFG completions. internal messages. INTx messages;                4 : Pending TX traffic available. This could be traffic from DMA and blocked traffic due to credits at AXI.;                 5 : #CLKREQ assert detected;                6 : CLIENT_REQ_EXIT_L1_SUBSTATE asserted                7 : Reg Access request detected;                   Triggers #5,6,7 are valid only with L1-substate supported configs.               " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_low_power_debug_and_control2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_low_power_debug_and_control2" offset="0xC90" width="32" description="">
		<bitfield id="L1UPACR" width="1" begin="31" end="31" resetval="0x1" description="Setting this field make the state machine to consider LP_CTRL_POWER_RECOVER_ACK as Client system recovery Complete ACK instead of the Controller power stable ACK. This field is ignored if LP_CTRL_BYPASS_ENABLE unset. If this field is set, L1-substate machines expect that the client system finishes power up of the controller within power_on time in the L1-substate capability register and Controller will be waiting in recovery state for ACK. This ensure that the PHY PLL lock and client system initialization goes on in parallel. Default value of this register can be set with the define:den_db_LP_DBG_CTRL_RECOVER_ACK_AS_CLIENT_RECOVER_ACK. Setting this field gives the best system performance." range="31" rwaccess="R/W"/> 
		<bitfield id="L1CSC" width="1" begin="30" end="30" resetval="0x0" description="L1-substate removes CORE_CLK. since the registers are implemented in core-clk, register access is not possible during L1-substate.           If client can supply a slow clock to core[CORE_CLK] during L1-substates, APB/mgmt access is possible in L1.x.          set this bit if client can supply slow clock to CORE_CLK when CLKREQ_IN_N is 1[de-asserted].          If this bit is set, Controller neither wake-up from L1 or generate error response for APB access during L1.x.          Controller behavior is undefined if register write is performed while slow clock is supplied to core_clk.          Recommended flow is to first exit from L1-substate and perform register writes.          Power on reset value of this register can be adjusted by modifying the define           den_db_LP_DBG_CTRL_CLIENT_SUPPLIES_SLOW_CLK_TO_CORE_DURING_L1" range="30" rwaccess="R/W"/> 
		<bitfield id="L1DAET" width="1" begin="29" end="29" resetval="0x1" description="L1.x turns off clocks to the controller. Default behavior is made to exit L1.x if Register               access request is present at register interface. Setting this bit disables this feature. If this                bit is set and CLKREQ_IN_N is 1[de-asserted], Controller responds with ERROR response               to APB requests.               Client can use CLIENT_EXIT_L1_SUBSTATE               pin to trigger L1.x exit if  autonomous exit is disabled for register access.                This bit is ignored if L1 substate is disabled.               Power on reset value of this register can be adjusted by modifying the define                den_db_LP_DBG_CTRL_DISABLE_AUTONOMOUS_L1_EXIT_ON_NEW_REG_REQ" range="29" rwaccess="R/W"/> 
		<bitfield id="L1TROW" width="1" begin="28" end="28" resetval="0x0" description="This is a debug status field. '1' in this field indicates that a timeout has occured                while waiting for RX path or OUTstanding packet IDLE conditions. This is cleared on new entry to L1.               " range="28" rwaccess="R"/> 
		<bitfield id="L1PS" width="1" begin="27" end="27" resetval="0x1" description="This field enabled power shutoff mechanism in L1.2 state. This field is ignored if L1.x is not enabled.               Power on reset value of this register can be adjusted by modifying the define                den_db_LP_DBG_CTRL_POWER_SHUTOFF_ENABLE" range="27" rwaccess="R/W"/> 
		<bitfield id="L1ERC" width="1" begin="26" end="26" resetval="0x0" description="Enables waiting for RX path IDLE condition before entering L1.x. This checks that all packets from                 PCIE link has reached client side before entering L1.x. This only a tuning register.                Not setting this regsiter will cause controller to enter L1.x to save power without checking this.               controller will resume transferring RX data once it exit from L1.x state if RX buffers were not empty.                This field is ignored if Power shutoff mechanism is enabled for L1.x and Controller will always check               RX path idle condition before turning off internal power[with cpf flow]. If timeout is enabled,                 controller enters L1.x without internal power shutoff after timeout.               This bit is ignored if L1 substate is disabled.               Power on reset value of this register can be adjusted by modifying the define                den_db_LP_DBG_CTRL_WAIT_FOR_RX_BUFFER_IDLE" range="26" rwaccess="R/W"/> 
		<bitfield id="L1EOC" width="1" begin="25" end="25" resetval="0x0" description="Enable waiting for outstanding completions before entering L1.x. Outstanding packets expected from                pcie link as well as from AXI side is checked. FOR HAL configurations client has to assert               PREVENT_L1x_ENTRY signal to prevent L1x entry. This only a tuning register. Not setting this regsiter               will cause controller to enter L1.x to save power without checking this. controller exit from L1.x as               soon as it receives expected  TLps. This field is ignored if                Power shutoff mechanism is selected for L1.x and Controller will always wait for outstanding packets               before turning off internal power[with cpf flow]. If timeout is enabled, controller enters L1.x without               internal power shutoff after timeout.               This bit is ignored if L1 substate is disabled.               Power on reset value of this register can be adjusted by modifying the define                den_db_LP_DBG_CTRL_WAIT_FOR_OUTSTANDING_CPLS" range="25" rwaccess="R/W"/> 
		<bitfield id="L1TWROI" width="24" begin="23" end="0" resetval="0x0" description="This field enables a timeout mechanism while waiting for RX buffers and Outstanding Pkts before               turning off power. Controller enters L1 substate after timeout. A value of 0x0 disables this timeout                mechanism. Controller do not select internal power shutoff if it enters L1.x with this timeout.               User can give timeout in micro-seconds using this register.                      This field is ignored if L1 substate is disabled.                      Power on reset value of this register can be adjusted by modifying the define                den_db_LP_DBG_CTRL_RX_CPL_IDLE_CHECK_TIMEOUT" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_tl_internal_control" acronym="CORE__DBN_CFG__PCIE_CORE_REG_tl_internal_control" offset="0xC94" width="32" description="">
		<bitfield id="DOOC" width="1" begin="1" end="1" resetval="0x1" description="Ordering between outbound Completions and posted packets are maintainted in transaction layer. This is achieved by blocking Completions if required. Completions arrived after EOP of a posted packet are blocked till that posted packet is transmitted. This Ordering check is required to conform to the PCIe ordering        rules.  This ordering check can be disabled by setting this field. Power on reset value of this register can be adjusted by modifying the define                den_db_TL_CTRL_DISABLE_OB_ORDERING_CHECK" range="1" rwaccess="R/W"/> 
		<bitfield id="ECFLR" width="1" begin="0" end="0" resetval="0x0" description="By default controller ignores config request if a function is under going FLR.                Setting this bit Makes the controller to respond with CRS response.               Power on reset value of this register can be adjusted by modifying the define                den_db_TL_CTRL_ENABLE_CRS_UNDER_FLR" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_dti_ats_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_dti_ats_status" offset="0xC98" width="32" description="">
		<bitfield id="ITAG" width="5" begin="21" end="17" resetval="0x0" description="Itag value which timed out" range="21 - 17" rwaccess="R"/> 
		<bitfield id="CONSTATE" width="1" begin="16" end="16" resetval="0x0" description="When set indicates the DTI Master in connected state" range="16" rwaccess="R"/> 
		<bitfield id="ITAGTIMEOUT" width="1" begin="3" end="3" resetval="0x0" description="When set indicates a timeout in one of the invalidation tags.         Invalidation Tag timeout duration = INVTIMERCF * 16ns * INVTIMERCC " range="3" rwaccess="R/W1TC"/> 
		<bitfield id="INVREQIGNORED" width="1" begin="2" end="2" resetval="0x0" description="When set indicates that the invalidation request is ignored internally by the DTI Master block" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="NOTAG" width="1" begin="1" end="1" resetval="0x0" description="When set indicates the DTI Slave returned an error for the connection request due to non availability of tags." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="WRONGITAG" width="1" begin="0" end="0" resetval="0x0" description="When set indicates that the itag field is wrong in the invalidation completion message." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_dti_ats_ctrl" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_dti_ats_ctrl" offset="0xC9C" width="32" description="">
		<bitfield id="LDCTRL" width="1" begin="29" end="29" resetval="0x1" description="This bit when programmed to 1 sends a disconnect request when link down reset happens and sends a connect request when link down indication bit is cleared. " range="29" rwaccess="R/W"/> 
		<bitfield id="DISCONREQ" width="1" begin="28" end="28" resetval="0x0" description="When set DTI Master triggers a disconnect sequence to the DTI Slave. This bit gets reset to 0 when the DTI master establishes a disconnection." range="28" rwaccess="R/W"/> 
		<bitfield id="CONREQ" width="1" begin="27" end="27" resetval="0x0" description="When set DTI Master triggers a connect sequence to the DTI Slave. This bit gets reset to 0 when the DTI master establishes a connection." range="27" rwaccess="R/W"/> 
		<bitfield id="INVTIMERCC" width="7" begin="26" end="20" resetval="0x120" description=" This is a coarse value which the individual invalidation timers check for reporting a timeout" range="26 - 20" rwaccess="R/W"/> 
		<bitfield id="INVTIMERCF" width="20" begin="19" end="0" resetval="0x31250" description=" This is a master counter  timeout value which triggers the invalidation tag timers to increment if an active invalidation request is present" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_scaled_flow_control_mgmt_vc_select_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_scaled_flow_control_mgmt_vc_select_reg" offset="0xCC0" width="32" description="">
		<bitfield id="SFCVCS" width="4" begin="3" end="0" resetval="0x0" description="The scaled flow management rgeister is implemented per VC. However, to limit the                 number of registers, only one VC can be accessed at a time. This register is used to select the VC                 for which Scaled Flow Control Management Register is to be accessed." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_scaled_flow_control_mgmt_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_scaled_flow_control_mgmt_reg" offset="0xCC4" width="32" description="">
		<bitfield id="RCPCS" width="2" begin="27" end="26" resetval="0x0" description="This register reflects the Completion Payload Credit Scale that is                 advertised by the remote end device during DL Feature Exchange." range="27 - 26" rwaccess="R"/> 
		<bitfield id="RCHCS" width="2" begin="25" end="24" resetval="0x0" description="This register reflects the Completion Header Credit Scale that is                 advertised by the remote end device during DL Feature Exchange." range="25 - 24" rwaccess="R"/> 
		<bitfield id="RNPPCS" width="2" begin="23" end="22" resetval="0x0" description="This register reflects the Non Posted Payload Credit Scale that is                 advertised by the remote end device during DL Feature Exchange." range="23 - 22" rwaccess="R"/> 
		<bitfield id="RNPHCS" width="2" begin="21" end="20" resetval="0x0" description="This register reflects the Non Posted Header Credit Scale that is                 advertised by the remote end device during DL Feature Exchange." range="21 - 20" rwaccess="R"/> 
		<bitfield id="RPPCS" width="2" begin="19" end="18" resetval="0x0" description="This register reflects the Posted Payload Credit Scale that is                 advertised by the remote end device during DL Feature Exchange." range="19 - 18" rwaccess="R"/> 
		<bitfield id="RPHCS" width="2" begin="17" end="16" resetval="0x0" description="This register reflects the Posted Header Credit Scale that is                 advertised by the remote end device during DL Feature Exchange." range="17 - 16" rwaccess="R"/> 
		<bitfield id="LCPCS" width="2" begin="11" end="10" resetval="0x1" description="This register can be used to program the Completion Payload Credit Scale that will be                 advertised by the Controller." range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="LCHCS" width="2" begin="9" end="8" resetval="0x1" description="This register can be used to program the Completion Header Credit Scale that will be                 advertised by the Controller." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="LNPPCS" width="2" begin="7" end="6" resetval="0x1" description="This register can be used to program the Non Posted Payload Credit Scale that will be                 advertised by the Controller." range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="LNPHCS" width="2" begin="5" end="4" resetval="0x1" description="This register can be used to program the Non Posted Header Credit Scale that will be                 advertised by the Controller." range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="LPPCS" width="2" begin="3" end="2" resetval="0x1" description="This register can be used to program the Posted Payload Credit Scale that will be                 advertised by the Controller." range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="LPHCS" width="2" begin="1" end="0" resetval="0x1" description="This register can be used to program the Posted Header Credit Scale that will be                 advertised by the Controller." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_parameters_1_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_parameters_1_reg" offset="0xCD0" width="32" description="">
		<bitfield id="MMVO" width="6" begin="29" end="24" resetval="0x5" description="Offset from default at maximum step value as percentage of one volt.                 A 0 value may be reported if the vendor chooses not to report the offset." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="MMTO" width="6" begin="23" end="18" resetval="0x20" description="Offset from default at maximum step value as percentage of a nominal UI at 16.0 GT/s                 A 0 value may be reported if the vendor chooses not to report the offset." range="23 - 18" rwaccess="R/W"/> 
		<bitfield id="MNTS" width="6" begin="17" end="12" resetval="0x6" description="Number of time steps from default [to either left or right], range must be at least +/-0.2 UI.                 Timing offset must increase monotonically. The number of steps in both positive [toward the end of the unit interval]                  and negative [toward the beginning of the unit interval] must be identical." range="17 - 12" rwaccess="R/W"/> 
		<bitfield id="MNVS" width="7" begin="11" end="5" resetval="0x32" description="Number of voltage steps from default [either up or down], minimum range +/-50 mV as measured by 16.0 GT/s reference equalizer                 Voltage offset must increase monotonically. The number of steps in both positive and negative direction from the default sample location must be identical                 This value is undefined if M VoltageSupported is 0b." range="11 - 5" rwaccess="R/W"/> 
		<bitfield id="MIES" width="1" begin="4" end="4" resetval="0x1" description="1b Margining will not produce errors [change in the error rate] in data stream [error sampler is independent]                 0b Margining may produce errors in the data stream" range="4" rwaccess="R/W"/> 
		<bitfield id="MSRM" width="1" begin="3" end="3" resetval="0x0" description="1b - Sampling Rates M SamplingRateVoltage, M SamplingRateTiming are supported                 0b - Sample Count is supported" range="3" rwaccess="R/W"/> 
		<bitfield id="MINDLRTS" width="1" begin="2" end="2" resetval="0x1" description="1b - Independent Left/Right Timing Margining is supported                 0b - Independent Left/Right Timing Margining is not supported" range="2" rwaccess="R/W"/> 
		<bitfield id="MINDUDVS" width="1" begin="1" end="1" resetval="0x1" description="1b - Independent Up Down Voltage Margining is supported                 0b - Independent Up Down Voltage Margining is not supported" range="1" rwaccess="R/W"/> 
		<bitfield id="MVS" width="1" begin="0" end="0" resetval="0x1" description="1b - Voltage Margining is supported                 0b - Voltage Margining is not supported" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_parameters_2_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_parameters_2_reg" offset="0xCD4" width="32" description="">
		<bitfield id="MML" width="5" begin="16" end="12" resetval="0x0" description="Maximum number of Lanes minus 1 that can be margined at the same time.                  It is recommended that this value be greater than or equal to the number of Lanes in the Link minus 1.                  Encoding Behavior is undefined if software attempts to margin more than MMaxLanes+1 at the same time.                 Note: This value is permitted to exceed the number of Lanes in the Link minus 1." range="16 - 12" rwaccess="R/W"/> 
		<bitfield id="MSRT" width="6" begin="11" end="6" resetval="0x0" description="The ratio of bits tested to bits received during timing margining.                  A value of 0 is a ratio of 1:64 [1 bit of every 64 bits received],                  and a value of 63 is a ratio of 64:64 [all bits received]." range="11 - 6" rwaccess="R/W"/> 
		<bitfield id="MSRV" width="6" begin="5" end="0" resetval="0x0" description="The ratio of bits tested to bits received during voltage margining.                 A value of 0 is a ratio of 1:64 [1 bit of every 64 bits received],                  and a value of 63 is a ratio of 64:64 [all bits received]." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_local_control_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_local_control_reg" offset="0xCD8" width="32" description="">
		<bitfield id="WAWTC" width="3" begin="31" end="29" resetval="0x4" description="When a WriteCommitted command is issued by the Controller, the PHY must respond with                 a Write_Ack response.                 The time for which the Controller waits before timing out is controlled by this register.                 000: 10us                 001: 100us                 010: 1ms                 011: 2ms                 100: 10ms [default]                 101: 20ms                 110: 100ms                 111: No Timeout                " range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="ESMSUCE" width="1" begin="3" end="3" resetval="0x0" description="0: [Default Value] When a Clear Error Log Command is received after a Step Margin Command, the Controller will process the Clear Error Log and respond with Clear Error Log Status.                 The Step Margin command is still active in the PHY. However, the Step Margin status will not be reflected in the Margin Status Register since the Margin Control Register holds Clear Error Log Command.                 Host Margining SW needs to configure the Step Margin Command again in order to get the Step Margin Status.                                  1: When this bit is set to 1, the Controller waits for Host SW to read the Clear Error Log Status through a CfgRd.                 After the Host read the Clear Error Log status, the Controller updates the latest Step Margin Status on to the Margin Status Register while the Margin Control Register holds Clear Error Log Command.                " range="3" rwaccess="R/W"/> 
		<bitfield id="DMSUSC" width="1" begin="2" end="2" resetval="0x0" description="By default, when a Step Margin command is received, the Controller will update Lane                 Margin status to Margining in Progress when an Error Count update Or a Sample Count                 update is received from PHY.                 Set this bit to 1 to not update Lane Margin Status on a Sample Count update from PHY.                " range="2" rwaccess="R/W"/> 
		<bitfield id="AMCNG4" width="1" begin="1" end="1" resetval="0x0" description="By default, the Controller will process a Margin Command only if it is received                 while in 16GT/s L0 State.                 If a Margin Command is received when the link is not in Gen4-L0 state, then the                 command will be ignored.                 If this bit is set, then the Controller accepts and stores a margin command that is                 received when not in Gen4 L0 state. This command will be processed when the link                 reaches Gen4 L0 state.                " range="1" rwaccess="R/W"/> 
		<bitfield id="MSR" width="1" begin="0" end="0" resetval="0x0" description="This bit can be used to reset the Margining internal registers and Margining state machines in the Controller. When                 asserted:                 [i] The State machines will be reset to their default values.                 [ii] All internal FIFOs will be cleared.                 [iii] All the P2M and M2P registers will be reset.                 [iv] This does not reset the Margining Configuration and Management Registers. Margining Status register will show the last recorded status.                 This bit will automatically self-clear after 32-CORE_CLK cycles.                " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_error_status1_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_error_status1_reg" offset="0xCDC" width="32" description="">
		<bitfield id="ISWMCLN" width="4" begin="19" end="16" resetval="0x0" description="This field reports the Lane Number for which the Invalid command was received.                 0000: Lane 0.                 0001: Lane 1. and so on..                 This register is valid only when Bit-4, Invalid SW Margining Command Received, of the i_local_error_status_2_register is set.                 Bit-4 of the i_local_error_status_2_register has to be cleared by local firmware before another error can                 be logged in this field.                 ." range="19 - 16" rwaccess="R"/> 
		<bitfield id="ISWMC" width="16" begin="15" end="0" resetval="0x0" description="When the Controller receives an Invalid Margining Command from SW in its configuration register,                 the 16-bit command is logged in this register for debug.                 Only the first Error is logged in this register.                 This register is valid only when Bit-4, Invalid SW Margining Command Received, of the i_local_error_status_2_register is set.                 Bit-4 of the i_local_error_status_2_register has to be cleared by local firmware before another error can                 be logged in this field.                 ." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_error_status2_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_error_status2_reg" offset="0xCE0" width="32" description="">
		<bitfield id="UPRLN" width="4" begin="21" end="18" resetval="0x0" description="This field reports the Lane Number for which the Controller received an unexpected                 PHY Response for Lane Margining.                 Unexpected PHY Response is detected by Controller if PHY writes to the Margin Status or                 the Margin NAK bits of RX Margin Status 0 Register when no change in Start Margin or                 Margin Offset issued by Controller or after the Write Ack Wait Timeout.                 0000: Lane 0.                 0001: Lane 1. and so on..                 This field is valid only when Bit-7, Unexpected PHY Response Received, of the i_local_error_status_2_register is set.                 Bit-7 of the i_local_error_status_2_register has to be cleared by local firmware before another error can                 be logged in this field.                 ." range="21 - 18" rwaccess="R"/> 
		<bitfield id="WAWTLN" width="4" begin="17" end="14" resetval="0x0" description="This field reports the Lane Number for which the Controller detected a 10ms timeout.                 0000: Lane 0.                 0001: Lane 1. and so on..                 This field is valid only when Bit-6, Write Ack Wait Timeout Error, of the i_local_error_status_2_register is set.                 Bit-6 of the i_local_error_status_2_register has to be cleared by local firmware before another error can                 be logged in this field.                 ." range="17 - 14" rwaccess="R"/> 
		<bitfield id="IPHYMCLN" width="4" begin="11" end="8" resetval="0x0" description="This field reports the Lane Number for which the Invalid command was received.                 0000: Lane 0.                 0001: Lane 1. and so on..                 This field is valid only when Bit-5, Invalid PHY Margining Command Received, of the i_local_error_status_2_register is set.                 Bit-5 of the i_local_error_status_2_register has to be cleared by local firmware before another error can                 be logged in this field.                 ." range="11 - 8" rwaccess="R"/> 
		<bitfield id="IPHYMC" width="8" begin="7" end="0" resetval="0x0" description="When the Controller receives an Invalid Margining Command from PHY over PIPE Interface,                 the 8-bit PIPE command is logged in this register for debug.                 Only the first Error is logged in this register.                 This field is valid only when Bit-5, Invalid PHY Margining Command Received, of the i_local_error_status_2_register is set.                 Bit-5 of the i_local_error_status_2_register has to be cleared by local firmware before another error can                 be logged in this field.                 ." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_local_error_status_2_register" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_local_error_status_2_register" offset="0xD00" width="32" description="">
		<bitfield id="LEQRQIN" width="1" begin="14" end="14" resetval="0x0" description="EP Mode: Indicates that the Controller hardware detected a problem with equalization               and automatically requested for equalization redo at the end of the equalization.               Controller checks for problems in Recovery.Rcvr.Lock state by comparing the Tx               Coefficients agreed at end of Eq Phase2 with the Tx Coefficients received in TS1s                in Recovery.Rcvr.Lock state at the end of equalization. Any mismatch is detected and               the Request Equalization bit is set in Recovery.Rcvg.Cfg.               This bit is set for both 8GT/s and 16GT/s equalization requests.               [i]   The Link Eq Request 8GT/s bit-5 in Link Status 2 Register will be set for 8GT/s Eq Request.               [ii]  The Link Eq Request 16.0 GT/s, bit-4 in 16.0 GT/s Status Register will be set for 16GT/s Eq Request.                RC Mode: Indicates that the Controller received Equalization Request from downstream component.               This bit is set for both 8GT/s and 16GT/s equalization requests.               [i]   The Link Eq Request 8GT/s bit-5 in Link Status 2 Register will be set for 8GT/s Eq Request.               [ii]  The Link Eq Request 16.0 GT/s, bit-4 in 16.0 GT/s Status Register will be set for 16GT/s Eq Request.              " range="14" rwaccess="R/W1TC"/> 
		<bitfield id="PTMCNTAINV" width="1" begin="9" end="9" resetval="0x0" description="This status bit indicates that the Controller automatically invalidated PTM Context               because of PCIe Link exit from L0 State." range="9" rwaccess="R/W1TC"/> 
		<bitfield id="NFTSTOS" width="1" begin="8" end="8" resetval="0x0" description="This status bit indicates that a NFTS Timeout occured.               This could occur if the PHY failed to achieve lock on the receive data before the NFTS Timeout during Rx_L0s.FTS state.               Local Firmware should consider increasing the advertized NFTS values if this event occurs.              " range="8" rwaccess="R/W1TC"/> 
		<bitfield id="UPRR" width="1" begin="7" end="7" resetval="0x0" description="This bit indicates that the Controller received an unexpected               PHY Response for Lane Margining. The lane on which this error was detected is               captured in bits 21:18 of the margining_error_status2_reg register.               Unexpected PHY Response is detected by Controller if PHY writes to the Margin Status or               the Margin NAK bits of the MAC RX Margin Status 0 Register when no change in Start Margin or               Margin Offset issued by Controller or after the Write Ack Wait Timeout.               This bit is set upon receiving the first Error.               Local firmware must clear this bit by writing a 1 to this bit before another error can               be logged in the margining_error_status2_reg register.              " range="7" rwaccess="R/W1TC"/> 
		<bitfield id="WAWTE" width="1" begin="6" end="6" resetval="0x0" description="This bit indicates that the Controller detected a 10ms timeout while waiting for               Write Ack Lane Margining response from a PHY. The lane on which this timeout was detected is               captured in bits 17:14 of the margining_error_status2_reg register.               This bit is set upon receiving the first Error.               Local firmware must clear this bit by writing a 1 to this bit before another error can               be logged in the margining_error_status2_reg register.              " range="6" rwaccess="R/W1TC"/> 
		<bitfield id="IPHYMCR" width="1" begin="5" end="5" resetval="0x0" description="This bit validates the 8-bit command stored in bits [7:0] and the Lane Number               stored in bits [11:8] of the margining_error_status1_reg register.               This bit is set upon receiving the first Error.               Local firmware must clear this bit by writing a 1 to this bit before another error can               be logged in the margining_error_status1_reg register.               " range="5" rwaccess="R/W1TC"/> 
		<bitfield id="ISWMCR" width="1" begin="4" end="4" resetval="0x0" description="This bit validates the 16-bit command stored in bits [15:0] and the Lane Number               stored in bits [19:16] of the margining_error_status1_reg register.               This bit is set upon receiving the first Error.               Local firmware must clear this bit by writing a 1 to this bit before another error can               be logged in the margining_error_status1_reg register.               " range="4" rwaccess="R/W1TC"/> 
		<bitfield id="MSIXMSKSETST" width="1" begin="3" end="3" resetval="0x0" description="This status bit indicates that the MSIX Function Mask of any function, PF or VF, was programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .                              Note that this is a Read Only Status bit.                The MSIX Function Mask Clear status per-function is captured in the msix_function_mask_set_status_register.               Firmware has to clear the per-function bits in msix_function_mask_set_status_register in order to clear this status bit and to deassert LOCAL_INTERRUPT.                             " range="3" rwaccess="R/W1TC"/> 
		<bitfield id="MSIXMSKCLST" width="1" begin="2" end="2" resetval="0x0" description="This status bit indicates that the MSIX Function Mask of any function, PF or VF, was programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .                              Note that this is a Read Only Status bit.                The MSIX Function Mask Clear status per-function is captured in the msix_function_mask_cleared_status_register.               Firmware has to clear the per-function bits in msix_function_mask_cleared_status_register in order to clear this status bit and to deassert LOCAL_INTERRUPT.                             " range="2" rwaccess="R/W1TC"/> 
		<bitfield id="MSIMSKSETST" width="1" begin="1" end="1" resetval="0x0" description="This status bit indicates that One or More bits of MSI Mask of any function, PF or VF, was programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .                              Note that this is a Read Only Status bit.                The MSI Mask Clear status per-function is captured in the msi_mask_set_status_register.               Firmware has to clear the per-function bits in msi_mask_set_status_register in order to clear this status bit and to deassert LOCAL_INTERRUPT.                             " range="1" rwaccess="R/W1TC"/> 
		<bitfield id="MSIMSKCLST" width="1" begin="0" end="0" resetval="0x0" description="This status bit indicates that One or More bits of MSI Mask of any function, PF or VF, was programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .                              Note that this is a Read Only Status bit.                The MSI Mask Clear status per-function is captured in the msi_mask_cleared_status_register.               Firmware has to clear the per-function bits in msi_mask_cleared_status_register in order to clear this status bit and to deassert LOCAL_INTERRUPT.                             " range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_local_intrpt_mask_2_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_local_intrpt_mask_2_reg" offset="0xD04" width="32" description="">
		<bitfield id="LEQRQINM" width="1" begin="14" end="14" resetval="0x1" description="Mask for Link Equalization Request Interrupt." range="14" rwaccess="R/W"/> 
		<bitfield id="PCAIM" width="1" begin="9" end="9" resetval="0x1" description="Mask for PTM Context Auto Invalidated event." range="9" rwaccess="R/W"/> 
		<bitfield id="NFTSTOM" width="1" begin="8" end="8" resetval="0x0" description="Mask for NFTS Timeout." range="8" rwaccess="R/W"/> 
		<bitfield id="UPREM" width="1" begin="7" end="7" resetval="0x0" description="Unexpected PHY Response is detected by Controller if PHY writes to the Margin Status or               the Margin NAK bits of RX Margin Status 0 Register when no change in Start Margin or               Margin Offset issued by Controller or after the Write Ack Wait Timeout               This bit can be used to Mask asserting the LOCAL_INTERRUPT output upon this error.               1: Error is masked.               0: Error is not masked.              " range="7" rwaccess="R/W"/> 
		<bitfield id="WAWTEM" width="1" begin="6" end="6" resetval="0x0" description="When a WriteCommitted command is issued by the Controller, the PHY must respond with               a Write_Ack within 10ms on the PIPE Message Bus Interface.               However, if the Write_Ack is not received within 10ms, the Controller reports               Timeout and stops waiting for the write_ack.               This bit can be used to Mask asserting the LOCAL_INTERRUPT output upon this 10ms timeout.               1: Error is masked.               0: Error is not masked.              " range="6" rwaccess="R/W"/> 
		<bitfield id="IPHYMEM" width="1" begin="5" end="5" resetval="0x0" description="When the Controller receives a Margining Command from PHY over the PIPE Interface, it               checks if the command is valid. The error status is logged in local_error_status_2_register.               This bit can be used to Mask asserting the LOCAL_INTERRUPT output when the Invalid               PHY Margining Error Status is set.               1: Error is masked.               0: Error is not masked.              " range="5" rwaccess="R/W"/> 
		<bitfield id="ISWMEM" width="1" begin="4" end="4" resetval="0x0" description="When the Controller receives a Margining Command from SW in its configuration register, it               checks if the command is valid. The error status is logged in local_error_status_2_register.               This bit can be used to Mask asserting the LOCAL_INTERRUPT output when the Invalid               SW Margining Error Status is set.               1: Error is masked.               0: Error is not masked.               ." range="4" rwaccess="R/W"/> 
		<bitfield id="MSIXMSKSET" width="1" begin="3" end="3" resetval="0x0" description="Mask for MSIX Function Mask Cleared Status." range="3" rwaccess="R/W"/> 
		<bitfield id="MSIXMSKCL" width="1" begin="2" end="2" resetval="0x0" description="Mask for MSIX Function Mask Set Status." range="2" rwaccess="R/W"/> 
		<bitfield id="MSIMSKSET" width="1" begin="1" end="1" resetval="0x0" description="Mask for MSI Mask Set Status." range="1" rwaccess="R/W"/> 
		<bitfield id="MSIMSKCL" width="1" begin="0" end="0" resetval="0x0" description="Mask for MSI Mask Cleared Status." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_msi_mask_cleared_status_1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_msi_mask_cleared_status_1" offset="0xD10" width="32" description="">
		<bitfield id="VF15MSIMSKCLST" width="1" begin="21" end="21" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF15 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="21" rwaccess="R/W1TC"/> 
		<bitfield id="VF14MSIMSKCLST" width="1" begin="20" end="20" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF14 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="20" rwaccess="R/W1TC"/> 
		<bitfield id="VF13MSIMSKCLST" width="1" begin="19" end="19" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF13 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="19" rwaccess="R/W1TC"/> 
		<bitfield id="VF12MSIMSKCLST" width="1" begin="18" end="18" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF12 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="18" rwaccess="R/W1TC"/> 
		<bitfield id="VF11MSIMSKCLST" width="1" begin="17" end="17" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF11 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="17" rwaccess="R/W1TC"/> 
		<bitfield id="VF10MSIMSKCLST" width="1" begin="16" end="16" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF10 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="16" rwaccess="R/W1TC"/> 
		<bitfield id="VF9MSIMSKCLST" width="1" begin="15" end="15" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF9 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="15" rwaccess="R/W1TC"/> 
		<bitfield id="VF8MSIMSKCLST" width="1" begin="14" end="14" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF8 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="14" rwaccess="R/W1TC"/> 
		<bitfield id="VF7MSIMSKCLST" width="1" begin="13" end="13" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF7 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="13" rwaccess="R/W1TC"/> 
		<bitfield id="VF6MSIMSKCLST" width="1" begin="12" end="12" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF6 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VF5MSIMSKCLST" width="1" begin="11" end="11" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF5 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="11" rwaccess="R/W1TC"/> 
		<bitfield id="VF4MSIMSKCLST" width="1" begin="10" end="10" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF4 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="10" rwaccess="R/W1TC"/> 
		<bitfield id="VF3MSIMSKCLST" width="1" begin="9" end="9" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF3 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="9" rwaccess="R/W1TC"/> 
		<bitfield id="VF2MSIMSKCLST" width="1" begin="8" end="8" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF2 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="8" rwaccess="R/W1TC"/> 
		<bitfield id="VF1MSIMSKCLST" width="1" begin="7" end="7" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF1 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="7" rwaccess="R/W1TC"/> 
		<bitfield id="VF0MSIMSKCLST" width="1" begin="6" end="6" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF0 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="6" rwaccess="R/W1TC"/> 
		<bitfield id="PF5MSIMSKCLST" width="1" begin="5" end="5" resetval="0x0" description="Each PF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in PF5 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="5" rwaccess="R/W1TC"/> 
		<bitfield id="PF4MSIMSKCLST" width="1" begin="4" end="4" resetval="0x0" description="Each PF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in PF4 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="4" rwaccess="R/W1TC"/> 
		<bitfield id="PF3MSIMSKCLST" width="1" begin="3" end="3" resetval="0x0" description="Each PF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in PF3 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="3" rwaccess="R/W1TC"/> 
		<bitfield id="PF2MSIMSKCLST" width="1" begin="2" end="2" resetval="0x0" description="Each PF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in PF2 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="2" rwaccess="R/W1TC"/> 
		<bitfield id="PF1MSIMSKCLST" width="1" begin="1" end="1" resetval="0x0" description="Each PF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in PF1 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PF0MSIMSKCLST" width="1" begin="0" end="0" resetval="0x0" description="Each PF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in PF0 MSI Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_msi_mask_set_status_1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_msi_mask_set_status_1" offset="0xD14" width="32" description="">
		<bitfield id="VF15MSIMSKCLST" width="1" begin="21" end="21" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF15 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="21" rwaccess="R/W1TC"/> 
		<bitfield id="VF14MSIMSKCLST" width="1" begin="20" end="20" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF14 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="20" rwaccess="R/W1TC"/> 
		<bitfield id="VF13MSIMSKCLST" width="1" begin="19" end="19" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF13 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="19" rwaccess="R/W1TC"/> 
		<bitfield id="VF12MSIMSKCLST" width="1" begin="18" end="18" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF12 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="18" rwaccess="R/W1TC"/> 
		<bitfield id="VF11MSIMSKCLST" width="1" begin="17" end="17" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF11 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="17" rwaccess="R/W1TC"/> 
		<bitfield id="VF10MSIMSKCLST" width="1" begin="16" end="16" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF10 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="16" rwaccess="R/W1TC"/> 
		<bitfield id="VF9MSIMSKCLST" width="1" begin="15" end="15" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF9 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="15" rwaccess="R/W1TC"/> 
		<bitfield id="VF8MSIMSKCLST" width="1" begin="14" end="14" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF8 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="14" rwaccess="R/W1TC"/> 
		<bitfield id="VF7MSIMSKCLST" width="1" begin="13" end="13" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF7 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="13" rwaccess="R/W1TC"/> 
		<bitfield id="VF6MSIMSKCLST" width="1" begin="12" end="12" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF6 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VF5MSIMSKCLST" width="1" begin="11" end="11" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF5 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="11" rwaccess="R/W1TC"/> 
		<bitfield id="VF4MSIMSKCLST" width="1" begin="10" end="10" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF4 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="10" rwaccess="R/W1TC"/> 
		<bitfield id="VF3MSIMSKCLST" width="1" begin="9" end="9" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF3 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="9" rwaccess="R/W1TC"/> 
		<bitfield id="VF2MSIMSKCLST" width="1" begin="8" end="8" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF2 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="8" rwaccess="R/W1TC"/> 
		<bitfield id="VF1MSIMSKCLST" width="1" begin="7" end="7" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF1 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="7" rwaccess="R/W1TC"/> 
		<bitfield id="VF0MSIMSKCLST" width="1" begin="6" end="6" resetval="0x0" description="Each VF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in VF0 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="6" rwaccess="R/W1TC"/> 
		<bitfield id="PF5MSIMSKCLST" width="1" begin="5" end="5" resetval="0x0" description="Each PF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in PF5 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="5" rwaccess="R/W1TC"/> 
		<bitfield id="PF4MSIMSKCLST" width="1" begin="4" end="4" resetval="0x0" description="Each PF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in PF4 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="4" rwaccess="R/W1TC"/> 
		<bitfield id="PF3MSIMSKCLST" width="1" begin="3" end="3" resetval="0x0" description="Each PF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in PF3 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="3" rwaccess="R/W1TC"/> 
		<bitfield id="PF2MSIMSKCLST" width="1" begin="2" end="2" resetval="0x0" description="Each PF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in PF2 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="2" rwaccess="R/W1TC"/> 
		<bitfield id="PF1MSIMSKCLST" width="1" begin="1" end="1" resetval="0x0" description="Each PF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in PF1 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PF0MSIMSKCLST" width="1" begin="0" end="0" resetval="0x0" description="Each PF has a 32-bit MSI Mask.                This status bit is set when any of the 32-bits in PF0 MSI Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSI Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_msix_function_mask_cleared_status_1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_msix_function_mask_cleared_status_1" offset="0xD18" width="32" description="">
		<bitfield id="VF15MSIXMSKCLST" width="1" begin="21" end="21" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF15 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="21" rwaccess="R/W1TC"/> 
		<bitfield id="VF14MSIXMSKCLST" width="1" begin="20" end="20" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF14 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="20" rwaccess="R/W1TC"/> 
		<bitfield id="VF13MSIXMSKCLST" width="1" begin="19" end="19" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF13 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="19" rwaccess="R/W1TC"/> 
		<bitfield id="VF12MSIXMSKCLST" width="1" begin="18" end="18" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF12 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="18" rwaccess="R/W1TC"/> 
		<bitfield id="VF11MSIXMSKCLST" width="1" begin="17" end="17" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF11 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="17" rwaccess="R/W1TC"/> 
		<bitfield id="VF10MSIXMSKCLST" width="1" begin="16" end="16" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF10 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="16" rwaccess="R/W1TC"/> 
		<bitfield id="VF9MSIXMSKCLST" width="1" begin="15" end="15" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF9 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="15" rwaccess="R/W1TC"/> 
		<bitfield id="VF8MSIXMSKCLST" width="1" begin="14" end="14" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF8 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="14" rwaccess="R/W1TC"/> 
		<bitfield id="VF7MSIXMSKCLST" width="1" begin="13" end="13" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF7 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="13" rwaccess="R/W1TC"/> 
		<bitfield id="VF6MSIXMSKCLST" width="1" begin="12" end="12" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF6 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VF5MSIXMSKCLST" width="1" begin="11" end="11" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF5 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="11" rwaccess="R/W1TC"/> 
		<bitfield id="VF4MSIXMSKCLST" width="1" begin="10" end="10" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF4 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="10" rwaccess="R/W1TC"/> 
		<bitfield id="VF3MSIXMSKCLST" width="1" begin="9" end="9" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF3 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="9" rwaccess="R/W1TC"/> 
		<bitfield id="VF2MSIXMSKCLST" width="1" begin="8" end="8" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF2 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="8" rwaccess="R/W1TC"/> 
		<bitfield id="VF1MSIXMSKCLST" width="1" begin="7" end="7" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF1 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="7" rwaccess="R/W1TC"/> 
		<bitfield id="VF0MSIXMSKCLST" width="1" begin="6" end="6" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF0 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="6" rwaccess="R/W1TC"/> 
		<bitfield id="PF5MSIXMSKCLST" width="1" begin="5" end="5" resetval="0x0" description="Each PF has a 1-bit MSIX Function Mask.                This status bit is set when the PF5 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="5" rwaccess="R/W1TC"/> 
		<bitfield id="PF4MSIXMSKCLST" width="1" begin="4" end="4" resetval="0x0" description="Each PF has a 1-bit MSIX Function Mask.                This status bit is set when the PF4 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="4" rwaccess="R/W1TC"/> 
		<bitfield id="PF3MSIXMSKCLST" width="1" begin="3" end="3" resetval="0x0" description="Each PF has a 1-bit MSIX Function Mask.                This status bit is set when the PF3 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="3" rwaccess="R/W1TC"/> 
		<bitfield id="PF2MSIXMSKCLST" width="1" begin="2" end="2" resetval="0x0" description="Each PF has a 1-bit MSIX Function Mask.                This status bit is set when the PF2 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="2" rwaccess="R/W1TC"/> 
		<bitfield id="PF1MSIXMSKCLST" width="1" begin="1" end="1" resetval="0x0" description="Each PF has a 1-bit MSIX Function Mask.                This status bit is set when the PF1 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PF0MSIXMSKCLST" width="1" begin="0" end="0" resetval="0x0" description="Each PF has a 1-bit MSIX Function Mask.                This status bit is set when the PF0 MSIX Function Mask is programmed or configured from 1 to 0 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_msix_function_mask_set_status_1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_msix_function_mask_set_status_1" offset="0xD1C" width="32" description="">
		<bitfield id="VF15MSIXMSKCLST" width="1" begin="21" end="21" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF15 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="21" rwaccess="R/W1TC"/> 
		<bitfield id="VF14MSIXMSKCLST" width="1" begin="20" end="20" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF14 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="20" rwaccess="R/W1TC"/> 
		<bitfield id="VF13MSIXMSKCLST" width="1" begin="19" end="19" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF13 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="19" rwaccess="R/W1TC"/> 
		<bitfield id="VF12MSIXMSKCLST" width="1" begin="18" end="18" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF12 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="18" rwaccess="R/W1TC"/> 
		<bitfield id="VF11MSIXMSKCLST" width="1" begin="17" end="17" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF11 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="17" rwaccess="R/W1TC"/> 
		<bitfield id="VF10MSIXMSKCLST" width="1" begin="16" end="16" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF10 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="16" rwaccess="R/W1TC"/> 
		<bitfield id="VF9MSIXMSKCLST" width="1" begin="15" end="15" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF9 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="15" rwaccess="R/W1TC"/> 
		<bitfield id="VF8MSIXMSKCLST" width="1" begin="14" end="14" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF8 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="14" rwaccess="R/W1TC"/> 
		<bitfield id="VF7MSIXMSKCLST" width="1" begin="13" end="13" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF7 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="13" rwaccess="R/W1TC"/> 
		<bitfield id="VF6MSIXMSKCLST" width="1" begin="12" end="12" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF6 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VF5MSIXMSKCLST" width="1" begin="11" end="11" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF5 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="11" rwaccess="R/W1TC"/> 
		<bitfield id="VF4MSIXMSKCLST" width="1" begin="10" end="10" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF4 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="10" rwaccess="R/W1TC"/> 
		<bitfield id="VF3MSIXMSKCLST" width="1" begin="9" end="9" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF3 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="9" rwaccess="R/W1TC"/> 
		<bitfield id="VF2MSIXMSKCLST" width="1" begin="8" end="8" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF2 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="8" rwaccess="R/W1TC"/> 
		<bitfield id="VF1MSIXMSKCLST" width="1" begin="7" end="7" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF1 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="7" rwaccess="R/W1TC"/> 
		<bitfield id="VF0MSIXMSKCLST" width="1" begin="6" end="6" resetval="0x0" description="Each VF has a 1-bit MSIX Function Mask.                This status bit is set when the VF0 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="6" rwaccess="R/W1TC"/> 
		<bitfield id="PF5MSIXMSKCLST" width="1" begin="5" end="5" resetval="0x0" description="Each PF has a 1-bit MSIX Function Mask.                This status bit is set when the PF5 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="5" rwaccess="R/W1TC"/> 
		<bitfield id="PF4MSIXMSKCLST" width="1" begin="4" end="4" resetval="0x0" description="Each PF has a 1-bit MSIX Function Mask.                This status bit is set when the PF4 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="4" rwaccess="R/W1TC"/> 
		<bitfield id="PF3MSIXMSKCLST" width="1" begin="3" end="3" resetval="0x0" description="Each PF has a 1-bit MSIX Function Mask.                This status bit is set when the PF3 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="3" rwaccess="R/W1TC"/> 
		<bitfield id="PF2MSIXMSKCLST" width="1" begin="2" end="2" resetval="0x0" description="Each PF has a 1-bit MSIX Function Mask.                This status bit is set when the PF2 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="2" rwaccess="R/W1TC"/> 
		<bitfield id="PF1MSIXMSKCLST" width="1" begin="1" end="1" resetval="0x0" description="Each PF has a 1-bit MSIX Function Mask.                This status bit is set when the PF1 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PF0MSIXMSKCLST" width="1" begin="0" end="0" resetval="0x0" description="Each PF has a 1-bit MSIX Function Mask.                This status bit is set when the PF0 MSIX Function Mask is programmed or configured from 0 to 1 by Local Firmware Or Host SW.               This bit is set only when the MSIX Function Mask Change Enhanced Interrupt Enable bit is set by the User in debug_mux_control_2_reg.               When this status bit is set, the Controller asserts LOCAL_INTERRUPT if not masked in local_intrpt_mask_2_reg .               Firmware has to clear this bit in order to deassert LOCAL_INTERRUPT.              " range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ld_ctrl" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ld_ctrl" offset="0xDA0" width="32" description="">
		<bitfield id="AUTO_EN" width="1" begin="24" end="24" resetval="0x1" description=" This bit when set indicates that the link down indication auto reset is enabled" range="24" rwaccess="R/W"/> 
		<bitfield id="LDTIMER" width="24" begin="23" end="0" resetval="0x6250000" description=" This is a counter timeout value which triggers the internal logic to reset the link down indication bit in the AXI Configuration registers " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_rx_elec_idle_filter_control" acronym="CORE__DBN_CFG__PCIE_CORE_REG_rx_elec_idle_filter_control" offset="0xDA4" width="32" description="">
		<bitfield id="GFLCP" width="8" begin="31" end="24" resetval="0x4" description="This controls the glitch filter on PM Clock domain. This counter indicates the number of PM Clocks the glitch will be filtered out. The  total delay of the glitch filter is calculated as [PM Clock Period * Number of PM Clocks] this  delay should be same or close enough for both Core Clock[GFLCC] and PM Clock[GFLCP]" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="GFLCC" width="8" begin="23" end="16" resetval="0x32" description="This controls the glitch filter on CORE Clock domain. This counter indicates the number of CORE Clocks the glitch will be filtered out. The total delay of the glitch filter is calculated as [CORE Clock Period * Number of CORE Clocks] this delay should be same or close enough for both CORE Clock[GFLCC] and PM Clock[GFLCP]" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="GFLD" width="4" begin="3" end="0" resetval="0x0" description="By default controller enables glitch filter on all lanes.               Setting this bit to one makes the controller to disable the glitch filter on that               corresponding lanes in which the bit is set. When all bits are set to one the Glitch filter is completely bypassed,                When any bit is zero glitch filter is enabled, and de-glitching is done only on the lanes that are set to zero" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_local_control_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_local_control_reg" offset="0xDA8" width="32" description="">
		<bitfield id="DAINVCNT" width="1" begin="28" end="28" resetval="0x0" description="By default, the Controller automatically invalidates PTM Context when the LTSSM                 exits L0 state. Client may disable this by writing a 1 to this register.                " range="28" rwaccess="R/W"/> 
		<bitfield id="INVPTMCNT" width="1" begin="27" end="27" resetval="0x0" description="Client Firmware may write a 1 to this bit in order to reset the PTM Context.                 This is a write-only bit. Controller internally clears this bit. Read from this bit returns 0.                 EP Mode:                 Resets the PTM Request State Machine.                 PTM Context is Cleared.                  RP Mode:                 Resets the PTM Response State Machine.                 PTM Context is Cleared.                " range="27" rwaccess="W"/> 
		<bitfield id="PTMRSEN" width="1" begin="17" end="17" resetval="0x0" description="                 EP Mode:                 Reserved                                  RP Mode:                 This bit enables Controller [RP] to respond to the received PTM Requests.                 PTM Response/PTM ResponseD is determined by the PTM Response Mode bit.                                  1 : Controller automatically responds with Response/ResponseD messages.                                  0 : Controller does not respond for PTM Requests. [PTM Feature is Bypassed.]                 " range="17" rwaccess="R/W"/> 
		<bitfield id="PTMRSM" width="1" begin="16" end="16" resetval="0x0" description="                 EP Mode:                 Reserved.                                  RP Mode:                 This bit is used to control the number of PTM dialogs used during each PTM Master Time Request.                 1 : Two Dialog Mode -                  Each PTM Context will have Response followed by ResponseD.                 Example:                 Dialog0:                 Request -> Response.                 Dialog1:                 Request -> ResponseD                 Dialog2:                 Request -> Response                 Dialog3:                 Request -> ResponseD                                  0 : Continuous Dialog Mode - Each PTM Context will have Only ResponseD.                 Example:                 Dialog0:                 Request -> Response.                 Dialog1:                 Request -> ResponseD                 Dialog2:                 Request -> ResponseD                 Dialog3:                 Request -> ResponseD                  " range="16" rwaccess="R/W"/> 
		<bitfield id="PTMRINT" width="4" begin="15" end="12" resetval="0x1" description="                 EP Mode:                 In Single,Periodic Request Mode, this field is used to control the time interval [in us] between PTM Requests within a PTM Context.                  This represents the time the Requester State Machine waits in the WAIT_1US_STATE.                 0001 - 1                 0010 - 2                 0011 - 3                 0100 - 4                 0101 - 5                 0110 - 6                 0111 - 7                 1000 - 8                 1001 - 9                 ..                 1111 - 15                 This value is in [us].                  RP Mode:                 Reserved.                 " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PTMRFRVL" width="4" begin="11" end="8" resetval="0x1" description="                 EP Mode:                 In Periodic Request Mode, this field is used to control the time interval [value] between successive PTM Context Refresh. This represents the time the Requester State Machine waits in the VALID_PTM_CONTEXT_STATE.                 0001 - 1                 0010 - 2                 0011 - 3                 0100 - 4                 0101 - 5                 0110 - 6                 0111 - 7                 1000 - 8                 1001 - 9                 1010 - 1111 Reserved                 This value is multiplied with the scale to determine the PTM Request Time Interval.                  RP Mode:                 Reserved.                 " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PTMRFRSC" width="4" begin="7" end="4" resetval="0x1" description="                 EP Mode:                 In Periodic Request Mode, this field is used to control the time interval [scale] between successive PTM Context Refresh. This represents the time the Requester State Machine waits in the VALID_PTM_CONTEXT_STATE.                 0000 - 1 us                 0001 - 10 us                 0010 - 100 us                 0011 - 1 ms                 0100 - 10 ms                 0101 - 100 ms                 0110 - 1 s                 0111 - 10 s                 1000 - 100 s                 1001 - 1111 - Reserved                  RP Mode:                 Reserved.                " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PTMRQEN" width="1" begin="1" end="1" resetval="0x0" description="                 EP Mode:                 This enables Endpoint to request for PTM Master Time.                 1 : PTM Requests are Enabled.                 In Single Request Mode, this bit is used to trigger PTM dialog to obtain PTM Master time exactly once. This bit is auto-cleared after the PTM Master time is obtained.                  In Periodic Request Mode, this bit enables periodic requests for PTM Master Time. This bit remains set till it is cleared by the EP local firmware.                  0 : PTM Requests are Disabled. [PTM Feature is Bypassed.]                 User may disable PTM requests in the Controller and, if required, generate requests from Client Master Interface.                  RP Mode:                 Reserved.                " range="1" rwaccess="R/W"/> 
		<bitfield id="PTMRQM" width="1" begin="0" end="0" resetval="0x0" description="EP Mode:                 This bit controls the pattern of PTM Requests issued by the Endpoint.                 0: Single Request Mode.                 1: Periodic Request Mode.                                  In Single Request Mode, Endpoint initiates one or two PTM Dialogs till the PTM Master Time is obtained.                                  In Periodic Request Mode, Endpoint initiates PTM Dialogs and obtains PTM Master at periodic intervals. The period is programmable.                                  RP Mode:                 Reserved." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_local_status_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_local_status_reg" offset="0xDAC" width="32" description="">
		<bitfield id="PTMCNST" width="4" begin="3" end="0" resetval="0x0" description="                 Reflects the current status of the PTM Context.                  In EP Mode:                 0000 - Invalid PTM Context                 0001 - Dialog 1 PTM Request Sent                 0011 - Dialog 1 PTM Response Received                 0111 - Dialog 2 PTM Request Sent                 1111 - Dialog 2 PTM ResponseD Received and PTM Context Valid                  In RP Mode:                 0000 - Invalid PTM Context                 0001 - Dialog 1 PTM Request Received                 0011 - Dialog 1 PTM Response Sent                 0111 - Dialog 2 PTM Request Received                 1111 - Dialog 2 PTM ResponseD Sent and PTM Context Valid                  " range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_latency_parameters_index_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_latency_parameters_index_reg" offset="0xDB0" width="32" description="">
		<bitfield id="PTMLATIN" width="4" begin="3" end="0" resetval="0x0" description="                 This is used by FW to select the speed for which the Latency parameters are to be programmed.                  FW is required to set this to each of the supported speeds and program the corresponding latency parameters in the PTM Latency Parameters  Register.                 0000 - Gen1 Speed Select                 0001 - Gen2 Speed Select                 0010 - Gen3 Speed Select                 0011 - Gen4 Speed Select                 Others - Reserved                " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_latency_parameters_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_latency_parameters_reg" offset="0xDB4" width="32" description="">
		<bitfield id="RXDLTUN" width="4" begin="31" end="28" resetval="0x0" description="                 In EP Mode:                 This field can be used to add a fixed offset to the captured timestamps t4 and t4_tick.                  In RP Mode:                 This field can be used to add a fixed offset to the captured timestamps t2 and t2_tick.                  Encoding:                 0000: + 0 ns                 0001: + 1ns                 0010: + 2ns                 ....                 1111: + 15ns                  Separate value can be programmed for each supported speed of operation.                 The speed of operation must first be programmed in the PTM Latency Parameters Index  Register and then the  corresponding value be programmed into this register.                 " range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="TXDLTUN" width="4" begin="27" end="24" resetval="0x0" description="                 In EP Mode:                 This field can be used to add a fixed offset to the captured timestamps t1 and t1_tick.                  In RP Mode:                 This field can be used to add a fixed offset to the captured timestamps t3 and t3_tick.                  Encoding:                 0000: + 0 ns                 0001: + 1ns                 0010: + 2ns                 ....                 1111: + 15ns                  Separate value can be programmed for each supported speed of operation.                 The speed of operation must first be programmed in the PTM Latency Parameters Index  Register and then the  corresponding value be programmed into this register.                 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PTMRXLAT" width="10" begin="19" end="10" resetval="0x0" description="This field should be programmed with the parameter Receive Latency in [ns] from the PHY Datasheet.                 Separate value can be programmed for each supported speed of operation.                 The speed of operation must first be programmed in the PTM Latency Parameters Index Register and then the  corresponding latency be programmed into this register.                " range="19 - 10" rwaccess="R/W"/> 
		<bitfield id="PTMTXLAT" width="10" begin="9" end="0" resetval="0x0" description="This field should be programmed with the parameter Transmit Latency in [ns] from the PHY Datasheet.                 Separate value can be programmed for each supported speed of operation.                 The speed of operation must first be programmed in the PTM Latency Parameters Index Register and then the  corresponding latency be programmed into this register.                " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_1_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_1_reg" offset="0xDB8" width="32" description="">
		<bitfield id="PTMT1T2" width="32" begin="31" end="0" resetval="0x0" description="                 EP Mode : Represents the lower 32-bits of timestamp t1 in [ns] as recorded by Endpoint.                  RP Mode : Represents the lower 32-bits of timestamp t2 in [ns] as recorded by RP.                " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_2_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_2_reg" offset="0xDBC" width="32" description="">
		<bitfield id="PTMT1T2U" width="32" begin="31" end="0" resetval="0x0" description="                 EP Mode : Represents the upper 32-bits of timestamp t1 in [ns] as recorded by Endpoint.                  RP Mode : Represents the upper 32-bits of timestamp t2 in [ns] as recorded by RP.                " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_3_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_3_reg" offset="0xDC0" width="32" description="">
		<bitfield id="PTMT4T3" width="32" begin="31" end="0" resetval="0x0" description="                 EP Mode : Represents the lower 32-bits of timestamp t4 in [ns] as recorded by Endpoint.                  RP Mode : Represents the lower 32-bits of timestamp t3 in [ns] as recorded by RP.                " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_4_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_4_reg" offset="0xDC4" width="32" description="">
		<bitfield id="PTMT4T3U" width="32" begin="31" end="0" resetval="0x0" description="                 EP Mode : Represents the upper 32-bits of timestamp t4 in [ns] as recorded by Endpoint.                  RP Mode : Represents the upper 32-bits of timestamp t3 in [ns] as recorded by RP.                " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_5_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_5_reg" offset="0xDC8" width="32" description="">
		<bitfield id="PTMT1KT2K" width="32" begin="31" end="0" resetval="0x0" description="                 EP Mode : Represents the lower 32-bits of timestamp t1_tick in [ns] as recorded by Endpoint.                  RP Mode : Represents the lower 32-bits of timestamp t2_tick in [ns] as recorded by RP.                " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_6_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_6_reg" offset="0xDCC" width="32" description="">
		<bitfield id="PTMT1KT2KU" width="32" begin="31" end="0" resetval="0x0" description="                 EP Mode : Represents the upper 32-bits of timestamp t1_tick in [ns] as recorded by Endpoint.                  RP Mode : Represents the upper 32-bits of timestamp t2_tick in [ns] as recorded by RP.                " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_7_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_7_reg" offset="0xDD0" width="32" description="">
		<bitfield id="PTMT4KT3K" width="32" begin="31" end="0" resetval="0x0" description="                 EP Mode : Represents the lower 32-bits of timestamp t4_tick in [ns] as recorded by Endpoint.                  RP Mode : Represents the lower 32-bits of timestamp t3_tick in [ns] as recorded by RP.                " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_8_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_8_reg" offset="0xDD4" width="32" description="">
		<bitfield id="PTMT4KT3KU" width="32" begin="31" end="0" resetval="0x0" description="                 EP Mode : Represents the upper 32-bits of timestamp t4_tick in [ns] as recorded by Endpoint.                  RP Mode : Represents the upper 32-bits of timestamp t3_tick in [ns] as recorded by RP.                " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_9_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_9_reg" offset="0xDD8" width="32" description="">
		<bitfield id="PTMT3MT2" width="32" begin="31" end="0" resetval="0x0" description="                 Propagation Delay.                  EP Mode : Represents the Propagation Delay [t3 - t2] in [ns] as received in ResponseD Message by Endpoint.                  RP Mode - Reserved.                 " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_10_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_10_reg" offset="0xDDC" width="32" description="">
		<bitfield id="PTMMSTT1T" width="32" begin="31" end="0" resetval="0x0" description="                 EP Mode - Represents the lower 32-bits of PTM Master Time at timestamp t1_tick in [ns] as computed by Endpoint.                  RP Mode - Reserved.                 " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_11_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_ptm_context_11_reg" offset="0xDE0" width="32" description="">
		<bitfield id="PTMMSTT1TU" width="32" begin="31" end="0" resetval="0x0" description="                 EP Mode - Represents the upper 32-bits of PTM Master Time at timestamp t1_tick in [ns] as computed by Endpoint.                  RP Mode - Reserved.                " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_intrpt_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_intrpt_status" offset="0xDEC" width="32" description="">
		<bitfield id="INTEGRER" width="1" begin="6" end="6" resetval="0x0" description="Integrity error interrupt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="PROTER" width="1" begin="5" end="5" resetval="0x0" description="Protocol error interrupt" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="TRANSTOER" width="1" begin="4" end="4" resetval="0x0" description="Transaction timeouts interrupt" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="CSRER" width="1" begin="3" end="3" resetval="0x0" description="Configuration and status registers error interrupt" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="DAPER" width="1" begin="2" end="2" resetval="0x0" description="Data and address paths error interrupt" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="SRUCORER" width="1" begin="1" end="1" resetval="0x0" description="SRAM Uncorrectable error interrupt" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="SRCORER" width="1" begin="0" end="0" resetval="0x0" description="SRAM Correctable error interrupt" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_intrpt_raw_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_intrpt_raw_status" offset="0xDF0" width="32" description="">
		<bitfield id="INTEGRER" width="1" begin="6" end="6" resetval="0x0" description="Integrity error interrupt" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="PROTER" width="1" begin="5" end="5" resetval="0x0" description="Protocol error interrupt" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="TRANSTOER" width="1" begin="4" end="4" resetval="0x0" description="Transaction timeouts interrupt" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="CSRER" width="1" begin="3" end="3" resetval="0x0" description="Configuration and status registers error interrupt" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="DAPER" width="1" begin="2" end="2" resetval="0x0" description="Data and address paths error interrupt" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="SRUCORER" width="1" begin="1" end="1" resetval="0x0" description="SRAM Uncorrectable error interrupt" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="SRCORER" width="1" begin="0" end="0" resetval="0x0" description="SRAM Correctable error interrupt" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_intrpt_mask_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_intrpt_mask_reg" offset="0xDF4" width="32" description="">
		<bitfield id="INTEGRERM" width="1" begin="6" end="6" resetval="0x0" description="Mask bit for Integrity error interrupt" range="6" rwaccess="R/W"/> 
		<bitfield id="PROTERM" width="1" begin="5" end="5" resetval="0x1" description="Mask bit for Protocol error interrupt" range="5" rwaccess="R/W"/> 
		<bitfield id="TRANTOEM" width="1" begin="4" end="4" resetval="0x1" description="Mask bit for Transaction timeouts interrupt" range="4" rwaccess="R/W"/> 
		<bitfield id="CSRERM" width="1" begin="3" end="3" resetval="0x1" description="Mask bit for Configuration and status registers error interrupt" range="3" rwaccess="R/W"/> 
		<bitfield id="DAPERM" width="1" begin="2" end="2" resetval="0x1" description="Mask bit for Data and address paths error interrupt" range="2" rwaccess="R/W"/> 
		<bitfield id="SRUCORERM" width="1" begin="1" end="1" resetval="0x1" description="Mask bit for SRAM Uncorrectable error interrupt" range="1" rwaccess="R/W"/> 
		<bitfield id="SRCORERM" width="1" begin="0" end="0" resetval="0x1" description="Mask bit for SRAM Correctable error interrupt" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_intrpt_test" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_intrpt_test" offset="0xDF8" width="32" description="">
		<bitfield id="INTEGRERT" width="1" begin="6" end="6" resetval="0x0" description="Test bit for Integrity error interrupt" range="6" rwaccess="W"/> 
		<bitfield id="PROTERT" width="1" begin="5" end="5" resetval="0x0" description="Test bit for Protocol error interrupt" range="5" rwaccess="W"/> 
		<bitfield id="TRANTOET" width="1" begin="4" end="4" resetval="0x0" description="Test bit for Transaction timeouts interrupt" range="4" rwaccess="W"/> 
		<bitfield id="CSRERT" width="1" begin="3" end="3" resetval="0x0" description="Test bit for Configuration and status registers error interrupt" range="3" rwaccess="W"/> 
		<bitfield id="DAPERT" width="1" begin="2" end="2" resetval="0x0" description="Test bit for Data and address paths error interrupt" range="2" rwaccess="W"/> 
		<bitfield id="SRUCORERT" width="1" begin="1" end="1" resetval="0x0" description="Test bit for SRAM Uncorrectable error interrupt" range="1" rwaccess="W"/> 
		<bitfield id="SRCORERT" width="1" begin="0" end="0" resetval="0x0" description="Test bit for SRAM Correctable error interrupt" range="0" rwaccess="W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_intrpt_fatal_nonfatal_sel" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_intrpt_fatal_nonfatal_sel" offset="0xDFC" width="32" description="">
		<bitfield id="INTEGRERS" width="1" begin="6" end="6" resetval="0x0" description="Enable Integrity error as Fatal" range="6" rwaccess="R/W"/> 
		<bitfield id="PROTERS" width="1" begin="5" end="5" resetval="0x1" description="Enable protocol interrupt as fatal" range="5" rwaccess="R/W"/> 
		<bitfield id="TRANTOES" width="1" begin="4" end="4" resetval="0x1" description="Enable transaction timeouts interrupt as fatal" range="4" rwaccess="R/W"/> 
		<bitfield id="CSRERS" width="1" begin="3" end="3" resetval="0x1" description="Enable configuration and status registers interrupt as fatal" range="3" rwaccess="R/W"/> 
		<bitfield id="DAPERS" width="1" begin="2" end="2" resetval="0x1" description="Enable data and address paths interrupt as fatal" range="2" rwaccess="R/W"/> 
		<bitfield id="SRUCORERS" width="1" begin="1" end="1" resetval="0x1" description="Enable SRAM Uncorrectable interrupt as fatal" range="1" rwaccess="R/W"/> 
		<bitfield id="SRCORERS" width="1" begin="0" end="0" resetval="0x1" description="Enable SRAM correctable interrupt as fatal" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_sram_corr_fault_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_sram_corr_fault_status" offset="0xE00" width="32" description="">
		<bitfield id="SRCORFI" width="8" begin="31" end="24" resetval="0x0" description="This ENCODING indicates which SRAM Instance has a Correctable Fault.        The Encoding of the SRAM is listed under Section: IP Embedded SRAM Protection in Table: SRAM Instance EnCoding" range="31 - 24" rwaccess="R"/> 
		<bitfield id="SRCORFADR" width="24" begin="23" end="0" resetval="0x0" description="This indicates the address where the Correctable fault was observed." range="23 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_sram_uncorr_fault_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_sram_uncorr_fault_status" offset="0xE04" width="32" description="">
		<bitfield id="SRUCORFI" width="8" begin="31" end="24" resetval="0x0" description="This ENCODING indicates which SRAM Instance has a Uncorrectable Fault.        The Encoding of the SRAM is shown in Table 26" range="31 - 24" rwaccess="R"/> 
		<bitfield id="SRUCRFADR" width="24" begin="23" end="0" resetval="0x0" description="This indicates the address where the Uncorrectable fault was observed." range="23 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_sram_fault_statstics" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_sram_fault_statstics" offset="0xE08" width="32" description="">
		<bitfield id="SRUCORFS" width="16" begin="31" end="16" resetval="0x0" description="Counts the number of SRAM Uncorrectable errors seen." range="31 - 16" rwaccess="R/W1TC"/> 
		<bitfield id="SRCORFS" width="16" begin="15" end="0" resetval="0x0" description="Counts the number of SRAM Correctable errors seen." range="15 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_trans_to_ctrl" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_trans_to_ctrl" offset="0xE0C" width="32" description="">
		<bitfield id="TRTOEN" width="1" begin="31" end="31" resetval="0x0" description="Enable transaction timeout monitoring." range="31" rwaccess="R/W"/> 
		<bitfield id="TRTOCTRL" width="16" begin="15" end="0" resetval="0x0" description="Timer value to use for transaction timeout monitor.This is counted        in resolution of 1 ms." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_trans_to_fault_mask" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_trans_to_fault_mask" offset="0xE10" width="32" description="">
		<bitfield id="DTIDTOM" width="1" begin="11" end="11" resetval="0x0" description="When written to 1 Disables DTI DN I/F timeout Reporting Error status reporting" range="11" rwaccess="R/W"/> 
		<bitfield id="DTIUTOM" width="1" begin="10" end="10" resetval="0x0" description="When written to 1 Disables DTI UP I/F timeout Reporting Error status reporting" range="10" rwaccess="R/W"/> 
		<bitfield id="APBTOM" width="1" begin="9" end="9" resetval="0x0" description="When written to 1 Disables APB I/F timeout Error status reporting" range="9" rwaccess="R/W"/> 
		<bitfield id="LMITOM" width="1" begin="8" end="8" resetval="0x0" description="When written to 1 Disables Local Management I/F timeout Error status reporting" range="8" rwaccess="R/W"/> 
		<bitfield id="AXSLTOM" width="1" begin="7" end="7" resetval="0x0" description="When written to 1 Disables AXI Slave I/F timeout Error status reporting" range="7" rwaccess="R/W"/> 
		<bitfield id="AXMSTOM" width="1" begin="6" end="6" resetval="0x0" description="When written to 1 Disables AXI Target I/F timeout Error status reporting" range="6" rwaccess="R/W"/> 
		<bitfield id="HLTGTOM" width="1" begin="5" end="5" resetval="0x0" description="When written to 1 Disables HAL Target I/F timeout Error status reporting" range="5" rwaccess="R/W"/> 
		<bitfield id="HLMSTOM" width="1" begin="4" end="4" resetval="0x0" description="When written to 1 Disables HAL Master I/F timeout Error status reporting" range="4" rwaccess="R/W"/> 
		<bitfield id="LRESPDTOM" width="1" begin="3" end="3" resetval="0x0" description="When written to 1 Disables LTSSM  Recovery Speed  Timeout Error status reporting" range="3" rwaccess="R/W"/> 
		<bitfield id="LCFLWSTOM" width="1" begin="2" end="2" resetval="0x0" description="When written to 1 Disables LTSSM Cfg Link Width Start Timeout Error status reporting" range="2" rwaccess="R/W"/> 
		<bitfield id="LTPLCFTOM" width="1" begin="1" end="1" resetval="0x0" description="When written to 1 Disables LTSSM Polling Configuration Timeout Error status reporting" range="1" rwaccess="R/W"/> 
		<bitfield id="PCOMTOM" width="1" begin="0" end="0" resetval="0x0" description="When written to 1 Disables PCIe Completion Timeout Error status reporting" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_trans_to_fault_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_trans_to_fault_status" offset="0xE14" width="32" description="">
		<bitfield id="DTIDTO" width="1" begin="11" end="11" resetval="0x0" description="DTI DN I/F Timeout detected waiting for a response from User" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="DTIUTO" width="1" begin="10" end="10" resetval="0x0" description="DTI UP I/F Timeout detected waiting for a response from User" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="APBTOM" width="1" begin="9" end="9" resetval="0x0" description="APB I/F Timeout detected waiting for a response from User" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="LMITO" width="1" begin="8" end="8" resetval="0x0" description="Local Management I/F Timeout detected waiting for a response from User" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="AXSLTO" width="1" begin="7" end="7" resetval="0x0" description="AXI Slave I/F Timeout detected waiting for a response" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="AXMSTO" width="1" begin="6" end="6" resetval="0x0" description="AXI Master I/F Timeout detected waiting for a response" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="HLTGTO" width="1" begin="5" end="5" resetval="0x0" description="HAL Target I/F Timeout detected waiting for a response" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="HLMSTO" width="1" begin="4" end="4" resetval="0x0" description="HAL Master I/F Timeout detected waiting for a response" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="LRESPDTO" width="1" begin="3" end="3" resetval="0x0" description="This Indicates if the states of the LTSSM timed out . 48 ms timeout in Rec.Speed-> Detect" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="LCFLWSTO" width="1" begin="2" end="2" resetval="0x0" description="This Indicates if the states of the LTSSM timed out . 24 ms Timeout observed in        Cfg.Link.Width.Start -> Detect" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="LTPLCFTO" width="1" begin="1" end="1" resetval="0x0" description="This Indicates if the states of the LTSSM timed out . 48 ms Timeout observed        for Polling.Cfg-> Detect" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PCOMTO" width="1" begin="0" end="0" resetval="0x0" description="This indicates if a Non Posted requested did NOT receive any competition from        remote device with in the completion time specified" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_protocol_fault_mask" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_protocol_fault_mask" offset="0xE18" width="32" description="">
		<bitfield id="AXISLDECM" width="1" begin="15" end="15" resetval="0x0" description="When set to 1 disables the AXI Slave/Decode Error status reporting" range="15" rwaccess="R/W"/> 
		<bitfield id="RPLTOM" width="1" begin="14" end="14" resetval="0x0" description="When set to 1 disables the Replay Timer Timeout status reporting" range="14" rwaccess="R/W"/> 
		<bitfield id="RPLROLM" width="1" begin="13" end="13" resetval="0x0" description="When set to 1 disables the Replay Number Rollover Detected status reporting" range="13" rwaccess="R/W"/> 
		<bitfield id="BADDLPM" width="1" begin="12" end="12" resetval="0x0" description="When set to 1 disables the Bad DLLP Detected status reporting" range="12" rwaccess="R/W"/> 
		<bitfield id="BADTLPM" width="1" begin="11" end="11" resetval="0x0" description="When set to 1 disables the Bad TLP Detected status reporting" range="11" rwaccess="R/W"/> 
		<bitfield id="PHRCVERM" width="1" begin="10" end="10" resetval="0x0" description="When set to 1 disables the PHY Receiver Error Detected status reporting" range="10" rwaccess="R/W"/> 
		<bitfield id="USPREQM" width="1" begin="9" end="9" resetval="0x0" description="When set to 1 disables the Unsupported Request Error status reporting" range="9" rwaccess="R/W"/> 
		<bitfield id="ECRCERRM" width="1" begin="8" end="8" resetval="0x0" description="When set to 1 disables the ECRC Error Detected status reporting" range="8" rwaccess="R/W"/> 
		<bitfield id="MALTLPEM" width="1" begin="7" end="7" resetval="0x0" description="When set to 1 disables the Malformed Error status reporting" range="7" rwaccess="R/W"/> 
		<bitfield id="RCVROVFLM" width="1" begin="6" end="6" resetval="0x0" description="When set to 1 disables the Receiver Overflow Error status reporting" range="6" rwaccess="R/W"/> 
		<bitfield id="UNCPLRCM" width="1" begin="5" end="5" resetval="0x0" description="When set to 1 disables the Unexpcted Completion status reporting" range="5" rwaccess="R/W"/> 
		<bitfield id="CMPLABTM" width="1" begin="4" end="4" resetval="0x0" description="When set to 1 disables the Completer Abort Error status reporting" range="4" rwaccess="R/W"/> 
		<bitfield id="CPLTOM" width="1" begin="3" end="3" resetval="0x0" description="When set to 1 disables the Completion Timeout status reporting" range="3" rwaccess="R/W"/> 
		<bitfield id="FCPROERM" width="1" begin="2" end="2" resetval="0x0" description="When set to 1 disables the Flow Control Protocol Error status reporting" range="2" rwaccess="R/W"/> 
		<bitfield id="POTLRCVM" width="1" begin="1" end="1" resetval="0x0" description="When set to 1 disables the Poisoned TLP received status reporting" range="1" rwaccess="R/W"/> 
		<bitfield id="DLPROTM" width="1" begin="0" end="0" resetval="0x0" description="When set to 1 disables the Data Link Layer Protocol Error status reporting" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_protocol_fault_status_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_protocol_fault_status_reg" offset="0xE1C" width="32" description="">
		<bitfield id="AXISLVDEC" width="1" begin="15" end="15" resetval="0x0" description="This bit is set when the AXI interface sends SLVERR or DECERR to the user" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="RPLTOM" width="1" begin="14" end="14" resetval="0x0" description="This bit is set when the replay timer in the Data Link Layer of the Controller times out." range="14" rwaccess="R/W1TC"/> 
		<bitfield id="RPLROL" width="1" begin="13" end="13" resetval="0x0" description="This bit is set when the replay count rolls over after three re transmissions of a        TLP at the Data Link Layer of the Controller." range="13" rwaccess="R/W1TC"/> 
		<bitfield id="BADDLP" width="1" begin="12" end="12" resetval="0x0" description="This bit is set when an LCRC error is detected in a received DLLP" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="BADTLPM" width="1" begin="11" end="11" resetval="0x0" description="This bit is set when an error is detected in a received TLP by the Data Link Layer of the Controller." range="11" rwaccess="R/W1TC"/> 
		<bitfield id="PHRCVER" width="1" begin="10" end="10" resetval="0x0" description="This bit is set when an error is detected in the receive side of the Physical Layer of the Controller" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="USPREQ" width="1" begin="9" end="9" resetval="0x0" description="This bit is set when the Controller has received a request from the link that it does not support." range="9" rwaccess="R/W1TC"/> 
		<bitfield id="ECRCERR" width="1" begin="8" end="8" resetval="0x0" description="This bit is set when the Controller has detected an ECRC error in a received TLP" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="MALTLPER" width="1" begin="7" end="7" resetval="0x0" description="This bit is set when the Controller receives a malformed TLP from the link." range="7" rwaccess="R/W1TC"/> 
		<bitfield id="RCVROVFL" width="1" begin="6" end="6" resetval="0x0" description="This bit is set when the Controller receives a TLP in violation of the receive credit currently available." range="6" rwaccess="R/W1TC"/> 
		<bitfield id="UNCMLRCV" width="1" begin="5" end="5" resetval="0x0" description="This bit is set when the Controller has received an unexpected Completion packet from the link" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="CMPLABT" width="1" begin="4" end="4" resetval="0x0" description="This bit is set when the Controller has returned the Completer Abort [CA] status to a        request received from the link." range="4" rwaccess="R/W1TC"/> 
		<bitfield id="CPLTO" width="1" begin="3" end="3" resetval="0x0" description="This bit is set when the completion timer associated with an outstanding request times out." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="FCPROER" width="1" begin="2" end="2" resetval="0x0" description="This bit is set when certain violations of the flow control protocol are detected by the Controller." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="POTLRCV" width="1" begin="1" end="1" resetval="0x0" description="This bit is set when the Controller receives a poisoned TLP from the link." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="DLPROT" width="1" begin="0" end="0" resetval="0x0" description="This bit is set when the Controller receives an Ack or Nak DLLP whose sequence        number does not correspond to that of an unacknowledged TLP or that of the last acknowledged TLP" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_magic_num_ctrller_ver_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_asf_magic_num_ctrller_ver_reg" offset="0xE40" width="32" description="">
		<bitfield id="CNTVER" width="16" begin="31" end="16" resetval="0x1" description="This 16bit value is used to determine the revision number of the controller by the software" range="31 - 16" rwaccess="R"/> 
		<bitfield id="MGCNM" width="16" begin="15" end="0" resetval="0x3034" description="This 16bit value is used for verification of base address by the software" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_eq_debug_mon_control_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_eq_debug_mon_control_reg" offset="0xE4C" width="32" description="">
		<bitfield id="CAPTBEH" width="1" begin="10" end="10" resetval="0x1" description="If this is set , the first 64 equalization info events are captured else the last 64 events are         captured" range="10" rwaccess="R"/> 
		<bitfield id="CAPTSPDSEL" width="3" begin="9" end="7" resetval="0x0" description="Selects the Link Speed at which capture is to be done                  000 : Any speed,                 001 : Gen 3,                 010 : Gen 4,                 100 : Gen 5                 " range="9 - 7" rwaccess="R/W"/> 
		<bitfield id="CAPTPHSEL" width="2" begin="6" end="5" resetval="0x3" description="Selects the  Equalization Phase when capture is to be done                  01 : Phase 2,                 10 : Phase 3,                 11 : Phase 2 and 3" range="6 - 5" rwaccess="R/W"/> 
		<bitfield id="CAPTLNSEL" width="4" begin="4" end="1" resetval="0x0" description="Selects the Lane whose Equalization Debug information is to be captured.Please         note,this signifies the physical lane number." range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="CLRCAPT" width="1" begin="0" end="0" resetval="0x0" description="Setting this bit clears all captured information in the EQ Debug Status Registers.         If it is unset then capture is allowed in status registers." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_eq_debug_mon_status0_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_eq_debug_mon_status0_reg" offset="0xE50" width="32" description="">
		<bitfield id="REMLF" width="6" begin="23" end="18" resetval="0x0" description="Remote PHY's LF Value Of the Lane and Speed Selected." range="23 - 18" rwaccess="R"/> 
		<bitfield id="REMFS" width="6" begin="17" end="12" resetval="0x0" description="Remote PHY's FS Value Of the Lane and Speed Selected." range="17 - 12" rwaccess="R"/> 
		<bitfield id="LCLLF" width="6" begin="11" end="6" resetval="0x0" description="Local PHY's LF Value Of the Lane and Speed Selected." range="11 - 6" rwaccess="R"/> 
		<bitfield id="LCLFS" width="6" begin="5" end="0" resetval="0x0" description="Local PHY's FS Value Of the Lane and Speed Selected." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_eq_debug_mon_status_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_eq_debug_mon_status_reg" offset="0xE54" width="32" description="">
		<bitfield id="EQPHASE" width="2" begin="31" end="30" resetval="0x0" description="Equalization Phase during Capture                 00 : Phase 0,                 01 : Phase 1,                 10 : Phase 2,                 11 : Phase 3" range="31 - 30" rwaccess="R"/> 
		<bitfield id="DIRFED" width="6" begin="29" end="24" resetval="0x0" description="EP Ph2/RC Ph3: Stores Direction Change Feedback or Preset feedback Transmitted to Remote Device. Bit-22, EQPREVD, indicates if this is a Preset feedback or Direction Change Feedback.                 EP Ph3/RC Ph2: Reserved" range="29 - 24" rwaccess="R"/> 
		<bitfield id="COEFFREJ" width="1" begin="23" end="23" resetval="0x0" description="Phase0: Set to '1' if an unsupported preset is received in Phase0.                 Phase1: Set to '0' since no reject in phase1.                 EP Ph2/RC Ph3: Indicates Reject by the Remote end device. This bit indicates that the                  current Coefficient or Preset was rejected by the remote end device.                 EP Ph3/RC Ph2: Indicates that Controller Rejected the received settings to Remote Device in the  TX TS1/TS2.                 This Reject indicates the current Coefficients or Preset received from Remote Device are rejected" range="23" rwaccess="R"/> 
		<bitfield id="EQPREVD" width="1" begin="22" end="22" resetval="0x0" description="1: Preset Valid, Indicates [21:18] is valid.                 Phase0: Set to '1' to indicate that the intial Local Preset is Valid.                 Phase1: Set to '1' to indicate that the advertised Remote Preset is Valid.                 EP Ph2/RC Ph3: Set to 1 if controller provide preset feedback and to 0 for coefficient feedback.                 EP Ph3/RC Ph2: Reflects the use preset bit received from the remote end." range="22" rwaccess="R"/> 
		<bitfield id="EQPRE" width="4" begin="21" end="18" resetval="0x0" description="Phase0: Stores Initial Local TX Preset received in Phase0.                 Phase1: Stores Initial Remote Preset advertised in Phase1.                 EP Ph2/RC Phase3: Stores Current Preset of the Remote Device.                 EP Ph3/RC Phase2: Stores Preset Received from Remote Device." range="21 - 18" rwaccess="R"/> 
		<bitfield id="EQCOEFF" width="18" begin="17" end="0" resetval="0x0" description="Phase0: Stores Initial Local TX Coefficients mapped from Initial Preset.                 Phase1: Stores Initial Remote Coefficients advertised in Phase1. [Cp, LF, FS] ,                 EP Ph2/RC Phase3: Stores Current Coefficients of the Remote Device.                 EP Ph3/RC Phase2: Stores Coefficients Received from Remote Device." range="17 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_axi_feature_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_axi_feature_reg" offset="0xE5C" width="32" description="">
		<bitfield id="SLVERRCTRL" width="1" begin="1" end="1" resetval="0x1" description="This bit if set to 1, AXI Slave masks the SLVERR response to be given in case of UR or CRS completion for configuration requests. If this bit is set to 0,UR and CRS completions from the link causes SLVERR at AXI. " range="1" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_link_eq_control_2_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_link_eq_control_2_reg" offset="0xE60" width="32" description="">
		<bitfield id="G4OVRRPR" width="4" begin="20" end="17" resetval="0x0" description="This is a debug register field. Can be used in both EP and RP Mode.                 When enabled using bit-16, this Tx Preset will be applied to the local Transmitter throughout Gen4 regardless of Gen4 Equalization." range="20 - 17" rwaccess="R/W"/> 
		<bitfield id="G4OVRREN" width="1" begin="16" end="16" resetval="0x0" description="This is a debug bit. Can be used in both EP and RP Mode.                 If enabled, the Controller locally applies the Gen4 Local Override Tx Preset to the Local Transmitter throughout Gen4.                 The Controller performs the Override Preset to Coefficient mapping and then drives on PIPE_TX_DEEMPHASIS signal on the PIPE Interface." range="16" rwaccess="R/W"/> 
		<bitfield id="G4RMTXPR" width="4" begin="15" end="12" resetval="0x0" description="Used only in EP Mode.                 If enabled, this Tx Preset will be transmitted in 8G EQ TS2s during Gen3 to Gen4 Speed Change negotiation.                 Also, If enabled, this Tx Preset will be transmitted in TS1s in the first iteration of Gen4 Equalization Phase2.                  Note: If the Remote end device advertised the same preset at start of Equalization Phase2, then this Preset will be skipped." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="G4PRRMEN" width="1" begin="11" end="11" resetval="0x0" description="Used only in EP Mode.                 This bit enables the Controller, to feedback a Tx Preset for the Remote end Transmitter in the first iteration of Link Equalization Phase2 at Gen4 speed.                 The Gen4 Tx Preset that is used for feedback is programmable in bits [15:12] of this register." range="11" rwaccess="R/W"/> 
		<bitfield id="G4EQTSEN" width="1" begin="10" end="10" resetval="0x0" description="Used only in EP Mode.                 During Gen3 to Gen4 Speed Change negotiation, this bit enables the Controller in EP Mode to transmit 8G EQ TS2 in Recovery.Rcvr.Cfg state instead of standard TS2 as defined in PCIe specification.                  The Tx Preset that will be used in the 8GT EQ TS2 is programmable in bits [15:12] of this register." range="10" rwaccess="R/W"/> 
		<bitfield id="G3OVRRPR" width="4" begin="9" end="6" resetval="0x0" description="This is a debug register field. Can be used in both EP and RP Mode.                 When enabled using bit-5, this Tx Preset will be applied to the local Transmitter throughout Gen3 regardless of Gen3 Equalization." range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="G3OVRREN" width="1" begin="5" end="5" resetval="0x0" description="This is a debug bit. Can be used in both EP and RP Mode.                 If enabled, the Controller locally applies the Gen3 Local Override Tx Preset to the Local Transmitter throughout Gen3.                 The Controller performs the Override Preset to Coefficient mapping and then drives on PIPE_TX_DEEMPHASIS signal on the PIPE Interface." range="5" rwaccess="R/W"/> 
		<bitfield id="G3RMTXPR" width="4" begin="4" end="1" resetval="0x0" description="Used only in EP Mode.                 When enabled using bit-0, this Tx Preset will be transmitted in TS1s for the Remote end Transmitter in the first iteration of Gen3 Equalization Phase2.                 Reserved for RP Mode." range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="G3PRRMEN" width="1" begin="0" end="0" resetval="0x0" description="Used only in EP Mode.                  This bit enables the Controller, to feedback a Tx Preset for the Remote end Transmitter in the first iteration of Link Equalization Phase2 at Gen3 speed.                 The Gen3 Tx Preset that is used for feedback is programmable in bits [4:1] of this register.                 Reserved for RP Mode." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_core_feature_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_core_feature_reg" offset="0xE64" width="32" description="">
		<bitfield id="APBCTRL" width="1" begin="1" end="1" resetval="0x0" description="When set the Core will return SLVERR on the APB bus for Read or Writes to       Configuration or Local Management registers" range="1" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_dti_ats_ctrl_2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_dti_ats_ctrl_2" offset="0xE68" width="32" description="">
		<bitfield id="TID" width="16" begin="31" end="16" resetval="0x0" description="This 16 bit value is used to drive the 16 bit TID_DTI_DN pin of the DTI Master" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="STRMID" width="16" begin="15" end="0" resetval="0x0" description="This 16 bit value is used to filter [upper 16 bits of the SID is matched with this value]  the DTI_ATS_INV_REQ and DTI_ATS_PAGE_RESP messages sent[broadcast] from the SMMU in case of multiple DTI Masters. This value used for the upper 16 bits of the SID in DTI_ATS_TRANS_REQ and DTI_ATS_PAGE_REQ " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_rx_invert_polarity_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_rx_invert_polarity_reg" offset="0xE88" width="32" description="">
		<bitfield id="RIPR" width="4" begin="3" end="0" resetval="0x0" description=" shows the polarity inversion status of each lane" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of PCIe Address Register for region N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="Number_bits + 1 bits are passed through from AXI address to the PCIe address" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of PCIe Address Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc0" offset="0x8" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lowest 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc1" offset="0xC" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Lower middle 32-bits of PCIe Descriptor Register for region N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_desc3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_desc3" offset="0x14" width="32" description="">
		<bitfield id="DATA" width="23" begin="22" end="0" resetval="0x0" description="{Execute Permission Supported, Privileged Mode Supported, PASID Value, PASID present bit}" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr0" offset="0x18" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of Outbound AXI Region Base Address Register used to decode the region" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These needs to be forced to 0" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="REGION_SIZE" width="6" begin="5" end="0" resetval="0x0" description="the value programmed in this field + 1 gives the region size" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_axi_addr1" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI outbound Base Address Register used to decode the region" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of AXI Address Register for BAR N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD0" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="The value programmed in this register +1 bits are passed through from PCIe to AXI" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI Address Register for BAR N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of AXI Address Register for BAR N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD0" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="The value programmed in this register +1 bits are passed through from PCIe to AXI" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI Address Register for BAR N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr0" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="24" begin="31" end="8" resetval="0x0" description="Bits [31:8] of AXI Address Register for BAR N" range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="RSVD0" width="2" begin="7" end="6" resetval="0x0" description="Bits 7 and 6 are reserved" range="7 - 6" rwaccess="R"/> 
		<bitfield id="NUM_BITS" width="6" begin="5" end="0" resetval="0x0" description="The value programmed in this register +1 bits are passed through from PCIe to AXI" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_addr1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_addr1" offset="0x4" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Bits [63:32] of AXI Address Register for BAR N" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_c0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_c0" offset="0x0" width="32" description="">
		<bitfield id="HEADER" width="8" begin="19" end="12" resetval="0x1" description="This is the threshold value of the header credits required which is used to flag credit availability in AXI wrapper" range="19 - 12" rwaccess="R/W"/> 
		<bitfield id="DATA" width="12" begin="11" end="0" resetval="0x16" description="This is the threshold value of the payload credits required which is used to flag credit availability in AXI wrapper" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_L0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_L0" offset="0x0" width="32" description="">
		<bitfield id="CLEAR_LINK_DOWN_BIT_TO_PROCEED" width="1" begin="0" end="0" resetval="0x0" description="This bit will be set when link down reset comes. client should clear this bit before issueing new traffic to the core" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vendor_id_device_id" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vendor_id_device_id" offset="0x0" width="32" description="">
		<bitfield id="DID" width="16" begin="31" end="16" resetval="0x256" description="Device ID assigned by the manufacturer of the device. On power-up, the Controller sets it to       the value defined in the RTL file reg_defaults.h.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="31 - 16" rwaccess="R"/> 
		<bitfield id="VID" width="16" begin="15" end="0" resetval="0x6093" description="This is the Vendor ID assigned by PCI SIG to the manufacturer of the device. The       Vendor ID is set in the Vendor ID Register within the local management register block." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_command_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_command_status" offset="0x4" width="32" description="">
		<bitfield id="DPE" width="1" begin="31" end="31" resetval="0x0" description="This bit is set when the Controller has received a poisoned TLP. The Parity Error Response       enable bit [bit 6] has no effect on the setting of this bit. This field can also be cleared       from the local management bus APB by writing a 1 into this bit position.       This field can be forced to 1 from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="31" rwaccess="R/W1TC"/> 
		<bitfield id="SSE" width="1" begin="30" end="30" resetval="0x0" description="The Controller sets this bit [i]On receiving an error message from the link, if SERR-Enable in       PCI Command Register is 1 and SERR-Enable in the Bridge Control Register is also 1.       [ii]On any internal Fatal/Non-Fatal error detected,  if SERR-Enable in PCI Command Register is 1.       This field can also be cleared from the local management APB bus by       writing a 1 into this bit position.       This field can be forced to 1 from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="30" rwaccess="R/W1TC"/> 
		<bitfield id="RMA" width="1" begin="29" end="29" resetval="0x0" description=" This bit is set when the Controller has received a completion from the link with the       Unsupported Request status. This field can also be cleared from the local management        APB bus by writing a 1 into this bit position       This field can be forced to 1 from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="29" rwaccess="R/W1TC"/> 
		<bitfield id="RTA" width="1" begin="28" end="28" resetval="0x0" description="This bit is set when the Controller has received a completion from the link with the       Completer Abort status. This field can also be cleared from the local management        APB bus by writing a 1 into this bit position.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STA" width="1" begin="27" end="27" resetval="0x0" description="This bit is set when the Controller has sent a completion to the link with the Completer       Abort status. This field can also be cleared from the local management APB       bus by writing a 1 into this bit position.       This field can be forced to 1 from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="27" rwaccess="R/W1TC"/> 
		<bitfield id="MDPE" width="1" begin="24" end="24" resetval="0x0" description="When the Parity Error Response enable bit is 1, the Controller sets this bit when it detects       the following error conditions: [i] The Controller receives a poisoned request from the link.       [ii] The Controller has sent a Poisoned Completion downstream to the link This bit remains 0       when the Parity Error Response enable bit is 0.       This field can be forced to 1 from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="24" rwaccess="R/W1TC"/> 
		<bitfield id="CL" width="1" begin="20" end="20" resetval="0x1" description="Indicates the presence of PCI Extended Capabilities registers. This bit is hardwired       to 1." range="20" rwaccess="R"/> 
		<bitfield id="IS" width="1" begin="19" end="19" resetval="0x0" description="This bit is valid only when the Controller is configured to support legacy interrupts.       Indicates that the Controller has a pending interrupt, that is, the Controller has sent an Assert_INTx       message but has not transmitted a corresponding Deassert_INTx message." range="19" rwaccess="R"/> 
		<bitfield id="IMD" width="1" begin="10" end="10" resetval="0x0" description="Enables or disables the transmission of INTx Assert and De-assert messages from the       Controller. The setting of this bit has no effect on the operation of the Controller in the RC mode." range="10" rwaccess="R/W"/> 
		<bitfield id="SE" width="1" begin="8" end="8" resetval="0x0" description="Enables the reporting of fatal and non-fatal errors detected by the Controller to the Root       Complex." range="8" rwaccess="R/W"/> 
		<bitfield id="PERE" width="1" begin="6" end="6" resetval="0x0" description="When this bit is 1, the Controller sets the Master Data Parity Error status bit when it       detects the following error conditions:  [i] The Controller receives a poisoned completion from the       link in response to a request. [ii] The Controller sends out a poisoned write request on the link       [this may be because an underflow occurred during the packet transfer at the host interface of       the Controller.]. When this bit is 0, the Master Data Parity Error status bit is never set." range="6" rwaccess="R/W"/> 
		<bitfield id="BE" width="1" begin="2" end="2" resetval="0x0" description="For a Function with a Type 1 Configurations Space header[Controller in RP Mode], this bit controls forwarding of Memory or I/O Requests by a Port               in the Upstream direction.               Note: The Controller does not generate any response based on this bit. Client               application logic must use this bit and respond to requests appropriately:               - When this bit is '1', Client logic can process the Memory and IO Requests received from PCIe Link normally.               - When this bit is '0', Client logic must handle Memory and IO Requests received from PCIe Link as Unsupported Requests.              " range="2" rwaccess="R/W"/> 
		<bitfield id="MSE" width="1" begin="1" end="1" resetval="0x0" description="For a Function with a Type 1 Configuration Space header[Controller in RP Mode], this bit controls the response to Memory Space               accesses received on its Primary Side.               Note: The Controller does not generate any response based on this bit.               - Client must check for this bit to be '1' before initiating any Memory requests on the pcie_master_AXI interface.              " range="1" rwaccess="R/W"/> 
		<bitfield id="ISE" width="1" begin="0" end="0" resetval="0x0" description="For a Function with a Type 1 Configuration Space header [Controller in RP Mode] , this bit controls the response to               I/O Space accesses received on its Primary Side.               Note: The Controller does not generate any response based on this bit.                - Client must check for this bit to be '1' before initiating any IO requests on the pcie_master_AXI interface.              " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_revision_id_class_code" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_revision_id_class_code" offset="0x8" width="32" description="">
		<bitfield id="CC" width="8" begin="31" end="24" resetval="0x0" description="Identifies the function of the device. On power-up, the Controller sets it to the value       defined in the RTL file reg_defaults.h.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="31 - 24" rwaccess="R"/> 
		<bitfield id="SCC" width="8" begin="23" end="16" resetval="0x0" description="Identifies a sub-category within the selected function.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="23 - 16" rwaccess="R"/> 
		<bitfield id="PIB" width="8" begin="15" end="8" resetval="0x0" description="Identifies the register set layout of the device.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="15 - 8" rwaccess="R"/> 
		<bitfield id="RID" width="8" begin="7" end="0" resetval="0x0" description="Assigned by the manufacturer of the device to identify the revision number of the       device.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_bist_header_latency_cache_line" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_bist_header_latency_cache_line" offset="0xC" width="32" description="">
		<bitfield id="BR" width="8" begin="31" end="24" resetval="0x0" description="BIST control register.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="31 - 24" rwaccess="R"/> 
		<bitfield id="DT" width="1" begin="23" end="23" resetval="0x0" description=" Identifies whether the device supports a single Function or multiple Functions. Hardwired to zero" range="23" rwaccess="R"/> 
		<bitfield id="HT" width="7" begin="22" end="16" resetval="0x1" description="Identifies format of header. This field is hardwired to 1." range="22 - 16" rwaccess="R"/> 
		<bitfield id="LT" width="8" begin="15" end="8" resetval="0x0" description="This is an unused field and is hardwired to 0." range="15 - 8" rwaccess="R"/> 
		<bitfield id="CLS" width="8" begin="7" end="0" resetval="0x0" description="Cache Line Size Register defined in PCI Specifications 3.0. This field can be read or       written, both from the link and from the local management bus, but its value is not used." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_RC_BAR_0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_RC_BAR_0" offset="0x10" width="32" description="">
		<bitfield id="BAMRW" width="10" begin="31" end="22" resetval="0x0" description="This field defines the base address of the memory address range.  The number of implemented       bits in this field determines the BAR aperture configured in Root Complex BAR Configuration Register.       All other bits are not writeable, and are read as 0's." range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="BAMR0" width="18" begin="21" end="4" resetval="0x0" description="This field defines the base address of the memory address range.  The number of implemented       bits in this field determines the BAR aperture configured in Root Complex BAR Configuration Register.       All other bits are not writeable, and are read as 0's." range="21 - 4" rwaccess="R"/> 
		<bitfield id="P0" width="1" begin="3" end="3" resetval="0x0" description="For memory BAR: This bit reads as 1 when BAR 0 is configured as a prefetchable BAR,        and as 0 when configured as a non-prefetchable BAR. For IO BAR:  This is bit 3 of the base address.       The value read in this field is determined by the setting of Root Complex BAR Configuration Register." range="3" rwaccess="R"/> 
		<bitfield id="S0" width="1" begin="2" end="2" resetval="0x0" description="For memory BAR:This bit reads as 0 when BAR 0 is configured as a 32-bit BAR, and as 1 when       configured as a 64-bit BAR. For IO BAR: This is bit 3 of the base address.       The value read in this field is determined by the setting of Root Complex BAR Configuration Register." range="2" rwaccess="R"/> 
		<bitfield id="R7" width="1" begin="1" end="1" resetval="0x0" description="This bit is hardwired to 0 for both memory and I/O BARs." range="1" rwaccess="R"/> 
		<bitfield id="MSI0" width="1" begin="0" end="0" resetval="0x0" description="Specifies whether this BAR defines a memory address range or an I/O address range [0 =       memory, 1 = I/O]. The value read in this field is determined by the setting of Root Complex BAR Configuration Register." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_RC_BAR_1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_RC_BAR_1" offset="0x14" width="32" description="">
		<bitfield id="R7" width="32" begin="31" end="0" resetval="0x0" description="This field is reserved at power-on. This can be changed using BAR configuration regsiter in LM space." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_bus_numbers" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_bus_numbers" offset="0x18" width="32" description="">
		<bitfield id="SLTN" width="8" begin="31" end="24" resetval="0x0" description="This field is not implemented." range="31 - 24" rwaccess="R"/> 
		<bitfield id="SUBN" width="8" begin="23" end="16" resetval="0x0" description="This field can be read and written from the local management bus, but its value is not used within the Controller." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="SBN" width="8" begin="15" end="8" resetval="0x0" description="This field can be read and written from the local management bus, but its value is not used within the Controller." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PBN" width="8" begin="7" end="0" resetval="0x0" description="This field can be read and written from the local management bus, but its value is not used within the Controller." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_io_base_limit" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_io_base_limit" offset="0x1C" width="32" description="">
		<bitfield id="DPE" width="1" begin="31" end="31" resetval="0x0" description="The Controller does not set this bit by itself.  This bit can be cleared by writing a 1 into this bit position       from the local management APB bus.       This field can be forced to 1 or 0 from the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="31" rwaccess="R/W1TC"/> 
		<bitfield id="RSE" width="1" begin="30" end="30" resetval="0x0" description="The Controller does not set this bit by itself.  This bit can be cleared by writing a 1 into this bit position       from the local management APB bus.       This field can be forced to 1 or 0 from the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="30" rwaccess="R/W1TC"/> 
		<bitfield id="RMA" width="1" begin="29" end="29" resetval="0x0" description="The Controller does not set this bit by itself.  This bit can be cleared by writing a 1 into this bit position       from the local management APB bus.       This field can be forced to 1 or 0 from the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="29" rwaccess="R/W1TC"/> 
		<bitfield id="RTA" width="1" begin="28" end="28" resetval="0x0" description="The Controller does not set this bit by itself.  This bit can be cleared by writing a 1 into this bit position       from the local management APB bus.       This field can be forced to 1 or 0 from the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="28" rwaccess="R/W1TC"/> 
		<bitfield id="STA" width="1" begin="27" end="27" resetval="0x0" description="The Controller does not set this bit by itself.  This bit can be cleared by writing a 1 into this bit position       from the local management APB bus.       This field can be forced to 1 or 0 from the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="27" rwaccess="R/W1TC"/> 
		<bitfield id="MPE" width="1" begin="24" end="24" resetval="0x0" description="The Controller does not set this bit by itself.  This bit can be cleared by writing a 1 into this bit position       from the local management APB bus.       This field can be forced to 1 or 0 from the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write.       Note that this bit can be set only when the Parity Error Response Enable bit is set in the Bridge Control Register" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="ILR" width="4" begin="15" end="12" resetval="0x0" description="This field can be read and written from the local management bus if IO BAR is enabled in the       Root Complex BAR configuration register, else it is hardwired to zero. Its value is not used within the Controller." range="15 - 12" rwaccess="R"/> 
		<bitfield id="IOBS2" width="1" begin="8" end="8" resetval="0x0" description="value set in Type1 cfg IO bar size[bit 20 of RC BAR CONFIG register].If type1 cfg       IObar enable bit[bit 19 in RC BAR CONFIG register] is not set, then this field will be hard       coded to 0." range="8" rwaccess="R"/> 
		<bitfield id="IBR" width="4" begin="7" end="4" resetval="0x0" description="This field can be read and written from the local management bus if IO BAR is enabled in the        Root Complex BAR configuration register, else it is hardwired to zero. Its value is not used within the Controller." range="7 - 4" rwaccess="R"/> 
		<bitfield id="IOBS1" width="1" begin="0" end="0" resetval="0x0" description="value set in Type1 cfg IO bar size[bit 20 of RC BAR CONFIG register]. If type1 cfg       IObar enable bit[bit 19 in RC BAR CONFIG register] is not set, then this field will be hard       coded to 0." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_mem_base_limit" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_mem_base_limit" offset="0x20" width="32" description="">
		<bitfield id="MLR" width="12" begin="31" end="20" resetval="0x0" description="This field can be read and written from the local management APB         bus, but its value is not used within the Controller." range="31 - 20" rwaccess="R/W"/> 
		<bitfield id="MBR" width="12" begin="15" end="4" resetval="0x0" description="This field can be read and written from the local management APB         bus, but its value is not used within the Controller." range="15 - 4" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_prefetch_base_limit" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_prefetch_base_limit" offset="0x24" width="32" description="">
		<bitfield id="PMLR" width="16" begin="31" end="16" resetval="0x0" description="This field can be read and written from the local management APB         bus if prefetchable memory is enabled in the Root Complex BAR configuration register,         else it is hardwired to zero. Its value is not used within the Controller." range="31 - 16" rwaccess="R"/> 
		<bitfield id="PMBR" width="16" begin="15" end="0" resetval="0x0" description="This field can be read and written from the local management APB         bus if prefetchable memory is enabled in the Root Complex BAR configuration register,         else it is hardwired to zero. Its value is not used within the Controller." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_prefetch_base_upper" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_prefetch_base_upper" offset="0x28" width="32" description="">
		<bitfield id="PBRU" width="32" begin="31" end="0" resetval="0x0" description="This field can be read and written from the local management APB         bus if 64bit prefetchable memory is enabled in the Root Complex BAR configuration register,         else it is hardwired to zero. Its value is not used within the Controller." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_prefetch_limit_upper" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_prefetch_limit_upper" offset="0x2C" width="32" description="">
		<bitfield id="PLRU" width="32" begin="31" end="0" resetval="0x0" description="This field can be read and written from the local management APB         bus if 64bit prefetchable memory is enabled in the Root Complex BAR configuration register,          else it is hardwired to zero. Its value is not used within the Controller." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_io_base_limit_upper" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_io_base_limit_upper" offset="0x30" width="32" description="">
		<bitfield id="ILR" width="16" begin="31" end="16" resetval="0x0" description="This field can be read and written from the local management bus if 32bit IO BAR is       enabled in the Root Complex BAR configuration register, else it is hardwired to zero.       Its value is not used within the Controller." range="31 - 16" rwaccess="R"/> 
		<bitfield id="IBRU" width="16" begin="15" end="0" resetval="0x0" description="This field can be read and written from the local management bus if 32bit IO BAR       is enabled in the Root Complex BAR configuration register, else it is hardwired to zero.       Its value is not used within the Controller." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_capabilities_pointer" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_capabilities_pointer" offset="0x34" width="32" description="">
		<bitfield id="CP" width="8" begin="7" end="0" resetval="0x128" description="Contains pointer to the first PCI Capability Structure. This field is set by default       to the value defined in the RTL file reg_defaults.h. It can be re-written independently for       every Function from the local management APB bus." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_rsvd_0E" acronym="CORE__DBN_CFG__PCIE_CORE_REG_rsvd_0E" offset="0x38" width="32" description="">
		
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_intrpt_line_intrpt_pin" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_intrpt_line_intrpt_pin" offset="0x3C" width="32" description="">
		<bitfield id="BCRSBR" width="1" begin="22" end="22" resetval="0x0" description="This field can be read and written from the local management APB       bus. When set, it initiates a hot reset on the link." range="22" rwaccess="R/W"/> 
		<bitfield id="VGA16D" width="1" begin="20" end="20" resetval="0x0" description="This field can be read and written from the local management APB       bus, but its value is not used within the Controller." range="20" rwaccess="R/W"/> 
		<bitfield id="VGAE" width="1" begin="19" end="19" resetval="0x0" description="This field can be read and written from the local management APB       bus, but its value is not used within the Controller." range="19" rwaccess="R/W"/> 
		<bitfield id="ISAE" width="1" begin="18" end="18" resetval="0x0" description="This field can be read and written from the local management APB       bus, but its value is not used within the Controller." range="18" rwaccess="R/W"/> 
		<bitfield id="BCSE" width="1" begin="17" end="17" resetval="0x0" description="This field can be read and written from the local management APB       bus, but its value is not used within the Controller." range="17" rwaccess="R/W"/> 
		<bitfield id="PERE" width="1" begin="16" end="16" resetval="0x0" description="This field can be read and written from the local management APB       bus. It is used only to enable the Master Data Parity Error bit in the Secondary Status Register." range="16" rwaccess="R/W"/> 
		<bitfield id="IPR" width="3" begin="10" end="8" resetval="0x1" description="Identifies the interrupt input [A, B, C, D] to which this Functions interrupt output       is connected to [01 = INTA, 02 = INTB, 03 = INTC, 04 = INTD]. The assignment of interrupt       inputs to Functions is fixed when the Controller is configured. This field can be re-written       independently for each Function from the local management bus. Default values - PF0: 01 [INTA],       PF1: 02 [INTB]." range="10 - 8" rwaccess="R"/> 
		<bitfield id="ILR" width="8" begin="7" end="0" resetval="0x255" description="This field can be read and written from the local management bus, but its value is not used within the Controller.The given reset value is for PF0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pwr_mgmt_cap" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pwr_mgmt_cap" offset="0x80" width="32" description="">
		<bitfield id="PSDCS" width="1" begin="31" end="31" resetval="0x0" description="Indicates whether the Function is capable of sending PME messages when in the  D3cold  state.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="31" rwaccess="R"/> 
		<bitfield id="PSDHS" width="1" begin="30" end="30" resetval="0x1" description="Indicates whether the Function is capable of sending PME messages when in the D3hot       state.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="30" rwaccess="R"/> 
		<bitfield id="PSD2S" width="1" begin="29" end="29" resetval="0x0" description="Indicates whether the Function is capable of sending PME messages when in the D2       state. This bit is hardwired to 0 because D2 state is not supported." range="29" rwaccess="R"/> 
		<bitfield id="PSD1S" width="1" begin="28" end="28" resetval="0x1" description="Indicates whether the Function is capable of sending PME messages when in the D1       state. This bit is set to 1 by default, but can be modified from the local management bus by       writing into Function 0. All other Functions assume the value set in Function 0s Power       Management Capabilities Register." range="28" rwaccess="R"/> 
		<bitfield id="PSD0S" width="1" begin="27" end="27" resetval="0x1" description="Indicates whether the Function is capable of sending PME messages when in the D0       state.        This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="27" rwaccess="R"/> 
		<bitfield id="D2S" width="1" begin="26" end="26" resetval="0x0" description="Set if the Function supports the D2 power state. Currently hardwired to 0." range="26" rwaccess="R"/> 
		<bitfield id="D1S" width="1" begin="25" end="25" resetval="0x1" description="Set if the Function supports the D1 power state.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="25" rwaccess="R"/> 
		<bitfield id="MCRAPS" width="3" begin="24" end="22" resetval="0x0" description="Specifies the maximum current drawn by the device from the aux power source in the       D3cold state. This field is not implemented in devices not supporting PME notification when in       the D3cold state, and is therefore hardwired to 0." range="24 - 22" rwaccess="R"/> 
		<bitfield id="DSI" width="1" begin="21" end="21" resetval="0x0" description="This bit, when set, indicates that the device requires additional configuration steps       beyond setting up its PCI configuration space, to bring it to the D0 active state from the       D0 uninitialized state. This bit is hardwired to 0." range="21" rwaccess="R"/> 
		<bitfield id="PC" width="1" begin="19" end="19" resetval="0x0" description="Not applicable to PCI Express. This bit is hardwired to 0." range="19" rwaccess="R"/> 
		<bitfield id="VID" width="3" begin="18" end="16" resetval="0x3" description="Indicates the version of the PCI Bus Power Management Specifications that the Function       implements. This field is set by default to 011 [Version 1.2].       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="18 - 16" rwaccess="R"/> 
		<bitfield id="CP" width="8" begin="15" end="8" resetval="0x144" description="Contains pointer to the next PCI Capability Structure. The Controller sets it to the value       defined in the RTL file reg_defaults.h.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="15 - 8" rwaccess="R"/> 
		<bitfield id="CID" width="8" begin="7" end="0" resetval="0x1" description="Identifies that the capability structure is for Power Management. This field is set by       default to 01 hex.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pwr_mgmt_ctrl_stat_rep" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pwr_mgmt_ctrl_stat_rep" offset="0x84" width="32" description="">
		<bitfield id="DR" width="8" begin="31" end="24" resetval="0x0" description="This optional register is not implemented in the Cadence PCIe Controller. This field is       hardwired to 0." range="31 - 24" rwaccess="R"/> 
		<bitfield id="PMES" width="1" begin="15" end="15" resetval="0x0" description="       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write.." range="15" rwaccess="R/W1TC"/> 
		<bitfield id="PE" width="1" begin="8" end="8" resetval="0x0" description="This bit can be set or cleared from the local management APB       bus, by writing a 1 or 0, respectively.  " range="8" rwaccess="R/W"/> 
		<bitfield id="NSR" width="1" begin="3" end="3" resetval="0x1" description="This bit is set to 1 by default.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="3" rwaccess="R"/> 
		<bitfield id="PS" width="2" begin="1" end="0" resetval="0x0" description="This field can also be read or written from the local management       APBbus." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_msi_ctrl_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_msi_ctrl_reg" offset="0x90" width="32" description="">
		<bitfield id="MC" width="1" begin="24" end="24" resetval="0x1" description="can be modified using localmanagement interface " range="24" rwaccess="R"/> 
		<bitfield id="BAC64" width="1" begin="23" end="23" resetval="0x1" description="Set to 1 to indicate that the device is capable of generating 64-bit addresses for MSI       messages.Can be modified using local management interface" range="23" rwaccess="R"/> 
		<bitfield id="MME" width="3" begin="22" end="20" resetval="0x0" description="Encodes the number of distinct messages that the Controller is programmed to generate for       this Function [000 = 1, 001 = 2, 010 = 4, 011 = 8, 100 = 16, 101 = 32]. This setting must be       based on the number of interrupt inputs of the Controller that are actually used by this Function.       This field can be written from the local management bus." range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="MMC" width="3" begin="19" end="17" resetval="0x0" description="Encodes the number of distinct messages that the Controller is capable of generating for       this Function [000 = 1, 001 = 2, 010 = 4, 011 = 8, 100 = 16, 101 = 32]. Thus, this field       defines the number of the interrupt vectors for this Function. The Controller allows up to 32       distinct messages, but the setting of this field must be based on the number of interrupt       inputs of the Controller that are actually used by the client. For example, if the client logic uses       8 of the 32 distinct MSI interrupt inputs of the Controller for this Function, then the value of       this field must be set to 011. This field can be written from the local management bus.       Please see the define den_db_Fx_MSI_MULTIPLE_MSG_CAPABLE values [where x is the function number]       for default values of each function in the reg_defaults.v files." range="19 - 17" rwaccess="R"/> 
		<bitfield id="ME" width="1" begin="16" end="16" resetval="0x0" description="Set by the configuration program to enable the MSI feature. This field can also be       written from the local management bus." range="16" rwaccess="R/W"/> 
		<bitfield id="CP1" width="8" begin="15" end="8" resetval="0x176" description="Pointer to the next PCI Capability Structure. This can be modified from the local management       bus. This field       can be written from the local management bus." range="15 - 8" rwaccess="R"/> 
		<bitfield id="CID1" width="8" begin="7" end="0" resetval="0x5" description="Specifies that the capability structure is for MSI. Hardwired to 05 hex." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_msi_msg_low_addr" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_msi_msg_low_addr" offset="0x94" width="32" description="">
		<bitfield id="MAL" width="30" begin="31" end="2" resetval="0x0" description="Lower bits of the address to be used in MSI messages. This field can also be written       from the local management bus." range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="R1" width="2" begin="1" end="0" resetval="0x0" description="The two lower bits of the address are hardwired to 0 to align the address on a       double-word boundary." range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_msi_msg_hi_addr" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_msi_msg_hi_addr" offset="0x98" width="32" description="">
		<bitfield id="MAH" width="32" begin="31" end="0" resetval="0x0" description="Contains bits 63:32 of the 64-bit address to be used in MSI Messages. A value of 0       specifies that 32-bit addresses are to be used in the messages. This field can also be written       from the local management bus." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_msi_msg_data" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_msi_msg_data" offset="0x9C" width="32" description="">
		<bitfield id="R2" width="16" begin="31" end="16" resetval="0x0" description="Hardwired to 0" range="31 - 16" rwaccess="R"/> 
		<bitfield id="MD" width="16" begin="15" end="0" resetval="0x0" description="Message data to be used for this Function. This field can also be written from the       local management bus." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_msi_mask" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_msi_mask" offset="0xA0" width="32" description="">
		<bitfield id="MM" width="1" begin="0" end="0" resetval="0x0" description="Mask bits for MSI interrupts. The Multiple Message Capable field of the MSI Control       Register specifies the number of distinct interrupts for the Function, which determines the        number of valid mask bits." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_msi_pending_bits" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_msi_pending_bits" offset="0xA4" width="32" description="">
		<bitfield id="MP" width="1" begin="0" end="0" resetval="0x0" description="Pending bits for MSI interrupts.                               This field can be written from the APB interface to refelct the current pending status.               " range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_msix_ctrl" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_msix_ctrl" offset="0xB0" width="32" description="">
		<bitfield id="MSIXE" width="1" begin="31" end="31" resetval="0x0" description="Set by the configuration program to enable the MSI-X feature. This field can also be       written from the local management bus." range="31" rwaccess="R/W"/> 
		<bitfield id="FM" width="1" begin="30" end="30" resetval="0x0" description="This bit serves as a global mask to all the interrupt conditions associated with this       Function. When this bit is set, the Controller will not send out MSI-X messages from this Function.       This field can also be written from the local management bus." range="30" rwaccess="R/W"/> 
		<bitfield id="MSIXTS" width="11" begin="26" end="16" resetval="0x0" description="Specifies the size of the MSI-X Table, that is, the number of interrupt vectors       defined for the Function. The programmed value is 1 minus the size of the table [that is, this       field is set to 0 if the table size is 1.]. It can be       re-written independently for each Function from the local management bus.       Please see the define den_db_Fx_MSIX_TABLE_SIZE values [where x is the function number]       for default values of each function in the reg_defaults.v files." range="26 - 16" rwaccess="R"/> 
		<bitfield id="CP" width="8" begin="15" end="8" resetval="0x192" description="Contains pointer to the next PCI Capability Structure. This is set to point to the PCI       Express Capability Structure at 30 hex. This can be rewritten independently for each Function       from the local management bus." range="15 - 8" rwaccess="R"/> 
		<bitfield id="CID" width="8" begin="7" end="0" resetval="0x17" description="Identifies that the capability structure is for MSI-X. This field is set by default to       11 hex. It can be rewritten independently for each Function from the local management bus." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_msix_tbl_offset" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_msix_tbl_offset" offset="0xB4" width="32" description="">
		<bitfield id="TO" width="29" begin="31" end="3" resetval="0x0" description="Offset of the memory address where the MSI-X Table is located, relative to the       selected BAR. The three least significant bits of the address are omitted, as the addresses       are QWORD aligned.       Please see the define den_db_Fx_MSIX_TABLE_OFFSET values [where x is the function number]       for default values of each function in the reg_defaults.v files." range="31 - 3" rwaccess="R"/> 
		<bitfield id="BARI" width="3" begin="2" end="0" resetval="0x0" description="Identifies the BAR corresponding to the memory address range where the MSI-X Table is       located [000 = BAR 0, 001 = BAR 1, ... , 101 = BAR 5].       Please see the define den_db_Fx_MSIX_TABLE_BIR values [where x is the function number]       for default values of each function in the reg_defaults.v files." range="2 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_msix_pending_intrpt" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_msix_pending_intrpt" offset="0xB8" width="32" description="">
		<bitfield id="PBAO" width="29" begin="31" end="3" resetval="0x1" description="Offset of the memory address where the PBA is located, relative to the selected BAR.       The three least significant bits of the address are omitted, as the addresses are QWORD       aligned.       Please see the define den_db_Fx_MSIX_PBA_OFFSET values [where x is the function number]       for default values of each function in the reg_defaults.v files." range="31 - 3" rwaccess="R"/> 
		<bitfield id="BARI1" width="3" begin="2" end="0" resetval="0x0" description="Identifies the BAR corresponding to the memory address range where the PBA Structure       is located [000 = BAR 0, 001 = BAR 1, ... , 101 = BAR 5]. The value programmed must be the       same as the BAR Indicator configured in the MSI-X Table Offset Register.Identifies the BAR       corresponding to the memory address range where the PBA Structure is located [000 = BAR 0, 001       = BAR 1, ... , 101 = BAR 5]. The value programmed must be the same as the BAR Indicator       configured in the MSI-X Table Offset Register.       Please see the define den_db_Fx_MSIX_PBA_BIR values [where x is the function number]       for default values of each function in the reg_defaults.v files." range="2 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_cap_list" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_cap_list" offset="0xC0" width="32" description="">
		<bitfield id="TRS" width="1" begin="30" end="30" resetval="0x0" description="When set to 1, this bit indicates that the device supports routing of Trusted       Configuration Requests. Not valid for Endpoints. Hardwired to 0." range="30" rwaccess="R"/> 
		<bitfield id="IMN" width="5" begin="29" end="25" resetval="0x0" description="Identifies the MSI or MSI-X interrupt vector for the interrupt message generated       corresponding to the status bits in the Slot Status Register, Root Status Register, or this       capability structure. This field must be defined based on the chosen interrupt mode - MSI or       MSI-X. This field is hardwired to 0." range="29 - 25" rwaccess="R"/> 
		<bitfield id="SI" width="1" begin="24" end="24" resetval="0x1" description="When Set, this bit indicates that the Link associated with this Port is connected to a slot" range="24" rwaccess="R"/> 
		<bitfield id="DT" width="4" begin="23" end="20" resetval="0x4" description="Indicates the type of device implementing this Function. This field is hardwired to 4       in the RP mode." range="23 - 20" rwaccess="R"/> 
		<bitfield id="PCV" width="4" begin="19" end="16" resetval="0x2" description="Identifies the version number of the capability structure.        This field is set to 2 by default to indicate that the Controller is compatible to PCI Express Base Specification Revision 3.0.       Can be modified using local management interface  after asserting input signal MGMT_TYPE1_CONFIG_REG_ACCESS high." range="19 - 16" rwaccess="R"/> 
		<bitfield id="NCP" width="8" begin="15" end="8" resetval="0x0" description="Points to the next PCI capability structure. Set to 0 because this is the last       capability structure." range="15 - 8" rwaccess="R"/> 
		<bitfield id="CID" width="8" begin="7" end="0" resetval="0x16" description="Specifies Capability ID assigned by PCI SIG for this structure. This field is       hardwired to 10 hex." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_cap" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_cap" offset="0xC4" width="32" description="">
		<bitfield id="FLRC" width="1" begin="28" end="28" resetval="0x0" description=" A value of 1b indicates the       Function supports the optional Function Level Reset mechanism       " range="28" rwaccess="R"/> 
		<bitfield id="CPLS" width="2" begin="27" end="26" resetval="0x0" description="Specifies the scale used by Slot Power Limit Value.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write.       ." range="27 - 26" rwaccess="R"/> 
		<bitfield id="CSP" width="8" begin="25" end="18" resetval="0x0" description="Specifies upper limit on power supplied by slot.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write.       ." range="25 - 18" rwaccess="R"/> 
		<bitfield id="RER" width="1" begin="15" end="15" resetval="0x1" description="Enables role-based errer reporting.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="15" rwaccess="R"/> 
		<bitfield id="AL1L" width="3" begin="11" end="9" resetval="0x0" description="Specifies acceptable latency that the Endpoint can tolerate while transitioning from       L1 to L0.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="11 - 9" rwaccess="R"/> 
		<bitfield id="AL0L" width="3" begin="8" end="6" resetval="0x0" description="Specifies acceptable latency that the Endpoint can tolerate while transitioning from       L0S to L0.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="8 - 6" rwaccess="R"/> 
		<bitfield id="ETFS" width="1" begin="5" end="5" resetval="0x0" description=" hard coded to zero ." range="5" rwaccess="R"/> 
		<bitfield id="PFS" width="2" begin="4" end="3" resetval="0x0" description="This field is used to extend the tag field by combining unused Function bits with the       tag bits. This field is hardwired to 00 to disable this feature." range="4 - 3" rwaccess="R"/> 
		<bitfield id="MP" width="3" begin="2" end="0" resetval="0x1" description="Specifies maximum payload size supported by the device.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="2 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_dev_ctrl_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_dev_ctrl_status" offset="0xC8" width="32" description="">
		<bitfield id="R8" width="10" begin="31" end="22" resetval="0x0" description="N/A" range="31 - 22" rwaccess="R"/> 
		<bitfield id="TP" width="1" begin="21" end="21" resetval="0x0" description="Indicates if any of the Non-Posted requests issued by the RC are still pending." range="21" rwaccess="R"/> 
		<bitfield id="APD" width="1" begin="20" end="20" resetval="0x0" description="Set when auxiliary power is detected by the device. This is an unused field." range="20" rwaccess="R"/> 
		<bitfield id="URD" width="1" begin="19" end="19" resetval="0x0" description="Set to 1 by the Controller when it receives an unsupported request." range="19" rwaccess="R/W1TC"/> 
		<bitfield id="FED" width="1" begin="18" end="18" resetval="0x0" description="Set to 1 by the Controller when it detects a fatal error, regardless of whether the       error is masked." range="18" rwaccess="R/W1TC"/> 
		<bitfield id="NFED" width="1" begin="17" end="17" resetval="0x0" description="Set to 1 by the Controller when it detects a non-fatal error, regardless of whether the       error is masked." range="17" rwaccess="R/W1TC"/> 
		<bitfield id="CED" width="1" begin="16" end="16" resetval="0x0" description="Set to 1 by the Controller when it detects a correctable error, regardless of whether the       error is masked." range="16" rwaccess="R/W1TC"/> 
		<bitfield id="R7" width="1" begin="15" end="15" resetval="0x0" description="Hardwired to 0." range="15" rwaccess="R"/> 
		<bitfield id="MRR" width="3" begin="14" end="12" resetval="0x2" description="Specifies the maximum size allowed in read requests generated by the device." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ENS" width="1" begin="11" end="11" resetval="0x1" description="If this bit is Set, the Function is permitted to       Set the No Snoop bit in the Requester Attributes of transactions       it initiates that do not require hardware enforced cache       coherency." range="11" rwaccess="R/W"/> 
		<bitfield id="APPME" width="1" begin="10" end="10" resetval="0x0" description="Hardwired to 0" range="10" rwaccess="R"/> 
		<bitfield id="PFE" width="1" begin="9" end="9" resetval="0x0" description="Hardwired to 0" range="9" rwaccess="R"/> 
		<bitfield id="ETE" width="1" begin="8" end="8" resetval="0x0" description=" extended tag not       enabled. Hence hard coded to zero ." range="8" rwaccess="R"/> 
		<bitfield id="MP" width="3" begin="7" end="5" resetval="0x0" description="Specifies the maximum TLP payload size configured. The device must be able to receive       a TLP of this maximum size, and should not generate TLP's larger than this value. Software       must set this field based on the maximum payload size in the Device Capabilities Register, and       the capability of the other side." range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="ERO" width="1" begin="4" end="4" resetval="0x1" description="When set, this bit indicates that the device is allowed to set the Relaxed Ordering       bit in the Attributes field of transactions initiated from it., when the transactions do not       require Strong Ordering." range="4" rwaccess="R/W"/> 
		<bitfield id="EURR" width="1" begin="3" end="3" resetval="0x0" description="This bit is used to gate the CORRECTABLE_ERROR_OUT, NON_FATAL_ERROR_OUT, FATAL_ERROR_OUT output in Root Port mode on receiving unsupported requests.               Note: Alternately, the SERR Enable bit in the Command Register can also be set to enable assertion of FATAL_ERROR_OUT on receiving uncorrectable unsupported requests." range="3" rwaccess="R/W"/> 
		<bitfield id="EFER" width="1" begin="2" end="2" resetval="0x0" description="This bit is used to gate the FATAL_ERROR_OUT output of the Controller in Root Port mode.               When an Uncorrectable, Unmasked Error with Uncorrectable Error Severity set to 1 is detected Internally or when a ERR_FATAL message is received by               the Controller, in Root Port mode, this bit gates the assertion of FATAL_ERROR_OUT output.               Note: Alternately, the SERR Enable bit in the Command Register can also be set to               enable assertion of FATAL_ERROR_OUT." range="2" rwaccess="R/W"/> 
		<bitfield id="ENFER" width="1" begin="1" end="1" resetval="0x0" description="This bit is used to gate the NON_FATAL_ERROR_OUT output of the Controller in Root Port mode.               When an Uncorrectable, Unmasked Error with Uncorrectable Error Severity set to 0 is detected Internally or when a ERR_NON_FATAL message is received by               the Controller, in Root Port mode, this bit gates the assertion of NON_FATAL_ERROR_OUT output.               Note: Alternately, the SERR Enable bit in the Command Register can also be set to               enable assertion of NON_FATAL_ERROR_OUT." range="1" rwaccess="R/W"/> 
		<bitfield id="ECER" width="1" begin="0" end="0" resetval="0x0" description="This bit is used to gate the CORRECTABLE_ERROR_OUT output of the Controller in Root Port mode.               When a Correctable and Unmasked Error is detected Internally or when a ERR_CORR message is received by               the Controller, in Root Port mode, this bit gates the assertion of CORRECTABLE_ERROR_OUT output." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_link_cap" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_link_cap" offset="0xCC" width="32" description="">
		<bitfield id="PN" width="8" begin="31" end="24" resetval="0x0" description="Specifies the port number assigned to the PCI Express link connected to this device.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="31 - 24" rwaccess="R"/> 
		<bitfield id="ASPMOC" width="1" begin="22" end="22" resetval="0x1" description="A 1 in this position indicates the device supports the ASPM Optionality feature.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="22" rwaccess="R"/> 
		<bitfield id="LBNC" width="1" begin="21" end="21" resetval="0x1" description="A value of 1b indicates support for the Link Bandwidth Notification status and       interrupt mechanisms.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="21" rwaccess="R"/> 
		<bitfield id="DARC" width="1" begin="20" end="20" resetval="0x0" description="Set to 1 if the device is capable of reporting that the DL Control and Management       State Machine has reached the DL_Active state. This bit is hardwired to 0, as this version of       the Controller does not support the feature." range="20" rwaccess="R"/> 
		<bitfield id="SERC" width="1" begin="19" end="19" resetval="0x0" description="Indicates the capability of the device to report a Surprise Down error condition. This       bit is hardwired to 0, as this version of the Controller does not support the feature." range="19" rwaccess="R"/> 
		<bitfield id="CPM" width="1" begin="18" end="18" resetval="0x0" description="Indicates that the device supports removal of reference clocks. Not supported in this       version of the Controller. Hardwired to 0." range="18" rwaccess="R"/> 
		<bitfield id="L1EL" width="3" begin="17" end="15" resetval="0x3" description="Specifies the exit latency from L1 state. This parameter is dependent on the Physical       Layer implementation.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="17 - 15" rwaccess="R"/> 
		<bitfield id="L0EL" width="3" begin="14" end="12" resetval="0x2" description="Specifies the time required for the device to transition from L0S to L0. This       parameter is dependent on the Physical Layer implementation.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="14 - 12" rwaccess="R"/> 
		<bitfield id="ASPM" width="2" begin="11" end="10" resetval="0x3" description="Indicates the level of ASPM support provided by the device.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="11 - 10" rwaccess="R"/> 
		<bitfield id="MLW" width="6" begin="9" end="4" resetval="0x4" description="Indicates the maximum number of lanes supported by the device.      This field is hardwired based on the setting of the LANE_COUNT_IN strap input." range="9 - 4" rwaccess="R"/> 
		<bitfield id="MLS" width="4" begin="3" end="0" resetval="0x4" description="Indicates the speeds supported by the link [2.5 GT/s       , 5 GT/s       , 8 GT/s      , 16 GT/s        per lane].       This field is hardwired to 0001 [2.5GT/s]  when the strap input PCIE_GENERATION_SEL is set to 0,        to 0010 [5 GT/s] when the strap is set to 1             , and to 0011 [8 GT/s] when the strap input is set to 10              , and to 0100 [16 GT/s] when the strap input is set to 11                     ." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_link_ctrl_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_link_ctrl_status" offset="0xD0" width="32" description="">
		<bitfield id="LABS" width="1" begin="31" end="31" resetval="0x0" description="This bit is Set by hardware to indicate that hardware has autonomously changed               Link speed or width, without the Port transitioning through               DL_Down status, for reasons other than to attempt to correct               unreliable Link operation.               This triggers an interrupt to be generated through PHY_INTERRUPT_OUT if enabled.               Hardwired to 0 if Link Bandwidth Notification Capability is 0." range="31" rwaccess="R/W1TC"/> 
		<bitfield id="LBMS" width="1" begin="30" end="30" resetval="0x0" description="This bit is Set by hardware to indicate that either link training has               completed following write to retrain link bit, or when HW has changed               link speed or width to attempt to correct unreliable link operation.               This triggers an interrupt to be generated through PHY_INTERRUPT_OUT if enabled.               Hardwired to 0 if Link Bandwidth Notification Capability is 0." range="30" rwaccess="R/W1TC"/> 
		<bitfield id="DA" width="1" begin="29" end="29" resetval="0x0" description="Indicates the status of the Data Link Layer. Set to 1 when the DL Control and       Management State Machine has reached the DL_Active state. This bit is hardwired to 0 in this       version of the Controller." range="29" rwaccess="R"/> 
		<bitfield id="SCC" width="1" begin="28" end="28" resetval="0x0" description="Indicates that the device uses the reference clock provided by the connector.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="28" rwaccess="R"/> 
		<bitfield id="LTS" width="1" begin="27" end="27" resetval="0x0" description="This bit is set to 1 when the LTSSM is in the Recovery or Configuration states, or if       a 1 has been written to the Retrain Link bit but the link training has not yet begun." range="27" rwaccess="R"/> 
		<bitfield id="NLW" width="6" begin="25" end="20" resetval="0x4" description="Set at the end of link training to the actual link width negotiated between the two sides." range="25 - 20" rwaccess="R"/> 
		<bitfield id="NLS" width="4" begin="19" end="16" resetval="0x1" description="Negotiated link speed of the device. The only supported speed ids are 2.5 GT/s per       lane [0001],5 GT/s per lane [0010]       ,8 GT/s per lane [0011],16 GT/s per lane [0100]." range="19 - 16" rwaccess="R"/> 
		<bitfield id="LABIE" width="1" begin="11" end="11" resetval="0x0" description="When Set, this bit enables the generation of an interrupt to               indicate that the Link Autonomous Bandwidth Status bit has been Set.               This enables an interrupt to be generated through PHY_INTERRUPT_OUT if triggered.               Hardwired to 0 if Link Bandwidth Notification Capability is 0." range="11" rwaccess="R/W"/> 
		<bitfield id="LBMIE" width="1" begin="10" end="10" resetval="0x0" description="When Set, this bit enables the generation of an interrupt to                indicate that the Link Bandwidth Management Status bit has been Set.               This enables an interrupt to be generated through PHY_INTERRUPT_OUT if triggered.               Hardwired to 0 if Link Bandwidth Notification Capability is 0." range="10" rwaccess="R/W"/> 
		<bitfield id="HAWD" width="1" begin="9" end="9" resetval="0x0" description="When this bit is set, the local application must not request to change the operating width of the       link, other than attempting to correct unreliable Link operation by reducing Link width." range="9" rwaccess="R/W"/> 
		<bitfield id="ECPM" width="1" begin="8" end="8" resetval="0x0" description="This field is hardwired to 0 when the Controller is in the RC mode." range="8" rwaccess="R"/> 
		<bitfield id="ES" width="1" begin="7" end="7" resetval="0x0" description="Set to 1 to extend the sequence of ordered sets transmitted while exiting from the L0S state." range="7" rwaccess="R/W"/> 
		<bitfield id="CCC" width="1" begin="6" end="6" resetval="0x0" description="A value of 0 indicates that the reference clock of this device is asynchronous to that       of the upstream device. A value of 1 indicates that the reference clock is common." range="6" rwaccess="R/W"/> 
		<bitfield id="RL" width="1" begin="5" end="5" resetval="0x0" description="Setting this bit to 1 causes the LTSSM to initiate link training. This bit always       reads as 0. This bit can be set by Host SW at any time independent of the LTSSM state.       If the LTSSM is not in L0 state, the Controller will internally register the retrain command and initiate the link retrain immediately after the LTSSM reaches L0.       For example, if the LTSSM is already in Recovery, the Controller will initiate Retrain Link after       the LTSSM transitions back to L0 state." range="5" rwaccess="R"/> 
		<bitfield id="LD" width="1" begin="4" end="4" resetval="0x0" description="Writing a 1 to this bit position causes the LTSSM to go to the Disable Link state. The       LTSSM stays in the Disable Link state while this bit is set." range="4" rwaccess="R/W"/> 
		<bitfield id="RCB" width="1" begin="3" end="3" resetval="0x0" description="Indicates the Read Completion Boundary of the Root Port [0 = 64 bytes, 1 = 128       bytes].       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="3" rwaccess="R"/> 
		<bitfield id="ASPMC" width="2" begin="1" end="0" resetval="0x0" description="Controls the level of ASPM support on the PCI Express link associated with the       function. The valid setting are 00: ASPM disabled 01: L0s entry enabled, L1 disabled       10: L1 entry enabled, L0s disabled 11: Both L0s and L1 enabled.       Note that the ASPM Control bits can be enabled only if the corresponding ASPM Support[1:0] bit is 1 in the Link Capabilities Register.      " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_slot_capability" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_slot_capability" offset="0xD4" width="32" description="">
		<bitfield id="PSN" width="13" begin="31" end="19" resetval="0x0" description="This field indicates the physical slot               number attached to this Port. This field must be hardware               initialized to a value that assigns a slot number that is unique               within the chassis, regardless of the form factor associated with               the slot. This field must be initialized to zero for Ports connected               to devices that are either integrated on the system board or               integrated within the same silicon as the Switch device or Root Port." range="31 - 19" rwaccess="R"/> 
		<bitfield id="NCCS" width="1" begin="18" end="18" resetval="0x0" description="When Set, this bit               indicates that this slot does not generate software notification               when an issued command is completed by the Hot-Plug               Controller. This bit is only permitted to be Set if the hot-plug               capable Port is able to accept writes to all fields of the Slot               Control register without delay between successive writes." range="18" rwaccess="R"/> 
		<bitfield id="EIP" width="1" begin="17" end="17" resetval="0x0" description="When Set, this bit indicates that an Electromechanical Interlock is implemented on               the chassis for this slot." range="17" rwaccess="R"/> 
		<bitfield id="SPLS" width="2" begin="16" end="15" resetval="0x0" description="Specifies the scale used for the Slot Power Limit Value .               Range of Values:               00b = 1.0x               01b = 0.1x               10b = 0.01x               11b = 0.001x               This register must be implemented if the Slot Implemented bit is Set.               Writes to this register also cause the Port to send the Set_Slot_Power_Limit Message.               The default value prior to hardware/firmware initialization is 00b." range="16 - 15" rwaccess="R"/> 
		<bitfield id="SPLV" width="8" begin="14" end="7" resetval="0x0" description="In combination with the Slot Power               Limit Scale value, specifies the upper limit on power supplied by               the slot [see Section 6.9] or by other means to the adapter.               Power limit [in Watts] is calculated by multiplying the value in               this field by the value in the Slot Power Limit Scale field except               when the Slot Power Limit Scale field equals 00b [1.0x] and Slot               Power Limit Value exceeds EFh, the following alternative               encodings are used:               F0h = 250 W Slot Power Limit               F1h = 275 W Slot Power Limit               F2h = 300 W Slot Power Limit               F3h to FFh = Reserved for Slot Power Limit values above 300 W               This register must be implemented if the Slot Implemented bit is Set.               Writes to this register also cause the Port to send the Set_Slot_Power_Limit Message.               The default value prior to hardware/firmware initialization is 0000 0000b." range="14 - 7" rwaccess="R"/> 
		<bitfield id="HPC" width="1" begin="6" end="6" resetval="0x0" description="When Set, this bit indicates that this slot is               capable of supporting hot-plug operations." range="6" rwaccess="R"/> 
		<bitfield id="HPS" width="1" begin="5" end="5" resetval="0x0" description="When Set, this bit indicates that an               adapter present in this slot might be removed from the system               without any prior notification. This is a form factor specific               capability. This bit is an indication to the operating system to               allow for such removal without impacting continued software operation." range="5" rwaccess="R"/> 
		<bitfield id="PIP" width="1" begin="4" end="4" resetval="0x0" description="When Set, this bit indicates that a               Power Indicator is electrically controlled by the chassis for this slot." range="4" rwaccess="R"/> 
		<bitfield id="AIP" width="1" begin="3" end="3" resetval="0x0" description="When Set, this bit indicates that               an Attention Indicator is electrically controlled by the chassis." range="3" rwaccess="R"/> 
		<bitfield id="MRLSP" width="1" begin="2" end="2" resetval="0x0" description="When Set, this bit indicates that an               MRL Sensor is implemented on the chassis for this slot." range="2" rwaccess="R"/> 
		<bitfield id="PCP" width="1" begin="1" end="1" resetval="0x0" description="When Set, this bit indicates that a               software programmable Power Controller is implemented for this               slot/adapter [depending on form factor]." range="1" rwaccess="R"/> 
		<bitfield id="ABPRSNT" width="1" begin="0" end="0" resetval="0x0" description="When Set, this bit indicates that an Attention Button                for this slot is electrically controlled by the chassis." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_slot_ctrl_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_slot_ctrl_status" offset="0xD8" width="32" description="">
		<bitfield id="RSCS2" width="7" begin="31" end="25" resetval="0x0" description="N/A" range="31 - 25" rwaccess="R"/> 
		<bitfield id="DLLSC" width="1" begin="24" end="24" resetval="0x0" description="This bit is Set when the               value reported in the Data Link Layer Link Active bit of the Link               Status register is changed.               In response to a Data Link Layer State Changed event, software               must read the Data Link Layer Link Active bit of the Link Status               register to determine if the Link is active before initiating               configuration cycles to the hot plugged device." range="24" rwaccess="R/W1TC"/> 
		<bitfield id="EMIS" width="1" begin="23" end="23" resetval="0x0" description="If an Electromechanical               Interlock is implemented, this bit indicates the status of the               Electromechanical Interlock.               Defined encodings are:               0b Electromechanical Interlock Disengaged               1b Electromechanical Interlock Engaged" range="23" rwaccess="R"/> 
		<bitfield id="PDS" width="1" begin="22" end="22" resetval="0x0" description="This bit indicates the presence of an               adapter in the slot, reflected by the logical 'OR' of the Physical               Layer in-band presence detect mechanism and, if present, any               out-of-band presence detect mechanism defined for the slot's               corresponding form factor. Note that the in-band presence               detect mechanism requires that power be applied to an adapter               for its presence to be detected. Consequently, form factors that               require a power controller for hot-plug must implement a               physical pin presence detect mechanism.               Defined encodings are:               0b Slot Empty               1b Card Present in slot." range="22" rwaccess="R"/> 
		<bitfield id="MRLSS" width="1" begin="21" end="21" resetval="0x1" description="This bit reports the status of the MRL sensor if implemented.               Defined encodings are:               0b MRL Closed               1b MRL Open" range="21" rwaccess="R"/> 
		<bitfield id="CMDCMPL" width="1" begin="20" end="20" resetval="0x0" description="If Command Completed notification is               supported [if the No Command Completed Support bit in the               Slot Capabilities register is 0b], this bit is Set when a hot-plug               command has completed and the Hot-Plug Controller is ready to               accept a subsequent command. The Command Completed               status bit is Set as an indication to host software that the Hot-               Plug Controller has processed the previous command and is               ready to receive the next command; it provides no guarantee               that the action corresponding to the command is complete.               If Command Completed notification is not supported, this bit               must be hardwired to 0b." range="20" rwaccess="R/W1TC"/> 
		<bitfield id="PDC" width="1" begin="19" end="19" resetval="0x0" description="This bit is set when the value               reported in the Presence Detect State bit is changed." range="19" rwaccess="R/W1TC"/> 
		<bitfield id="MRLSC" width="1" begin="18" end="18" resetval="0x0" description="If an MRL sensor is implemented, this               bit is Set when a MRL Sensor state change is detected. If an               MRL sensor is not implemented, this bit must not be Set." range="18" rwaccess="R/W1TC"/> 
		<bitfield id="PFD" width="1" begin="17" end="17" resetval="0x0" description="If a Power Controller that supports               power fault detection is implemented, this bit is Set when the               Power Controller detects a power fault at this slot. Note that,               depending on hardware capability, it is possible that a power               fault can be detected at any time, independent of the Power               Controller Control setting or the occupancy of the slot. If power               fault detection is not supported, this bit must not be Set." range="17" rwaccess="R/W1TC"/> 
		<bitfield id="ABPRSD" width="1" begin="16" end="16" resetval="0x0" description="If an Attention Button is               implemented, this bit is Set when the attention button is pressed.               If an Attention Button is not supported, this bit must not be Set." range="16" rwaccess="R/W1TC"/> 
		<bitfield id="DLLSCE" width="1" begin="12" end="12" resetval="0x0" description="If the Data Link Layer Link Active Reporting capability is 1b, this bit enables               software notification when Data Link Layer Link Active bit is changed.               If the Data Link Layer Link Active Reporting Capable bit is 0b,               this bit is permitted to be read-only with a value of 0b.               Default value of this bit is 0b." range="12" rwaccess="R/W"/> 
		<bitfield id="EMIC" width="1" begin="11" end="11" resetval="0x0" description="If an Electromechanical Interlock is implemented, a write of 1b to this               bit causes the state of the interlock to toggle. A write of 0b to               this bit has no effect. A read of this bit always returns a 0b." range="11" rwaccess="R"/> 
		<bitfield id="PCC" width="1" begin="10" end="10" resetval="0x1" description="If a Power Controller is implemented,                this bit when written sets the power state of the               slot per the defined encodings. Reads of this bit must reflect the               value from the latest write, even if the corresponding hot-plug               command is not complete, unless software issues a write, if required to,                without waiting for the previous command to complete in which case the read value is undefined.               The defined encodings are:               0b Power On               1b Power Off" range="10" rwaccess="R/W"/> 
		<bitfield id="PIC" width="2" begin="9" end="8" resetval="0x3" description="If a Power Indicator is implemented,               writes to this field set the Power Indicator to the written state.               Reads of this field must reflect the value from the latest write,Defined encodings are:               00b Reserved               01b On               10b Blink               11b Off" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="AIC" width="2" begin="7" end="6" resetval="0x3" description="If an Attention Indicator is               implemented, writes to this field set the Attention Indicator to the               written state.               Reads of this field must reflect the value from the latest write,Defined encodings are:               00b Reserved               01b On               10b Blink               11b Off" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="HPIE" width="1" begin="5" end="5" resetval="0x0" description="When Set, this bit enables generation of an interrupt on enabled hot-plug events.               If the Hot Plug Capable bit in the Slot Capabilities register is               Clear, this bit is permitted to be read-only with a value of 0b.               Default value of this bit is 0b." range="5" rwaccess="R/W"/> 
		<bitfield id="CCIE" width="1" begin="4" end="4" resetval="0x0" description="If Command Completed notification is supported [if the No Command               Completed Support bit in the Slot Capabilities register is 0b],               when Set, this bit enables software notification when a hot-plug               command is completed by the Hot-Plug Controller.               If Command Completed notification is not supported, this bit               must be hardwired to 0b.               Default value of this bit is 0b." range="4" rwaccess="R/W"/> 
		<bitfield id="PDCE" width="1" begin="3" end="3" resetval="0x0" description="When Set, this bit enables software notification on a presence detect changed               event. If the Hot-Plug Capable bit in the Slot Capabilities register is 0b,               this bit is permitted to be read-only with a value of 0b.               Default value of this bit is 0b." range="3" rwaccess="R/W"/> 
		<bitfield id="MSCE" width="1" begin="2" end="2" resetval="0x0" description="When Set, this bit enables               software notification on a MRL sensor changed event                If the MRL Sensor Present bit in the Slot Capabilities register is               Clear, this bit is permitted to be read-only with a value of 0b.               Default value of this bit is 0b." range="2" rwaccess="R/W"/> 
		<bitfield id="PFDE" width="1" begin="1" end="1" resetval="0x0" description="When Set, this bit enables               software notification on a power fault event                If a Power Controller that supports power fault detection is not implemented,                this bit is permitted to be read-only with a value of 0b.               Default value of this bit is 0b." range="1" rwaccess="R/W"/> 
		<bitfield id="ABPE" width="1" begin="0" end="0" resetval="0x0" description="When Set to 1b, this bit               enables software notification on an attention button pressed               event. If the Attention Button Present bit in the Slot Capabilities register               is 0b, this bit is permitted to be read-only with a value of 0b.               Default value of this bit is 0b." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_root_ctrl_cap" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_root_ctrl_cap" offset="0xDC" width="32" description="">
		<bitfield id="CRSSVE" width="1" begin="4" end="4" resetval="0x0" description="This capability is not implemented and this bit is hardwired to 0b." range="4" rwaccess="R"/> 
		<bitfield id="PMEIE" width="1" begin="3" end="3" resetval="0x0" description="This field can be read and written from the local management APB       bus, but its value is not used within the Controller." range="3" rwaccess="R/W"/> 
		<bitfield id="SEFEE" width="1" begin="2" end="2" resetval="0x0" description="This field can be read and written from the local management APB       bus, but its value is not used within the Controller." range="2" rwaccess="R/W"/> 
		<bitfield id="SENFEE" width="1" begin="1" end="1" resetval="0x0" description="This field can be read and written from the local management APB       bus, but its value is not used within the Controller." range="1" rwaccess="R/W"/> 
		<bitfield id="SECEE" width="1" begin="0" end="0" resetval="0x0" description="This field can be read and written from the local management APB       bus, but its value is not used within the Controller." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_root_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_root_status" offset="0xE0" width="32" description="">
		<bitfield id="PMEP" width="1" begin="17" end="17" resetval="0x0" description="This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="17" rwaccess="R"/> 
		<bitfield id="PMES" width="1" begin="16" end="16" resetval="0x0" description="This field is not set by the Controller but can be cleared by writing a 1 from the        local management APB bus.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="16" rwaccess="R/W1TC"/> 
		<bitfield id="PMERID" width="16" begin="15" end="0" resetval="0x0" description="This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_cap_2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_cap_2" offset="0xE4" width="32" description="">
		<bitfield id="MEEP" width="2" begin="23" end="22" resetval="0x1" description="Indicates the maximum number of End-End TLP Prefixes supported by the Function. The supported        values are: 01b 1 End-End TLP Prefix 10b 2 End-End TLP Prefixes.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write" range="23 - 22" rwaccess="R"/> 
		<bitfield id="EEPS" width="1" begin="21" end="21" resetval="0x1" description="Indicates whether the Function supports End-End TLP Prefixes. A 1 in this field indicates that        the Function supports receiving TLPs containing End-End TLP Prefixes.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write" range="21" rwaccess="R"/> 
		<bitfield id="EXFS" width="1" begin="20" end="20" resetval="0x1" description="Indicates that the Function supports the 3-bit definition of the Fmt field in the TLP header.        This bit is hardwired to 1 for all Physical Functions." range="20" rwaccess="R"/> 
		<bitfield id="OBFF" width="2" begin="19" end="18" resetval="0x1" description=" A 1 in this bit position indicates that the Function supports the Optimized Buffer       Flush/Fill [OBFF] capability using message signaling.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write       " range="19 - 18" rwaccess="R"/> 
		<bitfield id="T10RS" width="1" begin="17" end="17" resetval="0x0" description="If set function supports 1-bit requester capability; otherwise, the function does not. This bit can be disabled using local management register." range="17" rwaccess="R"/> 
		<bitfield id="T10CS" width="1" begin="16" end="16" resetval="0x1" description="If set function supports 1-bit completer capability; otherwise, the function does not. This field can be modified using local management interface." range="16" rwaccess="R"/> 
		<bitfield id="TPHC" width="1" begin="12" end="12" resetval="0x0" description="Hardwired to 0." range="12" rwaccess="R"/> 
		<bitfield id="LMS" width="1" begin="11" end="11" resetval="0x1" description=" A value of 1b indicates support       for the optional Latency Tolerance Reporting [LTR] mechanism.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write.       " range="11" rwaccess="R"/> 
		<bitfield id="ACS128" width="1" begin="9" end="9" resetval="0x0" description="Hardwired to 0." range="9" rwaccess="R"/> 
		<bitfield id="ACS64" width="1" begin="8" end="8" resetval="0x0" description="Hardwired to 0." range="8" rwaccess="R"/> 
		<bitfield id="ACS32" width="1" begin="7" end="7" resetval="0x0" description="Hardwired to 0." range="7" rwaccess="R"/> 
		<bitfield id="AOPRS" width="1" begin="6" end="6" resetval="0x0" description="Applicable only to Switch       Upstream Ports, Switch Downstream Ports, and Root Ports;       must be 0b for other Function types. This bit must be set to 1b if       the Port supports this optional capability.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="6" rwaccess="R"/> 
		<bitfield id="AFS" width="1" begin="5" end="5" resetval="0x1" description="A 1 in this bit indicates that the device is able to forward TLPs with function number greater than 8.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="5" rwaccess="R"/> 
		<bitfield id="CTDS" width="1" begin="4" end="4" resetval="0x1" description="A 1 in this field indicates that the associated Function supports the capability to       turn off its Completion timeout.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="4" rwaccess="R"/> 
		<bitfield id="CTR" width="4" begin="3" end="0" resetval="0x2" description="Specifies the Completion Timeout values supported by the device. This field is set by       default to 0010 [10 ms - 250 ms], but can be modified from the local management        APB bus. The actual timeout values are in two programmable local       management registers, which allow the timeout settings of the two sub-ranges within Range B       to be programmed independently.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_dev_ctrl_status_2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_pcie_dev_ctrl_status_2" offset="0xE8" width="32" description="">
		<bitfield id="R20" width="17" begin="31" end="15" resetval="0x0" description="N/A" range="31 - 15" rwaccess="R"/> 
		<bitfield id="OBFFE" width="2" begin="14" end="13" resetval="0x0" description="Enables the Optimized Buffer Flush/Fill [OBFF] capability in the device. Valid       settings are 00 [disabled], 01 [Variation A], and 10 [Variation B]." range="14 - 13" rwaccess="R/W"/> 
		<bitfield id="T10RE" width="1" begin="12" end="12" resetval="0x0" description=" 10bit TAGs generation are not supported in this configuration." range="12" rwaccess="R"/> 
		<bitfield id="LTRME" width="1" begin="10" end="10" resetval="0x0" description="This must be set to 1 to enable the Latency Tolerance Reporting Mechanism. This bit is       implemented only in PF 0. Its default value is 1, but can be modified from the local       management bus. This bit is read-only in PF 1." range="10" rwaccess="R/W"/> 
		<bitfield id="ICE" width="1" begin="9" end="9" resetval="0x0" description="When this bit is 1, the RC is allowed to set the ID-based Ordering [IDO] Attribute bit       in the Completions it generates." range="9" rwaccess="R/W"/> 
		<bitfield id="IRE" width="1" begin="8" end="8" resetval="0x0" description="When this bit is 1, the RC is allowed to set the ID-based Ordering [IDO] Attribute bit       in the requests it generates." range="8" rwaccess="R/W"/> 
		<bitfield id="AORE" width="1" begin="6" end="6" resetval="0x0" description="This bit must be set to enable the generation of Atomic Op Requests. If the client       logic attempts to send an Atomic Op when this bit is not set, logic in the Controller will nullify       the TLP on its way to the link." range="6" rwaccess="R"/> 
		<bitfield id="AFE" width="1" begin="5" end="5" resetval="0x0" description="A 1 in this filed indicates that the port treats fields 7:0 of the ID        as function number while converting a Type 1 config packet to type 0 config packet." range="5" rwaccess="R/W"/> 
		<bitfield id="CTD" width="1" begin="4" end="4" resetval="0x0" description="Setting this bit disables the Completion Timeout in the device." range="4" rwaccess="R/W"/> 
		<bitfield id="CTV" width="4" begin="3" end="0" resetval="0x0" description="Specifies the Completion Timeout value for the device. Allowable values are 0101       [sub-range 1] and 0110 [sub-range 2]. The corresponding timeout values are stored in the local       management register's Completion Timeout Interval Registers 0 and 1, respectively. Value of 0 selects completion timeout from Completion-Timeout-Interval-Registers-0 in local management register." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_link_cap_2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_link_cap_2" offset="0xEC" width="32" description="">
		<bitfield id="R31" width="1" begin="31" end="31" resetval="0x0" description="Indicates support for the optional Device Readiness Status [DRS] capability.               This capability is currently not supported in the Controller." range="31" rwaccess="R"/> 
		<bitfield id="TWRTPDS" width="1" begin="24" end="24" resetval="0x1" description="When set to 1b, this bit indicates that the associated Port                supports detection and reporting of two Retimers presence.               This bit is valid for both Downstream Ports and Upstream Ports." range="24" rwaccess="R"/> 
		<bitfield id="RTPDS" width="1" begin="23" end="23" resetval="0x1" description="When set to 1b, this bit indicates that the associated Port               supports detection and reporting of Retimer presence.               This bit is valid for both Downstream Ports and Upstream Ports." range="23" rwaccess="R"/> 
		<bitfield id="LSORSSV" width="4" begin="19" end="16" resetval="0x0" description="If this field is non-zero, it indicates that the Port,       when operating at the indicated speed[s] supports SRIS and also       supports receiving SKP OS at the rate defined for SRNS while running in SRIS." range="19 - 16" rwaccess="R"/> 
		<bitfield id="LSOGSSV" width="4" begin="12" end="9" resetval="0x0" description="If this field is non-zero, it indicates that the Port,       when operating at the indicated speed[s] supports SRIS and also       supports software control of the SKP Ordered Set transmission scheduling rate." range="12 - 9" rwaccess="R"/> 
		<bitfield id="SLSV" width="4" begin="4" end="1" resetval="0x15" description="This field indicates the supported link speeds of the Controller. For each bit, a value of 1       indicates that the corresponding link speed is supported, while a value of 0 indicates that       the corresponding speed is not supported.         The bits corresponding to various link speeds are:       Bit 1 = Link Speed 2.5 GT/s, Bit 2 = Link Speed 5 GT/s, Bit 3 = Link Speed 8 GT/s, Bit 4 = Link Speed 16 GT/s.        This field is hardwired to 0001 [2.5 GT/s] when the PCIE_GENERATION_SEL strap pins of the Controller are set       to 0, 0011 [2.5 and 5 GT/s] when the strap is set to 1, and 0111 [2.5, 5, and 8 GT/s] when the       strap pin is set to 10, and 1111 [2.5, 5, 8 and 16 GT/s] when the strap pin is set to 11." range="4 - 1" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_link_ctrl_status_2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_link_ctrl_status_2" offset="0xF0" width="32" description="">
		<bitfield id="DMR" width="1" begin="31" end="31" resetval="0x0" description=" DRS is not supported by the Controller and hence this field is not implemented." range="31" rwaccess="R"/> 
		<bitfield id="DCP" width="3" begin="30" end="28" resetval="0x0" description=" DRS is not supported by the Controller and hence this field is not implemented." range="30 - 28" rwaccess="R"/> 
		<bitfield id="TWRTP" width="1" begin="23" end="23" resetval="0x0" description="When set to 1b, this bit indicates that two Retimers were present during the most               recent Link negotiation." range="23" rwaccess="R"/> 
		<bitfield id="RTP" width="1" begin="22" end="22" resetval="0x0" description="When set to 1b, this bit indicates that a Retimer was present               during the most recent Link negotiation." range="22" rwaccess="R"/> 
		<bitfield id="LE" width="1" begin="21" end="21" resetval="0x0" description="When the Controller [RP] receives an 8GTs equalization request from an Upstream Port the Controller internally sets this bit to 1.               [i.e. when RP is in the Recovery.RcvrCfg state and receives 8 consecutive TS2 Ordered Sets with the Request Equalization bit set to 1b]               The LOCAL_INTERRUPT output is also asserted if Link Equalization Request Interrupt Enable is enabled." range="21" rwaccess="R/W1TC"/> 
		<bitfield id="EP3S" width="1" begin="20" end="20" resetval="0x0" description="This bit, when set to 1, indicates that the Phase 3 of the Transmitter Equalization                procedure has completed successfully. STICKY" range="20" rwaccess="R"/> 
		<bitfield id="EP2S" width="1" begin="19" end="19" resetval="0x0" description="This bit, when set to 1, indicates that the Phase 2 of the Transmitter Equalization                procedure has completed successfully. STICKY" range="19" rwaccess="R"/> 
		<bitfield id="EP1S" width="1" begin="18" end="18" resetval="0x0" description="This bit, when set to 1, indicates that the Phase 1 of the Transmitter Equalization                procedure has completed successfully. STICKY" range="18" rwaccess="R"/> 
		<bitfield id="EQC" width="1" begin="17" end="17" resetval="0x0" description="This bit, when set to 1, indicates that the Transmitter Equalization procedure has                completed. STICKY" range="17" rwaccess="R"/> 
		<bitfield id="CDEL" width="1" begin="16" end="16" resetval="0x1" description="This status bit indicates the current operating de-emphasis level of the transmitter       [0 = -6dB, 1 = -3.5dB]." range="16" rwaccess="R"/> 
		<bitfield id="CD" width="4" begin="15" end="12" resetval="0x0" description="This bit sets the de-emphasis level [for 5 GT/s operation] or the Transmitter Preset level       [for 8 GT/s or 16 GT/s operation] when the LTSSM enters the Polling.Compliance state because of software       setting the Enter Compliance bit in this register.  It is used only when the link is running       at 5 GT/s or 8 GT/s or 16 GT/s.   At 5 GT/s, the only valid setting are 0 [-6 dB] and  1 [-3.5 dB].        STICKY" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="CS" width="1" begin="11" end="11" resetval="0x0" description="When this bit is set to 1, the device will transmit SKP ordered sets between       compliance patterns. STICKY" range="11" rwaccess="R/W"/> 
		<bitfield id="EMC" width="1" begin="10" end="10" resetval="0x0" description="This field is intended for debug and compliance testing purposes only. If this bit is       set to 1, the device will transmit the Modified Compliance Pattern when the LTSSM enters the       Polling.Compliance substate. STICKY" range="10" rwaccess="R/W"/> 
		<bitfield id="TM" width="3" begin="9" end="7" resetval="0x0" description="This field is intended for debug and compliance testing purposes only. It controls the       non-deemphasized voltage level at the transmitter outputs. Its encodings are: 000 = Normal       operating range, 001 = 800 - 1200 mV for full swing and 400 - 700 mV for half swing, 010 -       111 = See PCI Express Base Specification 2.0. This field is reset to 0 when th LTSSM enters       the Polling.Configuration substate during link training. STICKY." range="9 - 7" rwaccess="R/W"/> 
		<bitfield id="SD" width="1" begin="6" end="6" resetval="0x0" description="This bit selects the de-emphasis level when the Controller is operating at 5 GT/s        [0 = -6 dB, 1 = -3.5 dB]." range="6" rwaccess="R/W"/> 
		<bitfield id="HASD" width="1" begin="5" end="5" resetval="0x0" description="When this bit is set, the LTSSM is prevented from changing the operating speed of the       link, other than reducing the speed to correct unreliable operation of the link.        STICKY" range="5" rwaccess="R/W"/> 
		<bitfield id="EC" width="1" begin="4" end="4" resetval="0x0" description="This bit is used to force the Endpoint device to enter the Compliance mode. Software       sets this bit to 1 and initiates a hot reset to force the device into the Compliance mode. The       target speed for the Compliance mode is determined by the Target Link Speed field of this       register. STICKY." range="4" rwaccess="R/W"/> 
		<bitfield id="TLS" width="4" begin="3" end="0" resetval="0x4" description="This field sets the target speed when the software forces the link into Compliance       mode by setting the Enter Compliance bit in this register [0001 = 2.5 GT/s, 0010 = 5 GT/s,       0100 = 8 GT/s,1000 = 16 GT/s]. The default value of this field is 0001 [2.5 GT/s] when the       PCIE_GENERATION_SEL[1:0] strap pins of the Controller are set to 0, 0010 [5 GT/s] when the strap is       set to 1, and 0011 [8 GT/s] when the strap pin is set to 10        , and 0100 [16 GT/s] when the strap pin is set to 11. STICKY." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_AER_enhncd_cap" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_AER_enhncd_cap" offset="0x100" width="32" description="">
		<bitfield id="NCO" width="12" begin="31" end="20" resetval="0x336" description="Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set." range="31 - 20" rwaccess="R"/> 
		<bitfield id="CV" width="4" begin="19" end="16" resetval="0x2" description="Specifies the SIG assigned value for the version of the capability structure. This       field is set by default to 4'h2." range="19 - 16" rwaccess="R"/> 
		<bitfield id="PECID" width="16" begin="15" end="0" resetval="0x1" description="This field is hardwired to the Capability ID assigned by PCI SIG to the PCI Express       AER Extended Capability Structure [0001 hex]." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_uncorr_err_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_uncorr_err_status" offset="0x104" width="32" description="">
		<bitfield id="UIE" width="1" begin="22" end="22" resetval="0x0" description="This bit is set when the Controller has detected an internal uncorrectable error [HAL       parity error or an uncorrectable ECC error while reading from any of the RAMs]. This bit is       also set in response to the client signaling an internal error through the input       UNCORRECTABLE_ERROR_IN. This error is considered fatal by default." range="22" rwaccess="R/W1TC"/> 
		<bitfield id="URE" width="1" begin="20" end="20" resetval="0x0" description="This bit is set when the Controller has received a request from the link that it does not       support. This error is not Function-specific. This error is considered non-fatal by default,       except for the special case outlined in PCI Express Base Specification 2.0. The header of       the received request that caused the error is logged in the Header Log Registers." range="20" rwaccess="R/W1TC"/> 
		<bitfield id="EE" width="1" begin="19" end="19" resetval="0x0" description="This bit is set when the Controller has detected an ECRC error in a received TLP." range="19" rwaccess="R/W1TC"/> 
		<bitfield id="MT" width="1" begin="18" end="18" resetval="0x0" description="This bit is set when the Controller receives a malformed TLP from the link. This error is       considered fatal by default. The header of the received TLP with error is logged in the Header       Log Registers." range="18" rwaccess="R/W1TC"/> 
		<bitfield id="RO" width="1" begin="17" end="17" resetval="0x0" description="This bit is set when the Controller receives a TLP in violation of the receive credit       currently available." range="17" rwaccess="R/W1TC"/> 
		<bitfield id="UC" width="1" begin="16" end="16" resetval="0x0" description="This bit is set when the Controller has received an unexpected Completion packet from the       link." range="16" rwaccess="R/W1TC"/> 
		<bitfield id="CA" width="1" begin="15" end="15" resetval="0x0" description="This bit is set when the Controller has returned the Completer Abort [CA] status to a       request received from the link. This error is considered non-fatal by default, except for the       special cases outlined in PCI Express Base Specification 2.0. The header of the received       request that caused the error is logged in the Header Log Registers." range="15" rwaccess="R/W1TC"/> 
		<bitfield id="CT" width="1" begin="14" end="14" resetval="0x0" description="This bit is set when the completion timer associated with an outstanding request times       out. This error is considered non-fatal by default." range="14" rwaccess="R/W1TC"/> 
		<bitfield id="FCPE" width="1" begin="13" end="13" resetval="0x0" description="This bit is set when certain violations of the flow control protocol are detected by       the Controller." range="13" rwaccess="R/W1TC"/> 
		<bitfield id="PT" width="1" begin="12" end="12" resetval="0x0" description="This bit is set when the Controller receives a poisoned TLP from the link. This error is       considered non-fatal by default. The header of the received TLP with error is logged in the       Header Log Registers." range="12" rwaccess="R/W1TC"/> 
		<bitfield id="SDES" width="1" begin="5" end="5" resetval="0x0" description="This error status indicates Link up to Link down event. So Status bit is set upon       LINK_DOWN_RESET_OUT event. This field is       applicable to RC only and not for EP as per PCIE-spec. " range="5" rwaccess="R/W1TC"/> 
		<bitfield id="DLPE" width="1" begin="4" end="4" resetval="0x0" description="This bit is set when the Controller receives an Ack or Nak DLLP whose sequence does not       correspond to that of an unacknowledged TLP or that of the last acknowledged TLP [for details,       refer to the PCI Express Base Specifications]." range="4" rwaccess="R/W1TC"/> 
		<bitfield id="R25" width="3" begin="3" end="1" resetval="0x0" description="N/A" range="3 - 1" rwaccess="R"/> 
		<bitfield id="LTE" width="1" begin="0" end="0" resetval="0x0" description="This error indicates that link training is not successful and transition back to       detect state. This Status bit is set on any LTSSM transition from Configuration to Detect or       Recovery to Detect. This field is       applicable to RC only and not for EP as per PCIE-spec." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_uncorr_err_mask" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_uncorr_err_mask" offset="0x108" width="32" description="">
		<bitfield id="UIEM" width="1" begin="22" end="22" resetval="0x1" description="This bit is set to mask the reporting of internal errors. STICKY." range="22" rwaccess="R/W"/> 
		<bitfield id="UREM" width="1" begin="20" end="20" resetval="0x0" description="This bit is set to mask the reporting of unexpected requests received from the link. STICKY." range="20" rwaccess="R/W"/> 
		<bitfield id="EEM" width="1" begin="19" end="19" resetval="0x0" description="This bit is set to mask the reporting of ECRC errors. STICKY." range="19" rwaccess="R/W"/> 
		<bitfield id="MTM" width="1" begin="18" end="18" resetval="0x0" description="This bit is set to mask the reporting of malformed TLPs received from the link. STICKY." range="18" rwaccess="R/W"/> 
		<bitfield id="ROM" width="1" begin="17" end="17" resetval="0x0" description="This bit is set to mask the reporting of violations of receive credit. STICKY." range="17" rwaccess="R/W"/> 
		<bitfield id="UCM" width="1" begin="16" end="16" resetval="0x0" description="This bit is set to mask the reporting of unexpected Completions received by the       Controller. STICKY." range="16" rwaccess="R/W"/> 
		<bitfield id="CAM" width="1" begin="15" end="15" resetval="0x0" description="This bit is set to mask the reporting of the Controller sending a Completer Abort. STICKY." range="15" rwaccess="R/W"/> 
		<bitfield id="CTM" width="1" begin="14" end="14" resetval="0x0" description="This bit is set to mask the reporting of Completion Timeouts. STICKY." range="14" rwaccess="R/W"/> 
		<bitfield id="FCPER" width="1" begin="13" end="13" resetval="0x0" description="This bit is set to mask the reporting of Flow Control Protocol Errors. STICKY." range="13" rwaccess="R/W"/> 
		<bitfield id="PTM" width="1" begin="12" end="12" resetval="0x0" description="This bit is set to mask the reporting of a Poisoned TLP. STICKY." range="12" rwaccess="R/W"/> 
		<bitfield id="SDESM" width="1" begin="5" end="5" resetval="0x0" description="This bit is set to mask the reporting of Surprise Down Error Status Mask. STICKY. This field is       applicable to RC only and not for EP as per PCIE-spec." range="5" rwaccess="R/W"/> 
		<bitfield id="DLPER" width="1" begin="4" end="4" resetval="0x0" description="This bit is set to mask the reporting of Data Link Protocol Errors. STICKY." range="4" rwaccess="R/W"/> 
		<bitfield id="LTEM" width="1" begin="0" end="0" resetval="0x0" description="This bit is set to mask the reporting of Link Training Error Mask. STICKY.  This field is applicable to RC only and not for EP as per PCIE-spec. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_uncorr_err_severity" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_uncorr_err_severity" offset="0x10C" width="32" description="">
		<bitfield id="R37" width="9" begin="31" end="23" resetval="0x0" description="N/A" range="31 - 23" rwaccess="R"/> 
		<bitfield id="UNCORR_INTRNL_ERR_SVRTY" width="1" begin="22" end="22" resetval="0x1" description="Severity of internal errors [0 = Non-Fatal, 1 = Fatal]." range="22" rwaccess="R/W"/> 
		<bitfield id="URES" width="1" begin="20" end="20" resetval="0x0" description="Severity of unexpected requests received from the link [0 = Non-Fatal, 1 = Fatal]. STICKY." range="20" rwaccess="R/W"/> 
		<bitfield id="EES" width="1" begin="19" end="19" resetval="0x0" description="Severity of ECRC errors [0 = Non-Fatal, 1 = Fatal]. STICKY." range="19" rwaccess="R/W"/> 
		<bitfield id="MTS" width="1" begin="18" end="18" resetval="0x1" description="Severity of malformed TLPs received from the link [0 = Non-Fatal, 1 = Fatal]. STICKY." range="18" rwaccess="R/W"/> 
		<bitfield id="ROS" width="1" begin="17" end="17" resetval="0x1" description="Severity of receive credit violations [0 = Non-Fatal, 1 = Fatal]. STICKY." range="17" rwaccess="R/W"/> 
		<bitfield id="UCS" width="1" begin="16" end="16" resetval="0x0" description="Severity of unexpected Completions received by the Controller [0 = Non-Fatal, 1 = Fatal]. STICKY." range="16" rwaccess="R/W"/> 
		<bitfield id="CAS" width="1" begin="15" end="15" resetval="0x0" description="Severity of sending a Completer Abort [0 = Non-Fatal, 1 = Fatal]. STICKY." range="15" rwaccess="R/W"/> 
		<bitfield id="CTS" width="1" begin="14" end="14" resetval="0x0" description="Severity of Completion Timeouts [0 = Non-Fatal, 1 = Fatal]. STICKY." range="14" rwaccess="R/W"/> 
		<bitfield id="FCPES" width="1" begin="13" end="13" resetval="0x1" description="Severity of a Flow Control Protocol Error [0 = Non-Fatal, 1 = Fatal]. STICKY." range="13" rwaccess="R/W"/> 
		<bitfield id="PTS" width="1" begin="12" end="12" resetval="0x0" description="Severity of a Poisoned TLP error [0 = Non-Fatal, 1 = Fatal]. STICKY." range="12" rwaccess="R/W"/> 
		<bitfield id="R35" width="6" begin="11" end="6" resetval="0x0" description="N/A" range="11 - 6" rwaccess="R"/> 
		<bitfield id="SDES" width="1" begin="5" end="5" resetval="0x1" description="surprise down error severity [0 = Non-Fatal, 1 = Fatal]. STICKY. This field is       applicable to RC only and not for EP as per PCIE-spec." range="5" rwaccess="R/W"/> 
		<bitfield id="DLPES" width="1" begin="4" end="4" resetval="0x1" description="Severity of Data Link Protocol Errors [0 = Non-Fatal, 1 = Fatal]. STICKY." range="4" rwaccess="R/W"/> 
		<bitfield id="LTES" width="1" begin="0" end="0" resetval="0x0" description="Severity of Link Training Error [0 = Non-Fatal, 1 = Fatal]. STICKY. This field is       applicable to RC only and not for EP as per PCIE-spec." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_corr_err_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_corr_err_status" offset="0x110" width="32" description="">
		<bitfield id="HLOS" width="1" begin="15" end="15" resetval="0x0" description="This bit is set on a Header Log Register overflow, that is, when the header could not      be logged in the Header Log Register because it is occupied by a previous header." range="15" rwaccess="R/W1TC"/> 
		<bitfield id="CIES" width="1" begin="14" end="14" resetval="0x0" description="This bit is set when the Controller has detected an internal correctable error condition [a      correctable ECC error while reading from any of the RAMs]. This bit is also set in response to      the client signaling an internal error through the input CORRECTABLE_ERROR_IN." range="14" rwaccess="R/W1TC"/> 
		<bitfield id="ANES" width="1" begin="13" end="13" resetval="0x0" description="This bit is set when an uncorrectable error occurs, which is determined to belong to      one of the special cases described in the PCI Express Base Specification 2.0. This causes the      Controller to assert the CORRECTABLE_ERROR_OUT output in place of NON_FATAL_ERROR_OUT." range="13" rwaccess="R/W1TC"/> 
		<bitfield id="RTTS" width="1" begin="12" end="12" resetval="0x0" description="This bit is set when the replay timer in the Data Link Layer of the Controller times out,       causing the Controller to re-transmit a TLP." range="12" rwaccess="R/W1TC"/> 
		<bitfield id="RNRS" width="1" begin="8" end="8" resetval="0x0" description="This bit is set when the replay count rolls over after three re-transmissions of a TLP       at the Data Link Layer of the Controller." range="8" rwaccess="R/W1TC"/> 
		<bitfield id="BDS" width="1" begin="7" end="7" resetval="0x0" description="This bit is set when an LCRC error is detected in a received DLLP, and no errors were       detected by the Physical Layer." range="7" rwaccess="R/W1TC"/> 
		<bitfield id="BTS" width="1" begin="6" end="6" resetval="0x0" description=" This bit is set when an error is detected in a received TLP by the Data Link Layer of       the Controller the conditions causing this error are [1] an LCRC error, [2] the packet terminates       with EDB symbol, but its LCRC field does not equal the inverted value of the calculated CRC." range="6" rwaccess="R/W1TC"/> 
		<bitfield id="RES" width="1" begin="0" end="0" resetval="0x0" description="This bit is set when an error is detected in the receive side of the Physical Layer of       the Controller [e.g. an 8b10b decode error]." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_corr_err_mask" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_corr_err_mask" offset="0x114" width="32" description="">
		<bitfield id="HLOM" width="1" begin="15" end="15" resetval="0x1" description="This bit, when set, masks the reporting of an error in response to a Header Log       register overflow. STICKY." range="15" rwaccess="R/W"/> 
		<bitfield id="CIEM" width="1" begin="14" end="14" resetval="0x1" description="This bit, when set, masks the reporting of an error in response to a corrected       internal error condition. STICKY." range="14" rwaccess="R/W"/> 
		<bitfield id="ANEM" width="1" begin="13" end="13" resetval="0x1" description="This bit, when set, masks the reporting of an error in response to an uncorrectable       error occurence, which is determined to belong to one of the special cases in the PCI Express       Base Specification 2.0. STICKY." range="13" rwaccess="R/W"/> 
		<bitfield id="RTTM" width="1" begin="12" end="12" resetval="0x0" description="This bit, when set, masks the reporting of an error in response to a Replay Timer       timeout event. STICKY." range="12" rwaccess="R/W"/> 
		<bitfield id="RNRM" width="1" begin="8" end="8" resetval="0x0" description="This bit, when set, masks the reporting of an error in response to a Replay Number       Rollover event. STICKY." range="8" rwaccess="R/W"/> 
		<bitfield id="BDM" width="1" begin="7" end="7" resetval="0x0" description="This bit, when set, masks the reporting of an error in response to a 'Bad DLLP'       received. STICKY." range="7" rwaccess="R/W"/> 
		<bitfield id="BTM" width="1" begin="6" end="6" resetval="0x0" description=" This bit,when set, masks the reporting of an error in response to a 'Bad TLP'       received. STICKY." range="6" rwaccess="R/W"/> 
		<bitfield id="REM" width="1" begin="0" end="0" resetval="0x0" description="This bit, when set, masks the reporting of Physical Layer errors. STICKY." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_adv_err_cap_ctl" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_adv_err_cap_ctl" offset="0x118" width="32" description="">
		<bitfield id="TPLP" width="1" begin="11" end="11" resetval="0x0" description="If Set and the First Error                 Pointer is valid, indicates that the TLP Prefix Log                 register contains valid information. If Clear or if First                 Error Pointer is invalid, the TLP Prefix Log register                 is undefined.                 Default value of this bit is 0. This bit is RsvdP if the                 End-End TLP Prefix Supported bit is CIf Set and the First Error                 Pointer is valid, indicates that the TLP Prefix Log                 register contains valid information. If Clear or if First                 Error Pointer is invalid, the TLP Prefix Log register                 is undefined." range="11" rwaccess="R"/> 
		<bitfield id="MHRE" width="1" begin="10" end="10" resetval="0x0" description="Setting this bit enables the RC to log multiple error headers in its Header Log       Registers. It is hardwired to 0." range="10" rwaccess="R"/> 
		<bitfield id="MHRC" width="1" begin="9" end="9" resetval="0x0" description="This bit is set when the RC has the capability to log more than one error header in       its Header Log Registers. It is hardwired to 0." range="9" rwaccess="R"/> 
		<bitfield id="EEC" width="1" begin="8" end="8" resetval="0x0" description="Setting this bit enables ECRC checking on the receive side of the Controller. This bit is       writable from the local management bus. STICKY." range="8" rwaccess="R/W"/> 
		<bitfield id="ECC" width="1" begin="7" end="7" resetval="0x1" description="This read-only bit indicates to the software that the device is capable of checking       ECRC in packets received from the link." range="7" rwaccess="R"/> 
		<bitfield id="EEG" width="1" begin="6" end="6" resetval="0x0" description="Setting this bit enables the ECRC generation on the transmit side of the Controller. This       bit is writable from the local management bus. STICKY." range="6" rwaccess="R/W"/> 
		<bitfield id="EGC" width="1" begin="5" end="5" resetval="0x1" description="This read-only bit indicates to the software that the device is capable of generating       ECRC in packets transmitted on the link." range="5" rwaccess="R"/> 
		<bitfield id="FEP" width="5" begin="4" end="0" resetval="0x0" description="This is a 5-bit pointer to the bit position in the Uncorrectable Error Status Register       corresponding to the error that was detected first. When there are multiple bits set in the       Uncorrectable Error Status Register, this field informs the software which error was observed       first. To prevent the field from being overwritten before the software is able to read it,       this field is not updated while the status bit it points to in the Uncorrectable Error Status       Register remains set. After the software clears this status bit, a subsequent error condition       that sets any bit in the Uncorrectable Error Status Register will update the First Error       Pointer. Any uncorrectable error type, including the special cases where the error is reported       using an ERR_COR message, will set the First Error Pointer [assuming the software has reset       the error pointed by it in the Uncorrectable Error Status Register]. STICKY." range="4 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_hdr_log_0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_hdr_log_0" offset="0x11C" width="32" description="">
		<bitfield id="HD0" width="32" begin="31" end="0" resetval="0x0" description="First Dword of captured TLP header. STICKY." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_hdr_log_1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_hdr_log_1" offset="0x120" width="32" description="">
		<bitfield id="HD1" width="32" begin="31" end="0" resetval="0x0" description="Second Dword of captured TLP header. STICKY." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_hdr_log_2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_hdr_log_2" offset="0x124" width="32" description="">
		<bitfield id="HD2" width="32" begin="31" end="0" resetval="0x0" description="Third Dword of captured TLP header. STICKY." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_hdr_log_3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_hdr_log_3" offset="0x128" width="32" description="">
		<bitfield id="HD3" width="32" begin="31" end="0" resetval="0x0" description="Fourth Dword of captured TLP header. STICKY." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_root_err_cmd" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_root_err_cmd" offset="0x12C" width="32" description="">
		<bitfield id="FERE" width="1" begin="2" end="2" resetval="0x0" description="If this bit is set, the Controller will active its FATAL_ERROR_OUT output in response to an       error message received from the link." range="2" rwaccess="R/W"/> 
		<bitfield id="NFERE" width="1" begin="1" end="1" resetval="0x0" description="If this bit is set, the Controller will active its NON_FATAL_ERROR_OUT output in response to       an error message received from the link." range="1" rwaccess="R/W"/> 
		<bitfield id="CERE" width="1" begin="0" end="0" resetval="0x0" description="If this bit is set, the Controller will active its CORRECTABLE_ERROR_OUT output in response       to an error message received from the link." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_root_err_stat" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_root_err_stat" offset="0x130" width="32" description="">
		<bitfield id="FEMR" width="1" begin="6" end="6" resetval="0x0" description="This bit, when set, indicates that the RC has received one or more Fatal error       messages from the link. STICKY" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="NEMR" width="1" begin="5" end="5" resetval="0x0" description="This bit, when set, indicates that the RC has received one or more Non-Fatal error       messages from the link. STICKY" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="FUF" width="1" begin="4" end="4" resetval="0x0" description="This bit, when set, indicates that the first Uncorrectable error message received was       for a Fatal error. STICKY" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="MEFNR" width="1" begin="3" end="3" resetval="0x0" description="This bit is set when the RC receives either a Fatal or Non-Fatal error message from       the link, and the ERR_FATAL/NONFATAL Received bit is already set. STICKY" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="EFNR" width="1" begin="2" end="2" resetval="0x0" description="This bit is set when the RC receives either a Fatal or Non-Fatal error message from       the link. STICKY" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="MECR" width="1" begin="1" end="1" resetval="0x0" description="This bit is set when the RC receives a Correctable error message from the link, if the       ERR_COR received bit is already set. STICKY" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ECR" width="1" begin="0" end="0" resetval="0x0" description="This bit is set when the RC receives a Correctable error message from the link. STICKY" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_err_src_id" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_err_src_id" offset="0x134" width="32" description="">
		<bitfield id="EFNSI" width="16" begin="31" end="16" resetval="0x0" description="This field captures and stores the Requester ID from an ERR_FATAL or ERROR_NONFATAL       message received by the RC, if the ERR_FATAL or NONFATAL Received bit was not set at the time       the message was received. STICKY" range="31 - 16" rwaccess="R"/> 
		<bitfield id="ECSI" width="16" begin="15" end="0" resetval="0x0" description="This field captures and stores the Requester ID from an ERR_COR message received by       the RC, if the ERR_COR bit was not set at the time the message was received. STICKY" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_tlp_pre_log_0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_tlp_pre_log_0" offset="0x138" width="32" description="">
		<bitfield id="HD1" width="32" begin="31" end="0" resetval="0x0" description="First TLP Prefix of captured TLP STICKY." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_dev_ser_num_cap_hdr" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_dev_ser_num_cap_hdr" offset="0x150" width="32" description="">
		<bitfield id="SNNCO" width="12" begin="31" end="20" resetval="0x768" description="Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set." range="31 - 20" rwaccess="R"/> 
		<bitfield id="DSNCV" width="4" begin="19" end="16" resetval="0x1" description="Specifies the SIG assigned value for the version of the capability structure. This       field is set by default to 1, but can be modified from the local management bus by writing       into Function 0 from the local management bus." range="19 - 16" rwaccess="R"/> 
		<bitfield id="PECID" width="16" begin="15" end="0" resetval="0x3" description="This field is hardwired to the Capability ID assigned by PCI SIG to the PCI Express       Device Serial Number Capability [0001 hex]." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_dev_ser_num_0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_dev_ser_num_0" offset="0x154" width="32" description="">
		<bitfield id="DSND0" width="32" begin="31" end="0" resetval="0x0" description="This field contains the first 32 bits of the device's serial number.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_dev_ser_num_1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_dev_ser_num_1" offset="0x158" width="32" description="">
		<bitfield id="DSND1" width="32" begin="31" end="0" resetval="0x0" description="This field contains the last 32 bits of the device's serial number.       This field can be written from  the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_sec_pcie_cap_hdr_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_sec_pcie_cap_hdr_reg" offset="0x300" width="32" description="">
		<bitfield id="NCO" width="12" begin="31" end="20" resetval="0x1216" description="Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set." range="31 - 20" rwaccess="R"/> 
		<bitfield id="CV" width="4" begin="19" end="16" resetval="0x1" description="Specifies the SIG assigned value for the version of the capability structure. This       field is set by default to 1  , but can be modified independently for each PF from [ the APB bus by setting       [21] bit high of the pcie_mgmt_APB_ADDR during a       local management register write] ." range="19 - 16" rwaccess="R"/> 
		<bitfield id="PECI" width="16" begin="15" end="0" resetval="0x25" description="This field is hardwired to the Capability ID assigned by PCI SIG to the Secondary PCI       Express Capability" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_link_control3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_link_control3" offset="0x304" width="32" description="">
		<bitfield id="ELSOSGV" width="4" begin="12" end="9" resetval="0x0" description=" When the Link is in L0 and the bit in this field corresponding to the       current Link speed is Set, SKP Ordered Sets are scheduled at the rate defined for SRNS,        overriding the rate required based on the clock tolerance architecture." range="12 - 9" rwaccess="R/W"/> 
		<bitfield id="LERIE" width="1" begin="1" end="1" resetval="0x0" description="This bit enables the activation of the LOCAL_INTERRUPT_OUT output of the        Controller when the Link Equalization Request bit in the Link Status 2 Register Or        the Link Equalization Request 16.0 GT/s in the 16GTs Status Register is set." range="1" rwaccess="R/W"/> 
		<bitfield id="PE" width="1" begin="0" end="0" resetval="0x0" description="The state of this bit determines whether the Controller performs link equalization       when the link is retrained by the local software.  If this bit is set to 1 when the       local software sets the Link Retrain bit in the Link Control Register, and the target       link speed is 8 GT/s or 16 GT/s, the LTSSM of the Controller will go through the link equalization       states during the retraining." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_lane_error_status" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_lane_error_status" offset="0x308" width="32" description="">
		<bitfield id="R0" width="28" begin="31" end="4" resetval="0x0" description="N/A" range="31 - 4" rwaccess="R"/> 
		<bitfield id="LES" width="4" begin="3" end="0" resetval="0x0" description="Each of these bits indicates the error status for the corresponding lane. STICKY." range="3 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_lane_equalization_control_0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_lane_equalization_control_0" offset="0x30C" width="32" description="">
		<bitfield id="UPRPH1" width="3" begin="30" end="28" resetval="0x7" description="8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 1.       The remote node may use this value to adapt its receiver at the start of the link equalization procedure." range="30 - 28" rwaccess="R"/> 
		<bitfield id="UPTP1" width="4" begin="27" end="24" resetval="0x15" description="8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 1.       The remote node uses this value to set up its transmitter at the start of the link equalization procedure." range="27 - 24" rwaccess="R"/> 
		<bitfield id="DNRPH1" width="3" begin="22" end="20" resetval="0x7" description="8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 1.       The Controller uses this value to set up the receiver attached to Lane 1" range="22 - 20" rwaccess="R"/> 
		<bitfield id="DNTP1" width="4" begin="19" end="16" resetval="0x15" description="8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 1.       The Controller uses this value to set up the Lane 1 transmitter during link equalization." range="19 - 16" rwaccess="R"/> 
		<bitfield id="UPRPH0" width="3" begin="14" end="12" resetval="0x7" description="8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 0.       The remote node may use this value to adapt its receiver at the start of the link equalization procedure." range="14 - 12" rwaccess="R"/> 
		<bitfield id="UPTP0" width="4" begin="11" end="8" resetval="0x15" description="8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with  Lane 0.       The remote node uses this value to set up its transmitter at the start of the link equalization procedure." range="11 - 8" rwaccess="R"/> 
		<bitfield id="DNRPH0" width="3" begin="6" end="4" resetval="0x7" description="8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 0.       The Controller uses this value to set up the receiver attached to Lane 0" range="6 - 4" rwaccess="R"/> 
		<bitfield id="DNTP0" width="4" begin="3" end="0" resetval="0x15" description="8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 0.       The Controller uses this value to set up the Lane 0 transmitter during link equalization." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_lane_equalization_control_1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_lane_equalization_control_1" offset="0x310" width="32" description="">
		<bitfield id="UPRPH1" width="3" begin="30" end="28" resetval="0x7" description="8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 3.       The remote node may use this value to adapt its receiver at the start of the link equalization procedure." range="30 - 28" rwaccess="R"/> 
		<bitfield id="UPTP1" width="4" begin="27" end="24" resetval="0x15" description="8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with Lane 3.       The remote node uses this value to set up its transmitter at the start of the link equalization procedure." range="27 - 24" rwaccess="R"/> 
		<bitfield id="DNRPH1" width="3" begin="22" end="20" resetval="0x7" description="8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 3.       The Controller uses this value to set up the receiver attached to Lane 3" range="22 - 20" rwaccess="R"/> 
		<bitfield id="DNTP1" width="4" begin="19" end="16" resetval="0x15" description="8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 3.       The Controller uses this value to set up the Lane 3 transmitter during link equalization." range="19 - 16" rwaccess="R"/> 
		<bitfield id="UPRPH0" width="3" begin="14" end="12" resetval="0x7" description="8.0GT/s Value sent by the Controller as the Receiver Preset Hint for the remote receiver associated with Lane 2.       The remote node may use this value to adapt its receiver at the start of the link equalization procedure." range="14 - 12" rwaccess="R"/> 
		<bitfield id="UPTP0" width="4" begin="11" end="8" resetval="0x15" description="8.0GT/s Value sent by the Controller as the Transmitter Preset for the remote transmitter associated with  Lane 2.       The remote node uses this value to set up its transmitter at the start of the link equalization procedure." range="11 - 8" rwaccess="R"/> 
		<bitfield id="DNRPH0" width="3" begin="6" end="4" resetval="0x7" description="8.0GT/s Receiver Preset Hint value to be used for the local receiver associated with Lane 2.       The Controller uses this value to set up the receiver attached to Lane 2" range="6 - 4" rwaccess="R"/> 
		<bitfield id="DNTP0" width="4" begin="3" end="0" resetval="0x15" description="8.0GT/s Transmitter Preset value to be used for the local transmitter associated with Lane 2.       The Controller uses this value to set up the Lane 2 transmitter during link equalization." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_VC_enh_cap_header_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_VC_enh_cap_header_reg" offset="0x0" width="32" description="">
		<bitfield id="NCO" width="12" begin="31" end="20" resetval="0x1472" description="Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set." range="31 - 20" rwaccess="R"/> 
		<bitfield id="CV" width="4" begin="19" end="16" resetval="0x1" description="Specifies the SIG assigned value for the version of the capability structure. This       field is set by default to 1, but can be modified independently for each PF from the local       management bus." range="19 - 16" rwaccess="R"/> 
		<bitfield id="PECID" width="16" begin="15" end="0" resetval="0x2" description="This field is hardwired to the Capability ID assigned by PCI SIG to the VC       Capability." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_port_vc_cap_reg_1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_port_vc_cap_reg_1" offset="0x4" width="32" description="">
		<bitfield id="R0" width="28" begin="31" end="4" resetval="0x0" description="N/A" range="31 - 4" rwaccess="R"/> 
		<bitfield id="EVC" width="3" begin="2" end="0" resetval="0x3" description="N/A" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_port_vc_cap_reg_2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_port_vc_cap_reg_2" offset="0x8" width="32" description="">
		<bitfield id="R1" width="32" begin="31" end="0" resetval="0x0" description="N/A" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_port_vc_ctrl_sts_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_port_vc_ctrl_sts_reg" offset="0xC" width="32" description="">
		<bitfield id="R2" width="32" begin="31" end="0" resetval="0x0" description="N/A" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_cap_reg_0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_cap_reg_0" offset="0x10" width="32" description="">
		<bitfield id="R3" width="16" begin="31" end="16" resetval="0x0" description="N/A" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RST" width="1" begin="15" end="15" resetval="0x0" description="N/A" range="15" rwaccess="R"/> 
		<bitfield id="R1" width="15" begin="14" end="0" resetval="0x0" description="N/A" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_ctrl_reg_0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_ctrl_reg_0" offset="0x14" width="32" description="">
		<bitfield id="VCEN" width="1" begin="31" end="31" resetval="0x1" description="Software uses this bit to enable the VC. For VC0 this bit is hardwired to 1." range="31" rwaccess="R"/> 
		<bitfield id="R6" width="4" begin="30" end="27" resetval="0x0" description="N/A" range="30 - 27" rwaccess="R"/> 
		<bitfield id="VCI" width="3" begin="26" end="24" resetval="0x0" description="VC ID assigned to VC0. For the VC0, this field is read-only and it is hardwired to 00b. For non VC0 case, it is allowed to use any VC-ID. This VC-ID has to be unique across all VCs. This must not be same as VC0's ID[VC0 ID=0]." range="26 - 24" rwaccess="R"/> 
		<bitfield id="R5" width="4" begin="23" end="20" resetval="0x0" description="N/A" range="23 - 20" rwaccess="R"/> 
		<bitfield id="PARS" width="3" begin="19" end="17" resetval="0x0" description="Configures the VC to use a specific port arbitration scheme. This field is not implemented, and hardwired       to 0." range="19 - 17" rwaccess="R"/> 
		<bitfield id="LPAT" width="1" begin="16" end="16" resetval="0x0" description="Updates the port arbitration logic from the Port Arbitration Table for VC 0. This bit is not implemented,       and hardwired to 0." range="16" rwaccess="R"/> 
		<bitfield id="TVM" width="7" begin="7" end="1" resetval="0x127" description="Indicates the TCs that are mapped to this VC. When bit 0 of this field is set, it indicates that TC 0 is       mapped to VC 0.By default, all TCs are mapped to VC 0." range="7 - 1" rwaccess="R/W"/> 
		<bitfield id="TVM0" width="1" begin="0" end="0" resetval="0x1" description="Indicates the TC0 always mapped to VC0." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_sts_reg_0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_sts_reg_0" offset="0x18" width="32" description="">
		<bitfield id="VCNP" width="1" begin="1" end="1" resetval="0x0" description="This indicates whether the Virtual Channel negotiation is in pending state. The value of this bit is defined       only when the link is in the DL_Active state and Virtual Channel is enabled.        When this bit is set by hardware, it indicates that the VC resource has not completed the process of negotiation. This       bit is cleared by hardware after the VC negotiation is complete." range="1" rwaccess="R"/> 
		<bitfield id="PATS" width="1" begin="0" end="0" resetval="0x0" description="This is not implemented and hardwired to 0." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_cap_reg_1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_cap_reg_1" offset="0x1C" width="32" description="">
		<bitfield id="R3" width="16" begin="31" end="16" resetval="0x0" description="N/A" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RST" width="1" begin="15" end="15" resetval="0x0" description="N/A" range="15" rwaccess="R"/> 
		<bitfield id="R1" width="15" begin="14" end="0" resetval="0x0" description="N/A" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_ctrl_reg_1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_ctrl_reg_1" offset="0x20" width="32" description="">
		<bitfield id="VCEN" width="1" begin="31" end="31" resetval="0x0" description="Software uses this bit to enable the VC. For VC0 this bit is hardwired to 1." range="31" rwaccess="R/W"/> 
		<bitfield id="R6" width="4" begin="30" end="27" resetval="0x0" description="N/A" range="30 - 27" rwaccess="R"/> 
		<bitfield id="VCI" width="3" begin="26" end="24" resetval="0x1" description="VC ID assigned to VC1. For the VC0, this field is read-only and it is hardwired to 00b. For non VC0 case, it is allowed to use any VC-ID. This VC-ID has to be unique across all VCs. This must not be same as VC0's ID[VC0 ID=0]." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="R5" width="4" begin="23" end="20" resetval="0x0" description="N/A" range="23 - 20" rwaccess="R"/> 
		<bitfield id="PARS" width="3" begin="19" end="17" resetval="0x0" description="Configures the VC to use a specific port arbitration scheme. This field is not implemented, and hardwired       to 0." range="19 - 17" rwaccess="R"/> 
		<bitfield id="LPAT" width="1" begin="16" end="16" resetval="0x0" description="Updates the port arbitration logic from the Port Arbitration Table for VC 1. This bit is not implemented,       and hardwired to 0." range="16" rwaccess="R"/> 
		<bitfield id="TVM" width="7" begin="7" end="1" resetval="0x0" description="Indicates the TCs that are mapped to this VC. When bit 1 of this field is set, it indicates that TC 1 is       mapped to VC 1.By default, all TCs are mapped to VC 0." range="7 - 1" rwaccess="R/W"/> 
		<bitfield id="TVM0" width="1" begin="0" end="0" resetval="0x0" description="Indicates the TC0 always mapped to VC0." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_sts_reg_1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_sts_reg_1" offset="0x24" width="32" description="">
		<bitfield id="VCNP" width="1" begin="1" end="1" resetval="0x0" description="This indicates whether the Virtual Channel negotiation is in pending state. The value of this bit is defined       only when the link is in the DL_Active state and Virtual Channel is enabled.        When this bit is set by hardware, it indicates that the VC resource has not completed the process of negotiation. This       bit is cleared by hardware after the VC negotiation is complete." range="1" rwaccess="R"/> 
		<bitfield id="PATS" width="1" begin="0" end="0" resetval="0x0" description="This is not implemented and hardwired to 0." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_cap_reg_2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_cap_reg_2" offset="0x28" width="32" description="">
		<bitfield id="R3" width="16" begin="31" end="16" resetval="0x0" description="N/A" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RST" width="1" begin="15" end="15" resetval="0x0" description="N/A" range="15" rwaccess="R"/> 
		<bitfield id="R1" width="15" begin="14" end="0" resetval="0x0" description="N/A" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_ctrl_reg_2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_ctrl_reg_2" offset="0x2C" width="32" description="">
		<bitfield id="VCEN" width="1" begin="31" end="31" resetval="0x0" description="Software uses this bit to enable the VC. For VC0 this bit is hardwired to 1." range="31" rwaccess="R/W"/> 
		<bitfield id="R6" width="4" begin="30" end="27" resetval="0x0" description="N/A" range="30 - 27" rwaccess="R"/> 
		<bitfield id="VCI" width="3" begin="26" end="24" resetval="0x2" description="VC ID assigned to VC2. For the VC0, this field is read-only and it is hardwired to 00b. For non VC0 case, it is allowed to use any VC-ID. This VC-ID has to be unique across all VCs. This must not be same as VC0's ID[VC0 ID=0]." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="R5" width="4" begin="23" end="20" resetval="0x0" description="N/A" range="23 - 20" rwaccess="R"/> 
		<bitfield id="PARS" width="3" begin="19" end="17" resetval="0x0" description="Configures the VC to use a specific port arbitration scheme. This field is not implemented, and hardwired       to 0." range="19 - 17" rwaccess="R"/> 
		<bitfield id="LPAT" width="1" begin="16" end="16" resetval="0x0" description="Updates the port arbitration logic from the Port Arbitration Table for VC 2. This bit is not implemented,       and hardwired to 0." range="16" rwaccess="R"/> 
		<bitfield id="TVM" width="7" begin="7" end="1" resetval="0x0" description="Indicates the TCs that are mapped to this VC. When bit 2 of this field is set, it indicates that TC 2 is       mapped to VC 2.By default, all TCs are mapped to VC 0." range="7 - 1" rwaccess="R/W"/> 
		<bitfield id="TVM0" width="1" begin="0" end="0" resetval="0x0" description="Indicates the TC0 always mapped to VC0." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_sts_reg_2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_sts_reg_2" offset="0x30" width="32" description="">
		<bitfield id="VCNP" width="1" begin="1" end="1" resetval="0x0" description="This indicates whether the Virtual Channel negotiation is in pending state. The value of this bit is defined       only when the link is in the DL_Active state and Virtual Channel is enabled.        When this bit is set by hardware, it indicates that the VC resource has not completed the process of negotiation. This       bit is cleared by hardware after the VC negotiation is complete." range="1" rwaccess="R"/> 
		<bitfield id="PATS" width="1" begin="0" end="0" resetval="0x0" description="This is not implemented and hardwired to 0." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_cap_reg_3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_cap_reg_3" offset="0x34" width="32" description="">
		<bitfield id="R3" width="16" begin="31" end="16" resetval="0x0" description="N/A" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RST" width="1" begin="15" end="15" resetval="0x0" description="N/A" range="15" rwaccess="R"/> 
		<bitfield id="R1" width="15" begin="14" end="0" resetval="0x0" description="N/A" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_ctrl_reg_3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_ctrl_reg_3" offset="0x38" width="32" description="">
		<bitfield id="VCEN" width="1" begin="31" end="31" resetval="0x0" description="Software uses this bit to enable the VC. For VC0 this bit is hardwired to 1." range="31" rwaccess="R/W"/> 
		<bitfield id="R6" width="4" begin="30" end="27" resetval="0x0" description="N/A" range="30 - 27" rwaccess="R"/> 
		<bitfield id="VCI" width="3" begin="26" end="24" resetval="0x3" description="VC ID assigned to VC3. For the VC0, this field is read-only and it is hardwired to 00b. For non VC0 case, it is allowed to use any VC-ID. This VC-ID has to be unique across all VCs. This must not be same as VC0's ID[VC0 ID=0]." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="R5" width="4" begin="23" end="20" resetval="0x0" description="N/A" range="23 - 20" rwaccess="R"/> 
		<bitfield id="PARS" width="3" begin="19" end="17" resetval="0x0" description="Configures the VC to use a specific port arbitration scheme. This field is not implemented, and hardwired       to 0." range="19 - 17" rwaccess="R"/> 
		<bitfield id="LPAT" width="1" begin="16" end="16" resetval="0x0" description="Updates the port arbitration logic from the Port Arbitration Table for VC 3. This bit is not implemented,       and hardwired to 0." range="16" rwaccess="R"/> 
		<bitfield id="TVM" width="7" begin="7" end="1" resetval="0x0" description="Indicates the TCs that are mapped to this VC. When bit 3 of this field is set, it indicates that TC 3 is       mapped to VC 3.By default, all TCs are mapped to VC 0." range="7 - 1" rwaccess="R/W"/> 
		<bitfield id="TVM0" width="1" begin="0" end="0" resetval="0x0" description="Indicates the TC0 always mapped to VC0." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_sts_reg_3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_vc_res_sts_reg_3" offset="0x3C" width="32" description="">
		<bitfield id="VCNP" width="1" begin="1" end="1" resetval="0x0" description="This indicates whether the Virtual Channel negotiation is in pending state. The value of this bit is defined       only when the link is in the DL_Active state and Virtual Channel is enabled.        When this bit is set by hardware, it indicates that the VC resource has not completed the process of negotiation. This       bit is cleared by hardware after the VC negotiation is complete." range="1" rwaccess="R"/> 
		<bitfield id="PATS" width="1" begin="0" end="0" resetval="0x0" description="This is not implemented and hardwired to 0." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_L1_PM_ext_cap_hdr" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_L1_PM_ext_cap_hdr" offset="0x0" width="32" description="">
		<bitfield id="NCO" width="12" begin="31" end="20" resetval="0x2320" description="Indicates offset to the next PCI Express capability structure. The default next pointer value is dynamic and is dependent on whether the strap or LMI bits are set." range="31 - 20" rwaccess="R"/> 
		<bitfield id="CV" width="4" begin="19" end="16" resetval="0x1" description="Specifies the SIG assigned value for the version of the capability structure. This       field is set by default to 1, but can be modified from the local management bus." range="19 - 16" rwaccess="R"/> 
		<bitfield id="PECID" width="16" begin="15" end="0" resetval="0x30" description="This field is hardwired to the Capability ID assigned by PCI SIG to the L1 PM Substates Extended       Capability Structure [001E hex]." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_L1_PM_cap" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_L1_PM_cap" offset="0x4" width="32" description="">
		<bitfield id="R0" width="5" begin="23" end="19" resetval="0x13" description="Along with the Port T_POWER_ON Scale field in the L1 PM Substates Capabilities register sets the time [in us] that this Port requires the port                on the opposite side of Link to wait in L1.2.Exit after sampling CLKREQ# asserted before actively driving the interface.               The value of Port T_POWER_ON is calculated by multiplying the value in this field by the scale value in the Port T_POWER_ON Scale field in the L1 PM Substates Capabilities register.               T Power On is the minimum amount of time that each component must wait in L1.2.Exit after sampling CLKREQ# asserted before actively driving the interface.               This is to ensure no device is ever actively driving into an unpowered component." range="23 - 19" rwaccess="R"/> 
		<bitfield id="L1PRTPVRONSCALE" width="2" begin="17" end="16" resetval="0x0" description="Specifies the scale used for the Port T_POWER_ON Value field in the L1 PM Substates Capabilities register.               Range of Values               00b = 2us               01b = 10us               10b = 100us               11b = Reserved               Default value is 00." range="17 - 16" rwaccess="R"/> 
		<bitfield id="L1PRTCMMDRESTRTIME" width="8" begin="15" end="8" resetval="0x255" description="Time [in us] required for this Port to re-establish common mode during exit from PM or ASPM L1.2 substate" range="15 - 8" rwaccess="R"/> 
		<bitfield id="L1PMSUPP" width="1" begin="4" end="4" resetval="0x1" description="When Set this bit indicates that this Port supports L1 PM Substates." range="4" rwaccess="R"/> 
		<bitfield id="L1ASPML11SUPP" width="1" begin="3" end="3" resetval="0x1" description="When Set this bit indicates that ASPM L1.1 is supported." range="3" rwaccess="R"/> 
		<bitfield id="L1ASPML12SUPP" width="1" begin="2" end="2" resetval="0x1" description="When Set this bit indicates that ASPM L1.2 is supported." range="2" rwaccess="R"/> 
		<bitfield id="L1PML11SUPP" width="1" begin="1" end="1" resetval="0x1" description="When Set this bit indicates that PCI-PM L1.1 is supported." range="1" rwaccess="R"/> 
		<bitfield id="L1PML12SUPP" width="1" begin="0" end="0" resetval="0x1" description="When Set this bit indicates that PCI-PM L1.2 is supported." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_L1_PM_ctrl_1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_L1_PM_ctrl_1" offset="0x8" width="32" description="">
		<bitfield id="L1THRSHLDSC" width="3" begin="31" end="29" resetval="0x0" description="This field provides a scale for the value contained within the LTR_L1.2_THRESHOLD_Value.               000 - Value times 1 ns               001 - Value times 32 ns               010 - Value times 1024 ns               011 - Value times 32,768 ns               100 - Value times 1,048,576 ns               101 - Value times 33,554,422ns               110-111 - Not permitted" range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="L1THRSHLDVAL" width="10" begin="25" end="16" resetval="0x0" description="Along with the LTR_L1.2_THRESHOLD_Scale, this field indicates the LTR threshold used to determine if entry into L1 results in L1.1 [if enabled] or L1.2 [if enabled]." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="L1CMMDRESTRTIME" width="8" begin="15" end="8" resetval="0x0" description="Sets value of TCOMMONMODE [in us], which must be used by the Downstream Port for timing the re-establishment of common mode.               This field must only be modified when the ASPM L1.2 Enable and PCI-PM L1.2 Enable bits are both Clear.                             This field is reserved since both PCI-PM L1.2 and ASPM L1.2 are Not Supported in this configuration of the Controller.                            " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="L1ASPML11EN" width="1" begin="3" end="3" resetval="0x0" description="When Set this bit enables ASPM L1.1." range="3" rwaccess="R/W"/> 
		<bitfield id="L1ASPML12EN" width="1" begin="2" end="2" resetval="0x0" description="When Set this bit enables ASPM L1.2." range="2" rwaccess="R/W"/> 
		<bitfield id="L1PML11EN" width="1" begin="1" end="1" resetval="0x0" description="When Set this bit enables PCI-PM L1.1." range="1" rwaccess="R/W"/> 
		<bitfield id="L1PML12EN" width="1" begin="0" end="0" resetval="0x0" description="When Set this bit enables PCI-PM L1.2." range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_L1_PM_ctrl_2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_L1_PM_ctrl_2" offset="0xC" width="32" description="">
		<bitfield id="L1PWRONVAL" width="5" begin="7" end="3" resetval="0x5" description="Along with the T_POWER_ON Scale sets the minimum amount of time [in us] that the Port must wait in L1.2.Exit after sampling CLKREQ# asserted before actively driving the interface.               T_POWER_ON is calculated by multiplying the value in this field by the value in the T_POWER_ON Scale field." range="7 - 3" rwaccess="R/W"/> 
		<bitfield id="L1PWRONSC" width="2" begin="1" end="0" resetval="0x0" description="Specifies the scale used for T_POWER_ON Value.               Range of Values               00b = 2us               01b = 10us               10b = 100us               11b = Reserved" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_dl_feature_extended_capability_header_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_dl_feature_extended_capability_header_reg" offset="0x0" width="32" description="">
		<bitfield id="DLFNXCAP" width="12" begin="31" end="20" resetval="0x2336" description="The offset to the next PCI Extended Capability structure." range="31 - 20" rwaccess="R"/> 
		<bitfield id="DLFCAPVER" width="4" begin="19" end="16" resetval="0x1" description="This field is a PCI-SIG defined version number that indicates       the version of the Capability structure present." range="19 - 16" rwaccess="R"/> 
		<bitfield id="DLFCAPID" width="16" begin="15" end="0" resetval="0x37" description="Indicates that the associated extended capability structure is the DL Feature        Extended Capability. This field returns a Capability ID of 0025h." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_dl_feature_capabilities_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_dl_feature_capabilities_reg" offset="0x4" width="32" description="">
		<bitfield id="DLFEXEN" width="1" begin="31" end="31" resetval="0x1" description=" If Set, this bit indicates that this Port will enter the DL_Feature                negotiation state prior to Link Initialization." range="31" rwaccess="R"/> 
		<bitfield id="DLFCAPVER" width="1" begin="0" end="0" resetval="0x1" description="This bit indicates that this Port supports the Scaled Flow               Control Feature." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_dl_feature_status_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_dl_feature_status_reg" offset="0x8" width="32" description="">
		<bitfield id="RDLFSVAL" width="1" begin="31" end="31" resetval="0x0" description="This bit indicates that the Port has received a Data Link Feature               DLLP in state DL_Feature [see Section 3.2.1] and that the               Remote Data Link Feature Supported and Remote Data Link Feature Ack fields are meaningful.               This bit is Cleared on entry to state DL_Inactive. Default is 0b." range="31" rwaccess="R"/> 
		<bitfield id="RSFSUP" width="1" begin="0" end="0" resetval="0x0" description="This bit indicates that the Remote end Device supports the Scaled Flow               Control Feature." range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_extended_capability_header_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_extended_capability_header_reg" offset="0x0" width="32" description="">
		<bitfield id="MARNXCAP" width="12" begin="31" end="20" resetval="0x2496" description="The offset to the next PCI Extended Capability structure." range="31 - 20" rwaccess="R"/> 
		<bitfield id="MARCAPVER" width="4" begin="19" end="16" resetval="0x1" description="This field is a PCI-SIG defined version number that indicates       the version of the Capability structure present." range="19 - 16" rwaccess="R"/> 
		<bitfield id="MARCAPID" width="16" begin="15" end="0" resetval="0x39" description="Indicates that the associated extended capability structure is the Margining       Extended Capability. This field returns a Capability ID of 0027h." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_port_capabilities_status_reg" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_port_capabilities_status_reg" offset="0x4" width="32" description="">
		<bitfield id="MSRDY" width="1" begin="17" end="17" resetval="0x0" description=" When Margining uses Driver Software is Set, then this bit, when Set, indicates that the required software has performed the required initialization.                The value of this bit is Undefined if Margining users Driver Software is Clear.                The Controller implementation sets the default value of this bit to 0. The                driver software must initialize the Rx Margining parameters in the Local Management Lane Margining                Registers and then program this bit to 1.              " range="17" rwaccess="R"/> 
		<bitfield id="MRDY" width="1" begin="16" end="16" resetval="0x0" description="Indicates when the Margining feature is ready to accept margining commands.               If the Margining uses Driver Software bit is 1, then the Controller sets this status bit when the Margining Software Ready bit is set and the Link is in Gen4 L0 state.               If the Margining uses Driver Software bit is 0, then the Controller sets this status bit when the Link is in Gen4 L0 state.              " range="16" rwaccess="R"/> 
		<bitfield id="MARUDS" width="1" begin="0" end="0" resetval="0x1" description="If Set, indicates that Margining is partially implemented using Device Driver software.               Margining Software Ready indicates when this software is initialized.               If Clear, Margining does not require device driver software.               The Controller implementation requires driver software to initialize the Rx Margining               parameter values in Local Management Registers for Lane Margining. Hence, the default value of this bit is set to 1.               " range="0" rwaccess="R"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_lane_control_status_reg0" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_lane_control_status_reg0" offset="0x8" width="32" description="">
		<bitfield id="MPSTS" width="8" begin="31" end="24" resetval="0x0" description="Margin Payload Status for Margining Commands. This field is reset upon DL Down." range="31 - 24" rwaccess="R"/> 
		<bitfield id="UMSTS" width="1" begin="22" end="22" resetval="0x0" description="Usage Model Status for Margining Commands. This field is reset upon DL Down." range="22" rwaccess="R"/> 
		<bitfield id="MTSTS" width="3" begin="21" end="19" resetval="0x0" description="Margin Type Status for Margining Commands. This field is reset upon DL Down." range="21 - 19" rwaccess="R"/> 
		<bitfield id="RNSTS" width="3" begin="18" end="16" resetval="0x0" description="Receiver Number Status for Margining Commands. This field is reset upon DL Down." range="18 - 16" rwaccess="R"/> 
		<bitfield id="MRGPAY" width="8" begin="15" end="8" resetval="0x156" description="Margin Payload for Margining Commands. This field is reset upon DL Down." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="USGMOD" width="1" begin="6" end="6" resetval="0x0" description="Usage Model for Margining Commands. This field is reset upon DL Down." range="6" rwaccess="R/W"/> 
		<bitfield id="MRGTYP" width="3" begin="5" end="3" resetval="0x7" description="Margin Type for Margining Commands. This field is reset upon DL Down." range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="RCVNUM" width="3" begin="2" end="0" resetval="0x0" description="Receiver Number for Margining Commands. This field is reset upon DL Down." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_lane_control_status_reg1" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_lane_control_status_reg1" offset="0xC" width="32" description="">
		<bitfield id="MPSTS" width="8" begin="31" end="24" resetval="0x0" description="Margin Payload Status for Margining Commands. This field is reset upon DL Down." range="31 - 24" rwaccess="R"/> 
		<bitfield id="UMSTS" width="1" begin="22" end="22" resetval="0x0" description="Usage Model Status for Margining Commands. This field is reset upon DL Down." range="22" rwaccess="R"/> 
		<bitfield id="MTSTS" width="3" begin="21" end="19" resetval="0x0" description="Margin Type Status for Margining Commands. This field is reset upon DL Down." range="21 - 19" rwaccess="R"/> 
		<bitfield id="RNSTS" width="3" begin="18" end="16" resetval="0x0" description="Receiver Number Status for Margining Commands. This field is reset upon DL Down." range="18 - 16" rwaccess="R"/> 
		<bitfield id="MRGPAY" width="8" begin="15" end="8" resetval="0x156" description="Margin Payload for Margining Commands. This field is reset upon DL Down." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="USGMOD" width="1" begin="6" end="6" resetval="0x0" description="Usage Model for Margining Commands. This field is reset upon DL Down." range="6" rwaccess="R/W"/> 
		<bitfield id="MRGTYP" width="3" begin="5" end="3" resetval="0x7" description="Margin Type for Margining Commands. This field is reset upon DL Down." range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="RCVNUM" width="3" begin="2" end="0" resetval="0x0" description="Receiver Number for Margining Commands. This field is reset upon DL Down." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_lane_control_status_reg2" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_lane_control_status_reg2" offset="0x10" width="32" description="">
		<bitfield id="MPSTS" width="8" begin="31" end="24" resetval="0x0" description="Margin Payload Status for Margining Commands. This field is reset upon DL Down." range="31 - 24" rwaccess="R"/> 
		<bitfield id="UMSTS" width="1" begin="22" end="22" resetval="0x0" description="Usage Model Status for Margining Commands. This field is reset upon DL Down." range="22" rwaccess="R"/> 
		<bitfield id="MTSTS" width="3" begin="21" end="19" resetval="0x0" description="Margin Type Status for Margining Commands. This field is reset upon DL Down." range="21 - 19" rwaccess="R"/> 
		<bitfield id="RNSTS" width="3" begin="18" end="16" resetval="0x0" description="Receiver Number Status for Margining Commands. This field is reset upon DL Down." range="18 - 16" rwaccess="R"/> 
		<bitfield id="MRGPAY" width="8" begin="15" end="8" resetval="0x156" description="Margin Payload for Margining Commands. This field is reset upon DL Down." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="USGMOD" width="1" begin="6" end="6" resetval="0x0" description="Usage Model for Margining Commands. This field is reset upon DL Down." range="6" rwaccess="R/W"/> 
		<bitfield id="MRGTYP" width="3" begin="5" end="3" resetval="0x7" description="Margin Type for Margining Commands. This field is reset upon DL Down." range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="RCVNUM" width="3" begin="2" end="0" resetval="0x0" description="Receiver Number for Margining Commands. This field is reset upon DL Down." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_lane_control_status_reg3" acronym="CORE__DBN_CFG__PCIE_CORE_REG_i_margining_lane_control_status_reg3" offset="0x14" width="32" description="">
		<bitfield id="MPSTS" width="8" begin="31" end="24" resetval="0x0" description="Margin Payload Status for Margining Commands. This field is reset upon DL Down." range="31 - 24" rwaccess="R"/> 
		<bitfield id="UMSTS" width="1" begin="22" end="22" resetval="0x0" description="Usage Model Status for Margining Commands. This field is reset upon DL Down." range="22" rwaccess="R"/> 
		<bitfield id="MTSTS" width="3" begin="21" end="19" resetval="0x0" description="Margin Type Status for Margining Commands. This field is reset upon DL Down." range="21 - 19" rwaccess="R"/> 
		<bitfield id="RNSTS" width="3" begin="18" end="16" resetval="0x0" description="Receiver Number Status for Margining Commands. This field is reset upon DL Down." range="18 - 16" rwaccess="R"/> 
		<bitfield id="MRGPAY" width="8" begin="15" end="8" resetval="0x156" description="Margin Payload for Margining Commands. This field is reset upon DL Down." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="USGMOD" width="1" begin="6" end="6" resetval="0x0" description="Usage Model for Margining Commands. This field is reset upon DL Down." range="6" rwaccess="R/W"/> 
		<bitfield id="MRGTYP" width="3" begin="5" end="3" resetval="0x7" description="Margin Type for Margining Commands. This field is reset upon DL Down." range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="RCVNUM" width="3" begin="2" end="0" resetval="0x0" description="Receiver Number for Margining Commands. This field is reset upon DL Down." range="2 - 0" rwaccess="R/W"/>
	</register>
</module>