module PRACTICE(in1,in0,sel,out);
       
		 input in1,in0;
		 output reg out;
		 input sel;
		 
		 
		 
		 always @(*)
		        begin
				  if(sel) out<=in1;
				  else if(sel==0) out<=in0 ;
				  end
		 endmodule
		 
		 
       
		
		 
		 
