
Termo_v2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001dea  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000003c  00800060  00001dea  00001e7e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000290  0080009c  0080009c  00001eba  2**0
                  ALLOC
  3 .stab         000023f4  00000000  00000000  00001ebc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000770  00000000  00000000  000042b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000120  00000000  00000000  00004a20  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001432  00000000  00000000  00004b40  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000529  00000000  00000000  00005f72  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009b8  00000000  00000000  0000649b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003e0  00000000  00000000  00006e54  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002fd  00000000  00000000  00007234  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b03  00000000  00000000  00007531  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000020  00000000  00000000  00008034  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 ca 0b 	jmp	0x1794	; 0x1794 <__vector_1>
       8:	0c 94 b3 0b 	jmp	0x1766	; 0x1766 <__vector_2>
       c:	0c 94 0d 08 	jmp	0x101a	; 0x101a <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 bb 01 	jmp	0x376	; 0x376 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 af 02 	jmp	0x55e	; 0x55e <__vector_14>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 6d 0b 	jmp	0x16da	; 0x16da <__vector_18>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea ee       	ldi	r30, 0xEA	; 234
      68:	fd e1       	ldi	r31, 0x1D	; 29
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	ac 39       	cpi	r26, 0x9C	; 156
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	13 e0       	ldi	r17, 0x03	; 3
      78:	ac e9       	ldi	r26, 0x9C	; 156
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ac 32       	cpi	r26, 0x2C	; 44
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 0f 0c 	call	0x181e	; 0x181e <main>
      8a:	0c 94 f3 0e 	jmp	0x1de6	; 0x1de6 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <toggle_e>:

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
      92:	ae 9a       	sbi	0x15, 6	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      94:	83 e0       	ldi	r24, 0x03	; 3
      96:	8a 95       	dec	r24
      98:	f1 f7       	brne	.-4      	; 0x96 <toggle_e+0x4>
      9a:	00 00       	nop
    lcd_e_delay();
    lcd_e_low();
      9c:	ae 98       	cbi	0x15, 6	; 21
}
      9e:	08 95       	ret

000000a0 <lcd_write>:
                 0: write instruction
Returns:  none
*************************************************************************/
#if LCD_IO_MODE
static void lcd_write(uint8_t data,uint8_t rs) 
{
      a0:	cf 93       	push	r28
      a2:	df 93       	push	r29
      a4:	d8 2f       	mov	r29, r24
    unsigned char dataBits ;


    if (rs) {        /* write data        (RS=1, RW=0) */
      a6:	66 23       	and	r22, r22
      a8:	11 f0       	breq	.+4      	; 0xae <lcd_write+0xe>
       lcd_rs_high();
      aa:	ac 9a       	sbi	0x15, 4	; 21
      ac:	01 c0       	rjmp	.+2      	; 0xb0 <lcd_write+0x10>
    } else {         /* write instruction (RS=0, RW=0) */
       lcd_rs_low();
      ae:	ac 98       	cbi	0x15, 4	; 21
    }
    lcd_rw_low();    /* RW=0  write mode      */
      b0:	ad 98       	cbi	0x15, 5	; 21

    if ( ( &LCD_DATC0_PORT == &LCD_DATC1_PORT) && ( &LCD_DATC1_PORT == &LCD_DATC2_PORT ) && ( &LCD_DATC2_PORT == &LCD_DATC3_PORT )
      && (LCD_DATC0_PIN == 0) && (LCD_DATC1_PIN == 1) && (LCD_DATC2_PIN == 2) && (LCD_DATC3_PIN == 3) )
    {
        /* configure data pins as output */
        DDR(LCD_DATC0_PORT) |= 0x0F;
      b2:	84 b3       	in	r24, 0x14	; 20
      b4:	8f 60       	ori	r24, 0x0F	; 15
      b6:	84 bb       	out	0x14, r24	; 20

        /* output high nibble first */
        dataBits = LCD_DATC0_PORT & 0xF0;
      b8:	c5 b3       	in	r28, 0x15	; 21
      ba:	c0 7f       	andi	r28, 0xF0	; 240
        LCD_DATC0_PORT = dataBits |((data>>4)&0x0F);
      bc:	8d 2f       	mov	r24, r29
      be:	82 95       	swap	r24
      c0:	8f 70       	andi	r24, 0x0F	; 15
      c2:	8c 2b       	or	r24, r28
      c4:	85 bb       	out	0x15, r24	; 21
        lcd_e_toggle();
      c6:	0e 94 49 00 	call	0x92	; 0x92 <toggle_e>

        /* output low nibble */
        LCD_DATC0_PORT = dataBits | (data&0x0F);
      ca:	df 70       	andi	r29, 0x0F	; 15
      cc:	dc 2b       	or	r29, r28
      ce:	d5 bb       	out	0x15, r29	; 21
        lcd_e_toggle();
      d0:	0e 94 49 00 	call	0x92	; 0x92 <toggle_e>

        /* all data pins high (inactive) */
        LCD_DATC0_PORT = dataBits | 0x0F;
      d4:	cf 60       	ori	r28, 0x0F	; 15
      d6:	c5 bb       	out	0x15, r28	; 21
        LCD_DATC0_PORT |= _BV(LCD_DATC0_PIN);
        LCD_DATC1_PORT |= _BV(LCD_DATC1_PIN);
        LCD_DATC2_PORT |= _BV(LCD_DATC2_PIN);
        LCD_DATC3_PORT |= _BV(LCD_DATC3_PIN);
    }
}
      d8:	df 91       	pop	r29
      da:	cf 91       	pop	r28
      dc:	08 95       	ret

000000de <lcd_read>:
static uint8_t lcd_read(uint8_t rs) 
{
    uint8_t data;
    
    
    if (rs)
      de:	88 23       	and	r24, r24
      e0:	11 f0       	breq	.+4      	; 0xe6 <lcd_read+0x8>
        lcd_rs_high();                       /* RS=1: read data      */
      e2:	ac 9a       	sbi	0x15, 4	; 21
      e4:	01 c0       	rjmp	.+2      	; 0xe8 <lcd_read+0xa>
    else
        lcd_rs_low();                        /* RS=0: read busy flag */
      e6:	ac 98       	cbi	0x15, 4	; 21
    lcd_rw_high();                           /* RW=1  read mode      */
      e8:	ad 9a       	sbi	0x15, 5	; 21
    
    if ( ( &LCD_DATC0_PORT == &LCD_DATC1_PORT) && ( &LCD_DATC1_PORT == &LCD_DATC2_PORT ) && ( &LCD_DATC2_PORT == &LCD_DATC3_PORT )
      && ( LCD_DATC0_PIN == 0 )&& (LCD_DATC1_PIN == 1) && (LCD_DATC2_PIN == 2) && (LCD_DATC3_PIN == 3) )
    {
        DDR(LCD_DATC0_PORT) &= 0xF0;         /* configure data pins as input */
      ea:	84 b3       	in	r24, 0x14	; 20
      ec:	80 7f       	andi	r24, 0xF0	; 240
      ee:	84 bb       	out	0x14, r24	; 20
        
        lcd_e_high();
      f0:	ae 9a       	sbi	0x15, 6	; 21
      f2:	83 e0       	ldi	r24, 0x03	; 3
      f4:	8a 95       	dec	r24
      f6:	f1 f7       	brne	.-4      	; 0xf4 <lcd_read+0x16>
      f8:	00 00       	nop
        lcd_e_delay();        
        data = PIN(LCD_DATC0_PORT) << 4;     /* read high nibble first */
      fa:	93 b3       	in	r25, 0x13	; 19
        lcd_e_low();
      fc:	ae 98       	cbi	0x15, 6	; 21
      fe:	83 e0       	ldi	r24, 0x03	; 3
     100:	8a 95       	dec	r24
     102:	f1 f7       	brne	.-4      	; 0x100 <lcd_read+0x22>
     104:	00 00       	nop
        
        lcd_e_delay();                       /* Enable 500ns low       */
        
        lcd_e_high();
     106:	ae 9a       	sbi	0x15, 6	; 21
     108:	83 e0       	ldi	r24, 0x03	; 3
     10a:	8a 95       	dec	r24
     10c:	f1 f7       	brne	.-4      	; 0x10a <lcd_read+0x2c>
     10e:	00 00       	nop
        lcd_e_delay();
        data |= PIN(LCD_DATC0_PORT)&0x0F;    /* read low nibble        */
     110:	83 b3       	in	r24, 0x13	; 19
    {
        DDR(LCD_DATC0_PORT) &= 0xF0;         /* configure data pins as input */
        
        lcd_e_high();
        lcd_e_delay();        
        data = PIN(LCD_DATC0_PORT) << 4;     /* read high nibble first */
     112:	92 95       	swap	r25
     114:	90 7f       	andi	r25, 0xF0	; 240
        
        lcd_e_delay();                       /* Enable 500ns low       */
        
        lcd_e_high();
        lcd_e_delay();
        data |= PIN(LCD_DATC0_PORT)&0x0F;    /* read low nibble        */
     116:	8f 70       	andi	r24, 0x0F	; 15
        lcd_e_low();
     118:	ae 98       	cbi	0x15, 6	; 21
        if ( PIN(LCD_DATC2_PORT) & _BV(LCD_DATC2_PIN) ) data |= 0x04;
        if ( PIN(LCD_DATC3_PORT) & _BV(LCD_DATC3_PIN) ) data |= 0x08;        
        lcd_e_low();
    }
    return data;
}
     11a:	89 2b       	or	r24, r25
     11c:	08 95       	ret

0000011e <lcd_waitbusy>:

{
    register uint8_t c;
    
    /* wait until busy flag is cleared */
    while ( (c=lcd_read(0)) & (1<<LCD_BUSY)) {}
     11e:	80 e0       	ldi	r24, 0x00	; 0
     120:	0e 94 6f 00 	call	0xde	; 0xde <lcd_read>
     124:	88 23       	and	r24, r24
     126:	dc f3       	brlt	.-10     	; 0x11e <lcd_waitbusy>
     128:	00 c0       	rjmp	.+0      	; 0x12a <lcd_waitbusy+0xc>
     12a:	00 c0       	rjmp	.+0      	; 0x12c <lcd_waitbusy+0xe>
    
    /* the address counter is updated 4us after the busy flag is cleared */
    delay(LCD_DELAY_BUSY_FLAG);

    /* now read the address counter */
    return (lcd_read(0));  // return address counter
     12c:	80 e0       	ldi	r24, 0x00	; 0
     12e:	0e 94 6f 00 	call	0xde	; 0xde <lcd_read>
    
}/* lcd_waitbusy */
     132:	08 95       	ret

00000134 <lcd_command>:
Send LCD controller instruction command
Input:   instruction to send to LCD controller, see HD44780 data sheet
Returns: none
*************************************************************************/
void lcd_command(uint8_t cmd)
{
     134:	cf 93       	push	r28
     136:	c8 2f       	mov	r28, r24
    lcd_waitbusy();
     138:	0e 94 8f 00 	call	0x11e	; 0x11e <lcd_waitbusy>
    lcd_write(cmd,0);
     13c:	8c 2f       	mov	r24, r28
     13e:	60 e0       	ldi	r22, 0x00	; 0
     140:	0e 94 50 00 	call	0xa0	; 0xa0 <lcd_write>
}
     144:	cf 91       	pop	r28
     146:	08 95       	ret

00000148 <lcd_data>:
Send data byte to LCD controller 
Input:   data to send to LCD controller, see HD44780 data sheet
Returns: none
*************************************************************************/
void lcd_data(uint8_t data)
{
     148:	cf 93       	push	r28
     14a:	c8 2f       	mov	r28, r24
    lcd_waitbusy();
     14c:	0e 94 8f 00 	call	0x11e	; 0x11e <lcd_waitbusy>
    lcd_write(data,1);
     150:	8c 2f       	mov	r24, r28
     152:	61 e0       	ldi	r22, 0x01	; 1
     154:	0e 94 50 00 	call	0xa0	; 0xa0 <lcd_write>
}
     158:	cf 91       	pop	r28
     15a:	08 95       	ret

0000015c <lcd_gotoxy>:
{
#if LCD_LINES==1
    lcd_command((1<<LCD_DDRAM)+LCD_START_LINE1+x);
#endif
#if LCD_LINES==2
    if ( y==0 ) 
     15c:	66 23       	and	r22, r22
     15e:	21 f4       	brne	.+8      	; 0x168 <lcd_gotoxy+0xc>
        lcd_command((1<<LCD_DDRAM)+LCD_START_LINE1+x);
     160:	80 58       	subi	r24, 0x80	; 128
     162:	0e 94 9a 00 	call	0x134	; 0x134 <lcd_command>
     166:	08 95       	ret
    else
        lcd_command((1<<LCD_DDRAM)+LCD_START_LINE2+x);
     168:	80 54       	subi	r24, 0x40	; 64
     16a:	0e 94 9a 00 	call	0x134	; 0x134 <lcd_command>
     16e:	08 95       	ret

00000170 <lcd_getxy>:

/*************************************************************************
*************************************************************************/
int lcd_getxy(void)
{
    return lcd_waitbusy();
     170:	0e 94 8f 00 	call	0x11e	; 0x11e <lcd_waitbusy>
}
     174:	90 e0       	ldi	r25, 0x00	; 0
     176:	08 95       	ret

00000178 <lcd_clrscr>:
/*************************************************************************
Clear display and set cursor to home position
*************************************************************************/
void lcd_clrscr(void)
{
    lcd_command(1<<LCD_CLR);
     178:	81 e0       	ldi	r24, 0x01	; 1
     17a:	0e 94 9a 00 	call	0x134	; 0x134 <lcd_command>
}
     17e:	08 95       	ret

00000180 <lcd_home>:
/*************************************************************************
Set cursor to home position
*************************************************************************/
void lcd_home(void)
{
    lcd_command(1<<LCD_HOME);
     180:	82 e0       	ldi	r24, 0x02	; 2
     182:	0e 94 9a 00 	call	0x134	; 0x134 <lcd_command>
}
     186:	08 95       	ret

00000188 <lcd_putc>:
Display character at current cursor position 
Input:    character to be displayed                                       
Returns:  none
*************************************************************************/
void lcd_putc(char c)
{
     188:	cf 93       	push	r28
     18a:	c8 2f       	mov	r28, r24
    uint8_t pos;


    pos = lcd_waitbusy();   // read busy-flag and address counter
     18c:	0e 94 8f 00 	call	0x11e	; 0x11e <lcd_waitbusy>
    if (c=='\n')
     190:	ca 30       	cpi	r28, 0x0A	; 10
     192:	49 f4       	brne	.+18     	; 0x1a6 <lcd_putc+0x1e>

#if LCD_LINES==1
    addressCounter = 0;
#endif
#if LCD_LINES==2
    if ( pos < (LCD_START_LINE2) )
     194:	80 34       	cpi	r24, 0x40	; 64
     196:	10 f4       	brcc	.+4      	; 0x19c <lcd_putc+0x14>
        addressCounter = LCD_START_LINE2;
     198:	80 e4       	ldi	r24, 0x40	; 64
     19a:	01 c0       	rjmp	.+2      	; 0x19e <lcd_putc+0x16>
    else
        addressCounter = LCD_START_LINE1;
     19c:	80 e0       	ldi	r24, 0x00	; 0
        addressCounter = LCD_START_LINE4;
    else 
        addressCounter = LCD_START_LINE1;
#endif
#endif
    lcd_command((1<<LCD_DDRAM)+addressCounter);
     19e:	80 58       	subi	r24, 0x80	; 128
     1a0:	0e 94 9a 00 	call	0x134	; 0x134 <lcd_command>
     1a4:	04 c0       	rjmp	.+8      	; 0x1ae <lcd_putc+0x26>
            lcd_write((1<<LCD_DDRAM)+LCD_START_LINE1,0);
        }
#endif
        lcd_waitbusy();
#endif
        lcd_write(c, 1);
     1a6:	8c 2f       	mov	r24, r28
     1a8:	61 e0       	ldi	r22, 0x01	; 1
     1aa:	0e 94 50 00 	call	0xa0	; 0xa0 <lcd_write>
    }

}/* lcd_putc */
     1ae:	cf 91       	pop	r28
     1b0:	08 95       	ret

000001b2 <lcd_puts>:
Input:    string to be displayed
Returns:  none
*************************************************************************/
void lcd_puts(const char *s)
/* print string on lcd (no auto linefeed) */
{
     1b2:	cf 93       	push	r28
     1b4:	df 93       	push	r29
     1b6:	ec 01       	movw	r28, r24
    register char c;

    while ( (c = *s++) ) {
     1b8:	88 81       	ld	r24, Y
     1ba:	88 23       	and	r24, r24
     1bc:	31 f0       	breq	.+12     	; 0x1ca <lcd_puts+0x18>
     1be:	21 96       	adiw	r28, 0x01	; 1
        lcd_putc(c);
     1c0:	0e 94 c4 00 	call	0x188	; 0x188 <lcd_putc>
void lcd_puts(const char *s)
/* print string on lcd (no auto linefeed) */
{
    register char c;

    while ( (c = *s++) ) {
     1c4:	89 91       	ld	r24, Y+
     1c6:	88 23       	and	r24, r24
     1c8:	d9 f7       	brne	.-10     	; 0x1c0 <lcd_puts+0xe>
        lcd_putc(c);
    }

}/* lcd_puts */
     1ca:	df 91       	pop	r29
     1cc:	cf 91       	pop	r28
     1ce:	08 95       	ret

000001d0 <lcd_puts_p>:
Input:     string from program memory be be displayed                                        
Returns:   none
*************************************************************************/
void lcd_puts_p(const char *progmem_s)
/* print string from program memory on lcd (no auto linefeed) */
{
     1d0:	cf 93       	push	r28
     1d2:	df 93       	push	r29
     1d4:	ec 01       	movw	r28, r24
    register char c;

    while ( (c = pgm_read_byte(progmem_s++)) ) {
     1d6:	fc 01       	movw	r30, r24
     1d8:	84 91       	lpm	r24, Z
     1da:	88 23       	and	r24, r24
     1dc:	41 f0       	breq	.+16     	; 0x1ee <lcd_puts_p+0x1e>
     1de:	21 96       	adiw	r28, 0x01	; 1
        lcd_putc(c);
     1e0:	0e 94 c4 00 	call	0x188	; 0x188 <lcd_putc>
void lcd_puts_p(const char *progmem_s)
/* print string from program memory on lcd (no auto linefeed) */
{
    register char c;

    while ( (c = pgm_read_byte(progmem_s++)) ) {
     1e4:	fe 01       	movw	r30, r28
     1e6:	21 96       	adiw	r28, 0x01	; 1
     1e8:	84 91       	lpm	r24, Z
     1ea:	88 23       	and	r24, r24
     1ec:	c9 f7       	brne	.-14     	; 0x1e0 <lcd_puts_p+0x10>
        lcd_putc(c);
    }

}/* lcd_puts_p */
     1ee:	df 91       	pop	r29
     1f0:	cf 91       	pop	r28
     1f2:	08 95       	ret

000001f4 <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
     1f4:	cf 93       	push	r28
     1f6:	c8 2f       	mov	r28, r24
      && ( &LCD_RS_PORT == &LCD_DATC0_PORT) && ( &LCD_RW_PORT == &LCD_DATC0_PORT) && (&LCD_E_PORT == &LCD_DATC0_PORT)
      && (LCD_DATC0_PIN == 0 ) && (LCD_DATC1_PIN == 1) && (LCD_DATC2_PIN == 2) && (LCD_DATC3_PIN == 3) 
      && (LCD_RS_PIN == 4 ) && (LCD_RW_PIN == 5) && (LCD_E_PIN == 6 ) )
    {
        /* configure all port bits as output (all LCD lines on same port) */
        DDR(LCD_DATC0_PORT) |= 0x7F;
     1f8:	84 b3       	in	r24, 0x14	; 20
     1fa:	8f 67       	ori	r24, 0x7F	; 127
     1fc:	84 bb       	out	0x14, r24	; 20
     1fe:	8f e9       	ldi	r24, 0x9F	; 159
     200:	9f e0       	ldi	r25, 0x0F	; 15
     202:	01 97       	sbiw	r24, 0x01	; 1
     204:	f1 f7       	brne	.-4      	; 0x202 <lcd_init+0xe>
     206:	00 c0       	rjmp	.+0      	; 0x208 <lcd_init+0x14>
     208:	00 00       	nop
        DDR(LCD_DATC3_PORT) |= _BV(LCD_DATC3_PIN);
    }
    delay(LCD_DELAY_BOOTUP);             /* wait 16ms or more after power-on       */
    
    /* initial write to lcd is 8bit */
    LCD_DATC1_PORT |= _BV(LCD_DATC1_PIN);    // LCD_FUNCTION>>4;
     20a:	a9 9a       	sbi	0x15, 1	; 21
    LCD_DATC0_PORT |= _BV(LCD_DATC0_PIN);    // LCD_FUNCTION_8BIT>>4;
     20c:	a8 9a       	sbi	0x15, 0	; 21
    lcd_e_toggle();
     20e:	0e 94 49 00 	call	0x92	; 0x92 <toggle_e>
     212:	81 ee       	ldi	r24, 0xE1	; 225
     214:	94 e0       	ldi	r25, 0x04	; 4
     216:	01 97       	sbiw	r24, 0x01	; 1
     218:	f1 f7       	brne	.-4      	; 0x216 <lcd_init+0x22>
     21a:	00 c0       	rjmp	.+0      	; 0x21c <lcd_init+0x28>
     21c:	00 00       	nop
    delay(LCD_DELAY_INIT);               /* delay, busy flag can't be checked here */
   
    /* repeat last command */ 
    lcd_e_toggle();      
     21e:	0e 94 49 00 	call	0x92	; 0x92 <toggle_e>
     222:	95 e1       	ldi	r25, 0x15	; 21
     224:	9a 95       	dec	r25
     226:	f1 f7       	brne	.-4      	; 0x224 <lcd_init+0x30>
     228:	00 00       	nop
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */
    
    /* repeat last command a third time */
    lcd_e_toggle();      
     22a:	0e 94 49 00 	call	0x92	; 0x92 <toggle_e>
     22e:	85 e1       	ldi	r24, 0x15	; 21
     230:	8a 95       	dec	r24
     232:	f1 f7       	brne	.-4      	; 0x230 <lcd_init+0x3c>
     234:	00 00       	nop
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATC0_PORT &= ~_BV(LCD_DATC0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
     236:	a8 98       	cbi	0x15, 0	; 21
    lcd_e_toggle();
     238:	0e 94 49 00 	call	0x92	; 0x92 <toggle_e>
     23c:	95 e1       	ldi	r25, 0x15	; 21
     23e:	9a 95       	dec	r25
     240:	f1 f7       	brne	.-4      	; 0x23e <lcd_init+0x4a>
     242:	00 00       	nop
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
	lcd_command(KS0073_4LINES_MODE);
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
#else
    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
     244:	88 e2       	ldi	r24, 0x28	; 40
     246:	0e 94 9a 00 	call	0x134	; 0x134 <lcd_command>
#endif
    lcd_command(LCD_DISP_OFF);              /* display off                  */
     24a:	88 e0       	ldi	r24, 0x08	; 8
     24c:	0e 94 9a 00 	call	0x134	; 0x134 <lcd_command>
    lcd_clrscr();                           /* display clear                */ 
     250:	0e 94 bc 00 	call	0x178	; 0x178 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
     254:	86 e0       	ldi	r24, 0x06	; 6
     256:	0e 94 9a 00 	call	0x134	; 0x134 <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
     25a:	8c 2f       	mov	r24, r28
     25c:	0e 94 9a 00 	call	0x134	; 0x134 <lcd_command>

}/* lcd_init */
     260:	cf 91       	pop	r28
     262:	08 95       	ret

00000264 <send_Uart>:
}

//	UART
void send_Uart(unsigned char c)//	Отправка байта
{
	while(!(UCSRA&(1<<UDRE)))	//	Устанавливается, когда регистр свободен
     264:	5d 9b       	sbis	0x0b, 5	; 11
     266:	fe cf       	rjmp	.-4      	; 0x264 <send_Uart>
	{}
	UDR = c;
     268:	8c b9       	out	0x0c, r24	; 12
}
     26a:	08 95       	ret

0000026c <init_UART>:


int init_UART(void)
{
	//	Установка скорости 9600
	UBRRH=0;	//	UBRR=f/(16*band)-1 f=8000000Гц band=9600, 
     26c:	10 bc       	out	0x20, r1	; 32
	UBRRL=103;	//	нормальный асинхронный двунаправленный режим работы
     26e:	87 e6       	ldi	r24, 0x67	; 103
     270:	89 b9       	out	0x09, r24	; 9
	UCSRA=0b00000000;
     272:	1b b8       	out	0x0b, r1	; 11
	UCSRB=0b10011000;	//	разрешен приём и передача по UART
     274:	88 e9       	ldi	r24, 0x98	; 152
     276:	8a b9       	out	0x0a, r24	; 10
	UCSRC=0b10000110;	//	8-битовая посылка
     278:	86 e8       	ldi	r24, 0x86	; 134
     27a:	80 bd       	out	0x20, r24	; 32
}
     27c:	08 95       	ret

0000027e <send_Uart_str>:

void send_Uart_str(unsigned char *s)//	Отправка строки
{
     27e:	cf 93       	push	r28
     280:	df 93       	push	r29
     282:	ec 01       	movw	r28, r24
	while (*s != 0) send_Uart(*s++);
     284:	88 81       	ld	r24, Y
     286:	88 23       	and	r24, r24
     288:	39 f0       	breq	.+14     	; 0x298 <send_Uart_str+0x1a>
	UCSRA=0b00000000;
	UCSRB=0b10011000;	//	разрешен приём и передача по UART
	UCSRC=0b10000110;	//	8-битовая посылка
}

void send_Uart_str(unsigned char *s)//	Отправка строки
     28a:	21 96       	adiw	r28, 0x01	; 1
{
	while (*s != 0) send_Uart(*s++);
     28c:	90 e0       	ldi	r25, 0x00	; 0
     28e:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
     292:	89 91       	ld	r24, Y+
     294:	88 23       	and	r24, r24
     296:	d1 f7       	brne	.-12     	; 0x28c <send_Uart_str+0xe>
}
     298:	df 91       	pop	r29
     29a:	cf 91       	pop	r28
     29c:	08 95       	ret

0000029e <send_int_Uart>:
	UDR = c;
}


void send_int_Uart(unsigned int c)//	Отправка числа от 0000 до 9999
{
     29e:	af 92       	push	r10
     2a0:	bf 92       	push	r11
     2a2:	cf 92       	push	r12
     2a4:	df 92       	push	r13
     2a6:	ef 92       	push	r14
     2a8:	ff 92       	push	r15
     2aa:	0f 93       	push	r16
     2ac:	1f 93       	push	r17
     2ae:	cf 93       	push	r28
	unsigned int temp,temp1;
	c=c%100000000;
     2b0:	bc 01       	movw	r22, r24
     2b2:	80 e0       	ldi	r24, 0x00	; 0
     2b4:	90 e0       	ldi	r25, 0x00	; 0
     2b6:	20 e0       	ldi	r18, 0x00	; 0
     2b8:	31 ee       	ldi	r19, 0xE1	; 225
     2ba:	45 ef       	ldi	r20, 0xF5	; 245
     2bc:	55 e0       	ldi	r21, 0x05	; 5
     2be:	0e 94 85 0e 	call	0x1d0a	; 0x1d0a <__divmodsi4>
     2c2:	86 2f       	mov	r24, r22
     2c4:	97 2f       	mov	r25, r23
	temp=c/10000;
     2c6:	60 e1       	ldi	r22, 0x10	; 16
     2c8:	77 e2       	ldi	r23, 0x27	; 39
     2ca:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <__udivmodhi4>
     2ce:	5c 01       	movw	r10, r24
	temp1=temp/100;
     2d0:	0f 2e       	mov	r0, r31
     2d2:	f4 e6       	ldi	r31, 0x64	; 100
     2d4:	ef 2e       	mov	r14, r31
     2d6:	ff 24       	eor	r15, r15
     2d8:	f0 2d       	mov	r31, r0
     2da:	cb 01       	movw	r24, r22
     2dc:	b7 01       	movw	r22, r14
     2de:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <__udivmodhi4>
     2e2:	6c 01       	movw	r12, r24
	send_Uart(temp1/10+'0');
     2e4:	0a e0       	ldi	r16, 0x0A	; 10
     2e6:	10 e0       	ldi	r17, 0x00	; 0
     2e8:	cb 01       	movw	r24, r22
     2ea:	b8 01       	movw	r22, r16
     2ec:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <__udivmodhi4>
     2f0:	c8 2f       	mov	r28, r24
     2f2:	86 2f       	mov	r24, r22
     2f4:	80 5d       	subi	r24, 0xD0	; 208
     2f6:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	send_Uart(temp1%10+'0');
     2fa:	8c 2f       	mov	r24, r28
     2fc:	80 5d       	subi	r24, 0xD0	; 208
     2fe:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	temp1=temp%100;
	send_Uart(temp1/10+'0');
     302:	c6 01       	movw	r24, r12
     304:	b8 01       	movw	r22, r16
     306:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <__udivmodhi4>
     30a:	c8 2f       	mov	r28, r24
     30c:	86 2f       	mov	r24, r22
     30e:	80 5d       	subi	r24, 0xD0	; 208
     310:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	send_Uart(temp1%10+'0');
     314:	8c 2f       	mov	r24, r28
     316:	80 5d       	subi	r24, 0xD0	; 208
     318:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	temp=c%10000;
	temp1=temp/100;
     31c:	c5 01       	movw	r24, r10
     31e:	b7 01       	movw	r22, r14
     320:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <__udivmodhi4>
     324:	7c 01       	movw	r14, r24
	send_Uart(temp1/10+'0');
     326:	cb 01       	movw	r24, r22
     328:	b8 01       	movw	r22, r16
     32a:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <__udivmodhi4>
     32e:	c8 2f       	mov	r28, r24
     330:	86 2f       	mov	r24, r22
     332:	80 5d       	subi	r24, 0xD0	; 208
     334:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	send_Uart(temp1%10+'0');
     338:	8c 2f       	mov	r24, r28
     33a:	80 5d       	subi	r24, 0xD0	; 208
     33c:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	temp1=temp%100;
	send_Uart(temp1/10+'0');
     340:	c7 01       	movw	r24, r14
     342:	b8 01       	movw	r22, r16
     344:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <__udivmodhi4>
     348:	c8 2f       	mov	r28, r24
     34a:	86 2f       	mov	r24, r22
     34c:	80 5d       	subi	r24, 0xD0	; 208
     34e:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	send_Uart(temp1%10+'0');
     352:	8c 2f       	mov	r24, r28
     354:	80 5d       	subi	r24, 0xD0	; 208
     356:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	
}
     35a:	cf 91       	pop	r28
     35c:	1f 91       	pop	r17
     35e:	0f 91       	pop	r16
     360:	ff 90       	pop	r15
     362:	ef 90       	pop	r14
     364:	df 90       	pop	r13
     366:	cf 90       	pop	r12
     368:	bf 90       	pop	r11
     36a:	af 90       	pop	r10
     36c:	08 95       	ret

0000036e <getch_Uart>:
}
*/

unsigned char getch_Uart(void)//	Получение байта
{
	while(!(UCSRA&(1<<RXC)))	//	Устанавливается, когда регистр свободен
     36e:	5f 9b       	sbis	0x0b, 7	; 11
     370:	fe cf       	rjmp	.-4      	; 0x36e <getch_Uart>
	{}
	return UDR;
     372:	8c b1       	in	r24, 0x0c	; 12
}
     374:	08 95       	ret

00000376 <__vector_11>:


ISR(USARTRXC_vect)
{
     376:	1f 92       	push	r1
     378:	0f 92       	push	r0
     37a:	0f b6       	in	r0, 0x3f	; 63
     37c:	0f 92       	push	r0
     37e:	11 24       	eor	r1, r1
     380:	2f 93       	push	r18
     382:	3f 93       	push	r19
     384:	4f 93       	push	r20
     386:	5f 93       	push	r21
     388:	6f 93       	push	r22
     38a:	7f 93       	push	r23
     38c:	8f 93       	push	r24
     38e:	9f 93       	push	r25
     390:	af 93       	push	r26
     392:	bf 93       	push	r27
     394:	ef 93       	push	r30
     396:	ff 93       	push	r31
		 s[1]='0';
		 }		 
	 }		
  */

 switch (UDR)
     398:	8c b1       	in	r24, 0x0c	; 12
     39a:	84 36       	cpi	r24, 0x64	; 100
     39c:	09 f4       	brne	.+2      	; 0x3a0 <__vector_11+0x2a>
     39e:	6a c0       	rjmp	.+212    	; 0x474 <__stack+0x15>
     3a0:	85 36       	cpi	r24, 0x65	; 101
     3a2:	48 f4       	brcc	.+18     	; 0x3b6 <__vector_11+0x40>
     3a4:	8d 32       	cpi	r24, 0x2D	; 45
     3a6:	f1 f1       	breq	.+124    	; 0x424 <__vector_11+0xae>
     3a8:	81 36       	cpi	r24, 0x61	; 97
     3aa:	09 f4       	brne	.+2      	; 0x3ae <__vector_11+0x38>
     3ac:	b3 c0       	rjmp	.+358    	; 0x514 <__stack+0xb5>
     3ae:	8b 32       	cpi	r24, 0x2B	; 43
     3b0:	09 f0       	breq	.+2      	; 0x3b4 <__vector_11+0x3e>
     3b2:	c4 c0       	rjmp	.+392    	; 0x53c <__stack+0xdd>
     3b4:	0a c0       	rjmp	.+20     	; 0x3ca <__vector_11+0x54>
     3b6:	83 37       	cpi	r24, 0x73	; 115
     3b8:	09 f4       	brne	.+2      	; 0x3bc <__vector_11+0x46>
     3ba:	97 c0       	rjmp	.+302    	; 0x4ea <__stack+0x8b>
     3bc:	84 37       	cpi	r24, 0x74	; 116
     3be:	09 f4       	brne	.+2      	; 0x3c2 <__vector_11+0x4c>
     3c0:	79 c0       	rjmp	.+242    	; 0x4b4 <__stack+0x55>
     3c2:	8f 36       	cpi	r24, 0x6F	; 111
     3c4:	09 f0       	breq	.+2      	; 0x3c8 <__vector_11+0x52>
     3c6:	ba c0       	rjmp	.+372    	; 0x53c <__stack+0xdd>
     3c8:	63 c0       	rjmp	.+198    	; 0x490 <__stack+0x31>
{

	
	case '+':
//	OCR1A = OCR1A+200;
	OCR1B = OCR1B+1000;
     3ca:	88 b5       	in	r24, 0x28	; 40
     3cc:	99 b5       	in	r25, 0x29	; 41
     3ce:	88 51       	subi	r24, 0x18	; 24
     3d0:	9c 4f       	sbci	r25, 0xFC	; 252
     3d2:	99 bd       	out	0x29, r25	; 41
     3d4:	88 bd       	out	0x28, r24	; 40
	OCR0=OCR0+2;
     3d6:	8c b7       	in	r24, 0x3c	; 60
     3d8:	8e 5f       	subi	r24, 0xFE	; 254
     3da:	8c bf       	out	0x3c, r24	; 60
//	OCR2=OCR2+2;
	if (OCR1A>54100)
     3dc:	8a b5       	in	r24, 0x2a	; 42
     3de:	9b b5       	in	r25, 0x2b	; 43
     3e0:	23 ed       	ldi	r18, 0xD3	; 211
     3e2:	85 35       	cpi	r24, 0x55	; 85
     3e4:	92 07       	cpc	r25, r18
     3e6:	20 f0       	brcs	.+8      	; 0x3f0 <__vector_11+0x7a>
	{
		OCR1A=44000;
     3e8:	80 ee       	ldi	r24, 0xE0	; 224
     3ea:	9b ea       	ldi	r25, 0xAB	; 171
     3ec:	9b bd       	out	0x2b, r25	; 43
     3ee:	8a bd       	out	0x2a, r24	; 42
	}		
	if (OCR1B>54100)
     3f0:	88 b5       	in	r24, 0x28	; 40
     3f2:	99 b5       	in	r25, 0x29	; 41
     3f4:	23 ed       	ldi	r18, 0xD3	; 211
     3f6:	85 35       	cpi	r24, 0x55	; 85
     3f8:	92 07       	cpc	r25, r18
     3fa:	20 f0       	brcs	.+8      	; 0x404 <__vector_11+0x8e>
	{
	OCR1B=44000;
     3fc:	80 ee       	ldi	r24, 0xE0	; 224
     3fe:	9b ea       	ldi	r25, 0xAB	; 171
     400:	99 bd       	out	0x29, r25	; 41
     402:	88 bd       	out	0x28, r24	; 40
	}
	if (OCR2>200)
     404:	83 b5       	in	r24, 0x23	; 35
     406:	89 3c       	cpi	r24, 0xC9	; 201
     408:	10 f0       	brcs	.+4      	; 0x40e <__vector_11+0x98>
	{
		OCR2=190;
     40a:	8e eb       	ldi	r24, 0xBE	; 190
     40c:	83 bd       	out	0x23, r24	; 35
	}
	send_int_Uart(OCR1B);
     40e:	88 b5       	in	r24, 0x28	; 40
     410:	99 b5       	in	r25, 0x29	; 41
     412:	0e 94 4f 01 	call	0x29e	; 0x29e <send_int_Uart>
	send_Uart(13);
     416:	8d e0       	ldi	r24, 0x0D	; 13
     418:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	send_Uart(10);	
     41c:	8a e0       	ldi	r24, 0x0A	; 10
     41e:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	break;
     422:	8c c0       	rjmp	.+280    	; 0x53c <__stack+0xdd>
	
	case '-':
//	OCR1A = OCR1A-200;
	OCR1B = OCR1B-1000;
     424:	88 b5       	in	r24, 0x28	; 40
     426:	99 b5       	in	r25, 0x29	; 41
     428:	88 5e       	subi	r24, 0xE8	; 232
     42a:	93 40       	sbci	r25, 0x03	; 3
     42c:	99 bd       	out	0x29, r25	; 41
     42e:	88 bd       	out	0x28, r24	; 40
	OCR0=OCR0-2;
     430:	8c b7       	in	r24, 0x3c	; 60
     432:	82 50       	subi	r24, 0x02	; 2
     434:	8c bf       	out	0x3c, r24	; 60
	if (OCR1A<2100)
     436:	8a b5       	in	r24, 0x2a	; 42
     438:	9b b5       	in	r25, 0x2b	; 43
     43a:	28 e0       	ldi	r18, 0x08	; 8
     43c:	84 33       	cpi	r24, 0x34	; 52
     43e:	92 07       	cpc	r25, r18
     440:	20 f4       	brcc	.+8      	; 0x44a <__vector_11+0xd4>
	{
		OCR1A=4000;
     442:	80 ea       	ldi	r24, 0xA0	; 160
     444:	9f e0       	ldi	r25, 0x0F	; 15
     446:	9b bd       	out	0x2b, r25	; 43
     448:	8a bd       	out	0x2a, r24	; 42
	}
	if (OCR1B<2100)
     44a:	88 b5       	in	r24, 0x28	; 40
     44c:	99 b5       	in	r25, 0x29	; 41
     44e:	28 e0       	ldi	r18, 0x08	; 8
     450:	84 33       	cpi	r24, 0x34	; 52
     452:	92 07       	cpc	r25, r18
     454:	20 f4       	brcc	.+8      	; 0x45e <__vector_11+0xe8>
	{
		OCR1B=4000;
     456:	80 ea       	ldi	r24, 0xA0	; 160
     458:	9f e0       	ldi	r25, 0x0F	; 15
     45a:	99 bd       	out	0x29, r25	; 41
     45c:	88 bd       	out	0x28, r24	; 40
	}
//	OCR0=OCR0-2;
	send_int_Uart(OCR1B);
     45e:	88 b5       	in	r24, 0x28	; 40
     460:	99 b5       	in	r25, 0x29	; 41
     462:	0e 94 4f 01 	call	0x29e	; 0x29e <send_int_Uart>
	send_Uart(13);
     466:	8d e0       	ldi	r24, 0x0D	; 13
     468:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	send_Uart(10);
     46c:	8a e0       	ldi	r24, 0x0A	; 10
     46e:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	break;
     472:	64 c0       	rjmp	.+200    	; 0x53c <__stack+0xdd>
	
	case 'd':
	DDRD|= (1<<PD7);
     474:	8f 9a       	sbi	0x11, 7	; 17
	send_Uart_str("d");
     476:	80 e6       	ldi	r24, 0x60	; 96
     478:	90 e0       	ldi	r25, 0x00	; 0
     47a:	0e 94 3f 01 	call	0x27e	; 0x27e <send_Uart_str>
	send_Uart(13);
     47e:	8d e0       	ldi	r24, 0x0D	; 13
     480:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	send_Uart(10);
     484:	8a e0       	ldi	r24, 0x0A	; 10
     486:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
//	PORTD= (1<<PD7);
	OCR2 = 0x3F; //to generate 20% duty cycle
     48a:	8f e3       	ldi	r24, 0x3F	; 63
     48c:	83 bd       	out	0x23, r24	; 35
	//TCCR2 = (1<<WGM21)|(1<<WGM20)|(1<<COM21)|(0<<COM20)|(1<<CS20);
	break;
     48e:	56 c0       	rjmp	.+172    	; 0x53c <__stack+0xdd>
	TCCR0=(1<<COM01)|(0<<COM00)|(1<<WGM00)|(1<<WGM01)|(1<<CS02)|(0<<CS01)|(1<<CS00);
	break;
	*/

	case 'o':
	DDRA |= (1<<PA0);
     490:	d0 9a       	sbi	0x1a, 0	; 26
	PORTA|=PORTA^(1<<PA0);
     492:	9b b3       	in	r25, 0x1b	; 27
     494:	2b b3       	in	r18, 0x1b	; 27
     496:	81 e0       	ldi	r24, 0x01	; 1
     498:	82 27       	eor	r24, r18
     49a:	89 2b       	or	r24, r25
     49c:	8b bb       	out	0x1b, r24	; 27
	send_Uart_str("o");
     49e:	82 e6       	ldi	r24, 0x62	; 98
     4a0:	90 e0       	ldi	r25, 0x00	; 0
     4a2:	0e 94 3f 01 	call	0x27e	; 0x27e <send_Uart_str>
	send_Uart(13);
     4a6:	8d e0       	ldi	r24, 0x0D	; 13
     4a8:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	send_Uart(10);
     4ac:	8a e0       	ldi	r24, 0x0A	; 10
     4ae:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	break;
     4b2:	44 c0       	rjmp	.+136    	; 0x53c <__stack+0xdd>
	case 't':
	send_int_Uart(10*T);
     4b4:	80 91 70 02 	lds	r24, 0x0270
     4b8:	90 91 71 02 	lds	r25, 0x0271
     4bc:	9c 01       	movw	r18, r24
     4be:	22 0f       	add	r18, r18
     4c0:	33 1f       	adc	r19, r19
     4c2:	c9 01       	movw	r24, r18
     4c4:	88 0f       	add	r24, r24
     4c6:	99 1f       	adc	r25, r25
     4c8:	88 0f       	add	r24, r24
     4ca:	99 1f       	adc	r25, r25
     4cc:	82 0f       	add	r24, r18
     4ce:	93 1f       	adc	r25, r19
     4d0:	0e 94 4f 01 	call	0x29e	; 0x29e <send_int_Uart>
	send_Uart_str("*10E-1");
     4d4:	84 e6       	ldi	r24, 0x64	; 100
     4d6:	90 e0       	ldi	r25, 0x00	; 0
     4d8:	0e 94 3f 01 	call	0x27e	; 0x27e <send_Uart_str>
	send_Uart(13);
     4dc:	8d e0       	ldi	r24, 0x0D	; 13
     4de:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	send_Uart(10);
     4e2:	8a e0       	ldi	r24, 0x0A	; 10
     4e4:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	break;
     4e8:	29 c0       	rjmp	.+82     	; 0x53c <__stack+0xdd>
	
	case 's':
	DDRC = (1<<PC6);
     4ea:	80 e4       	ldi	r24, 0x40	; 64
     4ec:	84 bb       	out	0x14, r24	; 20
	PORTC= (0<<PC6);
     4ee:	15 ba       	out	0x15, r1	; 21
	DDRD = (0<<PD5);
     4f0:	11 ba       	out	0x11, r1	; 17
	PORTD= (0<<PD5);
     4f2:	12 ba       	out	0x12, r1	; 18
	DDRC = (1<<PC7);
     4f4:	80 e8       	ldi	r24, 0x80	; 128
     4f6:	84 bb       	out	0x14, r24	; 20
	PORTC= (0<<PC7);
     4f8:	15 ba       	out	0x15, r1	; 21
	DDRD = (0<<PD4);
     4fa:	11 ba       	out	0x11, r1	; 17
	PORTD= (0<<PD4);
     4fc:	12 ba       	out	0x12, r1	; 18
	send_Uart_str("s");
     4fe:	8b e6       	ldi	r24, 0x6B	; 107
     500:	90 e0       	ldi	r25, 0x00	; 0
     502:	0e 94 3f 01 	call	0x27e	; 0x27e <send_Uart_str>
	send_Uart(13);
     506:	8d e0       	ldi	r24, 0x0D	; 13
     508:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	send_Uart(10);
     50c:	8a e0       	ldi	r24, 0x0A	; 10
     50e:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	break;
     512:	14 c0       	rjmp	.+40     	; 0x53c <__stack+0xdd>
	
	case 'a':
		send_int_Uart(OCR1A);
     514:	8a b5       	in	r24, 0x2a	; 42
     516:	9b b5       	in	r25, 0x2b	; 43
     518:	0e 94 4f 01 	call	0x29e	; 0x29e <send_int_Uart>
		send_Uart(13);
     51c:	8d e0       	ldi	r24, 0x0D	; 13
     51e:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
		send_Uart(10);
     522:	8a e0       	ldi	r24, 0x0A	; 10
     524:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
		send_int_Uart(OCR1B);
     528:	88 b5       	in	r24, 0x28	; 40
     52a:	99 b5       	in	r25, 0x29	; 41
     52c:	0e 94 4f 01 	call	0x29e	; 0x29e <send_int_Uart>
		send_Uart(13);
     530:	8d e0       	ldi	r24, 0x0D	; 13
     532:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
		send_Uart(10);
     536:	8a e0       	ldi	r24, 0x0A	; 10
     538:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
	break;
	
	}
}
     53c:	ff 91       	pop	r31
     53e:	ef 91       	pop	r30
     540:	bf 91       	pop	r27
     542:	af 91       	pop	r26
     544:	9f 91       	pop	r25
     546:	8f 91       	pop	r24
     548:	7f 91       	pop	r23
     54a:	6f 91       	pop	r22
     54c:	5f 91       	pop	r21
     54e:	4f 91       	pop	r20
     550:	3f 91       	pop	r19
     552:	2f 91       	pop	r18
     554:	0f 90       	pop	r0
     556:	0f be       	out	0x3f, r0	; 63
     558:	0f 90       	pop	r0
     55a:	1f 90       	pop	r1
     55c:	18 95       	reti

0000055e <__vector_14>:


ISR(ADC_vect)
{	
     55e:	1f 92       	push	r1
     560:	0f 92       	push	r0
     562:	0f b6       	in	r0, 0x3f	; 63
     564:	0f 92       	push	r0
     566:	11 24       	eor	r1, r1
     568:	cf 92       	push	r12
     56a:	df 92       	push	r13
     56c:	ef 92       	push	r14
     56e:	ff 92       	push	r15
     570:	0f 93       	push	r16
     572:	1f 93       	push	r17
     574:	2f 93       	push	r18
     576:	3f 93       	push	r19
     578:	4f 93       	push	r20
     57a:	5f 93       	push	r21
     57c:	6f 93       	push	r22
     57e:	7f 93       	push	r23
     580:	8f 93       	push	r24
     582:	9f 93       	push	r25
     584:	af 93       	push	r26
     586:	bf 93       	push	r27
     588:	cf 93       	push	r28
     58a:	df 93       	push	r29
     58c:	ef 93       	push	r30
     58e:	ff 93       	push	r31

	Tavr[avr]=100*(((ADC*Uref/1024+17.0333)/6.11)*100-273);// умножаю на десять, чтобы сравнивать десятые доли
     590:	c0 91 d6 00 	lds	r28, 0x00D6
     594:	d0 91 d7 00 	lds	r29, 0x00D7
     598:	64 b1       	in	r22, 0x04	; 4
     59a:	75 b1       	in	r23, 0x05	; 5
     59c:	8e 01       	movw	r16, r28
     59e:	00 0f       	add	r16, r16
     5a0:	11 1f       	adc	r17, r17
     5a2:	00 0f       	add	r16, r16
     5a4:	11 1f       	adc	r17, r17
     5a6:	00 52       	subi	r16, 0x20	; 32
     5a8:	1f 4f       	sbci	r17, 0xFF	; 255
     5aa:	80 e0       	ldi	r24, 0x00	; 0
     5ac:	90 e0       	ldi	r25, 0x00	; 0
     5ae:	0e 94 6d 0d 	call	0x1ada	; 0x1ada <__floatunsisf>
     5b2:	20 91 92 00 	lds	r18, 0x0092
     5b6:	30 91 93 00 	lds	r19, 0x0093
     5ba:	40 91 94 00 	lds	r20, 0x0094
     5be:	50 91 95 00 	lds	r21, 0x0095
     5c2:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <__mulsf3>
     5c6:	20 e0       	ldi	r18, 0x00	; 0
     5c8:	30 e0       	ldi	r19, 0x00	; 0
     5ca:	40 e8       	ldi	r20, 0x80	; 128
     5cc:	5a e3       	ldi	r21, 0x3A	; 58
     5ce:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <__mulsf3>
     5d2:	23 e3       	ldi	r18, 0x33	; 51
     5d4:	34 e4       	ldi	r19, 0x44	; 68
     5d6:	48 e8       	ldi	r20, 0x88	; 136
     5d8:	51 e4       	ldi	r21, 0x41	; 65
     5da:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     5de:	2f e1       	ldi	r18, 0x1F	; 31
     5e0:	35 e8       	ldi	r19, 0x85	; 133
     5e2:	43 ec       	ldi	r20, 0xC3	; 195
     5e4:	50 e4       	ldi	r21, 0x40	; 64
     5e6:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     5ea:	20 e0       	ldi	r18, 0x00	; 0
     5ec:	30 e0       	ldi	r19, 0x00	; 0
     5ee:	48 ec       	ldi	r20, 0xC8	; 200
     5f0:	52 e4       	ldi	r21, 0x42	; 66
     5f2:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <__mulsf3>
     5f6:	20 e0       	ldi	r18, 0x00	; 0
     5f8:	30 e8       	ldi	r19, 0x80	; 128
     5fa:	48 e8       	ldi	r20, 0x88	; 136
     5fc:	53 e4       	ldi	r21, 0x43	; 67
     5fe:	0e 94 6f 0c 	call	0x18de	; 0x18de <__subsf3>
     602:	20 e0       	ldi	r18, 0x00	; 0
     604:	30 e0       	ldi	r19, 0x00	; 0
     606:	48 ec       	ldi	r20, 0xC8	; 200
     608:	52 e4       	ldi	r21, 0x42	; 66
     60a:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <__mulsf3>
     60e:	dc 01       	movw	r26, r24
     610:	cb 01       	movw	r24, r22
     612:	f8 01       	movw	r30, r16
     614:	80 83       	st	Z, r24
     616:	91 83       	std	Z+1, r25	; 0x01
     618:	a2 83       	std	Z+2, r26	; 0x02
     61a:	b3 83       	std	Z+3, r27	; 0x03
	avr++;
     61c:	21 96       	adiw	r28, 0x01	; 1
     61e:	d0 93 d7 00 	sts	0x00D7, r29
     622:	c0 93 d6 00 	sts	0x00D6, r28
		Tavrg=((Tavr[0]+Tavr[1]+Tavr[2]+Tavr[3]+Tavr[4]+Tavr[5]+Tavr[6]+Tavr[7]+Tavr[8]+Tavr[9])/10);
	}
*/	
			

	if (avr>=100)
     626:	c4 36       	cpi	r28, 0x64	; 100
     628:	d1 05       	cpc	r29, r1
     62a:	0c f4       	brge	.+2      	; 0x62e <__vector_14+0xd0>
     62c:	dc c4       	rjmp	.+2488   	; 0xfe6 <__vector_14+0xa88>
	{
		avr=0;
     62e:	10 92 d7 00 	sts	0x00D7, r1
     632:	10 92 d6 00 	sts	0x00D6, r1
		Tavrg=( (Tavr[0] +Tavr[1] +Tavr[2] +Tavr[3] +Tavr[4] )/100+(Tavr[5] +Tavr[6] +Tavr[7] +Tavr[8] +Tavr[9] )/100+
     636:	60 91 e0 00 	lds	r22, 0x00E0
     63a:	70 91 e1 00 	lds	r23, 0x00E1
     63e:	80 91 e2 00 	lds	r24, 0x00E2
     642:	90 91 e3 00 	lds	r25, 0x00E3
     646:	20 91 e4 00 	lds	r18, 0x00E4
     64a:	30 91 e5 00 	lds	r19, 0x00E5
     64e:	40 91 e6 00 	lds	r20, 0x00E6
     652:	50 91 e7 00 	lds	r21, 0x00E7
     656:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     65a:	20 91 e8 00 	lds	r18, 0x00E8
     65e:	30 91 e9 00 	lds	r19, 0x00E9
     662:	40 91 ea 00 	lds	r20, 0x00EA
     666:	50 91 eb 00 	lds	r21, 0x00EB
     66a:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     66e:	20 91 ec 00 	lds	r18, 0x00EC
     672:	30 91 ed 00 	lds	r19, 0x00ED
     676:	40 91 ee 00 	lds	r20, 0x00EE
     67a:	50 91 ef 00 	lds	r21, 0x00EF
     67e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     682:	20 91 f0 00 	lds	r18, 0x00F0
     686:	30 91 f1 00 	lds	r19, 0x00F1
     68a:	40 91 f2 00 	lds	r20, 0x00F2
     68e:	50 91 f3 00 	lds	r21, 0x00F3
     692:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     696:	20 e0       	ldi	r18, 0x00	; 0
     698:	30 e0       	ldi	r19, 0x00	; 0
     69a:	48 ec       	ldi	r20, 0xC8	; 200
     69c:	52 e4       	ldi	r21, 0x42	; 66
     69e:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     6a2:	6b 01       	movw	r12, r22
     6a4:	7c 01       	movw	r14, r24
     6a6:	60 91 f4 00 	lds	r22, 0x00F4
     6aa:	70 91 f5 00 	lds	r23, 0x00F5
     6ae:	80 91 f6 00 	lds	r24, 0x00F6
     6b2:	90 91 f7 00 	lds	r25, 0x00F7
     6b6:	20 91 f8 00 	lds	r18, 0x00F8
     6ba:	30 91 f9 00 	lds	r19, 0x00F9
     6be:	40 91 fa 00 	lds	r20, 0x00FA
     6c2:	50 91 fb 00 	lds	r21, 0x00FB
     6c6:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     6ca:	20 91 fc 00 	lds	r18, 0x00FC
     6ce:	30 91 fd 00 	lds	r19, 0x00FD
     6d2:	40 91 fe 00 	lds	r20, 0x00FE
     6d6:	50 91 ff 00 	lds	r21, 0x00FF
     6da:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     6de:	20 91 00 01 	lds	r18, 0x0100
     6e2:	30 91 01 01 	lds	r19, 0x0101
     6e6:	40 91 02 01 	lds	r20, 0x0102
     6ea:	50 91 03 01 	lds	r21, 0x0103
     6ee:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     6f2:	20 91 04 01 	lds	r18, 0x0104
     6f6:	30 91 05 01 	lds	r19, 0x0105
     6fa:	40 91 06 01 	lds	r20, 0x0106
     6fe:	50 91 07 01 	lds	r21, 0x0107
     702:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     706:	20 e0       	ldi	r18, 0x00	; 0
     708:	30 e0       	ldi	r19, 0x00	; 0
     70a:	48 ec       	ldi	r20, 0xC8	; 200
     70c:	52 e4       	ldi	r21, 0x42	; 66
     70e:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     712:	9b 01       	movw	r18, r22
     714:	ac 01       	movw	r20, r24
     716:	c7 01       	movw	r24, r14
     718:	b6 01       	movw	r22, r12
     71a:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     71e:	6b 01       	movw	r12, r22
     720:	7c 01       	movw	r14, r24
				(Tavr[10]+Tavr[11]+Tavr[12]+Tavr[13]+Tavr[14])/100+(Tavr[15]+Tavr[16]+Tavr[17]+Tavr[18]+Tavr[19])/100+
     722:	60 91 08 01 	lds	r22, 0x0108
     726:	70 91 09 01 	lds	r23, 0x0109
     72a:	80 91 0a 01 	lds	r24, 0x010A
     72e:	90 91 0b 01 	lds	r25, 0x010B
     732:	20 91 0c 01 	lds	r18, 0x010C
     736:	30 91 0d 01 	lds	r19, 0x010D
     73a:	40 91 0e 01 	lds	r20, 0x010E
     73e:	50 91 0f 01 	lds	r21, 0x010F
     742:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     746:	20 91 10 01 	lds	r18, 0x0110
     74a:	30 91 11 01 	lds	r19, 0x0111
     74e:	40 91 12 01 	lds	r20, 0x0112
     752:	50 91 13 01 	lds	r21, 0x0113
     756:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     75a:	20 91 14 01 	lds	r18, 0x0114
     75e:	30 91 15 01 	lds	r19, 0x0115
     762:	40 91 16 01 	lds	r20, 0x0116
     766:	50 91 17 01 	lds	r21, 0x0117
     76a:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     76e:	20 91 18 01 	lds	r18, 0x0118
     772:	30 91 19 01 	lds	r19, 0x0119
     776:	40 91 1a 01 	lds	r20, 0x011A
     77a:	50 91 1b 01 	lds	r21, 0x011B
     77e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     782:	20 e0       	ldi	r18, 0x00	; 0
     784:	30 e0       	ldi	r19, 0x00	; 0
     786:	48 ec       	ldi	r20, 0xC8	; 200
     788:	52 e4       	ldi	r21, 0x42	; 66
     78a:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     78e:	9b 01       	movw	r18, r22
     790:	ac 01       	movw	r20, r24
			

	if (avr>=100)
	{
		avr=0;
		Tavrg=( (Tavr[0] +Tavr[1] +Tavr[2] +Tavr[3] +Tavr[4] )/100+(Tavr[5] +Tavr[6] +Tavr[7] +Tavr[8] +Tavr[9] )/100+
     792:	c7 01       	movw	r24, r14
     794:	b6 01       	movw	r22, r12
     796:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     79a:	6b 01       	movw	r12, r22
     79c:	7c 01       	movw	r14, r24
				(Tavr[10]+Tavr[11]+Tavr[12]+Tavr[13]+Tavr[14])/100+(Tavr[15]+Tavr[16]+Tavr[17]+Tavr[18]+Tavr[19])/100+
     79e:	60 91 1c 01 	lds	r22, 0x011C
     7a2:	70 91 1d 01 	lds	r23, 0x011D
     7a6:	80 91 1e 01 	lds	r24, 0x011E
     7aa:	90 91 1f 01 	lds	r25, 0x011F
     7ae:	20 91 20 01 	lds	r18, 0x0120
     7b2:	30 91 21 01 	lds	r19, 0x0121
     7b6:	40 91 22 01 	lds	r20, 0x0122
     7ba:	50 91 23 01 	lds	r21, 0x0123
     7be:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     7c2:	20 91 24 01 	lds	r18, 0x0124
     7c6:	30 91 25 01 	lds	r19, 0x0125
     7ca:	40 91 26 01 	lds	r20, 0x0126
     7ce:	50 91 27 01 	lds	r21, 0x0127
     7d2:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     7d6:	20 91 28 01 	lds	r18, 0x0128
     7da:	30 91 29 01 	lds	r19, 0x0129
     7de:	40 91 2a 01 	lds	r20, 0x012A
     7e2:	50 91 2b 01 	lds	r21, 0x012B
     7e6:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     7ea:	20 91 2c 01 	lds	r18, 0x012C
     7ee:	30 91 2d 01 	lds	r19, 0x012D
     7f2:	40 91 2e 01 	lds	r20, 0x012E
     7f6:	50 91 2f 01 	lds	r21, 0x012F
     7fa:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     7fe:	20 e0       	ldi	r18, 0x00	; 0
     800:	30 e0       	ldi	r19, 0x00	; 0
     802:	48 ec       	ldi	r20, 0xC8	; 200
     804:	52 e4       	ldi	r21, 0x42	; 66
     806:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     80a:	9b 01       	movw	r18, r22
     80c:	ac 01       	movw	r20, r24
     80e:	c7 01       	movw	r24, r14
     810:	b6 01       	movw	r22, r12
     812:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     816:	6b 01       	movw	r12, r22
     818:	7c 01       	movw	r14, r24
			    (Tavr[20]+Tavr[21]+Tavr[22]+Tavr[23]+Tavr[24])/100+(Tavr[25]+Tavr[26]+Tavr[27]+Tavr[28]+Tavr[29])/100+
     81a:	60 91 30 01 	lds	r22, 0x0130
     81e:	70 91 31 01 	lds	r23, 0x0131
     822:	80 91 32 01 	lds	r24, 0x0132
     826:	90 91 33 01 	lds	r25, 0x0133
     82a:	20 91 34 01 	lds	r18, 0x0134
     82e:	30 91 35 01 	lds	r19, 0x0135
     832:	40 91 36 01 	lds	r20, 0x0136
     836:	50 91 37 01 	lds	r21, 0x0137
     83a:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     83e:	20 91 38 01 	lds	r18, 0x0138
     842:	30 91 39 01 	lds	r19, 0x0139
     846:	40 91 3a 01 	lds	r20, 0x013A
     84a:	50 91 3b 01 	lds	r21, 0x013B
     84e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     852:	20 91 3c 01 	lds	r18, 0x013C
     856:	30 91 3d 01 	lds	r19, 0x013D
     85a:	40 91 3e 01 	lds	r20, 0x013E
     85e:	50 91 3f 01 	lds	r21, 0x013F
     862:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     866:	20 91 40 01 	lds	r18, 0x0140
     86a:	30 91 41 01 	lds	r19, 0x0141
     86e:	40 91 42 01 	lds	r20, 0x0142
     872:	50 91 43 01 	lds	r21, 0x0143
     876:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     87a:	20 e0       	ldi	r18, 0x00	; 0
     87c:	30 e0       	ldi	r19, 0x00	; 0
     87e:	48 ec       	ldi	r20, 0xC8	; 200
     880:	52 e4       	ldi	r21, 0x42	; 66
     882:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     886:	9b 01       	movw	r18, r22
     888:	ac 01       	movw	r20, r24

	if (avr>=100)
	{
		avr=0;
		Tavrg=( (Tavr[0] +Tavr[1] +Tavr[2] +Tavr[3] +Tavr[4] )/100+(Tavr[5] +Tavr[6] +Tavr[7] +Tavr[8] +Tavr[9] )/100+
				(Tavr[10]+Tavr[11]+Tavr[12]+Tavr[13]+Tavr[14])/100+(Tavr[15]+Tavr[16]+Tavr[17]+Tavr[18]+Tavr[19])/100+
     88a:	c7 01       	movw	r24, r14
     88c:	b6 01       	movw	r22, r12
     88e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     892:	6b 01       	movw	r12, r22
     894:	7c 01       	movw	r14, r24
			    (Tavr[20]+Tavr[21]+Tavr[22]+Tavr[23]+Tavr[24])/100+(Tavr[25]+Tavr[26]+Tavr[27]+Tavr[28]+Tavr[29])/100+
     896:	60 91 44 01 	lds	r22, 0x0144
     89a:	70 91 45 01 	lds	r23, 0x0145
     89e:	80 91 46 01 	lds	r24, 0x0146
     8a2:	90 91 47 01 	lds	r25, 0x0147
     8a6:	20 91 48 01 	lds	r18, 0x0148
     8aa:	30 91 49 01 	lds	r19, 0x0149
     8ae:	40 91 4a 01 	lds	r20, 0x014A
     8b2:	50 91 4b 01 	lds	r21, 0x014B
     8b6:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     8ba:	20 91 4c 01 	lds	r18, 0x014C
     8be:	30 91 4d 01 	lds	r19, 0x014D
     8c2:	40 91 4e 01 	lds	r20, 0x014E
     8c6:	50 91 4f 01 	lds	r21, 0x014F
     8ca:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     8ce:	20 91 50 01 	lds	r18, 0x0150
     8d2:	30 91 51 01 	lds	r19, 0x0151
     8d6:	40 91 52 01 	lds	r20, 0x0152
     8da:	50 91 53 01 	lds	r21, 0x0153
     8de:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     8e2:	20 91 54 01 	lds	r18, 0x0154
     8e6:	30 91 55 01 	lds	r19, 0x0155
     8ea:	40 91 56 01 	lds	r20, 0x0156
     8ee:	50 91 57 01 	lds	r21, 0x0157
     8f2:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     8f6:	20 e0       	ldi	r18, 0x00	; 0
     8f8:	30 e0       	ldi	r19, 0x00	; 0
     8fa:	48 ec       	ldi	r20, 0xC8	; 200
     8fc:	52 e4       	ldi	r21, 0x42	; 66
     8fe:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     902:	9b 01       	movw	r18, r22
     904:	ac 01       	movw	r20, r24
     906:	c7 01       	movw	r24, r14
     908:	b6 01       	movw	r22, r12
     90a:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     90e:	6b 01       	movw	r12, r22
     910:	7c 01       	movw	r14, r24
				(Tavr[30]+Tavr[31]+Tavr[32]+Tavr[33]+Tavr[34])/100+(Tavr[35]+Tavr[36]+Tavr[37]+Tavr[38]+Tavr[39])/100+
     912:	60 91 58 01 	lds	r22, 0x0158
     916:	70 91 59 01 	lds	r23, 0x0159
     91a:	80 91 5a 01 	lds	r24, 0x015A
     91e:	90 91 5b 01 	lds	r25, 0x015B
     922:	20 91 5c 01 	lds	r18, 0x015C
     926:	30 91 5d 01 	lds	r19, 0x015D
     92a:	40 91 5e 01 	lds	r20, 0x015E
     92e:	50 91 5f 01 	lds	r21, 0x015F
     932:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     936:	20 91 60 01 	lds	r18, 0x0160
     93a:	30 91 61 01 	lds	r19, 0x0161
     93e:	40 91 62 01 	lds	r20, 0x0162
     942:	50 91 63 01 	lds	r21, 0x0163
     946:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     94a:	20 91 64 01 	lds	r18, 0x0164
     94e:	30 91 65 01 	lds	r19, 0x0165
     952:	40 91 66 01 	lds	r20, 0x0166
     956:	50 91 67 01 	lds	r21, 0x0167
     95a:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     95e:	20 91 68 01 	lds	r18, 0x0168
     962:	30 91 69 01 	lds	r19, 0x0169
     966:	40 91 6a 01 	lds	r20, 0x016A
     96a:	50 91 6b 01 	lds	r21, 0x016B
     96e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     972:	20 e0       	ldi	r18, 0x00	; 0
     974:	30 e0       	ldi	r19, 0x00	; 0
     976:	48 ec       	ldi	r20, 0xC8	; 200
     978:	52 e4       	ldi	r21, 0x42	; 66
     97a:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     97e:	9b 01       	movw	r18, r22
     980:	ac 01       	movw	r20, r24
	if (avr>=100)
	{
		avr=0;
		Tavrg=( (Tavr[0] +Tavr[1] +Tavr[2] +Tavr[3] +Tavr[4] )/100+(Tavr[5] +Tavr[6] +Tavr[7] +Tavr[8] +Tavr[9] )/100+
				(Tavr[10]+Tavr[11]+Tavr[12]+Tavr[13]+Tavr[14])/100+(Tavr[15]+Tavr[16]+Tavr[17]+Tavr[18]+Tavr[19])/100+
			    (Tavr[20]+Tavr[21]+Tavr[22]+Tavr[23]+Tavr[24])/100+(Tavr[25]+Tavr[26]+Tavr[27]+Tavr[28]+Tavr[29])/100+
     982:	c7 01       	movw	r24, r14
     984:	b6 01       	movw	r22, r12
     986:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     98a:	6b 01       	movw	r12, r22
     98c:	7c 01       	movw	r14, r24
				(Tavr[30]+Tavr[31]+Tavr[32]+Tavr[33]+Tavr[34])/100+(Tavr[35]+Tavr[36]+Tavr[37]+Tavr[38]+Tavr[39])/100+
     98e:	60 91 6c 01 	lds	r22, 0x016C
     992:	70 91 6d 01 	lds	r23, 0x016D
     996:	80 91 6e 01 	lds	r24, 0x016E
     99a:	90 91 6f 01 	lds	r25, 0x016F
     99e:	20 91 70 01 	lds	r18, 0x0170
     9a2:	30 91 71 01 	lds	r19, 0x0171
     9a6:	40 91 72 01 	lds	r20, 0x0172
     9aa:	50 91 73 01 	lds	r21, 0x0173
     9ae:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     9b2:	20 91 74 01 	lds	r18, 0x0174
     9b6:	30 91 75 01 	lds	r19, 0x0175
     9ba:	40 91 76 01 	lds	r20, 0x0176
     9be:	50 91 77 01 	lds	r21, 0x0177
     9c2:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     9c6:	20 91 78 01 	lds	r18, 0x0178
     9ca:	30 91 79 01 	lds	r19, 0x0179
     9ce:	40 91 7a 01 	lds	r20, 0x017A
     9d2:	50 91 7b 01 	lds	r21, 0x017B
     9d6:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     9da:	20 91 7c 01 	lds	r18, 0x017C
     9de:	30 91 7d 01 	lds	r19, 0x017D
     9e2:	40 91 7e 01 	lds	r20, 0x017E
     9e6:	50 91 7f 01 	lds	r21, 0x017F
     9ea:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     9ee:	20 e0       	ldi	r18, 0x00	; 0
     9f0:	30 e0       	ldi	r19, 0x00	; 0
     9f2:	48 ec       	ldi	r20, 0xC8	; 200
     9f4:	52 e4       	ldi	r21, 0x42	; 66
     9f6:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     9fa:	9b 01       	movw	r18, r22
     9fc:	ac 01       	movw	r20, r24
     9fe:	c7 01       	movw	r24, r14
     a00:	b6 01       	movw	r22, r12
     a02:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     a06:	6b 01       	movw	r12, r22
     a08:	7c 01       	movw	r14, r24
				(Tavr[40]+Tavr[41]+Tavr[42]+Tavr[43]+Tavr[44])/100+(Tavr[45]+Tavr[46]+Tavr[47]+Tavr[48]+Tavr[49])/100+
     a0a:	60 91 80 01 	lds	r22, 0x0180
     a0e:	70 91 81 01 	lds	r23, 0x0181
     a12:	80 91 82 01 	lds	r24, 0x0182
     a16:	90 91 83 01 	lds	r25, 0x0183
     a1a:	20 91 84 01 	lds	r18, 0x0184
     a1e:	30 91 85 01 	lds	r19, 0x0185
     a22:	40 91 86 01 	lds	r20, 0x0186
     a26:	50 91 87 01 	lds	r21, 0x0187
     a2a:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     a2e:	20 91 88 01 	lds	r18, 0x0188
     a32:	30 91 89 01 	lds	r19, 0x0189
     a36:	40 91 8a 01 	lds	r20, 0x018A
     a3a:	50 91 8b 01 	lds	r21, 0x018B
     a3e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     a42:	20 91 8c 01 	lds	r18, 0x018C
     a46:	30 91 8d 01 	lds	r19, 0x018D
     a4a:	40 91 8e 01 	lds	r20, 0x018E
     a4e:	50 91 8f 01 	lds	r21, 0x018F
     a52:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     a56:	20 91 90 01 	lds	r18, 0x0190
     a5a:	30 91 91 01 	lds	r19, 0x0191
     a5e:	40 91 92 01 	lds	r20, 0x0192
     a62:	50 91 93 01 	lds	r21, 0x0193
     a66:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     a6a:	20 e0       	ldi	r18, 0x00	; 0
     a6c:	30 e0       	ldi	r19, 0x00	; 0
     a6e:	48 ec       	ldi	r20, 0xC8	; 200
     a70:	52 e4       	ldi	r21, 0x42	; 66
     a72:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     a76:	9b 01       	movw	r18, r22
     a78:	ac 01       	movw	r20, r24
	{
		avr=0;
		Tavrg=( (Tavr[0] +Tavr[1] +Tavr[2] +Tavr[3] +Tavr[4] )/100+(Tavr[5] +Tavr[6] +Tavr[7] +Tavr[8] +Tavr[9] )/100+
				(Tavr[10]+Tavr[11]+Tavr[12]+Tavr[13]+Tavr[14])/100+(Tavr[15]+Tavr[16]+Tavr[17]+Tavr[18]+Tavr[19])/100+
			    (Tavr[20]+Tavr[21]+Tavr[22]+Tavr[23]+Tavr[24])/100+(Tavr[25]+Tavr[26]+Tavr[27]+Tavr[28]+Tavr[29])/100+
				(Tavr[30]+Tavr[31]+Tavr[32]+Tavr[33]+Tavr[34])/100+(Tavr[35]+Tavr[36]+Tavr[37]+Tavr[38]+Tavr[39])/100+
     a7a:	c7 01       	movw	r24, r14
     a7c:	b6 01       	movw	r22, r12
     a7e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     a82:	6b 01       	movw	r12, r22
     a84:	7c 01       	movw	r14, r24
				(Tavr[40]+Tavr[41]+Tavr[42]+Tavr[43]+Tavr[44])/100+(Tavr[45]+Tavr[46]+Tavr[47]+Tavr[48]+Tavr[49])/100+
     a86:	60 91 94 01 	lds	r22, 0x0194
     a8a:	70 91 95 01 	lds	r23, 0x0195
     a8e:	80 91 96 01 	lds	r24, 0x0196
     a92:	90 91 97 01 	lds	r25, 0x0197
     a96:	20 91 98 01 	lds	r18, 0x0198
     a9a:	30 91 99 01 	lds	r19, 0x0199
     a9e:	40 91 9a 01 	lds	r20, 0x019A
     aa2:	50 91 9b 01 	lds	r21, 0x019B
     aa6:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     aaa:	20 91 9c 01 	lds	r18, 0x019C
     aae:	30 91 9d 01 	lds	r19, 0x019D
     ab2:	40 91 9e 01 	lds	r20, 0x019E
     ab6:	50 91 9f 01 	lds	r21, 0x019F
     aba:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     abe:	20 91 a0 01 	lds	r18, 0x01A0
     ac2:	30 91 a1 01 	lds	r19, 0x01A1
     ac6:	40 91 a2 01 	lds	r20, 0x01A2
     aca:	50 91 a3 01 	lds	r21, 0x01A3
     ace:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     ad2:	20 91 a4 01 	lds	r18, 0x01A4
     ad6:	30 91 a5 01 	lds	r19, 0x01A5
     ada:	40 91 a6 01 	lds	r20, 0x01A6
     ade:	50 91 a7 01 	lds	r21, 0x01A7
     ae2:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     ae6:	20 e0       	ldi	r18, 0x00	; 0
     ae8:	30 e0       	ldi	r19, 0x00	; 0
     aea:	48 ec       	ldi	r20, 0xC8	; 200
     aec:	52 e4       	ldi	r21, 0x42	; 66
     aee:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     af2:	9b 01       	movw	r18, r22
     af4:	ac 01       	movw	r20, r24
     af6:	c7 01       	movw	r24, r14
     af8:	b6 01       	movw	r22, r12
     afa:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     afe:	6b 01       	movw	r12, r22
     b00:	7c 01       	movw	r14, r24
				(Tavr[50]+Tavr[51]+Tavr[52]+Tavr[53]+Tavr[54])/100+(Tavr[55]+Tavr[56]+Tavr[57]+Tavr[58]+Tavr[59])/100+
     b02:	60 91 a8 01 	lds	r22, 0x01A8
     b06:	70 91 a9 01 	lds	r23, 0x01A9
     b0a:	80 91 aa 01 	lds	r24, 0x01AA
     b0e:	90 91 ab 01 	lds	r25, 0x01AB
     b12:	20 91 ac 01 	lds	r18, 0x01AC
     b16:	30 91 ad 01 	lds	r19, 0x01AD
     b1a:	40 91 ae 01 	lds	r20, 0x01AE
     b1e:	50 91 af 01 	lds	r21, 0x01AF
     b22:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     b26:	20 91 b0 01 	lds	r18, 0x01B0
     b2a:	30 91 b1 01 	lds	r19, 0x01B1
     b2e:	40 91 b2 01 	lds	r20, 0x01B2
     b32:	50 91 b3 01 	lds	r21, 0x01B3
     b36:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     b3a:	20 91 b4 01 	lds	r18, 0x01B4
     b3e:	30 91 b5 01 	lds	r19, 0x01B5
     b42:	40 91 b6 01 	lds	r20, 0x01B6
     b46:	50 91 b7 01 	lds	r21, 0x01B7
     b4a:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     b4e:	20 91 b8 01 	lds	r18, 0x01B8
     b52:	30 91 b9 01 	lds	r19, 0x01B9
     b56:	40 91 ba 01 	lds	r20, 0x01BA
     b5a:	50 91 bb 01 	lds	r21, 0x01BB
     b5e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     b62:	20 e0       	ldi	r18, 0x00	; 0
     b64:	30 e0       	ldi	r19, 0x00	; 0
     b66:	48 ec       	ldi	r20, 0xC8	; 200
     b68:	52 e4       	ldi	r21, 0x42	; 66
     b6a:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     b6e:	9b 01       	movw	r18, r22
     b70:	ac 01       	movw	r20, r24
		avr=0;
		Tavrg=( (Tavr[0] +Tavr[1] +Tavr[2] +Tavr[3] +Tavr[4] )/100+(Tavr[5] +Tavr[6] +Tavr[7] +Tavr[8] +Tavr[9] )/100+
				(Tavr[10]+Tavr[11]+Tavr[12]+Tavr[13]+Tavr[14])/100+(Tavr[15]+Tavr[16]+Tavr[17]+Tavr[18]+Tavr[19])/100+
			    (Tavr[20]+Tavr[21]+Tavr[22]+Tavr[23]+Tavr[24])/100+(Tavr[25]+Tavr[26]+Tavr[27]+Tavr[28]+Tavr[29])/100+
				(Tavr[30]+Tavr[31]+Tavr[32]+Tavr[33]+Tavr[34])/100+(Tavr[35]+Tavr[36]+Tavr[37]+Tavr[38]+Tavr[39])/100+
				(Tavr[40]+Tavr[41]+Tavr[42]+Tavr[43]+Tavr[44])/100+(Tavr[45]+Tavr[46]+Tavr[47]+Tavr[48]+Tavr[49])/100+
     b72:	c7 01       	movw	r24, r14
     b74:	b6 01       	movw	r22, r12
     b76:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     b7a:	6b 01       	movw	r12, r22
     b7c:	7c 01       	movw	r14, r24
				(Tavr[50]+Tavr[51]+Tavr[52]+Tavr[53]+Tavr[54])/100+(Tavr[55]+Tavr[56]+Tavr[57]+Tavr[58]+Tavr[59])/100+
     b7e:	60 91 bc 01 	lds	r22, 0x01BC
     b82:	70 91 bd 01 	lds	r23, 0x01BD
     b86:	80 91 be 01 	lds	r24, 0x01BE
     b8a:	90 91 bf 01 	lds	r25, 0x01BF
     b8e:	20 91 c0 01 	lds	r18, 0x01C0
     b92:	30 91 c1 01 	lds	r19, 0x01C1
     b96:	40 91 c2 01 	lds	r20, 0x01C2
     b9a:	50 91 c3 01 	lds	r21, 0x01C3
     b9e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     ba2:	20 91 c4 01 	lds	r18, 0x01C4
     ba6:	30 91 c5 01 	lds	r19, 0x01C5
     baa:	40 91 c6 01 	lds	r20, 0x01C6
     bae:	50 91 c7 01 	lds	r21, 0x01C7
     bb2:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     bb6:	20 91 c8 01 	lds	r18, 0x01C8
     bba:	30 91 c9 01 	lds	r19, 0x01C9
     bbe:	40 91 ca 01 	lds	r20, 0x01CA
     bc2:	50 91 cb 01 	lds	r21, 0x01CB
     bc6:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     bca:	20 91 cc 01 	lds	r18, 0x01CC
     bce:	30 91 cd 01 	lds	r19, 0x01CD
     bd2:	40 91 ce 01 	lds	r20, 0x01CE
     bd6:	50 91 cf 01 	lds	r21, 0x01CF
     bda:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     bde:	20 e0       	ldi	r18, 0x00	; 0
     be0:	30 e0       	ldi	r19, 0x00	; 0
     be2:	48 ec       	ldi	r20, 0xC8	; 200
     be4:	52 e4       	ldi	r21, 0x42	; 66
     be6:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     bea:	9b 01       	movw	r18, r22
     bec:	ac 01       	movw	r20, r24
     bee:	c7 01       	movw	r24, r14
     bf0:	b6 01       	movw	r22, r12
     bf2:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     bf6:	6b 01       	movw	r12, r22
     bf8:	7c 01       	movw	r14, r24
				(Tavr[60]+Tavr[61]+Tavr[62]+Tavr[63]+Tavr[64])/100+(Tavr[65]+Tavr[66]+Tavr[67]+Tavr[68]+Tavr[69])/100+
     bfa:	60 91 d0 01 	lds	r22, 0x01D0
     bfe:	70 91 d1 01 	lds	r23, 0x01D1
     c02:	80 91 d2 01 	lds	r24, 0x01D2
     c06:	90 91 d3 01 	lds	r25, 0x01D3
     c0a:	20 91 d4 01 	lds	r18, 0x01D4
     c0e:	30 91 d5 01 	lds	r19, 0x01D5
     c12:	40 91 d6 01 	lds	r20, 0x01D6
     c16:	50 91 d7 01 	lds	r21, 0x01D7
     c1a:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     c1e:	20 91 d8 01 	lds	r18, 0x01D8
     c22:	30 91 d9 01 	lds	r19, 0x01D9
     c26:	40 91 da 01 	lds	r20, 0x01DA
     c2a:	50 91 db 01 	lds	r21, 0x01DB
     c2e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     c32:	20 91 dc 01 	lds	r18, 0x01DC
     c36:	30 91 dd 01 	lds	r19, 0x01DD
     c3a:	40 91 de 01 	lds	r20, 0x01DE
     c3e:	50 91 df 01 	lds	r21, 0x01DF
     c42:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     c46:	20 91 e0 01 	lds	r18, 0x01E0
     c4a:	30 91 e1 01 	lds	r19, 0x01E1
     c4e:	40 91 e2 01 	lds	r20, 0x01E2
     c52:	50 91 e3 01 	lds	r21, 0x01E3
     c56:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     c5a:	20 e0       	ldi	r18, 0x00	; 0
     c5c:	30 e0       	ldi	r19, 0x00	; 0
     c5e:	48 ec       	ldi	r20, 0xC8	; 200
     c60:	52 e4       	ldi	r21, 0x42	; 66
     c62:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     c66:	9b 01       	movw	r18, r22
     c68:	ac 01       	movw	r20, r24
		Tavrg=( (Tavr[0] +Tavr[1] +Tavr[2] +Tavr[3] +Tavr[4] )/100+(Tavr[5] +Tavr[6] +Tavr[7] +Tavr[8] +Tavr[9] )/100+
				(Tavr[10]+Tavr[11]+Tavr[12]+Tavr[13]+Tavr[14])/100+(Tavr[15]+Tavr[16]+Tavr[17]+Tavr[18]+Tavr[19])/100+
			    (Tavr[20]+Tavr[21]+Tavr[22]+Tavr[23]+Tavr[24])/100+(Tavr[25]+Tavr[26]+Tavr[27]+Tavr[28]+Tavr[29])/100+
				(Tavr[30]+Tavr[31]+Tavr[32]+Tavr[33]+Tavr[34])/100+(Tavr[35]+Tavr[36]+Tavr[37]+Tavr[38]+Tavr[39])/100+
				(Tavr[40]+Tavr[41]+Tavr[42]+Tavr[43]+Tavr[44])/100+(Tavr[45]+Tavr[46]+Tavr[47]+Tavr[48]+Tavr[49])/100+
				(Tavr[50]+Tavr[51]+Tavr[52]+Tavr[53]+Tavr[54])/100+(Tavr[55]+Tavr[56]+Tavr[57]+Tavr[58]+Tavr[59])/100+
     c6a:	c7 01       	movw	r24, r14
     c6c:	b6 01       	movw	r22, r12
     c6e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     c72:	6b 01       	movw	r12, r22
     c74:	7c 01       	movw	r14, r24
				(Tavr[60]+Tavr[61]+Tavr[62]+Tavr[63]+Tavr[64])/100+(Tavr[65]+Tavr[66]+Tavr[67]+Tavr[68]+Tavr[69])/100+
     c76:	60 91 e4 01 	lds	r22, 0x01E4
     c7a:	70 91 e5 01 	lds	r23, 0x01E5
     c7e:	80 91 e6 01 	lds	r24, 0x01E6
     c82:	90 91 e7 01 	lds	r25, 0x01E7
     c86:	20 91 e8 01 	lds	r18, 0x01E8
     c8a:	30 91 e9 01 	lds	r19, 0x01E9
     c8e:	40 91 ea 01 	lds	r20, 0x01EA
     c92:	50 91 eb 01 	lds	r21, 0x01EB
     c96:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     c9a:	20 91 ec 01 	lds	r18, 0x01EC
     c9e:	30 91 ed 01 	lds	r19, 0x01ED
     ca2:	40 91 ee 01 	lds	r20, 0x01EE
     ca6:	50 91 ef 01 	lds	r21, 0x01EF
     caa:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     cae:	20 91 f0 01 	lds	r18, 0x01F0
     cb2:	30 91 f1 01 	lds	r19, 0x01F1
     cb6:	40 91 f2 01 	lds	r20, 0x01F2
     cba:	50 91 f3 01 	lds	r21, 0x01F3
     cbe:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     cc2:	20 91 f4 01 	lds	r18, 0x01F4
     cc6:	30 91 f5 01 	lds	r19, 0x01F5
     cca:	40 91 f6 01 	lds	r20, 0x01F6
     cce:	50 91 f7 01 	lds	r21, 0x01F7
     cd2:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     cd6:	20 e0       	ldi	r18, 0x00	; 0
     cd8:	30 e0       	ldi	r19, 0x00	; 0
     cda:	48 ec       	ldi	r20, 0xC8	; 200
     cdc:	52 e4       	ldi	r21, 0x42	; 66
     cde:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     ce2:	9b 01       	movw	r18, r22
     ce4:	ac 01       	movw	r20, r24
     ce6:	c7 01       	movw	r24, r14
     ce8:	b6 01       	movw	r22, r12
     cea:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     cee:	6b 01       	movw	r12, r22
     cf0:	7c 01       	movw	r14, r24
				(Tavr[70]+Tavr[71]+Tavr[72]+Tavr[73]+Tavr[74])/100+(Tavr[75]+Tavr[76]+Tavr[77]+Tavr[78]+Tavr[79])/100+
     cf2:	60 91 f8 01 	lds	r22, 0x01F8
     cf6:	70 91 f9 01 	lds	r23, 0x01F9
     cfa:	80 91 fa 01 	lds	r24, 0x01FA
     cfe:	90 91 fb 01 	lds	r25, 0x01FB
     d02:	20 91 fc 01 	lds	r18, 0x01FC
     d06:	30 91 fd 01 	lds	r19, 0x01FD
     d0a:	40 91 fe 01 	lds	r20, 0x01FE
     d0e:	50 91 ff 01 	lds	r21, 0x01FF
     d12:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     d16:	20 91 00 02 	lds	r18, 0x0200
     d1a:	30 91 01 02 	lds	r19, 0x0201
     d1e:	40 91 02 02 	lds	r20, 0x0202
     d22:	50 91 03 02 	lds	r21, 0x0203
     d26:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     d2a:	20 91 04 02 	lds	r18, 0x0204
     d2e:	30 91 05 02 	lds	r19, 0x0205
     d32:	40 91 06 02 	lds	r20, 0x0206
     d36:	50 91 07 02 	lds	r21, 0x0207
     d3a:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     d3e:	20 91 08 02 	lds	r18, 0x0208
     d42:	30 91 09 02 	lds	r19, 0x0209
     d46:	40 91 0a 02 	lds	r20, 0x020A
     d4a:	50 91 0b 02 	lds	r21, 0x020B
     d4e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     d52:	20 e0       	ldi	r18, 0x00	; 0
     d54:	30 e0       	ldi	r19, 0x00	; 0
     d56:	48 ec       	ldi	r20, 0xC8	; 200
     d58:	52 e4       	ldi	r21, 0x42	; 66
     d5a:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     d5e:	9b 01       	movw	r18, r22
     d60:	ac 01       	movw	r20, r24
				(Tavr[10]+Tavr[11]+Tavr[12]+Tavr[13]+Tavr[14])/100+(Tavr[15]+Tavr[16]+Tavr[17]+Tavr[18]+Tavr[19])/100+
			    (Tavr[20]+Tavr[21]+Tavr[22]+Tavr[23]+Tavr[24])/100+(Tavr[25]+Tavr[26]+Tavr[27]+Tavr[28]+Tavr[29])/100+
				(Tavr[30]+Tavr[31]+Tavr[32]+Tavr[33]+Tavr[34])/100+(Tavr[35]+Tavr[36]+Tavr[37]+Tavr[38]+Tavr[39])/100+
				(Tavr[40]+Tavr[41]+Tavr[42]+Tavr[43]+Tavr[44])/100+(Tavr[45]+Tavr[46]+Tavr[47]+Tavr[48]+Tavr[49])/100+
				(Tavr[50]+Tavr[51]+Tavr[52]+Tavr[53]+Tavr[54])/100+(Tavr[55]+Tavr[56]+Tavr[57]+Tavr[58]+Tavr[59])/100+
				(Tavr[60]+Tavr[61]+Tavr[62]+Tavr[63]+Tavr[64])/100+(Tavr[65]+Tavr[66]+Tavr[67]+Tavr[68]+Tavr[69])/100+
     d62:	c7 01       	movw	r24, r14
     d64:	b6 01       	movw	r22, r12
     d66:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     d6a:	6b 01       	movw	r12, r22
     d6c:	7c 01       	movw	r14, r24
				(Tavr[70]+Tavr[71]+Tavr[72]+Tavr[73]+Tavr[74])/100+(Tavr[75]+Tavr[76]+Tavr[77]+Tavr[78]+Tavr[79])/100+
     d6e:	60 91 0c 02 	lds	r22, 0x020C
     d72:	70 91 0d 02 	lds	r23, 0x020D
     d76:	80 91 0e 02 	lds	r24, 0x020E
     d7a:	90 91 0f 02 	lds	r25, 0x020F
     d7e:	20 91 10 02 	lds	r18, 0x0210
     d82:	30 91 11 02 	lds	r19, 0x0211
     d86:	40 91 12 02 	lds	r20, 0x0212
     d8a:	50 91 13 02 	lds	r21, 0x0213
     d8e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     d92:	20 91 14 02 	lds	r18, 0x0214
     d96:	30 91 15 02 	lds	r19, 0x0215
     d9a:	40 91 16 02 	lds	r20, 0x0216
     d9e:	50 91 17 02 	lds	r21, 0x0217
     da2:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     da6:	20 91 18 02 	lds	r18, 0x0218
     daa:	30 91 19 02 	lds	r19, 0x0219
     dae:	40 91 1a 02 	lds	r20, 0x021A
     db2:	50 91 1b 02 	lds	r21, 0x021B
     db6:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     dba:	20 91 1c 02 	lds	r18, 0x021C
     dbe:	30 91 1d 02 	lds	r19, 0x021D
     dc2:	40 91 1e 02 	lds	r20, 0x021E
     dc6:	50 91 1f 02 	lds	r21, 0x021F
     dca:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     dce:	20 e0       	ldi	r18, 0x00	; 0
     dd0:	30 e0       	ldi	r19, 0x00	; 0
     dd2:	48 ec       	ldi	r20, 0xC8	; 200
     dd4:	52 e4       	ldi	r21, 0x42	; 66
     dd6:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     dda:	9b 01       	movw	r18, r22
     ddc:	ac 01       	movw	r20, r24
     dde:	c7 01       	movw	r24, r14
     de0:	b6 01       	movw	r22, r12
     de2:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     de6:	6b 01       	movw	r12, r22
     de8:	7c 01       	movw	r14, r24
				(Tavr[80]+Tavr[81]+Tavr[82]+Tavr[83]+Tavr[84])/100+(Tavr[85]+Tavr[86]+Tavr[87]+Tavr[88]+Tavr[89])/100+
     dea:	60 91 20 02 	lds	r22, 0x0220
     dee:	70 91 21 02 	lds	r23, 0x0221
     df2:	80 91 22 02 	lds	r24, 0x0222
     df6:	90 91 23 02 	lds	r25, 0x0223
     dfa:	20 91 24 02 	lds	r18, 0x0224
     dfe:	30 91 25 02 	lds	r19, 0x0225
     e02:	40 91 26 02 	lds	r20, 0x0226
     e06:	50 91 27 02 	lds	r21, 0x0227
     e0a:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     e0e:	20 91 28 02 	lds	r18, 0x0228
     e12:	30 91 29 02 	lds	r19, 0x0229
     e16:	40 91 2a 02 	lds	r20, 0x022A
     e1a:	50 91 2b 02 	lds	r21, 0x022B
     e1e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     e22:	20 91 2c 02 	lds	r18, 0x022C
     e26:	30 91 2d 02 	lds	r19, 0x022D
     e2a:	40 91 2e 02 	lds	r20, 0x022E
     e2e:	50 91 2f 02 	lds	r21, 0x022F
     e32:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     e36:	20 91 30 02 	lds	r18, 0x0230
     e3a:	30 91 31 02 	lds	r19, 0x0231
     e3e:	40 91 32 02 	lds	r20, 0x0232
     e42:	50 91 33 02 	lds	r21, 0x0233
     e46:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     e4a:	20 e0       	ldi	r18, 0x00	; 0
     e4c:	30 e0       	ldi	r19, 0x00	; 0
     e4e:	48 ec       	ldi	r20, 0xC8	; 200
     e50:	52 e4       	ldi	r21, 0x42	; 66
     e52:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     e56:	9b 01       	movw	r18, r22
     e58:	ac 01       	movw	r20, r24
			    (Tavr[20]+Tavr[21]+Tavr[22]+Tavr[23]+Tavr[24])/100+(Tavr[25]+Tavr[26]+Tavr[27]+Tavr[28]+Tavr[29])/100+
				(Tavr[30]+Tavr[31]+Tavr[32]+Tavr[33]+Tavr[34])/100+(Tavr[35]+Tavr[36]+Tavr[37]+Tavr[38]+Tavr[39])/100+
				(Tavr[40]+Tavr[41]+Tavr[42]+Tavr[43]+Tavr[44])/100+(Tavr[45]+Tavr[46]+Tavr[47]+Tavr[48]+Tavr[49])/100+
				(Tavr[50]+Tavr[51]+Tavr[52]+Tavr[53]+Tavr[54])/100+(Tavr[55]+Tavr[56]+Tavr[57]+Tavr[58]+Tavr[59])/100+
				(Tavr[60]+Tavr[61]+Tavr[62]+Tavr[63]+Tavr[64])/100+(Tavr[65]+Tavr[66]+Tavr[67]+Tavr[68]+Tavr[69])/100+
				(Tavr[70]+Tavr[71]+Tavr[72]+Tavr[73]+Tavr[74])/100+(Tavr[75]+Tavr[76]+Tavr[77]+Tavr[78]+Tavr[79])/100+
     e5a:	c7 01       	movw	r24, r14
     e5c:	b6 01       	movw	r22, r12
     e5e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     e62:	6b 01       	movw	r12, r22
     e64:	7c 01       	movw	r14, r24
				(Tavr[80]+Tavr[81]+Tavr[82]+Tavr[83]+Tavr[84])/100+(Tavr[85]+Tavr[86]+Tavr[87]+Tavr[88]+Tavr[89])/100+
     e66:	60 91 34 02 	lds	r22, 0x0234
     e6a:	70 91 35 02 	lds	r23, 0x0235
     e6e:	80 91 36 02 	lds	r24, 0x0236
     e72:	90 91 37 02 	lds	r25, 0x0237
     e76:	20 91 38 02 	lds	r18, 0x0238
     e7a:	30 91 39 02 	lds	r19, 0x0239
     e7e:	40 91 3a 02 	lds	r20, 0x023A
     e82:	50 91 3b 02 	lds	r21, 0x023B
     e86:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     e8a:	20 91 3c 02 	lds	r18, 0x023C
     e8e:	30 91 3d 02 	lds	r19, 0x023D
     e92:	40 91 3e 02 	lds	r20, 0x023E
     e96:	50 91 3f 02 	lds	r21, 0x023F
     e9a:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     e9e:	20 91 40 02 	lds	r18, 0x0240
     ea2:	30 91 41 02 	lds	r19, 0x0241
     ea6:	40 91 42 02 	lds	r20, 0x0242
     eaa:	50 91 43 02 	lds	r21, 0x0243
     eae:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     eb2:	20 91 44 02 	lds	r18, 0x0244
     eb6:	30 91 45 02 	lds	r19, 0x0245
     eba:	40 91 46 02 	lds	r20, 0x0246
     ebe:	50 91 47 02 	lds	r21, 0x0247
     ec2:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     ec6:	20 e0       	ldi	r18, 0x00	; 0
     ec8:	30 e0       	ldi	r19, 0x00	; 0
     eca:	48 ec       	ldi	r20, 0xC8	; 200
     ecc:	52 e4       	ldi	r21, 0x42	; 66
     ece:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     ed2:	9b 01       	movw	r18, r22
     ed4:	ac 01       	movw	r20, r24
     ed6:	c7 01       	movw	r24, r14
     ed8:	b6 01       	movw	r22, r12
     eda:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     ede:	6b 01       	movw	r12, r22
     ee0:	7c 01       	movw	r14, r24
				(Tavr[90]+Tavr[91]+Tavr[92]+Tavr[93]+Tavr[94])/100+(Tavr[95]+Tavr[96]+Tavr[97]+Tavr[98]+Tavr[99])/100);
     ee2:	60 91 48 02 	lds	r22, 0x0248
     ee6:	70 91 49 02 	lds	r23, 0x0249
     eea:	80 91 4a 02 	lds	r24, 0x024A
     eee:	90 91 4b 02 	lds	r25, 0x024B
     ef2:	20 91 4c 02 	lds	r18, 0x024C
     ef6:	30 91 4d 02 	lds	r19, 0x024D
     efa:	40 91 4e 02 	lds	r20, 0x024E
     efe:	50 91 4f 02 	lds	r21, 0x024F
     f02:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     f06:	20 91 50 02 	lds	r18, 0x0250
     f0a:	30 91 51 02 	lds	r19, 0x0251
     f0e:	40 91 52 02 	lds	r20, 0x0252
     f12:	50 91 53 02 	lds	r21, 0x0253
     f16:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     f1a:	20 91 54 02 	lds	r18, 0x0254
     f1e:	30 91 55 02 	lds	r19, 0x0255
     f22:	40 91 56 02 	lds	r20, 0x0256
     f26:	50 91 57 02 	lds	r21, 0x0257
     f2a:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     f2e:	20 91 58 02 	lds	r18, 0x0258
     f32:	30 91 59 02 	lds	r19, 0x0259
     f36:	40 91 5a 02 	lds	r20, 0x025A
     f3a:	50 91 5b 02 	lds	r21, 0x025B
     f3e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     f42:	20 e0       	ldi	r18, 0x00	; 0
     f44:	30 e0       	ldi	r19, 0x00	; 0
     f46:	48 ec       	ldi	r20, 0xC8	; 200
     f48:	52 e4       	ldi	r21, 0x42	; 66
     f4a:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     f4e:	9b 01       	movw	r18, r22
     f50:	ac 01       	movw	r20, r24
				(Tavr[30]+Tavr[31]+Tavr[32]+Tavr[33]+Tavr[34])/100+(Tavr[35]+Tavr[36]+Tavr[37]+Tavr[38]+Tavr[39])/100+
				(Tavr[40]+Tavr[41]+Tavr[42]+Tavr[43]+Tavr[44])/100+(Tavr[45]+Tavr[46]+Tavr[47]+Tavr[48]+Tavr[49])/100+
				(Tavr[50]+Tavr[51]+Tavr[52]+Tavr[53]+Tavr[54])/100+(Tavr[55]+Tavr[56]+Tavr[57]+Tavr[58]+Tavr[59])/100+
				(Tavr[60]+Tavr[61]+Tavr[62]+Tavr[63]+Tavr[64])/100+(Tavr[65]+Tavr[66]+Tavr[67]+Tavr[68]+Tavr[69])/100+
				(Tavr[70]+Tavr[71]+Tavr[72]+Tavr[73]+Tavr[74])/100+(Tavr[75]+Tavr[76]+Tavr[77]+Tavr[78]+Tavr[79])/100+
				(Tavr[80]+Tavr[81]+Tavr[82]+Tavr[83]+Tavr[84])/100+(Tavr[85]+Tavr[86]+Tavr[87]+Tavr[88]+Tavr[89])/100+
     f52:	c7 01       	movw	r24, r14
     f54:	b6 01       	movw	r22, r12
     f56:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     f5a:	6b 01       	movw	r12, r22
     f5c:	7c 01       	movw	r14, r24
				(Tavr[90]+Tavr[91]+Tavr[92]+Tavr[93]+Tavr[94])/100+(Tavr[95]+Tavr[96]+Tavr[97]+Tavr[98]+Tavr[99])/100);
     f5e:	60 91 5c 02 	lds	r22, 0x025C
     f62:	70 91 5d 02 	lds	r23, 0x025D
     f66:	80 91 5e 02 	lds	r24, 0x025E
     f6a:	90 91 5f 02 	lds	r25, 0x025F
     f6e:	20 91 60 02 	lds	r18, 0x0260
     f72:	30 91 61 02 	lds	r19, 0x0261
     f76:	40 91 62 02 	lds	r20, 0x0262
     f7a:	50 91 63 02 	lds	r21, 0x0263
     f7e:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     f82:	20 91 64 02 	lds	r18, 0x0264
     f86:	30 91 65 02 	lds	r19, 0x0265
     f8a:	40 91 66 02 	lds	r20, 0x0266
     f8e:	50 91 67 02 	lds	r21, 0x0267
     f92:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     f96:	20 91 68 02 	lds	r18, 0x0268
     f9a:	30 91 69 02 	lds	r19, 0x0269
     f9e:	40 91 6a 02 	lds	r20, 0x026A
     fa2:	50 91 6b 02 	lds	r21, 0x026B
     fa6:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     faa:	20 91 6c 02 	lds	r18, 0x026C
     fae:	30 91 6d 02 	lds	r19, 0x026D
     fb2:	40 91 6e 02 	lds	r20, 0x026E
     fb6:	50 91 6f 02 	lds	r21, 0x026F
     fba:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
     fbe:	20 e0       	ldi	r18, 0x00	; 0
     fc0:	30 e0       	ldi	r19, 0x00	; 0
     fc2:	48 ec       	ldi	r20, 0xC8	; 200
     fc4:	52 e4       	ldi	r21, 0x42	; 66
     fc6:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <__divsf3>
     fca:	9b 01       	movw	r18, r22
     fcc:	ac 01       	movw	r20, r24
     fce:	c7 01       	movw	r24, r14
     fd0:	b6 01       	movw	r22, r12
     fd2:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
			

	if (avr>=100)
	{
		avr=0;
		Tavrg=( (Tavr[0] +Tavr[1] +Tavr[2] +Tavr[3] +Tavr[4] )/100+(Tavr[5] +Tavr[6] +Tavr[7] +Tavr[8] +Tavr[9] )/100+
     fd6:	0e 94 3c 0d 	call	0x1a78	; 0x1a78 <__fixsfsi>
     fda:	dc 01       	movw	r26, r24
     fdc:	cb 01       	movw	r24, r22
     fde:	90 93 bd 02 	sts	0x02BD, r25
     fe2:	80 93 bc 02 	sts	0x02BC, r24
			
	//	}		
	//sei();
	//**************Завершение переключения каналов АЦП************
	
		ADCSRA|=1<<ADSC;
     fe6:	36 9a       	sbi	0x06, 6	; 6
		
}
     fe8:	ff 91       	pop	r31
     fea:	ef 91       	pop	r30
     fec:	df 91       	pop	r29
     fee:	cf 91       	pop	r28
     ff0:	bf 91       	pop	r27
     ff2:	af 91       	pop	r26
     ff4:	9f 91       	pop	r25
     ff6:	8f 91       	pop	r24
     ff8:	7f 91       	pop	r23
     ffa:	6f 91       	pop	r22
     ffc:	5f 91       	pop	r21
     ffe:	4f 91       	pop	r20
    1000:	3f 91       	pop	r19
    1002:	2f 91       	pop	r18
    1004:	1f 91       	pop	r17
    1006:	0f 91       	pop	r16
    1008:	ff 90       	pop	r15
    100a:	ef 90       	pop	r14
    100c:	df 90       	pop	r13
    100e:	cf 90       	pop	r12
    1010:	0f 90       	pop	r0
    1012:	0f be       	out	0x3f, r0	; 63
    1014:	0f 90       	pop	r0
    1016:	1f 90       	pop	r1
    1018:	18 95       	reti

0000101a <__vector_3>:



ISR(TIMER2_COMP_vect)
{
    101a:	1f 92       	push	r1
    101c:	0f 92       	push	r0
    101e:	0f b6       	in	r0, 0x3f	; 63
    1020:	0f 92       	push	r0
    1022:	11 24       	eor	r1, r1
    1024:	6f 92       	push	r6
    1026:	7f 92       	push	r7
    1028:	8f 92       	push	r8
    102a:	9f 92       	push	r9
    102c:	af 92       	push	r10
    102e:	bf 92       	push	r11
    1030:	cf 92       	push	r12
    1032:	df 92       	push	r13
    1034:	ef 92       	push	r14
    1036:	ff 92       	push	r15
    1038:	0f 93       	push	r16
    103a:	1f 93       	push	r17
    103c:	2f 93       	push	r18
    103e:	3f 93       	push	r19
    1040:	4f 93       	push	r20
    1042:	5f 93       	push	r21
    1044:	6f 93       	push	r22
    1046:	7f 93       	push	r23
    1048:	8f 93       	push	r24
    104a:	9f 93       	push	r25
    104c:	af 93       	push	r26
    104e:	bf 93       	push	r27
    1050:	cf 93       	push	r28
    1052:	df 93       	push	r29
    1054:	ef 93       	push	r30
    1056:	ff 93       	push	r31

	TCNT2=0;
    1058:	14 bc       	out	0x24, r1	; 36
	
	j++;
    105a:	80 91 a2 00 	lds	r24, 0x00A2
    105e:	90 91 a3 00 	lds	r25, 0x00A3
    1062:	01 96       	adiw	r24, 0x01	; 1
    1064:	90 93 a3 00 	sts	0x00A3, r25
    1068:	80 93 a2 00 	sts	0x00A2, r24
	if (j==30)
    106c:	8e 31       	cpi	r24, 0x1E	; 30
    106e:	91 05       	cpc	r25, r1
    1070:	09 f0       	breq	.+2      	; 0x1074 <__vector_3+0x5a>
    1072:	14 c3       	rjmp	.+1576   	; 0x169c <__vector_3+0x682>
	{j=0;
    1074:	10 92 a3 00 	sts	0x00A3, r1
    1078:	10 92 a2 00 	sts	0x00A2, r1

		i++;
    107c:	80 91 a8 00 	lds	r24, 0x00A8
    1080:	90 91 a9 00 	lds	r25, 0x00A9
    1084:	01 96       	adiw	r24, 0x01	; 1
    1086:	90 93 a9 00 	sts	0x00A9, r25
    108a:	80 93 a8 00 	sts	0x00A8, r24
			T1=Tavrg/100;
    108e:	80 91 bc 02 	lds	r24, 0x02BC
    1092:	90 91 bd 02 	lds	r25, 0x02BD
    1096:	64 e6       	ldi	r22, 0x64	; 100
    1098:	70 e0       	ldi	r23, 0x00	; 0
    109a:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <__divmodhi4>
    109e:	70 93 9f 02 	sts	0x029F, r23
    10a2:	60 93 9e 02 	sts	0x029E, r22
			T2=Tavrg%100;
    10a6:	90 93 d3 00 	sts	0x00D3, r25
    10aa:	80 93 d2 00 	sts	0x00D2, r24
		lcd_init(LCD_DISP_ON_CURSOR);
    10ae:	8e e0       	ldi	r24, 0x0E	; 14
    10b0:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <lcd_init>
		lcd_clrscr();
    10b4:	0e 94 bc 00 	call	0x178	; 0x178 <lcd_clrscr>
		lcd_home();
    10b8:	0e 94 c0 00 	call	0x180	; 0x180 <lcd_home>

	
		itoa(T1, buffer, 10);
    10bc:	80 91 9e 02 	lds	r24, 0x029E
    10c0:	90 91 9f 02 	lds	r25, 0x029F
    10c4:	66 e8       	ldi	r22, 0x86	; 134
    10c6:	72 e0       	ldi	r23, 0x02	; 2
    10c8:	4a e0       	ldi	r20, 0x0A	; 10
    10ca:	50 e0       	ldi	r21, 0x00	; 0
    10cc:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <itoa>
		if (T2/10==0)
    10d0:	80 91 d2 00 	lds	r24, 0x00D2
    10d4:	90 91 d3 00 	lds	r25, 0x00D3
    10d8:	9c 01       	movw	r18, r24
    10da:	27 5f       	subi	r18, 0xF7	; 247
    10dc:	3f 4f       	sbci	r19, 0xFF	; 255
    10de:	23 31       	cpi	r18, 0x13	; 19
    10e0:	31 05       	cpc	r19, r1
    10e2:	98 f4       	brcc	.+38     	; 0x110a <__vector_3+0xf0>
		{itoa(0,buffer5,10);
    10e4:	80 e0       	ldi	r24, 0x00	; 0
    10e6:	90 e0       	ldi	r25, 0x00	; 0
    10e8:	60 ea       	ldi	r22, 0xA0	; 160
    10ea:	72 e0       	ldi	r23, 0x02	; 2
    10ec:	4a e0       	ldi	r20, 0x0A	; 10
    10ee:	50 e0       	ldi	r21, 0x00	; 0
    10f0:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <itoa>
		itoa(T2, buffer4, 10);	} 
    10f4:	80 91 d2 00 	lds	r24, 0x00D2
    10f8:	90 91 d3 00 	lds	r25, 0x00D3
    10fc:	6e eb       	ldi	r22, 0xBE	; 190
    10fe:	72 e0       	ldi	r23, 0x02	; 2
    1100:	4a e0       	ldi	r20, 0x0A	; 10
    1102:	50 e0       	ldi	r21, 0x00	; 0
    1104:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <itoa>
    1108:	06 c0       	rjmp	.+12     	; 0x1116 <__vector_3+0xfc>
		else
		{itoa(T2, buffer4, 10);	}
    110a:	6e eb       	ldi	r22, 0xBE	; 190
    110c:	72 e0       	ldi	r23, 0x02	; 2
    110e:	4a e0       	ldi	r20, 0x0A	; 10
    1110:	50 e0       	ldi	r21, 0x00	; 0
    1112:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <itoa>
		itoa(T2, buffer4, 10);
    1116:	80 91 d2 00 	lds	r24, 0x00D2
    111a:	90 91 d3 00 	lds	r25, 0x00D3
    111e:	6e eb       	ldi	r22, 0xBE	; 190
    1120:	72 e0       	ldi	r23, 0x02	; 2
    1122:	4a e0       	ldi	r20, 0x0A	; 10
    1124:	50 e0       	ldi	r21, 0x00	; 0
    1126:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <itoa>
		itoa(count3, buffer3, 10);
    112a:	80 91 96 00 	lds	r24, 0x0096
    112e:	90 91 97 00 	lds	r25, 0x0097
    1132:	66 e1       	ldi	r22, 0x16	; 22
    1134:	73 e0       	ldi	r23, 0x03	; 3
    1136:	4a e0       	ldi	r20, 0x0A	; 10
    1138:	50 e0       	ldi	r21, 0x00	; 0
    113a:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <itoa>
		lcd_puts("temp: ");
    113e:	8d e6       	ldi	r24, 0x6D	; 109
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
		lcd_puts(buffer);
    1146:	86 e8       	ldi	r24, 0x86	; 134
    1148:	92 e0       	ldi	r25, 0x02	; 2
    114a:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
		lcd_puts(".");
    114e:	84 e7       	ldi	r24, 0x74	; 116
    1150:	90 e0       	ldi	r25, 0x00	; 0
    1152:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
		if (T2/10==0)
    1156:	80 91 d2 00 	lds	r24, 0x00D2
    115a:	90 91 d3 00 	lds	r25, 0x00D3
    115e:	09 96       	adiw	r24, 0x09	; 9
    1160:	83 31       	cpi	r24, 0x13	; 19
    1162:	91 05       	cpc	r25, r1
    1164:	48 f4       	brcc	.+18     	; 0x1178 <__vector_3+0x15e>
		{lcd_puts(buffer5);
    1166:	80 ea       	ldi	r24, 0xA0	; 160
    1168:	92 e0       	ldi	r25, 0x02	; 2
    116a:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
		 lcd_puts(buffer4);	} 
    116e:	8e eb       	ldi	r24, 0xBE	; 190
    1170:	92 e0       	ldi	r25, 0x02	; 2
    1172:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
    1176:	04 c0       	rjmp	.+8      	; 0x1180 <__vector_3+0x166>
		else
		{lcd_puts(buffer4);	}
    1178:	8e eb       	ldi	r24, 0xBE	; 190
    117a:	92 e0       	ldi	r25, 0x02	; 2
    117c:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
		lcd_puts("  ");
    1180:	86 e7       	ldi	r24, 0x76	; 118
    1182:	90 e0       	ldi	r25, 0x00	; 0
    1184:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
		lcd_puts(buffer3);
    1188:	86 e1       	ldi	r24, 0x16	; 22
    118a:	93 e0       	ldi	r25, 0x03	; 3
    118c:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
		
		lcd_gotoxy(0,1);
    1190:	80 e0       	ldi	r24, 0x00	; 0
    1192:	61 e0       	ldi	r22, 0x01	; 1
    1194:	0e 94 ae 00 	call	0x15c	; 0x15c <lcd_gotoxy>
		itoa(count2, buffer1, 10);
    1198:	80 91 98 00 	lds	r24, 0x0098
    119c:	90 91 99 00 	lds	r25, 0x0099
    11a0:	60 e0       	ldi	r22, 0x00	; 0
    11a2:	73 e0       	ldi	r23, 0x03	; 3
    11a4:	4a e0       	ldi	r20, 0x0A	; 10
    11a6:	50 e0       	ldi	r21, 0x00	; 0
    11a8:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <itoa>
		itoa((100*count3-Tavrg)/*rpm1*/, buffer2, 10);
    11ac:	40 91 96 00 	lds	r20, 0x0096
    11b0:	50 91 97 00 	lds	r21, 0x0097
    11b4:	24 e6       	ldi	r18, 0x64	; 100
    11b6:	30 e0       	ldi	r19, 0x00	; 0
    11b8:	42 9f       	mul	r20, r18
    11ba:	c0 01       	movw	r24, r0
    11bc:	43 9f       	mul	r20, r19
    11be:	90 0d       	add	r25, r0
    11c0:	52 9f       	mul	r21, r18
    11c2:	90 0d       	add	r25, r0
    11c4:	11 24       	eor	r1, r1
    11c6:	20 91 bc 02 	lds	r18, 0x02BC
    11ca:	30 91 bd 02 	lds	r19, 0x02BD
    11ce:	82 1b       	sub	r24, r18
    11d0:	93 0b       	sbc	r25, r19
    11d2:	62 e7       	ldi	r22, 0x72	; 114
    11d4:	72 e0       	ldi	r23, 0x02	; 2
    11d6:	4a e0       	ldi	r20, 0x0A	; 10
    11d8:	50 e0       	ldi	r21, 0x00	; 0
    11da:	0e 94 c2 0e 	call	0x1d84	; 0x1d84 <itoa>
		if (rpm1/1000==0)
    11de:	80 91 b4 02 	lds	r24, 0x02B4
    11e2:	90 91 b5 02 	lds	r25, 0x02B5
    11e6:	89 51       	subi	r24, 0x19	; 25
    11e8:	9c 4f       	sbci	r25, 0xFC	; 252
    11ea:	27 e0       	ldi	r18, 0x07	; 7
    11ec:	8f 3c       	cpi	r24, 0xCF	; 207
    11ee:	92 07       	cpc	r25, r18
    11f0:	68 f4       	brcc	.+26     	; 0x120c <__vector_3+0x1f2>
		{
			lcd_puts("rpm : ");
    11f2:	89 e7       	ldi	r24, 0x79	; 121
    11f4:	90 e0       	ldi	r25, 0x00	; 0
    11f6:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
			lcd_puts(buffer2);
    11fa:	82 e7       	ldi	r24, 0x72	; 114
    11fc:	92 e0       	ldi	r25, 0x02	; 2
    11fe:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
			lcd_puts(" ");
    1202:	80 e8       	ldi	r24, 0x80	; 128
    1204:	90 e0       	ldi	r25, 0x00	; 0
    1206:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
    120a:	08 c0       	rjmp	.+16     	; 0x121c <__vector_3+0x202>
		} 
		else
		{
			lcd_puts("rpm : ");
    120c:	89 e7       	ldi	r24, 0x79	; 121
    120e:	90 e0       	ldi	r25, 0x00	; 0
    1210:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
			lcd_puts(buffer2);
    1214:	82 e7       	ldi	r24, 0x72	; 114
    1216:	92 e0       	ldi	r25, 0x02	; 2
    1218:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
		}
//		lcd_puts("rpm : ");
//		lcd_puts(buffer2);
		lcd_puts(" ");
    121c:	80 e8       	ldi	r24, 0x80	; 128
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
		lcd_puts(buffer1);
    1224:	80 e0       	ldi	r24, 0x00	; 0
    1226:	93 e0       	ldi	r25, 0x03	; 3
    1228:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_puts>
		
	
		
		
		if (i==8)//было 8 - при 8 отчитываем секунду
    122c:	80 91 a8 00 	lds	r24, 0x00A8
    1230:	90 91 a9 00 	lds	r25, 0x00A9
    1234:	88 30       	cpi	r24, 0x08	; 8
    1236:	91 05       	cpc	r25, r1
    1238:	09 f0       	breq	.+2      	; 0x123c <__vector_3+0x222>
    123a:	30 c2       	rjmp	.+1120   	; 0x169c <__vector_3+0x682>
		{	
			i=0;
    123c:	10 92 a9 00 	sts	0x00A9, r1
    1240:	10 92 a8 00 	sts	0x00A8, r1
			rpm1=60*count/10;
    1244:	40 91 a4 00 	lds	r20, 0x00A4
    1248:	50 91 a5 00 	lds	r21, 0x00A5
    124c:	2c e3       	ldi	r18, 0x3C	; 60
    124e:	30 e0       	ldi	r19, 0x00	; 0
    1250:	42 9f       	mul	r20, r18
    1252:	c0 01       	movw	r24, r0
    1254:	43 9f       	mul	r20, r19
    1256:	90 0d       	add	r25, r0
    1258:	52 9f       	mul	r21, r18
    125a:	90 0d       	add	r25, r0
    125c:	11 24       	eor	r1, r1
    125e:	6a e0       	ldi	r22, 0x0A	; 10
    1260:	70 e0       	ldi	r23, 0x00	; 0
    1262:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <__divmodhi4>
    1266:	6b 01       	movw	r12, r22
    1268:	70 93 b5 02 	sts	0x02B5, r23
    126c:	60 93 b4 02 	sts	0x02B4, r22
			//rpmi[k]=rpm1;
			//делаем кольцнвой буфер//
			k++;
    1270:	80 91 a0 00 	lds	r24, 0x00A0
    1274:	90 91 a1 00 	lds	r25, 0x00A1
    1278:	01 96       	adiw	r24, 0x01	; 1
			k%=20;
    127a:	64 e1       	ldi	r22, 0x14	; 20
    127c:	70 e0       	ldi	r23, 0x00	; 0
    127e:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <__divmodhi4>
    1282:	90 93 a1 00 	sts	0x00A1, r25
    1286:	80 93 a0 00 	sts	0x00A0, r24
			Im-=rpmi[k];
    128a:	fc 01       	movw	r30, r24
    128c:	ee 0f       	add	r30, r30
    128e:	ff 1f       	adc	r31, r31
    1290:	e6 55       	subi	r30, 0x56	; 86
    1292:	ff 4f       	sbci	r31, 0xFF	; 255
    1294:	20 91 2a 03 	lds	r18, 0x032A
    1298:	30 91 2b 03 	lds	r19, 0x032B
    129c:	80 81       	ld	r24, Z
    129e:	91 81       	ldd	r25, Z+1	; 0x01
    12a0:	28 1b       	sub	r18, r24
    12a2:	39 0b       	sbc	r19, r25
			rpmi[k]=rpm1;
    12a4:	d1 82       	std	Z+1, r13	; 0x01
    12a6:	c0 82       	st	Z, r12
			Im+=rpm1;
    12a8:	46 01       	movw	r8, r12
    12aa:	82 0e       	add	r8, r18
    12ac:	93 1e       	adc	r9, r19
    12ae:	90 92 2b 03 	sts	0x032B, r9
    12b2:	80 92 2a 03 	sts	0x032A, r8
		//***********************//
			
			n=Km*(count2-rpm1)+Ikm*(20*count2-Im);
    12b6:	c0 91 98 00 	lds	r28, 0x0098
    12ba:	d0 91 99 00 	lds	r29, 0x0099
    12be:	be 01       	movw	r22, r28
    12c0:	6c 19       	sub	r22, r12
    12c2:	7d 09       	sbc	r23, r13
    12c4:	88 27       	eor	r24, r24
    12c6:	77 fd       	sbrc	r23, 7
    12c8:	80 95       	com	r24
    12ca:	98 2f       	mov	r25, r24
    12cc:	0e 94 6f 0d 	call	0x1ade	; 0x1ade <__floatsisf>
    12d0:	20 91 8e 00 	lds	r18, 0x008E
    12d4:	30 91 8f 00 	lds	r19, 0x008F
    12d8:	40 91 90 00 	lds	r20, 0x0090
    12dc:	50 91 91 00 	lds	r21, 0x0091
    12e0:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <__mulsf3>
    12e4:	6b 01       	movw	r12, r22
    12e6:	7c 01       	movw	r14, r24
    12e8:	ce 01       	movw	r24, r28
    12ea:	88 0f       	add	r24, r24
    12ec:	99 1f       	adc	r25, r25
    12ee:	88 0f       	add	r24, r24
    12f0:	99 1f       	adc	r25, r25
    12f2:	9c 01       	movw	r18, r24
    12f4:	22 0f       	add	r18, r18
    12f6:	33 1f       	adc	r19, r19
    12f8:	22 0f       	add	r18, r18
    12fa:	33 1f       	adc	r19, r19
    12fc:	82 0f       	add	r24, r18
    12fe:	93 1f       	adc	r25, r19
    1300:	88 19       	sub	r24, r8
    1302:	99 09       	sbc	r25, r9
    1304:	dc 01       	movw	r26, r24
    1306:	bd 01       	movw	r22, r26
    1308:	88 27       	eor	r24, r24
    130a:	77 fd       	sbrc	r23, 7
    130c:	80 95       	com	r24
    130e:	98 2f       	mov	r25, r24
    1310:	0e 94 6f 0d 	call	0x1ade	; 0x1ade <__floatsisf>
    1314:	20 91 8a 00 	lds	r18, 0x008A
    1318:	30 91 8b 00 	lds	r19, 0x008B
    131c:	40 91 8c 00 	lds	r20, 0x008C
    1320:	50 91 8d 00 	lds	r21, 0x008D
    1324:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <__mulsf3>
    1328:	9b 01       	movw	r18, r22
    132a:	ac 01       	movw	r20, r24
    132c:	c7 01       	movw	r24, r14
    132e:	b6 01       	movw	r22, r12
    1330:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
    1334:	0e 94 3c 0d 	call	0x1a78	; 0x1a78 <__fixsfsi>
    1338:	86 2f       	mov	r24, r22
    133a:	60 93 d4 00 	sts	0x00D4, r22
    133e:	70 93 d5 00 	sts	0x00D5, r23
			
		//	send_int_Uart(Tavrg);
		//	send_Uart(13);
		//	send_Uart(10);
				
			if (count2==0)
    1342:	20 97       	sbiw	r28, 0x00	; 0
    1344:	11 f4       	brne	.+4      	; 0x134a <__vector_3+0x330>
			{OCR0=0;}
    1346:	1c be       	out	0x3c, r1	; 60
    1348:	08 c0       	rjmp	.+16     	; 0x135a <__vector_3+0x340>
			else
			{OCR0=OCR0+n;
    134a:	9c b7       	in	r25, 0x3c	; 60
    134c:	89 0f       	add	r24, r25
    134e:	8c bf       	out	0x3c, r24	; 60
			if (OCR0>=100)
    1350:	8c b7       	in	r24, 0x3c	; 60
    1352:	84 36       	cpi	r24, 0x64	; 100
    1354:	10 f0       	brcs	.+4      	; 0x135a <__vector_3+0x340>
			{OCR0=80;}
    1356:	80 e5       	ldi	r24, 0x50	; 80
    1358:	8c bf       	out	0x3c, r24	; 60
			}
				if (OCR0<=0)
    135a:	8c b7       	in	r24, 0x3c	; 60
    135c:	88 23       	and	r24, r24
    135e:	09 f4       	brne	.+2      	; 0x1362 <__vector_3+0x348>
				{OCR0=0;}
    1360:	1c be       	out	0x3c, r1	; 60
			else if (rpm1<count2)
			{
				OCR0 = OCR0+2; 
			}
		*/
			count=0;
    1362:	10 92 a5 00 	sts	0x00A5, r1
    1366:	10 92 a4 00 	sts	0x00A4, r1
			PORTD=PORTD^(1<<PD6);
    136a:	92 b3       	in	r25, 0x12	; 18
    136c:	80 e4       	ldi	r24, 0x40	; 64
    136e:	89 27       	eor	r24, r25
    1370:	82 bb       	out	0x12, r24	; 18
			
			
		//	if (100*count3>=Tavrg)				//гребанны AVR GCC не знает signed
		//		{
					Tn=Pt*(100*count3-Tavrg);//+Itk*(20*100*count3-It);
    1372:	c0 91 96 00 	lds	r28, 0x0096
    1376:	d0 91 97 00 	lds	r29, 0x0097
    137a:	84 e6       	ldi	r24, 0x64	; 100
    137c:	90 e0       	ldi	r25, 0x00	; 0
    137e:	c8 9f       	mul	r28, r24
    1380:	80 01       	movw	r16, r0
    1382:	c9 9f       	mul	r28, r25
    1384:	10 0d       	add	r17, r0
    1386:	d8 9f       	mul	r29, r24
    1388:	10 0d       	add	r17, r0
    138a:	11 24       	eor	r1, r1
    138c:	60 90 bc 02 	lds	r6, 0x02BC
    1390:	70 90 bd 02 	lds	r7, 0x02BD
    1394:	b8 01       	movw	r22, r16
    1396:	66 19       	sub	r22, r6
    1398:	77 09       	sbc	r23, r7
    139a:	88 27       	eor	r24, r24
    139c:	77 fd       	sbrc	r23, 7
    139e:	80 95       	com	r24
    13a0:	98 2f       	mov	r25, r24
    13a2:	0e 94 6f 0d 	call	0x1ade	; 0x1ade <__floatsisf>
    13a6:	20 91 86 00 	lds	r18, 0x0086
    13aa:	30 91 87 00 	lds	r19, 0x0087
    13ae:	40 91 88 00 	lds	r20, 0x0088
    13b2:	50 91 89 00 	lds	r21, 0x0089
    13b6:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <__mulsf3>
    13ba:	dc 01       	movw	r26, r24
    13bc:	cb 01       	movw	r24, r22
    13be:	80 93 9a 02 	sts	0x029A, r24
    13c2:	90 93 9b 02 	sts	0x029B, r25
    13c6:	a0 93 9c 02 	sts	0x029C, r26
    13ca:	b0 93 9d 02 	sts	0x029D, r27
					Ti=(Itk*(20*100)*count3-Itk*It);///2000;
    13ce:	c0 90 82 00 	lds	r12, 0x0082
    13d2:	d0 90 83 00 	lds	r13, 0x0083
    13d6:	e0 90 84 00 	lds	r14, 0x0084
    13da:	f0 90 85 00 	lds	r15, 0x0085
    13de:	c7 01       	movw	r24, r14
    13e0:	b6 01       	movw	r22, r12
    13e2:	20 e0       	ldi	r18, 0x00	; 0
    13e4:	30 e0       	ldi	r19, 0x00	; 0
    13e6:	4a ef       	ldi	r20, 0xFA	; 250
    13e8:	54 e4       	ldi	r21, 0x44	; 68
    13ea:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <__mulsf3>
    13ee:	4b 01       	movw	r8, r22
    13f0:	5c 01       	movw	r10, r24
    13f2:	be 01       	movw	r22, r28
    13f4:	88 27       	eor	r24, r24
    13f6:	77 fd       	sbrc	r23, 7
    13f8:	80 95       	com	r24
    13fa:	98 2f       	mov	r25, r24
    13fc:	0e 94 6f 0d 	call	0x1ade	; 0x1ade <__floatsisf>
    1400:	9b 01       	movw	r18, r22
    1402:	ac 01       	movw	r20, r24
    1404:	c5 01       	movw	r24, r10
    1406:	b4 01       	movw	r22, r8
    1408:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <__mulsf3>
    140c:	4b 01       	movw	r8, r22
    140e:	5c 01       	movw	r10, r24
    1410:	c7 01       	movw	r24, r14
    1412:	b6 01       	movw	r22, r12
    1414:	20 91 d8 00 	lds	r18, 0x00D8
    1418:	30 91 d9 00 	lds	r19, 0x00D9
    141c:	40 91 da 00 	lds	r20, 0x00DA
    1420:	50 91 db 00 	lds	r21, 0x00DB
    1424:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <__mulsf3>
    1428:	9b 01       	movw	r18, r22
    142a:	ac 01       	movw	r20, r24
    142c:	c5 01       	movw	r24, r10
    142e:	b4 01       	movw	r22, r8
    1430:	0e 94 6f 0c 	call	0x18de	; 0x18de <__subsf3>
    1434:	dc 01       	movw	r26, r24
    1436:	cb 01       	movw	r24, r22
    1438:	80 93 b6 02 	sts	0x02B6, r24
    143c:	90 93 b7 02 	sts	0x02B7, r25
    1440:	a0 93 b8 02 	sts	0x02B8, r26
    1444:	b0 93 b9 02 	sts	0x02B9, r27
		//			}		//поэтому меняем знак искусственно
		//		else{Tn=Pt*(Tavrg-100*count3);}//+Itk*(It-20*100*count3);}		//
			
			if (Tavrg>=(count3*100+5))
    1448:	c8 01       	movw	r24, r16
    144a:	05 96       	adiw	r24, 0x05	; 5
    144c:	68 16       	cp	r6, r24
    144e:	79 06       	cpc	r7, r25
    1450:	d4 f1       	brlt	.+116    	; 0x14c6 <__vector_3+0x4ac>
			{
				OCR1B_Flag=0;
    1452:	10 92 ff 02 	sts	0x02FF, r1
    1456:	10 92 fe 02 	sts	0x02FE, r1
				if (OCR1A_Flag==0)
    145a:	80 91 ba 02 	lds	r24, 0x02BA
    145e:	90 91 bb 02 	lds	r25, 0x02BB
    1462:	00 97       	sbiw	r24, 0x00	; 0
    1464:	51 f4       	brne	.+20     	; 0x147a <__vector_3+0x460>
				{
					OCR1A_Flag++;
    1466:	81 e0       	ldi	r24, 0x01	; 1
    1468:	90 e0       	ldi	r25, 0x00	; 0
    146a:	90 93 bb 02 	sts	0x02BB, r25
    146e:	80 93 ba 02 	sts	0x02BA, r24
					OCR1A = 0x7F;
    1472:	8f e7       	ldi	r24, 0x7F	; 127
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	9b bd       	out	0x2b, r25	; 43
    1478:	8a bd       	out	0x2a, r24	; 42
				}
					
				if (PORTA&(1<<PA0))
    147a:	d8 9b       	sbis	0x1b, 0	; 27
    147c:	13 c0       	rjmp	.+38     	; 0x14a4 <__vector_3+0x48a>
				{
					TCCR1A = TCCR1A&~(1<<COM1B1);
    147e:	8f b5       	in	r24, 0x2f	; 47
    1480:	8f 7d       	andi	r24, 0xDF	; 223
    1482:	8f bd       	out	0x2f, r24	; 47
					DDRA |= (1<<PA0);
    1484:	d0 9a       	sbi	0x1a, 0	; 26
					PORTA =PORTA&~(1<<PA0);
    1486:	d8 98       	cbi	0x1b, 0	; 27
					DDRD |= (1<<PD4);
    1488:	8c 9a       	sbi	0x11, 4	; 17
					PORTD =PORTD&~(1<<PD4);
    148a:	94 98       	cbi	0x12, 4	; 18
					OCR1B = 0x00;
    148c:	19 bc       	out	0x29, r1	; 41
    148e:	18 bc       	out	0x28, r1	; 40
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1490:	8f ef       	ldi	r24, 0xFF	; 255
    1492:	9d ee       	ldi	r25, 0xED	; 237
    1494:	a2 e0       	ldi	r26, 0x02	; 2
    1496:	81 50       	subi	r24, 0x01	; 1
    1498:	90 40       	sbci	r25, 0x00	; 0
    149a:	a0 40       	sbci	r26, 0x00	; 0
    149c:	e1 f7       	brne	.-8      	; 0x1496 <__vector_3+0x47c>
    149e:	00 c0       	rjmp	.+0      	; 0x14a0 <__vector_3+0x486>
    14a0:	00 00       	nop
    14a2:	4e c0       	rjmp	.+156    	; 0x1540 <__vector_3+0x526>
					_delay_ms(60);
				
				}
				else
				{
					TCCR1A |=(1<<COM1A1);
    14a4:	8f b5       	in	r24, 0x2f	; 47
    14a6:	80 68       	ori	r24, 0x80	; 128
    14a8:	8f bd       	out	0x2f, r24	; 47
					DDRA |= (1<<PA1);
    14aa:	d1 9a       	sbi	0x1a, 1	; 26
					PORTA|= (1<<PA1);
    14ac:	d9 9a       	sbi	0x1b, 1	; 27
					DDRD|= (1<<PD5);
    14ae:	8d 9a       	sbi	0x11, 5	; 17
					//OCR1A = OCR1A+Tn;
					if (OCR1A>=250)
    14b0:	8a b5       	in	r24, 0x2a	; 42
    14b2:	9b b5       	in	r25, 0x2b	; 43
    14b4:	8a 3f       	cpi	r24, 0xFA	; 250
    14b6:	91 05       	cpc	r25, r1
    14b8:	08 f4       	brcc	.+2      	; 0x14bc <__vector_3+0x4a2>
    14ba:	42 c0       	rjmp	.+132    	; 0x1540 <__vector_3+0x526>
				{OCR1A=240;}
    14bc:	80 ef       	ldi	r24, 0xF0	; 240
    14be:	90 e0       	ldi	r25, 0x00	; 0
    14c0:	9b bd       	out	0x2b, r25	; 43
    14c2:	8a bd       	out	0x2a, r24	; 42
    14c4:	3d c0       	rjmp	.+122    	; 0x1540 <__vector_3+0x526>
				}
			}
			
			
			else if (Tavrg<=(count3*100-5))
    14c6:	05 50       	subi	r16, 0x05	; 5
    14c8:	10 40       	sbci	r17, 0x00	; 0
    14ca:	06 15       	cp	r16, r6
    14cc:	17 05       	cpc	r17, r7
    14ce:	c4 f1       	brlt	.+112    	; 0x1540 <__vector_3+0x526>
			{
				OCR1A_Flag=0;
    14d0:	10 92 bb 02 	sts	0x02BB, r1
    14d4:	10 92 ba 02 	sts	0x02BA, r1
				if (OCR1B_Flag==0)
    14d8:	80 91 fe 02 	lds	r24, 0x02FE
    14dc:	90 91 ff 02 	lds	r25, 0x02FF
    14e0:	00 97       	sbiw	r24, 0x00	; 0
    14e2:	51 f4       	brne	.+20     	; 0x14f8 <__vector_3+0x4de>
				{OCR1B_Flag++;
    14e4:	81 e0       	ldi	r24, 0x01	; 1
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	90 93 ff 02 	sts	0x02FF, r25
    14ec:	80 93 fe 02 	sts	0x02FE, r24
					OCR1B = 0x84;
    14f0:	84 e8       	ldi	r24, 0x84	; 132
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	99 bd       	out	0x29, r25	; 41
    14f6:	88 bd       	out	0x28, r24	; 40
				}
				
				if (PORTA&(1<<PA1))
    14f8:	d9 9b       	sbis	0x1b, 1	; 27
    14fa:	13 c0       	rjmp	.+38     	; 0x1522 <__vector_3+0x508>
				{
					TCCR1A = TCCR1A&~(1<<COM1A1);
    14fc:	8f b5       	in	r24, 0x2f	; 47
    14fe:	8f 77       	andi	r24, 0x7F	; 127
    1500:	8f bd       	out	0x2f, r24	; 47
					DDRA |= (1<<PA1);
    1502:	d1 9a       	sbi	0x1a, 1	; 26
					PORTA =PORTA&~(1<<PA1);
    1504:	d9 98       	cbi	0x1b, 1	; 27
					DDRD |= (1<<PD5);
    1506:	8d 9a       	sbi	0x11, 5	; 17
					PORTD=PORTD&~(1<<PD5);
    1508:	95 98       	cbi	0x12, 5	; 18
					OCR1A = 0x00;
    150a:	1b bc       	out	0x2b, r1	; 43
    150c:	1a bc       	out	0x2a, r1	; 42
    150e:	8f ef       	ldi	r24, 0xFF	; 255
    1510:	9d ee       	ldi	r25, 0xED	; 237
    1512:	a2 e0       	ldi	r26, 0x02	; 2
    1514:	81 50       	subi	r24, 0x01	; 1
    1516:	90 40       	sbci	r25, 0x00	; 0
    1518:	a0 40       	sbci	r26, 0x00	; 0
    151a:	e1 f7       	brne	.-8      	; 0x1514 <__vector_3+0x4fa>
    151c:	00 c0       	rjmp	.+0      	; 0x151e <__vector_3+0x504>
    151e:	00 00       	nop
    1520:	0f c0       	rjmp	.+30     	; 0x1540 <__vector_3+0x526>
					_delay_ms(60);
				}
				
				else
				{
					TCCR1A|= (1<<COM1B1);
    1522:	8f b5       	in	r24, 0x2f	; 47
    1524:	80 62       	ori	r24, 0x20	; 32
    1526:	8f bd       	out	0x2f, r24	; 47
					DDRA |= (1<<PA0);
    1528:	d0 9a       	sbi	0x1a, 0	; 26
					PORTA|= (1<<PA0);
    152a:	d8 9a       	sbi	0x1b, 0	; 27
					DDRD|= (1<<PD4);
    152c:	8c 9a       	sbi	0x11, 4	; 17
					//OCR1B = OCR1B+Tn; //to generate 20% duty cycle
					if (OCR1B>=245)
    152e:	88 b5       	in	r24, 0x28	; 40
    1530:	99 b5       	in	r25, 0x29	; 41
    1532:	85 3f       	cpi	r24, 0xF5	; 245
    1534:	91 05       	cpc	r25, r1
    1536:	20 f0       	brcs	.+8      	; 0x1540 <__vector_3+0x526>
				{OCR1B=235;}
    1538:	8b ee       	ldi	r24, 0xEB	; 235
    153a:	90 e0       	ldi	r25, 0x00	; 0
    153c:	99 bd       	out	0x29, r25	; 41
    153e:	88 bd       	out	0x28, r24	; 40
			send_int_Uart(	100*count3-It);
			send_Uart(13);
			send_Uart(10);
			*/
			
			send_int_Uart(Tavrg);
    1540:	80 91 bc 02 	lds	r24, 0x02BC
    1544:	90 91 bd 02 	lds	r25, 0x02BD
    1548:	0e 94 4f 01 	call	0x29e	; 0x29e <send_int_Uart>
			send_Uart(13);
    154c:	8d e0       	ldi	r24, 0x0D	; 13
    154e:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
			send_Uart(10);
    1552:	8a e0       	ldi	r24, 0x0A	; 10
    1554:	0e 94 32 01 	call	0x264	; 0x264 <send_Uart>
				
			
			sec++;
    1558:	80 91 9e 00 	lds	r24, 0x009E
    155c:	90 91 9f 00 	lds	r25, 0x009F
    1560:	01 96       	adiw	r24, 0x01	; 1
    1562:	90 93 9f 00 	sts	0x009F, r25
    1566:	80 93 9e 00 	sts	0x009E, r24
			if (sec==15)
    156a:	8f 30       	cpi	r24, 0x0F	; 15
    156c:	91 05       	cpc	r25, r1
    156e:	09 f0       	breq	.+2      	; 0x1572 <__vector_3+0x558>
    1570:	95 c0       	rjmp	.+298    	; 0x169c <__vector_3+0x682>
			{
			
			l++;
    1572:	80 91 de 00 	lds	r24, 0x00DE
    1576:	90 91 df 00 	lds	r25, 0x00DF
    157a:	01 96       	adiw	r24, 0x01	; 1
			l%=20;
    157c:	64 e1       	ldi	r22, 0x14	; 20
    157e:	70 e0       	ldi	r23, 0x00	; 0
    1580:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <__divmodhi4>
    1584:	90 93 df 00 	sts	0x00DF, r25
    1588:	80 93 de 00 	sts	0x00DE, r24
			It-=Temp_I[l];
    158c:	8c 01       	movw	r16, r24
    158e:	00 0f       	add	r16, r16
    1590:	11 1f       	adc	r17, r17
    1592:	0c 52       	subi	r16, 0x2C	; 44
    1594:	1d 4f       	sbci	r17, 0xFD	; 253
    1596:	d8 01       	movw	r26, r16
    1598:	6d 91       	ld	r22, X+
    159a:	7c 91       	ld	r23, X
    159c:	88 27       	eor	r24, r24
    159e:	77 fd       	sbrc	r23, 7
    15a0:	80 95       	com	r24
    15a2:	98 2f       	mov	r25, r24
    15a4:	0e 94 6f 0d 	call	0x1ade	; 0x1ade <__floatsisf>
    15a8:	9b 01       	movw	r18, r22
    15aa:	ac 01       	movw	r20, r24
    15ac:	60 91 d8 00 	lds	r22, 0x00D8
    15b0:	70 91 d9 00 	lds	r23, 0x00D9
    15b4:	80 91 da 00 	lds	r24, 0x00DA
    15b8:	90 91 db 00 	lds	r25, 0x00DB
    15bc:	0e 94 6f 0c 	call	0x18de	; 0x18de <__subsf3>
    15c0:	c6 2e       	mov	r12, r22
    15c2:	87 2e       	mov	r8, r23
    15c4:	68 2e       	mov	r6, r24
    15c6:	f9 2e       	mov	r15, r25
			Temp_I[l]=Tavrg;
    15c8:	c0 91 bc 02 	lds	r28, 0x02BC
    15cc:	d0 91 bd 02 	lds	r29, 0x02BD
    15d0:	f8 01       	movw	r30, r16
    15d2:	d1 83       	std	Z+1, r29	; 0x01
    15d4:	c0 83       	st	Z, r28
			It+=Temp_I[l];
    15d6:	be 01       	movw	r22, r28
    15d8:	88 27       	eor	r24, r24
    15da:	77 fd       	sbrc	r23, 7
    15dc:	80 95       	com	r24
    15de:	98 2f       	mov	r25, r24
    15e0:	0e 94 6f 0d 	call	0x1ade	; 0x1ade <__floatsisf>
    15e4:	9b 01       	movw	r18, r22
    15e6:	ac 01       	movw	r20, r24
    15e8:	8c 2d       	mov	r24, r12
    15ea:	98 2d       	mov	r25, r8
    15ec:	a6 2d       	mov	r26, r6
    15ee:	bf 2d       	mov	r27, r15
    15f0:	bc 01       	movw	r22, r24
    15f2:	cd 01       	movw	r24, r26
    15f4:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
    15f8:	dc 01       	movw	r26, r24
    15fa:	cb 01       	movw	r24, r22
    15fc:	80 93 d8 00 	sts	0x00D8, r24
    1600:	90 93 d9 00 	sts	0x00D9, r25
    1604:	a0 93 da 00 	sts	0x00DA, r26
    1608:	b0 93 db 00 	sts	0x00DB, r27
				sec=0;
    160c:	10 92 9f 00 	sts	0x009F, r1
    1610:	10 92 9e 00 	sts	0x009E, r1
				
				if (Tavrg>=(count3*100+5))
    1614:	20 91 96 00 	lds	r18, 0x0096
    1618:	30 91 97 00 	lds	r19, 0x0097
    161c:	84 e6       	ldi	r24, 0x64	; 100
    161e:	90 e0       	ldi	r25, 0x00	; 0
    1620:	28 9f       	mul	r18, r24
    1622:	a0 01       	movw	r20, r0
    1624:	29 9f       	mul	r18, r25
    1626:	50 0d       	add	r21, r0
    1628:	38 9f       	mul	r19, r24
    162a:	50 0d       	add	r21, r0
    162c:	11 24       	eor	r1, r1
    162e:	ca 01       	movw	r24, r20
    1630:	05 96       	adiw	r24, 0x05	; 5
    1632:	c8 17       	cp	r28, r24
    1634:	d9 07       	cpc	r29, r25
    1636:	bc f0       	brlt	.+46     	; 0x1666 <__vector_3+0x64c>
					{OCR1A = OCR1A-Tn;}
    1638:	6a b5       	in	r22, 0x2a	; 42
    163a:	7b b5       	in	r23, 0x2b	; 43
    163c:	80 e0       	ldi	r24, 0x00	; 0
    163e:	90 e0       	ldi	r25, 0x00	; 0
    1640:	0e 94 6d 0d 	call	0x1ada	; 0x1ada <__floatunsisf>
    1644:	20 91 9a 02 	lds	r18, 0x029A
    1648:	30 91 9b 02 	lds	r19, 0x029B
    164c:	40 91 9c 02 	lds	r20, 0x029C
    1650:	50 91 9d 02 	lds	r21, 0x029D
    1654:	0e 94 6f 0c 	call	0x18de	; 0x18de <__subsf3>
    1658:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <__fixunssfsi>
    165c:	dc 01       	movw	r26, r24
    165e:	cb 01       	movw	r24, r22
    1660:	9b bd       	out	0x2b, r25	; 43
    1662:	8a bd       	out	0x2a, r24	; 42
    1664:	1b c0       	rjmp	.+54     	; 0x169c <__vector_3+0x682>
						
				else if (Tavrg<(count3*100-5))	
    1666:	45 50       	subi	r20, 0x05	; 5
    1668:	50 40       	sbci	r21, 0x00	; 0
    166a:	c4 17       	cp	r28, r20
    166c:	d5 07       	cpc	r29, r21
    166e:	b4 f4       	brge	.+44     	; 0x169c <__vector_3+0x682>
					{OCR1B = OCR1B+Tn;}
    1670:	68 b5       	in	r22, 0x28	; 40
    1672:	79 b5       	in	r23, 0x29	; 41
    1674:	80 e0       	ldi	r24, 0x00	; 0
    1676:	90 e0       	ldi	r25, 0x00	; 0
    1678:	0e 94 6d 0d 	call	0x1ada	; 0x1ada <__floatunsisf>
    167c:	20 91 9a 02 	lds	r18, 0x029A
    1680:	30 91 9b 02 	lds	r19, 0x029B
    1684:	40 91 9c 02 	lds	r20, 0x029C
    1688:	50 91 9d 02 	lds	r21, 0x029D
    168c:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <__addsf3>
    1690:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <__fixunssfsi>
    1694:	dc 01       	movw	r26, r24
    1696:	cb 01       	movw	r24, r22
    1698:	99 bd       	out	0x29, r25	; 41
    169a:	88 bd       	out	0x28, r24	; 40
			}
		}
	}
}
    169c:	ff 91       	pop	r31
    169e:	ef 91       	pop	r30
    16a0:	df 91       	pop	r29
    16a2:	cf 91       	pop	r28
    16a4:	bf 91       	pop	r27
    16a6:	af 91       	pop	r26
    16a8:	9f 91       	pop	r25
    16aa:	8f 91       	pop	r24
    16ac:	7f 91       	pop	r23
    16ae:	6f 91       	pop	r22
    16b0:	5f 91       	pop	r21
    16b2:	4f 91       	pop	r20
    16b4:	3f 91       	pop	r19
    16b6:	2f 91       	pop	r18
    16b8:	1f 91       	pop	r17
    16ba:	0f 91       	pop	r16
    16bc:	ff 90       	pop	r15
    16be:	ef 90       	pop	r14
    16c0:	df 90       	pop	r13
    16c2:	cf 90       	pop	r12
    16c4:	bf 90       	pop	r11
    16c6:	af 90       	pop	r10
    16c8:	9f 90       	pop	r9
    16ca:	8f 90       	pop	r8
    16cc:	7f 90       	pop	r7
    16ce:	6f 90       	pop	r6
    16d0:	0f 90       	pop	r0
    16d2:	0f be       	out	0x3f, r0	; 63
    16d4:	0f 90       	pop	r0
    16d6:	1f 90       	pop	r1
    16d8:	18 95       	reti

000016da <__vector_18>:

ISR(INT2_vect)
{
    16da:	1f 92       	push	r1
    16dc:	0f 92       	push	r0
    16de:	0f b6       	in	r0, 0x3f	; 63
    16e0:	0f 92       	push	r0
    16e2:	11 24       	eor	r1, r1
    16e4:	2f 93       	push	r18
    16e6:	3f 93       	push	r19
    16e8:	8f 93       	push	r24
    16ea:	9f 93       	push	r25
	
	switch(PINC&(1<<PC7))
    16ec:	83 b3       	in	r24, 0x13	; 19
    16ee:	90 e0       	ldi	r25, 0x00	; 0
    16f0:	9c 01       	movw	r18, r24
    16f2:	20 78       	andi	r18, 0x80	; 128
    16f4:	30 70       	andi	r19, 0x00	; 0
    16f6:	87 ff       	sbrs	r24, 7
    16f8:	0d c0       	rjmp	.+26     	; 0x1714 <__vector_18+0x3a>
    16fa:	20 38       	cpi	r18, 0x80	; 128
    16fc:	31 05       	cpc	r19, r1
    16fe:	99 f4       	brne	.+38     	; 0x1726 <__vector_18+0x4c>
	{
		case 128:
		count3--;
    1700:	80 91 96 00 	lds	r24, 0x0096
    1704:	90 91 97 00 	lds	r25, 0x0097
    1708:	01 97       	sbiw	r24, 0x01	; 1
    170a:	90 93 97 00 	sts	0x0097, r25
    170e:	80 93 96 00 	sts	0x0096, r24
			
		break;
    1712:	09 c0       	rjmp	.+18     	; 0x1726 <__vector_18+0x4c>
		
		case 0:
		count3++;
    1714:	80 91 96 00 	lds	r24, 0x0096
    1718:	90 91 97 00 	lds	r25, 0x0097
    171c:	01 96       	adiw	r24, 0x01	; 1
    171e:	90 93 97 00 	sts	0x0097, r25
    1722:	80 93 96 00 	sts	0x0096, r24
		
		default:
		count3=count3;
	
	}
	if (count3<=15)
    1726:	80 91 96 00 	lds	r24, 0x0096
    172a:	90 91 97 00 	lds	r25, 0x0097
    172e:	80 31       	cpi	r24, 0x10	; 16
    1730:	91 05       	cpc	r25, r1
    1732:	3c f4       	brge	.+14     	; 0x1742 <__vector_18+0x68>
	{
		count3=15;
    1734:	8f e0       	ldi	r24, 0x0F	; 15
    1736:	90 e0       	ldi	r25, 0x00	; 0
    1738:	90 93 97 00 	sts	0x0097, r25
    173c:	80 93 96 00 	sts	0x0096, r24
    1740:	09 c0       	rjmp	.+18     	; 0x1754 <__vector_18+0x7a>
	}
	if (count3>=75)
    1742:	8b 34       	cpi	r24, 0x4B	; 75
    1744:	91 05       	cpc	r25, r1
    1746:	34 f0       	brlt	.+12     	; 0x1754 <__vector_18+0x7a>
	{
		count3=75;
    1748:	8b e4       	ldi	r24, 0x4B	; 75
    174a:	90 e0       	ldi	r25, 0x00	; 0
    174c:	90 93 97 00 	sts	0x0097, r25
    1750:	80 93 96 00 	sts	0x0096, r24
	send_int_Uart(count);
	send_Uart(13);
	send_Uart(10);
*/
	//PORTD=PORTD^(1<<PD6);
}
    1754:	9f 91       	pop	r25
    1756:	8f 91       	pop	r24
    1758:	3f 91       	pop	r19
    175a:	2f 91       	pop	r18
    175c:	0f 90       	pop	r0
    175e:	0f be       	out	0x3f, r0	; 63
    1760:	0f 90       	pop	r0
    1762:	1f 90       	pop	r1
    1764:	18 95       	reti

00001766 <__vector_2>:


ISR(INT1_vect)
{
    1766:	1f 92       	push	r1
    1768:	0f 92       	push	r0
    176a:	0f b6       	in	r0, 0x3f	; 63
    176c:	0f 92       	push	r0
    176e:	11 24       	eor	r1, r1
    1770:	8f 93       	push	r24
    1772:	9f 93       	push	r25
	count++;
    1774:	80 91 a4 00 	lds	r24, 0x00A4
    1778:	90 91 a5 00 	lds	r25, 0x00A5
    177c:	01 96       	adiw	r24, 0x01	; 1
    177e:	90 93 a5 00 	sts	0x00A5, r25
    1782:	80 93 a4 00 	sts	0x00A4, r24
}
    1786:	9f 91       	pop	r25
    1788:	8f 91       	pop	r24
    178a:	0f 90       	pop	r0
    178c:	0f be       	out	0x3f, r0	; 63
    178e:	0f 90       	pop	r0
    1790:	1f 90       	pop	r1
    1792:	18 95       	reti

00001794 <__vector_1>:


ISR(INT0_vect)
{
    1794:	1f 92       	push	r1
    1796:	0f 92       	push	r0
    1798:	0f b6       	in	r0, 0x3f	; 63
    179a:	0f 92       	push	r0
    179c:	11 24       	eor	r1, r1
    179e:	2f 93       	push	r18
    17a0:	3f 93       	push	r19
    17a2:	8f 93       	push	r24
    17a4:	9f 93       	push	r25
	
	switch(PIND&(1<<PD7))
    17a6:	80 b3       	in	r24, 0x10	; 16
    17a8:	90 e0       	ldi	r25, 0x00	; 0
    17aa:	9c 01       	movw	r18, r24
    17ac:	20 78       	andi	r18, 0x80	; 128
    17ae:	30 70       	andi	r19, 0x00	; 0
    17b0:	87 ff       	sbrs	r24, 7
    17b2:	0d c0       	rjmp	.+26     	; 0x17ce <__vector_1+0x3a>
    17b4:	20 38       	cpi	r18, 0x80	; 128
    17b6:	31 05       	cpc	r19, r1
    17b8:	99 f4       	brne	.+38     	; 0x17e0 <__vector_1+0x4c>
	{
		case 128:
		count2-=50;
    17ba:	80 91 98 00 	lds	r24, 0x0098
    17be:	90 91 99 00 	lds	r25, 0x0099
    17c2:	c2 97       	sbiw	r24, 0x32	; 50
    17c4:	90 93 99 00 	sts	0x0099, r25
    17c8:	80 93 98 00 	sts	0x0098, r24
			
		break;
    17cc:	09 c0       	rjmp	.+18     	; 0x17e0 <__vector_1+0x4c>
		
		case 0:
		count2+=50;
    17ce:	80 91 98 00 	lds	r24, 0x0098
    17d2:	90 91 99 00 	lds	r25, 0x0099
    17d6:	c2 96       	adiw	r24, 0x32	; 50
    17d8:	90 93 99 00 	sts	0x0099, r25
    17dc:	80 93 98 00 	sts	0x0098, r24
		
		default:
		count2=count2;
	
	}
	if (count2<=0)
    17e0:	80 91 98 00 	lds	r24, 0x0098
    17e4:	90 91 99 00 	lds	r25, 0x0099
    17e8:	18 16       	cp	r1, r24
    17ea:	19 06       	cpc	r1, r25
    17ec:	2c f0       	brlt	.+10     	; 0x17f8 <__vector_1+0x64>
	{
		count2=0;
    17ee:	10 92 99 00 	sts	0x0099, r1
    17f2:	10 92 98 00 	sts	0x0098, r1
    17f6:	0a c0       	rjmp	.+20     	; 0x180c <__vector_1+0x78>
	}
	if (count2>=3200)
    17f8:	2c e0       	ldi	r18, 0x0C	; 12
    17fa:	80 38       	cpi	r24, 0x80	; 128
    17fc:	92 07       	cpc	r25, r18
    17fe:	34 f0       	brlt	.+12     	; 0x180c <__vector_1+0x78>
	{
		count2=3200;
    1800:	80 e8       	ldi	r24, 0x80	; 128
    1802:	9c e0       	ldi	r25, 0x0C	; 12
    1804:	90 93 99 00 	sts	0x0099, r25
    1808:	80 93 98 00 	sts	0x0098, r24
	send_int_Uart(count);
	send_Uart(13);
	send_Uart(10);
*/
	//PORTD=PORTD^(1<<PD6);
}
    180c:	9f 91       	pop	r25
    180e:	8f 91       	pop	r24
    1810:	3f 91       	pop	r19
    1812:	2f 91       	pop	r18
    1814:	0f 90       	pop	r0
    1816:	0f be       	out	0x3f, r0	; 63
    1818:	0f 90       	pop	r0
    181a:	1f 90       	pop	r1
    181c:	18 95       	reti

0000181e <main>:

int main(void)
{
    181e:	ea ea       	ldi	r30, 0xAA	; 170
    1820:	f0 e0       	ldi	r31, 0x00	; 0
	send_Uart(10);
*/
	//PORTD=PORTD^(1<<PD6);
}

int main(void)
    1822:	cf 01       	movw	r24, r30
    1824:	88 96       	adiw	r24, 0x28	; 40
{
	
	//обнуляем кольцевой буфер для интегральной компоненты ПИД регулятора//
	for (k=0;k<20;k++)
	{rpmi[k]=0;}
    1826:	11 92       	st	Z+, r1
    1828:	11 92       	st	Z+, r1

int main(void)
{
	
	//обнуляем кольцевой буфер для интегральной компоненты ПИД регулятора//
	for (k=0;k<20;k++)
    182a:	e8 17       	cp	r30, r24
    182c:	f9 07       	cpc	r31, r25
    182e:	d9 f7       	brne	.-10     	; 0x1826 <main+0x8>
	{rpmi[k]=0;}
		k=0;
    1830:	10 92 a1 00 	sts	0x00A1, r1
    1834:	10 92 a0 00 	sts	0x00A0, r1
    1838:	e4 ed       	ldi	r30, 0xD4	; 212
    183a:	f2 e0       	ldi	r31, 0x02	; 2
	send_Uart(10);
*/
	//PORTD=PORTD^(1<<PD6);
}

int main(void)
    183c:	cf 01       	movw	r24, r30
    183e:	88 96       	adiw	r24, 0x28	; 40
	for (k=0;k<20;k++)
	{rpmi[k]=0;}
		k=0;
		
	for (l=0;l<20;l++)
	{Temp_I[l]=0;}
    1840:	11 92       	st	Z+, r1
    1842:	11 92       	st	Z+, r1
	//обнуляем кольцевой буфер для интегральной компоненты ПИД регулятора//
	for (k=0;k<20;k++)
	{rpmi[k]=0;}
		k=0;
		
	for (l=0;l<20;l++)
    1844:	e8 17       	cp	r30, r24
    1846:	f9 07       	cpc	r31, r25
    1848:	d9 f7       	brne	.-10     	; 0x1840 <main+0x22>
	{Temp_I[l]=0;}
		l=0;
    184a:	10 92 df 00 	sts	0x00DF, r1
    184e:	10 92 de 00 	sts	0x00DE, r1
    1852:	e0 ee       	ldi	r30, 0xE0	; 224
    1854:	f0 e0       	ldi	r31, 0x00	; 0
	send_Uart(10);
*/
	//PORTD=PORTD^(1<<PD6);
}

int main(void)
    1856:	cf 01       	movw	r24, r30
    1858:	88 96       	adiw	r24, 0x28	; 40
		l=0;
	//********************************************************************//	
	
	//усредняем темературу и работаем относительно нее
	for (avr=0;avr<10;avr++)
	{Tavr[avr]=0;}
    185a:	40 e0       	ldi	r20, 0x00	; 0
    185c:	50 e0       	ldi	r21, 0x00	; 0
    185e:	ba 01       	movw	r22, r20
    1860:	41 93       	st	Z+, r20
    1862:	51 93       	st	Z+, r21
    1864:	61 93       	st	Z+, r22
    1866:	71 93       	st	Z+, r23
	{Temp_I[l]=0;}
		l=0;
	//********************************************************************//	
	
	//усредняем темературу и работаем относительно нее
	for (avr=0;avr<10;avr++)
    1868:	e8 17       	cp	r30, r24
    186a:	f9 07       	cpc	r31, r25
    186c:	c9 f7       	brne	.-14     	; 0x1860 <main+0x42>
	{Tavr[avr]=0;}
		avr=0;
    186e:	10 92 d7 00 	sts	0x00D7, r1
    1872:	10 92 d6 00 	sts	0x00D6, r1
	//**********************************************//
	ADMUX|=(0<<REFS1)|(1<<REFS0)|(0<<ADLAR)|(0<<MUX4)|(0<<MUX3)|(0<<MUX2)|(1<<MUX1)|(1<<MUX0);
    1876:	87 b1       	in	r24, 0x07	; 7
    1878:	83 64       	ori	r24, 0x43	; 67
    187a:	87 b9       	out	0x07, r24	; 7
	ADCSRA|=(1<<ADEN)|(1<<ADSC)|(1<<ADIE)|(1<<ADPS0)|(1<<ADPS1)|(1<<ADPS2);
    187c:	86 b1       	in	r24, 0x06	; 6
    187e:	8f 6c       	ori	r24, 0xCF	; 207
    1880:	86 b9       	out	0x06, r24	; 6
	//OCR0=78;
	
	
	
	DDRB=(1<<PB3);
    1882:	88 e0       	ldi	r24, 0x08	; 8
    1884:	87 bb       	out	0x17, r24	; 23
	OCR0=0;
    1886:	1c be       	out	0x3c, r1	; 60
	TCCR0=(1<<COM01)|(0<<COM00)|(1<<WGM00)|(1<<WGM01)|(1<<CS02)|(0<<CS01)|(1<<CS00);
    1888:	8d e6       	ldi	r24, 0x6D	; 109
    188a:	83 bf       	out	0x33, r24	; 51
	

	
	//OCR1B=0x0F;
	OCR1A = 0x00; //to generate 20% duty cycle
    188c:	1b bc       	out	0x2b, r1	; 43
    188e:	1a bc       	out	0x2a, r1	; 42
	ICR1=0xFF;
    1890:	8f ef       	ldi	r24, 0xFF	; 255
    1892:	90 e0       	ldi	r25, 0x00	; 0
    1894:	97 bd       	out	0x27, r25	; 39
    1896:	86 bd       	out	0x26, r24	; 38
	TCCR1A = (0<<COM1A1)|(0<<COM1B1)|(0<<WGM10)|(1<<WGM11); //Configure fast PWM, non-inverted, without prescaler
    1898:	82 e0       	ldi	r24, 0x02	; 2
    189a:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = (1<<WGM12)|(1<<WGM13)|(0<<CS12)|(0<<CS11)|(1<<CS10);
    189c:	89 e1       	ldi	r24, 0x19	; 25
    189e:	8e bd       	out	0x2e, r24	; 46
	//PORTD|= (1<<PD5);
	DDRD |= (1<<PD5);
    18a0:	8d 9a       	sbi	0x11, 5	; 17
	DDRD |= (1<<PD4);
    18a2:	8c 9a       	sbi	0x11, 4	; 17
	
		
		
	OCR2=255;
    18a4:	8f ef       	ldi	r24, 0xFF	; 255
    18a6:	83 bd       	out	0x23, r24	; 35
	TCCR2=(0<<COM21)|(0<<COM20)|(0<<WGM20)|(1<<WGM21)|(1<<CS22)|(1<<CS21)|(0<<CS20);
    18a8:	8e e0       	ldi	r24, 0x0E	; 14
    18aa:	85 bd       	out	0x25, r24	; 37
	TIMSK|=(1<<OCIE2);
    18ac:	89 b7       	in	r24, 0x39	; 57
    18ae:	80 68       	ori	r24, 0x80	; 128
    18b0:	89 bf       	out	0x39, r24	; 57
	
	MCUCSR=(1<<ISC2);
    18b2:	80 e4       	ldi	r24, 0x40	; 64
    18b4:	84 bf       	out	0x34, r24	; 52
	MCUCR|=(1<<ISC10)|(1<<ISC11)|(1<<ISC00)|(1<<ISC01);
    18b6:	85 b7       	in	r24, 0x35	; 53
    18b8:	8f 60       	ori	r24, 0x0F	; 15
    18ba:	85 bf       	out	0x35, r24	; 53
	GICR|=(1<<INT2)|(1<<INT1)|(1<<INT0);
    18bc:	8b b7       	in	r24, 0x3b	; 59
    18be:	80 6e       	ori	r24, 0xE0	; 224
    18c0:	8b bf       	out	0x3b, r24	; 59
	
	DDRD|= (1<<PD6);
    18c2:	8e 9a       	sbi	0x11, 6	; 17
	

	sei();
    18c4:	78 94       	sei
	
	//DDRD = 0XFF;
init_UART();					//	инициализация UART
    18c6:	0e 94 36 01 	call	0x26c	; 0x26c <init_UART>
    18ca:	8f ef       	ldi	r24, 0xFF	; 255
    18cc:	93 ed       	ldi	r25, 0xD3	; 211
    18ce:	a0 e3       	ldi	r26, 0x30	; 48
    18d0:	81 50       	subi	r24, 0x01	; 1
    18d2:	90 40       	sbci	r25, 0x00	; 0
    18d4:	a0 40       	sbci	r26, 0x00	; 0
    18d6:	e1 f7       	brne	.-8      	; 0x18d0 <main+0xb2>
    18d8:	00 c0       	rjmp	.+0      	; 0x18da <main+0xbc>
    18da:	00 00       	nop
    18dc:	ff cf       	rjmp	.-2      	; 0x18dc <main+0xbe>

000018de <__subsf3>:
    18de:	50 58       	subi	r21, 0x80	; 128

000018e0 <__addsf3>:
    18e0:	bb 27       	eor	r27, r27
    18e2:	aa 27       	eor	r26, r26
    18e4:	0e d0       	rcall	.+28     	; 0x1902 <__addsf3x>
    18e6:	4d c1       	rjmp	.+666    	; 0x1b82 <__fp_round>
    18e8:	3e d1       	rcall	.+636    	; 0x1b66 <__fp_pscA>
    18ea:	30 f0       	brcs	.+12     	; 0x18f8 <__addsf3+0x18>
    18ec:	43 d1       	rcall	.+646    	; 0x1b74 <__fp_pscB>
    18ee:	20 f0       	brcs	.+8      	; 0x18f8 <__addsf3+0x18>
    18f0:	31 f4       	brne	.+12     	; 0x18fe <__addsf3+0x1e>
    18f2:	9f 3f       	cpi	r25, 0xFF	; 255
    18f4:	11 f4       	brne	.+4      	; 0x18fa <__addsf3+0x1a>
    18f6:	1e f4       	brtc	.+6      	; 0x18fe <__addsf3+0x1e>
    18f8:	33 c1       	rjmp	.+614    	; 0x1b60 <__fp_nan>
    18fa:	0e f4       	brtc	.+2      	; 0x18fe <__addsf3+0x1e>
    18fc:	e0 95       	com	r30
    18fe:	e7 fb       	bst	r30, 7
    1900:	29 c1       	rjmp	.+594    	; 0x1b54 <__fp_inf>

00001902 <__addsf3x>:
    1902:	e9 2f       	mov	r30, r25
    1904:	4f d1       	rcall	.+670    	; 0x1ba4 <__fp_split3>
    1906:	80 f3       	brcs	.-32     	; 0x18e8 <__addsf3+0x8>
    1908:	ba 17       	cp	r27, r26
    190a:	62 07       	cpc	r22, r18
    190c:	73 07       	cpc	r23, r19
    190e:	84 07       	cpc	r24, r20
    1910:	95 07       	cpc	r25, r21
    1912:	18 f0       	brcs	.+6      	; 0x191a <__addsf3x+0x18>
    1914:	71 f4       	brne	.+28     	; 0x1932 <__addsf3x+0x30>
    1916:	9e f5       	brtc	.+102    	; 0x197e <__addsf3x+0x7c>
    1918:	67 c1       	rjmp	.+718    	; 0x1be8 <__fp_zero>
    191a:	0e f4       	brtc	.+2      	; 0x191e <__addsf3x+0x1c>
    191c:	e0 95       	com	r30
    191e:	0b 2e       	mov	r0, r27
    1920:	ba 2f       	mov	r27, r26
    1922:	a0 2d       	mov	r26, r0
    1924:	0b 01       	movw	r0, r22
    1926:	b9 01       	movw	r22, r18
    1928:	90 01       	movw	r18, r0
    192a:	0c 01       	movw	r0, r24
    192c:	ca 01       	movw	r24, r20
    192e:	a0 01       	movw	r20, r0
    1930:	11 24       	eor	r1, r1
    1932:	ff 27       	eor	r31, r31
    1934:	59 1b       	sub	r21, r25
    1936:	99 f0       	breq	.+38     	; 0x195e <__addsf3x+0x5c>
    1938:	59 3f       	cpi	r21, 0xF9	; 249
    193a:	50 f4       	brcc	.+20     	; 0x1950 <__addsf3x+0x4e>
    193c:	50 3e       	cpi	r21, 0xE0	; 224
    193e:	68 f1       	brcs	.+90     	; 0x199a <__addsf3x+0x98>
    1940:	1a 16       	cp	r1, r26
    1942:	f0 40       	sbci	r31, 0x00	; 0
    1944:	a2 2f       	mov	r26, r18
    1946:	23 2f       	mov	r18, r19
    1948:	34 2f       	mov	r19, r20
    194a:	44 27       	eor	r20, r20
    194c:	58 5f       	subi	r21, 0xF8	; 248
    194e:	f3 cf       	rjmp	.-26     	; 0x1936 <__addsf3x+0x34>
    1950:	46 95       	lsr	r20
    1952:	37 95       	ror	r19
    1954:	27 95       	ror	r18
    1956:	a7 95       	ror	r26
    1958:	f0 40       	sbci	r31, 0x00	; 0
    195a:	53 95       	inc	r21
    195c:	c9 f7       	brne	.-14     	; 0x1950 <__addsf3x+0x4e>
    195e:	7e f4       	brtc	.+30     	; 0x197e <__addsf3x+0x7c>
    1960:	1f 16       	cp	r1, r31
    1962:	ba 0b       	sbc	r27, r26
    1964:	62 0b       	sbc	r22, r18
    1966:	73 0b       	sbc	r23, r19
    1968:	84 0b       	sbc	r24, r20
    196a:	ba f0       	brmi	.+46     	; 0x199a <__addsf3x+0x98>
    196c:	91 50       	subi	r25, 0x01	; 1
    196e:	a1 f0       	breq	.+40     	; 0x1998 <__addsf3x+0x96>
    1970:	ff 0f       	add	r31, r31
    1972:	bb 1f       	adc	r27, r27
    1974:	66 1f       	adc	r22, r22
    1976:	77 1f       	adc	r23, r23
    1978:	88 1f       	adc	r24, r24
    197a:	c2 f7       	brpl	.-16     	; 0x196c <__addsf3x+0x6a>
    197c:	0e c0       	rjmp	.+28     	; 0x199a <__addsf3x+0x98>
    197e:	ba 0f       	add	r27, r26
    1980:	62 1f       	adc	r22, r18
    1982:	73 1f       	adc	r23, r19
    1984:	84 1f       	adc	r24, r20
    1986:	48 f4       	brcc	.+18     	; 0x199a <__addsf3x+0x98>
    1988:	87 95       	ror	r24
    198a:	77 95       	ror	r23
    198c:	67 95       	ror	r22
    198e:	b7 95       	ror	r27
    1990:	f7 95       	ror	r31
    1992:	9e 3f       	cpi	r25, 0xFE	; 254
    1994:	08 f0       	brcs	.+2      	; 0x1998 <__addsf3x+0x96>
    1996:	b3 cf       	rjmp	.-154    	; 0x18fe <__addsf3+0x1e>
    1998:	93 95       	inc	r25
    199a:	88 0f       	add	r24, r24
    199c:	08 f0       	brcs	.+2      	; 0x19a0 <__addsf3x+0x9e>
    199e:	99 27       	eor	r25, r25
    19a0:	ee 0f       	add	r30, r30
    19a2:	97 95       	ror	r25
    19a4:	87 95       	ror	r24
    19a6:	08 95       	ret

000019a8 <__divsf3>:
    19a8:	0c d0       	rcall	.+24     	; 0x19c2 <__divsf3x>
    19aa:	eb c0       	rjmp	.+470    	; 0x1b82 <__fp_round>
    19ac:	e3 d0       	rcall	.+454    	; 0x1b74 <__fp_pscB>
    19ae:	40 f0       	brcs	.+16     	; 0x19c0 <__divsf3+0x18>
    19b0:	da d0       	rcall	.+436    	; 0x1b66 <__fp_pscA>
    19b2:	30 f0       	brcs	.+12     	; 0x19c0 <__divsf3+0x18>
    19b4:	21 f4       	brne	.+8      	; 0x19be <__divsf3+0x16>
    19b6:	5f 3f       	cpi	r21, 0xFF	; 255
    19b8:	19 f0       	breq	.+6      	; 0x19c0 <__divsf3+0x18>
    19ba:	cc c0       	rjmp	.+408    	; 0x1b54 <__fp_inf>
    19bc:	51 11       	cpse	r21, r1
    19be:	15 c1       	rjmp	.+554    	; 0x1bea <__fp_szero>
    19c0:	cf c0       	rjmp	.+414    	; 0x1b60 <__fp_nan>

000019c2 <__divsf3x>:
    19c2:	f0 d0       	rcall	.+480    	; 0x1ba4 <__fp_split3>
    19c4:	98 f3       	brcs	.-26     	; 0x19ac <__divsf3+0x4>

000019c6 <__divsf3_pse>:
    19c6:	99 23       	and	r25, r25
    19c8:	c9 f3       	breq	.-14     	; 0x19bc <__divsf3+0x14>
    19ca:	55 23       	and	r21, r21
    19cc:	b1 f3       	breq	.-20     	; 0x19ba <__divsf3+0x12>
    19ce:	95 1b       	sub	r25, r21
    19d0:	55 0b       	sbc	r21, r21
    19d2:	bb 27       	eor	r27, r27
    19d4:	aa 27       	eor	r26, r26
    19d6:	62 17       	cp	r22, r18
    19d8:	73 07       	cpc	r23, r19
    19da:	84 07       	cpc	r24, r20
    19dc:	38 f0       	brcs	.+14     	; 0x19ec <__divsf3_pse+0x26>
    19de:	9f 5f       	subi	r25, 0xFF	; 255
    19e0:	5f 4f       	sbci	r21, 0xFF	; 255
    19e2:	22 0f       	add	r18, r18
    19e4:	33 1f       	adc	r19, r19
    19e6:	44 1f       	adc	r20, r20
    19e8:	aa 1f       	adc	r26, r26
    19ea:	a9 f3       	breq	.-22     	; 0x19d6 <__divsf3_pse+0x10>
    19ec:	33 d0       	rcall	.+102    	; 0x1a54 <__divsf3_pse+0x8e>
    19ee:	0e 2e       	mov	r0, r30
    19f0:	3a f0       	brmi	.+14     	; 0x1a00 <__divsf3_pse+0x3a>
    19f2:	e0 e8       	ldi	r30, 0x80	; 128
    19f4:	30 d0       	rcall	.+96     	; 0x1a56 <__divsf3_pse+0x90>
    19f6:	91 50       	subi	r25, 0x01	; 1
    19f8:	50 40       	sbci	r21, 0x00	; 0
    19fa:	e6 95       	lsr	r30
    19fc:	00 1c       	adc	r0, r0
    19fe:	ca f7       	brpl	.-14     	; 0x19f2 <__divsf3_pse+0x2c>
    1a00:	29 d0       	rcall	.+82     	; 0x1a54 <__divsf3_pse+0x8e>
    1a02:	fe 2f       	mov	r31, r30
    1a04:	27 d0       	rcall	.+78     	; 0x1a54 <__divsf3_pse+0x8e>
    1a06:	66 0f       	add	r22, r22
    1a08:	77 1f       	adc	r23, r23
    1a0a:	88 1f       	adc	r24, r24
    1a0c:	bb 1f       	adc	r27, r27
    1a0e:	26 17       	cp	r18, r22
    1a10:	37 07       	cpc	r19, r23
    1a12:	48 07       	cpc	r20, r24
    1a14:	ab 07       	cpc	r26, r27
    1a16:	b0 e8       	ldi	r27, 0x80	; 128
    1a18:	09 f0       	breq	.+2      	; 0x1a1c <__divsf3_pse+0x56>
    1a1a:	bb 0b       	sbc	r27, r27
    1a1c:	80 2d       	mov	r24, r0
    1a1e:	bf 01       	movw	r22, r30
    1a20:	ff 27       	eor	r31, r31
    1a22:	93 58       	subi	r25, 0x83	; 131
    1a24:	5f 4f       	sbci	r21, 0xFF	; 255
    1a26:	2a f0       	brmi	.+10     	; 0x1a32 <__divsf3_pse+0x6c>
    1a28:	9e 3f       	cpi	r25, 0xFE	; 254
    1a2a:	51 05       	cpc	r21, r1
    1a2c:	68 f0       	brcs	.+26     	; 0x1a48 <__divsf3_pse+0x82>
    1a2e:	92 c0       	rjmp	.+292    	; 0x1b54 <__fp_inf>
    1a30:	dc c0       	rjmp	.+440    	; 0x1bea <__fp_szero>
    1a32:	5f 3f       	cpi	r21, 0xFF	; 255
    1a34:	ec f3       	brlt	.-6      	; 0x1a30 <__divsf3_pse+0x6a>
    1a36:	98 3e       	cpi	r25, 0xE8	; 232
    1a38:	dc f3       	brlt	.-10     	; 0x1a30 <__divsf3_pse+0x6a>
    1a3a:	86 95       	lsr	r24
    1a3c:	77 95       	ror	r23
    1a3e:	67 95       	ror	r22
    1a40:	b7 95       	ror	r27
    1a42:	f7 95       	ror	r31
    1a44:	9f 5f       	subi	r25, 0xFF	; 255
    1a46:	c9 f7       	brne	.-14     	; 0x1a3a <__divsf3_pse+0x74>
    1a48:	88 0f       	add	r24, r24
    1a4a:	91 1d       	adc	r25, r1
    1a4c:	96 95       	lsr	r25
    1a4e:	87 95       	ror	r24
    1a50:	97 f9       	bld	r25, 7
    1a52:	08 95       	ret
    1a54:	e1 e0       	ldi	r30, 0x01	; 1
    1a56:	66 0f       	add	r22, r22
    1a58:	77 1f       	adc	r23, r23
    1a5a:	88 1f       	adc	r24, r24
    1a5c:	bb 1f       	adc	r27, r27
    1a5e:	62 17       	cp	r22, r18
    1a60:	73 07       	cpc	r23, r19
    1a62:	84 07       	cpc	r24, r20
    1a64:	ba 07       	cpc	r27, r26
    1a66:	20 f0       	brcs	.+8      	; 0x1a70 <__divsf3_pse+0xaa>
    1a68:	62 1b       	sub	r22, r18
    1a6a:	73 0b       	sbc	r23, r19
    1a6c:	84 0b       	sbc	r24, r20
    1a6e:	ba 0b       	sbc	r27, r26
    1a70:	ee 1f       	adc	r30, r30
    1a72:	88 f7       	brcc	.-30     	; 0x1a56 <__divsf3_pse+0x90>
    1a74:	e0 95       	com	r30
    1a76:	08 95       	ret

00001a78 <__fixsfsi>:
    1a78:	04 d0       	rcall	.+8      	; 0x1a82 <__fixunssfsi>
    1a7a:	68 94       	set
    1a7c:	b1 11       	cpse	r27, r1
    1a7e:	b5 c0       	rjmp	.+362    	; 0x1bea <__fp_szero>
    1a80:	08 95       	ret

00001a82 <__fixunssfsi>:
    1a82:	98 d0       	rcall	.+304    	; 0x1bb4 <__fp_splitA>
    1a84:	88 f0       	brcs	.+34     	; 0x1aa8 <__fixunssfsi+0x26>
    1a86:	9f 57       	subi	r25, 0x7F	; 127
    1a88:	90 f0       	brcs	.+36     	; 0x1aae <__fixunssfsi+0x2c>
    1a8a:	b9 2f       	mov	r27, r25
    1a8c:	99 27       	eor	r25, r25
    1a8e:	b7 51       	subi	r27, 0x17	; 23
    1a90:	a0 f0       	brcs	.+40     	; 0x1aba <__fixunssfsi+0x38>
    1a92:	d1 f0       	breq	.+52     	; 0x1ac8 <__fixunssfsi+0x46>
    1a94:	66 0f       	add	r22, r22
    1a96:	77 1f       	adc	r23, r23
    1a98:	88 1f       	adc	r24, r24
    1a9a:	99 1f       	adc	r25, r25
    1a9c:	1a f0       	brmi	.+6      	; 0x1aa4 <__fixunssfsi+0x22>
    1a9e:	ba 95       	dec	r27
    1aa0:	c9 f7       	brne	.-14     	; 0x1a94 <__fixunssfsi+0x12>
    1aa2:	12 c0       	rjmp	.+36     	; 0x1ac8 <__fixunssfsi+0x46>
    1aa4:	b1 30       	cpi	r27, 0x01	; 1
    1aa6:	81 f0       	breq	.+32     	; 0x1ac8 <__fixunssfsi+0x46>
    1aa8:	9f d0       	rcall	.+318    	; 0x1be8 <__fp_zero>
    1aaa:	b1 e0       	ldi	r27, 0x01	; 1
    1aac:	08 95       	ret
    1aae:	9c c0       	rjmp	.+312    	; 0x1be8 <__fp_zero>
    1ab0:	67 2f       	mov	r22, r23
    1ab2:	78 2f       	mov	r23, r24
    1ab4:	88 27       	eor	r24, r24
    1ab6:	b8 5f       	subi	r27, 0xF8	; 248
    1ab8:	39 f0       	breq	.+14     	; 0x1ac8 <__fixunssfsi+0x46>
    1aba:	b9 3f       	cpi	r27, 0xF9	; 249
    1abc:	cc f3       	brlt	.-14     	; 0x1ab0 <__fixunssfsi+0x2e>
    1abe:	86 95       	lsr	r24
    1ac0:	77 95       	ror	r23
    1ac2:	67 95       	ror	r22
    1ac4:	b3 95       	inc	r27
    1ac6:	d9 f7       	brne	.-10     	; 0x1abe <__fixunssfsi+0x3c>
    1ac8:	3e f4       	brtc	.+14     	; 0x1ad8 <__fixunssfsi+0x56>
    1aca:	90 95       	com	r25
    1acc:	80 95       	com	r24
    1ace:	70 95       	com	r23
    1ad0:	61 95       	neg	r22
    1ad2:	7f 4f       	sbci	r23, 0xFF	; 255
    1ad4:	8f 4f       	sbci	r24, 0xFF	; 255
    1ad6:	9f 4f       	sbci	r25, 0xFF	; 255
    1ad8:	08 95       	ret

00001ada <__floatunsisf>:
    1ada:	e8 94       	clt
    1adc:	09 c0       	rjmp	.+18     	; 0x1af0 <__floatsisf+0x12>

00001ade <__floatsisf>:
    1ade:	97 fb       	bst	r25, 7
    1ae0:	3e f4       	brtc	.+14     	; 0x1af0 <__floatsisf+0x12>
    1ae2:	90 95       	com	r25
    1ae4:	80 95       	com	r24
    1ae6:	70 95       	com	r23
    1ae8:	61 95       	neg	r22
    1aea:	7f 4f       	sbci	r23, 0xFF	; 255
    1aec:	8f 4f       	sbci	r24, 0xFF	; 255
    1aee:	9f 4f       	sbci	r25, 0xFF	; 255
    1af0:	99 23       	and	r25, r25
    1af2:	a9 f0       	breq	.+42     	; 0x1b1e <__floatsisf+0x40>
    1af4:	f9 2f       	mov	r31, r25
    1af6:	96 e9       	ldi	r25, 0x96	; 150
    1af8:	bb 27       	eor	r27, r27
    1afa:	93 95       	inc	r25
    1afc:	f6 95       	lsr	r31
    1afe:	87 95       	ror	r24
    1b00:	77 95       	ror	r23
    1b02:	67 95       	ror	r22
    1b04:	b7 95       	ror	r27
    1b06:	f1 11       	cpse	r31, r1
    1b08:	f8 cf       	rjmp	.-16     	; 0x1afa <__floatsisf+0x1c>
    1b0a:	fa f4       	brpl	.+62     	; 0x1b4a <__floatsisf+0x6c>
    1b0c:	bb 0f       	add	r27, r27
    1b0e:	11 f4       	brne	.+4      	; 0x1b14 <__floatsisf+0x36>
    1b10:	60 ff       	sbrs	r22, 0
    1b12:	1b c0       	rjmp	.+54     	; 0x1b4a <__floatsisf+0x6c>
    1b14:	6f 5f       	subi	r22, 0xFF	; 255
    1b16:	7f 4f       	sbci	r23, 0xFF	; 255
    1b18:	8f 4f       	sbci	r24, 0xFF	; 255
    1b1a:	9f 4f       	sbci	r25, 0xFF	; 255
    1b1c:	16 c0       	rjmp	.+44     	; 0x1b4a <__floatsisf+0x6c>
    1b1e:	88 23       	and	r24, r24
    1b20:	11 f0       	breq	.+4      	; 0x1b26 <__floatsisf+0x48>
    1b22:	96 e9       	ldi	r25, 0x96	; 150
    1b24:	11 c0       	rjmp	.+34     	; 0x1b48 <__floatsisf+0x6a>
    1b26:	77 23       	and	r23, r23
    1b28:	21 f0       	breq	.+8      	; 0x1b32 <__floatsisf+0x54>
    1b2a:	9e e8       	ldi	r25, 0x8E	; 142
    1b2c:	87 2f       	mov	r24, r23
    1b2e:	76 2f       	mov	r23, r22
    1b30:	05 c0       	rjmp	.+10     	; 0x1b3c <__floatsisf+0x5e>
    1b32:	66 23       	and	r22, r22
    1b34:	71 f0       	breq	.+28     	; 0x1b52 <__floatsisf+0x74>
    1b36:	96 e8       	ldi	r25, 0x86	; 134
    1b38:	86 2f       	mov	r24, r22
    1b3a:	70 e0       	ldi	r23, 0x00	; 0
    1b3c:	60 e0       	ldi	r22, 0x00	; 0
    1b3e:	2a f0       	brmi	.+10     	; 0x1b4a <__floatsisf+0x6c>
    1b40:	9a 95       	dec	r25
    1b42:	66 0f       	add	r22, r22
    1b44:	77 1f       	adc	r23, r23
    1b46:	88 1f       	adc	r24, r24
    1b48:	da f7       	brpl	.-10     	; 0x1b40 <__floatsisf+0x62>
    1b4a:	88 0f       	add	r24, r24
    1b4c:	96 95       	lsr	r25
    1b4e:	87 95       	ror	r24
    1b50:	97 f9       	bld	r25, 7
    1b52:	08 95       	ret

00001b54 <__fp_inf>:
    1b54:	97 f9       	bld	r25, 7
    1b56:	9f 67       	ori	r25, 0x7F	; 127
    1b58:	80 e8       	ldi	r24, 0x80	; 128
    1b5a:	70 e0       	ldi	r23, 0x00	; 0
    1b5c:	60 e0       	ldi	r22, 0x00	; 0
    1b5e:	08 95       	ret

00001b60 <__fp_nan>:
    1b60:	9f ef       	ldi	r25, 0xFF	; 255
    1b62:	80 ec       	ldi	r24, 0xC0	; 192
    1b64:	08 95       	ret

00001b66 <__fp_pscA>:
    1b66:	00 24       	eor	r0, r0
    1b68:	0a 94       	dec	r0
    1b6a:	16 16       	cp	r1, r22
    1b6c:	17 06       	cpc	r1, r23
    1b6e:	18 06       	cpc	r1, r24
    1b70:	09 06       	cpc	r0, r25
    1b72:	08 95       	ret

00001b74 <__fp_pscB>:
    1b74:	00 24       	eor	r0, r0
    1b76:	0a 94       	dec	r0
    1b78:	12 16       	cp	r1, r18
    1b7a:	13 06       	cpc	r1, r19
    1b7c:	14 06       	cpc	r1, r20
    1b7e:	05 06       	cpc	r0, r21
    1b80:	08 95       	ret

00001b82 <__fp_round>:
    1b82:	09 2e       	mov	r0, r25
    1b84:	03 94       	inc	r0
    1b86:	00 0c       	add	r0, r0
    1b88:	11 f4       	brne	.+4      	; 0x1b8e <__fp_round+0xc>
    1b8a:	88 23       	and	r24, r24
    1b8c:	52 f0       	brmi	.+20     	; 0x1ba2 <__fp_round+0x20>
    1b8e:	bb 0f       	add	r27, r27
    1b90:	40 f4       	brcc	.+16     	; 0x1ba2 <__fp_round+0x20>
    1b92:	bf 2b       	or	r27, r31
    1b94:	11 f4       	brne	.+4      	; 0x1b9a <__fp_round+0x18>
    1b96:	60 ff       	sbrs	r22, 0
    1b98:	04 c0       	rjmp	.+8      	; 0x1ba2 <__fp_round+0x20>
    1b9a:	6f 5f       	subi	r22, 0xFF	; 255
    1b9c:	7f 4f       	sbci	r23, 0xFF	; 255
    1b9e:	8f 4f       	sbci	r24, 0xFF	; 255
    1ba0:	9f 4f       	sbci	r25, 0xFF	; 255
    1ba2:	08 95       	ret

00001ba4 <__fp_split3>:
    1ba4:	57 fd       	sbrc	r21, 7
    1ba6:	90 58       	subi	r25, 0x80	; 128
    1ba8:	44 0f       	add	r20, r20
    1baa:	55 1f       	adc	r21, r21
    1bac:	59 f0       	breq	.+22     	; 0x1bc4 <__fp_splitA+0x10>
    1bae:	5f 3f       	cpi	r21, 0xFF	; 255
    1bb0:	71 f0       	breq	.+28     	; 0x1bce <__fp_splitA+0x1a>
    1bb2:	47 95       	ror	r20

00001bb4 <__fp_splitA>:
    1bb4:	88 0f       	add	r24, r24
    1bb6:	97 fb       	bst	r25, 7
    1bb8:	99 1f       	adc	r25, r25
    1bba:	61 f0       	breq	.+24     	; 0x1bd4 <__fp_splitA+0x20>
    1bbc:	9f 3f       	cpi	r25, 0xFF	; 255
    1bbe:	79 f0       	breq	.+30     	; 0x1bde <__fp_splitA+0x2a>
    1bc0:	87 95       	ror	r24
    1bc2:	08 95       	ret
    1bc4:	12 16       	cp	r1, r18
    1bc6:	13 06       	cpc	r1, r19
    1bc8:	14 06       	cpc	r1, r20
    1bca:	55 1f       	adc	r21, r21
    1bcc:	f2 cf       	rjmp	.-28     	; 0x1bb2 <__fp_split3+0xe>
    1bce:	46 95       	lsr	r20
    1bd0:	f1 df       	rcall	.-30     	; 0x1bb4 <__fp_splitA>
    1bd2:	08 c0       	rjmp	.+16     	; 0x1be4 <__fp_splitA+0x30>
    1bd4:	16 16       	cp	r1, r22
    1bd6:	17 06       	cpc	r1, r23
    1bd8:	18 06       	cpc	r1, r24
    1bda:	99 1f       	adc	r25, r25
    1bdc:	f1 cf       	rjmp	.-30     	; 0x1bc0 <__fp_splitA+0xc>
    1bde:	86 95       	lsr	r24
    1be0:	71 05       	cpc	r23, r1
    1be2:	61 05       	cpc	r22, r1
    1be4:	08 94       	sec
    1be6:	08 95       	ret

00001be8 <__fp_zero>:
    1be8:	e8 94       	clt

00001bea <__fp_szero>:
    1bea:	bb 27       	eor	r27, r27
    1bec:	66 27       	eor	r22, r22
    1bee:	77 27       	eor	r23, r23
    1bf0:	cb 01       	movw	r24, r22
    1bf2:	97 f9       	bld	r25, 7
    1bf4:	08 95       	ret

00001bf6 <__mulsf3>:
    1bf6:	0b d0       	rcall	.+22     	; 0x1c0e <__mulsf3x>
    1bf8:	c4 cf       	rjmp	.-120    	; 0x1b82 <__fp_round>
    1bfa:	b5 df       	rcall	.-150    	; 0x1b66 <__fp_pscA>
    1bfc:	28 f0       	brcs	.+10     	; 0x1c08 <__mulsf3+0x12>
    1bfe:	ba df       	rcall	.-140    	; 0x1b74 <__fp_pscB>
    1c00:	18 f0       	brcs	.+6      	; 0x1c08 <__mulsf3+0x12>
    1c02:	95 23       	and	r25, r21
    1c04:	09 f0       	breq	.+2      	; 0x1c08 <__mulsf3+0x12>
    1c06:	a6 cf       	rjmp	.-180    	; 0x1b54 <__fp_inf>
    1c08:	ab cf       	rjmp	.-170    	; 0x1b60 <__fp_nan>
    1c0a:	11 24       	eor	r1, r1
    1c0c:	ee cf       	rjmp	.-36     	; 0x1bea <__fp_szero>

00001c0e <__mulsf3x>:
    1c0e:	ca df       	rcall	.-108    	; 0x1ba4 <__fp_split3>
    1c10:	a0 f3       	brcs	.-24     	; 0x1bfa <__mulsf3+0x4>

00001c12 <__mulsf3_pse>:
    1c12:	95 9f       	mul	r25, r21
    1c14:	d1 f3       	breq	.-12     	; 0x1c0a <__mulsf3+0x14>
    1c16:	95 0f       	add	r25, r21
    1c18:	50 e0       	ldi	r21, 0x00	; 0
    1c1a:	55 1f       	adc	r21, r21
    1c1c:	62 9f       	mul	r22, r18
    1c1e:	f0 01       	movw	r30, r0
    1c20:	72 9f       	mul	r23, r18
    1c22:	bb 27       	eor	r27, r27
    1c24:	f0 0d       	add	r31, r0
    1c26:	b1 1d       	adc	r27, r1
    1c28:	63 9f       	mul	r22, r19
    1c2a:	aa 27       	eor	r26, r26
    1c2c:	f0 0d       	add	r31, r0
    1c2e:	b1 1d       	adc	r27, r1
    1c30:	aa 1f       	adc	r26, r26
    1c32:	64 9f       	mul	r22, r20
    1c34:	66 27       	eor	r22, r22
    1c36:	b0 0d       	add	r27, r0
    1c38:	a1 1d       	adc	r26, r1
    1c3a:	66 1f       	adc	r22, r22
    1c3c:	82 9f       	mul	r24, r18
    1c3e:	22 27       	eor	r18, r18
    1c40:	b0 0d       	add	r27, r0
    1c42:	a1 1d       	adc	r26, r1
    1c44:	62 1f       	adc	r22, r18
    1c46:	73 9f       	mul	r23, r19
    1c48:	b0 0d       	add	r27, r0
    1c4a:	a1 1d       	adc	r26, r1
    1c4c:	62 1f       	adc	r22, r18
    1c4e:	83 9f       	mul	r24, r19
    1c50:	a0 0d       	add	r26, r0
    1c52:	61 1d       	adc	r22, r1
    1c54:	22 1f       	adc	r18, r18
    1c56:	74 9f       	mul	r23, r20
    1c58:	33 27       	eor	r19, r19
    1c5a:	a0 0d       	add	r26, r0
    1c5c:	61 1d       	adc	r22, r1
    1c5e:	23 1f       	adc	r18, r19
    1c60:	84 9f       	mul	r24, r20
    1c62:	60 0d       	add	r22, r0
    1c64:	21 1d       	adc	r18, r1
    1c66:	82 2f       	mov	r24, r18
    1c68:	76 2f       	mov	r23, r22
    1c6a:	6a 2f       	mov	r22, r26
    1c6c:	11 24       	eor	r1, r1
    1c6e:	9f 57       	subi	r25, 0x7F	; 127
    1c70:	50 40       	sbci	r21, 0x00	; 0
    1c72:	8a f0       	brmi	.+34     	; 0x1c96 <__mulsf3_pse+0x84>
    1c74:	e1 f0       	breq	.+56     	; 0x1cae <__mulsf3_pse+0x9c>
    1c76:	88 23       	and	r24, r24
    1c78:	4a f0       	brmi	.+18     	; 0x1c8c <__mulsf3_pse+0x7a>
    1c7a:	ee 0f       	add	r30, r30
    1c7c:	ff 1f       	adc	r31, r31
    1c7e:	bb 1f       	adc	r27, r27
    1c80:	66 1f       	adc	r22, r22
    1c82:	77 1f       	adc	r23, r23
    1c84:	88 1f       	adc	r24, r24
    1c86:	91 50       	subi	r25, 0x01	; 1
    1c88:	50 40       	sbci	r21, 0x00	; 0
    1c8a:	a9 f7       	brne	.-22     	; 0x1c76 <__mulsf3_pse+0x64>
    1c8c:	9e 3f       	cpi	r25, 0xFE	; 254
    1c8e:	51 05       	cpc	r21, r1
    1c90:	70 f0       	brcs	.+28     	; 0x1cae <__mulsf3_pse+0x9c>
    1c92:	60 cf       	rjmp	.-320    	; 0x1b54 <__fp_inf>
    1c94:	aa cf       	rjmp	.-172    	; 0x1bea <__fp_szero>
    1c96:	5f 3f       	cpi	r21, 0xFF	; 255
    1c98:	ec f3       	brlt	.-6      	; 0x1c94 <__mulsf3_pse+0x82>
    1c9a:	98 3e       	cpi	r25, 0xE8	; 232
    1c9c:	dc f3       	brlt	.-10     	; 0x1c94 <__mulsf3_pse+0x82>
    1c9e:	86 95       	lsr	r24
    1ca0:	77 95       	ror	r23
    1ca2:	67 95       	ror	r22
    1ca4:	b7 95       	ror	r27
    1ca6:	f7 95       	ror	r31
    1ca8:	e7 95       	ror	r30
    1caa:	9f 5f       	subi	r25, 0xFF	; 255
    1cac:	c1 f7       	brne	.-16     	; 0x1c9e <__mulsf3_pse+0x8c>
    1cae:	fe 2b       	or	r31, r30
    1cb0:	88 0f       	add	r24, r24
    1cb2:	91 1d       	adc	r25, r1
    1cb4:	96 95       	lsr	r25
    1cb6:	87 95       	ror	r24
    1cb8:	97 f9       	bld	r25, 7
    1cba:	08 95       	ret

00001cbc <__udivmodhi4>:
    1cbc:	aa 1b       	sub	r26, r26
    1cbe:	bb 1b       	sub	r27, r27
    1cc0:	51 e1       	ldi	r21, 0x11	; 17
    1cc2:	07 c0       	rjmp	.+14     	; 0x1cd2 <__udivmodhi4_ep>

00001cc4 <__udivmodhi4_loop>:
    1cc4:	aa 1f       	adc	r26, r26
    1cc6:	bb 1f       	adc	r27, r27
    1cc8:	a6 17       	cp	r26, r22
    1cca:	b7 07       	cpc	r27, r23
    1ccc:	10 f0       	brcs	.+4      	; 0x1cd2 <__udivmodhi4_ep>
    1cce:	a6 1b       	sub	r26, r22
    1cd0:	b7 0b       	sbc	r27, r23

00001cd2 <__udivmodhi4_ep>:
    1cd2:	88 1f       	adc	r24, r24
    1cd4:	99 1f       	adc	r25, r25
    1cd6:	5a 95       	dec	r21
    1cd8:	a9 f7       	brne	.-22     	; 0x1cc4 <__udivmodhi4_loop>
    1cda:	80 95       	com	r24
    1cdc:	90 95       	com	r25
    1cde:	bc 01       	movw	r22, r24
    1ce0:	cd 01       	movw	r24, r26
    1ce2:	08 95       	ret

00001ce4 <__divmodhi4>:
    1ce4:	97 fb       	bst	r25, 7
    1ce6:	09 2e       	mov	r0, r25
    1ce8:	07 26       	eor	r0, r23
    1cea:	0a d0       	rcall	.+20     	; 0x1d00 <__divmodhi4_neg1>
    1cec:	77 fd       	sbrc	r23, 7
    1cee:	04 d0       	rcall	.+8      	; 0x1cf8 <__divmodhi4_neg2>
    1cf0:	e5 df       	rcall	.-54     	; 0x1cbc <__udivmodhi4>
    1cf2:	06 d0       	rcall	.+12     	; 0x1d00 <__divmodhi4_neg1>
    1cf4:	00 20       	and	r0, r0
    1cf6:	1a f4       	brpl	.+6      	; 0x1cfe <__divmodhi4_exit>

00001cf8 <__divmodhi4_neg2>:
    1cf8:	70 95       	com	r23
    1cfa:	61 95       	neg	r22
    1cfc:	7f 4f       	sbci	r23, 0xFF	; 255

00001cfe <__divmodhi4_exit>:
    1cfe:	08 95       	ret

00001d00 <__divmodhi4_neg1>:
    1d00:	f6 f7       	brtc	.-4      	; 0x1cfe <__divmodhi4_exit>
    1d02:	90 95       	com	r25
    1d04:	81 95       	neg	r24
    1d06:	9f 4f       	sbci	r25, 0xFF	; 255
    1d08:	08 95       	ret

00001d0a <__divmodsi4>:
    1d0a:	97 fb       	bst	r25, 7
    1d0c:	09 2e       	mov	r0, r25
    1d0e:	05 26       	eor	r0, r21
    1d10:	0e d0       	rcall	.+28     	; 0x1d2e <__divmodsi4_neg1>
    1d12:	57 fd       	sbrc	r21, 7
    1d14:	04 d0       	rcall	.+8      	; 0x1d1e <__divmodsi4_neg2>
    1d16:	14 d0       	rcall	.+40     	; 0x1d40 <__udivmodsi4>
    1d18:	0a d0       	rcall	.+20     	; 0x1d2e <__divmodsi4_neg1>
    1d1a:	00 1c       	adc	r0, r0
    1d1c:	38 f4       	brcc	.+14     	; 0x1d2c <__divmodsi4_exit>

00001d1e <__divmodsi4_neg2>:
    1d1e:	50 95       	com	r21
    1d20:	40 95       	com	r20
    1d22:	30 95       	com	r19
    1d24:	21 95       	neg	r18
    1d26:	3f 4f       	sbci	r19, 0xFF	; 255
    1d28:	4f 4f       	sbci	r20, 0xFF	; 255
    1d2a:	5f 4f       	sbci	r21, 0xFF	; 255

00001d2c <__divmodsi4_exit>:
    1d2c:	08 95       	ret

00001d2e <__divmodsi4_neg1>:
    1d2e:	f6 f7       	brtc	.-4      	; 0x1d2c <__divmodsi4_exit>
    1d30:	90 95       	com	r25
    1d32:	80 95       	com	r24
    1d34:	70 95       	com	r23
    1d36:	61 95       	neg	r22
    1d38:	7f 4f       	sbci	r23, 0xFF	; 255
    1d3a:	8f 4f       	sbci	r24, 0xFF	; 255
    1d3c:	9f 4f       	sbci	r25, 0xFF	; 255
    1d3e:	08 95       	ret

00001d40 <__udivmodsi4>:
    1d40:	a1 e2       	ldi	r26, 0x21	; 33
    1d42:	1a 2e       	mov	r1, r26
    1d44:	aa 1b       	sub	r26, r26
    1d46:	bb 1b       	sub	r27, r27
    1d48:	fd 01       	movw	r30, r26
    1d4a:	0d c0       	rjmp	.+26     	; 0x1d66 <__udivmodsi4_ep>

00001d4c <__udivmodsi4_loop>:
    1d4c:	aa 1f       	adc	r26, r26
    1d4e:	bb 1f       	adc	r27, r27
    1d50:	ee 1f       	adc	r30, r30
    1d52:	ff 1f       	adc	r31, r31
    1d54:	a2 17       	cp	r26, r18
    1d56:	b3 07       	cpc	r27, r19
    1d58:	e4 07       	cpc	r30, r20
    1d5a:	f5 07       	cpc	r31, r21
    1d5c:	20 f0       	brcs	.+8      	; 0x1d66 <__udivmodsi4_ep>
    1d5e:	a2 1b       	sub	r26, r18
    1d60:	b3 0b       	sbc	r27, r19
    1d62:	e4 0b       	sbc	r30, r20
    1d64:	f5 0b       	sbc	r31, r21

00001d66 <__udivmodsi4_ep>:
    1d66:	66 1f       	adc	r22, r22
    1d68:	77 1f       	adc	r23, r23
    1d6a:	88 1f       	adc	r24, r24
    1d6c:	99 1f       	adc	r25, r25
    1d6e:	1a 94       	dec	r1
    1d70:	69 f7       	brne	.-38     	; 0x1d4c <__udivmodsi4_loop>
    1d72:	60 95       	com	r22
    1d74:	70 95       	com	r23
    1d76:	80 95       	com	r24
    1d78:	90 95       	com	r25
    1d7a:	9b 01       	movw	r18, r22
    1d7c:	ac 01       	movw	r20, r24
    1d7e:	bd 01       	movw	r22, r26
    1d80:	cf 01       	movw	r24, r30
    1d82:	08 95       	ret

00001d84 <itoa>:
    1d84:	fb 01       	movw	r30, r22
    1d86:	9f 01       	movw	r18, r30
    1d88:	e8 94       	clt
    1d8a:	42 30       	cpi	r20, 0x02	; 2
    1d8c:	c4 f0       	brlt	.+48     	; 0x1dbe <itoa+0x3a>
    1d8e:	45 32       	cpi	r20, 0x25	; 37
    1d90:	b4 f4       	brge	.+44     	; 0x1dbe <itoa+0x3a>
    1d92:	4a 30       	cpi	r20, 0x0A	; 10
    1d94:	29 f4       	brne	.+10     	; 0x1da0 <itoa+0x1c>
    1d96:	97 fb       	bst	r25, 7
    1d98:	1e f4       	brtc	.+6      	; 0x1da0 <itoa+0x1c>
    1d9a:	90 95       	com	r25
    1d9c:	81 95       	neg	r24
    1d9e:	9f 4f       	sbci	r25, 0xFF	; 255
    1da0:	64 2f       	mov	r22, r20
    1da2:	77 27       	eor	r23, r23
    1da4:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <__udivmodhi4>
    1da8:	80 5d       	subi	r24, 0xD0	; 208
    1daa:	8a 33       	cpi	r24, 0x3A	; 58
    1dac:	0c f0       	brlt	.+2      	; 0x1db0 <itoa+0x2c>
    1dae:	89 5d       	subi	r24, 0xD9	; 217
    1db0:	81 93       	st	Z+, r24
    1db2:	cb 01       	movw	r24, r22
    1db4:	00 97       	sbiw	r24, 0x00	; 0
    1db6:	a1 f7       	brne	.-24     	; 0x1da0 <itoa+0x1c>
    1db8:	16 f4       	brtc	.+4      	; 0x1dbe <itoa+0x3a>
    1dba:	5d e2       	ldi	r21, 0x2D	; 45
    1dbc:	51 93       	st	Z+, r21
    1dbe:	10 82       	st	Z, r1
    1dc0:	c9 01       	movw	r24, r18
    1dc2:	0c 94 e3 0e 	jmp	0x1dc6	; 0x1dc6 <strrev>

00001dc6 <strrev>:
    1dc6:	dc 01       	movw	r26, r24
    1dc8:	fc 01       	movw	r30, r24
    1dca:	67 2f       	mov	r22, r23
    1dcc:	71 91       	ld	r23, Z+
    1dce:	77 23       	and	r23, r23
    1dd0:	e1 f7       	brne	.-8      	; 0x1dca <strrev+0x4>
    1dd2:	32 97       	sbiw	r30, 0x02	; 2
    1dd4:	04 c0       	rjmp	.+8      	; 0x1dde <strrev+0x18>
    1dd6:	7c 91       	ld	r23, X
    1dd8:	6d 93       	st	X+, r22
    1dda:	70 83       	st	Z, r23
    1ddc:	62 91       	ld	r22, -Z
    1dde:	ae 17       	cp	r26, r30
    1de0:	bf 07       	cpc	r27, r31
    1de2:	c8 f3       	brcs	.-14     	; 0x1dd6 <strrev+0x10>
    1de4:	08 95       	ret

00001de6 <_exit>:
    1de6:	f8 94       	cli

00001de8 <__stop_program>:
    1de8:	ff cf       	rjmp	.-2      	; 0x1de8 <__stop_program>
