{"vcs1":{"timestamp_begin":1759404173.526116777, "rt":6.74, "ut":5.49, "st":0.73}}
{"vcselab":{"timestamp_begin":1759404180.322751730, "rt":1.65, "ut":1.18, "st":0.09}}
{"link":{"timestamp_begin":1759404182.020528004, "rt":0.72, "ut":0.38, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759404173.244813128}
{"VCS_COMP_START_TIME": 1759404173.244813128}
{"VCS_COMP_END_TIME": 1759404189.221173006}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./syn+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+SYN+prog4 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog4"}
{"vcs1": {"peak_mem": 440304}}
{"vcselab": {"peak_mem": 268728}}
