
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/sha/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/sha
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/sha.v
# synth_design -part xc7z020clg484-3 -top sha1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top sha1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 124872 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 27.895 ; free physical = 244548 ; free virtual = 313072
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sha1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/sha.v:50]
INFO: [Synth 8-6155] done synthesizing module 'sha1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/sha.v:50]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.297 ; gain = 84.660 ; free physical = 244516 ; free virtual = 313041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.297 ; gain = 84.660 ; free physical = 244531 ; free virtual = 313056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.297 ; gain = 92.660 ; free physical = 244530 ; free virtual = 313055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1617.348 ; gain = 143.711 ; free physical = 244424 ; free virtual = 312950
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 1     
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 28    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 6     
	  82 Input     32 Bit        Muxes := 15    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  82 Input      2 Bit        Muxes := 6     
	  82 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sha1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 1     
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 28    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 6     
	  82 Input     32 Bit        Muxes := 15    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  82 Input      2 Bit        Muxes := 6     
	  82 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'Kt_reg[0]' (FDR) to 'Kt_reg[23]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[1]' (FDR) to 'Kt_reg[21]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[2]' (FDR) to 'Kt_reg[6]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[3]' (FDR) to 'Kt_reg[12]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[4]' (FDR) to 'Kt_reg[17]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[5]' (FDR) to 'Kt_reg[9]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[6]' (FDR) to 'Kt_reg[31]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[7]' (FDR) to 'Kt_reg[25]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[8]' (FDR) to 'Kt_reg[14]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[9]' (FDR) to 'Kt_reg[29]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[10]' (FDR) to 'Kt_reg[24]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[11]' (FDR) to 'Kt_reg[13]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[14]' (FDR) to 'Kt_reg[30]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[16]' (FDR) to 'Kt_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Kt_reg[18] )
INFO: [Synth 8-3886] merging instance 'Kt_reg[19]' (FDR) to 'Kt_reg[20]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[20]' (FDR) to 'Kt_reg[26]'
INFO: [Synth 8-3886] merging instance 'Kt_reg[25]' (FDR) to 'Kt_reg[27]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1762.660 ; gain = 289.023 ; free physical = 244140 ; free virtual = 312671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1762.664 ; gain = 289.027 ; free physical = 244076 ; free virtual = 312607
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.664 ; gain = 289.027 ; free physical = 244142 ; free virtual = 312673
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.664 ; gain = 289.027 ; free physical = 244140 ; free virtual = 312671
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.664 ; gain = 289.027 ; free physical = 244140 ; free virtual = 312671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.664 ; gain = 289.027 ; free physical = 244140 ; free virtual = 312671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1762.664 ; gain = 289.027 ; free physical = 244139 ; free virtual = 312670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1762.664 ; gain = 289.027 ; free physical = 244135 ; free virtual = 312666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1762.664 ; gain = 289.027 ; free physical = 244135 ; free virtual = 312666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    56|
|2     |LUT1   |     1|
|3     |LUT2   |   328|
|4     |LUT3   |   549|
|5     |LUT4   |    98|
|6     |LUT5   |    47|
|7     |LUT6   |   287|
|8     |FDRE   |   896|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2262|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1762.664 ; gain = 289.027 ; free physical = 244135 ; free virtual = 312666
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1762.664 ; gain = 289.027 ; free physical = 244137 ; free virtual = 312668
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1762.668 ; gain = 289.027 ; free physical = 244147 ; free virtual = 312678
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sha1' is not ideal for floorplanning, since the cellview 'sha1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1857.832 ; gain = 0.000 ; free physical = 244012 ; free virtual = 312543
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1857.832 ; gain = 384.293 ; free physical = 244068 ; free virtual = 312599
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2421.488 ; gain = 563.656 ; free physical = 245856 ; free virtual = 314383
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_i]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2421.488 ; gain = 0.000 ; free physical = 245836 ; free virtual = 314363
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.496 ; gain = 0.000 ; free physical = 245768 ; free virtual = 314296
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/sha/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk_i" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/sha/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 246686 ; free virtual = 315211

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ad435c27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 246684 ; free virtual = 315209

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ad435c27

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 246948 ; free virtual = 315471
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1452bcc0d

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 247103 ; free virtual = 315627
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7f7d7c96

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 247347 ; free virtual = 315871
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7f7d7c96

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 247428 ; free virtual = 315952
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12b11f4fb

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 247769 ; free virtual = 316293
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12b11f4fb

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 247768 ; free virtual = 316292
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 247767 ; free virtual = 316291
Ending Logic Optimization Task | Checksum: 12b11f4fb

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 247766 ; free virtual = 316289

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12b11f4fb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 247757 ; free virtual = 316281

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12b11f4fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 247756 ; free virtual = 316280

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 247756 ; free virtual = 316280
Ending Netlist Obfuscation Task | Checksum: 12b11f4fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 247755 ; free virtual = 316279
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2515.562 ; gain = 0.000 ; free physical = 247755 ; free virtual = 316279
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 12b11f4fb
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module sha1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2531.555 ; gain = 0.000 ; free physical = 247681 ; free virtual = 316204
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2531.555 ; gain = 0.000 ; free physical = 247641 ; free virtual = 316165
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk_i" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.680 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2532.543 ; gain = 0.988 ; free physical = 247554 ; free virtual = 316078
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2730.734 ; gain = 199.180 ; free physical = 247399 ; free virtual = 315923
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2730.734 ; gain = 199.180 ; free physical = 247399 ; free virtual = 315923

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 247527 ; free virtual = 316050


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design sha1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 896
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 12b11f4fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 247521 ; free virtual = 316044
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 12b11f4fb
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2730.734 ; gain = 215.172 ; free physical = 247525 ; free virtual = 316049
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28174088 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12b11f4fb

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 247545 ; free virtual = 316069
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 12b11f4fb

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 247544 ; free virtual = 316068
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 12b11f4fb

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 247550 ; free virtual = 316073
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 12b11f4fb

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 247548 ; free virtual = 316072
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12b11f4fb

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 247546 ; free virtual = 316070

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 247546 ; free virtual = 316070
Ending Netlist Obfuscation Task | Checksum: 12b11f4fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 247545 ; free virtual = 316069
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246977 ; free virtual = 315505
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7640d9d8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246977 ; free virtual = 315505
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246977 ; free virtual = 315505

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c1e982e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246908 ; free virtual = 315436

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bf7dabc7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246876 ; free virtual = 315404

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bf7dabc7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246876 ; free virtual = 315404
Phase 1 Placer Initialization | Checksum: 1bf7dabc7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246875 ; free virtual = 315402

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fe0d0696

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246859 ; free virtual = 315387

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246676 ; free virtual = 315205

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19b4705a2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246666 ; free virtual = 315196
Phase 2 Global Placement | Checksum: 1824e0bf1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246664 ; free virtual = 315193

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1824e0bf1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246670 ; free virtual = 315199

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15311dc7b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246646 ; free virtual = 315175

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1285c8e51

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246656 ; free virtual = 315185

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1285c8e51

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246663 ; free virtual = 315192

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1856a71d2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246609 ; free virtual = 315138

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13f59c714

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246590 ; free virtual = 315119

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13f59c714

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246585 ; free virtual = 315115
Phase 3 Detail Placement | Checksum: 13f59c714

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246580 ; free virtual = 315110

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f8c5cd76

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: f8c5cd76

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246544 ; free virtual = 315073
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.064. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c83b7400

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246543 ; free virtual = 315072
Phase 4.1 Post Commit Optimization | Checksum: c83b7400

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246541 ; free virtual = 315071

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c83b7400

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246541 ; free virtual = 315070

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c83b7400

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246539 ; free virtual = 315068

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246538 ; free virtual = 315067
Phase 4.4 Final Placement Cleanup | Checksum: 1406cc870

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246537 ; free virtual = 315067
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1406cc870

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246537 ; free virtual = 315066
Ending Placer Task | Checksum: 10da25204

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246545 ; free virtual = 315075
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246548 ; free virtual = 315078
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246507 ; free virtual = 315036
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246502 ; free virtual = 315032
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 246417 ; free virtual = 314949
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/sha/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk_i" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 497c0c9c ConstDB: 0 ShapeSum: c4264568 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "text_i[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk_i" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "text_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "text_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cmd_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cmd_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cmd_w_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cmd_w_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cmd_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cmd_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cmd_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cmd_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1ce3facc9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244176 ; free virtual = 312709
Post Restoration Checksum: NetGraph: e2aa060d NumContArr: eb95a6bc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ce3facc9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244174 ; free virtual = 312707

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ce3facc9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244138 ; free virtual = 312670

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ce3facc9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244136 ; free virtual = 312669
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 144ef1201

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244115 ; free virtual = 312648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.274  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1b2b824da

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244117 ; free virtual = 312649

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f8af5364

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244113 ; free virtual = 312645

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.090  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c6f50e0a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244040 ; free virtual = 312572
Phase 4 Rip-up And Reroute | Checksum: c6f50e0a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244040 ; free virtual = 312572

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: c6f50e0a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244039 ; free virtual = 312571

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c6f50e0a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244039 ; free virtual = 312571
Phase 5 Delay and Skew Optimization | Checksum: c6f50e0a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244038 ; free virtual = 312570

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bdb4e6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244032 ; free virtual = 312565
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.090  | TNS=0.000  | WHS=0.107  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: bdb4e6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244032 ; free virtual = 312565
Phase 6 Post Hold Fix | Checksum: bdb4e6da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244032 ; free virtual = 312565

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.171534 %
  Global Horizontal Routing Utilization  = 0.23521 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e3f8b3b2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244026 ; free virtual = 312559

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e3f8b3b2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244026 ; free virtual = 312558

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c279f19a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 243951 ; free virtual = 312484

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.090  | TNS=0.000  | WHS=0.107  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c279f19a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 243950 ; free virtual = 312483
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 243983 ; free virtual = 312515

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 243982 ; free virtual = 312515
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 243979 ; free virtual = 312512
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244035 ; free virtual = 312568
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2730.734 ; gain = 0.000 ; free physical = 244026 ; free virtual = 312561
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/sha/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk_i" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/sha/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/sha/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/sha/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2751.832 ; gain = 0.000 ; free physical = 244961 ; free virtual = 313495
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:22:52 2022...
