{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682579594750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682579594750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 16:13:14 2023 " "Processing started: Thu Apr 27 16:13:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682579594750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579594750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple -c simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579594750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682579595191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682579595191 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 shifter.v(36) " "Verilog HDL Expression warning at shifter.v(36): truncated literal to match 3 bits" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682579604889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC simple.v(45) " "Verilog HDL Declaration information at simple.v(45): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682579604905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BR br simple.v(51) " "Verilog HDL Declaration information at simple.v(51): object \"BR\" differs only in case from object \"br\" in the same scope" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682579604905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.v 9 9 " "Found 9 design units, including 9 entities, in source file simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579604921 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile " "Found entity 2: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579604921 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "register.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579604921 ""} { "Info" "ISGN_ENTITY_NAME" "4 shifter " "Found entity 4: shifter" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579604921 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC " "Found entity 5: PC" {  } { { "PC.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579604921 ""} { "Info" "ISGN_ENTITY_NAME" "6 phasecounter " "Found entity 6: phasecounter" {  } { { "phasecounter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/phasecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579604921 ""} { "Info" "ISGN_ENTITY_NAME" "7 ctl " "Found entity 7: ctl" {  } { { "ctl.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579604921 ""} { "Info" "ISGN_ENTITY_NAME" "8 branch " "Found entity 8: branch" {  } { { "branch.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579604921 ""} { "Info" "ISGN_ENTITY_NAME" "9 simple " "Found entity 9: simple" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579604921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579604921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579604921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579604921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WriteReg simple.v(56) " "Verilog HDL Implicit Net warning at simple.v(56): created implicit net for \"WriteReg\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579604921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode simple.v(58) " "Verilog HDL Implicit Net warning at simple.v(58): created implicit net for \"opcode\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579604921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegDst simple.v(58) " "Verilog HDL Implicit Net warning at simple.v(58): created implicit net for \"RegDst\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579604921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "brch_sig simple.v(60) " "Verilog HDL Implicit Net warning at simple.v(60): created implicit net for \"brch_sig\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579604921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCIn simple.v(60) " "Verilog HDL Implicit Net warning at simple.v(60): created implicit net for \"PCIn\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579604921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple " "Elaborating entity \"simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682579605063 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out simple.v(16) " "Output port \"out\" at simple.v(16) has no driver" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682579605081 "|simple"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:IR " "Elaborating entity \"register\" for hierarchy \"register:IR\"" {  } { { "simple.v" "IR" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579605147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "simple.v" "RF" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579605173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "simple.v" "ALU" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579605189 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605189 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605189 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(10) " "Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682579605189 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(31) " "Verilog HDL Always Construct warning at ALU.v(31): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605189 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(35) " "Verilog HDL Always Construct warning at ALU.v(35): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(36) " "Verilog HDL Always Construct warning at ALU.v(36): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cond ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"cond\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[0\] ALU.v(9) " "Inferred latch for \"cond\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.v(9) " "Inferred latch for \"C\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.v(9) " "Inferred latch for \"C\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.v(9) " "Inferred latch for \"C\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.v(9) " "Inferred latch for \"C\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.v(9) " "Inferred latch for \"C\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.v(9) " "Inferred latch for \"C\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.v(9) " "Inferred latch for \"C\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.v(9) " "Inferred latch for \"C\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.v(9) " "Inferred latch for \"C\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.v(9) " "Inferred latch for \"C\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.v(9) " "Inferred latch for \"C\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.v(9) " "Inferred latch for \"C\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.v(9) " "Inferred latch for \"C\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.v(9) " "Inferred latch for \"C\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.v(9) " "Inferred latch for \"C\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.v(9) " "Inferred latch for \"C\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] ALU.v(9) " "Inferred latch for \"C\[16\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605197 "|simple|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctl ctl:ctl " "Elaborating entity \"ctl\" for hierarchy \"ctl:ctl\"" {  } { { "simple.v" "ctl" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579605220 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_reg ctl.v(10) " "Verilog HDL or VHDL warning at ctl.v(10): object \"inst_reg\" assigned a value but never read" {  } { { "ctl.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ctl.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682579605220 "|simple|ctl:ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:sf " "Elaborating entity \"shifter\" for hierarchy \"shifter:sf\"" {  } { { "simple.v" "sf" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(16) " "Verilog HDL Always Construct warning at shifter.v(16): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(17) " "Verilog HDL Always Construct warning at shifter.v(17): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 shifter.v(17) " "Verilog HDL assignment warning at shifter.v(17): truncated value with size 3 to match size of target (2)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(18) " "Verilog HDL Always Construct warning at shifter.v(18): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 shifter.v(18) " "Verilog HDL assignment warning at shifter.v(18): truncated value with size 4 to match size of target (3)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(19) " "Verilog HDL Always Construct warning at shifter.v(19): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shifter.v(19) " "Verilog HDL assignment warning at shifter.v(19): truncated value with size 5 to match size of target (4)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(20) " "Verilog HDL Always Construct warning at shifter.v(20): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 shifter.v(20) " "Verilog HDL assignment warning at shifter.v(20): truncated value with size 6 to match size of target (5)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(21) " "Verilog HDL Always Construct warning at shifter.v(21): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 shifter.v(21) " "Verilog HDL assignment warning at shifter.v(21): truncated value with size 7 to match size of target (6)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(22) " "Verilog HDL Always Construct warning at shifter.v(22): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shifter.v(22) " "Verilog HDL assignment warning at shifter.v(22): truncated value with size 8 to match size of target (7)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(23) " "Verilog HDL Always Construct warning at shifter.v(23): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shifter.v(23) " "Verilog HDL assignment warning at shifter.v(23): truncated value with size 9 to match size of target (8)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(24) " "Verilog HDL Always Construct warning at shifter.v(24): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shifter.v(24) " "Verilog HDL assignment warning at shifter.v(24): truncated value with size 10 to match size of target (9)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(25) " "Verilog HDL Always Construct warning at shifter.v(25): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 shifter.v(25) " "Verilog HDL assignment warning at shifter.v(25): truncated value with size 11 to match size of target (10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(26) " "Verilog HDL Always Construct warning at shifter.v(26): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 shifter.v(26) " "Verilog HDL assignment warning at shifter.v(26): truncated value with size 12 to match size of target (11)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(27) " "Verilog HDL Always Construct warning at shifter.v(27): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 shifter.v(27) " "Verilog HDL assignment warning at shifter.v(27): truncated value with size 13 to match size of target (12)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(28) " "Verilog HDL Always Construct warning at shifter.v(28): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 shifter.v(28) " "Verilog HDL assignment warning at shifter.v(28): truncated value with size 14 to match size of target (13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(29) " "Verilog HDL Always Construct warning at shifter.v(29): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 shifter.v(29) " "Verilog HDL assignment warning at shifter.v(29): truncated value with size 15 to match size of target (14)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(30) " "Verilog HDL Always Construct warning at shifter.v(30): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 shifter.v(30) " "Verilog HDL assignment warning at shifter.v(30): truncated value with size 16 to match size of target (15)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(15) " "Verilog HDL Case Statement warning at shifter.v(15): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(11) " "Verilog HDL Case Statement warning at shifter.v(11): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(39) " "Verilog HDL Always Construct warning at shifter.v(39): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605255 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(40) " "Verilog HDL Always Construct warning at shifter.v(40): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(45) " "Verilog HDL Always Construct warning at shifter.v(45): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C shifter.v(10) " "Verilog HDL Always Construct warning at shifter.v(10): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] shifter.v(10) " "Inferred latch for \"C\[0\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] shifter.v(10) " "Inferred latch for \"C\[1\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] shifter.v(10) " "Inferred latch for \"C\[2\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] shifter.v(10) " "Inferred latch for \"C\[3\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] shifter.v(10) " "Inferred latch for \"C\[4\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] shifter.v(10) " "Inferred latch for \"C\[5\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] shifter.v(10) " "Inferred latch for \"C\[6\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] shifter.v(10) " "Inferred latch for \"C\[7\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] shifter.v(10) " "Inferred latch for \"C\[8\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] shifter.v(10) " "Inferred latch for \"C\[9\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] shifter.v(10) " "Inferred latch for \"C\[10\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] shifter.v(10) " "Inferred latch for \"C\[11\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] shifter.v(10) " "Inferred latch for \"C\[12\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] shifter.v(10) " "Inferred latch for \"C\[13\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] shifter.v(10) " "Inferred latch for \"C\[14\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] shifter.v(10) " "Inferred latch for \"C\[15\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] shifter.v(10) " "Inferred latch for \"C\[16\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] shifter.v(10) " "Inferred latch for \"C\[17\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] shifter.v(10) " "Inferred latch for \"C\[18\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] shifter.v(10) " "Inferred latch for \"C\[19\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] shifter.v(10) " "Inferred latch for \"C\[20\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] shifter.v(10) " "Inferred latch for \"C\[21\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] shifter.v(10) " "Inferred latch for \"C\[22\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] shifter.v(10) " "Inferred latch for \"C\[23\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] shifter.v(10) " "Inferred latch for \"C\[24\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] shifter.v(10) " "Inferred latch for \"C\[25\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] shifter.v(10) " "Inferred latch for \"C\[26\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] shifter.v(10) " "Inferred latch for \"C\[27\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] shifter.v(10) " "Inferred latch for \"C\[28\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] shifter.v(10) " "Inferred latch for \"C\[29\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] shifter.v(10) " "Inferred latch for \"C\[30\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[31\] shifter.v(10) " "Inferred latch for \"C\[31\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605267 "|simple|shifter:sf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "simple.v" "PC" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579605298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(9) " "Verilog HDL assignment warning at PC.v(9): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/PC.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605298 "|simple|PC:PC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(20) " "Verilog HDL assignment warning at PC.v(20): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/PC.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605298 "|simple|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phasecounter phasecounter:a0 " "Elaborating entity \"phasecounter\" for hierarchy \"phasecounter:a0\"" {  } { { "simple.v" "a0" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579605314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 phasecounter.v(10) " "Verilog HDL assignment warning at phasecounter.v(10): truncated value with size 32 to match size of target (3)" {  } { { "phasecounter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/phasecounter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682579605314 "|simple|phasecounter:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:br " "Elaborating entity \"branch\" for hierarchy \"branch:br\"" {  } { { "simple.v" "br" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579605330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c branch.v(5) " "Verilog HDL or VHDL warning at branch.v(5): object \"c\" assigned a value but never read" {  } { { "branch.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/branch.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682579605330 "|simple|branch:br"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "simple.v" "ram" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579605362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579605535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579605566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BubbleSort.mif " "Parameter \"init_file\" = \"BubbleSort.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579605566 ""}  } { { "ram.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682579605566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3qk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3qk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3qk1 " "Found entity 1: altsyncram_3qk1" {  } { { "db/altsyncram_3qk1.tdf" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/db/altsyncram_3qk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579605725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3qk1 ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated " "Elaborating entity \"altsyncram_3qk1\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579605725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_14b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14b2 " "Found entity 1: altsyncram_14b2" {  } { { "db/altsyncram_14b2.tdf" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/db/altsyncram_14b2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579605897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579605897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_14b2 ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|altsyncram_14b2:altsyncram1 " "Elaborating entity \"altsyncram_14b2\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|altsyncram_14b2:altsyncram1\"" {  } { { "db/altsyncram_3qk1.tdf" "altsyncram1" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/db/altsyncram_3qk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579605897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3qk1.tdf" "mgl_prim2" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/db/altsyncram_3qk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579607853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3qk1.tdf" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/db/altsyncram_3qk1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579607884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579607884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579607884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579607884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579607884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579607884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579607884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579607884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682579607884 ""}  } { { "db/altsyncram_3qk1.tdf" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/db/altsyncram_3qk1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682579607884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579608248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579608627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682579608962 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[15\] " "Net \"Inst\[15\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[15\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[14\] " "Net \"Inst\[14\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[14\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[13\] " "Net \"Inst\[13\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[13\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[12\] " "Net \"Inst\[12\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[12\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[11\] " "Net \"Inst\[11\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[11\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[10\] " "Net \"Inst\[10\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[10\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[9\] " "Net \"Inst\[9\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[9\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[8\] " "Net \"Inst\[8\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[8\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[7\] " "Net \"Inst\[7\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[7\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[6\] " "Net \"Inst\[6\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[6\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[5\] " "Net \"Inst\[5\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[5\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[4\] " "Net \"Inst\[4\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[4\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[3\] " "Net \"Inst\[3\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[3\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[2\] " "Net \"Inst\[2\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[2\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[1\] " "Net \"Inst\[1\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[1\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[0\] " "Net \"Inst\[0\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[0\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682579609209 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682579609209 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682579609556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.27.16:13:33 Progress: Loading sld6c6326ae/alt_sld_fab_wrapper_hw.tcl " "2023.04.27.16:13:33 Progress: Loading sld6c6326ae/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579613695 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579619364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579619585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579628321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579628592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579628857 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579629187 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579629201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579629201 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682579629940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c6326ae/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6c6326ae/alt_sld_fab.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/db/ip/sld6c6326ae/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579630586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579630586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579630799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579630799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579630806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579630806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579630963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579630963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579631201 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579631201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579631201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682579631389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579631389 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ce PC:PC\|ce " "Net \"ce\", which fans out to \"PC:PC\|ce\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1682579633187 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ctl:ctl\|Halt " "Net is fed by \"ctl:ctl\|Halt\"" {  } { { "ctl.v" "Halt" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ctl.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1682579633187 ""}  } { { "simple.v" "ce" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 32 -1 0 } } { "PC.v" "ce" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/PC.v" 1 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1682579633187 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682579633187 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kazu4/2023-simple-2023-team23/simple/output_files/simple.map.smsg " "Generated suppressed messages file C:/Users/kazu4/2023-simple-2023-team23/simple/output_files/simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579633879 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 74 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682579635521 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 27 16:13:55 2023 " "Processing ended: Thu Apr 27 16:13:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682579635521 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682579635521 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682579635521 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682579635521 ""}
