* Z:\mnt\design.r\spice\examples\3890.asc
V1 IN 0 48
M쬞1 IN N003 N008 N008 Si4896DY
M쬞2 N008 N011 0 0 Si4896DY
D1 N001 N005 1N4148
C1 N001 0 4.7
C2 N005 N008 .1
L1 N008 N009 7.2
R1 N009 OUT2 7m
C3 OUT2 0 150
R2 OUT2 N013 280K
R3 N013 0 20K
C4 N015 0 220p Rser=15K
C5 N017 0 .001
M쬞3 IN N002 N007 N007 Si4896DY
M쬞4 N007 N010 0 0 Si4896DY
D2 N001 N004 1N4148
C6 N004 N007 .1
L2 N007 N006 7.2
R4 N006 OUT1 7m
C7 OUT1 0 150
R5 OUT1 N012 62.5K
R6 N012 0 20K
C8 N014 0 220p Rser=15K
C9 N016 0 .001
V2 RUN 0 5
XU1 OUT1 N001 N018 NC_01 NC_02 0 RUN RUN OUT2 N009 N013 N015 N017 NC_03 N003 N008 N005 N011 N001 NC_04 0 IN N010 N004 N007 N002 NC_05 NC_06 N016 N014 N012 N006 LTC3890
Rload1 OUT1 0 .67
Rload2 OUT2 0 3.4
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1m startup
.lib LTC3890.sub
.backanno
.end
