Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_master_behav xil_defaultlib.tb_spi_master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.freq_divider
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.SPI_master
Compiling module xil_defaultlib.tb_spi_master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_master_behav
