# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Digital_Design_ARM_Processor.srcs/sources_1/new/Logic_Unit.vhd" \
"../../../../Digital_Design_ARM_Processor.srcs/sim_1/new/Logic_Unit_TB.vhd" \

# Do not sort compile order
nosort
