<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text></text>
<title>Power Report for design sb with the following settings:</title>
<text></text>
<table>
<header>
</header>
<row>
 <cell>Vendor:</cell>
 <cell>Microsemi Corporation</cell>
</row>
<row>
 <cell>Program:</cell>
 <cell>Microsemi Libero Software, Release v12.6 (Version 12.900.20.24)</cell>
</row>
<row>
 <cell></cell>
 <cell>Copyright (C) 1989-</cell>
</row>
<row>
 <cell>Date:</cell>
 <cell>Wed Jun 23 22:15:29 2021</cell>
</row>
<row>
 <cell>Version:</cell>
 <cell>3.0</cell>
</row>
</table>
<text></text>
<table>
<header>
</header>
<row>
 <cell>Design:</cell>
 <cell>sb</cell>
</row>
<row>
 <cell>Family:</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die:</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package:</cell>
 <cell>400 VF</cell>
</row>
<row>
 <cell>Temperature Range:</cell>
 <cell>COM</cell>
</row>
<row>
 <cell>Voltage Range:</cell>
 <cell>COM</cell>
</row>
<row>
 <cell>Operating Conditions:</cell>
 <cell>Typical</cell>
</row>
<row>
 <cell>Operating Mode:</cell>
 <cell>Active</cell>
</row>
<row>
 <cell>Process:</cell>
 <cell>Typical</cell>
</row>
<row>
 <cell>Data Source:</cell>
 <cell>Production</cell>
</row>
</table>
<text></text>
<section><name>Power Summary</name></section>
<table>
<header>
 <cell/>
 <cell>Power (mW)</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Total Power</cell>
 <cell>    42.532</cell>
 <cell>    100.0%</cell>
</row>
<row>
 <cell>Static Power</cell>
 <cell>    12.367</cell>
 <cell>     29.1%</cell>
</row>
<row>
 <cell>Dynamic Power</cell>
 <cell>    30.165</cell>
 <cell>     70.9%</cell>
</row>
</table>
<text></text>
<section><name>Breakdown by Rail</name></section>
<table>
<header>
 <cell/>
 <cell>Power (mW)</cell>
 <cell>Voltage (V)</cell>
 <cell>Current (mA)</cell>
</header>
<row>
 <cell>Rail VDD</cell>
 <cell>    11.927</cell>
 <cell>     1.200</cell>
 <cell>     9.939</cell>
</row>
<row>
 <cell>Rail VDDI 3.3</cell>
 <cell>     3.480</cell>
 <cell>     3.300</cell>
 <cell>     1.054</cell>
</row>
<row>
 <cell>Rail CCC_NE1_PLL_VDDA</cell>
 <cell>     9.000</cell>
 <cell>     3.300</cell>
 <cell>     2.727</cell>
</row>
<row>
 <cell>Rail MDDR_PLL_VDDA</cell>
 <cell>     5.000</cell>
 <cell>     3.300</cell>
 <cell>     1.515</cell>
</row>
<row>
 <cell>Rail VPP</cell>
 <cell>    13.125</cell>
 <cell>     2.500</cell>
 <cell>     5.250</cell>
</row>
</table>
<text></text>
<section><name>Breakdown by Clock</name></section>
<table>
<header>
 <cell/>
 <cell>Power (mW)</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_42_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_42_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_42_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_42_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_42_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_38_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_38_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_38_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_38_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_38_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_33_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_33_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_33_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_33_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_33_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_61_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_61_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_61_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_61_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_61_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_35_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_35_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_35_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_35_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_35_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_31_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_31_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_31_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_31_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_31_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_32_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_32_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_32_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_32_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_32_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_39_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_39_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_39_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_39_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_39_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_40_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_40_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_40_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_40_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_40_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_37_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_37_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_37_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_37_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_37_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_51_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_51_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_51_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_51_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_51_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_46_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_46_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_46_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_46_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_46_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_45_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_45_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_45_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_45_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_45_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_44_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_44_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_44_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_44_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_44_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_43_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_43_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_43_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_43_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_43_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_47_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_47_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_47_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_47_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_47_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_49_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_49_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_49_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_49_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_49_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_34_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_34_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_34_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_34_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_34_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_48_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_48_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_48_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_48_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_48_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_41_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_41_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_41_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_41_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_41_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_36_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_36_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_36_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_36_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_36_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_60_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_60_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_60_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_60_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_60_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_59_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_58_i_i_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_57_i_i_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_56_i_i_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_53_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_53_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_53_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_53_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_53_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_52_0_a2_0_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_52_0_a2_0_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_52_0_a2_0_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_52_0_a2_0_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResyncTimerValueReg_52_0_a2_0_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_37:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_37:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_37:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_37:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_37:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_49:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_49:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_49:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_49:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_49:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_48:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_48:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_48:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_48:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_48:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_47_i_i_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_55:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_55:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_55:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_55:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_55:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_32_i_i_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_34:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_34:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_34:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_34:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_34:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_36:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_36:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_36:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_36:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_36:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_56:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_56:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_56:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_56:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_56:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_33:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_33:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_33:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_33:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_33:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_60:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_60:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_60:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_60:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_60:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNIJ7VC[11]:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNIJ7VC[11]:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNIJ7VC[11]:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNIJ7VC[11]:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNIJ7VC[11]:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNIK8VC[12]:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNIK8VC[12]:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNIK8VC[12]:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNIK8VC[12]:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNIK8VC[12]:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_59:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_59:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_59:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_59:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_59:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_35:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_35:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_35:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_35:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_35:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNINBVC[15]:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNINBVC[15]:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNINBVC[15]:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNINBVC[15]:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNINBVC[15]:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_43:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_43:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_43:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_43:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_43:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_40:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_40:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_40:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_40:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_40:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_53_i_i_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_52_i_i_a2:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_51:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNI48CK[3]:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNI48CK[3]:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNI48CK[3]:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNI48CK[3]:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/ResetTimerValueReg_RNI48CK[3]:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_58:Y (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_58:Y (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_58:Y (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_58:Y (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>MemorySynchronizer_0/un1_ResetTimerValueReg_58:Y (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>sb_sb_0/sb_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_OUT (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>Input to Output</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
</table>
<text></text>
<section><name>Breakdown by Type</name></section>
<table>
<header>
 <cell/>
 <cell>Power (mW)</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Type Gate</cell>
 <cell>     9.000</cell>
 <cell>     21.2%</cell>
</row>
<row>
 <cell>Type Core Static</cell>
 <cell>     8.262</cell>
 <cell>     19.4%</cell>
</row>
<row>
 <cell>Type Banks Static</cell>
 <cell>     3.480</cell>
 <cell>      8.2%</cell>
</row>
<row>
 <cell>Type VPP Static</cell>
 <cell>     0.625</cell>
 <cell>      1.5%</cell>
</row>
<row>
 <cell>Type Built-in Blocks</cell>
 <cell>    21.165</cell>
 <cell>     49.8%</cell>
</row>
</table>
<text></text>
</doc>
