{"top":"global.fft8_unroll8_split",
"namespaces":{
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"}
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "modules":[
          [{"N":["Int",3]},{
              "type":["Record",[
                ["in",["Array",3,"BitIn"]],
                ["out","Bit"]
              ]],
              "modparams":{"init":["BitVector",8]},
              "instances":{
                "lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"Arg","init"]}
                }
              },
              "connections":[
                ["self.in","lut.bit.in"],
                ["self.out","lut.bit.out"]
              ]
            }]
        ],
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "mult_high":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "mult_middle":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"implicit"],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "affine_controller__U102":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U103"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[90],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f5_1_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U104"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[90],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f5_1_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_1_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_f5_1_stencil_port_controller_Counter_1_garnet.clk"],
          ["op_hcompute_f5_1_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["self.d.1","op_hcompute_f5_1_stencil_port_controller_Counter_1_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_f5_1_stencil_port_controller_Counter_1_garnet.flush"],
          ["self.valid","op_hcompute_f5_1_stencil_port_controller_Counter_1_garnet.stencil_valid"],
          ["self.clk","op_hcompute_f5_1_stencil_port_controller_Counter_2_garnet.clk"],
          ["op_hcompute_f5_1_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller_Counter_2_garnet.clk_en"],
          ["self.d.2","op_hcompute_f5_1_stencil_port_controller_Counter_2_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_f5_1_stencil_port_controller_Counter_2_garnet.flush"]
        ]
      },
      "affine_controller__U111":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U112"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[89],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f5_0_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U113"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[89],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f5_0_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_0_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_f5_0_stencil_port_controller_Counter_1_garnet.clk"],
          ["op_hcompute_f5_0_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["self.d.1","op_hcompute_f5_0_stencil_port_controller_Counter_1_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_f5_0_stencil_port_controller_Counter_1_garnet.flush"],
          ["self.valid","op_hcompute_f5_0_stencil_port_controller_Counter_1_garnet.stencil_valid"],
          ["self.clk","op_hcompute_f5_0_stencil_port_controller_Counter_2_garnet.clk"],
          ["op_hcompute_f5_0_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller_Counter_2_garnet.clk_en"],
          ["self.d.2","op_hcompute_f5_0_stencil_port_controller_Counter_2_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_f5_0_stencil_port_controller_Counter_2_garnet.flush"]
        ]
      },
      "affine_controller__U120":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U121"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[76],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f4_1_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U122"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[76],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f4_1_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_1_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_f4_1_stencil_port_controller_Counter_1_garnet.clk"],
          ["op_hcompute_f4_1_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["self.d.1","op_hcompute_f4_1_stencil_port_controller_Counter_1_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_f4_1_stencil_port_controller_Counter_1_garnet.flush"],
          ["self.valid","op_hcompute_f4_1_stencil_port_controller_Counter_1_garnet.stencil_valid"],
          ["self.clk","op_hcompute_f4_1_stencil_port_controller_Counter_2_garnet.clk"],
          ["op_hcompute_f4_1_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller_Counter_2_garnet.clk_en"],
          ["self.d.2","op_hcompute_f4_1_stencil_port_controller_Counter_2_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_f4_1_stencil_port_controller_Counter_2_garnet.flush"]
        ]
      },
      "affine_controller__U129":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U130"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[75],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f4_0_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U131"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[75],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f4_0_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_0_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_f4_0_stencil_port_controller_Counter_1_garnet.clk"],
          ["op_hcompute_f4_0_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["self.d.1","op_hcompute_f4_0_stencil_port_controller_Counter_1_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_f4_0_stencil_port_controller_Counter_1_garnet.flush"],
          ["self.valid","op_hcompute_f4_0_stencil_port_controller_Counter_1_garnet.stencil_valid"],
          ["self.clk","op_hcompute_f4_0_stencil_port_controller_Counter_2_garnet.clk"],
          ["op_hcompute_f4_0_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller_Counter_2_garnet.clk_en"],
          ["self.d.2","op_hcompute_f4_0_stencil_port_controller_Counter_2_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_f4_0_stencil_port_controller_Counter_2_garnet.flush"]
        ]
      },
      "affine_controller__U138":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U139"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[62],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f3_1_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U140"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[62],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f3_1_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_1_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_f3_1_stencil_port_controller_Counter_1_garnet.clk"],
          ["op_hcompute_f3_1_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["self.d.1","op_hcompute_f3_1_stencil_port_controller_Counter_1_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_f3_1_stencil_port_controller_Counter_1_garnet.flush"],
          ["self.valid","op_hcompute_f3_1_stencil_port_controller_Counter_1_garnet.stencil_valid"],
          ["self.clk","op_hcompute_f3_1_stencil_port_controller_Counter_2_garnet.clk"],
          ["op_hcompute_f3_1_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller_Counter_2_garnet.clk_en"],
          ["self.d.2","op_hcompute_f3_1_stencil_port_controller_Counter_2_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_f3_1_stencil_port_controller_Counter_2_garnet.flush"]
        ]
      },
      "affine_controller__U147":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U148"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[61],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f3_0_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U149"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[61],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f3_0_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_0_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_f3_0_stencil_port_controller_Counter_1_garnet.clk"],
          ["op_hcompute_f3_0_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["self.d.1","op_hcompute_f3_0_stencil_port_controller_Counter_1_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_f3_0_stencil_port_controller_Counter_1_garnet.flush"],
          ["self.valid","op_hcompute_f3_0_stencil_port_controller_Counter_1_garnet.stencil_valid"],
          ["self.clk","op_hcompute_f3_0_stencil_port_controller_Counter_2_garnet.clk"],
          ["op_hcompute_f3_0_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller_Counter_2_garnet.clk_en"],
          ["self.d.2","op_hcompute_f3_0_stencil_port_controller_Counter_2_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_f3_0_stencil_port_controller_Counter_2_garnet.flush"]
        ]
      },
      "affine_controller__U93":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U94"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[103],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U95"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3,4,5,6,7],"sram2tb_0":{"cycle_starting_addr":[103],"cycle_stride":[4,8],"dimensionality":2,"extent":[2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller_Counter_1_garnet.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["self.d.1","op_hcompute_hw_output_stencil_port_controller_Counter_1_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_hw_output_stencil_port_controller_Counter_1_garnet.flush"],
          ["self.valid","op_hcompute_hw_output_stencil_port_controller_Counter_1_garnet.stencil_valid"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller_Counter_2_garnet.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller_Counter_2_garnet.clk_en"],
          ["self.d.2","op_hcompute_hw_output_stencil_port_controller_Counter_2_garnet.data_out_0"],
          ["self.rst_n","op_hcompute_hw_output_stencil_port_controller_Counter_2_garnet.flush"]
        ]
      },
      "cu_op_hcompute_f3_0_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f3_0_stencil_op_hcompute_f3_0_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U1$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U2$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U3$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U4$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U5$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U6$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.0","add_all__U0$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.1","add_all__U0$binop.data.in.1"],
          ["add_all__U1$binop.data.in.0","add_all__U0$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.2","add_all__U1$binop.data.in.1"],
          ["add_all__U2$binop.data.in.0","add_all__U1$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.3","add_all__U2$binop.data.in.1"],
          ["add_all__U3$binop.data.in.0","add_all__U2$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.0","add_all__U3$binop.data.in.1"],
          ["add_all__U4$binop.data.in.0","add_all__U3$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.1","add_all__U4$binop.data.in.1"],
          ["add_all__U5$binop.data.in.0","add_all__U4$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.2","add_all__U5$binop.data.in.1"],
          ["add_all__U6$binop.data.in.0","add_all__U5$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.3","add_all__U6$binop.data.in.1"],
          ["self.f3_0_stencil_op_hcompute_f3_0_stencil_write.0","add_all__U6$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f3_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f3_1_stencil_op_hcompute_f3_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U10$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U11$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U12$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U13$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U7$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U8$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U9$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["add_all__U9$binop.data.out","add_all__U10$binop.data.in.0"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.0","add_all__U10$binop.data.in.1"],
          ["add_all__U11$binop.data.in.0","add_all__U10$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.1","add_all__U11$binop.data.in.1"],
          ["add_all__U12$binop.data.in.0","add_all__U11$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.2","add_all__U12$binop.data.in.1"],
          ["add_all__U13$binop.data.in.0","add_all__U12$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.3","add_all__U13$binop.data.in.1"],
          ["self.f3_1_stencil_op_hcompute_f3_1_stencil_write.0","add_all__U13$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.0","add_all__U7$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.1","add_all__U7$binop.data.in.1"],
          ["add_all__U8$binop.data.in.0","add_all__U7$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.2","add_all__U8$binop.data.in.1"],
          ["add_all__U9$binop.data.in.0","add_all__U8$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.3","add_all__U9$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f4_0_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f3_0_stencil_op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f3_1_stencil_op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f4_0_stencil_op_hcompute_f4_0_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U14$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U15$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U16$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U17$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U18$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U19$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U20$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f3_0_stencil_op_hcompute_f4_0_stencil_read.0","add_all__U14$binop.data.in.0"],
          ["self.f3_0_stencil_op_hcompute_f4_0_stencil_read.1","add_all__U14$binop.data.in.1"],
          ["add_all__U15$binop.data.in.0","add_all__U14$binop.data.out"],
          ["self.f3_1_stencil_op_hcompute_f4_0_stencil_read.0","add_all__U15$binop.data.in.1"],
          ["add_all__U16$binop.data.in.0","add_all__U15$binop.data.out"],
          ["self.f3_1_stencil_op_hcompute_f4_0_stencil_read.1","add_all__U16$binop.data.in.1"],
          ["add_all__U17$binop.data.in.0","add_all__U16$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.0","add_all__U17$binop.data.in.1"],
          ["add_all__U18$binop.data.in.0","add_all__U17$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.1","add_all__U18$binop.data.in.1"],
          ["add_all__U19$binop.data.in.0","add_all__U18$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.2","add_all__U19$binop.data.in.1"],
          ["add_all__U20$binop.data.in.0","add_all__U19$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.3","add_all__U20$binop.data.in.1"],
          ["self.f4_0_stencil_op_hcompute_f4_0_stencil_write.0","add_all__U20$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f4_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f3_0_stencil_op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f3_1_stencil_op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f4_1_stencil_op_hcompute_f4_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U21$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U22$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U24$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U25$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U26$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U27$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f3_0_stencil_op_hcompute_f4_1_stencil_read.0","add_all__U21$binop.data.in.0"],
          ["self.f3_0_stencil_op_hcompute_f4_1_stencil_read.1","add_all__U21$binop.data.in.1"],
          ["add_all__U22$binop.data.in.0","add_all__U21$binop.data.out"],
          ["self.f3_1_stencil_op_hcompute_f4_1_stencil_read.0","add_all__U22$binop.data.in.1"],
          ["add_all__U23$binop.data.in.0","add_all__U22$binop.data.out"],
          ["self.f3_1_stencil_op_hcompute_f4_1_stencil_read.1","add_all__U23$binop.data.in.1"],
          ["add_all__U24$binop.data.in.0","add_all__U23$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.0","add_all__U24$binop.data.in.1"],
          ["add_all__U25$binop.data.in.0","add_all__U24$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.1","add_all__U25$binop.data.in.1"],
          ["add_all__U26$binop.data.in.0","add_all__U25$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.2","add_all__U26$binop.data.in.1"],
          ["add_all__U27$binop.data.in.0","add_all__U26$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.3","add_all__U27$binop.data.in.1"],
          ["self.f4_1_stencil_op_hcompute_f4_1_stencil_write.0","add_all__U27$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f5_0_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f4_0_stencil_op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f4_1_stencil_op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f5_0_stencil_op_hcompute_f5_0_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U28$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U29$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U30$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U31$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U32$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U33$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U34$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f4_0_stencil_op_hcompute_f5_0_stencil_read.0","add_all__U28$binop.data.in.0"],
          ["self.f4_0_stencil_op_hcompute_f5_0_stencil_read.1","add_all__U28$binop.data.in.1"],
          ["add_all__U29$binop.data.in.0","add_all__U28$binop.data.out"],
          ["self.f4_1_stencil_op_hcompute_f5_0_stencil_read.0","add_all__U29$binop.data.in.1"],
          ["add_all__U30$binop.data.in.0","add_all__U29$binop.data.out"],
          ["self.f4_1_stencil_op_hcompute_f5_0_stencil_read.1","add_all__U30$binop.data.in.1"],
          ["add_all__U31$binop.data.in.0","add_all__U30$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.0","add_all__U31$binop.data.in.1"],
          ["add_all__U32$binop.data.in.0","add_all__U31$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.1","add_all__U32$binop.data.in.1"],
          ["add_all__U33$binop.data.in.0","add_all__U32$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.2","add_all__U33$binop.data.in.1"],
          ["add_all__U34$binop.data.in.0","add_all__U33$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.3","add_all__U34$binop.data.in.1"],
          ["self.f5_0_stencil_op_hcompute_f5_0_stencil_write.0","add_all__U34$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f5_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f4_0_stencil_op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f4_1_stencil_op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f5_1_stencil_op_hcompute_f5_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U35$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U36$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U37$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U38$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U39$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U40$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U41$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f4_0_stencil_op_hcompute_f5_1_stencil_read.0","add_all__U35$binop.data.in.0"],
          ["self.f4_0_stencil_op_hcompute_f5_1_stencil_read.1","add_all__U35$binop.data.in.1"],
          ["add_all__U36$binop.data.in.0","add_all__U35$binop.data.out"],
          ["self.f4_1_stencil_op_hcompute_f5_1_stencil_read.0","add_all__U36$binop.data.in.1"],
          ["add_all__U37$binop.data.in.0","add_all__U36$binop.data.out"],
          ["self.f4_1_stencil_op_hcompute_f5_1_stencil_read.1","add_all__U37$binop.data.in.1"],
          ["add_all__U38$binop.data.in.0","add_all__U37$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.0","add_all__U38$binop.data.in.1"],
          ["add_all__U39$binop.data.in.0","add_all__U38$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.1","add_all__U39$binop.data.in.1"],
          ["add_all__U40$binop.data.in.0","add_all__U39$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.2","add_all__U40$binop.data.in.1"],
          ["add_all__U41$binop.data.in.0","add_all__U40$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.3","add_all__U41$binop.data.in.1"],
          ["self.f5_1_stencil_op_hcompute_f5_1_stencil_write.0","add_all__U41$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_output_s0_y_yi",["Array",16,"BitIn"]],
          ["f5_0_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["f5_1_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U42$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f5_0_stencil_op_hcompute_hw_output_stencil_read.0","add_all__U42$binop.data.in.0"],
          ["self.f5_1_stencil_op_hcompute_hw_output_stencil_read.0","add_all__U42$binop.data.in.1"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","add_all__U42$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_twi_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read.0","self.hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "f3_0_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_0_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f3_0_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f3_0_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U43"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f3_0_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U44"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f3_0_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U45"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f3_0_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U46"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f3_0_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_f3_0_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_f3_0_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_f3_0_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_f3_0_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_BANK_1_garnet.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_BANK_2_garnet.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_BANK_3_garnet.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_BANK_3_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.0"],
          ["ub_f3_0_stencil_BANK_2_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.1"],
          ["ub_f3_0_stencil_BANK_1_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.0"],
          ["ub_f3_0_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.1"],
          ["ub_f3_0_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_f3_0_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_f3_0_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_f3_0_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_f3_0_stencil_BANK_0_garnet.clk_en","ub_f3_0_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_0_stencil_BANK_1_garnet.clk_en","ub_f3_0_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_0_stencil_BANK_2_garnet.clk_en","ub_f3_0_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_0_stencil_BANK_3_garnet.clk_en","ub_f3_0_stencil_BANK_3_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f3_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f3_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f3_1_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U47"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f3_1_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U48"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f3_1_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U49"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f3_1_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U50"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f3_1_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_f3_1_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_f3_1_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_f3_1_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_f3_1_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_BANK_1_garnet.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_BANK_2_garnet.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_BANK_3_garnet.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_BANK_3_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.0"],
          ["ub_f3_1_stencil_BANK_2_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.1"],
          ["ub_f3_1_stencil_BANK_1_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.0"],
          ["ub_f3_1_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.1"],
          ["ub_f3_1_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_f3_1_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_f3_1_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_f3_1_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_f3_1_stencil_BANK_0_garnet.clk_en","ub_f3_1_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_1_stencil_BANK_1_garnet.clk_en","ub_f3_1_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_1_stencil_BANK_2_garnet.clk_en","ub_f3_1_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_1_stencil_BANK_3_garnet.clk_en","ub_f3_1_stencil_BANK_3_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f4_0_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f4_0_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f4_0_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f4_0_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U51"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f4_0_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U52"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f4_0_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U53"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f4_0_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U54"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f4_0_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_f4_0_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_f4_0_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_f4_0_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_f4_0_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_BANK_1_garnet.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_BANK_2_garnet.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_BANK_3_garnet.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_BANK_3_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.0"],
          ["ub_f4_0_stencil_BANK_2_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.1"],
          ["ub_f4_0_stencil_BANK_1_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.0"],
          ["ub_f4_0_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.1"],
          ["ub_f4_0_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_f4_0_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_f4_0_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_f4_0_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_f4_0_stencil_BANK_0_garnet.clk_en","ub_f4_0_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_0_stencil_BANK_1_garnet.clk_en","ub_f4_0_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_0_stencil_BANK_2_garnet.clk_en","ub_f4_0_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_0_stencil_BANK_3_garnet.clk_en","ub_f4_0_stencil_BANK_3_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f4_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f4_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f4_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f4_1_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U55"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f4_1_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U56"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f4_1_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U57"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f4_1_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U58"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f4_1_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_f4_1_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_f4_1_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_f4_1_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_f4_1_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_BANK_1_garnet.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_BANK_2_garnet.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_BANK_3_garnet.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_BANK_3_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.0"],
          ["ub_f4_1_stencil_BANK_2_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.1"],
          ["ub_f4_1_stencil_BANK_1_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.0"],
          ["ub_f4_1_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.1"],
          ["ub_f4_1_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_f4_1_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_f4_1_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_f4_1_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_f4_1_stencil_BANK_0_garnet.clk_en","ub_f4_1_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_1_stencil_BANK_1_garnet.clk_en","ub_f4_1_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_1_stencil_BANK_2_garnet.clk_en","ub_f4_1_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_1_stencil_BANK_3_garnet.clk_en","ub_f4_1_stencil_BANK_3_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f5_0_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f5_0_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f5_0_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f5_0_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f5_0_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U59"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f5_0_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_f5_0_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_f5_0_stencil_write.0"],
          ["ub_f5_0_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_f5_0_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_f5_0_stencil_BANK_0_garnet.clk_en","ub_f5_0_stencil_BANK_0_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f5_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f5_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f5_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f5_1_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f5_1_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U60"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f5_1_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_f5_1_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_f5_1_stencil_write.0"],
          ["ub_f5_1_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_f5_1_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_f5_1_stencil_BANK_0_garnet.clk_en","ub_f5_1_stencil_BANK_0_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "fft8_unroll8_split":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_en","Bit"],
          ["hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "f3_0_stencil$ub_f3_0_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U43"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U44"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U45"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U46"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U47"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U48"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U49"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U50"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U51"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U52"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U53"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U54"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U55"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U56"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U57"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U58"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f5_0_stencil$ub_f5_0_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f5_0_stencil$ub_f5_0_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U59"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "mode":["String","pond"]}
          },
          "f5_1_stencil$ub_f5_1_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f5_1_stencil$ub_f5_1_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U60"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U61"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U62"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U63"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U64"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U65"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U66"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U67"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U68"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U69"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U79"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U80"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U81"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U82"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U83"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U84"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U85"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U86"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U87"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U88"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U70"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U89"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U90"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U91"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U92"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U71"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U72"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U73"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U74"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U75"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U76"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U77"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U78"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]},
            "metadata":{"in2glb_0":{"cycle_starting_addr":[106],"cycle_stride":[1],"dimensionality":1,"extent":[16],"write_data_starting_addr":[0],"write_data_stride":[1]}}
          },
          "io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[16],"read_data_starting_addr":[0],"read_data_stride":[1]}}
          },
          "io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[48],"read_data_starting_addr":[0],"read_data_stride":[1]}}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "op_hcompute_f3_0_stencil$add_all__U0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U1$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U2$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U3$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U4$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U5$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U6$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$op_hcompute_f3_0_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U148"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[61],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$op_hcompute_f3_0_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U149"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[61],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$op_hcompute_f3_0_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$op_hcompute_f3_0_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_1_stencil$add_all__U10$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U11$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U12$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U13$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U7$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U8$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U9$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$op_hcompute_f3_1_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U139"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[62],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$op_hcompute_f3_1_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U140"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[62],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$op_hcompute_f3_1_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$op_hcompute_f3_1_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_0_stencil$add_all__U14$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U15$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U16$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U17$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U18$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U19$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U20$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$op_hcompute_f4_0_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U130"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[75],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$op_hcompute_f4_0_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U131"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[75],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$op_hcompute_f4_0_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$op_hcompute_f4_0_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_1_stencil$add_all__U21$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U22$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U24$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U25$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U26$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U27$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$op_hcompute_f4_1_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U121"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[76],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$op_hcompute_f4_1_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U122"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[76],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$op_hcompute_f4_1_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$op_hcompute_f4_1_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_0_stencil$add_all__U28$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U29$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U30$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U31$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U32$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U33$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U34$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$op_hcompute_f5_0_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U112"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[89],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$op_hcompute_f5_0_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U113"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[89],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$op_hcompute_f5_0_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$op_hcompute_f5_0_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_1_stencil$add_all__U35$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U36$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U37$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U38$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U39$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U40$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U41$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$op_hcompute_f5_1_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U103"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[90],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$op_hcompute_f5_1_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U104"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[90],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$op_hcompute_f5_1_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$op_hcompute_f5_1_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil$add_all__U42$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$op_hcompute_hw_output_stencil_port_controller_Counter_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U94"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[103],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$op_hcompute_hw_output_stencil_port_controller_Counter_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U95"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"init":[0,1,2,3,4,5,6,7],"sram2tb_0":{"cycle_starting_addr":[103],"cycle_stride":[4,8],"dimensionality":2,"extent":[2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$op_hcompute_hw_output_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["f3_0_stencil$ub_f3_0_stencil_BANK_0_garnet.clk_en","f3_0_stencil$ub_f3_0_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil$add_all__U6$binop.data.out","f3_0_stencil$ub_f3_0_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U21$binop.data.in.1","f3_0_stencil$ub_f3_0_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_0_stencil$ub_f3_0_stencil_BANK_0_garnet.flush"],
          ["f3_0_stencil$ub_f3_0_stencil_BANK_1_garnet.clk_en","f3_0_stencil$ub_f3_0_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil$add_all__U6$binop.data.out","f3_0_stencil$ub_f3_0_stencil_BANK_1_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U21$binop.data.in.0","f3_0_stencil$ub_f3_0_stencil_BANK_1_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_0_stencil$ub_f3_0_stencil_BANK_1_garnet.flush"],
          ["f3_0_stencil$ub_f3_0_stencil_BANK_2_garnet.clk_en","f3_0_stencil$ub_f3_0_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil$add_all__U6$binop.data.out","f3_0_stencil$ub_f3_0_stencil_BANK_2_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U14$binop.data.in.1","f3_0_stencil$ub_f3_0_stencil_BANK_2_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_0_stencil$ub_f3_0_stencil_BANK_2_garnet.flush"],
          ["f3_0_stencil$ub_f3_0_stencil_BANK_3_garnet.clk_en","f3_0_stencil$ub_f3_0_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil$add_all__U6$binop.data.out","f3_0_stencil$ub_f3_0_stencil_BANK_3_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U14$binop.data.in.0","f3_0_stencil$ub_f3_0_stencil_BANK_3_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_0_stencil$ub_f3_0_stencil_BANK_3_garnet.flush"],
          ["f3_1_stencil$ub_f3_1_stencil_BANK_0_garnet.clk_en","f3_1_stencil$ub_f3_1_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil$add_all__U13$binop.data.out","f3_1_stencil$ub_f3_1_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U23$binop.data.in.1","f3_1_stencil$ub_f3_1_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_1_stencil$ub_f3_1_stencil_BANK_0_garnet.flush"],
          ["f3_1_stencil$ub_f3_1_stencil_BANK_1_garnet.clk_en","f3_1_stencil$ub_f3_1_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil$add_all__U13$binop.data.out","f3_1_stencil$ub_f3_1_stencil_BANK_1_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U22$binop.data.in.1","f3_1_stencil$ub_f3_1_stencil_BANK_1_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_1_stencil$ub_f3_1_stencil_BANK_1_garnet.flush"],
          ["f3_1_stencil$ub_f3_1_stencil_BANK_2_garnet.clk_en","f3_1_stencil$ub_f3_1_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil$add_all__U13$binop.data.out","f3_1_stencil$ub_f3_1_stencil_BANK_2_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U16$binop.data.in.1","f3_1_stencil$ub_f3_1_stencil_BANK_2_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_1_stencil$ub_f3_1_stencil_BANK_2_garnet.flush"],
          ["f3_1_stencil$ub_f3_1_stencil_BANK_3_garnet.clk_en","f3_1_stencil$ub_f3_1_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil$add_all__U13$binop.data.out","f3_1_stencil$ub_f3_1_stencil_BANK_3_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U15$binop.data.in.1","f3_1_stencil$ub_f3_1_stencil_BANK_3_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_1_stencil$ub_f3_1_stencil_BANK_3_garnet.flush"],
          ["f4_0_stencil$ub_f4_0_stencil_BANK_0_garnet.clk_en","f4_0_stencil$ub_f4_0_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil$add_all__U20$binop.data.out","f4_0_stencil$ub_f4_0_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U35$binop.data.in.1","f4_0_stencil$ub_f4_0_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_0_stencil$ub_f4_0_stencil_BANK_0_garnet.flush"],
          ["f4_0_stencil$ub_f4_0_stencil_BANK_1_garnet.clk_en","f4_0_stencil$ub_f4_0_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil$add_all__U20$binop.data.out","f4_0_stencil$ub_f4_0_stencil_BANK_1_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U35$binop.data.in.0","f4_0_stencil$ub_f4_0_stencil_BANK_1_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_0_stencil$ub_f4_0_stencil_BANK_1_garnet.flush"],
          ["f4_0_stencil$ub_f4_0_stencil_BANK_2_garnet.clk_en","f4_0_stencil$ub_f4_0_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil$add_all__U20$binop.data.out","f4_0_stencil$ub_f4_0_stencil_BANK_2_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U28$binop.data.in.1","f4_0_stencil$ub_f4_0_stencil_BANK_2_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_0_stencil$ub_f4_0_stencil_BANK_2_garnet.flush"],
          ["f4_0_stencil$ub_f4_0_stencil_BANK_3_garnet.clk_en","f4_0_stencil$ub_f4_0_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil$add_all__U20$binop.data.out","f4_0_stencil$ub_f4_0_stencil_BANK_3_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U28$binop.data.in.0","f4_0_stencil$ub_f4_0_stencil_BANK_3_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_0_stencil$ub_f4_0_stencil_BANK_3_garnet.flush"],
          ["f4_1_stencil$ub_f4_1_stencil_BANK_0_garnet.clk_en","f4_1_stencil$ub_f4_1_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil$add_all__U27$binop.data.out","f4_1_stencil$ub_f4_1_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U37$binop.data.in.1","f4_1_stencil$ub_f4_1_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_1_stencil$ub_f4_1_stencil_BANK_0_garnet.flush"],
          ["f4_1_stencil$ub_f4_1_stencil_BANK_1_garnet.clk_en","f4_1_stencil$ub_f4_1_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil$add_all__U27$binop.data.out","f4_1_stencil$ub_f4_1_stencil_BANK_1_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U36$binop.data.in.1","f4_1_stencil$ub_f4_1_stencil_BANK_1_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_1_stencil$ub_f4_1_stencil_BANK_1_garnet.flush"],
          ["f4_1_stencil$ub_f4_1_stencil_BANK_2_garnet.clk_en","f4_1_stencil$ub_f4_1_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil$add_all__U27$binop.data.out","f4_1_stencil$ub_f4_1_stencil_BANK_2_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U30$binop.data.in.1","f4_1_stencil$ub_f4_1_stencil_BANK_2_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_1_stencil$ub_f4_1_stencil_BANK_2_garnet.flush"],
          ["f4_1_stencil$ub_f4_1_stencil_BANK_3_garnet.clk_en","f4_1_stencil$ub_f4_1_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil$add_all__U27$binop.data.out","f4_1_stencil$ub_f4_1_stencil_BANK_3_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U29$binop.data.in.1","f4_1_stencil$ub_f4_1_stencil_BANK_3_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_1_stencil$ub_f4_1_stencil_BANK_3_garnet.flush"],
          ["f5_0_stencil$ub_f5_0_stencil_BANK_0_garnet.clk_en","f5_0_stencil$ub_f5_0_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f5_0_stencil$add_all__U34$binop.data.out","f5_0_stencil$ub_f5_0_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_hw_output_stencil$add_all__U42$binop.data.in.0","f5_0_stencil$ub_f5_0_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","f5_0_stencil$ub_f5_0_stencil_BANK_0_garnet.flush"],
          ["f5_1_stencil$ub_f5_1_stencil_BANK_0_garnet.clk_en","f5_1_stencil$ub_f5_1_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f5_1_stencil$add_all__U41$binop.data.out","f5_1_stencil$ub_f5_1_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_hw_output_stencil$add_all__U42$binop.data.in.1","f5_1_stencil$ub_f5_1_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","f5_1_stencil$ub_f5_1_stencil_BANK_0_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U0$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U2$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U7$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U9$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U8$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U7$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U1$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U0$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U18$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U10$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U12$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U17$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U19$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U24$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U26$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U32$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U34$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U38$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U40$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U20$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U13$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U11$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U5$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U3$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U25$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U27$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U31$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U33$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U39$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U41$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U4$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U6$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.flush"],
          ["op_hcompute_hw_output_stencil$add_all__U42$binop.data.out","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in"],
          ["op_hcompute_hw_output_stencil_port_controller$op_hcompute_hw_output_stencil_port_controller_Counter_1_garnet.stencil_valid","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.in"],
          ["op_hcompute_f3_0_stencil_port_controller$op_hcompute_f3_0_stencil_port_controller_Counter_1_garnet.flush","io1in_reset.out"],
          ["op_hcompute_f3_0_stencil_port_controller$op_hcompute_f3_0_stencil_port_controller_Counter_2_garnet.flush","io1in_reset.out"],
          ["op_hcompute_f3_1_stencil_port_controller$op_hcompute_f3_1_stencil_port_controller_Counter_1_garnet.flush","io1in_reset.out"],
          ["op_hcompute_f3_1_stencil_port_controller$op_hcompute_f3_1_stencil_port_controller_Counter_2_garnet.flush","io1in_reset.out"],
          ["op_hcompute_f4_0_stencil_port_controller$op_hcompute_f4_0_stencil_port_controller_Counter_1_garnet.flush","io1in_reset.out"],
          ["op_hcompute_f4_0_stencil_port_controller$op_hcompute_f4_0_stencil_port_controller_Counter_2_garnet.flush","io1in_reset.out"],
          ["op_hcompute_f4_1_stencil_port_controller$op_hcompute_f4_1_stencil_port_controller_Counter_1_garnet.flush","io1in_reset.out"],
          ["op_hcompute_f4_1_stencil_port_controller$op_hcompute_f4_1_stencil_port_controller_Counter_2_garnet.flush","io1in_reset.out"],
          ["op_hcompute_f5_0_stencil_port_controller$op_hcompute_f5_0_stencil_port_controller_Counter_1_garnet.flush","io1in_reset.out"],
          ["op_hcompute_f5_0_stencil_port_controller$op_hcompute_f5_0_stencil_port_controller_Counter_2_garnet.flush","io1in_reset.out"],
          ["op_hcompute_f5_1_stencil_port_controller$op_hcompute_f5_1_stencil_port_controller_Counter_1_garnet.flush","io1in_reset.out"],
          ["op_hcompute_f5_1_stencil_port_controller$op_hcompute_f5_1_stencil_port_controller_Counter_2_garnet.flush","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_port_controller$op_hcompute_hw_output_stencil_port_controller_Counter_1_garnet.flush","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_port_controller$op_hcompute_hw_output_stencil_port_controller_Counter_2_garnet.flush","io1in_reset.out"],
          ["op_hcompute_f3_0_stencil$add_all__U1$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U0$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U2$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U1$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U3$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U2$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U4$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U3$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U5$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U4$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U6$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U5$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$op_hcompute_f3_0_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller$op_hcompute_f3_0_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["op_hcompute_f3_0_stencil_port_controller$op_hcompute_f3_0_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller$op_hcompute_f3_0_stencil_port_controller_Counter_2_garnet.clk_en"],
          ["op_hcompute_f3_1_stencil$add_all__U9$binop.data.out","op_hcompute_f3_1_stencil$add_all__U10$binop.data.in.0"],
          ["op_hcompute_f3_1_stencil$add_all__U11$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U10$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U12$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U11$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U13$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U12$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U8$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U7$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U9$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U8$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$op_hcompute_f3_1_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller$op_hcompute_f3_1_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["op_hcompute_f3_1_stencil_port_controller$op_hcompute_f3_1_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller$op_hcompute_f3_1_stencil_port_controller_Counter_2_garnet.clk_en"],
          ["op_hcompute_f4_0_stencil$add_all__U15$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U14$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U16$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U15$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U17$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U16$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U18$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U17$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U19$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U18$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U20$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U19$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$op_hcompute_f4_0_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller$op_hcompute_f4_0_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["op_hcompute_f4_0_stencil_port_controller$op_hcompute_f4_0_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller$op_hcompute_f4_0_stencil_port_controller_Counter_2_garnet.clk_en"],
          ["op_hcompute_f4_1_stencil$add_all__U22$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U21$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U23$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U22$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U24$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U23$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U25$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U24$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U26$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U25$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U27$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U26$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$op_hcompute_f4_1_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller$op_hcompute_f4_1_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["op_hcompute_f4_1_stencil_port_controller$op_hcompute_f4_1_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller$op_hcompute_f4_1_stencil_port_controller_Counter_2_garnet.clk_en"],
          ["op_hcompute_f5_0_stencil$add_all__U29$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U28$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U30$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U29$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U31$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U30$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U32$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U31$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U33$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U32$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U34$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U33$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$op_hcompute_f5_0_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller$op_hcompute_f5_0_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["op_hcompute_f5_0_stencil_port_controller$op_hcompute_f5_0_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller$op_hcompute_f5_0_stencil_port_controller_Counter_2_garnet.clk_en"],
          ["op_hcompute_f5_1_stencil$add_all__U36$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U35$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U37$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U36$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U38$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U37$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U39$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U38$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U40$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U39$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U41$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U40$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$op_hcompute_f5_1_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller$op_hcompute_f5_1_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["op_hcompute_f5_1_stencil_port_controller$op_hcompute_f5_1_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller$op_hcompute_f5_1_stencil_port_controller_Counter_2_garnet.clk_en"],
          ["op_hcompute_hw_output_stencil_port_controller$op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$op_hcompute_hw_output_stencil_port_controller_Counter_1_garnet.clk_en"],
          ["op_hcompute_hw_output_stencil_port_controller$op_hcompute_hw_output_stencil_port_controller_clk_en_const1_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$op_hcompute_hw_output_stencil_port_controller_Counter_2_garnet.clk_en"]
        ]
      },
      "hcompute_f3_0_stencil":{
        "type":["Record",[
          ["out_f3_0_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f3_1_stencil":{
        "type":["Record",[
          ["out_f3_1_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f4_0_stencil":{
        "type":["Record",[
          ["out_f4_0_stencil",["Array",16,"Bit"]],
          ["in0_f3_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f3_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f4_1_stencil":{
        "type":["Record",[
          ["out_f4_1_stencil",["Array",16,"Bit"]],
          ["in0_f3_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f3_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f5_0_stencil":{
        "type":["Record",[
          ["out_f5_0_stencil",["Array",16,"Bit"]],
          ["in0_f4_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f4_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f5_1_stencil":{
        "type":["Record",[
          ["out_f5_1_stencil",["Array",16,"Bit"]],
          ["in0_f4_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f4_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_f5_0_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_f5_1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_s0_y_yi",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_hw_twi_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_twi_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_twi_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U61"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U62"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U63"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U64"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U65"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U66"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U67"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_7_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U68"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "hw_twi_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f4_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f4_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f5_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f5_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_twi_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U69"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_10_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U79"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_11_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U80"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_12_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U81"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_13_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U82"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_14_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U83"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_15_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U84"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_16_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U85"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_17_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U86"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_18_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U87"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_19_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U88"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U70"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_20_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U89"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_21_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U90"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_22_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U91"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_23_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U92"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U71"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U72"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_4_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U73"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_5_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U74"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_6_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U75"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_7_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U76"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_8_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U77"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_9_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U78"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "op_hcompute_f3_0_stencil_exe_start_control_vars_pt__U153":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_exe_start_pt__U152":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_read_start_control_vars_pt__U151":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_read_start_pt__U150":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_write_start_control_vars_pt__U155":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_write_start_pt__U154":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_exe_start_control_vars_pt__U144":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_exe_start_pt__U143":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_read_start_control_vars_pt__U142":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_read_start_pt__U141":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_write_start_control_vars_pt__U146":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_write_start_pt__U145":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_exe_start_control_vars_pt__U135":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_exe_start_pt__U134":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_read_start_control_vars_pt__U133":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_read_start_pt__U132":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_write_start_control_vars_pt__U137":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_write_start_pt__U136":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_exe_start_control_vars_pt__U126":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_exe_start_pt__U125":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_read_start_control_vars_pt__U124":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_read_start_pt__U123":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_write_start_control_vars_pt__U128":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_write_start_pt__U127":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_exe_start_control_vars_pt__U117":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_exe_start_pt__U116":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_read_start_control_vars_pt__U115":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_read_start_pt__U114":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_write_start_control_vars_pt__U119":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_write_start_pt__U118":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_exe_start_control_vars_pt__U108":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_exe_start_pt__U107":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_read_start_control_vars_pt__U106":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_read_start_pt__U105":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_write_start_control_vars_pt__U110":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_write_start_pt__U109":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U158":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U157":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U159":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U99":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U98":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U97":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U96":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U101":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U100":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_twi_global_wrapper_stencil_exe_start_pt__U163":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_twi_global_wrapper_stencil_read_start_pt__U162":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_twi_global_wrapper_stencil_write_start_pt__U164":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},{
              "type":["Record",[
                ["in",["Array",16,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",16,"Bit"]]
              ]],
              "modparams":{"init":["BitVector",16]},
              "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
              "instances":{
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",16]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
                }
              },
              "connections":[
                ["self.clk","reg0.clk"],
                ["self.in","reg0.in"],
                ["self.out","reg0.out"]
              ]
            }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  }
}
}
