// Seed: 791087641
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    id_12 = 1,
    output supply1 id_6,
    output wire id_7,
    input supply1 id_8,
    input tri0 id_9,
    input supply0 id_10
);
  assign id_6 = 1 | this - 1'b0;
  assign id_0 = id_8;
  wire id_13, id_14;
  assign module_1.type_13 = 0;
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    output uwire id_8,
    id_25 = -1'd0,
    input supply0 id_9,
    input uwire id_10,
    input tri0 id_11,
    output supply1 id_12,
    output tri0 id_13,
    input tri id_14,
    input supply1 id_15,
    output tri id_16,
    input supply0 id_17,
    input wor id_18,
    input supply1 id_19,
    output tri0 id_20,
    input tri1 id_21,
    input uwire id_22,
    input tri0 id_23
);
  wire id_26, id_27;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_10,
      id_11,
      id_17,
      id_19,
      id_16,
      id_20,
      id_10,
      id_10,
      id_17
  );
endmodule
