timestamp 1586141488
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use via_dev$2 via_dev$2_1 -1 0 5736 0 -1 -1184
use nfet$2 nfet$2_1 -1 0 5942 0 1 -1280
use via_dev$4 via_dev$4_0[0:0:0][0:3:140] -1 0 6433 0 1 -1426
use via_dev via_dev_1 1 0 6193 0 -1 -1813
use via_dev via_dev_4 -1 0 6024 0 -1 -1185
use via_dev$3 via_dev$3_1[0:3:200][0:1:200] 1 0 6710 0 -1 -1037
use via_dev$2 via_dev$2_4 -1 0 6597 0 -1 -1639
use via_dev via_dev_21[0:0:0][0:3:140] -1 0 6765 0 1 -1426
use nfet$3 nfet$3_1 1 0 6437 0 -1 -1414
use via_dev via_dev_23 1 0 6519 0 -1 -1813
use via_dev via_dev_0 1 0 7515 0 -1 -1813
use via_dev$2 via_dev$2_9[0:2:180][0:0:0] 1 0 6839 0 -1 -1937
use via_dev via_dev_22[0:0:0][0:3:140] -1 0 7429 0 1 -1426
use nfet nfet_0 -1 0 7677 0 1 -1582
use pfet$3 pfet$3_1 -1 0 7677 0 1 -1134
use pfet$2 pfet$2_0 1 0 6437 0 -1 -798
use cap_mim cap_mim_0 1 0 6577 0 1 -2963
use via_dev via_dev_5 1 0 7842 0 -1 -1813
use via_dev$2 via_dev$2_3[0:0:0][0:3:140] -1 0 7761 0 1 -1426
use nfet$3 nfet$3_0 1 0 8122 0 -1 -1414
use pfet$3 pfet$3_0 1 0 8126 0 -1 -798
use via_dev$2 via_dev$2_5 -1 0 8285 0 1 -1719
use via_dev$2 via_dev$2_6 -1 0 8590 0 -1 -1461
use via_dev via_dev_19 -1 0 8119 0 -1 -1458
use nfet$2 nfet$2_0 -1 0 9239 0 -1 -1444
use via_dev$2 via_dev$2_2 -1 0 9037 0 -1 -1461
use via_dev via_dev_7 -1 0 9320 0 -1 -1462
use via_dev$2 via_dev$2_0 -1 0 8457 0 1 -607
use via_dev$6 via_dev$6_0 -1 0 8274 0 -1 -695
use via_dev via_dev_2[0:0:0][0:1:170] -1 0 8119 0 -1 -849
use via_dev via_dev_3 -1 0 6273 0 1 -566
use via_dev via_dev_9 -1 0 8602 0 -1 -369
use via_dev via_dev_20 -1 0 7793 0 1 -449
use via_dev via_dev_24 -1 0 7595 0 1 -566
use via_dev via_dev_13[0:0:0][0:4:140] 1 0 6145 0 1 32
use via_dev via_dev_12[0:0:0][0:4:140] 1 0 5769 0 1 32
use via_dev$2 via_dev$2_8[0:3:200][0:0:0] 1 0 6710 0 1 -176
use via_dev via_dev_18[0:0:0][0:4:140] 1 0 8025 0 1 32
use via_dev via_dev_17[0:0:0][0:4:140] 1 0 7649 0 1 32
use via_dev via_dev_16[0:0:0][0:4:140] 1 0 7273 0 1 32
use via_dev via_dev_15[0:0:0][0:4:140] 1 0 6897 0 1 32
use via_dev via_dev_14[0:0:0][0:4:140] 1 0 6521 0 1 32
use via_dev via_dev_10[0:0:0][0:4:140] 1 0 8401 0 1 32
use via_dev via_dev_8 -1 0 7922 0 1 -313
use via_dev via_dev_6 -1 0 6599 0 1 -313
use via_dev$3 via_dev$3_0[0:15:170][0:3:140] 1 0 5787 0 1 98
use nfet$4 nfet$4_0 1 0 5635 0 1 -39
use via_dev$2 via_dev$2_7[0:0:0][0:3:168] -1 0 8840 0 -1 630
use via_dev via_dev_11[0:0:0][0:2:200] -1 0 9222 0 -1 527
use via_dev$7 via_dev$7_0 -1 0 10065 0 -1 455
use via_dev via_dev_46[0:0:0][0:3:140] 1 0 6145 0 1 1451
use via_dev via_dev_45[0:0:0][0:3:140] 1 0 5769 0 1 1451
use via_dev via_dev_44[0:0:0][0:3:140] 1 0 5393 0 1 1451
use via_dev via_dev_52[0:0:0][0:3:140] 1 0 8401 0 1 1451
use via_dev via_dev_51[0:0:0][0:3:140] 1 0 8025 0 1 1451
use via_dev via_dev_50[0:0:0][0:3:140] 1 0 7649 0 1 1451
use via_dev via_dev_49[0:0:0][0:3:140] 1 0 7273 0 1 1451
use via_dev via_dev_48[0:0:0][0:3:140] 1 0 6897 0 1 1451
use via_dev via_dev_47[0:0:0][0:3:140] 1 0 6521 0 1 1451
use via_dev via_dev_43[0:19:160][0:1:160] 1 0 5563 0 1 945
use pfet$4 pfet$4_0 1 0 5259 0 1 1389
use via_dev$3 via_dev$3_2[0:15:170][0:2:140] 1 0 5787 0 1 1529
use via_dev via_dev_29[0:0:0][0:1:137] -1 0 8607 0 -1 2563
use via_dev via_dev_30[0:0:0][0:1:137] -1 0 7794 0 -1 2563
use via_dev via_dev_40 -1 0 6600 0 -1 2290
use via_dev via_dev_41 -1 0 7923 0 -1 2290
use via_dev$2 via_dev$2_17[0:3:200][0:0:0] 1 0 6710 0 1 2072
use via_dev via_dev_53[0:0:0][0:3:140] 1 0 8777 0 1 1451
use via_dev via_dev_31[0:0:0][0:2:200] -1 0 9222 0 -1 1956
use via_dev$7 via_dev$7_1 -1 0 10065 0 -1 2047
use via_dev via_dev_25 1 0 5691 0 -1 3046
use pfet$9 pfet$9_1 -1 0 5982 0 -1 3111
use via_dev$4 via_dev$4_1 -1 0 6069 0 -1 3039
use via_dev via_dev_32[0:0:0][0:3:140] -1 0 6766 0 -1 3403
use nfet$3 nfet$3_3 1 0 6438 0 1 3391
use via_dev$4 via_dev$4_2[0:0:0][0:3:140] -1 0 6434 0 -1 3403
use via_dev via_dev_38 -1 0 6274 0 -1 2543
use via_dev$3 via_dev$3_3[0:3:200][0:1:200] 1 0 6711 0 1 3014
use via_dev via_dev_33[0:0:0][0:3:140] -1 0 7430 0 -1 3403
use nfet nfet_1 -1 0 7678 0 -1 3559
use via_dev via_dev_35 -1 0 7596 0 -1 2543
use pfet$3 pfet$3_3 -1 0 7678 0 -1 3111
use pfet$2 pfet$2_1 1 0 6438 0 1 2775
use via_dev via_dev_37 1 0 6194 0 1 3790
use via_dev via_dev_36 1 0 7516 0 1 3790
use via_dev via_dev_34 1 0 6520 0 1 3790
use via_dev$2 via_dev$2_16[0:2:180][0:0:0] 1 0 6840 0 1 3914
use via_dev$2 via_dev$2_15 -1 0 6599 0 -1 3697
use cap_mim cap_mim_1 1 0 6578 0 1 3023
use via_dev via_dev_42[0:0:0][0:3:140] -1 0 7762 0 -1 3403
use via_dev$2 via_dev$2_12[0:0:0][0:1:160] -1 0 8453 0 -1 3080
use pfet$3 pfet$3_2 1 0 8131 0 1 2775
use via_dev$2 via_dev$2_10[0:0:0][0:1:170] -1 0 8123 0 -1 3053
use via_dev$8 via_dev$8_0 -1 0 8167 0 -1 2655
use via_dev$2 via_dev$2_14 -1 0 8597 0 -1 3518
use via_dev$2 via_dev$2_13 -1 0 8453 0 -1 3517
use via_dev$2 via_dev$2_11 -1 0 8290 0 -1 3697
use nfet$3 nfet$3_2 1 0 8127 0 1 3392
use via_dev via_dev_28 -1 0 8123 0 -1 3514
use via_dev via_dev_39 1 0 7843 0 1 3790
use pfet$9 pfet$9_0 1 0 8979 0 1 2775
use via_dev via_dev_27[0:1:150][0:0:0] -1 0 9340 0 -1 2919
use via_dev via_dev_26 -1 0 8972 0 -1 2978
port "vin" 2 8446 3464 8446 3464 m2
port "vin" 2 4161 1038 4161 1038 m3
port "vss" 6 4040 4170 4040 4170 m3
port "vout" 5 11384 1042 11384 1042 m2
port "nclk" 4 3580 1753 3580 1753 m2
port "vin" 2 8405 2965 8405 2965 m2
port "vdd" 3 3664 5468 3664 5468 m2
port "vin" 2 8403 -633 8403 -633 m1
port "clk" 1 3561 2601 3561 2601 m1
node "vin" 0 0 8446 3464 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m5_6577_n2963#" 0 973.532 6577 -2963 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2880984 7940
node "m5_6578_3023#" 0 1034.65 6578 3023 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2754620 7426
node "m4_6353_n3083#" 1 823.898 6353 -3083 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1203118 8016 0 0
node "m4_6354_2903#" 1 483.64 6354 2903 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 426420 4156 0 0
node "m3_6514_n1719#" 2 132.645 6514 -1719 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 142480 3722 0 0 0 0
node "m3_6703_n1318#" 0 218.956 6703 -1318 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 850512 3836 0 0 0 0
node "m3_6353_n1426#" 1 65.2108 6353 -1426 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40000 1160 0 0 0 0
node "vin" 1 1877.15 4161 1038 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5938914 18178 0 0 0 0
node "m3_8043_2590#" 1 31.1656 8043 2590 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37040 1086 0 0 0 0
node "m3_6686_2072#" 0 275.8 6686 2072 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 991008 4152 0 0 0 0
node "m3_6519_3617#" 2 169.6 6519 3617 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 142480 3722 0 0 0 0
node "vss" 8 8913.04 4040 4170 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12661054 66582 0 0 0 0
node "m2_6839_n2019#" 0 37.696 6839 -2019 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 39732 1096 0 0 0 0 0 0
node "m2_7595_n1893#" 0 44.6754 7595 -1893 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19760 654 0 0 0 0 0 0
node "m2_6273_n1893#" 0 48.7648 6273 -1893 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19680 652 0 0 0 0 0 0
node "m2_8039_n1538#" 2 448.772 8039 -1538 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 237885 4722 0 0 0 0 0 0
node "m2_6685_n1426#" 0 173.428 6685 -1426 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 372000 2488 0 0 0 0 0 0
node "m2_5944_n1226#" 1 165.728 5944 -1226 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72447 1978 0 0 0 0 0 0
node "m2_6273_n566#" 1 125.278 6273 -566 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99360 2644 0 0 0 0 0 0
node "m2_3436_n2512#" 4 4471.78 3436 -2512 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3776940 24922 0 0 0 0 0 0
node "m2_5769_32#" 0 784.236 5769 32 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1735680 6704 0 0 0 0 0 0
node "vout" 2 1166.13 11384 1042 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1458773 12588 0 0 0 0 0 0
node "m2_5393_1451#" 1 788.719 5393 1451 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1732000 7928 0 0 0 0 0 0
node "nclk" 6 2030.73 3580 1753 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1307519 19466 0 0 0 0 0 0
node "m2_6274_2463#" 1 123.912 6274 2463 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99360 2644 0 0 0 0 0 0
node "vin" 0 33.8995 8405 2965 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19200 640 0 0 0 0 0 0
node "m2_8043_2631#" 2 375.329 8043 2631 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 165543 4150 0 0 0 0 0 0
node "m2_6686_2903#" 0 186.53 6686 2903 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 372000 2488 0 0 0 0 0 0
node "m2_5988_2955#" 1 126.5 5988 2955 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73672 1892 0 0 0 0 0 0
node "m2_7596_3790#" 0 72.5854 7596 3790 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19760 654 0 0 0 0 0 0
node "m2_6274_3790#" 0 63.1744 6274 3790 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19680 652 0 0 0 0 0 0
node "m2_6840_3910#" 0 78.9314 6840 3910 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 39732 1096 0 0 0 0 0 0
node "vdd" 6 6232.63 3664 5468 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4679534 34584 0 0 0 0 0 0
node "m1_8884_n1541#" 0 98.7829 8884 -1541 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17840 606 0 0 0 0 0 0 0 0
node "m1_8510_n1541#" 0 30.3186 8510 -1541 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6560 324 0 0 0 0 0 0 0 0
node "m1_8039_n1538#" 0 26.4513 8039 -1538 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6480 322 0 0 0 0 0 0 0 0
node "m1_8522_n1106#" 1 240.581 8522 -1106 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 59040 1636 0 0 0 0 0 0 0 0
node "vin" 1 256.706 8403 -633 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77044 2186 0 0 0 0 0 0 0 0
node "m1_7471_n1893#" 0 122.49 7471 -1893 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42504 842 0 0 0 0 0 0 0 0
node "m1_8039_n1106#" 0 64.2571 8039 -1106 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22400 720 0 0 0 0 0 0 0 0
node "m1_7842_n1893#" 4 1058.83 7842 -1893 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 266973 6874 0 0 0 0 0 0 0 0
node "m1_7681_n1536#" 1 143.276 7681 -1536 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56800 1580 0 0 0 0 0 0 0 0
node "m1_7349_n1536#" 1 177.714 7349 -1536 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56800 1580 0 0 0 0 0 0 0 0
node "m1_6827_n2043#" 0 455.104 6827 -2043 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 268180 2086 0 0 0 0 0 0 0 0
node "m1_6475_n1893#" 0 132.827 6475 -1893 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42504 842 0 0 0 0 0 0 0 0
node "m1_6685_n1536#" 1 180.103 6685 -1536 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56800 1580 0 0 0 0 0 0 0 0
node "m1_6353_n1536#" 1 145.503 6353 -1536 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56800 1580 0 0 0 0 0 0 0 0
node "m1_7471_n739#" 0 100.029 7471 -739 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42504 842 0 0 0 0 0 0 0 0
node "m1_5587_n1264#" 0 104.364 5587 -1264 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17520 598 0 0 0 0 0 0 0 0
node "m1_6835_n1106#" 1 500.677 6835 -1106 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 273104 3670 0 0 0 0 0 0 0 0
node "m1_6475_n739#" 0 208.617 6475 -739 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 85008 1348 0 0 0 0 0 0 0 0
node "m1_5676_n176#" 3 878.975 5676 -176 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 231840 5956 0 0 0 0 0 0 0 0
node "m1_9677_66#" 0 1342.52 9677 66 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 769404 4742 0 0 0 0 0 0 0 0
node "m1_9141_43#" 2 533.333 9141 43 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158355 4072 0 0 0 0 0 0 0 0
node "m1_8760_8#" 1 193.561 8760 8 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55200 1540 0 0 0 0 0 0 0 0
node "m1_8401_32#" 1 160.333 8401 32 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51200 1440 0 0 0 0 0 0 0 0
node "m1_8025_32#" 1 162.674 8025 32 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51200 1440 0 0 0 0 0 0 0 0
node "m1_7649_32#" 1 162.674 7649 32 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51200 1440 0 0 0 0 0 0 0 0
node "m1_7273_32#" 1 162.674 7273 32 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51200 1440 0 0 0 0 0 0 0 0
node "m1_6897_32#" 1 162.674 6897 32 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51200 1440 0 0 0 0 0 0 0 0
node "m1_6521_32#" 1 162.674 6521 32 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51200 1440 0 0 0 0 0 0 0 0
node "m1_6145_32#" 1 162.674 6145 32 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51200 1440 0 0 0 0 0 0 0 0
node "m1_5769_32#" 1 192.623 5769 32 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51200 1440 0 0 0 0 0 0 0 0
node "m1_5175_945#" 5 2908.55 5175 945 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1292896 17672 0 0 0 0 0 0 0 0
node "m1_8777_1451#" 1 127.795 8777 1451 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40000 1160 0 0 0 0 0 0 0 0
node "m1_8401_1451#" 1 129.077 8401 1451 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40000 1160 0 0 0 0 0 0 0 0
node "m1_8025_1451#" 1 129.077 8025 1451 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40000 1160 0 0 0 0 0 0 0 0
node "m1_7649_1451#" 1 129.077 7649 1451 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40000 1160 0 0 0 0 0 0 0 0
node "m1_7273_1451#" 1 129.077 7273 1451 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40000 1160 0 0 0 0 0 0 0 0
node "m1_6897_1451#" 1 129.077 6897 1451 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40000 1160 0 0 0 0 0 0 0 0
node "m1_6521_1451#" 1 129.077 6521 1451 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40000 1160 0 0 0 0 0 0 0 0
node "m1_6145_1451#" 1 129.077 6145 1451 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40000 1160 0 0 0 0 0 0 0 0
node "m1_5769_1451#" 1 129.077 5769 1451 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40000 1160 0 0 0 0 0 0 0 0
node "m1_5393_1451#" 1 126.693 5393 1451 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40000 1160 0 0 0 0 0 0 0 0
node "m1_5301_2073#" 4 1074.9 5301 2073 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 277248 7448 0 0 0 0 0 0 0 0
node "m1_9118_2797#" 0 171.433 9118 2797 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40320 808 0 0 0 0 0 0 0 0
node "m1_8527_2346#" 1 272.278 8527 2346 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 59040 1636 0 0 0 0 0 0 0 0
node "m1_8043_2803#" 0 72.3234 8043 2803 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22400 720 0 0 0 0 0 0 0 0
node "m1_7472_2463#" 0 95.9036 7472 2463 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42504 842 0 0 0 0 0 0 0 0
node "m1_6476_2210#" 0 208.863 6476 2210 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 85008 1348 0 0 0 0 0 0 0 0
node "m1_8373_3513#" 1 24.6126 8373 3513 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 480 172 0 0 0 0 0 0 0 0
node "m1_8165_3617#" 0 82.6872 8165 3617 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13608 498 0 0 0 0 0 0 0 0
node "m1_7843_2290#" 3 904.44 7843 2290 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 225504 5864 0 0 0 0 0 0 0 0
node "m1_7682_2803#" 1 141.878 7682 2803 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56800 1580 0 0 0 0 0 0 0 0
node "m1_7350_2803#" 1 177.714 7350 2803 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56800 1580 0 0 0 0 0 0 0 0
node "m1_6836_2803#" 1 517.871 6836 2803 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 284360 3944 0 0 0 0 0 0 0 0
node "m1_7472_3617#" 0 122.49 7472 3617 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42504 842 0 0 0 0 0 0 0 0
node "m1_6828_3437#" 0 455.105 6828 3437 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 268180 2086 0 0 0 0 0 0 0 0
node "m1_6686_2803#" 1 180.128 6686 2803 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56800 1580 0 0 0 0 0 0 0 0
node "m1_6354_2803#" 1 145.529 6354 2803 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56800 1580 0 0 0 0 0 0 0 0
node "m1_6476_3617#" 0 132.827 6476 3617 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42504 842 0 0 0 0 0 0 0 0
node "clk" 4 4452.66 3561 2601 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2026882 20010 0 0 0 0 0 0 0 0
node "m1_5988_2910#" 0 48.0851 5988 2910 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14596 520 0 0 0 0 0 0 0 0
node "m1_5618_2908#" 0 130.804 5618 2908 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40500 810 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_6521_32#" "m1_6897_32#" 90.6562
cap "m1_7471_n739#" "m5_6577_n2963#" 3.85696
cap "m1_6836_2803#" "m1_6828_3437#" 52.609
cap "m2_6273_n1893#" "m5_6577_n2963#" 2.90282
cap "m1_7842_n1893#" "m2_8039_n1538#" 113.179
cap "m2_8043_2631#" "m3_6686_2072#" 2.4944
cap "m1_7350_2803#" "vin" 0.415192
cap "clk" "m2_6273_n566#" 24.6537
cap "m1_6685_n1536#" "m2_8039_n1538#" 0.245713
cap "m3_6514_n1719#" "m3_6703_n1318#" 116.84
cap "m2_7596_3790#" "m1_6828_3437#" 3.46123
cap "m1_6686_2803#" "m3_6519_3617#" 2.54843
cap "m1_9677_66#" "vss" 226.956
cap "m1_8527_2346#" "m5_6578_3023#" 4.44926
cap "vin" "m1_5618_2908#" 0.571246
cap "m1_5587_n1264#" "clk" 30.8326
cap "m1_7472_2463#" "m3_8043_2590#" 2.54411
cap "nclk" "m3_6703_n1318#" 235.955
cap "m1_7350_2803#" "m2_6274_2463#" 2.60752
cap "m1_7842_n1893#" "m4_6353_n3083#" 17.9719
cap "m1_6354_2803#" "m2_5988_2955#" 76.6012
cap "m2_5769_32#" "m1_9141_43#" 0.588624
cap "m3_6514_n1719#" "m2_8039_n1538#" 11.3172
cap "m1_5301_2073#" "m1_7649_1451#" 28.9371
cap "m1_6521_1451#" "m1_6145_1451#" 70.8252
cap "m1_7273_1451#" "vin" 2.2805
cap "m1_6685_n1536#" "m4_6353_n3083#" 10.6604
cap "m4_6354_2903#" "clk" 10.0005
cap "vout" "nclk" 31.3402
cap "m2_5988_2955#" "m3_6686_2072#" 12.7176
cap "m1_8165_3617#" "vss" 6.80822
cap "m1_6521_32#" "vout" 0.0134283
cap "m1_7842_n1893#" "m5_6577_n2963#" 41.0207
cap "m1_6354_2803#" "vss" 3.09705
cap "m1_6476_3617#" "vdd" 1.70386
cap "m2_3436_n2512#" "m2_5944_n1226#" 16.8267
cap "m1_6827_n2043#" "m3_6703_n1318#" 16.1496
cap "m1_5175_945#" "m1_8760_8#" 14.4115
cap "m2_3436_n2512#" "m1_6475_n739#" 0.50497
cap "m1_8527_2346#" "m3_8043_2590#" 0.212201
cap "m2_6685_n1426#" "m2_5944_n1226#" 77.3775
cap "m1_6685_n1536#" "m5_6577_n2963#" 0.612253
cap "m3_6514_n1719#" "m4_6353_n3083#" 196.885
cap "m1_5301_2073#" "nclk" 220.504
cap "m1_8760_8#" "m1_8401_32#" 96.3854
cap "m2_6274_3790#" "m2_6274_2463#" 3.09892
cap "vss" "m2_6839_n2019#" 104.176
cap "m2_3436_n2512#" "vss" 3640.55
cap "m1_6827_n2043#" "m2_8039_n1538#" 0.976692
cap "m1_7350_2803#" "m1_6828_3437#" 59.2098
cap "nclk" "m4_6353_n3083#" 4.98105
cap "m1_5301_2073#" "m5_6578_3023#" 7.62631
cap "m2_6685_n1426#" "vss" 21.5202
cap "m3_6514_n1719#" "m5_6577_n2963#" 135.678
cap "m1_8522_n1106#" "m1_8510_n1541#" 8.03153
cap "m1_6897_32#" "m1_5175_945#" 12.323
cap "m1_6353_n1536#" "clk" 410.907
cap "m1_7471_n1893#" "m4_6353_n3083#" 5.57289
cap "m1_7649_32#" "m1_7273_32#" 90.6562
cap "m1_7472_3617#" "m3_6519_3617#" 16.0663
cap "nclk" "m5_6577_n2963#" 3.87211
cap "vdd" "nclk" 78.7821
cap "m2_3436_n2512#" "m2_6273_n566#" 7.30612
cap "vdd" "m2_6840_3910#" 19.1818
cap "m1_5301_2073#" "m1_8401_1451#" 28.9371
cap "m1_6521_1451#" "m1_6897_1451#" 70.8252
cap "m1_8025_1451#" "vin" 2.2805
cap "m4_6354_2903#" "m1_8165_3617#" 0.000708822
cap "m1_6827_n2043#" "m4_6353_n3083#" 47.5035
cap "vin" "vin" 44.1386
cap "m4_6354_2903#" "m1_6354_2803#" 9.86735
cap "vin" "clk" 78.9053
cap "m1_5393_1451#" "clk" 76.7273
cap "vdd" "m5_6578_3023#" 155.011
cap "m1_7682_2803#" "vdd" 86.2601
cap "m2_6273_n566#" "m2_6685_n1426#" 84.8087
cap "m1_7471_n1893#" "m5_6577_n2963#" 7.85658
cap "m2_7595_n1893#" "m4_6353_n3083#" 5.4836
cap "m2_3436_n2512#" "m1_5587_n1264#" 1.84357
cap "m1_6476_3617#" "m2_7596_3790#" 0.241594
cap "m1_7681_n1536#" "m3_6703_n1318#" 1.32463
cap "m4_6354_2903#" "m3_6686_2072#" 90.487
cap "m1_5301_2073#" "m3_8043_2590#" 0.944593
cap "m1_5676_n176#" "m3_6353_n1426#" 0.424903
cap "m1_6827_n2043#" "m5_6577_n2963#" 39.5974
cap "m2_6274_3790#" "m1_6828_3437#" 3.46123
cap "vin" "vss" 29.5075
cap "m1_5988_2910#" "m1_5618_2908#" 53.4158
cap "clk" "m2_6274_2463#" 24.8581
cap "m2_7595_n1893#" "m5_6577_n2963#" 15.0486
cap "vin" "m1_9677_66#" 0.0632271
cap "m1_5175_945#" "vout" 1508.81
cap "m1_7681_n1536#" "m2_8039_n1538#" 11.32
cap "m1_7472_2463#" "m3_6519_3617#" 1.76356
cap "nclk" "m1_6836_2803#" 80.2161
cap "m2_6840_3910#" "m1_6836_2803#" 0.00869747
cap "vin" "m2_6273_n566#" 0.0906013
cap "m1_6475_n1893#" "clk" 36.503
cap "vdd" "m3_8043_2590#" 20.188
cap "m5_6578_3023#" "m1_6836_2803#" 4.03177
cap "m1_7682_2803#" "m1_6836_2803#" 12.0222
cap "vin" "m1_7649_32#" 2.32376
cap "vout" "m1_8401_32#" 0.0134283
cap "m1_8884_n1541#" "m1_7842_n1893#" 34.4816
cap "m2_5988_2955#" "m2_6686_2903#" 77.3775
cap "m1_6835_n1106#" "clk" 5.26051
cap "m2_7596_3790#" "nclk" 2.59309
cap "m1_5301_2073#" "m1_5175_945#" 142.22
cap "m1_7273_1451#" "m1_6897_1451#" 70.8252
cap "m1_7681_n1536#" "m4_6353_n3083#" 5.13821
cap "vin" "m1_6354_2803#" 0.637846
cap "m2_7596_3790#" "m5_6578_3023#" 20.8846
cap "m1_7682_2803#" "m2_7596_3790#" 2.51424
cap "m2_3436_n2512#" "m1_6353_n1536#" 0.872017
cap "m2_6686_2903#" "vss" 4.68429
cap "clk" "m1_6828_3437#" 7.74494
cap "vin" "m3_6686_2072#" 296.813
cap "m1_7681_n1536#" "m5_6577_n2963#" 4.94379
cap "m1_6354_2803#" "m2_6274_2463#" 2.60752
cap "m1_5676_n176#" "m2_5944_n1226#" 0.0980909
cap "vdd" "m1_5175_945#" 0.762716
cap "m1_6475_n739#" "m1_5676_n176#" 144.809
cap "vin" "m2_3436_n2512#" 61.8966
cap "m1_6145_32#" "vout" 0.0134283
cap "m2_6274_2463#" "m3_6686_2072#" 275.554
cap "m1_8039_n1106#" "m2_8039_n1538#" 42.2982
cap "vin" "m1_8039_n1538#" 13.2799
cap "vin" "m2_6685_n1426#" 0.444451
cap "m1_5988_2910#" "clk" 85.7014
cap "m1_5676_n176#" "vss" 5.73718
cap "m2_6274_3790#" "m1_6476_3617#" 25.2727
cap "m1_8522_n1106#" "m3_6703_n1318#" 1.15196
cap "m1_5769_1451#" "m1_5175_945#" 12.66
cap "m1_7273_1451#" "m1_7649_1451#" 70.8252
cap "m1_5769_32#" "vin" 2.32376
cap "m1_6476_2210#" "m1_7843_2290#" 1.53325
cap "m2_5769_32#" "m1_9677_66#" 0.724197
cap "m4_6354_2903#" "m2_6686_2903#" 8.52612
cap "m1_7350_2803#" "m5_6578_3023#" 6.43981
cap "m1_7682_2803#" "m1_7350_2803#" 118.858
cap "m1_5301_2073#" "m3_6519_3617#" 1.80652
cap "m1_5676_n176#" "m2_6273_n566#" 4.71876
cap "m2_3436_n2512#" "m1_6475_n1893#" 11.5797
cap "nclk" "m1_5618_2908#" 1.62363
cap "vout" "m2_5393_1451#" 488.362
cap "m1_7843_2290#" "m2_8043_2631#" 222.358
cap "vin" "vin" 10.1997
cap "m1_8522_n1106#" "vout" 0.00144794
cap "m1_8039_n1106#" "m5_6577_n2963#" 1.13433
cap "m5_6578_3023#" "m1_5618_2908#" 0.574352
cap "m1_6835_n1106#" "m2_6839_n2019#" 0.00869747
cap "m1_6835_n1106#" "m2_3436_n2512#" 26.8088
cap "m3_6686_2072#" "m1_6828_3437#" 18.5637
cap "m1_5175_945#" "m1_9141_43#" 358.621
cap "m2_5769_32#" "m1_7649_32#" 212.78
cap "m1_8522_n1106#" "m2_8039_n1538#" 19.0457
cap "m1_7472_2463#" "m1_7472_3617#" 7.63863
cap "m1_6835_n1106#" "m2_6685_n1426#" 237.258
cap "vdd" "m3_6519_3617#" 11.866
cap "m1_5301_2073#" "m2_5393_1451#" 310.312
cap "m1_5676_n176#" "m1_7273_32#" 27.4658
cap "m1_5301_2073#" "m1_6686_2803#" 5.03255
cap "m1_6476_3617#" "clk" 36.503
cap "m2_6274_3790#" "m5_6578_3023#" 3.942
cap "m1_5988_2910#" "m3_6686_2072#" 0.601601
cap "m1_8510_n1541#" "m2_8039_n1538#" 6.03318
cap "m2_5769_32#" "m2_3436_n2512#" 99.0844
cap "m1_6521_1451#" "m1_5175_945#" 12.66
cap "m1_8025_1451#" "m1_7649_1451#" 70.8252
cap "m1_7649_32#" "m1_8025_32#" 90.6562
cap "m1_8043_2803#" "m1_7843_2290#" 144.672
cap "vdd" "m2_5393_1451#" 175.62
cap "m1_8522_n1106#" "m5_6577_n2963#" 2.69507
cap "m1_7843_2290#" "vss" 36.3754
cap "m2_3436_n2512#" "m1_7349_n1536#" 1.37977
cap "m1_6686_2803#" "vdd" 0.458372
cap "m1_6897_1451#" "m3_6686_2072#" 0.00881285
cap "m1_7349_n1536#" "m2_6685_n1426#" 121.714
cap "clk" "m3_6514_n1719#" 1.16285
cap "m1_7471_n739#" "m2_3436_n2512#" 0.28113
cap "m1_6836_2803#" "m3_6519_3617#" 0.925312
cap "m1_6353_n1536#" "m1_5676_n176#" 5.064
cap "m2_5944_n1226#" "m3_6353_n1426#" 73.6925
cap "m2_3436_n2512#" "m2_6273_n1893#" 40.3405
cap "m2_6274_2463#" "m2_6686_2903#" 84.8087
cap "clk" "nclk" 1172.45
cap "m2_5769_32#" "m1_5769_32#" 144.167
cap "m2_7596_3790#" "m3_6519_3617#" 19.7832
cap "m1_5769_1451#" "m2_5393_1451#" 166.234
cap "clk" "m5_6578_3023#" 6.81089
cap "vin" "m5_6578_3023#" 0.551225
cap "vin" "m1_5676_n176#" 63.9459
cap "m1_8510_n1541#" "m5_6577_n2963#" 0.0452678
cap "vss" "m3_6353_n1426#" 33.1338
cap "m1_6686_2803#" "m1_6836_2803#" 189.056
cap "m1_6827_n2043#" "clk" 7.74494
cap "m1_7273_1451#" "m1_5175_945#" 12.66
cap "m1_8025_1451#" "m1_8401_1451#" 70.8252
cap "vout" "m1_8760_8#" 5.15134
cap "m2_5393_1451#" "m1_9141_43#" 0.0938447
cap "m4_6354_2903#" "m1_7843_2290#" 2.85303
cap "m1_8760_8#" "m2_8039_n1538#" 0.11167
cap "m2_3436_n2512#" "m1_7842_n1893#" 136.017
cap "m1_6476_2210#" "vss" 0.376082
cap "m2_6273_n566#" "m3_6353_n1426#" 0.902454
cap "m1_8373_3513#" "vdd" 0.0271909
cap "m2_6686_2903#" "m1_6828_3437#" 116.94
cap "m1_8043_2803#" "m2_8043_2631#" 43.4359
cap "m1_7842_n1893#" "m2_6685_n1426#" 5.11206
cap "m2_8043_2631#" "vss" 48.9184
cap "m1_6685_n1536#" "m2_3436_n2512#" 1.37977
cap "m1_5587_n1264#" "m3_6353_n1426#" 0.553694
cap "m1_7472_3617#" "vdd" 0.357365
cap "m1_6685_n1536#" "m2_6685_n1426#" 121.714
cap "m1_6354_2803#" "nclk" 0.332047
cap "m1_6897_32#" "vout" 0.0134283
cap "m1_6835_n1106#" "m1_5676_n176#" 205.319
cap "m1_7350_2803#" "m3_6519_3617#" 2.54843
cap "m1_8165_3617#" "m5_6578_3023#" 0.282221
cap "m1_6521_1451#" "m2_5393_1451#" 166.234
cap "m1_6354_2803#" "m5_6578_3023#" 1.58231
cap "nclk" "m3_6686_2072#" 249.268
cap "m2_6840_3910#" "m3_6686_2072#" 0.0319891
cap "m2_3436_n2512#" "m3_6514_n1719#" 17.0902
cap "m3_6514_n1719#" "m2_6839_n2019#" 7.91029
cap "vss" "m2_5944_n1226#" 6.89125
cap "m3_6686_2072#" "m5_6578_3023#" 322.691
cap "m1_7682_2803#" "m3_6686_2072#" 0.0178868
cap "m3_6514_n1719#" "m2_6685_n1426#" 36.3206
cap "m2_3436_n2512#" "nclk" 59.6464
cap "vin" "m1_7842_n1893#" 103.06
cap "m2_5988_2955#" "vss" 5.0871
cap "m1_8025_1451#" "m1_5175_945#" 12.66
cap "m1_8777_1451#" "m1_8401_1451#" 70.8252
cap "vin" "m1_7843_2290#" 28.6375
cap "m1_5175_945#" "clk" 451.515
cap "m4_6354_2903#" "m1_6476_2210#" 6.18096
cap "m2_3436_n2512#" "m1_7471_n1893#" 11.5797
cap "m1_7472_2463#" "vdd" 31.0122
cap "m1_7350_2803#" "m1_6686_2803#" 24.9848
cap "m2_5769_32#" "m1_5676_n176#" 248.001
cap "m1_9118_2797#" "m2_8043_2631#" 1.74259
cap "m4_6354_2903#" "m2_8043_2631#" 0.942417
cap "m2_6273_n566#" "m2_5944_n1226#" 14.708
cap "m2_8039_n1538#" "m3_6703_n1318#" 4.56953
cap "m1_5301_2073#" "m1_8527_2346#" 17.3313
cap "m1_6475_n739#" "m2_6273_n566#" 76.1808
cap "m1_6827_n2043#" "m2_6839_n2019#" 151.26
cap "m1_6827_n2043#" "m2_3436_n2512#" 44.4155
cap "m2_6274_3790#" "m3_6519_3617#" 0.0800937
cap "m1_6353_n1536#" "m3_6353_n1426#" 3.90344
cap "m1_5587_n1264#" "m2_5944_n1226#" 8.95822
cap "m1_7472_3617#" "m2_7596_3790#" 25.2926
cap "m1_8884_n1541#" "m1_8510_n1541#" 11.4118
cap "m2_3436_n2512#" "m2_7595_n1893#" 44.7683
cap "m1_6827_n2043#" "m2_6685_n1426#" 116.94
cap "m3_8043_2590#" "m3_6686_2072#" 45.8941
cap "m2_6273_n566#" "vss" 0.297745
cap "m1_7273_1451#" "m2_5393_1451#" 166.234
cap "vin" "m3_6353_n1426#" 5.34405
cap "m3_6703_n1318#" "m4_6353_n3083#" 418.866
cap "m1_8527_2346#" "vdd" 106.867
cap "m1_5301_2073#" "vout" 0.202694
cap "m1_5676_n176#" "m1_8025_32#" 27.4658
cap "m1_9141_43#" "m1_8760_8#" 91.1868
cap "m1_5587_n1264#" "vss" 11.0239
cap "m1_5175_945#" "m1_7649_32#" 12.323
cap "m4_6354_2903#" "m2_5988_2955#" 40.3647
cap "m1_7472_2463#" "m1_6836_2803#" 278.613
cap "m3_6703_n1318#" "m5_6577_n2963#" 108.463
cap "m1_8777_1451#" "m1_5175_945#" 12.66
cap "vin" "m1_6476_2210#" 6.34045
cap "m2_8039_n1538#" "m4_6353_n3083#" 20.1948
cap "m1_9118_2797#" "vss" 8.28811
cap "m4_6354_2903#" "vss" 411.734
cap "m1_7472_2463#" "m2_7596_3790#" 0.196334
cap "m1_7843_2290#" "m1_6828_3437#" 7.73073
cap "clk" "m3_6519_3617#" 1.13251
cap "m1_5175_945#" "m3_6686_2072#" 0.0182766
cap "vin" "m2_8043_2631#" 73.8516
cap "vdd" "vout" 75.0154
cap "m1_7681_n1536#" "m2_3436_n2512#" 2.81764
cap "m2_8039_n1538#" "m5_6577_n2963#" 43.4436
cap "m1_6476_2210#" "m2_6274_2463#" 76.1808
cap "m1_7842_n1893#" "m1_5676_n176#" 36.985
cap "m2_3436_n2512#" "m1_5175_945#" 0.656603
cap "m1_6353_n1536#" "m2_5944_n1226#" 76.0611
cap "m1_7681_n1536#" "m2_6685_n1426#" 9.08695
cap "m1_6685_n1536#" "m1_5676_n176#" 5.064
cap "m2_6840_3910#" "m2_6686_2903#" 38.7649
cap "m1_8025_1451#" "m2_5393_1451#" 166.234
cap "m1_5301_2073#" "vdd" 67.6044
cap "m2_6686_2903#" "m5_6578_3023#" 25.3209
cap "vin" "m2_5944_n1226#" 0.533709
cap "m4_6353_n3083#" "m5_6577_n2963#" 1284.55
cap "vin" "m1_6475_n739#" 6.26624
cap "m1_6353_n1536#" "vss" 1.21226
cap "vin" "m2_5988_2955#" 1.53645
cap "m3_6514_n1719#" "m1_5676_n176#" 1.01405
cap "m1_5769_32#" "m1_5175_945#" 12.323
cap "vin" "m1_8043_2803#" 0.278062
cap "vin" "vss" 564.744
cap "m1_8165_3617#" "m3_6519_3617#" 8.22085
cap "vout" "m1_9141_43#" 94.8212
cap "nclk" "m1_5676_n176#" 192.909
cap "m2_5393_1451#" "m1_9677_66#" 0.0585031
cap "m2_6274_3790#" "m1_7472_3617#" 0.241594
cap "m2_5988_2955#" "m2_6274_2463#" 17.212
cap "m1_6521_32#" "m1_5676_n176#" 27.4658
cap "m1_6353_n1536#" "m2_6273_n566#" 2.60752
cap "m1_5769_1451#" "m1_5301_2073#" 28.9371
cap "m1_9141_43#" "m2_8039_n1538#" 0.107076
cap "m1_8039_n1106#" "m2_3436_n2512#" 0.549459
cap "m2_8043_2631#" "m1_6828_3437#" 0.286211
cap "m3_6686_2072#" "m3_6519_3617#" 167.994
cap "m1_5301_2073#" "m1_6836_2803#" 200.776
cap "m2_6274_2463#" "vss" 0.78141
cap "m1_6475_n1893#" "m1_6475_n739#" 7.63863
cap "vin" "m2_6273_n566#" 3.63013
cap "m1_6827_n2043#" "m1_5676_n176#" 0.254392
cap "m2_6273_n1893#" "m3_6353_n1426#" 0.80652
cap "m1_8777_1451#" "m2_5393_1451#" 112.631
cap "m1_6835_n1106#" "m1_6475_n739#" 51.4502
cap "m1_6686_2803#" "m1_6354_2803#" 118.858
cap "vin" "m1_5587_n1264#" 0.093624
cap "m1_6475_n1893#" "vss" 4.52597
cap "m2_5393_1451#" "m3_6686_2072#" 32.2075
cap "m1_6686_2803#" "m3_6686_2072#" 10.3617
cap "vdd" "m1_6836_2803#" 69.2713
cap "m1_5769_32#" "m1_6145_32#" 90.6562
cap "m1_6835_n1106#" "vss" 0.686365
cap "vin" "m1_7273_32#" 2.32376
cap "vin" "m4_6354_2903#" 4.31357
cap "vdd" "m1_9141_43#" 88.3504
cap "m1_8884_n1541#" "m2_8039_n1538#" 20.8518
cap "vin" "m1_8039_n1106#" 45.5557
cap "m2_3436_n2512#" "m1_8522_n1106#" 51.7602
cap "m2_7596_3790#" "vdd" 19.1601
cap "m1_6475_n1893#" "m2_6273_n566#" 0.696009
cap "m1_6521_1451#" "m1_5301_2073#" 28.9371
cap "vss" "m1_6828_3437#" 61.8523
cap "m4_6354_2903#" "m2_6274_2463#" 8.2326
cap "m1_6835_n1106#" "m2_6273_n566#" 137.326
cap "m1_5988_2910#" "m2_5988_2955#" 24.592
cap "m1_7682_2803#" "m1_7843_2290#" 405.12
cap "m1_7843_2290#" "m5_6578_3023#" 41.6128
cap "m1_5175_945#" "m1_5676_n176#" 95.3466
cap "m2_5769_32#" "vss" 22.4646
cap "m2_5944_n1226#" "m2_6273_n1893#" 14.8081
cap "m2_3436_n2512#" "m1_8510_n1541#" 0.422044
cap "m1_6476_3617#" "m1_6476_2210#" 7.63863
cap "m1_6475_n739#" "m2_6273_n1893#" 0.142704
cap "vin" "m1_6353_n1536#" 0.431748
cap "m1_7349_n1536#" "vss" 2.08769
cap "m1_5988_2910#" "vss" 1.15499
cap "m2_7596_3790#" "m1_6836_2803#" 0.142673
cap "vin" "m1_8522_n1106#" 404.422
cap "m1_5676_n176#" "m1_8401_32#" 27.4658
cap "m1_7471_n739#" "vss" 1.15965
cap "vss" "m2_6273_n1893#" 1.97822
cap "nclk" "m3_6353_n1426#" 0.381144
cap "m1_7350_2803#" "vdd" 1.84058
cap "m4_6354_2903#" "m1_6828_3437#" 18.4948
cap "m1_7349_n1536#" "m2_6273_n566#" 2.60752
cap "m2_6686_2903#" "m3_6519_3617#" 12.7387
cap "m1_7273_1451#" "m1_5301_2073#" 28.9371
cap "m1_8527_2346#" "vin" 19.8239
cap "m1_7843_2290#" "m3_8043_2590#" 8.24273
cap "vin" "m2_6274_2463#" 3.38883
cap "vdd" "m1_5618_2908#" 45.001
cap "m1_7471_n739#" "m2_6273_n566#" 26.8864
cap "m2_6273_n566#" "m2_6273_n1893#" 3.09892
cap "m1_6476_2210#" "nclk" 63.5551
cap "m1_7842_n1893#" "m1_6475_n739#" 1.53325
cap "vin" "m1_8510_n1541#" 57.7671
cap "m1_8039_n1106#" "m1_5676_n176#" 5.064
cap "m2_5769_32#" "m1_7273_32#" 212.78
cap "clk" "m3_6703_n1318#" 22.1079
cap "m1_6476_2210#" "m5_6578_3023#" 3.69478
cap "m1_6145_32#" "m1_5676_n176#" 27.4658
cap "m1_5988_2910#" "m4_6354_2903#" 0.760016
cap "m1_6686_2803#" "m2_6686_2903#" 121.714
cap "clk" "vout" 0.000374779
cap "m1_7842_n1893#" "vss" 144.642
cap "m1_6476_3617#" "vss" 12.7499
cap "m2_8043_2631#" "m5_6578_3023#" 40.0632
cap "m2_6274_3790#" "vdd" 14.37
cap "m1_7682_2803#" "m2_8043_2631#" 0.901206
cap "m1_7472_2463#" "m3_6686_2072#" 13.2803
cap "m2_3436_n2512#" "m1_8760_8#" 11.7565
cap "m1_7350_2803#" "m1_6836_2803#" 197.63
cap "m1_6835_n1106#" "vin" 5.18333
cap "m1_6685_n1536#" "vss" 0.648704
cap "vin" "m1_6145_1451#" 2.2805
cap "m3_6514_n1719#" "m1_6475_n739#" 1.78798
cap "vin" "m1_6828_3437#" 1.09819
cap "m1_7842_n1893#" "m2_6273_n566#" 1.01227
cap "nclk" "m2_5944_n1226#" 16.6769
cap "m1_8025_1451#" "m1_5301_2073#" 28.9371
cap "m1_5301_2073#" "clk" 147.566
cap "m1_5301_2073#" "vin" 0.493146
cap "vout" "m1_9677_66#" 348.485
cap "nclk" "m1_6475_n739#" 63.7566
cap "m2_5988_2955#" "nclk" 18.6944
cap "m1_8522_n1106#" "m1_5676_n176#" 11.5749
cap "clk" "m4_6353_n3083#" 12.3852
cap "m1_6685_n1536#" "m2_6273_n566#" 2.60752
cap "m3_6514_n1719#" "vss" 467.272
cap "m2_5988_2955#" "m5_6578_3023#" 3.5574
cap "m2_6274_2463#" "m1_6828_3437#" 0.0245914
cap "m3_8043_2590#" "m2_8043_2631#" 66.7145
cap "m2_5769_32#" "vin" 2892.73
cap "nclk" "vss" 2.13859
cap "m2_6840_3910#" "vss" 147.074
cap "m1_8043_2803#" "m5_6578_3023#" 1.21958
cap "m1_7649_32#" "vout" 0.0134283
cap "m1_6353_n1536#" "m2_6273_n1893#" 2.51424
cap "clk" "m5_6577_n2963#" 2.88153
cap "vdd" "clk" 14.8563
cap "vdd" "vin" 15.268
cap "vin" "m1_7349_n1536#" 0.236987
cap "m1_6476_3617#" "m4_6354_2903#" 13.0385
cap "vss" "m5_6578_3023#" 526.534
cap "m1_5988_2910#" "vin" 0.30589
cap "m1_7682_2803#" "vss" 1.62631
cap "m3_6514_n1719#" "m2_6273_n566#" 0.830175
cap "m1_7471_n1893#" "vss" 13.4287
cap "m2_6274_3790#" "m2_7596_3790#" 3.3205
cap "m1_7471_n739#" "vin" 3.72285
cap "m1_8510_n1541#" "m1_5676_n176#" 0.381888
cap "m2_3436_n2512#" "m3_6703_n1318#" 7.09873
cap "nclk" "m2_6273_n566#" 260.296
cap "vin" "m1_6897_1451#" 2.2805
cap "m1_6827_n2043#" "vss" 58.859
cap "m1_7842_n1893#" "m1_8039_n1538#" 61.2085
cap "m2_6685_n1426#" "m3_6703_n1318#" 573.189
cap "m2_7595_n1893#" "vss" 38.6606
cap "m1_7843_2290#" "m3_6519_3617#" 24.6909
cap "vin" "m1_8025_32#" 2.32376
cap "vdd" "m1_9677_66#" 359.521
cap "m1_7471_n1893#" "m2_6273_n566#" 0.196334
cap "m2_3436_n2512#" "vout" 80.0024
cap "m1_5587_n1264#" "nclk" 0.52431
cap "m1_8777_1451#" "m1_5301_2073#" 28.9371
cap "m1_5301_2073#" "m1_6354_2803#" 5.03255
cap "m1_8043_2803#" "m3_8043_2590#" 0.332603
cap "m2_3436_n2512#" "m2_8039_n1538#" 211.595
cap "m1_6827_n2043#" "m2_6273_n566#" 0.0245914
cap "m1_5301_2073#" "m3_6686_2072#" 65.3437
cap "clk" "m1_6836_2803#" 5.26051
cap "m4_6354_2903#" "nclk" 1.54413
cap "m2_6685_n1426#" "m2_8039_n1538#" 35.4061
cap "m1_6835_n1106#" "m1_7349_n1536#" 197.63
cap "m1_6685_n1536#" "m1_6353_n1536#" 118.858
cap "m4_6354_2903#" "m5_6578_3023#" 462.06
cap "m1_6475_n1893#" "m2_6273_n1893#" 25.2727
cap "m1_7682_2803#" "m4_6354_2903#" 0.379245
cap "m1_7843_2290#" "m2_5393_1451#" 0.705881
cap "vdd" "m1_8165_3617#" 0.333787
cap "m3_6514_n1719#" "m1_8039_n1538#" 0.690385
cap "vin" "m1_7842_n1893#" 6.40081
cap "vdd" "m1_6354_2803#" 0.665104
cap "vin" "m3_6703_n1318#" 1.36687
cap "m1_5769_32#" "vout" 0.0134283
cap "m1_7471_n739#" "m1_6835_n1106#" 213.271
cap "m2_3436_n2512#" "m4_6353_n3083#" 202.301
cap "m2_6839_n2019#" "m4_6353_n3083#" 4.74129
cap "vdd" "m3_6686_2072#" 54.2368
cap "m1_6685_n1536#" "vin" 0.142192
cap "m2_6685_n1426#" "m4_6353_n3083#" 69.3928
cap "m1_7681_n1536#" "vss" 27.9086
cap "vin" "m1_7649_1451#" 2.2805
cap "m1_6476_3617#" "m2_6274_2463#" 0.696009
cap "m2_6839_n2019#" "m5_6577_n2963#" 9.96158
cap "m1_5175_945#" "vss" 18.1124
cap "m2_3436_n2512#" "m5_6577_n2963#" 94.9041
cap "m1_9677_66#" "m1_9141_43#" 175.886
cap "vin" "m2_8039_n1538#" 86.0338
cap "m1_6476_2210#" "m3_6519_3617#" 1.72651
cap "m1_6353_n1536#" "nclk" 0.339295
cap "m2_6685_n1426#" "m5_6577_n2963#" 30.7122
cap "m4_6354_2903#" "m3_8043_2590#" 0.133561
cap "m2_8043_2631#" "m3_6519_3617#" 12.9598
cap "vin" "nclk" 371.96
cap "m1_8777_1451#" "m1_9141_43#" 73.927
cap "m1_6521_32#" "vin" 2.32376
cap "m1_6835_n1106#" "m1_7842_n1893#" 102.015
cap "vin" "m4_6353_n3083#" 1.20424
cap "m3_6686_2072#" "m1_6836_2803#" 123.903
cap "m1_6897_32#" "m1_5676_n176#" 27.4658
cap "vin" "m5_6578_3023#" 110.064
cap "m1_7682_2803#" "vin" 0.962333
cap "m2_5769_32#" "m1_8025_32#" 212.78
cap "m1_8373_3513#" "m1_7843_2290#" 13.3121
cap "m1_6685_n1536#" "m1_6835_n1106#" 189.056
cap "nclk" "m2_6274_2463#" 260.296
cap "m1_6476_3617#" "m1_6828_3437#" 58.9054
cap "vin" "m5_6577_n2963#" 7.83773
cap "m1_6686_2803#" "m2_8043_2631#" 0.0663948
cap "clk" "m1_5618_2908#" 62.6705
cap "m2_6274_2463#" "m5_6578_3023#" 7.10359
cap "m1_7472_3617#" "m1_7843_2290#" 53.1064
cap "vin" "m1_8401_1451#" 3.00708
cap "m1_6475_n1893#" "m3_6514_n1719#" 12.5236
cap "m1_5175_945#" "m1_7273_32#" 12.323
cap "m2_3436_n2512#" "m1_9141_43#" 82.9951
cap "m1_5676_n176#" "m3_6703_n1318#" 63.7537
cap "m1_6835_n1106#" "m3_6514_n1719#" 0.956994
cap "m2_5769_32#" "m1_7842_n1893#" 0.68716
cap "vss" "m3_6519_3617#" 419.983
cap "m1_5301_2073#" "m2_6686_2903#" 0.61931
cap "vin" "m3_8043_2590#" 101.144
cap "m1_6835_n1106#" "nclk" 81.7491
cap "vout" "m1_5676_n176#" 0.346615
cap "m1_5676_n176#" "m2_8039_n1538#" 0.842024
cap "m1_7471_n739#" "m1_7842_n1893#" 53.1064
cap "m1_6685_n1536#" "m1_7349_n1536#" 24.9848
cap "m1_6827_n2043#" "m1_6475_n1893#" 58.9054
cap "nclk" "m1_6828_3437#" 0.00770155
cap "m2_6840_3910#" "m1_6828_3437#" 151.26
cap "m1_7472_2463#" "m1_7843_2290#" 32.1157
cap "vdd" "m2_6686_2903#" 77.3775
cap "m1_6475_n1893#" "m2_7595_n1893#" 0.241594
cap "m2_5393_1451#" "vss" 23.7631
cap "m5_6578_3023#" "m1_6828_3437#" 45.0101
cap "m1_6827_n2043#" "m1_6835_n1106#" 52.609
cap "m1_8522_n1106#" "vss" 24.8369
cap "m1_6686_2803#" "vss" 1.62631
cap "m1_8884_n1541#" "m2_3436_n2512#" 2.2897
cap "m1_8373_3513#" "m2_8043_2631#" 1.03015
cap "m1_7681_n1536#" "vin" 0.431748
cap "m1_7350_2803#" "m3_6686_2072#" 9.5022
cap "m1_6835_n1106#" "m2_7595_n1893#" 0.170068
cap "m1_5175_945#" "m1_5393_1451#" 12.66
cap "vin" "m1_5175_945#" 550.223
cap "m1_7349_n1536#" "m3_6514_n1719#" 2.77667
cap "m1_5676_n176#" "m4_6353_n3083#" 5.58059
cap "m2_5769_32#" "nclk" 351.152
cap "m2_5769_32#" "m1_6521_32#" 212.78
cap "m3_6686_2072#" "m1_5618_2908#" 1.62715
cap "m4_6354_2903#" "m3_6519_3617#" 53.8306
cap "m1_7471_n739#" "m3_6514_n1719#" 1.77092
cap "m1_8522_n1106#" "m2_6273_n566#" 0.146131
cap "m1_5988_2910#" "nclk" 0.214598
cap "m3_6514_n1719#" "m2_6273_n1893#" 0.398229
cap "m1_8527_2346#" "m1_7843_2290#" 75.9305
cap "vin" "m1_8401_32#" 3.14312
cap "m1_5676_n176#" "m5_6577_n2963#" 5.61027
cap "m1_5988_2910#" "m5_6578_3023#" 0.241915
cap "m1_8510_n1541#" "vss" 5.8365
cap "m1_7471_n739#" "nclk" 7.44229
cap "m2_6274_3790#" "m1_6354_2803#" 2.51424
cap "m1_7273_1451#" "m3_6686_2072#" 0.00881285
cap "m2_6686_2903#" "m1_6836_2803#" 237.258
cap "m1_7471_n739#" "m1_7471_n1893#" 7.63863
cap "m1_6827_n2043#" "m1_7349_n1536#" 59.2098
cap "m1_7471_n1893#" "m2_6273_n1893#" 0.241594
cap "m1_6686_2803#" "m4_6354_2903#" 5.1881
cap "m1_7681_n1536#" "m1_6835_n1106#" 8.72816
cap "m1_8373_3513#" "vss" 1.7761
cap "m1_6827_n2043#" "m2_6273_n1893#" 3.46123
cap "m1_7471_n739#" "m2_7595_n1893#" 0.196334
cap "m2_7595_n1893#" "m2_6273_n1893#" 3.3205
cap "m1_5175_945#" "m1_6145_1451#" 12.66
cap "vin" "m1_6145_32#" 2.32376
cap "m1_7842_n1893#" "m3_6514_n1719#" 28.3598
cap "m1_7472_3617#" "vss" 13.3541
cap "m3_6703_n1318#" "m3_6353_n1426#" 74.8773
cap "m1_6685_n1536#" "m3_6514_n1719#" 2.6929
cap "m1_5301_2073#" "m1_7843_2290#" 59.4075
cap "m1_6354_2803#" "clk" 410.907
cap "m1_6476_3617#" "m5_6578_3023#" 3.84986
cap "m1_6685_n1536#" "nclk" 0.332047
cap "m1_7471_n1893#" "m1_7842_n1893#" 53.1064
cap "m1_8527_2346#" "m2_8043_2631#" 15.7828
cap "clk" "m3_6686_2072#" 26.9651
cap "m2_6274_2463#" "m3_6519_3617#" 0.737036
cap "m2_5769_32#" "m1_5175_945#" 192.038
cap "m1_8760_8#" "vss" 55.9305
cap "m1_6827_n2043#" "m1_7842_n1893#" 7.73073
cap "m1_7681_n1536#" "m1_7349_n1536#" 118.858
cap "m1_5393_1451#" "m2_5393_1451#" 112.631
cap "m1_8510_n1541#" "m1_8039_n1538#" 0.212661
cap "vin" "m2_5393_1451#" 2533.36
cap "vdd" "m1_7843_2290#" 146.979
cap "m2_3436_n2512#" "clk" 11.4439
cap "vin" "m1_8522_n1106#" 2.12876
cap "m1_7842_n1893#" "m2_7595_n1893#" 24.6779
cap "m1_7350_2803#" "m2_6686_2903#" 121.714
cap "m1_6827_n2043#" "m1_6685_n1536#" 59.2098
cap "m3_6514_n1719#" "nclk" 0.695403
cap "m2_5769_32#" "m1_8401_32#" 144.167
cap "m1_5175_945#" "m1_6897_1451#" 12.66
cap "m1_7471_n1893#" "m3_6514_n1719#" 15.9939
cap "m1_7472_3617#" "m4_6354_2903#" 1.35216
cap "m3_6353_n1426#" "m4_6353_n3083#" 115.738
cap "m1_6686_2803#" "m2_6274_2463#" 2.60752
cap "nclk" "m5_6578_3023#" 6.17586
cap "m1_5175_945#" "m1_8025_32#" 12.323
cap "m2_6840_3910#" "m5_6578_3023#" 15.696
cap "m2_3436_n2512#" "m1_9677_66#" 355.249
cap "m1_6827_n2043#" "m3_6514_n1719#" 62.7286
cap "m1_7471_n1893#" "nclk" 0.340919
cap "m1_5769_32#" "clk" 40.512
cap "m1_5301_2073#" "m1_6476_2210#" 133.451
cap "m1_8527_2346#" "m1_8043_2803#" 28.7903
cap "m1_7682_2803#" "m5_6578_3023#" 7.19178
cap "m3_6353_n1426#" "m5_6577_n2963#" 2.43011
cap "m3_6519_3617#" "m1_6828_3437#" 62.4529
cap "m3_6514_n1719#" "m2_7595_n1893#" 19.6725
cap "m1_8527_2346#" "vss" 8.36655
cap "m1_6475_n739#" "m3_6703_n1318#" 22.4566
cap "m1_6827_n2043#" "nclk" 0.00770155
cap "m1_5301_2073#" "m2_8043_2631#" 1.028
cap "m1_7843_2290#" "m1_6836_2803#" 242.092
cap "m1_8401_32#" "m1_8025_32#" 90.6562
cap "m1_6354_2803#" "m3_6686_2072#" 1.41235
cap "nclk" "m2_7595_n1893#" 3.55797
cap "m2_5769_32#" "m1_6145_32#" 212.78
cap "m1_6827_n2043#" "m1_7471_n1893#" 58.9054
cap "m1_7681_n1536#" "m1_7842_n1893#" 405.12
cap "vss" "m3_6703_n1318#" 91.8265
cap "m1_6145_1451#" "m2_5393_1451#" 166.234
cap "m2_7596_3790#" "m1_7843_2290#" 12.487
cap "m1_8373_3513#" "vin" 2.06334
cap "vdd" "m1_6476_2210#" 0.975728
cap "m1_7471_n1893#" "m2_7595_n1893#" 25.2926
cap "m1_6475_n739#" "m2_8039_n1538#" 0.085709
cap "m1_6686_2803#" "m1_6828_3437#" 59.2098
cap "vdd" "m2_8043_2631#" 250.041
cap "vout" "vss" 593.455
cap "m1_6827_n2043#" "m2_7595_n1893#" 3.46123
cap "m3_8043_2590#" "m5_6578_3023#" 40.108
cap "m1_7682_2803#" "m3_8043_2590#" 0.004273
cap "m1_5175_945#" "m1_7649_1451#" 12.66
cap "m1_6897_32#" "m1_7273_32#" 90.6562
cap "m2_6273_n566#" "m3_6703_n1318#" 260.921
cap "m2_8039_n1538#" "vss" 307.747
cap "m1_5301_2073#" "m2_5988_2955#" 0.169006
cap "m2_5944_n1226#" "m4_6353_n3083#" 20.2908
cap "m2_3436_n2512#" "m2_6839_n2019#" 135.799
cap "m1_6475_n739#" "m4_6353_n3083#" 7.29836
cap "m1_7681_n1536#" "m3_6514_n1719#" 2.56724
cap "m1_5301_2073#" "m1_8043_2803#" 5.03255
cap "m1_8527_2346#" "m1_9118_2797#" 14.5552
cap "m2_6685_n1426#" "m2_6839_n2019#" 38.7649
cap "m2_3436_n2512#" "m2_6685_n1426#" 17.526
cap "m1_5301_2073#" "vss" 5.9958
cap "m1_7472_3617#" "m2_6274_2463#" 0.196334
cap "m1_7681_n1536#" "nclk" 0.878465
cap "m2_5944_n1226#" "m5_6577_n2963#" 0.071949
cap "m1_6476_2210#" "m1_6836_2803#" 51.4502
cap "m1_6475_n739#" "m5_6577_n2963#" 1.59276
cap "vin" "m1_8760_8#" 1.24421
cap "vss" "m4_6353_n3083#" 995.535
cap "m1_5175_945#" "nclk" 53.0715
cap "vdd" "m2_5988_2955#" 39.3728
cap "m1_6521_32#" "m1_5175_945#" 12.323
cap "m1_8039_n1106#" "m1_7842_n1893#" 148.103
cap "m1_6897_1451#" "m2_5393_1451#" 166.234
cap "vdd" "m1_8043_2803#" 2.11906
cap "m1_7472_2463#" "vin" 4.58565
cap "vss" "m5_6577_n2963#" 1062.08
cap "vdd" "vss" 1634.77
cap "vout" "m1_7273_32#" 0.0134283
cap "m1_6476_3617#" "m3_6519_3617#" 12.4027
cap "m2_6273_n566#" "m4_6353_n3083#" 11.5339
cap "m1_7681_n1536#" "m2_7595_n1893#" 5.45316
cap "vin" "m2_3436_n2512#" 15.7857
cap "clk" "m1_5676_n176#" 86.5439
cap "m1_5175_945#" "m1_8401_1451#" 12.66
cap "vin" "m1_6897_32#" 2.32376
cap "m1_7472_2463#" "m2_6274_2463#" 26.8864
cap "m1_5587_n1264#" "m4_6353_n3083#" 0.904907
cap "m1_7472_3617#" "m1_6828_3437#" 58.9054
cap "m2_6273_n566#" "m5_6577_n2963#" 2.3305
cap "m1_6353_n1536#" "m3_6703_n1318#" 1.35403
cap "m1_8527_2346#" "vin" 11.8064
cap "m1_5301_2073#" "m4_6354_2903#" 1.73845
cap "m1_8039_n1538#" "m2_8039_n1538#" 16.3741
cap "m1_8522_n1106#" "m1_7842_n1893#" 11.6151
cap "m2_6686_2903#" "m3_6686_2072#" 647.557
cap "vin" "m3_6703_n1318#" 244.002
cap "vss" "m1_6836_2803#" 0.248832
cap "m1_6521_32#" "m1_6145_32#" 90.6562
cap "m1_7649_1451#" "m2_5393_1451#" 166.234
cap "nclk" "m3_6519_3617#" 0.785193
cap "m2_6840_3910#" "m3_6519_3617#" 7.95367
cap "vdd" "m1_9118_2797#" 82.1759
cap "m4_6354_2903#" "vdd" 30.9962
cap "m1_9141_43#" "vss" 70.2809
cap "m1_7649_32#" "m1_5676_n176#" 27.4658
cap "m1_7682_2803#" "m3_6519_3617#" 2.56621
cap "m2_7596_3790#" "vss" 44.3954
cap "vin" "vout" 1761.93
cap "m5_6578_3023#" "m3_6519_3617#" 172.489
cap "m1_7350_2803#" "m2_8043_2631#" 0.257829
cap "vin" "m2_8039_n1538#" 1.36528
cap "m1_7842_n1893#" "m1_8510_n1541#" 12.5803
cap "m2_5769_32#" "m1_8760_8#" 10.1539
cap "m1_8039_n1538#" "m5_6577_n2963#" 0.959025
cap "m1_6353_n1536#" "m4_6353_n3083#" 11.1317
cap "m2_5393_1451#" "nclk" 442.684
cap "m1_6686_2803#" "nclk" 0.332047
cap "m1_5301_2073#" "vin" 71.8565
cap "m1_5301_2073#" "m1_5393_1451#" 28.9371
cap "m1_7843_2290#" "vin" 7.11475
cap "m1_5175_945#" "m1_8401_32#" 12.323
cap "m1_6686_2803#" "m5_6578_3023#" 4.64382
cap "m2_3436_n2512#" "m1_5676_n176#" 32.0434
cap "vin" "m4_6353_n3083#" 12.9613
cap "m1_6835_n1106#" "m3_6703_n1318#" 119.815
cap "m2_6274_3790#" "m1_6476_2210#" 0.142704
cap "m3_8043_2590#" "m3_6519_3617#" 8.51506
cap "m1_5676_n176#" "m2_6685_n1426#" 0.624422
cap "m2_5769_32#" "m1_6897_32#" 212.78
cap "m1_8884_n1541#" "vss" 12.2964
cap "m1_5301_2073#" "m2_6274_2463#" 4.63204
cap "m1_9118_2797#" "m1_9141_43#" 4.15903
cap "m1_8401_1451#" "m2_5393_1451#" 166.234
cap "vin" "m5_6577_n2963#" 22.8186
cap "m4_6354_2903#" "m2_7596_3790#" 0.909009
cap "vin" "vdd" 158.123
cap "m2_5988_2955#" "m1_5618_2908#" 4.59004
cap "m1_7350_2803#" "vss" 1.62631
cap "m1_6835_n1106#" "m2_8039_n1538#" 1.91545
cap "m1_5769_32#" "m1_5676_n176#" 27.4658
cap "clk" "m3_6353_n1426#" 9.17911
cap "m1_6145_32#" "m1_5175_945#" 12.323
cap "vss" "m1_5618_2908#" 3.08405
cap "vdd" "m2_6274_2463#" 17.3096
cap "m2_5769_32#" "m3_6703_n1318#" 28.7999
cap "m1_6475_n1893#" "m4_6353_n3083#" 18.889
cap "vin" "m1_5676_n176#" 9.30991
cap "m1_5301_2073#" "m1_6145_1451#" 28.9371
cap "m1_5769_1451#" "m1_5393_1451#" 70.8252
cap "m1_5769_1451#" "vin" 2.2805
cap "m1_7349_n1536#" "m3_6703_n1318#" 6.79559
cap "m2_6274_3790#" "m2_5988_2955#" 13.2706
cap "m1_7843_2290#" "m1_8165_3617#" 33.1555
cap "m1_6835_n1106#" "m4_6353_n3083#" 2.26796
cap "m1_6476_2210#" "clk" 60.9922
cap "m2_5769_32#" "vout" 393.627
cap "m1_8373_3513#" "m5_6578_3023#" 0.0479952
cap "m1_5301_2073#" "m1_6828_3437#" 0.253596
cap "m1_7471_n739#" "m3_6703_n1318#" 12.4139
cap "m1_7843_2290#" "m3_6686_2072#" 13.3508
cap "vin" "m2_8043_2631#" 74.9935
cap "vin" "m1_6836_2803#" 4.31714
cap "m1_7472_3617#" "nclk" 0.340919
cap "m2_6274_3790#" "vss" 43.1123
cap "m1_6835_n1106#" "m5_6577_n2963#" 2.7647
cap "m1_7472_3617#" "m5_6578_3023#" 10.01
cap "m1_5175_945#" "m2_5393_1451#" 226.847
cap "vin" "m1_9141_43#" 1.01438
cap "m1_7349_n1536#" "m2_8039_n1538#" 0.958149
cap "m1_8522_n1106#" "m1_5175_945#" 0.870557
cap "m1_7350_2803#" "m4_6354_2903#" 0.558345
cap "m2_6274_2463#" "m1_6836_2803#" 137.326
cap "m1_7471_n739#" "m2_8039_n1538#" 0.737889
cap "vdd" "m1_6828_3437#" 4.48071
cap "m4_6354_2903#" "m1_5618_2908#" 2.5626
cap "vout" "m1_8025_32#" 0.0134283
cap "clk" "m2_5944_n1226#" 81.2401
cap "clk" "m1_6475_n739#" 60.9978
cap "m1_7349_n1536#" "m4_6353_n3083#" 4.6426
cap "clk" "m2_5988_2955#" 85.2999
cap "m1_7472_2463#" "nclk" 7.44229
cap "m1_5301_2073#" "m1_6897_1451#" 28.9371
cap "m1_5769_1451#" "m1_6145_1451#" 70.8252
cap "m1_6521_1451#" "vin" 2.2805
cap "m1_7842_n1893#" "m3_6703_n1318#" 7.78508
cap "m1_8043_2803#" "vin" 2.96922
cap "m1_7471_n739#" "m4_6353_n3083#" 4.6869
cap "m2_6273_n1893#" "m4_6353_n3083#" 26.2985
cap "m2_3436_n2512#" "m3_6353_n1426#" 1.02402
cap "m1_7472_2463#" "m5_6578_3023#" 8.24619
cap "clk" "vss" 62.5287
cap "m1_7349_n1536#" "m5_6577_n2963#" 4.4712
cap "m1_5988_2910#" "vdd" 0.914783
cap "m1_6685_n1536#" "m3_6703_n1318#" 8.43523
cap "m2_6274_3790#" "m4_6354_2903#" 23.8643
cap "m1_8165_3617#" "m2_8043_2631#" 3.33136
cap "m2_6685_n1426#" "m3_6353_n1426#" 9.06046
cap "m1_6476_2210#" "m3_6686_2072#" 23.4479
cap "m2_3436_n2512#" "via_dev_3/m1_0_0#" 2.22045e-16
cap "m2_3436_n2512#" "nfet_0/a_328_0#" 2.34152
cap "pfet$2_0/a_206_0#" "m2_3436_n2512#" 1.12032
cap "via_dev_2[1]/m1_0_0#" "cap_mim_0/m4_n120_n120#" -182.372
cap "pfet$2_0/a_38_n136#" "m2_3436_n2512#" 0.596467
cap "via_dev_24/m1_0_0#" "m2_3436_n2512#" 5.88651
cap "m2_3436_n2512#" "cap_mim_0/m4_n120_n120#" -36.6548
cap "via_dev_24/m1_0_0#" "nfet_0/a_328_0#" 0.466989
cap "cap_mim_0/m4_n120_n120#" "nfet_0/a_328_0#" -35.7569
cap "via_dev_20/m1_0_0#" "m2_3436_n2512#" 0.657815
cap "via_dev_2[1]/m1_0_0#" "m2_3436_n2512#" 31.6601
cap "via_dev_2[1]/m1_0_0#" "nfet_0/a_328_0#" 36.1064
cap "via_dev_20/m1_0_0#" "cap_mim_0/m4_n120_n120#" -43.5832
cap "via_dev_2[1]/m1_0_0#" "via_dev$2_2/m1_0_0#" 1246.4
cap "via_dev_20/m1_0_0#" "nfet$2_0/a_30_172#" 4.45497
cap "via_dev_20/m1_0_0#" "via_dev$2_2/m1_0_0#" 1.32422
cap "via_dev_20/m1_0_0#" "via_dev_2[1]/m1_0_0#" 47.6562
cap "via_dev_20/m1_0_0#" "via_dev_24/m1_0_0#" -0.538476
cap "cap_mim_0/m4_n120_n120#" "via_dev$2_2/m1_0_0#" 170.467
cap "via_dev_2[1]/m1_0_0#" "cap_mim_0/m4_n120_n120#" -274.314
cap "via_dev_20/m1_0_0#" "pfet$2_0/a_206_0#" 1.95685
cap "via_dev$2_2/m1_0_0#" "via_dev_20/m1_0_0#" 6.65586
cap "via_dev$2_0/m1_0_0#" "via_dev_20/m1_0_0#" 1.03113
cap "nfet$2_0/a_30_172#" "via_dev_20/m1_0_0#" 1.75102
cap "via_dev$2_2/m1_0_0#" "nfet$2_0/a_30_172#" 0.606627
cap "via_dev$2_5/m1_0_0#" "via_dev_20/m1_0_0#" 6.62894
cap "via_dev_2[1]/m1_0_0#" "m4_6353_n3083#" 82.2155
cap "via_dev_2[1]/m1_0_0#" "via_dev_20/m1_0_0#" -6.10899
cap "via_dev$2_2/m1_0_0#" "via_dev_2[1]/m1_0_0#" -6.07231
cap "m4_6353_n3083#" "via_dev_20/m1_0_0#" 13.3092
cap "via_dev$2_2/m1_0_0#" "m4_6353_n3083#" 253.973
cap "via_dev$2_3[0]/m1_0_0#" "cap_mim_0/m4_n120_n120#" 0.413543
cap "via_dev_20/m1_0_0#" "nfet_0/a_328_0#" 0.0533714
cap "m2_3436_n2512#" "cap_mim_0/m4_n120_n120#" -1.56029
cap "cap_mim_0/m4_n120_n120#" "nfet_0/a_328_0#" 9.99165
cap "via_dev_6/m1_0_0#" "nfet$4_0/a_2482_n132#" 4.67798
cap "via_dev_43[0,17]/m1_0_0#" "nfet_0/a_328_0#" 0.26156
cap "via_dev_24/m1_0_0#" "cap_mim_0/m4_n120_n120#" 28.1704
cap "via_dev_24/m1_0_0#" "via_dev_20/m1_0_0#" 73.0327
cap "via_dev_2[1]/m1_0_0#" "nfet$4_0/a_2482_n132#" 2.46849
cap "via_dev_6/m1_0_0#" "nfet_0/a_328_0#" 2.07222
cap "via_dev_2[1]/m1_0_0#" "nfet_0/a_328_0#" 1.08813
cap "via_dev_6/m1_0_0#" "via_dev_24/m1_0_0#" 41.4611
cap "cap_mim_0/m4_n120_n120#" "via_dev_20/m1_0_0#" 41.2338
cap "via_dev_2[1]/m1_0_0#" "via_dev_24/m1_0_0#" 66.1731
cap "via_dev_24/m1_0_0#" "nfet$4_0/a_2378_0#" 0.0780839
cap "via_dev_43[0,17]/m1_0_0#" "cap_mim_0/m4_n120_n120#" 0.528416
cap "via_dev_6/m1_0_0#" "cap_mim_0/m4_n120_n120#" 33.2241
cap "via_dev_6/m1_0_0#" "via_dev_20/m1_0_0#" 5.14639
cap "nfet$4_0/a_2378_0#" "cap_mim_0/m4_n120_n120#" 0.303175
cap "via_dev_2[1]/m1_0_0#" "cap_mim_0/m4_n120_n120#" -113.343
cap "via_dev_2[1]/m1_0_0#" "via_dev_20/m1_0_0#" 0.281452
cap "nfet$4_0/a_2482_n132#" "nfet_0/a_328_0#" 1.6658
cap "via_dev_6/m1_0_0#" "via_dev_2[1]/m1_0_0#" 2.05407
cap "via_dev_6/m1_0_0#" "nfet$4_0/a_2378_0#" 0.95878
cap "via_dev_2[1]/m1_0_0#" "nfet$4_0/a_2378_0#" 0.0930431
cap "m2_3436_n2512#" "nfet_0/a_328_0#" 2.04534
cap "via_dev_24/m1_0_0#" "nfet$4_0/a_2482_n132#" 6.87819
cap "via_dev_24/m1_0_0#" "nfet_0/a_328_0#" 12.2301
cap "via_dev_24/m1_0_0#" "m2_3436_n2512#" 15.5963
cap "cap_mim_0/m4_n120_n120#" "nfet$4_0/a_2482_n132#" -22.9491
cap "via_dev$2_7[3]/m1_0_0#" "via_dev_43[0,19]/m1_0_0#" 0.293856
cap "via_dev_2[1]/m1_0_0#" "via_dev_24/m1_0_0#" 377.711
cap "cap_mim_0/m4_n120_n120#" "via_dev_43[0,19]/m1_0_0#" 1.2127
cap "via_dev_2[1]/m1_0_0#" "via_dev_6/m1_0_0#" 60.5625
cap "via_dev_6/m1_0_0#" "via_dev_24/m1_0_0#" 67.2203
cap "via_dev_2[1]/m1_0_0#" "via_dev$2_7[3]/m1_0_0#" 291.991
cap "via_dev$2_7[3]/m1_0_0#" "via_dev_24/m1_0_0#" 33.0015
cap "via_dev_2[1]/m1_0_0#" "cap_mim_0/m4_n120_n120#" -405.912
cap "via_dev_2[1]/m1_0_0#" "nfet$4_0/a_2858_n132#" 93.7093
cap "via_dev_2[1]/m1_0_0#" "via_dev_11[2]/m1_0_0#" 34.7046
cap "cap_mim_0/m4_n120_n120#" "via_dev_24/m1_0_0#" -47.0098
cap "nfet$4_0/a_2858_n132#" "via_dev_24/m1_0_0#" 46.619
cap "via_dev_24/m1_0_0#" "via_dev_11[2]/m1_0_0#" 17.889
cap "via_dev_6/m1_0_0#" "via_dev$2_7[3]/m1_0_0#" 81.3579
cap "via_dev_2[1]/m1_0_0#" "nfet$4_0/a_2754_0#" 1.01065
cap "via_dev_6/m1_0_0#" "cap_mim_0/m4_n120_n120#" -3.31891
cap "nfet$4_0/a_2754_0#" "via_dev_24/m1_0_0#" 0.244033
cap "via_dev$2_7[3]/m1_0_0#" "cap_mim_0/m4_n120_n120#" -41.99
cap "nfet$4_0/a_2858_n132#" "via_dev_6/m1_0_0#" 40.0858
cap "via_dev_6/m1_0_0#" "via_dev_11[2]/m1_0_0#" 150.399
cap "nfet$4_0/a_2858_n132#" "via_dev$2_7[3]/m1_0_0#" -110.294
cap "via_dev$2_7[3]/m1_0_0#" "via_dev_11[2]/m1_0_0#" 65.8413
cap "nfet$4_0/a_2754_0#" "via_dev_6/m1_0_0#" 1.43238
cap "nfet$4_0/a_2858_n132#" "cap_mim_0/m4_n120_n120#" -54.9096
cap "cap_mim_0/m4_n120_n120#" "via_dev_11[2]/m1_0_0#" 14.3642
cap "nfet$4_0/a_2858_n132#" "via_dev_11[2]/m1_0_0#" -197.119
cap "nfet$4_0/a_2754_0#" "via_dev$2_7[3]/m1_0_0#" 1.32285
cap "via_dev_2[1]/m1_0_0#" "via_dev_43[0,19]/m1_0_0#" 1.08411
cap "nfet$4_0/a_2754_0#" "cap_mim_0/m4_n120_n120#" 0.74625
cap "nfet$4_0/a_2754_0#" "nfet$4_0/a_2858_n132#" 0.348767
cap "via_dev_43[0,19]/m1_0_0#" "via_dev_24/m1_0_0#" 0.625789
cap "via_dev$2_7[3]/m1_0_0#" "via_dev$7_0/m1_0_0#" 37.1241
cap "via_dev_6/m1_0_0#" "via_dev$7_0/m1_0_0#" 14.6769
cap "via_dev_2[1]/m1_0_0#" "via_dev$7_0/m1_0_0#" 85.3066
cap "m4_6353_n3083#" "via_dev$7_0/m1_0_0#" 1.21377
cap "via_dev_24/m1_0_0#" "via_dev$2_7[3]/m1_0_0#" 0.116828
cap "via_dev_24/m1_0_0#" "via_dev_6/m1_0_0#" 1.29297
cap "via_dev$2_7[3]/m1_0_0#" "nfet$4_0/a_2858_n132#" -2.44475
cap "nfet$4_0/a_2858_n132#" "via_dev_6/m1_0_0#" 1.46345
cap "via_dev_24/m1_0_0#" "via_dev_2[1]/m1_0_0#" 4.18085
cap "nfet$4_0/a_2754_0#" "via_dev$2_7[3]/m1_0_0#" -36.03
cap "nfet$4_0/a_2754_0#" "via_dev_6/m1_0_0#" 26.1651
cap "m4_6353_n3083#" "nfet$4_0/a_2858_n132#" 6.93889e-18
cap "via_dev_2[1]/m1_0_0#" "nfet$4_0/a_2858_n132#" 14.3754
cap "via_dev$2_7[3]/m1_0_0#" "via_dev$2_5/m1_0_0#" 20.4355
cap "via_dev$2_5/m1_0_0#" "via_dev_6/m1_0_0#" 117.3
cap "nfet$4_0/a_2754_0#" "via_dev_2[1]/m1_0_0#" -14.5453
cap "nfet$4_0/a_2754_0#" "m4_6353_n3083#" 2.9999
cap "via_dev$2_5/m1_0_0#" "via_dev_2[1]/m1_0_0#" 40.0015
cap "via_dev$2_5/m1_0_0#" "m4_6353_n3083#" 19.7266
cap "nfet$4_0/a_2754_0#" "via_dev$7_0/m1_0_0#" -139.027
cap "via_dev$2_7[3]/m1_0_0#" "via_dev_43[0,19]/m1_0_0#" 1.80515
cap "via_dev$2_5/m1_0_0#" "via_dev$7_0/m1_0_0#" 7.75001
cap "via_dev_43[0,19]/m1_0_0#" "via_dev_6/m1_0_0#" 0.580436
cap "via_dev_43[0,19]/m1_0_0#" "via_dev_2[1]/m1_0_0#" 0.993805
cap "via_dev_24/m1_0_0#" "nfet$4_0/a_2754_0#" 0.385121
cap "via_dev$2_7[3]/m1_0_0#" "via_dev_6/m1_0_0#" 26.7252
cap "nfet$4_0/a_2754_0#" "nfet$4_0/a_2858_n132#" 0.913457
cap "via_dev$2_7[3]/m1_0_0#" "via_dev_2[1]/m1_0_0#" 95.7352
cap "via_dev$2_5/m1_0_0#" "nfet$4_0/a_2858_n132#" 0.0190776
cap "via_dev_2[1]/m1_0_0#" "via_dev_6/m1_0_0#" 81.1513
cap "via_dev$2_7[3]/m1_0_0#" "m4_6353_n3083#" 24.0553
cap "m4_6353_n3083#" "via_dev_6/m1_0_0#" 10.3393
cap "nfet$4_0/a_2754_0#" "via_dev$2_5/m1_0_0#" 10.8221
cap "m4_6353_n3083#" "via_dev_2[1]/m1_0_0#" 56.1434
cap "via_dev$7_0/m1_0_0#" "via_dev_8/m1_0_0#" 2.58819
cap "via_dev$2_5/m1_0_0#" "via_dev$7_0/m1_0_0#" 1.66085
cap "via_dev$7_0/m1_0_0#" "nfet$4_0/a_2754_0#" 1.13048
cap "via_dev$2_7[3]/m1_0_0#" "via_dev$7_0/m1_0_0#" 0.553374
cap "via_dev$2_7[3]/m1_0_0#" "via_dev_8/m1_0_0#" 0.892959
cap "via_dev_2[1]/m1_0_0#" "via_dev$7_0/m1_0_0#" 0.729053
cap "via_dev$7_0/m1_0_0#" "cap_mim_0/m4_n120_n120#" 0.0790652
cap "via_dev_2[1]/m1_0_0#" "via_dev$2_7[3]/m1_0_0#" 0.376926
cap "pfet$4_0/a_1438_0#" "via_dev_3/m1_0_0#" 34.3366
cap "nfet$4_0/a_1166_n132#" "via_dev_3/m1_0_0#" 1.74986
cap "via_dev_40/m1_0_0#" "via_dev$3_2[0,6]/m2_0_0#" 2.66923
cap "via_dev$3_2[0,6]/m2_0_0#" "via_dev_3/m1_0_0#" -20.0873
cap "via_dev_40/m1_0_0#" "via_dev_3/m1_0_0#" 1.42109e-14
cap "pfet$4_0/w_n230_n138#" "via_dev_40/m1_0_0#" 0.260328
cap "via_dev_40/m1_0_0#" "pfet$4_0/a_1438_0#" 10.5179
cap "nfet$4_0/a_1166_n132#" "via_dev_40/m1_0_0#" 12.8767
cap "via_dev_41/m1_0_0#" "via_dev$3_2[0,14]/m2_0_0#" 9.02987
cap "via_dev_41/m1_0_0#" "pfet$4_0/a_2942_0#" 13.0815
cap "via_dev_24/m1_0_0#" "nfet$4_0/a_2482_n132#" 8.67559
cap "via_dev_2[1]/m1_0_0#" "via_dev$3_2[0,14]/m2_0_0#" 0.207127
cap "cap_mim_0/m4_n120_n120#" "via_dev$3_2[0,14]/m2_0_0#" 1.24864
cap "via_dev_24/m1_0_0#" "via_dev_20/m1_0_0#" 10.1781
cap "via_dev_41/m1_0_0#" "cap_mim_0/m4_n120_n120#" -1.69445
cap "via_dev_41/m1_0_0#" "via_dev$2_17[3]/m1_0_0#" 0.133122
cap "via_dev_24/m1_0_0#" "m2_3436_n2512#" -1.1597
cap "via_dev_24/m1_0_0#" "via_dev$3_2[0,14]/m2_0_0#" -18.8861
cap "via_dev_24/m1_0_0#" "pfet$4_0/a_2942_0#" 39.3059
cap "via_dev_24/m1_0_0#" "via_dev_41/m1_0_0#" 21.2082
cap "via_dev_24/m1_0_0#" "via_dev_2[1]/m1_0_0#" 1.52699
cap "via_dev_24/m1_0_0#" "cap_mim_0/m4_n120_n120#" 3.74991
cap "pfet$4_0/w_n230_n138#" "nfet$4_0/a_2482_n132#" 2.29528
cap "nfet$4_0/a_2482_n132#" "nfet_0/a_328_0#" 0.26866
cap "via_dev$3_2[0,14]/m2_0_0#" "nfet_0/a_328_0#" 0.222237
cap "pfet$4_0/w_n230_n138#" "via_dev_41/m1_0_0#" 0.65674
cap "nfet$4_0/a_2482_n132#" "via_dev_20/m1_0_0#" 8.51431
cap "via_dev_41/m1_0_0#" "nfet_0/a_328_0#" 1.66579
cap "nfet$4_0/a_2482_n132#" "via_dev$3_2[0,14]/m2_0_0#" 217.655
cap "nfet$4_0/a_2482_n132#" "pfet$4_0/a_2942_0#" 131.114
cap "via_dev_20/m1_0_0#" "via_dev$3_2[0,14]/m2_0_0#" 4.27963
cap "nfet$4_0/a_2482_n132#" "via_dev_41/m1_0_0#" 24.081
cap "pfet$4_0/a_2942_0#" "via_dev$3_2[0,14]/m2_0_0#" 381.194
cap "nfet$4_0/a_2482_n132#" "via_dev_2[1]/m1_0_0#" 0.311371
cap "nfet$4_0/a_2482_n132#" "via_dev$2_17[3]/m1_0_0#" 5.27963
cap "via_dev_41/m1_0_0#" "via_dev_20/m1_0_0#" -1.77636e-15
cap "nfet$4_0/a_2482_n132#" "cap_mim_0/m4_n120_n120#" 1.92895
cap "via_dev_41/m1_0_0#" "via_dev_31[2]/m1_0_0#" 37.564
cap "via_dev_24/m1_0_0#" "nfet$4_0/a_2858_n132#" 7.83963
cap "via_dev_2[1]/m1_0_0#" "via_dev_53[0]/m1_0_0#" -0.278797
cap "via_dev_53[0]/m1_0_0#" "pfet$4_0/a_3694_0#" 663.456
cap "via_dev_41/m1_0_0#" "nfet$4_0/a_2858_n132#" 172.808
cap "pfet$4_0/a_3694_0#" "via_dev_31[2]/m1_0_0#" 0.0688148
cap "via_dev_41/m1_0_0#" "via_dev_24/m1_0_0#" 17.719
cap "via_dev_2[1]/m1_0_0#" "via_dev_31[2]/m1_0_0#" -0.597545
cap "via_dev_53[0]/m1_0_0#" "cap_mim_0/m4_n120_n120#" 0.0649004
cap "cap_mim_0/m4_n120_n120#" "via_dev_31[2]/m1_0_0#" 1.06677
cap "via_dev_53[0]/m1_0_0#" "via_dev$2_7[3]/m1_0_0#" 1.16093
cap "via_dev_31[2]/m1_0_0#" "via_dev$2_7[3]/m1_0_0#" 3.39156
cap "via_dev_2[1]/m1_0_0#" "nfet$4_0/a_2858_n132#" 1.20221
cap "via_dev_2[1]/m1_0_0#" "via_dev_24/m1_0_0#" 1.01911
cap "via_dev_53[0]/m1_0_0#" "via_dev_31[2]/m1_0_0#" 0.214661
cap "pfet$4_0/a_3694_0#" "nfet$4_0/a_2858_n132#" 238.727
cap "cap_mim_0/m4_n120_n120#" "nfet$4_0/a_2858_n132#" 0.152524
cap "via_dev_24/m1_0_0#" "cap_mim_0/m4_n120_n120#" 0.984136
cap "via_dev$2_7[3]/m1_0_0#" "nfet$4_0/a_2858_n132#" -0.395913
cap "via_dev_24/m1_0_0#" "via_dev$2_7[3]/m1_0_0#" -0.0315172
cap "via_dev_41/m1_0_0#" "via_dev_2[1]/m1_0_0#" -0.84112
cap "via_dev_41/m1_0_0#" "pfet$4_0/a_3694_0#" 3.57007
cap "via_dev_53[0]/m1_0_0#" "nfet$4_0/a_2858_n132#" 344.226
cap "via_dev_53[0]/m1_0_0#" "via_dev_24/m1_0_0#" 4.74192
cap "via_dev_41/m1_0_0#" "cap_mim_0/m4_n120_n120#" -0.422203
cap "via_dev_31[2]/m1_0_0#" "nfet$4_0/a_2858_n132#" 33.034
cap "via_dev_24/m1_0_0#" "via_dev_31[2]/m1_0_0#" 21.1207
cap "via_dev_41/m1_0_0#" "via_dev$2_7[3]/m1_0_0#" 1.83323
cap "via_dev$2_17[3]/m1_0_0#" "nfet$4_0/a_2858_n132#" 6.4864
cap "via_dev_41/m1_0_0#" "via_dev_53[0]/m1_0_0#" -30.9185
cap "via_dev$7_1/m1_0_0#" "via_dev_6/m1_0_0#" 3.16834
cap "via_dev$2_5/m1_0_0#" "nfet$4_0/a_2858_n132#" 0.267692
cap "via_dev$2_7[3]/m1_0_0#" "via_dev_53[0]/m1_0_0#" -53.099
cap "nfet$4_0/a_2858_n132#" "via_dev$7_1/m1_0_0#" 29.3968
cap "pfet$4_0/a_3694_0#" "via_dev_53[0]/m1_0_0#" 215.216
cap "via_dev_2[1]/m1_0_0#" "via_dev$7_1/m1_0_0#" 2.02887
cap "nfet$4_0/a_2858_n132#" "via_dev_6/m1_0_0#" 4.35948
cap "via_dev$2_17[3]/m1_0_0#" "nfet$4_0/a_2858_n132#" 2.71524
cap "via_dev$2_7[3]/m1_0_0#" "via_dev$7_1/m1_0_0#" 50.6508
cap "via_dev$2_7[3]/m1_0_0#" "via_dev_6/m1_0_0#" 0.0804969
cap "via_dev$2_7[3]/m1_0_0#" "via_dev$2_17[3]/m1_0_0#" 3.30429
cap "pfet$4_0/a_3694_0#" "via_dev$7_1/m1_0_0#" 15.0823
cap "nfet$4_0/a_2858_n132#" "via_dev_2[1]/m1_0_0#" 2.20764
cap "via_dev$2_7[3]/m1_0_0#" "via_dev_24/m1_0_0#" -0.342109
cap "via_dev$2_7[3]/m1_0_0#" "nfet$4_0/a_2858_n132#" 12.4133
cap "via_dev_53[0]/m1_0_0#" "via_dev$7_1/m1_0_0#" 16.4163
cap "via_dev$2_7[3]/m1_0_0#" "via_dev_2[1]/m1_0_0#" 0.193293
cap "pfet$4_0/a_3694_0#" "nfet$4_0/a_2858_n132#" 70.3692
cap "via_dev_53[0]/m1_0_0#" "via_dev_6/m1_0_0#" 2.90075
cap "pfet$4_0/a_3694_0#" "via_dev_2[1]/m1_0_0#" 0.10592
cap "via_dev_24/m1_0_0#" "via_dev_53[0]/m1_0_0#" 1.76194
cap "via_dev$2_7[3]/m1_0_0#" "pfet$4_0/a_3694_0#" 55.0381
cap "nfet$4_0/a_2858_n132#" "via_dev_53[0]/m1_0_0#" 113.696
cap "via_dev_2[1]/m1_0_0#" "via_dev_53[0]/m1_0_0#" 4.07331
cap "via_dev$7_1/m1_0_0#" "via_dev_53[0]/m1_0_0#" 0.980101
cap "via_dev$7_1/m1_0_0#" "via_dev$2_7[3]/m1_0_0#" -3.41061e-13
cap "pfet$2_1/a_38_n136#" "via_dev$2_15/m1_0_0#" 4.00097e-14
cap "pfet$2_1/a_38_n136#" "via_dev$3_2[0,6]/m2_0_0#" 4.75329
cap "pfet$2_1/a_38_n136#" "pfet$4_0/w_n230_n138#" 29.6589
cap "pfet$2_1/a_38_n136#" "pfet$4_0/a_1438_0#" 48.0275
cap "pfet$2_1/a_38_n136#" "pfet$2_1/a_206_0#" 21.9126
cap "via_dev$3_2[0,6]/m2_0_0#" "via_dev$2_15/m1_0_0#" -38.5103
cap "pfet$4_0/a_1438_0#" "via_dev$2_15/m1_0_0#" 520.413
cap "pfet$4_0/w_n230_n138#" "via_dev$2_15/m1_0_0#" 84.8953
cap "via_dev$3_2[0,6]/m2_0_0#" "pfet$4_0/w_n230_n138#" 4.61045
cap "via_dev$3_2[0,6]/m2_0_0#" "pfet$4_0/a_1438_0#" 8.88004
cap "pfet$2_1/a_206_0#" "via_dev$2_15/m1_0_0#" 4.66711
cap "pfet$4_0/a_1438_0#" "pfet$4_0/w_n230_n138#" 1.59316
cap "pfet$4_0/a_1438_0#" "pfet$2_1/a_206_0#" 5.88997
cap "via_dev_28/m1_0_0#" "pfet$2_1/a_206_0#" 0.378453
cap "pfet$2_1/a_206_0#" "via_dev_39/m1_0_0#" 27.6068
cap "nfet$3_2/a_38_n60#" "via_dev$3_2[0,14]/m2_0_0#" -36.526
cap "pfet$3_2/w_n230_n138#" "via_dev$3_2[0,14]/m2_0_0#" 10.126
cap "pfet$2_1/a_206_0#" "cap_mim_1/m4_n120_n120#" 2.34207
cap "pfet$4_0/a_2942_0#" "via_dev_39/m1_0_0#" 5.56748
cap "pfet$4_0/a_2942_0#" "pfet$2_1/a_206_0#" 280.475
cap "pfet$4_0/w_n230_n138#" "via_dev$3_2[0,14]/m2_0_0#" 55.3949
cap "nfet$4_0/a_2482_n132#" "pfet$2_1/a_206_0#" 5.27963
cap "via_dev_28/m1_0_0#" "via_dev$3_2[0,14]/m2_0_0#" -0.419399
cap "nfet$4_0/a_2482_n132#" "pfet$4_0/a_2942_0#" 73.6883
cap "via_dev$3_2[0,14]/m2_0_0#" "via_dev_39/m1_0_0#" 10.7429
cap "pfet$2_1/a_206_0#" "via_dev$3_2[0,14]/m2_0_0#" 287.847
cap "pfet$2_1/a_206_0#" "nfet$3_2/a_38_n60#" 11.8776
cap "pfet$3_2/w_n230_n138#" "pfet$2_1/a_206_0#" 11.9604
cap "via_dev$3_2[0,14]/m2_0_0#" "cap_mim_1/m4_n120_n120#" 5.32063
cap "pfet$4_0/a_2942_0#" "via_dev$3_2[0,14]/m2_0_0#" 475.048
cap "pfet$4_0/w_n230_n138#" "via_dev_39/m1_0_0#" 7.95451
cap "pfet$4_0/w_n230_n138#" "pfet$2_1/a_206_0#" 17.7225
cap "nfet$4_0/a_2482_n132#" "via_dev$3_2[0,14]/m2_0_0#" 6.20268
cap "pfet$4_0/a_2942_0#" "pfet$4_0/w_n230_n138#" 118.837
cap "pfet$2_1/a_206_0#" "cap_mim_1/m4_n120_n120#" 1.2849
cap "pfet$2_1/a_206_0#" "pfet$4_0/a_3694_0#" 341.452
cap "pfet$2_1/a_206_0#" "nfet$4_0/a_2858_n132#" 6.4864
cap "pfet$2_1/a_206_0#" "via_dev_27[0]/m1_0_0#" 61.3234
cap "via_dev_26/m1_0_0#" "vin" -2.96523
cap "pfet$2_1/a_206_0#" "nfet$3_2/a_328_0#" 0.644802
cap "pfet$2_1/a_206_0#" "via_dev_26/m1_0_0#" 1.56848
cap "pfet$2_1/a_206_0#" "vin" 338.922
cap "pfet$9_0/a_28_284#" "pfet$4_0/a_3694_0#" 3.76086
cap "nfet$3_2/a_38_n60#" "vin" 3.75123
cap "pfet$4_0/a_3694_0#" "nfet$4_0/a_2858_n132#" 83.0853
cap "via_dev_27[0]/m1_0_0#" "pfet$9_0/a_28_284#" 4.3194
cap "via_dev_27[0]/m1_0_0#" "pfet$4_0/a_3694_0#" 139.872
cap "pfet$2_1/a_206_0#" "nfet$3_2/a_38_n60#" 2.78583
cap "pfet$9_0/a_28_284#" "vin" -31.9519
cap "vin" "cap_mim_1/m4_n120_n120#" 1.65432
cap "vin" "pfet$4_0/a_3694_0#" 567.856
cap "via_dev_27[0]/m1_0_0#" "vin" 55.4675
cap "pfet$2_1/a_206_0#" "pfet$9_0/a_28_284#" 179.155
cap "via_dev_27[0]/m1_0_0#" "pfet$9_0/a_28_284#" 0.00656226
cap "via_dev_26/m1_0_0#" "pfet$4_0/a_3694_0#" 0.212737
cap "vin" "via_dev_26/m1_0_0#" 0.920052
cap "nfet$3_2/a_38_n60#" "vin" 1.06564
cap "nfet$4_0/a_2858_n132#" "pfet$4_0/a_3694_0#" 40.8407
cap "via_dev_27[0]/m1_0_0#" "pfet$4_0/a_3694_0#" 181.309
cap "via_dev_27[0]/m1_0_0#" "vin" -30.6921
cap "pfet$9_0/a_28_284#" "pfet$4_0/a_3694_0#" 2.13575
cap "vin" "pfet$9_0/a_28_284#" 3.91008
cap "via_dev_26/m1_0_0#" "pfet$2_1/a_206_0#" 3.82876
cap "vin" "pfet$4_0/a_3694_0#" 319.556
cap "nfet$3_2/a_38_n60#" "pfet$2_1/a_206_0#" 0.0392916
cap "via_dev_27[0]/m1_0_0#" "nfet$3_2/a_328_0#" 25.0135
cap "nfet$4_0/a_2858_n132#" "pfet$2_1/a_206_0#" 2.71524
cap "via_dev_27[0]/m1_0_0#" "pfet$2_1/a_206_0#" 55.9861
cap "pfet$9_0/a_28_284#" "pfet$2_1/a_206_0#" 1.61005
cap "nfet$3_2/a_328_0#" "pfet$4_0/a_3694_0#" 25.2186
cap "nfet$3_2/a_328_0#" "vin" 2.67374
cap "pfet$4_0/a_3694_0#" "pfet$2_1/a_206_0#" 198.327
cap "vin" "pfet$2_1/a_206_0#" 176.61
cap "nfet$3_2/a_328_0#" "pfet$2_1/a_206_0#" 11.7802
cap "pfet$4_0/a_3694_0#" "via_dev_27[0]/m1_0_0#" 0.255823
cap "via_dev_27[0]/m1_0_0#" "nfet$3_2/a_328_0#" 6.94225
cap "pfet$4_0/a_3694_0#" "nfet$3_2/a_328_0#" -5.68434e-14
cap "via_dev_27[0]/m1_0_0#" "pfet$4_0/a_3610_n60#" 0.543464
cap "via_dev_27[0]/m1_0_0#" "vin" 0.137356
cap "via_dev$2_15/m1_0_0#" "pfet$4_0/w_n230_n138#" 6.15437
cap "via_dev$2_15/m1_0_0#" "pfet$4_0/a_1438_0#" 3.92695
cap "via_dev$2_15/m1_0_0#" "pfet$2_1/a_38_n136#" -1.33227e-15
cap "nfet$3_2/a_38_n60#" "pfet$4_0/a_2942_0#" 0.646135
cap "pfet$2_1/a_206_0#" "cap_mim_1/m4_n120_n120#" -47.4722
cap "via_dev$2_16[2]/m1_0_0#" "cap_mim_1/m4_n120_n120#" -0.015567
cap "via_dev$3_2[0,14]/m2_0_0#" "nfet$3_2/a_38_n60#" 0.0625674
cap "nfet$3_2/a_38_n60#" "pfet$4_0/w_n230_n138#" 0.911273
cap "nfet$3_2/a_38_n60#" "cap_mim_1/m4_n120_n120#" 63.9424
cap "via_dev_39/m1_0_0#" "pfet$4_0/a_2942_0#" 0.0713239
cap "via_dev_28/m1_0_0#" "via_dev$3_2[0,14]/m2_0_0#" 0.0999081
cap "via_dev_39/m1_0_0#" "via_dev$3_2[0,14]/m2_0_0#" 0.927998
cap "pfet$2_1/a_206_0#" "nfet$3_2/a_38_n60#" 7.22154
cap "via_dev_28/m1_0_0#" "pfet$4_0/w_n230_n138#" 0.0983959
cap "via_dev_28/m1_0_0#" "cap_mim_1/m4_n120_n120#" -126.347
cap "via_dev$2_16[2]/m1_0_0#" "nfet$3_2/a_38_n60#" 2.1635
cap "cap_mim_1/m4_n120_n120#" "pfet$3_2/w_n230_n138#" 39.7586
cap "via_dev_39/m1_0_0#" "pfet$4_0/w_n230_n138#" 1.9901
cap "via_dev_39/m1_0_0#" "cap_mim_1/m4_n120_n120#" 31.3525
cap "via_dev_28/m1_0_0#" "pfet$2_1/a_206_0#" 2.7166
cap "pfet$2_1/a_206_0#" "pfet$3_2/w_n230_n138#" 0.587516
cap "via_dev_39/m1_0_0#" "pfet$2_1/a_206_0#" 4.7536
cap "via_dev$2_16[2]/m1_0_0#" "pfet$3_2/w_n230_n138#" 0.937098
cap "via_dev_28/m1_0_0#" "nfet$3_2/a_38_n60#" 6.51304
cap "via_dev_39/m1_0_0#" "nfet$3_2/a_38_n60#" 50.1506
cap "nfet$3_2/a_38_n60#" "pfet$3_2/w_n230_n138#" 190.419
cap "pfet$4_0/a_2942_0#" "cap_mim_1/m4_n120_n120#" 0.82819
cap "via_dev_28/m1_0_0#" "pfet$3_2/w_n230_n138#" 8.84035
cap "via_dev_28/m1_0_0#" "via_dev_39/m1_0_0#" 3.76547
cap "via_dev$3_2[0,14]/m2_0_0#" "cap_mim_1/m4_n120_n120#" 7.50448
cap "via_dev_39/m1_0_0#" "pfet$3_2/w_n230_n138#" 23.7253
cap "cap_mim_1/m4_n120_n120#" "pfet$4_0/w_n230_n138#" 1.16119
cap "pfet$9_0/a_28_284#" "pfet$2_1/a_206_0#" 33.7634
cap "vin" "via_dev_26/m1_0_0#" 6.09713
cap "nfet$3_2/a_38_n60#" "pfet$2_1/a_206_0#" 49.2949
cap "via_dev_26/m1_0_0#" "via_dev_27[0]/m1_0_0#" 111.951
cap "cap_mim_1/m4_n120_n120#" "pfet$4_0/a_3694_0#" 1.33018
cap "pfet$9_0/a_28_284#" "nfet$3_2/a_38_n60#" 49.4615
cap "vin" "via_dev_27[0]/m1_0_0#" -3.55993
cap "nfet$3_2/a_328_0#" "via_dev_26/m1_0_0#" 13.6021
cap "via_dev_26/m1_0_0#" "cap_mim_1/m4_n120_n120#" 183.746
cap "via_dev_26/m1_0_0#" "pfet$2_1/a_206_0#" 453.856
cap "vin" "cap_mim_1/m4_n120_n120#" 15.288
cap "nfet$3_2/a_38_n60#" "pfet$4_0/a_3694_0#" 0.669354
cap "nfet$3_2/a_328_0#" "via_dev_27[0]/m1_0_0#" 20.7413
cap "vin" "pfet$2_1/a_206_0#" -2.94438
cap "cap_mim_1/m4_n120_n120#" "via_dev_27[0]/m1_0_0#" 55.462
cap "pfet$9_0/a_28_284#" "via_dev_26/m1_0_0#" 67.8186
cap "nfet$3_2/a_38_n60#" "via_dev_26/m1_0_0#" 27.9669
cap "pfet$2_1/a_206_0#" "via_dev_27[0]/m1_0_0#" -238.186
cap "nfet$3_2/a_328_0#" "cap_mim_1/m4_n120_n120#" 0.852344
cap "vin" "pfet$9_0/a_28_284#" 2.45497
cap "vin" "nfet$3_2/a_38_n60#" 0.213243
cap "pfet$9_0/a_28_284#" "via_dev_27[0]/m1_0_0#" 193.125
cap "via_dev_26/m1_0_0#" "pfet$4_0/a_3694_0#" 1.31698
cap "pfet$2_1/a_206_0#" "cap_mim_1/m4_n120_n120#" 335.247
cap "nfet$3_2/a_328_0#" "pfet$2_1/a_206_0#" -92.8613
cap "nfet$3_2/a_38_n60#" "via_dev_27[0]/m1_0_0#" 70.6942
cap "pfet$9_0/a_28_284#" "nfet$3_2/a_328_0#" 7.065
cap "pfet$9_0/a_28_284#" "cap_mim_1/m4_n120_n120#" 18.7105
cap "nfet$3_2/a_328_0#" "nfet$3_2/a_38_n60#" 4.72022
cap "via_dev_27[0]/m1_0_0#" "pfet$4_0/a_3694_0#" 0.0516263
cap "nfet$3_2/a_38_n60#" "cap_mim_1/m4_n120_n120#" 15.0733
cap "nfet$3_2/a_328_0#" "pfet$9_0/a_28_284#" 22.4827
cap "nfet$3_2/a_328_0#" "pfet$4_0/a_3694_0#" 0.0364804
cap "pfet$3_3/a_38_n60#" "pfet$9_0/a_28_284#" 1.28301
cap "pfet$2_1/a_206_0#" "nfet$3_2/a_38_n60#" 0.0266093
cap "pfet$2_1/a_206_0#" "via_dev_27[0]/m1_0_0#" 12.433
cap "m4_6354_2903#" "pfet$9_0/a_28_284#" 8.23945
cap "via_dev_26/m1_0_0#" "pfet$9_0/a_28_284#" 84.0165
cap "via_dev_26/m1_0_0#" "pfet$4_0/a_3694_0#" 0.434789
cap "pfet$2_1/a_206_0#" "vin" 0.0586353
cap "via_dev_27[0]/m1_0_0#" "nfet$3_2/a_38_n60#" 1.18299
cap "pfet$2_1/a_206_0#" "nfet$3_2/a_328_0#" 0.460935
cap "nfet$3_2/a_38_n60#" "vin" 7.16708
cap "via_dev_27[0]/m1_0_0#" "vin" 48.9153
cap "pfet$2_1/a_206_0#" "via_dev_26/m1_0_0#" 4.42178
cap "nfet$3_2/a_328_0#" "nfet$3_2/a_38_n60#" 2.04091
cap "pfet$9_0/a_28_284#" "pfet$4_0/a_3694_0#" 3.01049
cap "via_dev_27[0]/m1_0_0#" "nfet$3_2/a_328_0#" 37.1372
cap "nfet$3_2/a_328_0#" "vin" 43.1593
cap "m4_6354_2903#" "nfet$3_2/a_38_n60#" 3.99692
cap "nfet$3_2/a_38_n60#" "via_dev_26/m1_0_0#" 26.1148
cap "pfet$3_3/a_38_n60#" "vin" 0.181489
cap "via_dev_27[0]/m1_0_0#" "via_dev_26/m1_0_0#" 158.894
cap "via_dev_27[0]/m1_0_0#" "m4_6354_2903#" 10.5855
cap "via_dev_26/m1_0_0#" "vin" 73.1731
cap "m4_6354_2903#" "vin" 20.2749
cap "pfet$2_1/a_206_0#" "pfet$9_0/a_28_284#" -1.41597
cap "nfet$3_2/a_328_0#" "m4_6354_2903#" 4.68618
cap "nfet$3_2/a_328_0#" "via_dev_26/m1_0_0#" 19.5166
cap "nfet$3_2/a_38_n60#" "pfet$9_0/a_28_284#" 43.3295
cap "via_dev_27[0]/m1_0_0#" "pfet$9_0/a_28_284#" 126.81
cap "via_dev_27[0]/m1_0_0#" "pfet$4_0/a_3694_0#" 8.25843
cap "m4_6354_2903#" "via_dev_26/m1_0_0#" 66.8826
cap "pfet$9_0/a_28_284#" "vin" 74.3291
cap "via_dev_27[0]/m1_0_0#" "via_dev_26/m1_0_0#" -0.238085
cap "via_dev_27[0]/m1_0_0#" "pfet$9_0/a_28_284#" 0.410499
cap "cap_mim_1/m4_n120_n120#" "via_dev_27[0]/m1_0_0#" 0.0261752
cap "via_dev_27[0]/m1_0_0#" "nfet$3_2/a_328_0#" 8.44867
cap "via_dev_27[0]/m1_0_0#" "vin" 0.27909
cap "via_dev_27[0]/m1_0_0#" "nfet$3_2/a_38_n60#" 0.885141
cap "via_dev$2_15/m1_0_0#" "via_dev$2_16[0]/m1_0_0#" -1.77636e-15
cap "via_dev_28/m1_0_0#" "via_dev$2_16[2]/m1_0_0#" 69.506
cap "cap_mim_1/m4_n120_n120#" "nfet$3_2/a_38_n60#" -6.45891
cap "via_dev_39/m1_0_0#" "via_dev$2_16[2]/m1_0_0#" 1.03262
cap "pfet$3_2/w_n230_n138#" "cap_mim_1/m4_n120_n120#" 4.18303
cap "pfet$3_2/w_n230_n138#" "nfet$3_2/a_38_n60#" 13.8698
cap "via_dev_28/m1_0_0#" "cap_mim_1/m4_n120_n120#" -247.481
cap "via_dev_28/m1_0_0#" "nfet$3_2/a_38_n60#" 40.9969
cap "pfet$3_2/w_n230_n138#" "via_dev_28/m1_0_0#" 0.763746
cap "nfet$3_2/a_38_n60#" "pfet$2_1/a_206_0#" 1.74625
cap "nfet$3_2/a_38_n60#" "pfet$4_0/w_n230_n138#" 0.154261
cap "cap_mim_1/m4_n120_n120#" "via_dev_39/m1_0_0#" -2.60653
cap "via_dev_39/m1_0_0#" "nfet$3_2/a_38_n60#" 15.0183
cap "cap_mim_1/m4_n120_n120#" "via_dev$2_16[2]/m1_0_0#" -108.737
cap "nfet$3_2/a_38_n60#" "via_dev$2_16[2]/m1_0_0#" 37.9468
cap "pfet$3_2/w_n230_n138#" "via_dev$2_16[2]/m1_0_0#" 14.3617
cap "nfet$3_2/a_38_n60#" "cap_mim_1/m4_n120_n120#" 45.1158
cap "nfet$3_2/a_38_n60#" "via_dev_27[0]/m1_0_0#" 11.9888
cap "nfet$3_2/a_38_n60#" "via_dev_26/m1_0_0#" 335.309
cap "nfet$3_2/a_38_n60#" "nfet$3_2/a_328_0#" 2.4582
cap "pfet$4_0/w_n230_n138#" "nfet$3_2/a_38_n60#" 0.514413
cap "pfet$9_0/a_28_284#" "via_dev_27[0]/m1_0_0#" 13.2322
cap "cap_mim_1/m4_n120_n120#" "pfet$9_0/a_28_284#" 7.27482
cap "pfet$9_0/a_28_284#" "nfet$3_2/a_328_0#" 30.0518
cap "pfet$9_0/a_28_284#" "via_dev_26/m1_0_0#" 41.6051
cap "nfet$3_2/a_38_n60#" "pfet$2_1/a_206_0#" 3.05598
cap "cap_mim_1/m4_n120_n120#" "via_dev_27[0]/m1_0_0#" 36.0012
cap "cap_mim_1/m4_n120_n120#" "nfet$3_2/a_328_0#" 120.64
cap "cap_mim_1/m4_n120_n120#" "via_dev_26/m1_0_0#" 37.2781
cap "via_dev_27[0]/m1_0_0#" "nfet$3_2/a_328_0#" 1.9984e-15
cap "via_dev_26/m1_0_0#" "nfet$3_2/a_328_0#" 820.707
cap "nfet$3_2/a_38_n60#" "pfet$9_0/a_28_284#" 28.4826
cap "m4_6354_2903#" "via_dev_26/m1_0_0#" 45.6743
cap "pfet$9_0/a_28_284#" "nfet$3_2/a_38_n60#" 7.80573
cap "pfet$9_0/a_28_284#" "nfet$3_2/a_328_0#" 1.53054
cap "vin" "nfet$3_2/a_328_0#" 1.81247
cap "via_dev_27[0]/m1_0_0#" "nfet$3_2/a_38_n60#" 2.25967
cap "via_dev_27[0]/m1_0_0#" "nfet$3_2/a_328_0#" 16.3258
cap "nfet$3_2/a_38_n60#" "nfet$3_2/a_328_0#" 8.3586
cap "via_dev_26/m1_0_0#" "nfet$3_2/a_38_n60#" 7.96793
cap "m4_6354_2903#" "via_dev_27[0]/m1_0_0#" 0.692147
cap "m4_6354_2903#" "nfet$3_2/a_38_n60#" 16.9167
cap "via_dev_26/m1_0_0#" "nfet$3_2/a_328_0#" -6.61134
cap "m4_6354_2903#" "nfet$3_2/a_328_0#" 113.242
cap "pfet$2_1/a_206_0#" "nfet$3_2/a_38_n60#" -0.0253786
cap "pfet$4_0/w_n230_n138#" "nfet$3_2/a_38_n60#" 0.160067
cap "via_dev_27[0]/m1_0_0#" "nfet$3_2/a_328_0#" 0.094364
cap "via_dev_27[0]/m1_0_0#" "nfet$3_2/a_38_n60#" 1.03494
cap "via_dev_27[0]/m1_0_0#" "cap_mim_1/m4_n120_n120#" 0.1664
cap "via_dev_27[0]/m1_0_0#" "via_dev_26/m1_0_0#" -0.143264
cap "vdd" "via_dev$2_16[0]/m1_0_0#" 1.77636e-15
cap "vdd" "nfet$3_2/a_38_n60#" 2.30537
cap "vdd" "via_dev$2_16[2]/m1_0_0#" -1.77636e-15
cap "vdd" "m4_6354_2903#" 0.323918
cap "vdd" "cap_mim_1/m4_n120_n120#" 0.287041
cap "nfet$3_2/a_328_0#" "vdd" -1.60982e-15
cap "cap_mim_1/m4_n120_n120#" "vdd" 10.3197
cap "via_dev_39/m1_0_0#" "vdd" 2.23338
cap "m4_6354_2903#" "vdd" 1.19079
cap "m4_6354_2903#" "vdd" 0.292942
cap "nfet$3_2/a_328_0#" "vdd" 1.77636e-15
cap "m4_6354_2903#" "vdd" -0.167222
merge "via_dev$2_16[2]/m1_0_0#" "via_dev$2_16[1]/m1_0_0#" -3796.53 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -245904 -11024 -38400 -1920 -303948 -7078 0 0 0 0
merge "via_dev$2_16[1]/m1_0_0#" "via_dev$2_16[2]/VSUBS"
merge "via_dev$2_16[2]/VSUBS" "via_dev$2_16[1]/VSUBS"
merge "via_dev$2_16[1]/VSUBS" "via_dev$2_16[0]/VSUBS"
merge "via_dev$2_16[0]/VSUBS" "via_dev$2_16[0]/m1_0_0#"
merge "via_dev$2_16[0]/m1_0_0#" "m2_6840_3910#"
merge "m2_6840_3910#" "via_dev_26/VSUBS"
merge "via_dev_26/VSUBS" "via_dev_27[1]/VSUBS"
merge "via_dev_27[1]/VSUBS" "via_dev_27[0]/VSUBS"
merge "via_dev_27[0]/VSUBS" "pfet$9_0/VSUBS"
merge "pfet$9_0/VSUBS" "via_dev$2_13/VSUBS"
merge "via_dev$2_13/VSUBS" "via_dev$2_14/VSUBS"
merge "via_dev$2_14/VSUBS" "via_dev$2_14/m1_0_0#"
merge "via_dev$2_14/m1_0_0#" "via_dev$2_12[1]/VSUBS"
merge "via_dev$2_12[1]/VSUBS" "via_dev$2_12[0]/VSUBS"
merge "via_dev$2_12[0]/VSUBS" "via_dev_39/VSUBS"
merge "via_dev_39/VSUBS" "via_dev_28/VSUBS"
merge "via_dev_28/VSUBS" "nfet$3_2/a_328_0#"
merge "nfet$3_2/a_328_0#" "via_dev$2_11/VSUBS"
merge "via_dev$2_11/VSUBS" "via_dev$8_0/VSUBS"
merge "via_dev$8_0/VSUBS" "via_dev$2_10[1]/VSUBS"
merge "via_dev$2_10[1]/VSUBS" "via_dev$2_10[0]/VSUBS"
merge "via_dev$2_10[0]/VSUBS" "pfet$3_2/VSUBS"
merge "pfet$3_2/VSUBS" "via_dev_42[3]/VSUBS"
merge "via_dev_42[3]/VSUBS" "via_dev_42[2]/VSUBS"
merge "via_dev_42[2]/VSUBS" "via_dev_42[1]/VSUBS"
merge "via_dev_42[1]/VSUBS" "via_dev_42[0]/VSUBS"
merge "via_dev_42[0]/VSUBS" "via_dev_36/VSUBS"
merge "via_dev_36/VSUBS" "pfet$3_3/VSUBS"
merge "pfet$3_3/VSUBS" "via_dev_35/VSUBS"
merge "via_dev_35/VSUBS" "nfet_1/a_328_0#"
merge "nfet_1/a_328_0#" "via_dev_33[3]/VSUBS"
merge "via_dev_33[3]/VSUBS" "via_dev_33[2]/VSUBS"
merge "via_dev_33[2]/VSUBS" "via_dev_33[1]/VSUBS"
merge "via_dev_33[1]/VSUBS" "via_dev_33[0]/VSUBS"
merge "via_dev_33[0]/VSUBS" "cap_mim_1/VSUBS"
merge "cap_mim_1/VSUBS" "via_dev$2_15/VSUBS"
merge "via_dev$2_15/VSUBS" "via_dev_34/VSUBS"
merge "via_dev_34/VSUBS" "via_dev_37/VSUBS"
merge "via_dev_37/VSUBS" "pfet$2_1/VSUBS"
merge "pfet$2_1/VSUBS" "via_dev$3_3[1,3]/VSUBS"
merge "via_dev$3_3[1,3]/VSUBS" "via_dev$3_3[0,3]/VSUBS"
merge "via_dev$3_3[0,3]/VSUBS" "via_dev$3_3[1,2]/VSUBS"
merge "via_dev$3_3[1,2]/VSUBS" "via_dev$3_3[0,2]/VSUBS"
merge "via_dev$3_3[0,2]/VSUBS" "via_dev$3_3[1,1]/VSUBS"
merge "via_dev$3_3[1,1]/VSUBS" "via_dev$3_3[0,1]/VSUBS"
merge "via_dev$3_3[0,1]/VSUBS" "via_dev$3_3[1,0]/VSUBS"
merge "via_dev$3_3[1,0]/VSUBS" "via_dev$3_3[0,0]/VSUBS"
merge "via_dev$3_3[0,0]/VSUBS" "via_dev_38/VSUBS"
merge "via_dev_38/VSUBS" "via_dev$4_2[3]/VSUBS"
merge "via_dev$4_2[3]/VSUBS" "via_dev$4_2[2]/VSUBS"
merge "via_dev$4_2[2]/VSUBS" "via_dev$4_2[1]/VSUBS"
merge "via_dev$4_2[1]/VSUBS" "via_dev$4_2[0]/VSUBS"
merge "via_dev$4_2[0]/VSUBS" "nfet$3_3/a_328_0#"
merge "nfet$3_3/a_328_0#" "m1_6828_3437#"
merge "m1_6828_3437#" "via_dev_32[3]/VSUBS"
merge "via_dev_32[3]/VSUBS" "via_dev_32[2]/VSUBS"
merge "via_dev_32[2]/VSUBS" "via_dev_32[1]/VSUBS"
merge "via_dev_32[1]/VSUBS" "via_dev_32[0]/VSUBS"
merge "via_dev_32[0]/VSUBS" "via_dev$4_1/VSUBS"
merge "via_dev$4_1/VSUBS" "via_dev_25/VSUBS"
merge "via_dev_25/VSUBS" "pfet$9_1/VSUBS"
merge "pfet$9_1/VSUBS" "via_dev$7_1/VSUBS"
merge "via_dev$7_1/VSUBS" "via_dev_31[2]/VSUBS"
merge "via_dev_31[2]/VSUBS" "via_dev_31[1]/VSUBS"
merge "via_dev_31[1]/VSUBS" "via_dev_31[0]/VSUBS"
merge "via_dev_31[0]/VSUBS" "via_dev_53[3]/VSUBS"
merge "via_dev_53[3]/VSUBS" "via_dev_53[2]/VSUBS"
merge "via_dev_53[2]/VSUBS" "via_dev_53[1]/VSUBS"
merge "via_dev_53[1]/VSUBS" "via_dev_53[0]/VSUBS"
merge "via_dev_53[0]/VSUBS" "via_dev_29[1]/VSUBS"
merge "via_dev_29[1]/VSUBS" "via_dev_29[0]/VSUBS"
merge "via_dev_29[0]/VSUBS" "via_dev_52[3]/VSUBS"
merge "via_dev_52[3]/VSUBS" "via_dev_52[2]/VSUBS"
merge "via_dev_52[2]/VSUBS" "via_dev_52[1]/VSUBS"
merge "via_dev_52[1]/VSUBS" "via_dev_52[0]/VSUBS"
merge "via_dev_52[0]/VSUBS" "via_dev_41/VSUBS"
merge "via_dev_41/VSUBS" "via_dev_30[1]/VSUBS"
merge "via_dev_30[1]/VSUBS" "via_dev_30[0]/VSUBS"
merge "via_dev_30[0]/VSUBS" "via_dev_48[3]/VSUBS"
merge "via_dev_48[3]/VSUBS" "via_dev_48[2]/VSUBS"
merge "via_dev_48[2]/VSUBS" "via_dev_48[1]/VSUBS"
merge "via_dev_48[1]/VSUBS" "via_dev_48[0]/VSUBS"
merge "via_dev_48[0]/VSUBS" "via_dev_49[3]/VSUBS"
merge "via_dev_49[3]/VSUBS" "via_dev_49[2]/VSUBS"
merge "via_dev_49[2]/VSUBS" "via_dev_49[1]/VSUBS"
merge "via_dev_49[1]/VSUBS" "via_dev_49[0]/VSUBS"
merge "via_dev_49[0]/VSUBS" "via_dev_50[3]/VSUBS"
merge "via_dev_50[3]/VSUBS" "via_dev_50[2]/VSUBS"
merge "via_dev_50[2]/VSUBS" "via_dev_50[1]/VSUBS"
merge "via_dev_50[1]/VSUBS" "via_dev_50[0]/VSUBS"
merge "via_dev_50[0]/VSUBS" "via_dev_51[3]/VSUBS"
merge "via_dev_51[3]/VSUBS" "via_dev_51[2]/VSUBS"
merge "via_dev_51[2]/VSUBS" "via_dev_51[1]/VSUBS"
merge "via_dev_51[1]/VSUBS" "via_dev_51[0]/VSUBS"
merge "via_dev_51[0]/VSUBS" "via_dev$2_17[3]/VSUBS"
merge "via_dev$2_17[3]/VSUBS" "via_dev$2_17[2]/VSUBS"
merge "via_dev$2_17[2]/VSUBS" "via_dev$2_17[1]/VSUBS"
merge "via_dev$2_17[1]/VSUBS" "via_dev$2_17[0]/VSUBS"
merge "via_dev$2_17[0]/VSUBS" "via_dev_40/VSUBS"
merge "via_dev_40/VSUBS" "via_dev$3_2[2,15]/VSUBS"
merge "via_dev$3_2[2,15]/VSUBS" "via_dev$3_2[1,15]/VSUBS"
merge "via_dev$3_2[1,15]/VSUBS" "via_dev$3_2[0,15]/VSUBS"
merge "via_dev$3_2[0,15]/VSUBS" "via_dev$3_2[2,14]/VSUBS"
merge "via_dev$3_2[2,14]/VSUBS" "via_dev$3_2[1,14]/VSUBS"
merge "via_dev$3_2[1,14]/VSUBS" "via_dev$3_2[0,14]/VSUBS"
merge "via_dev$3_2[0,14]/VSUBS" "via_dev$3_2[2,13]/VSUBS"
merge "via_dev$3_2[2,13]/VSUBS" "via_dev$3_2[1,13]/VSUBS"
merge "via_dev$3_2[1,13]/VSUBS" "via_dev$3_2[0,13]/VSUBS"
merge "via_dev$3_2[0,13]/VSUBS" "via_dev$3_2[2,12]/VSUBS"
merge "via_dev$3_2[2,12]/VSUBS" "via_dev$3_2[1,12]/VSUBS"
merge "via_dev$3_2[1,12]/VSUBS" "via_dev$3_2[0,12]/VSUBS"
merge "via_dev$3_2[0,12]/VSUBS" "via_dev$3_2[2,11]/VSUBS"
merge "via_dev$3_2[2,11]/VSUBS" "via_dev$3_2[1,11]/VSUBS"
merge "via_dev$3_2[1,11]/VSUBS" "via_dev$3_2[0,11]/VSUBS"
merge "via_dev$3_2[0,11]/VSUBS" "via_dev$3_2[2,10]/VSUBS"
merge "via_dev$3_2[2,10]/VSUBS" "via_dev$3_2[1,10]/VSUBS"
merge "via_dev$3_2[1,10]/VSUBS" "via_dev$3_2[0,10]/VSUBS"
merge "via_dev$3_2[0,10]/VSUBS" "via_dev$3_2[2,9]/VSUBS"
merge "via_dev$3_2[2,9]/VSUBS" "via_dev$3_2[1,9]/VSUBS"
merge "via_dev$3_2[1,9]/VSUBS" "via_dev$3_2[0,9]/VSUBS"
merge "via_dev$3_2[0,9]/VSUBS" "via_dev$3_2[2,8]/VSUBS"
merge "via_dev$3_2[2,8]/VSUBS" "via_dev$3_2[1,8]/VSUBS"
merge "via_dev$3_2[1,8]/VSUBS" "via_dev$3_2[0,8]/VSUBS"
merge "via_dev$3_2[0,8]/VSUBS" "via_dev$3_2[2,7]/VSUBS"
merge "via_dev$3_2[2,7]/VSUBS" "via_dev$3_2[1,7]/VSUBS"
merge "via_dev$3_2[1,7]/VSUBS" "via_dev$3_2[0,7]/VSUBS"
merge "via_dev$3_2[0,7]/VSUBS" "via_dev$3_2[2,6]/VSUBS"
merge "via_dev$3_2[2,6]/VSUBS" "via_dev$3_2[1,6]/VSUBS"
merge "via_dev$3_2[1,6]/VSUBS" "via_dev$3_2[0,6]/VSUBS"
merge "via_dev$3_2[0,6]/VSUBS" "via_dev$3_2[2,5]/VSUBS"
merge "via_dev$3_2[2,5]/VSUBS" "via_dev$3_2[1,5]/VSUBS"
merge "via_dev$3_2[1,5]/VSUBS" "via_dev$3_2[0,5]/VSUBS"
merge "via_dev$3_2[0,5]/VSUBS" "via_dev$3_2[2,4]/VSUBS"
merge "via_dev$3_2[2,4]/VSUBS" "via_dev$3_2[1,4]/VSUBS"
merge "via_dev$3_2[1,4]/VSUBS" "via_dev$3_2[0,4]/VSUBS"
merge "via_dev$3_2[0,4]/VSUBS" "via_dev$3_2[2,3]/VSUBS"
merge "via_dev$3_2[2,3]/VSUBS" "via_dev$3_2[1,3]/VSUBS"
merge "via_dev$3_2[1,3]/VSUBS" "via_dev$3_2[0,3]/VSUBS"
merge "via_dev$3_2[0,3]/VSUBS" "via_dev$3_2[2,2]/VSUBS"
merge "via_dev$3_2[2,2]/VSUBS" "via_dev$3_2[1,2]/VSUBS"
merge "via_dev$3_2[1,2]/VSUBS" "via_dev$3_2[0,2]/VSUBS"
merge "via_dev$3_2[0,2]/VSUBS" "via_dev$3_2[2,1]/VSUBS"
merge "via_dev$3_2[2,1]/VSUBS" "via_dev$3_2[1,1]/VSUBS"
merge "via_dev$3_2[1,1]/VSUBS" "via_dev$3_2[0,1]/VSUBS"
merge "via_dev$3_2[0,1]/VSUBS" "via_dev$3_2[2,0]/VSUBS"
merge "via_dev$3_2[2,0]/VSUBS" "via_dev$3_2[1,0]/VSUBS"
merge "via_dev$3_2[1,0]/VSUBS" "via_dev$3_2[0,0]/VSUBS"
merge "via_dev$3_2[0,0]/VSUBS" "via_dev_47[3]/VSUBS"
merge "via_dev_47[3]/VSUBS" "via_dev_47[2]/VSUBS"
merge "via_dev_47[2]/VSUBS" "via_dev_47[1]/VSUBS"
merge "via_dev_47[1]/VSUBS" "via_dev_47[0]/VSUBS"
merge "via_dev_47[0]/VSUBS" "via_dev_45[3]/VSUBS"
merge "via_dev_45[3]/VSUBS" "via_dev_45[2]/VSUBS"
merge "via_dev_45[2]/VSUBS" "via_dev_45[1]/VSUBS"
merge "via_dev_45[1]/VSUBS" "via_dev_45[0]/VSUBS"
merge "via_dev_45[0]/VSUBS" "via_dev_46[3]/VSUBS"
merge "via_dev_46[3]/VSUBS" "via_dev_46[2]/VSUBS"
merge "via_dev_46[2]/VSUBS" "via_dev_46[1]/VSUBS"
merge "via_dev_46[1]/VSUBS" "via_dev_46[0]/VSUBS"
merge "via_dev_46[0]/VSUBS" "pfet$4_0/VSUBS"
merge "pfet$4_0/VSUBS" "via_dev_44[3]/VSUBS"
merge "via_dev_44[3]/VSUBS" "via_dev_44[2]/VSUBS"
merge "via_dev_44[2]/VSUBS" "via_dev_44[1]/VSUBS"
merge "via_dev_44[1]/VSUBS" "via_dev_44[0]/VSUBS"
merge "via_dev_44[0]/VSUBS" "via_dev$7_0/VSUBS"
merge "via_dev$7_0/VSUBS" "via_dev_11[2]/VSUBS"
merge "via_dev_11[2]/VSUBS" "via_dev_11[1]/VSUBS"
merge "via_dev_11[1]/VSUBS" "via_dev_11[0]/VSUBS"
merge "via_dev_11[0]/VSUBS" "via_dev$2_7[3]/VSUBS"
merge "via_dev$2_7[3]/VSUBS" "via_dev$2_7[2]/VSUBS"
merge "via_dev$2_7[2]/VSUBS" "via_dev$2_7[1]/VSUBS"
merge "via_dev$2_7[1]/VSUBS" "via_dev$2_7[0]/VSUBS"
merge "via_dev$2_7[0]/VSUBS" "via_dev$2_7[3]/m1_0_0#"
merge "via_dev$2_7[3]/m1_0_0#" "via_dev$2_7[2]/m1_0_0#"
merge "via_dev$2_7[2]/m1_0_0#" "via_dev$2_7[1]/m1_0_0#"
merge "via_dev$2_7[1]/m1_0_0#" "via_dev$2_7[0]/m1_0_0#"
merge "via_dev$2_7[0]/m1_0_0#" "via_dev_10[4]/VSUBS"
merge "via_dev_10[4]/VSUBS" "m1_8760_8#"
merge "m1_8760_8#" "via_dev_10[3]/VSUBS"
merge "via_dev_10[3]/VSUBS" "via_dev_10[2]/VSUBS"
merge "via_dev_10[2]/VSUBS" "via_dev_10[1]/VSUBS"
merge "via_dev_10[1]/VSUBS" "via_dev_10[0]/VSUBS"
merge "via_dev_10[0]/VSUBS" "via_dev_8/VSUBS"
merge "via_dev_8/VSUBS" "via_dev_15[4]/VSUBS"
merge "via_dev_15[4]/VSUBS" "via_dev_15[3]/VSUBS"
merge "via_dev_15[3]/VSUBS" "via_dev_15[2]/VSUBS"
merge "via_dev_15[2]/VSUBS" "via_dev_15[1]/VSUBS"
merge "via_dev_15[1]/VSUBS" "via_dev_15[0]/VSUBS"
merge "via_dev_15[0]/VSUBS" "via_dev_16[4]/VSUBS"
merge "via_dev_16[4]/VSUBS" "via_dev_16[3]/VSUBS"
merge "via_dev_16[3]/VSUBS" "via_dev_16[2]/VSUBS"
merge "via_dev_16[2]/VSUBS" "via_dev_16[1]/VSUBS"
merge "via_dev_16[1]/VSUBS" "via_dev_16[0]/VSUBS"
merge "via_dev_16[0]/VSUBS" "via_dev_17[4]/VSUBS"
merge "via_dev_17[4]/VSUBS" "via_dev_17[3]/VSUBS"
merge "via_dev_17[3]/VSUBS" "via_dev_17[2]/VSUBS"
merge "via_dev_17[2]/VSUBS" "via_dev_17[1]/VSUBS"
merge "via_dev_17[1]/VSUBS" "via_dev_17[0]/VSUBS"
merge "via_dev_17[0]/VSUBS" "via_dev_18[4]/VSUBS"
merge "via_dev_18[4]/VSUBS" "via_dev_18[3]/VSUBS"
merge "via_dev_18[3]/VSUBS" "via_dev_18[2]/VSUBS"
merge "via_dev_18[2]/VSUBS" "via_dev_18[1]/VSUBS"
merge "via_dev_18[1]/VSUBS" "via_dev_18[0]/VSUBS"
merge "via_dev_18[0]/VSUBS" "via_dev_43[1,19]/VSUBS"
merge "via_dev_43[1,19]/VSUBS" "via_dev_43[0,19]/VSUBS"
merge "via_dev_43[0,19]/VSUBS" "via_dev_43[1,18]/VSUBS"
merge "via_dev_43[1,18]/VSUBS" "via_dev_43[0,18]/VSUBS"
merge "via_dev_43[0,18]/VSUBS" "via_dev_43[1,17]/VSUBS"
merge "via_dev_43[1,17]/VSUBS" "via_dev_43[0,17]/VSUBS"
merge "via_dev_43[0,17]/VSUBS" "via_dev_43[1,16]/VSUBS"
merge "via_dev_43[1,16]/VSUBS" "via_dev_43[0,16]/VSUBS"
merge "via_dev_43[0,16]/VSUBS" "via_dev_43[1,15]/VSUBS"
merge "via_dev_43[1,15]/VSUBS" "via_dev_43[0,15]/VSUBS"
merge "via_dev_43[0,15]/VSUBS" "via_dev_43[1,14]/VSUBS"
merge "via_dev_43[1,14]/VSUBS" "via_dev_43[0,14]/VSUBS"
merge "via_dev_43[0,14]/VSUBS" "via_dev_43[1,13]/VSUBS"
merge "via_dev_43[1,13]/VSUBS" "via_dev_43[0,13]/VSUBS"
merge "via_dev_43[0,13]/VSUBS" "via_dev_43[1,12]/VSUBS"
merge "via_dev_43[1,12]/VSUBS" "via_dev_43[0,12]/VSUBS"
merge "via_dev_43[0,12]/VSUBS" "via_dev_43[1,11]/VSUBS"
merge "via_dev_43[1,11]/VSUBS" "via_dev_43[0,11]/VSUBS"
merge "via_dev_43[0,11]/VSUBS" "via_dev_43[1,10]/VSUBS"
merge "via_dev_43[1,10]/VSUBS" "via_dev_43[0,10]/VSUBS"
merge "via_dev_43[0,10]/VSUBS" "via_dev_43[1,9]/VSUBS"
merge "via_dev_43[1,9]/VSUBS" "via_dev_43[0,9]/VSUBS"
merge "via_dev_43[0,9]/VSUBS" "via_dev_43[1,8]/VSUBS"
merge "via_dev_43[1,8]/VSUBS" "via_dev_43[0,8]/VSUBS"
merge "via_dev_43[0,8]/VSUBS" "via_dev_43[1,7]/VSUBS"
merge "via_dev_43[1,7]/VSUBS" "via_dev_43[0,7]/VSUBS"
merge "via_dev_43[0,7]/VSUBS" "via_dev_43[1,6]/VSUBS"
merge "via_dev_43[1,6]/VSUBS" "via_dev_43[0,6]/VSUBS"
merge "via_dev_43[0,6]/VSUBS" "via_dev_43[1,5]/VSUBS"
merge "via_dev_43[1,5]/VSUBS" "via_dev_43[0,5]/VSUBS"
merge "via_dev_43[0,5]/VSUBS" "via_dev_43[1,4]/VSUBS"
merge "via_dev_43[1,4]/VSUBS" "via_dev_43[0,4]/VSUBS"
merge "via_dev_43[0,4]/VSUBS" "via_dev_43[1,3]/VSUBS"
merge "via_dev_43[1,3]/VSUBS" "via_dev_43[0,3]/VSUBS"
merge "via_dev_43[0,3]/VSUBS" "via_dev_43[1,2]/VSUBS"
merge "via_dev_43[1,2]/VSUBS" "via_dev_43[0,2]/VSUBS"
merge "via_dev_43[0,2]/VSUBS" "via_dev_43[1,1]/VSUBS"
merge "via_dev_43[1,1]/VSUBS" "via_dev_43[0,1]/VSUBS"
merge "via_dev_43[0,1]/VSUBS" "via_dev_43[1,0]/VSUBS"
merge "via_dev_43[1,0]/VSUBS" "via_dev_43[0,0]/VSUBS"
merge "via_dev_43[0,0]/VSUBS" "nfet$4_0/a_3064_0#"
merge "nfet$4_0/a_3064_0#" "via_dev$3_0[3,15]/VSUBS"
merge "via_dev$3_0[3,15]/VSUBS" "via_dev$3_0[2,15]/VSUBS"
merge "via_dev$3_0[2,15]/VSUBS" "via_dev$3_0[1,15]/VSUBS"
merge "via_dev$3_0[1,15]/VSUBS" "via_dev$3_0[0,15]/VSUBS"
merge "via_dev$3_0[0,15]/VSUBS" "via_dev$3_0[3,14]/VSUBS"
merge "via_dev$3_0[3,14]/VSUBS" "via_dev$3_0[2,14]/VSUBS"
merge "via_dev$3_0[2,14]/VSUBS" "via_dev$3_0[1,14]/VSUBS"
merge "via_dev$3_0[1,14]/VSUBS" "via_dev$3_0[0,14]/VSUBS"
merge "via_dev$3_0[0,14]/VSUBS" "via_dev$3_0[3,13]/VSUBS"
merge "via_dev$3_0[3,13]/VSUBS" "via_dev$3_0[2,13]/VSUBS"
merge "via_dev$3_0[2,13]/VSUBS" "via_dev$3_0[1,13]/VSUBS"
merge "via_dev$3_0[1,13]/VSUBS" "via_dev$3_0[0,13]/VSUBS"
merge "via_dev$3_0[0,13]/VSUBS" "via_dev$3_0[3,12]/VSUBS"
merge "via_dev$3_0[3,12]/VSUBS" "via_dev$3_0[2,12]/VSUBS"
merge "via_dev$3_0[2,12]/VSUBS" "via_dev$3_0[1,12]/VSUBS"
merge "via_dev$3_0[1,12]/VSUBS" "via_dev$3_0[0,12]/VSUBS"
merge "via_dev$3_0[0,12]/VSUBS" "via_dev$3_0[3,11]/VSUBS"
merge "via_dev$3_0[3,11]/VSUBS" "via_dev$3_0[2,11]/VSUBS"
merge "via_dev$3_0[2,11]/VSUBS" "via_dev$3_0[1,11]/VSUBS"
merge "via_dev$3_0[1,11]/VSUBS" "via_dev$3_0[0,11]/VSUBS"
merge "via_dev$3_0[0,11]/VSUBS" "via_dev$3_0[3,10]/VSUBS"
merge "via_dev$3_0[3,10]/VSUBS" "via_dev$3_0[2,10]/VSUBS"
merge "via_dev$3_0[2,10]/VSUBS" "via_dev$3_0[1,10]/VSUBS"
merge "via_dev$3_0[1,10]/VSUBS" "via_dev$3_0[0,10]/VSUBS"
merge "via_dev$3_0[0,10]/VSUBS" "via_dev$3_0[3,9]/VSUBS"
merge "via_dev$3_0[3,9]/VSUBS" "via_dev$3_0[2,9]/VSUBS"
merge "via_dev$3_0[2,9]/VSUBS" "via_dev$3_0[1,9]/VSUBS"
merge "via_dev$3_0[1,9]/VSUBS" "via_dev$3_0[0,9]/VSUBS"
merge "via_dev$3_0[0,9]/VSUBS" "via_dev$3_0[3,8]/VSUBS"
merge "via_dev$3_0[3,8]/VSUBS" "via_dev$3_0[2,8]/VSUBS"
merge "via_dev$3_0[2,8]/VSUBS" "via_dev$3_0[1,8]/VSUBS"
merge "via_dev$3_0[1,8]/VSUBS" "via_dev$3_0[0,8]/VSUBS"
merge "via_dev$3_0[0,8]/VSUBS" "via_dev$3_0[3,7]/VSUBS"
merge "via_dev$3_0[3,7]/VSUBS" "via_dev$3_0[2,7]/VSUBS"
merge "via_dev$3_0[2,7]/VSUBS" "via_dev$3_0[1,7]/VSUBS"
merge "via_dev$3_0[1,7]/VSUBS" "via_dev$3_0[0,7]/VSUBS"
merge "via_dev$3_0[0,7]/VSUBS" "via_dev$3_0[3,6]/VSUBS"
merge "via_dev$3_0[3,6]/VSUBS" "via_dev$3_0[2,6]/VSUBS"
merge "via_dev$3_0[2,6]/VSUBS" "via_dev$3_0[1,6]/VSUBS"
merge "via_dev$3_0[1,6]/VSUBS" "via_dev$3_0[0,6]/VSUBS"
merge "via_dev$3_0[0,6]/VSUBS" "via_dev$3_0[3,5]/VSUBS"
merge "via_dev$3_0[3,5]/VSUBS" "via_dev$3_0[2,5]/VSUBS"
merge "via_dev$3_0[2,5]/VSUBS" "via_dev$3_0[1,5]/VSUBS"
merge "via_dev$3_0[1,5]/VSUBS" "via_dev$3_0[0,5]/VSUBS"
merge "via_dev$3_0[0,5]/VSUBS" "via_dev$3_0[3,4]/VSUBS"
merge "via_dev$3_0[3,4]/VSUBS" "via_dev$3_0[2,4]/VSUBS"
merge "via_dev$3_0[2,4]/VSUBS" "via_dev$3_0[1,4]/VSUBS"
merge "via_dev$3_0[1,4]/VSUBS" "via_dev$3_0[0,4]/VSUBS"
merge "via_dev$3_0[0,4]/VSUBS" "via_dev$3_0[3,3]/VSUBS"
merge "via_dev$3_0[3,3]/VSUBS" "via_dev$3_0[2,3]/VSUBS"
merge "via_dev$3_0[2,3]/VSUBS" "via_dev$3_0[1,3]/VSUBS"
merge "via_dev$3_0[1,3]/VSUBS" "via_dev$3_0[0,3]/VSUBS"
merge "via_dev$3_0[0,3]/VSUBS" "via_dev$3_0[3,2]/VSUBS"
merge "via_dev$3_0[3,2]/VSUBS" "via_dev$3_0[2,2]/VSUBS"
merge "via_dev$3_0[2,2]/VSUBS" "via_dev$3_0[1,2]/VSUBS"
merge "via_dev$3_0[1,2]/VSUBS" "via_dev$3_0[0,2]/VSUBS"
merge "via_dev$3_0[0,2]/VSUBS" "via_dev$3_0[3,1]/VSUBS"
merge "via_dev$3_0[3,1]/VSUBS" "via_dev$3_0[2,1]/VSUBS"
merge "via_dev$3_0[2,1]/VSUBS" "via_dev$3_0[1,1]/VSUBS"
merge "via_dev$3_0[1,1]/VSUBS" "via_dev$3_0[0,1]/VSUBS"
merge "via_dev$3_0[0,1]/VSUBS" "via_dev$3_0[3,0]/VSUBS"
merge "via_dev$3_0[3,0]/VSUBS" "via_dev$3_0[2,0]/VSUBS"
merge "via_dev$3_0[2,0]/VSUBS" "via_dev$3_0[1,0]/VSUBS"
merge "via_dev$3_0[1,0]/VSUBS" "via_dev$3_0[0,0]/VSUBS"
merge "via_dev$3_0[0,0]/VSUBS" "via_dev_6/VSUBS"
merge "via_dev_6/VSUBS" "via_dev_14[4]/VSUBS"
merge "via_dev_14[4]/VSUBS" "via_dev_14[3]/VSUBS"
merge "via_dev_14[3]/VSUBS" "via_dev_14[2]/VSUBS"
merge "via_dev_14[2]/VSUBS" "via_dev_14[1]/VSUBS"
merge "via_dev_14[1]/VSUBS" "via_dev_14[0]/VSUBS"
merge "via_dev_14[0]/VSUBS" "via_dev$2_8[3]/VSUBS"
merge "via_dev$2_8[3]/VSUBS" "via_dev$2_8[2]/VSUBS"
merge "via_dev$2_8[2]/VSUBS" "via_dev$2_8[1]/VSUBS"
merge "via_dev$2_8[1]/VSUBS" "via_dev$2_8[0]/VSUBS"
merge "via_dev$2_8[0]/VSUBS" "via_dev_12[4]/VSUBS"
merge "via_dev_12[4]/VSUBS" "via_dev_12[3]/VSUBS"
merge "via_dev_12[3]/VSUBS" "via_dev_12[2]/VSUBS"
merge "via_dev_12[2]/VSUBS" "via_dev_12[1]/VSUBS"
merge "via_dev_12[1]/VSUBS" "via_dev_12[0]/VSUBS"
merge "via_dev_12[0]/VSUBS" "via_dev_13[4]/VSUBS"
merge "via_dev_13[4]/VSUBS" "via_dev_13[3]/VSUBS"
merge "via_dev_13[3]/VSUBS" "via_dev_13[2]/VSUBS"
merge "via_dev_13[2]/VSUBS" "via_dev_13[1]/VSUBS"
merge "via_dev_13[1]/VSUBS" "via_dev_13[0]/VSUBS"
merge "via_dev_13[0]/VSUBS" "via_dev_9/VSUBS"
merge "via_dev_9/VSUBS" "via_dev$2_0/VSUBS"
merge "via_dev$2_0/VSUBS" "via_dev_7/VSUBS"
merge "via_dev_7/VSUBS" "via_dev$2_2/VSUBS"
merge "via_dev$2_2/VSUBS" "via_dev$2_2/m1_0_0#"
merge "via_dev$2_2/m1_0_0#" "nfet$2_0/a_94_0#"
merge "nfet$2_0/a_94_0#" "nfet$2_0/a_216_0#"
merge "nfet$2_0/a_216_0#" "m1_8884_n1541#"
merge "m1_8884_n1541#" "via_dev$2_6/VSUBS"
merge "via_dev$2_6/VSUBS" "via_dev$2_6/m1_0_0#"
merge "via_dev$2_6/m1_0_0#" "via_dev_24/VSUBS"
merge "via_dev_24/VSUBS" "m1_8510_n1541#"
merge "m1_8510_n1541#" "via_dev_20/VSUBS"
merge "via_dev_20/VSUBS" "via_dev_2[1]/VSUBS"
merge "via_dev_2[1]/VSUBS" "via_dev_2[0]/VSUBS"
merge "via_dev_2[0]/VSUBS" "via_dev$6_0/VSUBS"
merge "via_dev$6_0/VSUBS" "via_dev_19/VSUBS"
merge "via_dev_19/VSUBS" "via_dev$2_5/VSUBS"
merge "via_dev$2_5/VSUBS" "pfet$3_0/VSUBS"
merge "pfet$3_0/VSUBS" "nfet$3_0/a_328_0#"
merge "nfet$3_0/a_328_0#" "via_dev$2_3[3]/VSUBS"
merge "via_dev$2_3[3]/VSUBS" "via_dev$2_3[2]/VSUBS"
merge "via_dev$2_3[2]/VSUBS" "via_dev$2_3[1]/VSUBS"
merge "via_dev$2_3[1]/VSUBS" "via_dev$2_3[0]/VSUBS"
merge "via_dev$2_3[0]/VSUBS" "via_dev$2_3[0]/m1_0_0#"
merge "via_dev$2_3[0]/m1_0_0#" "via_dev$2_3[1]/m1_0_0#"
merge "via_dev$2_3[1]/m1_0_0#" "via_dev$2_3[2]/m1_0_0#"
merge "via_dev$2_3[2]/m1_0_0#" "via_dev$2_3[3]/m1_0_0#"
merge "via_dev$2_3[3]/m1_0_0#" "pfet$3_1/a_n92_0#"
merge "pfet$3_1/a_n92_0#" "nfet_0/a_n84_0#"
merge "nfet_0/a_n84_0#" "m1_7681_n1536#"
merge "m1_7681_n1536#" "via_dev_5/VSUBS"
merge "via_dev_5/VSUBS" "pfet$3_1/VSUBS"
merge "pfet$3_1/VSUBS" "nfet_0/a_328_0#"
merge "nfet_0/a_328_0#" "via_dev_22[3]/VSUBS"
merge "via_dev_22[3]/VSUBS" "via_dev_22[2]/VSUBS"
merge "via_dev_22[2]/VSUBS" "via_dev_22[1]/VSUBS"
merge "via_dev_22[1]/VSUBS" "via_dev_22[0]/VSUBS"
merge "via_dev_22[0]/VSUBS" "via_dev$2_9[2]/m1_0_0#"
merge "via_dev$2_9[2]/m1_0_0#" "via_dev$2_9[1]/m1_0_0#"
merge "via_dev$2_9[1]/m1_0_0#" "via_dev_0/VSUBS"
merge "via_dev_0/VSUBS" "via_dev_3/VSUBS"
merge "via_dev_3/VSUBS" "cap_mim_0/VSUBS"
merge "cap_mim_0/VSUBS" "pfet$2_0/VSUBS"
merge "pfet$2_0/VSUBS" "via_dev$2_9[2]/VSUBS"
merge "via_dev$2_9[2]/VSUBS" "via_dev$2_9[1]/VSUBS"
merge "via_dev$2_9[1]/VSUBS" "via_dev$2_9[0]/VSUBS"
merge "via_dev$2_9[0]/VSUBS" "via_dev$2_9[0]/m1_0_0#"
merge "via_dev$2_9[0]/m1_0_0#" "m2_6839_n2019#"
merge "m2_6839_n2019#" "via_dev_23/VSUBS"
merge "via_dev_23/VSUBS" "nfet$3_1/a_328_0#"
merge "nfet$3_1/a_328_0#" "m1_6827_n2043#"
merge "m1_6827_n2043#" "via_dev_21[3]/VSUBS"
merge "via_dev_21[3]/VSUBS" "via_dev_21[2]/VSUBS"
merge "via_dev_21[2]/VSUBS" "via_dev_21[1]/VSUBS"
merge "via_dev_21[1]/VSUBS" "via_dev_21[0]/VSUBS"
merge "via_dev_21[0]/VSUBS" "via_dev$2_4/VSUBS"
merge "via_dev$2_4/VSUBS" "via_dev$3_1[1,3]/VSUBS"
merge "via_dev$3_1[1,3]/VSUBS" "via_dev$3_1[0,3]/VSUBS"
merge "via_dev$3_1[0,3]/VSUBS" "via_dev$3_1[1,2]/VSUBS"
merge "via_dev$3_1[1,2]/VSUBS" "via_dev$3_1[0,2]/VSUBS"
merge "via_dev$3_1[0,2]/VSUBS" "via_dev$3_1[1,1]/VSUBS"
merge "via_dev$3_1[1,1]/VSUBS" "via_dev$3_1[0,1]/VSUBS"
merge "via_dev$3_1[0,1]/VSUBS" "via_dev$3_1[1,0]/VSUBS"
merge "via_dev$3_1[1,0]/VSUBS" "via_dev$3_1[0,0]/VSUBS"
merge "via_dev$3_1[0,0]/VSUBS" "via_dev_4/VSUBS"
merge "via_dev_4/VSUBS" "via_dev_1/VSUBS"
merge "via_dev_1/VSUBS" "via_dev$4_0[3]/VSUBS"
merge "via_dev$4_0[3]/VSUBS" "via_dev$4_0[2]/VSUBS"
merge "via_dev$4_0[2]/VSUBS" "via_dev$4_0[1]/VSUBS"
merge "via_dev$4_0[1]/VSUBS" "via_dev$4_0[0]/VSUBS"
merge "via_dev$4_0[0]/VSUBS" "nfet$2_1/a_94_0#"
merge "nfet$2_1/a_94_0#" "via_dev$2_1/VSUBS"
merge "via_dev$2_1/VSUBS" "VSUBS"
merge "VSUBS" "nfet$2_1/a_216_0#"
merge "nfet$2_1/a_216_0#" "via_dev$2_1/m1_0_0#"
merge "via_dev$2_1/m1_0_0#" "vss"
merge "vss" "m1_5587_n1264#"
merge "pfet$3_3/a_206_0#" "nfet_1/a_206_0#" -3243.37 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -245152 -11920 -102400 -5120 -76800 -3840 0 0 0 0
merge "nfet_1/a_206_0#" "via_dev_33[3]/m1_0_0#"
merge "via_dev_33[3]/m1_0_0#" "via_dev_33[2]/m1_0_0#"
merge "via_dev_33[2]/m1_0_0#" "via_dev_33[1]/m1_0_0#"
merge "via_dev_33[1]/m1_0_0#" "via_dev_33[0]/m1_0_0#"
merge "via_dev_33[0]/m1_0_0#" "m1_7350_2803#"
merge "m1_7350_2803#" "via_dev$3_3[0,3]/m2_0_0#"
merge "via_dev$3_3[0,3]/m2_0_0#" "via_dev$3_3[0,2]/m2_0_0#"
merge "via_dev$3_3[0,2]/m2_0_0#" "via_dev$3_3[0,1]/m2_0_0#"
merge "via_dev$3_3[0,1]/m2_0_0#" "via_dev$3_3[1,3]/m2_0_0#"
merge "via_dev$3_3[1,3]/m2_0_0#" "via_dev$3_3[1,2]/m2_0_0#"
merge "via_dev$3_3[1,2]/m2_0_0#" "via_dev$3_3[1,1]/m2_0_0#"
merge "via_dev$3_3[1,1]/m2_0_0#" "pfet$2_1/a_206_0#"
merge "pfet$2_1/a_206_0#" "via_dev$3_3[0,0]/m2_0_0#"
merge "via_dev$3_3[0,0]/m2_0_0#" "via_dev$3_3[1,0]/m2_0_0#"
merge "via_dev$3_3[1,0]/m2_0_0#" "nfet$3_3/a_206_0#"
merge "nfet$3_3/a_206_0#" "via_dev_32[3]/m1_0_0#"
merge "via_dev_32[3]/m1_0_0#" "via_dev_32[2]/m1_0_0#"
merge "via_dev_32[2]/m1_0_0#" "via_dev_32[1]/m1_0_0#"
merge "via_dev_32[1]/m1_0_0#" "via_dev_32[0]/m1_0_0#"
merge "via_dev_32[0]/m1_0_0#" "m2_6686_2903#"
merge "m2_6686_2903#" "m1_6686_2803#"
merge "m1_6686_2803#" "pfet$4_0/a_3610_n60#"
merge "pfet$4_0/a_3610_n60#" "pfet$4_0/a_3422_n60#"
merge "pfet$4_0/a_3422_n60#" "pfet$4_0/a_3234_n60#"
merge "pfet$4_0/a_3234_n60#" "pfet$4_0/a_3046_n60#"
merge "pfet$4_0/a_3046_n60#" "via_dev$2_17[3]/m1_0_0#"
merge "via_dev$2_17[3]/m1_0_0#" "via_dev$2_17[2]/m1_0_0#"
merge "via_dev$2_17[2]/m1_0_0#" "via_dev$2_17[1]/m1_0_0#"
merge "via_dev$2_17[1]/m1_0_0#" "pfet$4_0/a_2858_n60#"
merge "pfet$4_0/a_2858_n60#" "pfet$4_0/a_2670_n60#"
merge "pfet$4_0/a_2670_n60#" "pfet$4_0/a_2482_n60#"
merge "pfet$4_0/a_2482_n60#" "pfet$4_0/a_2294_n60#"
merge "pfet$4_0/a_2294_n60#" "pfet$4_0/a_2106_n60#"
merge "pfet$4_0/a_2106_n60#" "pfet$4_0/a_1918_n60#"
merge "pfet$4_0/a_1918_n60#" "pfet$4_0/a_1730_n60#"
merge "pfet$4_0/a_1730_n60#" "via_dev$2_17[0]/m1_0_0#"
merge "via_dev$2_17[0]/m1_0_0#" "m3_6686_2072#"
merge "m3_6686_2072#" "pfet$4_0/a_1542_n60#"
merge "pfet$4_0/a_1542_n60#" "pfet$4_0/a_1354_n60#"
merge "pfet$4_0/a_1354_n60#" "pfet$4_0/a_1166_n60#"
merge "pfet$4_0/a_1166_n60#" "pfet$4_0/a_978_n60#"
merge "pfet$4_0/a_978_n60#" "pfet$4_0/a_790_n60#"
merge "pfet$4_0/a_790_n60#" "pfet$4_0/a_602_n60#"
merge "pfet$4_0/a_602_n60#" "pfet$4_0/a_414_n60#"
merge "pfet$4_0/a_414_n60#" "pfet$4_0/a_226_n60#"
merge "pfet$4_0/a_226_n60#" "pfet$4_0/a_38_n60#"
merge "pfet$4_0/a_38_n60#" "m1_5301_2073#"
merge "nfet$3_2/a_206_0#" "via_dev$2_13/m1_0_0#" -15151.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1331552 -50976 -1241600 -62080 -844174 -38096 0 0 0 0
merge "via_dev$2_13/m1_0_0#" "m1_8373_3513#"
merge "m1_8373_3513#" "pfet$3_2/a_206_0#"
merge "pfet$3_2/a_206_0#" "via_dev$2_12[1]/m1_0_0#"
merge "via_dev$2_12[1]/m1_0_0#" "via_dev$2_12[0]/m1_0_0#"
merge "via_dev$2_12[0]/m1_0_0#" "via_dev_53[0]/m1_0_0#"
merge "via_dev_53[0]/m1_0_0#" "via_dev_53[1]/m1_0_0#"
merge "via_dev_53[1]/m1_0_0#" "via_dev_53[2]/m1_0_0#"
merge "via_dev_53[2]/m1_0_0#" "via_dev_53[3]/m1_0_0#"
merge "via_dev_53[3]/m1_0_0#" "pfet$4_0/a_3506_0#"
merge "pfet$4_0/a_3506_0#" "m1_8777_1451#"
merge "m1_8777_1451#" "via_dev$3_2[0,15]/m2_0_0#"
merge "via_dev$3_2[0,15]/m2_0_0#" "via_dev$3_2[1,15]/m2_0_0#"
merge "via_dev$3_2[1,15]/m2_0_0#" "via_dev$3_2[2,15]/m2_0_0#"
merge "via_dev$3_2[2,15]/m2_0_0#" "pfet$4_0/a_3130_0#"
merge "pfet$4_0/a_3130_0#" "via_dev_52[0]/m1_0_0#"
merge "via_dev_52[0]/m1_0_0#" "via_dev_52[1]/m1_0_0#"
merge "via_dev_52[1]/m1_0_0#" "via_dev_52[2]/m1_0_0#"
merge "via_dev_52[2]/m1_0_0#" "via_dev_52[3]/m1_0_0#"
merge "via_dev_52[3]/m1_0_0#" "m1_8401_1451#"
merge "m1_8401_1451#" "via_dev$3_2[0,14]/m2_0_0#"
merge "via_dev$3_2[0,14]/m2_0_0#" "via_dev$3_2[0,13]/m2_0_0#"
merge "via_dev$3_2[0,13]/m2_0_0#" "via_dev$3_2[0,12]/m2_0_0#"
merge "via_dev$3_2[0,12]/m2_0_0#" "via_dev$3_2[0,11]/m2_0_0#"
merge "via_dev$3_2[0,11]/m2_0_0#" "via_dev$3_2[0,10]/m2_0_0#"
merge "via_dev$3_2[0,10]/m2_0_0#" "via_dev$3_2[0,9]/m2_0_0#"
merge "via_dev$3_2[0,9]/m2_0_0#" "via_dev$3_2[0,8]/m2_0_0#"
merge "via_dev$3_2[0,8]/m2_0_0#" "via_dev$3_2[0,7]/m2_0_0#"
merge "via_dev$3_2[0,7]/m2_0_0#" "via_dev$3_2[1,14]/m2_0_0#"
merge "via_dev$3_2[1,14]/m2_0_0#" "via_dev$3_2[1,13]/m2_0_0#"
merge "via_dev$3_2[1,13]/m2_0_0#" "via_dev$3_2[1,12]/m2_0_0#"
merge "via_dev$3_2[1,12]/m2_0_0#" "via_dev$3_2[1,11]/m2_0_0#"
merge "via_dev$3_2[1,11]/m2_0_0#" "via_dev$3_2[1,10]/m2_0_0#"
merge "via_dev$3_2[1,10]/m2_0_0#" "via_dev$3_2[1,9]/m2_0_0#"
merge "via_dev$3_2[1,9]/m2_0_0#" "via_dev$3_2[1,8]/m2_0_0#"
merge "via_dev$3_2[1,8]/m2_0_0#" "via_dev$3_2[1,7]/m2_0_0#"
merge "via_dev$3_2[1,7]/m2_0_0#" "via_dev$3_2[2,14]/m2_0_0#"
merge "via_dev$3_2[2,14]/m2_0_0#" "via_dev$3_2[2,13]/m2_0_0#"
merge "via_dev$3_2[2,13]/m2_0_0#" "via_dev$3_2[2,12]/m2_0_0#"
merge "via_dev$3_2[2,12]/m2_0_0#" "via_dev$3_2[2,11]/m2_0_0#"
merge "via_dev$3_2[2,11]/m2_0_0#" "via_dev$3_2[2,10]/m2_0_0#"
merge "via_dev$3_2[2,10]/m2_0_0#" "via_dev$3_2[2,9]/m2_0_0#"
merge "via_dev$3_2[2,9]/m2_0_0#" "via_dev$3_2[2,8]/m2_0_0#"
merge "via_dev$3_2[2,8]/m2_0_0#" "via_dev$3_2[2,7]/m2_0_0#"
merge "via_dev$3_2[2,7]/m2_0_0#" "pfet$4_0/a_2754_0#"
merge "pfet$4_0/a_2754_0#" "pfet$4_0/a_2378_0#"
merge "pfet$4_0/a_2378_0#" "pfet$4_0/a_2002_0#"
merge "pfet$4_0/a_2002_0#" "pfet$4_0/a_1626_0#"
merge "pfet$4_0/a_1626_0#" "via_dev_48[0]/m1_0_0#"
merge "via_dev_48[0]/m1_0_0#" "via_dev_48[1]/m1_0_0#"
merge "via_dev_48[1]/m1_0_0#" "via_dev_48[2]/m1_0_0#"
merge "via_dev_48[2]/m1_0_0#" "via_dev_48[3]/m1_0_0#"
merge "via_dev_48[3]/m1_0_0#" "m1_6897_1451#"
merge "m1_6897_1451#" "via_dev_49[0]/m1_0_0#"
merge "via_dev_49[0]/m1_0_0#" "via_dev_49[1]/m1_0_0#"
merge "via_dev_49[1]/m1_0_0#" "via_dev_49[2]/m1_0_0#"
merge "via_dev_49[2]/m1_0_0#" "via_dev_49[3]/m1_0_0#"
merge "via_dev_49[3]/m1_0_0#" "m1_7273_1451#"
merge "m1_7273_1451#" "via_dev_50[0]/m1_0_0#"
merge "via_dev_50[0]/m1_0_0#" "via_dev_50[1]/m1_0_0#"
merge "via_dev_50[1]/m1_0_0#" "via_dev_50[2]/m1_0_0#"
merge "via_dev_50[2]/m1_0_0#" "via_dev_50[3]/m1_0_0#"
merge "via_dev_50[3]/m1_0_0#" "m1_7649_1451#"
merge "m1_7649_1451#" "via_dev_51[0]/m1_0_0#"
merge "via_dev_51[0]/m1_0_0#" "via_dev_51[1]/m1_0_0#"
merge "via_dev_51[1]/m1_0_0#" "via_dev_51[2]/m1_0_0#"
merge "via_dev_51[2]/m1_0_0#" "via_dev_51[3]/m1_0_0#"
merge "via_dev_51[3]/m1_0_0#" "m1_8025_1451#"
merge "m1_8025_1451#" "via_dev$3_2[0,6]/m2_0_0#"
merge "via_dev$3_2[0,6]/m2_0_0#" "via_dev$3_2[0,5]/m2_0_0#"
merge "via_dev$3_2[0,5]/m2_0_0#" "via_dev$3_2[0,4]/m2_0_0#"
merge "via_dev$3_2[0,4]/m2_0_0#" "via_dev$3_2[0,3]/m2_0_0#"
merge "via_dev$3_2[0,3]/m2_0_0#" "via_dev$3_2[0,2]/m2_0_0#"
merge "via_dev$3_2[0,2]/m2_0_0#" "via_dev$3_2[0,1]/m2_0_0#"
merge "via_dev$3_2[0,1]/m2_0_0#" "via_dev$3_2[0,0]/m2_0_0#"
merge "via_dev$3_2[0,0]/m2_0_0#" "via_dev$3_2[1,6]/m2_0_0#"
merge "via_dev$3_2[1,6]/m2_0_0#" "via_dev$3_2[1,5]/m2_0_0#"
merge "via_dev$3_2[1,5]/m2_0_0#" "via_dev$3_2[1,4]/m2_0_0#"
merge "via_dev$3_2[1,4]/m2_0_0#" "via_dev$3_2[1,3]/m2_0_0#"
merge "via_dev$3_2[1,3]/m2_0_0#" "via_dev$3_2[1,2]/m2_0_0#"
merge "via_dev$3_2[1,2]/m2_0_0#" "via_dev$3_2[1,1]/m2_0_0#"
merge "via_dev$3_2[1,1]/m2_0_0#" "via_dev$3_2[1,0]/m2_0_0#"
merge "via_dev$3_2[1,0]/m2_0_0#" "via_dev$3_2[2,6]/m2_0_0#"
merge "via_dev$3_2[2,6]/m2_0_0#" "via_dev$3_2[2,5]/m2_0_0#"
merge "via_dev$3_2[2,5]/m2_0_0#" "via_dev$3_2[2,4]/m2_0_0#"
merge "via_dev$3_2[2,4]/m2_0_0#" "via_dev$3_2[2,3]/m2_0_0#"
merge "via_dev$3_2[2,3]/m2_0_0#" "via_dev$3_2[2,2]/m2_0_0#"
merge "via_dev$3_2[2,2]/m2_0_0#" "via_dev$3_2[2,1]/m2_0_0#"
merge "via_dev$3_2[2,1]/m2_0_0#" "via_dev$3_2[2,0]/m2_0_0#"
merge "via_dev$3_2[2,0]/m2_0_0#" "pfet$4_0/a_1250_0#"
merge "pfet$4_0/a_1250_0#" "pfet$4_0/a_874_0#"
merge "pfet$4_0/a_874_0#" "pfet$4_0/a_498_0#"
merge "pfet$4_0/a_498_0#" "via_dev_47[0]/m1_0_0#"
merge "via_dev_47[0]/m1_0_0#" "via_dev_47[1]/m1_0_0#"
merge "via_dev_47[1]/m1_0_0#" "via_dev_47[2]/m1_0_0#"
merge "via_dev_47[2]/m1_0_0#" "via_dev_47[3]/m1_0_0#"
merge "via_dev_47[3]/m1_0_0#" "m1_6521_1451#"
merge "m1_6521_1451#" "via_dev_45[0]/m1_0_0#"
merge "via_dev_45[0]/m1_0_0#" "via_dev_45[1]/m1_0_0#"
merge "via_dev_45[1]/m1_0_0#" "via_dev_45[2]/m1_0_0#"
merge "via_dev_45[2]/m1_0_0#" "via_dev_45[3]/m1_0_0#"
merge "via_dev_45[3]/m1_0_0#" "m1_5769_1451#"
merge "m1_5769_1451#" "via_dev_46[0]/m1_0_0#"
merge "via_dev_46[0]/m1_0_0#" "via_dev_46[1]/m1_0_0#"
merge "via_dev_46[1]/m1_0_0#" "via_dev_46[2]/m1_0_0#"
merge "via_dev_46[2]/m1_0_0#" "via_dev_46[3]/m1_0_0#"
merge "via_dev_46[3]/m1_0_0#" "m1_6145_1451#"
merge "m1_6145_1451#" "pfet$4_0/a_122_0#"
merge "pfet$4_0/a_122_0#" "via_dev_44[0]/m1_0_0#"
merge "via_dev_44[0]/m1_0_0#" "via_dev_44[1]/m1_0_0#"
merge "via_dev_44[1]/m1_0_0#" "via_dev_44[2]/m1_0_0#"
merge "via_dev_44[2]/m1_0_0#" "via_dev_44[3]/m1_0_0#"
merge "via_dev_44[3]/m1_0_0#" "m2_5393_1451#"
merge "m2_5393_1451#" "m1_5393_1451#"
merge "m1_5393_1451#" "nfet$4_0/a_2754_0#"
merge "nfet$4_0/a_2754_0#" "via_dev$3_0[0,15]/m2_0_0#"
merge "via_dev$3_0[0,15]/m2_0_0#" "via_dev$3_0[1,15]/m2_0_0#"
merge "via_dev$3_0[1,15]/m2_0_0#" "via_dev$3_0[2,15]/m2_0_0#"
merge "via_dev$3_0[2,15]/m2_0_0#" "via_dev$3_0[3,15]/m2_0_0#"
merge "via_dev$3_0[3,15]/m2_0_0#" "via_dev_10[0]/m1_0_0#"
merge "via_dev_10[0]/m1_0_0#" "via_dev_10[1]/m1_0_0#"
merge "via_dev_10[1]/m1_0_0#" "via_dev_10[2]/m1_0_0#"
merge "via_dev_10[2]/m1_0_0#" "via_dev_10[3]/m1_0_0#"
merge "via_dev_10[3]/m1_0_0#" "via_dev_10[4]/m1_0_0#"
merge "via_dev_10[4]/m1_0_0#" "m1_8401_32#"
merge "m1_8401_32#" "nfet$4_0/a_2378_0#"
merge "nfet$4_0/a_2378_0#" "nfet$4_0/a_2002_0#"
merge "nfet$4_0/a_2002_0#" "nfet$4_0/a_1626_0#"
merge "nfet$4_0/a_1626_0#" "nfet$4_0/a_1250_0#"
merge "nfet$4_0/a_1250_0#" "via_dev$3_0[0,14]/m2_0_0#"
merge "via_dev$3_0[0,14]/m2_0_0#" "via_dev$3_0[0,13]/m2_0_0#"
merge "via_dev$3_0[0,13]/m2_0_0#" "via_dev$3_0[0,12]/m2_0_0#"
merge "via_dev$3_0[0,12]/m2_0_0#" "via_dev$3_0[0,11]/m2_0_0#"
merge "via_dev$3_0[0,11]/m2_0_0#" "via_dev$3_0[0,10]/m2_0_0#"
merge "via_dev$3_0[0,10]/m2_0_0#" "via_dev$3_0[0,9]/m2_0_0#"
merge "via_dev$3_0[0,9]/m2_0_0#" "via_dev$3_0[0,8]/m2_0_0#"
merge "via_dev$3_0[0,8]/m2_0_0#" "via_dev$3_0[0,7]/m2_0_0#"
merge "via_dev$3_0[0,7]/m2_0_0#" "via_dev$3_0[1,14]/m2_0_0#"
merge "via_dev$3_0[1,14]/m2_0_0#" "via_dev$3_0[1,13]/m2_0_0#"
merge "via_dev$3_0[1,13]/m2_0_0#" "via_dev$3_0[1,12]/m2_0_0#"
merge "via_dev$3_0[1,12]/m2_0_0#" "via_dev$3_0[1,11]/m2_0_0#"
merge "via_dev$3_0[1,11]/m2_0_0#" "via_dev$3_0[1,10]/m2_0_0#"
merge "via_dev$3_0[1,10]/m2_0_0#" "via_dev$3_0[1,9]/m2_0_0#"
merge "via_dev$3_0[1,9]/m2_0_0#" "via_dev$3_0[1,8]/m2_0_0#"
merge "via_dev$3_0[1,8]/m2_0_0#" "via_dev$3_0[1,7]/m2_0_0#"
merge "via_dev$3_0[1,7]/m2_0_0#" "via_dev$3_0[2,14]/m2_0_0#"
merge "via_dev$3_0[2,14]/m2_0_0#" "via_dev$3_0[2,13]/m2_0_0#"
merge "via_dev$3_0[2,13]/m2_0_0#" "via_dev$3_0[2,12]/m2_0_0#"
merge "via_dev$3_0[2,12]/m2_0_0#" "via_dev$3_0[2,11]/m2_0_0#"
merge "via_dev$3_0[2,11]/m2_0_0#" "via_dev$3_0[2,10]/m2_0_0#"
merge "via_dev$3_0[2,10]/m2_0_0#" "via_dev$3_0[2,9]/m2_0_0#"
merge "via_dev$3_0[2,9]/m2_0_0#" "via_dev$3_0[2,8]/m2_0_0#"
merge "via_dev$3_0[2,8]/m2_0_0#" "via_dev$3_0[2,7]/m2_0_0#"
merge "via_dev$3_0[2,7]/m2_0_0#" "via_dev$3_0[3,14]/m2_0_0#"
merge "via_dev$3_0[3,14]/m2_0_0#" "via_dev$3_0[3,13]/m2_0_0#"
merge "via_dev$3_0[3,13]/m2_0_0#" "via_dev$3_0[3,12]/m2_0_0#"
merge "via_dev$3_0[3,12]/m2_0_0#" "via_dev$3_0[3,11]/m2_0_0#"
merge "via_dev$3_0[3,11]/m2_0_0#" "via_dev$3_0[3,10]/m2_0_0#"
merge "via_dev$3_0[3,10]/m2_0_0#" "via_dev$3_0[3,9]/m2_0_0#"
merge "via_dev$3_0[3,9]/m2_0_0#" "via_dev$3_0[3,8]/m2_0_0#"
merge "via_dev$3_0[3,8]/m2_0_0#" "via_dev$3_0[3,7]/m2_0_0#"
merge "via_dev$3_0[3,7]/m2_0_0#" "via_dev_15[0]/m1_0_0#"
merge "via_dev_15[0]/m1_0_0#" "via_dev_15[1]/m1_0_0#"
merge "via_dev_15[1]/m1_0_0#" "via_dev_15[2]/m1_0_0#"
merge "via_dev_15[2]/m1_0_0#" "via_dev_15[3]/m1_0_0#"
merge "via_dev_15[3]/m1_0_0#" "via_dev_15[4]/m1_0_0#"
merge "via_dev_15[4]/m1_0_0#" "m1_6897_32#"
merge "m1_6897_32#" "via_dev_16[0]/m1_0_0#"
merge "via_dev_16[0]/m1_0_0#" "via_dev_16[1]/m1_0_0#"
merge "via_dev_16[1]/m1_0_0#" "via_dev_16[2]/m1_0_0#"
merge "via_dev_16[2]/m1_0_0#" "via_dev_16[3]/m1_0_0#"
merge "via_dev_16[3]/m1_0_0#" "via_dev_16[4]/m1_0_0#"
merge "via_dev_16[4]/m1_0_0#" "m1_7273_32#"
merge "m1_7273_32#" "via_dev_17[0]/m1_0_0#"
merge "via_dev_17[0]/m1_0_0#" "via_dev_17[1]/m1_0_0#"
merge "via_dev_17[1]/m1_0_0#" "via_dev_17[2]/m1_0_0#"
merge "via_dev_17[2]/m1_0_0#" "via_dev_17[3]/m1_0_0#"
merge "via_dev_17[3]/m1_0_0#" "via_dev_17[4]/m1_0_0#"
merge "via_dev_17[4]/m1_0_0#" "m1_7649_32#"
merge "m1_7649_32#" "via_dev_18[0]/m1_0_0#"
merge "via_dev_18[0]/m1_0_0#" "via_dev_18[1]/m1_0_0#"
merge "via_dev_18[1]/m1_0_0#" "via_dev_18[2]/m1_0_0#"
merge "via_dev_18[2]/m1_0_0#" "via_dev_18[3]/m1_0_0#"
merge "via_dev_18[3]/m1_0_0#" "via_dev_18[4]/m1_0_0#"
merge "via_dev_18[4]/m1_0_0#" "m1_8025_32#"
merge "m1_8025_32#" "nfet$4_0/a_874_0#"
merge "nfet$4_0/a_874_0#" "nfet$4_0/a_498_0#"
merge "nfet$4_0/a_498_0#" "nfet$4_0/a_122_0#"
merge "nfet$4_0/a_122_0#" "via_dev$3_0[0,6]/m2_0_0#"
merge "via_dev$3_0[0,6]/m2_0_0#" "via_dev$3_0[0,5]/m2_0_0#"
merge "via_dev$3_0[0,5]/m2_0_0#" "via_dev$3_0[0,4]/m2_0_0#"
merge "via_dev$3_0[0,4]/m2_0_0#" "via_dev$3_0[0,3]/m2_0_0#"
merge "via_dev$3_0[0,3]/m2_0_0#" "via_dev$3_0[0,2]/m2_0_0#"
merge "via_dev$3_0[0,2]/m2_0_0#" "via_dev$3_0[0,1]/m2_0_0#"
merge "via_dev$3_0[0,1]/m2_0_0#" "via_dev$3_0[0,0]/m2_0_0#"
merge "via_dev$3_0[0,0]/m2_0_0#" "via_dev$3_0[1,6]/m2_0_0#"
merge "via_dev$3_0[1,6]/m2_0_0#" "via_dev$3_0[1,5]/m2_0_0#"
merge "via_dev$3_0[1,5]/m2_0_0#" "via_dev$3_0[1,4]/m2_0_0#"
merge "via_dev$3_0[1,4]/m2_0_0#" "via_dev$3_0[1,3]/m2_0_0#"
merge "via_dev$3_0[1,3]/m2_0_0#" "via_dev$3_0[1,2]/m2_0_0#"
merge "via_dev$3_0[1,2]/m2_0_0#" "via_dev$3_0[1,1]/m2_0_0#"
merge "via_dev$3_0[1,1]/m2_0_0#" "via_dev$3_0[1,0]/m2_0_0#"
merge "via_dev$3_0[1,0]/m2_0_0#" "via_dev$3_0[2,6]/m2_0_0#"
merge "via_dev$3_0[2,6]/m2_0_0#" "via_dev$3_0[2,5]/m2_0_0#"
merge "via_dev$3_0[2,5]/m2_0_0#" "via_dev$3_0[2,4]/m2_0_0#"
merge "via_dev$3_0[2,4]/m2_0_0#" "via_dev$3_0[2,3]/m2_0_0#"
merge "via_dev$3_0[2,3]/m2_0_0#" "via_dev$3_0[2,2]/m2_0_0#"
merge "via_dev$3_0[2,2]/m2_0_0#" "via_dev$3_0[2,1]/m2_0_0#"
merge "via_dev$3_0[2,1]/m2_0_0#" "via_dev$3_0[2,0]/m2_0_0#"
merge "via_dev$3_0[2,0]/m2_0_0#" "via_dev$3_0[3,6]/m2_0_0#"
merge "via_dev$3_0[3,6]/m2_0_0#" "via_dev$3_0[3,5]/m2_0_0#"
merge "via_dev$3_0[3,5]/m2_0_0#" "via_dev$3_0[3,4]/m2_0_0#"
merge "via_dev$3_0[3,4]/m2_0_0#" "via_dev$3_0[3,3]/m2_0_0#"
merge "via_dev$3_0[3,3]/m2_0_0#" "via_dev$3_0[3,2]/m2_0_0#"
merge "via_dev$3_0[3,2]/m2_0_0#" "via_dev$3_0[3,1]/m2_0_0#"
merge "via_dev$3_0[3,1]/m2_0_0#" "via_dev$3_0[3,0]/m2_0_0#"
merge "via_dev$3_0[3,0]/m2_0_0#" "via_dev$2_0/m1_0_0#"
merge "via_dev$2_0/m1_0_0#" "pfet$3_0/a_206_0#"
merge "pfet$3_0/a_206_0#" "nfet$3_0/a_206_0#"
merge "nfet$3_0/a_206_0#" "vin"
merge "vin" "via_dev_14[0]/m1_0_0#"
merge "via_dev_14[0]/m1_0_0#" "via_dev_14[1]/m1_0_0#"
merge "via_dev_14[1]/m1_0_0#" "via_dev_14[2]/m1_0_0#"
merge "via_dev_14[2]/m1_0_0#" "via_dev_14[3]/m1_0_0#"
merge "via_dev_14[3]/m1_0_0#" "via_dev_14[4]/m1_0_0#"
merge "via_dev_14[4]/m1_0_0#" "m1_6521_32#"
merge "m1_6521_32#" "via_dev_12[0]/m1_0_0#"
merge "via_dev_12[0]/m1_0_0#" "via_dev_12[1]/m1_0_0#"
merge "via_dev_12[1]/m1_0_0#" "via_dev_12[2]/m1_0_0#"
merge "via_dev_12[2]/m1_0_0#" "via_dev_12[3]/m1_0_0#"
merge "via_dev_12[3]/m1_0_0#" "via_dev_12[4]/m1_0_0#"
merge "via_dev_12[4]/m1_0_0#" "m1_5769_32#"
merge "m1_5769_32#" "via_dev_13[0]/m1_0_0#"
merge "via_dev_13[0]/m1_0_0#" "via_dev_13[1]/m1_0_0#"
merge "via_dev_13[1]/m1_0_0#" "via_dev_13[2]/m1_0_0#"
merge "via_dev_13[2]/m1_0_0#" "via_dev_13[3]/m1_0_0#"
merge "via_dev_13[3]/m1_0_0#" "via_dev_13[4]/m1_0_0#"
merge "via_dev_13[4]/m1_0_0#" "m2_5769_32#"
merge "m2_5769_32#" "m1_6145_32#"
merge "via_dev_27[0]/m1_0_0#" "via_dev_27[1]/m1_0_0#" -9830.61 -14016 -6944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -675432 -17812 -3532318 -26766 0 0 0 0 0 0
merge "via_dev_27[1]/m1_0_0#" "pfet$9_0/w_n230_n138#"
merge "pfet$9_0/w_n230_n138#" "pfet$9_0/a_94_0#"
merge "pfet$9_0/a_94_0#" "m1_9118_2797#"
merge "m1_9118_2797#" "via_dev_29[0]/m1_0_0#"
merge "via_dev_29[0]/m1_0_0#" "pfet$3_2/w_n230_n138#"
merge "pfet$3_2/w_n230_n138#" "via_dev_42[3]/m1_0_0#"
merge "via_dev_42[3]/m1_0_0#" "via_dev_42[2]/m1_0_0#"
merge "via_dev_42[2]/m1_0_0#" "via_dev_42[1]/m1_0_0#"
merge "via_dev_42[1]/m1_0_0#" "via_dev_42[0]/m1_0_0#"
merge "via_dev_42[0]/m1_0_0#" "pfet$3_3/a_n92_0#"
merge "pfet$3_3/a_n92_0#" "nfet_1/a_n84_0#"
merge "nfet_1/a_n84_0#" "m1_7682_2803#"
merge "m1_7682_2803#" "pfet$3_3/w_n230_n138#"
merge "pfet$3_3/w_n230_n138#" "via_dev_30[0]/m1_0_0#"
merge "via_dev_30[0]/m1_0_0#" "pfet$2_1/w_n230_n138#"
merge "pfet$2_1/w_n230_n138#" "pfet$9_1/a_94_0#"
merge "pfet$9_1/a_94_0#" "pfet$9_1/w_n230_n138#"
merge "pfet$9_1/w_n230_n138#" "via_dev_25/m1_0_0#"
merge "via_dev_25/m1_0_0#" "m1_5618_2908#"
merge "m1_5618_2908#" "via_dev$7_1/m1_0_0#"
merge "via_dev$7_1/m1_0_0#" "via_dev_31[2]/m1_0_0#"
merge "via_dev_31[2]/m1_0_0#" "via_dev_31[1]/m1_0_0#"
merge "via_dev_31[1]/m1_0_0#" "via_dev_31[0]/m1_0_0#"
merge "via_dev_31[0]/m1_0_0#" "via_dev_29[1]/m1_0_0#"
merge "via_dev_29[1]/m1_0_0#" "m1_8527_2346#"
merge "m1_8527_2346#" "via_dev_30[1]/m1_0_0#"
merge "via_dev_30[1]/m1_0_0#" "vdd"
merge "vdd" "m1_6836_2803#"
merge "m1_6836_2803#" "pfet$4_0/w_n230_n138#"
merge "pfet$4_0/w_n230_n138#" "via_dev$7_0/m1_0_0#"
merge "via_dev$7_0/m1_0_0#" "m1_9677_66#"
merge "m1_9677_66#" "via_dev_11[2]/m1_0_0#"
merge "via_dev_11[2]/m1_0_0#" "via_dev_11[1]/m1_0_0#"
merge "via_dev_11[1]/m1_0_0#" "via_dev_11[0]/m1_0_0#"
merge "via_dev_11[0]/m1_0_0#" "m1_9141_43#"
merge "m1_9141_43#" "via_dev_9/m1_0_0#"
merge "via_dev_9/m1_0_0#" "via_dev_20/m1_0_0#"
merge "via_dev_20/m1_0_0#" "m1_8522_n1106#"
merge "m1_8522_n1106#" "m2_3436_n2512#"
merge "m2_3436_n2512#" "pfet$3_0/w_n230_n138#"
merge "pfet$3_0/w_n230_n138#" "pfet$3_1/w_n230_n138#"
merge "pfet$3_1/w_n230_n138#" "pfet$2_0/w_n230_n138#"
merge "pfet$2_0/w_n230_n138#" "m1_6835_n1106#"
merge "pfet$4_0/a_3694_0#" "pfet$4_0/a_3318_0#" -4420.94 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -256836 -16022 -430725 -14651 0 0 0 0 0 0
merge "pfet$4_0/a_3318_0#" "via_dev_43[1,19]/m1_0_0#"
merge "via_dev_43[1,19]/m1_0_0#" "via_dev_43[1,18]/m1_0_0#"
merge "via_dev_43[1,18]/m1_0_0#" "pfet$4_0/a_2942_0#"
merge "pfet$4_0/a_2942_0#" "pfet$4_0/a_2566_0#"
merge "pfet$4_0/a_2566_0#" "pfet$4_0/a_2190_0#"
merge "pfet$4_0/a_2190_0#" "pfet$4_0/a_1814_0#"
merge "pfet$4_0/a_1814_0#" "via_dev_43[1,17]/m1_0_0#"
merge "via_dev_43[1,17]/m1_0_0#" "via_dev_43[1,16]/m1_0_0#"
merge "via_dev_43[1,16]/m1_0_0#" "via_dev_43[1,15]/m1_0_0#"
merge "via_dev_43[1,15]/m1_0_0#" "via_dev_43[1,14]/m1_0_0#"
merge "via_dev_43[1,14]/m1_0_0#" "via_dev_43[1,13]/m1_0_0#"
merge "via_dev_43[1,13]/m1_0_0#" "via_dev_43[1,12]/m1_0_0#"
merge "via_dev_43[1,12]/m1_0_0#" "via_dev_43[1,11]/m1_0_0#"
merge "via_dev_43[1,11]/m1_0_0#" "via_dev_43[1,10]/m1_0_0#"
merge "via_dev_43[1,10]/m1_0_0#" "via_dev_43[1,9]/m1_0_0#"
merge "via_dev_43[1,9]/m1_0_0#" "pfet$4_0/a_1438_0#"
merge "pfet$4_0/a_1438_0#" "pfet$4_0/a_1062_0#"
merge "pfet$4_0/a_1062_0#" "pfet$4_0/a_686_0#"
merge "pfet$4_0/a_686_0#" "pfet$4_0/a_310_0#"
merge "pfet$4_0/a_310_0#" "via_dev_43[1,8]/m1_0_0#"
merge "via_dev_43[1,8]/m1_0_0#" "via_dev_43[1,7]/m1_0_0#"
merge "via_dev_43[1,7]/m1_0_0#" "via_dev_43[1,6]/m1_0_0#"
merge "via_dev_43[1,6]/m1_0_0#" "via_dev_43[1,5]/m1_0_0#"
merge "via_dev_43[1,5]/m1_0_0#" "via_dev_43[1,4]/m1_0_0#"
merge "via_dev_43[1,4]/m1_0_0#" "via_dev_43[1,3]/m1_0_0#"
merge "via_dev_43[1,3]/m1_0_0#" "via_dev_43[1,2]/m1_0_0#"
merge "via_dev_43[1,2]/m1_0_0#" "via_dev_43[1,1]/m1_0_0#"
merge "via_dev_43[1,1]/m1_0_0#" "via_dev_43[1,0]/m1_0_0#"
merge "via_dev_43[1,0]/m1_0_0#" "pfet$4_0/a_n92_0#"
merge "pfet$4_0/a_n92_0#" "via_dev_43[0,19]/m1_0_0#"
merge "via_dev_43[0,19]/m1_0_0#" "via_dev_43[0,18]/m1_0_0#"
merge "via_dev_43[0,18]/m1_0_0#" "nfet$4_0/a_2942_0#"
merge "nfet$4_0/a_2942_0#" "via_dev_43[0,17]/m1_0_0#"
merge "via_dev_43[0,17]/m1_0_0#" "via_dev_43[0,16]/m1_0_0#"
merge "via_dev_43[0,16]/m1_0_0#" "via_dev_43[0,15]/m1_0_0#"
merge "via_dev_43[0,15]/m1_0_0#" "via_dev_43[0,14]/m1_0_0#"
merge "via_dev_43[0,14]/m1_0_0#" "via_dev_43[0,13]/m1_0_0#"
merge "via_dev_43[0,13]/m1_0_0#" "via_dev_43[0,12]/m1_0_0#"
merge "via_dev_43[0,12]/m1_0_0#" "via_dev_43[0,11]/m1_0_0#"
merge "via_dev_43[0,11]/m1_0_0#" "via_dev_43[0,10]/m1_0_0#"
merge "via_dev_43[0,10]/m1_0_0#" "via_dev_43[0,9]/m1_0_0#"
merge "via_dev_43[0,9]/m1_0_0#" "nfet$4_0/a_2566_0#"
merge "nfet$4_0/a_2566_0#" "nfet$4_0/a_2190_0#"
merge "nfet$4_0/a_2190_0#" "nfet$4_0/a_1814_0#"
merge "nfet$4_0/a_1814_0#" "nfet$4_0/a_1438_0#"
merge "nfet$4_0/a_1438_0#" "via_dev_43[0,8]/m1_0_0#"
merge "via_dev_43[0,8]/m1_0_0#" "via_dev_43[0,7]/m1_0_0#"
merge "via_dev_43[0,7]/m1_0_0#" "via_dev_43[0,6]/m1_0_0#"
merge "via_dev_43[0,6]/m1_0_0#" "via_dev_43[0,5]/m1_0_0#"
merge "via_dev_43[0,5]/m1_0_0#" "via_dev_43[0,4]/m1_0_0#"
merge "via_dev_43[0,4]/m1_0_0#" "via_dev_43[0,3]/m1_0_0#"
merge "via_dev_43[0,3]/m1_0_0#" "via_dev_43[0,2]/m1_0_0#"
merge "via_dev_43[0,2]/m1_0_0#" "via_dev_43[0,1]/m1_0_0#"
merge "via_dev_43[0,1]/m1_0_0#" "via_dev_43[0,0]/m1_0_0#"
merge "via_dev_43[0,0]/m1_0_0#" "vout"
merge "vout" "nfet$4_0/a_1062_0#"
merge "nfet$4_0/a_1062_0#" "nfet$4_0/a_686_0#"
merge "nfet$4_0/a_686_0#" "nfet$4_0/a_310_0#"
merge "nfet$4_0/a_310_0#" "nfet$4_0/a_n84_0#"
merge "nfet$4_0/a_n84_0#" "m1_5175_945#"
merge "via_dev_7/m1_0_0#" "nfet$2_0/a_n84_0#" -2461.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -52032 -2280 -23276 -1594 0 0 0 0 -2264336 -6624
merge "nfet$2_0/a_n84_0#" "via_dev_2[1]/m1_0_0#"
merge "via_dev_2[1]/m1_0_0#" "via_dev_2[0]/m1_0_0#"
merge "via_dev_2[0]/m1_0_0#" "pfet$3_0/a_n92_0#"
merge "pfet$3_0/a_n92_0#" "m1_8039_n1106#"
merge "m1_8039_n1106#" "via_dev$6_0/m2_0_0#"
merge "via_dev$6_0/m2_0_0#" "cap_mim_0/m4_0_0#"
merge "cap_mim_0/m4_0_0#" "m5_6577_n2963#"
merge "m5_6577_n2963#" "via_dev_19/m1_0_0#"
merge "via_dev_19/m1_0_0#" "m2_8039_n1538#"
merge "m2_8039_n1538#" "nfet$3_0/a_n84_0#"
merge "nfet$3_0/a_n84_0#" "m1_8039_n1538#"
merge "via_dev_26/m1_0_0#" "pfet$9_0/a_n92_0#" -2557.69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -45784 -1964 -21280 -1172 -18000 -930 0 0 -2264336 -6624
merge "pfet$9_0/a_n92_0#" "via_dev_28/m1_0_0#"
merge "via_dev_28/m1_0_0#" "nfet$3_2/a_n84_0#"
merge "nfet$3_2/a_n84_0#" "via_dev$8_0/m3_0_0#"
merge "via_dev$8_0/m3_0_0#" "cap_mim_1/m4_0_0#"
merge "cap_mim_1/m4_0_0#" "m5_6578_3023#"
merge "m5_6578_3023#" "via_dev$2_10[1]/m1_0_0#"
merge "via_dev$2_10[1]/m1_0_0#" "m3_8043_2590#"
merge "m3_8043_2590#" "via_dev$2_10[0]/m1_0_0#"
merge "via_dev$2_10[0]/m1_0_0#" "m2_8043_2631#"
merge "m2_8043_2631#" "pfet$3_2/a_n92_0#"
merge "pfet$3_2/a_n92_0#" "m1_8043_2803#"
merge "nfet$4_0/a_2858_n132#" "nfet$4_0/a_2670_n132#" -2947.09 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -223328 -10736 -102400 -5120 -76800 -3840 0 0 0 0
merge "nfet$4_0/a_2670_n132#" "nfet$4_0/a_2482_n132#"
merge "nfet$4_0/a_2482_n132#" "nfet$4_0/a_2294_n132#"
merge "nfet$4_0/a_2294_n132#" "nfet$4_0/a_2106_n132#"
merge "nfet$4_0/a_2106_n132#" "nfet$4_0/a_1918_n132#"
merge "nfet$4_0/a_1918_n132#" "nfet$4_0/a_1730_n132#"
merge "nfet$4_0/a_1730_n132#" "nfet$4_0/a_1542_n132#"
merge "nfet$4_0/a_1542_n132#" "nfet$4_0/a_1354_n132#"
merge "nfet$4_0/a_1354_n132#" "via_dev$2_8[3]/m1_0_0#"
merge "via_dev$2_8[3]/m1_0_0#" "via_dev$2_8[2]/m1_0_0#"
merge "via_dev$2_8[2]/m1_0_0#" "via_dev$2_8[1]/m1_0_0#"
merge "via_dev$2_8[1]/m1_0_0#" "nfet$4_0/a_1166_n132#"
merge "nfet$4_0/a_1166_n132#" "nfet$4_0/a_978_n132#"
merge "nfet$4_0/a_978_n132#" "nfet$4_0/a_790_n132#"
merge "nfet$4_0/a_790_n132#" "nfet$4_0/a_602_n132#"
merge "nfet$4_0/a_602_n132#" "nfet$4_0/a_414_n132#"
merge "nfet$4_0/a_414_n132#" "nfet$4_0/a_226_n132#"
merge "nfet$4_0/a_226_n132#" "nfet$4_0/a_38_n132#"
merge "nfet$4_0/a_38_n132#" "via_dev$2_8[0]/m1_0_0#"
merge "via_dev$2_8[0]/m1_0_0#" "m1_5676_n176#"
merge "m1_5676_n176#" "pfet$3_1/a_206_0#"
merge "pfet$3_1/a_206_0#" "nfet_0/a_206_0#"
merge "nfet_0/a_206_0#" "via_dev_22[0]/m1_0_0#"
merge "via_dev_22[0]/m1_0_0#" "via_dev_22[1]/m1_0_0#"
merge "via_dev_22[1]/m1_0_0#" "via_dev_22[2]/m1_0_0#"
merge "via_dev_22[2]/m1_0_0#" "via_dev_22[3]/m1_0_0#"
merge "via_dev_22[3]/m1_0_0#" "m1_7349_n1536#"
merge "m1_7349_n1536#" "via_dev$3_1[1,3]/m2_0_0#"
merge "via_dev$3_1[1,3]/m2_0_0#" "via_dev$3_1[1,2]/m2_0_0#"
merge "via_dev$3_1[1,2]/m2_0_0#" "via_dev$3_1[1,1]/m2_0_0#"
merge "via_dev$3_1[1,1]/m2_0_0#" "via_dev$3_1[0,3]/m2_0_0#"
merge "via_dev$3_1[0,3]/m2_0_0#" "via_dev$3_1[0,2]/m2_0_0#"
merge "via_dev$3_1[0,2]/m2_0_0#" "via_dev$3_1[0,1]/m2_0_0#"
merge "via_dev$3_1[0,1]/m2_0_0#" "pfet$2_0/a_206_0#"
merge "pfet$2_0/a_206_0#" "nfet$3_1/a_206_0#"
merge "nfet$3_1/a_206_0#" "via_dev_21[0]/m1_0_0#"
merge "via_dev_21[0]/m1_0_0#" "via_dev_21[1]/m1_0_0#"
merge "via_dev_21[1]/m1_0_0#" "via_dev_21[2]/m1_0_0#"
merge "via_dev_21[2]/m1_0_0#" "via_dev_21[3]/m1_0_0#"
merge "via_dev_21[3]/m1_0_0#" "m1_6685_n1536#"
merge "m1_6685_n1536#" "via_dev$3_1[1,0]/m2_0_0#"
merge "via_dev$3_1[1,0]/m2_0_0#" "via_dev$3_1[0,0]/m2_0_0#"
merge "via_dev$3_1[0,0]/m2_0_0#" "m3_6703_n1318#"
merge "m3_6703_n1318#" "m2_6685_n1426#"
merge "cap_mim_0/m4_n120_n120#" "pfet$2_0/a_n92_0#" -2293.98 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -58432 -2600 -31727 -1600 -25600 -1280 -859844 -10427 0 0
merge "pfet$2_0/a_n92_0#" "nfet$3_1/a_n84_0#"
merge "nfet$3_1/a_n84_0#" "via_dev_4/m1_0_0#"
merge "via_dev_4/m1_0_0#" "nfet$2_1/a_n84_0#"
merge "nfet$2_1/a_n84_0#" "via_dev$4_0[0]/m1_0_0#"
merge "via_dev$4_0[0]/m1_0_0#" "m4_6353_n3083#"
merge "m4_6353_n3083#" "m3_6353_n1426#"
merge "m3_6353_n1426#" "via_dev$4_0[1]/m1_0_0#"
merge "via_dev$4_0[1]/m1_0_0#" "via_dev$4_0[2]/m1_0_0#"
merge "via_dev$4_0[2]/m1_0_0#" "via_dev$4_0[3]/m1_0_0#"
merge "via_dev$4_0[3]/m1_0_0#" "m2_5944_n1226#"
merge "m2_5944_n1226#" "m1_6353_n1536#"
merge "nfet$3_2/a_38_n60#" "via_dev$2_11/m1_0_0#" -3233.76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -230392 -6806 0 -1280 -25600 -1280 0 0 0 0
merge "via_dev$2_11/m1_0_0#" "m1_8165_3617#"
merge "m1_8165_3617#" "pfet$3_3/a_38_n60#"
merge "pfet$3_3/a_38_n60#" "via_dev_35/m1_0_0#"
merge "via_dev_35/m1_0_0#" "m1_7472_2463#"
merge "m1_7472_2463#" "via_dev$2_15/m1_0_0#"
merge "via_dev$2_15/m1_0_0#" "m3_6519_3617#"
merge "m3_6519_3617#" "via_dev_34/m1_0_0#"
merge "via_dev_34/m1_0_0#" "nfet$3_3/a_38_n60#"
merge "nfet$3_3/a_38_n60#" "m1_6476_3617#"
merge "m1_6476_3617#" "via_dev_37/m1_0_0#"
merge "via_dev_37/m1_0_0#" "m2_6274_3790#"
merge "m2_6274_3790#" "via_dev_38/m1_0_0#"
merge "via_dev_38/m1_0_0#" "m2_6274_2463#"
merge "m2_6274_2463#" "pfet$9_1/a_28_284#"
merge "pfet$9_1/a_28_284#" "via_dev_24/m1_0_0#"
merge "via_dev_24/m1_0_0#" "pfet$3_1/a_38_n60#"
merge "pfet$3_1/a_38_n60#" "m1_7471_n739#"
merge "m1_7471_n739#" "via_dev$2_5/m1_0_0#"
merge "via_dev$2_5/m1_0_0#" "nfet$3_0/a_38_n60#"
merge "nfet$3_0/a_38_n60#" "via_dev_3/m1_0_0#"
merge "via_dev_3/m1_0_0#" "m2_6273_n566#"
merge "m2_6273_n566#" "via_dev_23/m1_0_0#"
merge "via_dev_23/m1_0_0#" "via_dev_1/m1_0_0#"
merge "via_dev_1/m1_0_0#" "m2_6273_n1893#"
merge "m2_6273_n1893#" "nfet$2_1/a_30_172#"
merge "nfet$2_1/a_30_172#" "clk"
merge "clk" "nfet$3_1/a_38_n60#"
merge "nfet$3_1/a_38_n60#" "via_dev$2_4/m1_0_0#"
merge "via_dev$2_4/m1_0_0#" "m3_6514_n1719#"
merge "m3_6514_n1719#" "m1_6475_n1893#"
merge "cap_mim_1/m4_n120_n120#" "pfet$2_1/a_n92_0#" -2097.19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -72584 -3124 -32000 -1600 0 0 -288260 -7098 0 0
merge "pfet$2_1/a_n92_0#" "via_dev$4_2[3]/m1_0_0#"
merge "via_dev$4_2[3]/m1_0_0#" "m4_6354_2903#"
merge "m4_6354_2903#" "via_dev$4_2[2]/m1_0_0#"
merge "via_dev$4_2[2]/m1_0_0#" "via_dev$4_2[1]/m1_0_0#"
merge "via_dev$4_2[1]/m1_0_0#" "via_dev$4_2[0]/m1_0_0#"
merge "via_dev$4_2[0]/m1_0_0#" "nfet$3_3/a_n84_0#"
merge "nfet$3_3/a_n84_0#" "m1_6354_2803#"
merge "m1_6354_2803#" "via_dev$4_1/m1_0_0#"
merge "via_dev$4_1/m1_0_0#" "m2_5988_2955#"
merge "m2_5988_2955#" "pfet$9_1/a_n92_0#"
merge "pfet$9_1/a_n92_0#" "m1_5988_2910#"
merge "pfet$9_0/a_28_284#" "via_dev_39/m1_0_0#" -2687.21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -78832 -4520 -109799 -2711 0 0 0 0 0 0
merge "via_dev_39/m1_0_0#" "via_dev_36/m1_0_0#"
merge "via_dev_36/m1_0_0#" "m2_7596_3790#"
merge "m2_7596_3790#" "nfet_1/a_38_n132#"
merge "nfet_1/a_38_n132#" "m1_7472_3617#"
merge "m1_7472_3617#" "pfet$3_2/a_38_n60#"
merge "pfet$3_2/a_38_n60#" "pfet$2_1/a_38_n136#"
merge "pfet$2_1/a_38_n136#" "via_dev_41/m1_0_0#"
merge "via_dev_41/m1_0_0#" "m1_7843_2290#"
merge "m1_7843_2290#" "via_dev_40/m1_0_0#"
merge "via_dev_40/m1_0_0#" "m1_6476_2210#"
merge "m1_6476_2210#" "via_dev_8/m1_0_0#"
merge "via_dev_8/m1_0_0#" "via_dev_6/m1_0_0#"
merge "via_dev_6/m1_0_0#" "nclk"
merge "nclk" "pfet$2_0/a_38_n136#"
merge "pfet$2_0/a_38_n136#" "m1_6475_n739#"
merge "m1_6475_n739#" "nfet$2_0/a_30_172#"
merge "nfet$2_0/a_30_172#" "pfet$3_0/a_38_n60#"
merge "pfet$3_0/a_38_n60#" "via_dev_5/m1_0_0#"
merge "via_dev_5/m1_0_0#" "m1_7842_n1893#"
merge "m1_7842_n1893#" "nfet_0/a_38_n132#"
merge "nfet_0/a_38_n132#" "via_dev_0/m1_0_0#"
merge "via_dev_0/m1_0_0#" "m2_7595_n1893#"
merge "m2_7595_n1893#" "m1_7471_n1893#"
