Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov  4 21:51:17 2024
| Host         : DESKTOP-4IFTF1Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file microphone_timing_summary_routed.rpt -pb microphone_timing_summary_routed.pb -rpx microphone_timing_summary_routed.rpx -warn_on_violation
| Design       : microphone
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.487        0.000                      0                  236        0.192        0.000                      0                  236        4.500        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.487        0.000                      0                  236        0.192        0.000                      0                  236        4.500        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 PDM_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[5].PWM_thresh_counter_reg[5][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.202ns (28.289%)  route 3.047ns (71.711%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.730     5.333    clk_IBUF_BUFG
    SLICE_X86Y89         FDCE                                         r  PDM_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.419     5.752 f  PDM_counter_reg[7]/Q
                         net (fo=4, routed)           1.066     6.818    PDM_counter_reg_n_0_[7]
    SLICE_X86Y89         LUT5 (Prop_lut5_I2_O)        0.327     7.145 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.866     8.011    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X86Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.343 r  PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_3/O
                         net (fo=9, routed)           0.465     8.808    PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_3_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.932 r  PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_1/O
                         net (fo=8, routed)           0.649     9.582    PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_1_n_0
    SLICE_X86Y91         FDCE                                         r  PWM_COUNTERS[5].PWM_thresh_counter_reg[5][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.611    15.034    clk_IBUF_BUFG
    SLICE_X86Y91         FDCE                                         r  PWM_COUNTERS[5].PWM_thresh_counter_reg[5][0]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y91         FDCE (Setup_fdce_C_CE)      -0.205    15.068    PWM_COUNTERS[5].PWM_thresh_counter_reg[5][0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 PDM_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[5].PWM_thresh_counter_reg[5][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.202ns (28.289%)  route 3.047ns (71.711%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.730     5.333    clk_IBUF_BUFG
    SLICE_X86Y89         FDCE                                         r  PDM_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.419     5.752 f  PDM_counter_reg[7]/Q
                         net (fo=4, routed)           1.066     6.818    PDM_counter_reg_n_0_[7]
    SLICE_X86Y89         LUT5 (Prop_lut5_I2_O)        0.327     7.145 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.866     8.011    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X86Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.343 r  PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_3/O
                         net (fo=9, routed)           0.465     8.808    PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_3_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.932 r  PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_1/O
                         net (fo=8, routed)           0.649     9.582    PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_1_n_0
    SLICE_X86Y91         FDCE                                         r  PWM_COUNTERS[5].PWM_thresh_counter_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.611    15.034    clk_IBUF_BUFG
    SLICE_X86Y91         FDCE                                         r  PWM_COUNTERS[5].PWM_thresh_counter_reg[5][1]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y91         FDCE (Setup_fdce_C_CE)      -0.205    15.068    PWM_COUNTERS[5].PWM_thresh_counter_reg[5][1]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 PWM_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_threshold_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.133ns (25.408%)  route 3.326ns (74.592%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X78Y94         FDCE                                         r  PWM_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y94         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  PWM_count_reg[4]/Q
                         net (fo=30, routed)          1.936     7.737    PWM_count[4]
    SLICE_X82Y89         LUT2 (Prop_lut2_I0_O)        0.329     8.066 r  led_threshold[9]_i_8/O
                         net (fo=8, routed)           1.391     9.457    led_threshold[9]_i_8_n_0
    SLICE_X84Y93         LUT6 (Prop_lut6_I3_O)        0.326     9.783 r  led_threshold[6]_i_1/O
                         net (fo=1, routed)           0.000     9.783    led_threshold[6]_i_1_n_0
    SLICE_X84Y93         FDCE                                         r  led_threshold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.610    15.033    clk_IBUF_BUFG
    SLICE_X84Y93         FDCE                                         r  led_threshold_reg[6]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X84Y93         FDCE (Setup_fdce_C_D)        0.077    15.333    led_threshold_reg[6]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 PDM_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[5].PWM_thresh_counter_reg[5][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.202ns (29.015%)  route 2.941ns (70.985%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.730     5.333    clk_IBUF_BUFG
    SLICE_X86Y89         FDCE                                         r  PDM_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.419     5.752 f  PDM_counter_reg[7]/Q
                         net (fo=4, routed)           1.066     6.818    PDM_counter_reg_n_0_[7]
    SLICE_X86Y89         LUT5 (Prop_lut5_I2_O)        0.327     7.145 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.866     8.011    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X86Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.343 r  PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_3/O
                         net (fo=9, routed)           0.465     8.808    PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_3_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.932 r  PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_1/O
                         net (fo=8, routed)           0.543     9.475    PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_1_n_0
    SLICE_X86Y92         FDCE                                         r  PWM_COUNTERS[5].PWM_thresh_counter_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.611    15.034    clk_IBUF_BUFG
    SLICE_X86Y92         FDCE                                         r  PWM_COUNTERS[5].PWM_thresh_counter_reg[5][2]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y92         FDCE (Setup_fdce_C_CE)      -0.205    15.068    PWM_COUNTERS[5].PWM_thresh_counter_reg[5][2]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 PDM_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[5].PWM_thresh_counter_reg[5][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.202ns (29.015%)  route 2.941ns (70.985%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.730     5.333    clk_IBUF_BUFG
    SLICE_X86Y89         FDCE                                         r  PDM_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.419     5.752 f  PDM_counter_reg[7]/Q
                         net (fo=4, routed)           1.066     6.818    PDM_counter_reg_n_0_[7]
    SLICE_X86Y89         LUT5 (Prop_lut5_I2_O)        0.327     7.145 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.866     8.011    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X86Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.343 r  PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_3/O
                         net (fo=9, routed)           0.465     8.808    PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_3_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.932 r  PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_1/O
                         net (fo=8, routed)           0.543     9.475    PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_1_n_0
    SLICE_X86Y92         FDCE                                         r  PWM_COUNTERS[5].PWM_thresh_counter_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.611    15.034    clk_IBUF_BUFG
    SLICE_X86Y92         FDCE                                         r  PWM_COUNTERS[5].PWM_thresh_counter_reg[5][3]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y92         FDCE (Setup_fdce_C_CE)      -0.205    15.068    PWM_COUNTERS[5].PWM_thresh_counter_reg[5][3]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 PDM_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[5].PWM_thresh_counter_reg[5][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.202ns (29.015%)  route 2.941ns (70.985%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.730     5.333    clk_IBUF_BUFG
    SLICE_X86Y89         FDCE                                         r  PDM_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.419     5.752 f  PDM_counter_reg[7]/Q
                         net (fo=4, routed)           1.066     6.818    PDM_counter_reg_n_0_[7]
    SLICE_X86Y89         LUT5 (Prop_lut5_I2_O)        0.327     7.145 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.866     8.011    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X86Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.343 r  PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_3/O
                         net (fo=9, routed)           0.465     8.808    PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_3_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.932 r  PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_1/O
                         net (fo=8, routed)           0.543     9.475    PWM_COUNTERS[5].PWM_thresh_counter[5][7]_i_1_n_0
    SLICE_X86Y92         FDCE                                         r  PWM_COUNTERS[5].PWM_thresh_counter_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.611    15.034    clk_IBUF_BUFG
    SLICE_X86Y92         FDCE                                         r  PWM_COUNTERS[5].PWM_thresh_counter_reg[5][4]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y92         FDCE (Setup_fdce_C_CE)      -0.205    15.068    PWM_COUNTERS[5].PWM_thresh_counter_reg[5][4]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 PWM_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_threshold_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.133ns (25.689%)  route 3.277ns (74.311%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X78Y94         FDCE                                         r  PWM_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y94         FDCE (Prop_fdce_C_Q)         0.478     5.802 r  PWM_count_reg[4]/Q
                         net (fo=30, routed)          1.936     7.737    PWM_count[4]
    SLICE_X82Y89         LUT2 (Prop_lut2_I0_O)        0.329     8.066 r  led_threshold[9]_i_8/O
                         net (fo=8, routed)           1.342     9.408    led_threshold[9]_i_8_n_0
    SLICE_X84Y93         LUT6 (Prop_lut6_I3_O)        0.326     9.734 r  led_threshold[9]_i_2/O
                         net (fo=1, routed)           0.000     9.734    led_threshold[9]_i_2_n_0
    SLICE_X84Y93         FDCE                                         r  led_threshold_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.610    15.033    clk_IBUF_BUFG
    SLICE_X84Y93         FDCE                                         r  led_threshold_reg[9]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X84Y93         FDCE (Setup_fdce_C_D)        0.079    15.335    led_threshold_reg[9]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 PDM_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[1].PWM_thresh_counter_reg[1][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.202ns (29.077%)  route 2.932ns (70.923%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.730     5.333    clk_IBUF_BUFG
    SLICE_X86Y89         FDCE                                         r  PDM_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.419     5.752 f  PDM_counter_reg[7]/Q
                         net (fo=4, routed)           1.066     6.818    PDM_counter_reg_n_0_[7]
    SLICE_X86Y89         LUT5 (Prop_lut5_I2_O)        0.327     7.145 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.500     7.645    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.332     7.977 r  PWM_COUNTERS[1].PWM_thresh_counter[1][7]_i_3/O
                         net (fo=9, routed)           0.645     8.622    p_1_in
    SLICE_X88Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.746 r  PWM_COUNTERS[1].PWM_thresh_counter[1][7]_i_1/O
                         net (fo=8, routed)           0.721     9.467    PWM_COUNTERS[1].PWM_thresh_counter[1][7]_i_1_n_0
    SLICE_X89Y92         FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.611    15.034    clk_IBUF_BUFG
    SLICE_X89Y92         FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][2]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y92         FDCE (Setup_fdce_C_CE)      -0.205    15.068    PWM_COUNTERS[1].PWM_thresh_counter_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 PDM_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[1].PWM_thresh_counter_reg[1][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.202ns (29.077%)  route 2.932ns (70.923%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.730     5.333    clk_IBUF_BUFG
    SLICE_X86Y89         FDCE                                         r  PDM_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.419     5.752 f  PDM_counter_reg[7]/Q
                         net (fo=4, routed)           1.066     6.818    PDM_counter_reg_n_0_[7]
    SLICE_X86Y89         LUT5 (Prop_lut5_I2_O)        0.327     7.145 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.500     7.645    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.332     7.977 r  PWM_COUNTERS[1].PWM_thresh_counter[1][7]_i_3/O
                         net (fo=9, routed)           0.645     8.622    p_1_in
    SLICE_X88Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.746 r  PWM_COUNTERS[1].PWM_thresh_counter[1][7]_i_1/O
                         net (fo=8, routed)           0.721     9.467    PWM_COUNTERS[1].PWM_thresh_counter[1][7]_i_1_n_0
    SLICE_X89Y92         FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.611    15.034    clk_IBUF_BUFG
    SLICE_X89Y92         FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][3]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y92         FDCE (Setup_fdce_C_CE)      -0.205    15.068    PWM_COUNTERS[1].PWM_thresh_counter_reg[1][3]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 PDM_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.202ns (29.077%)  route 2.932ns (70.923%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.730     5.333    clk_IBUF_BUFG
    SLICE_X86Y89         FDCE                                         r  PDM_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.419     5.752 f  PDM_counter_reg[7]/Q
                         net (fo=4, routed)           1.066     6.818    PDM_counter_reg_n_0_[7]
    SLICE_X86Y89         LUT5 (Prop_lut5_I2_O)        0.327     7.145 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.500     7.645    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I1_O)        0.332     7.977 r  PWM_COUNTERS[1].PWM_thresh_counter[1][7]_i_3/O
                         net (fo=9, routed)           0.645     8.622    p_1_in
    SLICE_X88Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.746 r  PWM_COUNTERS[1].PWM_thresh_counter[1][7]_i_1/O
                         net (fo=8, routed)           0.721     9.467    PWM_COUNTERS[1].PWM_thresh_counter[1][7]_i_1_n_0
    SLICE_X89Y92         FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.611    15.034    clk_IBUF_BUFG
    SLICE_X89Y92         FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X89Y92         FDCE (Setup_fdce_C_CE)      -0.205    15.068    PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD_PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.606     1.525    clk_IBUF_BUFG
    SLICE_X82Y94         FDCE                                         r  led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  led_reg/Q
                         net (fo=1, routed)           0.121     1.787    led_OBUF
    SLICE_X82Y94         FDCE                                         r  AUD_PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X82Y94         FDCE                                         r  AUD_PWM_reg/C
                         clock pessimism             -0.517     1.525    
    SLICE_X82Y94         FDCE (Hold_fdce_C_D)         0.070     1.595    AUD_PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[7].PWM_thresh_counter_reg[7][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[7].PWM_thresh_counter_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X85Y88         FDCE                                         r  PWM_COUNTERS[7].PWM_thresh_counter_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDCE (Prop_fdce_C_Q)         0.141     1.664 r  PWM_COUNTERS[7].PWM_thresh_counter_reg[7][0]/Q
                         net (fo=8, routed)           0.145     1.809    PWM_COUNTERS[7].PWM_thresh_counter_reg[7][0]
    SLICE_X84Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  PWM_COUNTERS[7].PWM_thresh_counter[7][4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    p_0_in__6[4]
    SLICE_X84Y88         FDCE                                         r  PWM_COUNTERS[7].PWM_thresh_counter_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X84Y88         FDCE                                         r  PWM_COUNTERS[7].PWM_thresh_counter_reg[7][4]/C
                         clock pessimism             -0.504     1.536    
    SLICE_X84Y88         FDCE (Hold_fdce_C_D)         0.120     1.656    PWM_COUNTERS[7].PWM_thresh_counter_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 PDM_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PDM_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.823%)  route 0.132ns (41.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.606     1.525    clk_IBUF_BUFG
    SLICE_X87Y90         FDCE                                         r  PDM_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  PDM_counter_reg[0]/Q
                         net (fo=10, routed)          0.132     1.799    PDM_counter_reg_n_0_[0]
    SLICE_X86Y90         LUT5 (Prop_lut5_I2_O)        0.048     1.847 r  PDM_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    PDM_counter[3]
    SLICE_X86Y90         FDCE                                         r  PDM_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X86Y90         FDCE                                         r  PDM_counter_reg[3]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X86Y90         FDCE (Hold_fdce_C_D)         0.107     1.645    PDM_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[2].PWM_thresh_counter_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[2].PWM_thresh_counter_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X82Y90         FDCE                                         r  PWM_COUNTERS[2].PWM_thresh_counter_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  PWM_COUNTERS[2].PWM_thresh_counter_reg[2][0]/Q
                         net (fo=8, routed)           0.120     1.785    PWM_COUNTERS[2].PWM_thresh_counter_reg[2][0]
    SLICE_X83Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  PWM_COUNTERS[2].PWM_thresh_counter[2][4]_i_1/O
                         net (fo=1, routed)           0.000     1.830    p_0_in__1[4]
    SLICE_X83Y90         FDCE                                         r  PWM_COUNTERS[2].PWM_thresh_counter_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.877     2.042    clk_IBUF_BUFG
    SLICE_X83Y90         FDCE                                         r  PWM_COUNTERS[2].PWM_thresh_counter_reg[2][4]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X83Y90         FDCE (Hold_fdce_C_D)         0.091     1.628    PWM_COUNTERS[2].PWM_thresh_counter_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[9].PWM_thresh_counter_reg[9][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[9].PWM_thresh_counter_reg[9][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X84Y91         FDCE                                         r  PWM_COUNTERS[9].PWM_thresh_counter_reg[9][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDCE (Prop_fdce_C_Q)         0.148     1.672 r  PWM_COUNTERS[9].PWM_thresh_counter_reg[9][3]/Q
                         net (fo=5, routed)           0.087     1.759    PWM_COUNTERS[9].PWM_thresh_counter_reg[9][3]
    SLICE_X84Y91         LUT6 (Prop_lut6_I4_O)        0.098     1.857 r  PWM_COUNTERS[9].PWM_thresh_counter[9][4]_i_1/O
                         net (fo=1, routed)           0.000     1.857    p_0_in__8[4]
    SLICE_X84Y91         FDCE                                         r  PWM_COUNTERS[9].PWM_thresh_counter_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.877     2.042    clk_IBUF_BUFG
    SLICE_X84Y91         FDCE                                         r  PWM_COUNTERS[9].PWM_thresh_counter_reg[9][4]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X84Y91         FDCE (Hold_fdce_C_D)         0.121     1.645    PWM_COUNTERS[9].PWM_thresh_counter_reg[9][4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 PDM_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PDM_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.606     1.525    clk_IBUF_BUFG
    SLICE_X87Y90         FDCE                                         r  PDM_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  PDM_counter_reg[0]/Q
                         net (fo=10, routed)          0.132     1.799    PDM_counter_reg_n_0_[0]
    SLICE_X86Y90         LUT4 (Prop_lut4_I1_O)        0.045     1.844 r  PDM_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.844    PDM_counter[2]
    SLICE_X86Y90         FDCE                                         r  PDM_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X86Y90         FDCE                                         r  PDM_counter_reg[2]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X86Y90         FDCE (Hold_fdce_C_D)         0.091     1.629    PDM_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[6].PWM_thresh_counter_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[6].PWM_thresh_counter_reg[6][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y93         FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDCE (Prop_fdce_C_Q)         0.128     1.654 r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][3]/Q
                         net (fo=5, routed)           0.082     1.736    PWM_COUNTERS[6].PWM_thresh_counter_reg[6][3]
    SLICE_X89Y93         LUT6 (Prop_lut6_I4_O)        0.099     1.835 r  PWM_COUNTERS[6].PWM_thresh_counter[6][4]_i_1/O
                         net (fo=1, routed)           0.000     1.835    p_0_in__5[4]
    SLICE_X89Y93         FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y93         FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][4]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y93         FDCE (Hold_fdce_C_D)         0.092     1.618    PWM_COUNTERS[6].PWM_thresh_counter_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[1].PWM_thresh_counter_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[1].PWM_thresh_counter_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.212ns (60.447%)  route 0.139ns (39.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.606     1.525    clk_IBUF_BUFG
    SLICE_X88Y92         FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][0]/Q
                         net (fo=8, routed)           0.139     1.828    PWM_COUNTERS[1].PWM_thresh_counter_reg[1][0]
    SLICE_X89Y92         LUT5 (Prop_lut5_I2_O)        0.048     1.876 r  PWM_COUNTERS[1].PWM_thresh_counter[1][3]_i_1/O
                         net (fo=1, routed)           0.000     1.876    p_0_in__0[3]
    SLICE_X89Y92         FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X89Y92         FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][3]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X89Y92         FDCE (Hold_fdce_C_D)         0.107     1.645    PWM_COUNTERS[1].PWM_thresh_counter_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[1].PWM_thresh_counter_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.606     1.525    clk_IBUF_BUFG
    SLICE_X89Y92         FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDCE (Prop_fdce_C_Q)         0.128     1.653 r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][3]/Q
                         net (fo=5, routed)           0.098     1.751    PWM_COUNTERS[1].PWM_thresh_counter_reg[1][3]
    SLICE_X89Y92         LUT6 (Prop_lut6_I4_O)        0.099     1.850 r  PWM_COUNTERS[1].PWM_thresh_counter[1][4]_i_1/O
                         net (fo=1, routed)           0.000     1.850    p_0_in__0[4]
    SLICE_X89Y92         FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X89Y92         FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X89Y92         FDCE (Hold_fdce_C_D)         0.092     1.617    PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[0].PWM_thresh_counter_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[0].PWM_thresh_counter_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.606     1.525    clk_IBUF_BUFG
    SLICE_X85Y93         FDCE                                         r  PWM_COUNTERS[0].PWM_thresh_counter_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y93         FDCE (Prop_fdce_C_Q)         0.128     1.653 r  PWM_COUNTERS[0].PWM_thresh_counter_reg[0][1]/Q
                         net (fo=7, routed)           0.099     1.752    PWM_COUNTERS[0].PWM_thresh_counter_reg[0][1]
    SLICE_X85Y93         LUT6 (Prop_lut6_I3_O)        0.099     1.851 r  PWM_COUNTERS[0].PWM_thresh_counter[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.851    p_0_in[4]
    SLICE_X85Y93         FDCE                                         r  PWM_COUNTERS[0].PWM_thresh_counter_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X85Y93         FDCE                                         r  PWM_COUNTERS[0].PWM_thresh_counter_reg[0][4]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X85Y93         FDCE (Hold_fdce_C_D)         0.092     1.617    PWM_COUNTERS[0].PWM_thresh_counter_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y94    AUD_PWM_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     AUD_SD_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    MIC_CLK_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    MIC_CLK_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    MIC_CLK_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    MIC_CLK_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    MIC_CLK_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y91    MIC_CLK_d_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    MIC_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    PWM_COUNTERS[7].PWM_thresh_counter_reg[7][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    PWM_COUNTERS[7].PWM_thresh_counter_reg[7][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y88    PWM_COUNTERS[7].PWM_thresh_counter_reg[7][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    PWM_COUNTERS[7].PWM_thresh_counter_reg[7][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    PWM_COUNTERS[8].PWM_thresh_counter_reg[8][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    PWM_COUNTERS[8].PWM_thresh_counter_reg[8][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    PWM_COUNTERS[8].PWM_thresh_counter_reg[8][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    PWM_COUNTERS[8].PWM_thresh_counter_reg[8][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    PWM_COUNTERS[8].PWM_thresh_counter_reg[8][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    PWM_COUNTERS[8].PWM_thresh_counter_reg[8][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    PWM_COUNTERS[2].PWM_thresh_counter_reg[2][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    PWM_COUNTERS[2].PWM_thresh_counter_reg[2][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    PWM_COUNTERS[4].PWM_thresh_counter_reg[4][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    PWM_COUNTERS[4].PWM_thresh_counter_reg[4][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    PWM_COUNTERS[9].PWM_thresh_counter_reg[9][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    PWM_COUNTERS[9].PWM_thresh_counter_reg[9][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y92    led_threshold_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    PWM_COUNTERS[2].PWM_thresh_counter_reg[2][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    PWM_COUNTERS[9].PWM_thresh_counter_reg[9][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    PWM_COUNTERS[9].PWM_thresh_counter_reg[9][2]/C



