Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\PROJECTS\ODE_solver\Verilog\QSYS\NIOSII_JTAG_IO.qsys --block-symbol-file --output-directory=D:\PROJECTS\ODE_solver\Verilog\QSYS --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading QSYS/NIOSII_JTAG_IO.qsys
Progress: Reading input file
Progress: Adding b [altera_avalon_pio 20.1]
Progress: Parameterizing module b
Progress: Adding clk [clock_source 20.1]
Progress: Parameterizing module clk
Progress: Adding clk_en [altera_avalon_pio 20.1]
Progress: Parameterizing module clk_en
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding k [altera_avalon_pio 20.1]
Progress: Parameterizing module k
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory
Progress: Adding rst [altera_avalon_pio 20.1]
Progress: Parameterizing module rst
Progress: Adding v [altera_avalon_pio 20.1]
Progress: Parameterizing module v
Progress: Adding x [altera_avalon_pio 20.1]
Progress: Parameterizing module x
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOSII_JTAG_IO.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\PROJECTS\ODE_solver\Verilog\QSYS\NIOSII_JTAG_IO.qsys --synthesis=VERILOG --output-directory=D:\PROJECTS\ODE_solver\Verilog\QSYS\synthesis --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading QSYS/NIOSII_JTAG_IO.qsys
Progress: Reading input file
Progress: Adding b [altera_avalon_pio 20.1]
Progress: Parameterizing module b
Progress: Adding clk [clock_source 20.1]
Progress: Parameterizing module clk
Progress: Adding clk_en [altera_avalon_pio 20.1]
Progress: Parameterizing module clk_en
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding k [altera_avalon_pio 20.1]
Progress: Parameterizing module k
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory
Progress: Adding rst [altera_avalon_pio 20.1]
Progress: Parameterizing module rst
Progress: Adding v [altera_avalon_pio 20.1]
Progress: Parameterizing module v
Progress: Adding x [altera_avalon_pio 20.1]
Progress: Parameterizing module x
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOSII_JTAG_IO.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOSII_JTAG_IO: Generating NIOSII_JTAG_IO "NIOSII_JTAG_IO" for QUARTUS_SYNTH
Info: b: Starting RTL generation for module 'NIOSII_JTAG_IO_b'
Info: b:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSII_JTAG_IO_b --dir=C:/Users/MOHAME~1/AppData/Local/Temp/alt9258_8575724734207055941.dir/0002_b_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/MOHAME~1/AppData/Local/Temp/alt9258_8575724734207055941.dir/0002_b_gen//NIOSII_JTAG_IO_b_component_configuration.pl  --do_build_sim=0  ]
Info: b: Done RTL generation for module 'NIOSII_JTAG_IO_b'
Info: b: "NIOSII_JTAG_IO" instantiated altera_avalon_pio "b"
Info: clk_en: Starting RTL generation for module 'NIOSII_JTAG_IO_clk_en'
Info: clk_en:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSII_JTAG_IO_clk_en --dir=C:/Users/MOHAME~1/AppData/Local/Temp/alt9258_8575724734207055941.dir/0003_clk_en_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/MOHAME~1/AppData/Local/Temp/alt9258_8575724734207055941.dir/0003_clk_en_gen//NIOSII_JTAG_IO_clk_en_component_configuration.pl  --do_build_sim=0  ]
Info: clk_en: Done RTL generation for module 'NIOSII_JTAG_IO_clk_en'
Info: clk_en: "NIOSII_JTAG_IO" instantiated altera_avalon_pio "clk_en"
Info: jtag_uart: Starting RTL generation for module 'NIOSII_JTAG_IO_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSII_JTAG_IO_jtag_uart --dir=C:/Users/MOHAME~1/AppData/Local/Temp/alt9258_8575724734207055941.dir/0004_jtag_uart_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/MOHAME~1/AppData/Local/Temp/alt9258_8575724734207055941.dir/0004_jtag_uart_gen//NIOSII_JTAG_IO_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'NIOSII_JTAG_IO_jtag_uart'
Info: jtag_uart: "NIOSII_JTAG_IO" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_gen2_0: "NIOSII_JTAG_IO" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory: Starting RTL generation for module 'NIOSII_JTAG_IO_onchip_memory'
Info: onchip_memory:   Generation command is [exec D:/quartus/quartus/bin64/perl/bin/perl.exe -I D:/quartus/quartus/bin64/perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOSII_JTAG_IO_onchip_memory --dir=C:/Users/MOHAME~1/AppData/Local/Temp/alt9258_8575724734207055941.dir/0005_onchip_memory_gen/ --quartus_dir=D:/quartus/quartus --verilog --config=C:/Users/MOHAME~1/AppData/Local/Temp/alt9258_8575724734207055941.dir/0005_onchip_memory_gen//NIOSII_JTAG_IO_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'NIOSII_JTAG_IO_onchip_memory'
Info: onchip_memory: "NIOSII_JTAG_IO" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOSII_JTAG_IO" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NIOSII_JTAG_IO" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NIOSII_JTAG_IO" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'NIOSII_JTAG_IO_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/Quartus/quartus/bin64//perl/bin/perl.exe -I D:/Quartus/quartus/bin64//perl/lib -I D:/quartus/quartus/sopc_builder/bin/europa -I D:/quartus/quartus/sopc_builder/bin -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=NIOSII_JTAG_IO_nios2_gen2_0_cpu --dir=C:/Users/MOHAME~1/AppData/Local/Temp/alt9258_8575724734207055941.dir/0008_cpu_gen/ --quartus_bindir=D:/Quartus/quartus/bin64/ --verilog --config=C:/Users/MOHAME~1/AppData/Local/Temp/alt9258_8575724734207055941.dir/0008_cpu_gen//NIOSII_JTAG_IO_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.09.24 01:29:24 (*) Starting Nios II generation
Info: cpu: # 2022.09.24 01:29:24 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.09.24 01:29:24 (*)   Creating all objects for CPU
Info: cpu: # 2022.09.24 01:29:26 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.09.24 01:29:26 (*)   Creating plain-text RTL
Info: cpu: # 2022.09.24 01:29:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NIOSII_JTAG_IO_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/PROJECTS/ODE_solver/Verilog/QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/PROJECTS/ODE_solver/Verilog/QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/PROJECTS/ODE_solver/Verilog/QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: NIOSII_JTAG_IO: Done "NIOSII_JTAG_IO" with 28 modules, 40 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
