
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.31

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.40 source latency state[1]$_DFFE_PN0P_/CLK ^
  -0.39 target latency scl_internal$_DFFE_PN1N_/CLK ^
   0.00 CRPR
--------------
   0.02 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: divider_counter[4]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net54 (net)
                  0.12    0.00    1.11 ^ input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.16    0.31    0.26    1.37 ^ input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net18 (net)
                  0.31    0.00    1.38 ^ divider_counter[4]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     9    0.12    0.23    0.24    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.23    0.00    0.40 ^ divider_counter[4]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.09    0.49   library removal time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                  0.89   slack (MET)


Startpoint: start (input port clocked by core_clock)
Endpoint: cmd_read$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v start (in)
                                         start (net)
                  0.00    0.00    0.20 v input18/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     3    0.05    0.17    0.19    0.39 v input18/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net19 (net)
                  0.17    0.00    0.39 v _385_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.05    0.14    0.26    0.65 v _385_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _116_ (net)
                  0.14    0.00    0.65 v _386_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.19    0.84 v _386_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _013_ (net)
                  0.07    0.00    0.84 v cmd_read$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     9    0.11    0.22    0.23    0.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    0.39 ^ cmd_read$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.39   clock reconvergence pessimism
                          0.07    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: divider_counter[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net54 (net)
                  0.12    0.00    1.11 ^ input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.16    0.31    0.26    1.37 ^ input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net18 (net)
                  0.31    0.00    1.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    29    0.39    0.25    0.24    1.62 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.25    0.00    1.63 ^ divider_counter[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.63   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00   10.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.10    0.20    0.23   10.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.20    0.00   10.39 ^ divider_counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.39   clock reconvergence pessimism
                          0.12   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  8.89   slack (MET)


Startpoint: divider_counter[2]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg_debug[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.10    0.20    0.23    0.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.20    0.00    0.39 ^ divider_counter[2]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
     5    0.04    0.13    0.50    0.88 v divider_counter[2]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                         divider_counter[2] (net)
                  0.13    0.00    0.88 v _292_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.06    0.24    0.47    1.36 v _292_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _039_ (net)
                  0.24    0.00    1.36 v _294_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     6    0.10    0.18    0.36    1.72 v _294_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _041_ (net)
                  0.18    0.00    1.72 v _362_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     6    0.06    0.17    0.30    2.02 v _362_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _096_ (net)
                  0.17    0.00    2.02 v _457_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.03    0.17    0.37    2.38 v _457_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _177_ (net)
                  0.17    0.00    2.38 v _458_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.16    0.22    2.60 v _458_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _178_ (net)
                  0.16    0.00    2.60 v _490_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    2.81 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _208_ (net)
                  0.08    0.00    2.81 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.18    2.99 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _029_ (net)
                  0.07    0.00    2.99 v shift_reg_debug[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.99   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00   10.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    13    0.11    0.21    0.23   10.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   10.39 ^ shift_reg_debug[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.39   clock reconvergence pessimism
                         -0.09   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: divider_counter[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net54 (net)
                  0.12    0.00    1.11 ^ input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.16    0.31    0.26    1.37 ^ input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net18 (net)
                  0.31    0.00    1.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    29    0.39    0.25    0.24    1.62 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.25    0.00    1.63 ^ divider_counter[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.63   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00   10.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.10    0.20    0.23   10.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.20    0.00   10.39 ^ divider_counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.39   clock reconvergence pessimism
                          0.12   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  8.89   slack (MET)


Startpoint: divider_counter[2]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg_debug[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.10    0.20    0.23    0.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.20    0.00    0.39 ^ divider_counter[2]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
     5    0.04    0.13    0.50    0.88 v divider_counter[2]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                         divider_counter[2] (net)
                  0.13    0.00    0.88 v _292_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.06    0.24    0.47    1.36 v _292_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _039_ (net)
                  0.24    0.00    1.36 v _294_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     6    0.10    0.18    0.36    1.72 v _294_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _041_ (net)
                  0.18    0.00    1.72 v _362_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     6    0.06    0.17    0.30    2.02 v _362_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _096_ (net)
                  0.17    0.00    2.02 v _457_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.03    0.17    0.37    2.38 v _457_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _177_ (net)
                  0.17    0.00    2.38 v _458_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.16    0.22    2.60 v _458_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _178_ (net)
                  0.16    0.00    2.60 v _490_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    2.81 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _208_ (net)
                  0.08    0.00    2.81 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.18    2.99 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _029_ (net)
                  0.07    0.00    2.99 v shift_reg_debug[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.99   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00   10.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    13    0.11    0.21    0.23   10.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   10.39 ^ shift_reg_debug[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.39   clock reconvergence pessimism
                         -0.09   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.7918245792388916

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6399

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.20658141374588013

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9260

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: divider_counter[2]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg_debug[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23    0.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.39 ^ divider_counter[2]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.50    0.88 v divider_counter[2]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.47    1.36 v _292_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.36    1.72 v _294_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
   0.30    2.02 v _362_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.37    2.38 v _457_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.22    2.60 v _458_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    2.81 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.18    2.99 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.00    2.99 v shift_reg_debug[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.99   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23   10.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00   10.39 ^ shift_reg_debug[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.39   clock reconvergence pessimism
  -0.09   10.30   library setup time
          10.30   data required time
---------------------------------------------------------
          10.30   data required time
          -2.99   data arrival time
---------------------------------------------------------
           7.31   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ack_error$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ack_error$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.40 ^ ack_error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.45    0.85 v ack_error$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    1.00 v _339_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    1.00 v ack_error$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.00   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.40 ^ ack_error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.40   clock reconvergence pessimism
   0.08    0.48   library hold time
           0.48   data required time
---------------------------------------------------------
           0.48   data required time
          -1.00   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.3865

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.4010

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.9910

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.3066

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
244.286192

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.10e-03   1.52e-04   2.35e-08   4.26e-03  50.7%
Combinational          1.04e-03   5.61e-04   7.52e-08   1.60e-03  19.0%
Clock                  1.03e-03   1.52e-03   7.28e-09   2.54e-03  30.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.17e-03   2.23e-03   1.06e-07   8.40e-03 100.0%
                          73.5%      26.5%       0.0%
