// Seed: 3550519001
module module_0 (
    id_1,
    id_2#(.id_3(id_4)),
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  assign module_1.id_3 = 0;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_19;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd41
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
  input wire id_1;
  assign id_3 = ~1;
  logic [7:0][id_3] id_4;
  ;
endmodule
