{
  "module_name": "x1000-cgu.c",
  "hash_id": "b1fbeae23236914d7aa1ba4d06f6f24d3b3510cc74997f34982b8a01cef4cfc7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/ingenic/x1000-cgu.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/delay.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/rational.h>\n\n#include <dt-bindings/clock/ingenic,x1000-cgu.h>\n\n#include \"cgu.h\"\n#include \"pm.h\"\n\n \n#define CGU_REG_CPCCR\t\t0x00\n#define CGU_REG_APLL\t\t0x10\n#define CGU_REG_MPLL\t\t0x14\n#define CGU_REG_CLKGR\t\t0x20\n#define CGU_REG_OPCR\t\t0x24\n#define CGU_REG_DDRCDR\t\t0x2c\n#define CGU_REG_USBPCR\t\t0x3c\n#define CGU_REG_USBPCR1\t\t0x48\n#define CGU_REG_USBCDR\t\t0x50\n#define CGU_REG_MACCDR\t\t0x54\n#define CGU_REG_I2SCDR\t\t0x60\n#define CGU_REG_LPCDR\t\t0x64\n#define CGU_REG_MSC0CDR\t\t0x68\n#define CGU_REG_I2SCDR1\t\t0x70\n#define CGU_REG_SSICDR\t\t0x74\n#define CGU_REG_CIMCDR\t\t0x7c\n#define CGU_REG_PCMCDR\t\t0x84\n#define CGU_REG_MSC1CDR\t\t0xa4\n#define CGU_REG_CMP_INTR\t0xb0\n#define CGU_REG_CMP_INTRE\t0xb4\n#define CGU_REG_DRCG\t\t0xd0\n#define CGU_REG_CPCSR\t\t0xd4\n#define CGU_REG_PCMCDR1\t\t0xe0\n#define CGU_REG_MACPHYC\t\t0xe8\n\n \n#define OPCR_SPENDN0\t\tBIT(7)\n#define OPCR_SPENDN1\t\tBIT(6)\n\n \n#define USBPCR_SIDDQ\t\tBIT(21)\n#define USBPCR_OTG_DISABLE\tBIT(20)\n\n \n#define USBPCR1_REFCLKSEL_SHIFT\t26\n#define USBPCR1_REFCLKSEL_MASK\t(0x3 << USBPCR1_REFCLKSEL_SHIFT)\n#define USBPCR1_REFCLKSEL_CORE\t(0x2 << USBPCR1_REFCLKSEL_SHIFT)\n#define USBPCR1_REFCLKDIV_SHIFT\t24\n#define USBPCR1_REFCLKDIV_MASK\t(0x3 << USBPCR1_REFCLKDIV_SHIFT)\n#define USBPCR1_REFCLKDIV_48\t(0x2 << USBPCR1_REFCLKDIV_SHIFT)\n#define USBPCR1_REFCLKDIV_24\t(0x1 << USBPCR1_REFCLKDIV_SHIFT)\n#define USBPCR1_REFCLKDIV_12\t(0x0 << USBPCR1_REFCLKDIV_SHIFT)\n\nstatic struct ingenic_cgu *cgu;\n\nstatic unsigned long x1000_otg_phy_recalc_rate(struct clk_hw *hw,\n\t\t\t\t\t\tunsigned long parent_rate)\n{\n\tu32 usbpcr1;\n\tunsigned refclk_div;\n\n\tusbpcr1 = readl(cgu->base + CGU_REG_USBPCR1);\n\trefclk_div = usbpcr1 & USBPCR1_REFCLKDIV_MASK;\n\n\tswitch (refclk_div) {\n\tcase USBPCR1_REFCLKDIV_12:\n\t\treturn 12000000;\n\n\tcase USBPCR1_REFCLKDIV_24:\n\t\treturn 24000000;\n\n\tcase USBPCR1_REFCLKDIV_48:\n\t\treturn 48000000;\n\t}\n\n\treturn parent_rate;\n}\n\nstatic long x1000_otg_phy_round_rate(struct clk_hw *hw, unsigned long req_rate,\n\t\t\t\t      unsigned long *parent_rate)\n{\n\tif (req_rate < 18000000)\n\t\treturn 12000000;\n\n\tif (req_rate < 36000000)\n\t\treturn 24000000;\n\n\treturn 48000000;\n}\n\nstatic int x1000_otg_phy_set_rate(struct clk_hw *hw, unsigned long req_rate,\n\t\t\t\t   unsigned long parent_rate)\n{\n\tunsigned long flags;\n\tu32 usbpcr1, div_bits;\n\n\tswitch (req_rate) {\n\tcase 12000000:\n\t\tdiv_bits = USBPCR1_REFCLKDIV_12;\n\t\tbreak;\n\n\tcase 24000000:\n\t\tdiv_bits = USBPCR1_REFCLKDIV_24;\n\t\tbreak;\n\n\tcase 48000000:\n\t\tdiv_bits = USBPCR1_REFCLKDIV_48;\n\t\tbreak;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tspin_lock_irqsave(&cgu->lock, flags);\n\n\tusbpcr1 = readl(cgu->base + CGU_REG_USBPCR1);\n\tusbpcr1 &= ~USBPCR1_REFCLKDIV_MASK;\n\tusbpcr1 |= div_bits;\n\twritel(usbpcr1, cgu->base + CGU_REG_USBPCR1);\n\n\tspin_unlock_irqrestore(&cgu->lock, flags);\n\treturn 0;\n}\n\nstatic int x1000_usb_phy_enable(struct clk_hw *hw)\n{\n\tvoid __iomem *reg_opcr\t\t= cgu->base + CGU_REG_OPCR;\n\tvoid __iomem *reg_usbpcr\t= cgu->base + CGU_REG_USBPCR;\n\n\twritel(readl(reg_opcr) | OPCR_SPENDN0, reg_opcr);\n\twritel(readl(reg_usbpcr) & ~USBPCR_OTG_DISABLE & ~USBPCR_SIDDQ, reg_usbpcr);\n\treturn 0;\n}\n\nstatic void x1000_usb_phy_disable(struct clk_hw *hw)\n{\n\tvoid __iomem *reg_opcr\t\t= cgu->base + CGU_REG_OPCR;\n\tvoid __iomem *reg_usbpcr\t= cgu->base + CGU_REG_USBPCR;\n\n\twritel(readl(reg_opcr) & ~OPCR_SPENDN0, reg_opcr);\n\twritel(readl(reg_usbpcr) | USBPCR_OTG_DISABLE | USBPCR_SIDDQ, reg_usbpcr);\n}\n\nstatic int x1000_usb_phy_is_enabled(struct clk_hw *hw)\n{\n\tvoid __iomem *reg_opcr\t\t= cgu->base + CGU_REG_OPCR;\n\tvoid __iomem *reg_usbpcr\t= cgu->base + CGU_REG_USBPCR;\n\n\treturn (readl(reg_opcr) & OPCR_SPENDN0) &&\n\t\t!(readl(reg_usbpcr) & USBPCR_SIDDQ) &&\n\t\t!(readl(reg_usbpcr) & USBPCR_OTG_DISABLE);\n}\n\nstatic const struct clk_ops x1000_otg_phy_ops = {\n\t.recalc_rate = x1000_otg_phy_recalc_rate,\n\t.round_rate = x1000_otg_phy_round_rate,\n\t.set_rate = x1000_otg_phy_set_rate,\n\n\t.enable\t\t= x1000_usb_phy_enable,\n\t.disable\t= x1000_usb_phy_disable,\n\t.is_enabled\t= x1000_usb_phy_is_enabled,\n};\n\nstatic void\nx1000_i2spll_calc_m_n_od(const struct ingenic_cgu_pll_info *pll_info,\n\t\t\t unsigned long rate, unsigned long parent_rate,\n\t\t\t unsigned int *pm, unsigned int *pn, unsigned int *pod)\n{\n\tconst unsigned long m_max = GENMASK(pll_info->m_bits - 1, 0);\n\tconst unsigned long n_max = GENMASK(pll_info->n_bits - 1, 0);\n\tunsigned long m, n;\n\n\trational_best_approximation(rate, parent_rate, m_max, n_max, &m, &n);\n\n\t \n\tif (n < 2 * m)\n\t\tn = 2 * m;\n\n\t*pm = m;\n\t*pn = n;\n\t*pod = 1;\n}\n\nstatic void\nx1000_i2spll_set_rate_hook(const struct ingenic_cgu_pll_info *pll_info,\n\t\t\t   unsigned long rate, unsigned long parent_rate)\n{\n\t \n\twritel(0, cgu->base + CGU_REG_I2SCDR1);\n}\n\nstatic const s8 pll_od_encoding[8] = {\n\t0x0, 0x1, -1, 0x2, -1, -1, -1, 0x3,\n};\n\nstatic const struct ingenic_cgu_clk_info x1000_cgu_clocks[] = {\n\n\t \n\n\t[X1000_CLK_EXCLK] = { \"ext\", CGU_CLK_EXT },\n\t[X1000_CLK_RTCLK] = { \"rtc\", CGU_CLK_EXT },\n\n\t \n\n\t[X1000_CLK_APLL] = {\n\t\t\"apll\", CGU_CLK_PLL,\n\t\t.parents = { X1000_CLK_EXCLK },\n\t\t.pll = {\n\t\t\t.reg = CGU_REG_APLL,\n\t\t\t.rate_multiplier = 1,\n\t\t\t.m_shift = 24,\n\t\t\t.m_bits = 7,\n\t\t\t.m_offset = 1,\n\t\t\t.n_shift = 18,\n\t\t\t.n_bits = 5,\n\t\t\t.n_offset = 1,\n\t\t\t.od_shift = 16,\n\t\t\t.od_bits = 2,\n\t\t\t.od_max = 8,\n\t\t\t.od_encoding = pll_od_encoding,\n\t\t\t.bypass_reg = CGU_REG_APLL,\n\t\t\t.bypass_bit = 9,\n\t\t\t.enable_bit = 8,\n\t\t\t.stable_bit = 10,\n\t\t},\n\t},\n\n\t[X1000_CLK_MPLL] = {\n\t\t\"mpll\", CGU_CLK_PLL,\n\t\t.parents = { X1000_CLK_EXCLK },\n\t\t.pll = {\n\t\t\t.reg = CGU_REG_MPLL,\n\t\t\t.rate_multiplier = 1,\n\t\t\t.m_shift = 24,\n\t\t\t.m_bits = 7,\n\t\t\t.m_offset = 1,\n\t\t\t.n_shift = 18,\n\t\t\t.n_bits = 5,\n\t\t\t.n_offset = 1,\n\t\t\t.od_shift = 16,\n\t\t\t.od_bits = 2,\n\t\t\t.od_max = 8,\n\t\t\t.od_encoding = pll_od_encoding,\n\t\t\t.bypass_reg = CGU_REG_MPLL,\n\t\t\t.bypass_bit = 6,\n\t\t\t.enable_bit = 7,\n\t\t\t.stable_bit = 0,\n\t\t},\n\t},\n\n\t \n\n\t[X1000_CLK_OTGPHY] = {\n\t\t\"otg_phy\", CGU_CLK_CUSTOM,\n\t\t.parents = { -1, -1, X1000_CLK_EXCLK, -1 },\n\t\t.custom = { &x1000_otg_phy_ops },\n\t},\n\n\t \n\n\t[X1000_CLK_SCLKA] = {\n\t\t\"sclk_a\", CGU_CLK_MUX,\n\t\t.parents = { -1, X1000_CLK_EXCLK, X1000_CLK_APLL, -1 },\n\t\t.mux = { CGU_REG_CPCCR, 30, 2 },\n\t},\n\n\t[X1000_CLK_CPUMUX] = {\n\t\t\"cpu_mux\", CGU_CLK_MUX,\n\t\t.parents = { -1, X1000_CLK_SCLKA, X1000_CLK_MPLL, -1 },\n\t\t.mux = { CGU_REG_CPCCR, 28, 2 },\n\t},\n\n\t[X1000_CLK_CPU] = {\n\t\t\"cpu\", CGU_CLK_DIV | CGU_CLK_GATE,\n\t\t \n\t\t.flags = CLK_IS_CRITICAL,\n\t\t.parents = { X1000_CLK_CPUMUX },\n\t\t.div = { CGU_REG_CPCCR, 0, 1, 4, 22, -1, -1 },\n\t\t.gate = { CGU_REG_CLKGR, 30 },\n\t},\n\n\t[X1000_CLK_L2CACHE] = {\n\t\t\"l2cache\", CGU_CLK_DIV,\n\t\t \n\t\t.flags = CLK_IS_CRITICAL,\n\t\t.parents = { X1000_CLK_CPUMUX },\n\t\t.div = { CGU_REG_CPCCR, 4, 1, 4, 22, -1, -1 },\n\t},\n\n\t[X1000_CLK_AHB0] = {\n\t\t\"ahb0\", CGU_CLK_MUX | CGU_CLK_DIV,\n\t\t.parents = { -1, X1000_CLK_SCLKA, X1000_CLK_MPLL, -1 },\n\t\t.mux = { CGU_REG_CPCCR, 26, 2 },\n\t\t.div = { CGU_REG_CPCCR, 8, 1, 4, 21, -1, -1 },\n\t},\n\n\t[X1000_CLK_AHB2PMUX] = {\n\t\t\"ahb2_apb_mux\", CGU_CLK_MUX,\n\t\t.parents = { -1, X1000_CLK_SCLKA, X1000_CLK_MPLL, -1 },\n\t\t.mux = { CGU_REG_CPCCR, 24, 2 },\n\t},\n\n\t[X1000_CLK_AHB2] = {\n\t\t\"ahb2\", CGU_CLK_DIV,\n\t\t.parents = { X1000_CLK_AHB2PMUX },\n\t\t.div = { CGU_REG_CPCCR, 12, 1, 4, 20, -1, -1 },\n\t},\n\n\t[X1000_CLK_PCLK] = {\n\t\t\"pclk\", CGU_CLK_DIV | CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_AHB2PMUX },\n\t\t.div = { CGU_REG_CPCCR, 16, 1, 4, 20, -1, -1 },\n\t\t.gate = { CGU_REG_CLKGR, 28 },\n\t},\n\n\t[X1000_CLK_DDR] = {\n\t\t\"ddr\", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,\n\t\t \n\t\t.flags = CLK_IS_CRITICAL,\n\t\t.parents = { -1, X1000_CLK_SCLKA, X1000_CLK_MPLL, -1 },\n\t\t.mux = { CGU_REG_DDRCDR, 30, 2 },\n\t\t.div = { CGU_REG_DDRCDR, 0, 1, 4, 29, 28, 27 },\n\t\t.gate = { CGU_REG_CLKGR, 31 },\n\t},\n\n\t[X1000_CLK_MAC] = {\n\t\t\"mac\", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_SCLKA, X1000_CLK_MPLL },\n\t\t.mux = { CGU_REG_MACCDR, 31, 1 },\n\t\t.div = { CGU_REG_MACCDR, 0, 1, 8, 29, 28, 27 },\n\t\t.gate = { CGU_REG_CLKGR, 25 },\n\t},\n\n\t[X1000_CLK_I2SPLLMUX] = {\n\t\t\"i2s_pll_mux\", CGU_CLK_MUX,\n\t\t.parents = { X1000_CLK_SCLKA, X1000_CLK_MPLL },\n\t\t.mux = { CGU_REG_I2SCDR, 31, 1 },\n\t},\n\n\t[X1000_CLK_I2SPLL] = {\n\t\t\"i2s_pll\", CGU_CLK_PLL,\n\t\t.parents = { X1000_CLK_I2SPLLMUX },\n\t\t.pll = {\n\t\t\t.reg = CGU_REG_I2SCDR,\n\t\t\t.rate_multiplier = 1,\n\t\t\t.m_shift = 13,\n\t\t\t.m_bits = 9,\n\t\t\t.n_shift = 0,\n\t\t\t.n_bits = 13,\n\t\t\t.calc_m_n_od = x1000_i2spll_calc_m_n_od,\n\t\t\t.set_rate_hook = x1000_i2spll_set_rate_hook,\n\t\t},\n\t},\n\n\t[X1000_CLK_I2S] = {\n\t\t\"i2s\", CGU_CLK_MUX,\n\t\t.parents = { X1000_CLK_EXCLK, -1, -1, X1000_CLK_I2SPLL },\n\t\t \n\t\t.mux = { CGU_REG_I2SCDR, 29, 2 },\n\t},\n\n\t[X1000_CLK_LCD] = {\n\t\t\"lcd\", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_SCLKA, X1000_CLK_MPLL },\n\t\t.mux = { CGU_REG_LPCDR, 31, 1 },\n\t\t.div = { CGU_REG_LPCDR, 0, 1, 8, 28, 27, 26 },\n\t\t.gate = { CGU_REG_CLKGR, 23 },\n\t},\n\n\t[X1000_CLK_MSCMUX] = {\n\t\t\"msc_mux\", CGU_CLK_MUX,\n\t\t.parents = { X1000_CLK_SCLKA, X1000_CLK_MPLL },\n\t\t.mux = { CGU_REG_MSC0CDR, 31, 1 },\n\t},\n\n\t[X1000_CLK_MSC0] = {\n\t\t\"msc0\", CGU_CLK_DIV | CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_MSCMUX },\n\t\t.div = { CGU_REG_MSC0CDR, 0, 2, 8, 29, 28, 27 },\n\t\t.gate = { CGU_REG_CLKGR, 4 },\n\t},\n\n\t[X1000_CLK_MSC1] = {\n\t\t\"msc1\", CGU_CLK_DIV | CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_MSCMUX, -1, -1, -1 },\n\t\t.div = { CGU_REG_MSC1CDR, 0, 2, 8, 29, 28, 27 },\n\t\t.gate = { CGU_REG_CLKGR, 5 },\n\t},\n\n\t[X1000_CLK_OTG] = {\n\t\t\"otg\", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,\n\t\t.parents = { X1000_CLK_EXCLK, -1, X1000_CLK_APLL, X1000_CLK_MPLL },\n\t\t.mux = { CGU_REG_USBCDR, 30, 2 },\n\t\t.div = { CGU_REG_USBCDR, 0, 1, 8, 29, 28, 27 },\n\t\t.gate = { CGU_REG_CLKGR, 3 },\n\t},\n\n\t[X1000_CLK_SSIPLL] = {\n\t\t\"ssi_pll\", CGU_CLK_MUX | CGU_CLK_DIV,\n\t\t.parents = { X1000_CLK_SCLKA, X1000_CLK_MPLL },\n\t\t.mux = { CGU_REG_SSICDR, 31, 1 },\n\t\t.div = { CGU_REG_SSICDR, 0, 1, 8, 29, 28, 27 },\n\t},\n\n\t[X1000_CLK_SSIPLL_DIV2] = {\n\t\t\"ssi_pll_div2\", CGU_CLK_FIXDIV,\n\t\t.parents = { X1000_CLK_SSIPLL },\n\t\t.fixdiv = { 2 },\n\t},\n\n\t[X1000_CLK_SSIMUX] = {\n\t\t\"ssi_mux\", CGU_CLK_MUX,\n\t\t.parents = { X1000_CLK_EXCLK, X1000_CLK_SSIPLL_DIV2 },\n\t\t.mux = { CGU_REG_SSICDR, 30, 1 },\n\t},\n\n\t[X1000_CLK_EXCLK_DIV512] = {\n\t\t\"exclk_div512\", CGU_CLK_FIXDIV,\n\t\t.parents = { X1000_CLK_EXCLK },\n\t\t.fixdiv = { 512 },\n\t},\n\n\t[X1000_CLK_RTC] = {\n\t\t\"rtc_ercs\", CGU_CLK_MUX | CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_EXCLK_DIV512, X1000_CLK_RTCLK },\n\t\t.mux = { CGU_REG_OPCR, 2, 1},\n\t\t.gate = { CGU_REG_CLKGR, 27 },\n\t},\n\n\t \n\n\t[X1000_CLK_EMC] = {\n\t\t\"emc\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_AHB2 },\n\t\t.gate = { CGU_REG_CLKGR, 0 },\n\t},\n\n\t[X1000_CLK_EFUSE] = {\n\t\t\"efuse\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_AHB2 },\n\t\t.gate = { CGU_REG_CLKGR, 1 },\n\t},\n\n\t[X1000_CLK_SFC] = {\n\t\t\"sfc\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_SSIPLL },\n\t\t.gate = { CGU_REG_CLKGR, 2 },\n\t},\n\n\t[X1000_CLK_I2C0] = {\n\t\t\"i2c0\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_PCLK },\n\t\t.gate = { CGU_REG_CLKGR, 7 },\n\t},\n\n\t[X1000_CLK_I2C1] = {\n\t\t\"i2c1\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_PCLK },\n\t\t.gate = { CGU_REG_CLKGR, 8 },\n\t},\n\n\t[X1000_CLK_I2C2] = {\n\t\t\"i2c2\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_PCLK },\n\t\t.gate = { CGU_REG_CLKGR, 9 },\n\t},\n\n\t[X1000_CLK_AIC] = {\n\t\t\"aic\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_EXCLK },\n\t\t.gate = { CGU_REG_CLKGR, 11 },\n\t},\n\n\t[X1000_CLK_UART0] = {\n\t\t\"uart0\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_EXCLK },\n\t\t.gate = { CGU_REG_CLKGR, 14 },\n\t},\n\n\t[X1000_CLK_UART1] = {\n\t\t\"uart1\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_EXCLK},\n\t\t.gate = { CGU_REG_CLKGR, 15 },\n\t},\n\n\t[X1000_CLK_UART2] = {\n\t\t\"uart2\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_EXCLK },\n\t\t.gate = { CGU_REG_CLKGR, 16 },\n\t},\n\n\t[X1000_CLK_TCU] = {\n\t\t\"tcu\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_EXCLK },\n\t\t.gate = { CGU_REG_CLKGR, 18 },\n\t},\n\n\t[X1000_CLK_SSI] = {\n\t\t\"ssi\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_SSIMUX },\n\t\t.gate = { CGU_REG_CLKGR, 19 },\n\t},\n\n\t[X1000_CLK_OST] = {\n\t\t\"ost\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_EXCLK },\n\t\t.gate = { CGU_REG_CLKGR, 20 },\n\t},\n\n\t[X1000_CLK_PDMA] = {\n\t\t\"pdma\", CGU_CLK_GATE,\n\t\t.parents = { X1000_CLK_EXCLK },\n\t\t.gate = { CGU_REG_CLKGR, 21 },\n\t},\n};\n\nstatic void __init x1000_cgu_init(struct device_node *np)\n{\n\tint retval;\n\n\tcgu = ingenic_cgu_new(x1000_cgu_clocks,\n\t\t\t      ARRAY_SIZE(x1000_cgu_clocks), np);\n\tif (!cgu) {\n\t\tpr_err(\"%s: failed to initialise CGU\\n\", __func__);\n\t\treturn;\n\t}\n\n\tretval = ingenic_cgu_register_clocks(cgu);\n\tif (retval) {\n\t\tpr_err(\"%s: failed to register CGU Clocks\\n\", __func__);\n\t\treturn;\n\t}\n\n\tingenic_cgu_register_syscore_ops(cgu);\n}\n \nCLK_OF_DECLARE_DRIVER(x1000_cgu, \"ingenic,x1000-cgu\", x1000_cgu_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}