{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 22:18:58 2010 " "Info: Processing started: Mon Jul 19 22:18:58 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cp0 -c cp0 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cp0 -c cp0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/My booK/计组/5/cp0/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CP0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CP0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CP_0 " "Info: Found entity 1: CP_0" {  } { { "CP0.v" "" { Text "E:/My booK/计组/5/cp0/CP0.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/My booK/计组/5/cp0/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.v" "" { Text "E:/My booK/计组/5/cp0/Reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Info: Found entity 1: Regfile" {  } { { "Regfile.v" "" { Text "E:/My booK/计组/5/cp0/Regfile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cp0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp0 " "Info: Found entity 1: cp0" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "cp0 " "Info: Elaborating entity \"cp0\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile Regfile:inst2 " "Info: Elaborating entity \"Regfile\" for hierarchy \"Regfile:inst2\"" {  } { { "cp0.bdf" "inst2" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 8 392 592 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.v 1 1 " "Warning: Using design file lpm_mux0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.v" "" { Text "E:/My booK/计组/5/cp0/lpm_mux0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst7 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst7\"" {  } { { "cp0.bdf" "inst7" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 296 208 360 376 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/72/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "e:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux0:inst7\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux0:inst7\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.v" "lpm_mux_component" { Text "E:/My booK/计组/5/cp0/lpm_mux0.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst7\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux0:inst7\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.v" "" { Text "E:/My booK/计组/5/cp0/lpm_mux0.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ngc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ngc " "Info: Found entity 1: mux_ngc" {  } { { "db/mux_ngc.tdf" "" { Text "E:/My booK/计组/5/cp0/db/mux_ngc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ngc lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_ngc:auto_generated " "Info: Elaborating entity \"mux_ngc\" for hierarchy \"lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_ngc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CP_0 CP_0:inst13 " "Info: Elaborating entity \"CP_0\" for hierarchy \"CP_0:inst13\"" {  } { { "cp0.bdf" "inst13" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 536 568 760 696 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:ALUOut " "Info: Elaborating entity \"Reg\" for hierarchy \"Reg:ALUOut\"" {  } { { "cp0.bdf" "ALUOut" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 408 544 728 504 "ALUOut" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "cp0.bdf" "inst" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 256 816 912 464 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.v 1 1 " "Warning: Using design file lpm_mux2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.v" "" { Text "E:/My booK/计组/5/cp0/lpm_mux2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 lpm_mux2:inst6 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"lpm_mux2:inst6\"" {  } { { "cp0.bdf" "inst6" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 584 280 416 664 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux2:inst6\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux2:inst6\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.v" "lpm_mux_component" { Text "E:/My booK/计组/5/cp0/lpm_mux2.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux2:inst6\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux2:inst6\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.v" "" { Text "E:/My booK/计组/5/cp0/lpm_mux2.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_7fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7fc " "Info: Found entity 1: mux_7fc" {  } { { "db/mux_7fc.tdf" "" { Text "E:/My booK/计组/5/cp0/db/mux_7fc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7fc lpm_mux2:inst6\|lpm_mux:lpm_mux_component\|mux_7fc:auto_generated " "Info: Elaborating entity \"mux_7fc\" for hierarchy \"lpm_mux2:inst6\|lpm_mux:lpm_mux_component\|mux_7fc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst4 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst4\"" {  } { { "cp0.bdf" "inst4" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 96 -88 112 288 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "Regfile:inst2\|RF " "Info: RAM logic \"Regfile:inst2\|RF\" uninferred due to asynchronous read logic" {  } { { "Regfile.v" "RF" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" uninferred due to asynchronous read logic" 0 0 "" 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "Regfile:inst2\|RF__dual~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Regfile:inst2\|RF__dual~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0}  } { { "Regfile.v" "RF__dual~0" { Text "E:/My booK/计组/5/cp0/Regfile.v" 6 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "e:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Regfile:inst2\|altsyncram:RF__dual_rtl_0 " "Info: Elaborated megafunction instantiation \"Regfile:inst2\|altsyncram:RF__dual_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1e1 " "Info: Found entity 1: altsyncram_n1e1" {  } { { "db/altsyncram_n1e1.tdf" "" { Text "E:/My booK/计组/5/cp0/db/altsyncram_n1e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "PC.v" "" { Text "E:/My booK/计组/5/cp0/PC.v" 26 -1 0 } } { "PC.v" "" { Text "E:/My booK/计组/5/cp0/PC.v" 26 -1 0 } } { "PC.v" "" { Text "E:/My booK/计组/5/cp0/PC.v" 26 -1 0 } } { "PC.v" "" { Text "E:/My booK/计组/5/cp0/PC.v" 26 -1 0 } } { "PC.v" "" { Text "E:/My booK/计组/5/cp0/PC.v" 26 -1 0 } } { "PC.v" "" { Text "E:/My booK/计组/5/cp0/PC.v" 26 -1 0 } } { "PC.v" "" { Text "E:/My booK/计组/5/cp0/PC.v" 26 -1 0 } } { "PC.v" "" { Text "E:/My booK/计组/5/cp0/PC.v" 26 -1 0 } } { "PC.v" "" { Text "E:/My booK/计组/5/cp0/PC.v" 26 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Warning: Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[31\] " "Warning (15610): No output dependent on input pin \"IR\[31\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[30\] " "Warning (15610): No output dependent on input pin \"IR\[30\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[29\] " "Warning (15610): No output dependent on input pin \"IR\[29\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[28\] " "Warning (15610): No output dependent on input pin \"IR\[28\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[27\] " "Warning (15610): No output dependent on input pin \"IR\[27\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[26\] " "Warning (15610): No output dependent on input pin \"IR\[26\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[25\] " "Warning (15610): No output dependent on input pin \"IR\[25\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[24\] " "Warning (15610): No output dependent on input pin \"IR\[24\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[23\] " "Warning (15610): No output dependent on input pin \"IR\[23\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[22\] " "Warning (15610): No output dependent on input pin \"IR\[22\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[21\] " "Warning (15610): No output dependent on input pin \"IR\[21\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[10\] " "Warning (15610): No output dependent on input pin \"IR\[10\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[9\] " "Warning (15610): No output dependent on input pin \"IR\[9\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[8\] " "Warning (15610): No output dependent on input pin \"IR\[8\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[7\] " "Warning (15610): No output dependent on input pin \"IR\[7\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[6\] " "Warning (15610): No output dependent on input pin \"IR\[6\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[5\] " "Warning (15610): No output dependent on input pin \"IR\[5\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[4\] " "Warning (15610): No output dependent on input pin \"IR\[4\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[3\] " "Warning (15610): No output dependent on input pin \"IR\[3\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[2\] " "Warning (15610): No output dependent on input pin \"IR\[2\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[1\] " "Warning (15610): No output dependent on input pin \"IR\[1\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[0\] " "Warning (15610): No output dependent on input pin \"IR\[0\]\"" {  } { { "cp0.bdf" "" { Schematic "E:/My booK/计组/5/cp0/cp0.bdf" { { 480 32 200 496 "IR\[31..0\]" "" } { 608 240 299 624 "IR\[15..11\]" "" } { 472 200 264 488 "IR\[31..0\]" "" } { 40 304 392 56 "IR\[20..16\]" "" } { 56 304 392 72 "IR\[20..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3881 " "Info: Implemented 3881 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "88 " "Info: Implemented 88 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "3697 " "Info: Implemented 3697 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Allocated 190 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 19 22:19:20 2010 " "Info: Processing ended: Mon Jul 19 22:19:20 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
