# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

dsn_class: bag3_digital.design.stdcells.se_to_diff.SingleToDiffDesigner
root_dir: gen_outputs/dsn_se_to_diff
impl_lib: AAA_DSN_SE2DIFF
precision: 8

dsn_params:
  gen_cell_specs:
    impl_lib: AAA_DSN_SE2DIFF_FINAL
    impl_cell: aib_se2diff_final
    root_dir: gen_outputs/dsn_se_to_diff_final
  gen_cell_args:
    gen_lay: True
    gen_sch: True
    gen_model: True
    run_lvs: True
    gen_lef: True
  inv_char_params:
    seg: 4
    w_p: 4
    w_n: 4
    r_src_delay: 2800
    c_in: 0.25e-15
    c_load: 5.0e-15
    scale_min: 0.1
    scale_max: 10
    num_samples: 41

  pg_char_params:
    seg: 4
    w_p: 4
    w_n: 4
    r_src_delay: 1400
    c_in: 0.5e-15
    c_load: 5.0e-15
    scale_min: 0.1
    scale_max: 10
    num_samples: 11

  t_rf: 20.0e-12
  t_step_min: 0.1e-12
  # c_load: 5.617e-15
  c_load: 10.0e-15
  fanout_max: 4.0
  area_min_inv1: 4
  area_min_inv2: 20
  area_min_pg: 20
  err_targ_inv2_inv4: 0.03
  err_targ_total: 0.06
  max_iter: 5
  search_step: 2

  w_min: 2
  w_res: 1
  ridx_n: 0

  buf_config:
    lch: 36
    w_p: 2
    w_n: 2
    th_p: lvt
    th_n: lvt
    cinv_unit: 3.35604e-16
    cin_guess: 3.325e-15
    fanout_in: 4
    fanout_buf: 4
  search_params:
    low: 1.0e-17
    high: !!null
    step: 3.0e-15
    tol: 1.0e-17
    max_err: 1.0e-9
    overhead_factor: 10

  sign_off_envs: [tt_25, ss_25]

  dig_tran_specs:
    sim_envs: ['tt_25']
    sim_params:
      t_rst: 100.0e-12
      t_rst_rf: 20.0e-12
      t_bit: 1.0e-9
      t_rf: 20.0e-12

    thres_lo: 0.1
    thres_hi: 0.9
    rtol: 1.0e-8
    atol: 1.0e-22
    tran_options:
      maxstep: 1.0e-12
      errpreset: conservative

  sup_values:
    VDD: {tt_25: 1.0, ss_25: 0.9}
    VSS: 0.0

  tile_name: logic
  tile_specs:
    arr_info:
      lch: 36
      top_layer: 5
      tr_widths:
        sup: {2: 2, 3: 2, 4: 2, 5: 2}
        sig_hs: {2: 1, 3: 1, 4: 1, 5: 1}
        padout: {2: 2, 3: 2, 4: 2, 5: 2}
      tr_spaces:
        !!python/tuple ['sig_hs', '']: {2: 1, 3: 1, 4: 1, 5: 1}
        !!python/tuple ['padout', 'sup']: {5: 1}

    place_info:
      logic:
        bot_mirror: True
        top_mirror: True
        row_specs:
          - mos_type: nch
            width: 5
            threshold: lvt
            bot_wires:
              data:
                - wires: ['sup', 'sig<0:2>']
                - wires: ['sig<0>', 'padout']
              shared: [sup]
            top_wires: ['sig<0:2>']
            flip: True
          - mos_type: pch
            width: 5
            threshold: lvt
            top_wires:
              data:
                - wires: ['sig<0:2>', 'sup']
                - wires: ['padout', 'sig<2>']
              shared: [sup]
            bot_wires: ['sig<0:2>']

    abut_list: []
