\hypertarget{struct_d_b_g_m_c_u___type_def}{}\doxysection{DBGMCU\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_b_g_m_c_u___type_def}\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}


Debug MCU.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}{IDCODE}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}{CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a89cab8f054945171c2294b6388b322d3}{APB1\+FZR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0ae12b32b2bc1d8d6213d8683b8203fa}{APB1\+FZR2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}{APB2\+FZ}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Debug MCU. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a89cab8f054945171c2294b6388b322d3}\label{struct_d_b_g_m_c_u___type_def_a89cab8f054945171c2294b6388b322d3}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1FZR1@{APB1FZR1}}
\index{APB1FZR1@{APB1FZR1}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1FZR1}{APB1FZR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DBGMCU\+\_\+\+Type\+Def\+::\+APB1\+FZR1}

Debug MCU APB1 freeze register 1, Address offset\+: 0x08 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a0ae12b32b2bc1d8d6213d8683b8203fa}\label{struct_d_b_g_m_c_u___type_def_a0ae12b32b2bc1d8d6213d8683b8203fa}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1FZR2@{APB1FZR2}}
\index{APB1FZR2@{APB1FZR2}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1FZR2}{APB1FZR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DBGMCU\+\_\+\+Type\+Def\+::\+APB1\+FZR2}

Debug MCU APB1 freeze register 2, Address offset\+: 0x0C \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}\label{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB2FZ@{APB2FZ}}
\index{APB2FZ@{APB2FZ}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2FZ}{APB2FZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DBGMCU\+\_\+\+Type\+Def\+::\+APB2\+FZ}

Debug MCU APB2 freeze register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}\label{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DBGMCU\+\_\+\+Type\+Def\+::\+CR}

Debug MCU configuration register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}\label{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}} 
\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!IDCODE@{IDCODE}}
\index{IDCODE@{IDCODE}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDCODE}{IDCODE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DBGMCU\+\_\+\+Type\+Def\+::\+IDCODE}

MCU device ID code, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Core/\+Src/system/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
