// Seed: 1492084857
module module_0 (
    input id_0,
    input id_1,
    input logic id_2
    , id_15,
    output id_3,
    input id_4,
    input reg id_5,
    input id_6,
    output logic id_7,
    input id_8,
    output logic id_9,
    input logic id_10,
    output id_11,
    output id_12,
    input id_13,
    input id_14
    , id_16
);
  always @(posedge 1 or posedge 1) id_3 <= id_5;
endmodule
