/ {
cavium,bdk {
	BDK-BOOT-MENU-TIMEOUT = "2";

	/*
	 * DRAM Configuration
	 */
	DDR-CONFIG-CUSTOM-MODE32B.LMC0.N0 = "1"; /* only 32 DQ's used */
	DDR-TEST-BOOT = "0";
	/* Speed grade to use for DRAM in MT/s */
	DDR-SPEED.N0 = "1333"; /* 666|800|1066|1333|1600|1866|2133 */
        DDR-CONFIG-SPD-DATA.DIMM0.LMC0.N0 = [
	 23 11 0C 02 44 19 00 08 00 60 00 03 02 02 80 00
         00 00 07 0D F0 1F 00 00 6E 6E 6E 11 00 6E F0 0A
         20 08 00 05 00 A8 1B 28 28 00 9C B5 00 00 00 00
	 E7 D6 57 26 23 05 80 B3 30 00 00 00 00 00 00 00

	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	];

	/* Determine how multi-node is supported for this system:
	    0 = Multi-node is not supported
	    1 = Multi-node is supported and booting requires two nodes
	    2 = Multi-node is auto detected. Two nodes are used if
	        if available, otherwise fall back to single node. */
	MULTI-NODE = "0";

	/* For Cavium evaluation boards, query the MCU for QLM setup
	information. The MCU supplies a TWSI protocol for the SOC to
	query the modules plugged in and automatically set the QLMs to
	the correct mode. This should only be enabled(1) on Cavium
	EBB8XXX boards. Other boards should have it disabled(0). */
	QLM-AUTO-CONFIG = "0";
	/* PCIE 1x: Gen2 */
	QLM-MODE.N0.QLM0 = "PCIE_1X1";
	QLM-FREQ.N0.QLM0 = "5000"; /* Gen1:2500 Gen2:5000 Gen3:8000 */
	QLM-CLK.N0.QLM0 = "1"; /* Common clock 1 */
	/* SGMII */
	QLM-MODE.N0.QLM1 = "SGMII_1X1";
	QLM-FREQ.N0.QLM1 = "1250"; /* 1Gb/s */
	QLM-CLK.N0.QLM1 = "1"; /* Common clock 1 */
	/* PCIE 1x: Gen2 */
	QLM-MODE.N0.QLM2 = "PCIE_1X1";
	QLM-FREQ.N0.QLM2 = "5000"; /* Gen1:2500 Gen2:5000 Gen3:8000 */
	QLM-CLK.N0.QLM2 = "1"; /* Common clock 1 */
	/* PCIE 1x: Gen2 */
	QLM-MODE.N0.QLM3 = "PCIE_1X2";
	QLM-FREQ.N0.QLM3 = "5000"; /* Gen1:2500 Gen2:5000 Gen3:8000 */
	QLM-CLK.N0.QLM3 = "1"; /* Common clock 1 */

	/*
	 * USB 3.0 Configuration
	 */
	/* Specify reference clock source for SuperSpeed and HighSpeed PLL */
	USB-REFCLK-SRC.N0.PORT0 = "2"; /* DLMC_REF_CLK1 */
	USB-REFCLK-SRC.N0.PORT1 = "2"; /* DLMC_REF_CLK1 */

	/*
	 * BGX Configuration
	 */
	/* General settings */
	BDK-NUM-PACKET-BUFFERS = "0x1000";
	BDK-PACKET-BUFFER-SIZE = "0x400";
	BDK-SHOW-LINK-STATUS = "1";
	/* BGX0 - P0=SGMII */
	BGX-ENABLE.N0.BGX0.P0 = "1";
	PHY-ADDRESS.N0.BGX0.P0 = "0xff000100"; /* MDIO1 addr0 */
	BGX-ENABLE.N0.BGX0.P1 = "0";
	BGX-ENABLE.N0.BGX0.P2 = "0";
	BGX-ENABLE.N0.BGX0.P3 = "0";
	/* BGX1 unused */
	BGX-ENABLE.N0.BGX1.P0 = "0";
	BGX-ENABLE.N0.BGX1.P1 = "0";
	BGX-ENABLE.N0.BGX1.P2 = "0";
	BGX-ENABLE.N0.BGX1.P3 = "0";
	/* BGX2 P0=RGMII  */
	BGX-ENABLE.N0.BGX2.P0 = "1";
	PHY-ADDRESS.N0.BGX2.P0 = "0xff000000"; /* MDIO0 addr0 */

	/*
	 * GPIO Configuration
	 */
	/* GBE_RST# SW GPIO (output high) */
	GPIO-PIN-SELECT-GPIO14 = "0";
	/* PCIE_WDIS# SW GPIO (output high) */
	GPIO-PIN-SELECT-GPIO16 = "0";
	/* PCIE_DIO0 SW GPIO (input) */
	GPIO-PIN-SELECT-GPIO17 = "0";
	/* PCIE_DIO1 SW GPIO (input) */
	GPIO-PIN-SELECT-GPIO18 = "0";
	/* CPU_LEDG# SW GPIO (output high) */
	GPIO-PIN-SELECT-GPIO19 = "0";
	/* CPU_LEDR# SW GPIO (output low) */
	GPIO-PIN-SELECT-GPIO20 = "0";
	/* UART_HALF SW GPIO (output low) */
	GPIO-PIN-SELECT-GPIO21 = "0";
	/* UART_TERM SW GPIO (output low) */
	GPIO-PIN-SELECT-GPIO22 = "0";
	/* UART_RS485 SW GPIO (output low) */
	GPIO-PIN-SELECT-GPIO23 = "0";
	/* USB_HUB_RST# (output high) */
	GPIO-PIN-SELECT-GPIO24 = "0";
	/* PCIE_USBSEL SW GPIO (output low) */
	GPIO-PIN-SELECT-GPIO25 = "0";
	/* CPU_DIO0-3 SW GPIO (input) */
	GPIO-PIN-SELECT-GPIO26 = "0";
	GPIO-PIN-SELECT-GPIO27 = "0";
	GPIO-PIN-SELECT-GPIO28 = "0";
	GPIO-PIN-SELECT-GPIO29 = "0";
	/* GSC_IRQ# SW GPIO (input) */
	GPIO-PIN-SELECT-GPIO31 = "0";

}; /* cavium,bdk */
}; /* / */
