
---------- Begin Simulation Statistics ----------
final_tick                                  378669000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 129920                       # Simulator instruction rate (inst/s)
host_mem_usage                                 851152                       # Number of bytes of host memory used
host_op_rate                                   136847                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.70                       # Real time elapsed on the host
host_tick_rate                               49195641                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1053339                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000379                       # Number of seconds simulated
sim_ticks                                   378669000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.503404                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  115614                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               116191                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2464                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            165497                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             226                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              219                       # Number of indirect misses.
system.cpu.branchPred.lookups                  215070                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        95597                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        25234                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        89459                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        31372                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           77                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           17                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         5476                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1398                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         3995                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         1548                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         2699                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         4225                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          691                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         2251                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         1062                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         1543                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         1073                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         1096                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15         1038                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         1741                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17         2350                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         1412                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19         2997                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20         1489                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22         3809                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24         2871                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26         1179                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28         1450                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         1383                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           91                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          510                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        72520                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          390                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         1150                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          613                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         3333                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          828                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         5300                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1929                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         4449                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         3650                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          886                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         1452                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         1064                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          936                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          872                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         1255                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         1487                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19         1877                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20         1646                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         4204                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24         4123                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26         2434                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28         2290                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30         1615                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        44496                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          359                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         1004                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                    1255                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    313770                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   314274                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2236                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     166034                       # Number of branches committed
system.cpu.commit.bw_lim_events                 89784                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          186372                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000753                       # Number of instructions committed
system.cpu.commit.committedOps                1054092                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       689773                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.528172                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.731295                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       417532     60.53%     60.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       116341     16.87%     77.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        28634      4.15%     81.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17254      2.50%     84.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4031      0.58%     84.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         6864      1.00%     85.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5326      0.77%     86.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4007      0.58%     86.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        89784     13.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       689773                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  949                       # Number of function calls committed.
system.cpu.commit.int_insts                    932693                       # Number of committed integer instructions.
system.cpu.commit.loads                        381890                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           499972     47.43%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              23      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          381890     36.23%     83.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         172070     16.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1054092                       # Class of committed instruction
system.cpu.commit.refs                         553960                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1053339                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.757339                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.757339                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                360461                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   238                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               107076                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1267054                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   119405                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    192717                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3090                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   784                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 38933                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      215070                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    157254                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        542149                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1035                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1264248                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    6636                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.283981                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             169064                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             116876                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.669329                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             714606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.851436                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.916258                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   423481     59.26%     59.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    93221     13.05%     72.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14864      2.08%     74.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3790      0.53%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24832      3.47%     78.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    40621      5.68%     84.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2761      0.39%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    18559      2.60%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    92477     12.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               714606                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           42733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2409                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   196664                       # Number of branches executed
system.cpu.iew.exec_nop                          1021                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.740594                       # Inst execution rate
system.cpu.iew.exec_refs                       722788                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     202589                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   32308                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                426666                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 81                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               475                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               208592                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1244237                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                520199                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2843                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1318220                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 23397                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3090                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 22831                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2201                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           119559                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        57119                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        44776                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        36521                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1520                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            889                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1296071                       # num instructions consuming a value
system.cpu.iew.wb_count                       1190532                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.595900                       # average fanout of values written-back
system.cpu.iew.wb_producers                    772329                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.571994                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1216310                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1585569                       # number of integer regfile reads
system.cpu.int_regfile_writes                  864051                       # number of integer regfile writes
system.cpu.ipc                               1.320413                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.320413                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                596296     45.14%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   26      0.00%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     7      0.00%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     45.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     45.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               521557     39.48%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              203026     15.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1321063                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       25708                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019460                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1956      7.61%      7.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      7.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      7.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22214     86.41%     94.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1533      5.96%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1346476                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3382155                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1190281                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1432674                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1243135                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1321063                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          189873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               300                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       119405                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        714606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.848659                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.064894                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              293888     41.13%     41.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               78022     10.92%     52.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              110896     15.52%     67.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               75702     10.59%     78.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               71454     10.00%     88.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               35453      4.96%     93.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               22686      3.17%     96.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               17094      2.39%     98.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9411      1.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          714606                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.744348                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    285                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                585                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          251                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               478                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            106597                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            65049                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               426666                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              208592                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1050401                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           757339                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   82529                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                994060                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   9884                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   138535                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  71021                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1546                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1838328                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1257405                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1218260                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    211199                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 176346                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3090                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                269320                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   224182                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1510334                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9933                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                206                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    227667                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             82                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              486                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1830001                       # The number of ROB reads
system.cpu.rob.rob_writes                     2505786                       # The number of ROB writes
system.cpu.timesIdled                             374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      333                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     167                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6744                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        10619                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             16                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1151                       # Transaction distribution
system.membus.trans_dist::CleanEvict                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3561                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2017                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       430656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  430656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5585                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5585    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5585                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12181000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28800250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    378669000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4546                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          142                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3595                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           517                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1633                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        15196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 16372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        42176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       551872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 594048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1175                       # Total snoops (count)
system.tol2bus.snoopTraffic                     73664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6928                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002454                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049479                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6911     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     17      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6928                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8846500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7846000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            775500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    378669000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  158                       # number of demand (read+write) hits
system.l2.demand_hits::total                      167                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                 158                       # number of overall hits
system.l2.overall_hits::total                     167                       # number of overall hits
system.l2.demand_misses::.cpu.inst                508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5070                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5578                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               508                       # number of overall misses
system.l2.overall_misses::.cpu.data              5070                       # number of overall misses
system.l2.overall_misses::total                  5578                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40426500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    445531000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        485957500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40426500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    445531000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       485957500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5228                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5745                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5228                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5745                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.982592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.969778                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.970931                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.969778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.970931                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79579.724409                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87875.936884                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87120.383650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79579.724409                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87875.936884                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87120.383650                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1151                       # number of writebacks
system.l2.writebacks::total                      1151                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5578                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5578                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35346500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    394831000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    430177500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35346500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    394831000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    430177500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.969778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.970931                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.969778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.970931                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69579.724409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77875.936884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77120.383650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69579.724409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77875.936884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77120.383650                       # average overall mshr miss latency
system.l2.replacements                           1175                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3395                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3395                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          142                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              142                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          142                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          142                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                34                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    34                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3561                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    325566000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     325566000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3595                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3595                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.990542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91425.442291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91425.442291                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    289956000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    289956000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.990542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81425.442291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81425.442291                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40426500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40426500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79579.724409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79579.724409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35346500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35346500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69579.724409                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69579.724409                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    119965000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    119965000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.924066                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.924066                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79499.668655                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79499.668655                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    104875000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    104875000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.924066                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.924066                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69499.668655                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69499.668655                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    378669000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3219.497523                       # Cycle average of tags in use
system.l2.tags.total_refs                       10611                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5590                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.898211                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.025790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       423.809713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2788.662020                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.085103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.098251                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4119                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.134705                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     90534                       # Number of tag accesses
system.l2.tags.data_accesses                    90534                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    378669000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         324480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             356992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1151                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1151                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          85858626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         856896128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             942754754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     85858626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         85858626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194534013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194534013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194534013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         85858626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        856896128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1137288767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000326398500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           70                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           70                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11431                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1054                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5578                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1151                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5578                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1151                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               65                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     94535750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               199123250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16947.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35697.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4807                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     945                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5578                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1151                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    453.079365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   384.495920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.503629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           78      8.25%      8.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           87      9.21%     17.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48      5.08%     22.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      4.02%     26.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          630     66.67%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.95%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      2.12%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.21%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           33      3.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          945                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           70                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      76.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.987624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    317.513517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            64     91.43%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      1.43%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      5.71%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            70                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           70                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               70    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            70                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 356992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   71680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  356992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                73664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       942.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    942.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     378545500                       # Total gap between requests
system.mem_ctrls.avgGap                      56255.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       324480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        71680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 85858625.871143400669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 856896128.280899643898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189294608.219843715429                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1151                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14431750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    184691500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3158337250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28408.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36428.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2743994.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3127320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1658415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20149080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2949300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        165006450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          6456480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          228849765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.353050                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     15482250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     12480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    350706750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3627120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1927860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19677840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2897100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         77622600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         80042880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          215298120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.565475                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    207448500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     12480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    158740500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    378669000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       156559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           156559                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       156559                       # number of overall hits
system.cpu.icache.overall_hits::total          156559                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52763999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52763999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52763999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52763999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       157253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       157253                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       157253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       157253                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004413                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004413                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004413                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004413                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76028.817003                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76028.817003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76028.817003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76028.817003                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          506                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          142                       # number of writebacks
system.cpu.icache.writebacks::total               142                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          177                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          517                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          517                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          517                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          517                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41303999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41303999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41303999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41303999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003288                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003288                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003288                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003288                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79891.680851                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79891.680851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79891.680851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79891.680851                       # average overall mshr miss latency
system.cpu.icache.replacements                    142                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       156559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          156559                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52763999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52763999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       157253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       157253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004413                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004413                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76028.817003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76028.817003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          517                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          517                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41303999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41303999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79891.680851                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79891.680851                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    378669000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           345.595783                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              157076                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               517                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            303.822050                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   345.595783                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.674992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.674992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            315023                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           315023                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    378669000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    378669000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    378669000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    378669000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    378669000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       464703                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           464703                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       464720                       # number of overall hits
system.cpu.dcache.overall_hits::total          464720                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8891                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8891                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8894                       # number of overall misses
system.cpu.dcache.overall_misses::total          8894                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    664679305                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    664679305                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    664679305                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    664679305                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       473594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       473594                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       473614                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       473614                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018773                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018773                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018779                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74758.666629                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74758.666629                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74733.450079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74733.450079                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       188958                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2233                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    84.620690                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3395                       # number of writebacks
system.cpu.dcache.writebacks::total              3395                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3658                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3658                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5236                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    455084475                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    455084475                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    455406475                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    455406475                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011055                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011055                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86964.356010                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86964.356010                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86976.026547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86976.026547                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4724                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       298404                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          298404                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    209001000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    209001000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       301558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       301558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66265.377299                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66265.377299                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1523                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1523                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1631                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1631                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    123516000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    123516000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75730.226855                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75730.226855                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    455455807                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    455455807                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       172029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       172029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033308                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033308                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79486.179232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79486.179232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    331352977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    331352977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020898                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020898                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92170.508206                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92170.508206                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           44                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           44                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        84000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        84000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.043478                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.043478                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    378669000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           399.938493                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              470036                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5236                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             89.770053                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   399.938493                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.781130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.781130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            952628                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           952628                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    378669000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    378669000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
