
8Motors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000177c8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003698  08017998  08017998  00018998  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b030  0801b030  0001d620  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801b030  0801b030  0001c030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b038  0801b038  0001d620  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b038  0801b038  0001c038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801b03c  0801b03c  0001c03c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000004e0  20000000  0801b040  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200004e0  0801b520  0001d4e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000580  0801b5c0  0001d580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000086c4  20000620  0801b660  0001d620  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20008ce4  0801b660  0001dce4  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0001d620  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002fa95  00000000  00000000  0001d650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000724e  00000000  00000000  0004d0e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002480  00000000  00000000  00054338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001d18  00000000  00000000  000567b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00035715  00000000  00000000  000584d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000375a7  00000000  00000000  0008dbe5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011119e  00000000  00000000  000c518c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001d632a  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000a8ec  00000000  00000000  001d6370  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000052  00000000  00000000  001e0c5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000620 	.word	0x20000620
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08017980 	.word	0x08017980

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000624 	.word	0x20000624
 800020c:	08017980 	.word	0x08017980

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <Drive_InitAll>:
float  g_test_duty 		= 0.60f;	// duty ที่ใช้เทส (0.0 .. 1.0)
int8_t g_test_dir 		= 1;		// dir 1 = forward, -1 = reverse

// เริ่มต้นค่า drive PID
void Drive_InitAll(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	607b      	str	r3, [r7, #4]
 8000f1e:	e018      	b.n	8000f52 <Drive_InitAll+0x3e>
        DriveAxis_t *d = &drive_axes[i];
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	019b      	lsls	r3, r3, #6
 8000f24:	4a10      	ldr	r2, [pc, #64]	@ (8000f68 <Drive_InitAll+0x54>)
 8000f26:	4413      	add	r3, r2
 8000f28:	603b      	str	r3, [r7, #0]
        d->target_tps = 0.0f;
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	f04f 0200 	mov.w	r2, #0
 8000f30:	629a      	str	r2, [r3, #40]	@ 0x28
        d->last_ticks = d->wheel->multi_ticks;
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	691a      	ldr	r2, [r3, #16]
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
        d->pid.integrator = 0.0f;
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	f04f 0200 	mov.w	r2, #0
 8000f42:	619a      	str	r2, [r3, #24]
        d->pid.prev_error = 0.0f;
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	f04f 0200 	mov.w	r2, #0
 8000f4a:	61da      	str	r2, [r3, #28]
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	3301      	adds	r3, #1
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2b03      	cmp	r3, #3
 8000f56:	d9e3      	bls.n	8000f20 <Drive_InitAll+0xc>
    }
}
 8000f58:	bf00      	nop
 8000f5a:	bf00      	nop
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	20000000 	.word	0x20000000

08000f6c <Drive_StopAll>:

// reset PID และเบรค drive ทั้งหมด (ใช้ตอน STOP / timeout)
void Drive_StopAll(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8000f72:	2300      	movs	r3, #0
 8000f74:	607b      	str	r3, [r7, #4]
 8000f76:	e01b      	b.n	8000fb0 <Drive_StopAll+0x44>
        DriveAxis_t *d = &drive_axes[i];
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	019b      	lsls	r3, r3, #6
 8000f7c:	4a10      	ldr	r2, [pc, #64]	@ (8000fc0 <Drive_StopAll+0x54>)
 8000f7e:	4413      	add	r3, r2
 8000f80:	603b      	str	r3, [r7, #0]
        d->target_tps = 0.0f;
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	f04f 0200 	mov.w	r2, #0
 8000f88:	629a      	str	r2, [r3, #40]	@ 0x28
        d->pid.integrator = 0.0f;
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	f04f 0200 	mov.w	r2, #0
 8000f90:	619a      	str	r2, [r3, #24]
        d->pid.prev_error = 0.0f;
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	f04f 0200 	mov.w	r2, #0
 8000f98:	61da      	str	r2, [r3, #28]
        Motor_set(d->motor_idx, MOTOR_DIR_BRAKE, 0.0f);
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	791b      	ldrb	r3, [r3, #4]
 8000f9e:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8000fc4 <Drive_StopAll+0x58>
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f001 f8cd 	bl	8002144 <Motor_set>
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	3301      	adds	r3, #1
 8000fae:	607b      	str	r3, [r7, #4]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b03      	cmp	r3, #3
 8000fb4:	d9e0      	bls.n	8000f78 <Drive_StopAll+0xc>
    }
}
 8000fb6:	bf00      	nop
 8000fb8:	bf00      	nop
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000000 	.word	0x20000000
 8000fc4:	00000000 	.word	0x00000000

08000fc8 <Drive_UpdateTargetsWithRamp>:

// อัปเดต target_tps ของล้อ drive ทั้งหมด จาก g_cmd_target_tps โดยค่อย ๆ ramp ทีละนิด (หน่วย tps) จาก g_current_speed_norm -> g_cmd_speed_norm
void Drive_UpdateTargetsWithRamp(float dt_s, float *cmd_target_tps, float *current_target_tps)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b08a      	sub	sp, #40	@ 0x28
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	ed87 0a03 	vstr	s0, [r7, #12]
 8000fd2:	60b8      	str	r0, [r7, #8]
 8000fd4:	6079      	str	r1, [r7, #4]
    if (dt_s <= 0.0f) dt_s = 0.001f;
 8000fd6:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fda:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe2:	d801      	bhi.n	8000fe8 <Drive_UpdateTargetsWithRamp+0x20>
 8000fe4:	4b5b      	ldr	r3, [pc, #364]	@ (8001154 <Drive_UpdateTargetsWithRamp+0x18c>)
 8000fe6:	60fb      	str	r3, [r7, #12]

    // ถ้าเป้าและค่าปัจจุบัน “ใกล้ 0” มาก ๆ → หยุด แล้ว reset PID + เบรค
    if (fabsf(g_cmd_target_tps)     < DRIVE_DEADBAND_TPS &&
 8000fe8:	4b5b      	ldr	r3, [pc, #364]	@ (8001158 <Drive_UpdateTargetsWithRamp+0x190>)
 8000fea:	edd3 7a00 	vldr	s15, [r3]
 8000fee:	eef0 7ae7 	vabs.f32	s15, s15
 8000ff2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8000ff6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ffe:	d536      	bpl.n	800106e <Drive_UpdateTargetsWithRamp+0xa6>
        fabsf(g_current_target_tps) < DRIVE_DEADBAND_TPS)
 8001000:	4b56      	ldr	r3, [pc, #344]	@ (800115c <Drive_UpdateTargetsWithRamp+0x194>)
 8001002:	edd3 7a00 	vldr	s15, [r3]
 8001006:	eef0 7ae7 	vabs.f32	s15, s15
    if (fabsf(g_cmd_target_tps)     < DRIVE_DEADBAND_TPS &&
 800100a:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800100e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001016:	d52a      	bpl.n	800106e <Drive_UpdateTargetsWithRamp+0xa6>
    {
        g_cmd_target_tps     = 0.0f;
 8001018:	4b4f      	ldr	r3, [pc, #316]	@ (8001158 <Drive_UpdateTargetsWithRamp+0x190>)
 800101a:	f04f 0200 	mov.w	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
        g_current_target_tps = 0.0f;
 8001020:	4b4e      	ldr	r3, [pc, #312]	@ (800115c <Drive_UpdateTargetsWithRamp+0x194>)
 8001022:	f04f 0200 	mov.w	r2, #0
 8001026:	601a      	str	r2, [r3, #0]

        for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8001028:	2300      	movs	r3, #0
 800102a:	627b      	str	r3, [r7, #36]	@ 0x24
 800102c:	e01b      	b.n	8001066 <Drive_UpdateTargetsWithRamp+0x9e>
            DriveAxis_t *d = &drive_axes[i];
 800102e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001030:	019b      	lsls	r3, r3, #6
 8001032:	4a4b      	ldr	r2, [pc, #300]	@ (8001160 <Drive_UpdateTargetsWithRamp+0x198>)
 8001034:	4413      	add	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]
            d->target_tps      = 0.0f;
 8001038:	69bb      	ldr	r3, [r7, #24]
 800103a:	f04f 0200 	mov.w	r2, #0
 800103e:	629a      	str	r2, [r3, #40]	@ 0x28
            d->pid.integrator  = 0.0f;
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	f04f 0200 	mov.w	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
            d->pid.prev_error  = 0.0f;
 8001048:	69bb      	ldr	r3, [r7, #24]
 800104a:	f04f 0200 	mov.w	r2, #0
 800104e:	61da      	str	r2, [r3, #28]
            Motor_set(d->motor_idx, MOTOR_DIR_BRAKE, 0.0f);
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	791b      	ldrb	r3, [r3, #4]
 8001054:	ed9f 0a43 	vldr	s0, [pc, #268]	@ 8001164 <Drive_UpdateTargetsWithRamp+0x19c>
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f001 f872 	bl	8002144 <Motor_set>
        for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8001060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001062:	3301      	adds	r3, #1
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
 8001066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001068:	2b03      	cmp	r3, #3
 800106a:	d9e0      	bls.n	800102e <Drive_UpdateTargetsWithRamp+0x66>
        }
        return;
 800106c:	e06f      	b.n	800114e <Drive_UpdateTargetsWithRamp+0x186>
    }

    // ---- ramp g_current_target_tps เข้าเป้า g_cmd_target_tps ----
    float delta = g_cmd_target_tps - g_current_target_tps;
 800106e:	4b3a      	ldr	r3, [pc, #232]	@ (8001158 <Drive_UpdateTargetsWithRamp+0x190>)
 8001070:	ed93 7a00 	vldr	s14, [r3]
 8001074:	4b39      	ldr	r3, [pc, #228]	@ (800115c <Drive_UpdateTargetsWithRamp+0x194>)
 8001076:	edd3 7a00 	vldr	s15, [r3]
 800107a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800107e:	edc7 7a08 	vstr	s15, [r7, #32]

    if (delta > 0.0f) {
 8001082:	edd7 7a08 	vldr	s15, [r7, #32]
 8001086:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800108a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800108e:	dd13      	ble.n	80010b8 <Drive_UpdateTargetsWithRamp+0xf0>
        float step = DRIVE_TPS_RAMP_UP_PER_SEC * dt_s;
 8001090:	edd7 7a03 	vldr	s15, [r7, #12]
 8001094:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8001168 <Drive_UpdateTargetsWithRamp+0x1a0>
 8001098:	ee67 7a87 	vmul.f32	s15, s15, s14
 800109c:	edc7 7a04 	vstr	s15, [r7, #16]
        if (delta > step) delta = step;
 80010a0:	ed97 7a08 	vldr	s14, [r7, #32]
 80010a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80010a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010b0:	dd22      	ble.n	80010f8 <Drive_UpdateTargetsWithRamp+0x130>
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	623b      	str	r3, [r7, #32]
 80010b6:	e01f      	b.n	80010f8 <Drive_UpdateTargetsWithRamp+0x130>
    } else if (delta < 0.0f) {
 80010b8:	edd7 7a08 	vldr	s15, [r7, #32]
 80010bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c4:	d518      	bpl.n	80010f8 <Drive_UpdateTargetsWithRamp+0x130>
        float step = DRIVE_TPS_RAMP_DOWN_PER_SEC * dt_s;
 80010c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ca:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 800116c <Drive_UpdateTargetsWithRamp+0x1a4>
 80010ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010d2:	edc7 7a05 	vstr	s15, [r7, #20]
        if (-delta > step) delta = -step;
 80010d6:	edd7 7a08 	vldr	s15, [r7, #32]
 80010da:	eef1 7a67 	vneg.f32	s15, s15
 80010de:	ed97 7a05 	vldr	s14, [r7, #20]
 80010e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ea:	d505      	bpl.n	80010f8 <Drive_UpdateTargetsWithRamp+0x130>
 80010ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80010f0:	eef1 7a67 	vneg.f32	s15, s15
 80010f4:	edc7 7a08 	vstr	s15, [r7, #32]
    }

    g_current_target_tps += delta;
 80010f8:	4b18      	ldr	r3, [pc, #96]	@ (800115c <Drive_UpdateTargetsWithRamp+0x194>)
 80010fa:	ed93 7a00 	vldr	s14, [r3]
 80010fe:	edd7 7a08 	vldr	s15, [r7, #32]
 8001102:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001106:	4b15      	ldr	r3, [pc, #84]	@ (800115c <Drive_UpdateTargetsWithRamp+0x194>)
 8001108:	edc3 7a00 	vstr	s15, [r3]

    // deadzone รอบ ๆ 0 กันแกว่ง
    if (fabsf(g_current_target_tps) < DRIVE_DEADBAND_TPS) {
 800110c:	4b13      	ldr	r3, [pc, #76]	@ (800115c <Drive_UpdateTargetsWithRamp+0x194>)
 800110e:	edd3 7a00 	vldr	s15, [r3]
 8001112:	eef0 7ae7 	vabs.f32	s15, s15
 8001116:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800111a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800111e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001122:	d503      	bpl.n	800112c <Drive_UpdateTargetsWithRamp+0x164>
        g_current_target_tps = 0.0f;
 8001124:	4b0d      	ldr	r3, [pc, #52]	@ (800115c <Drive_UpdateTargetsWithRamp+0x194>)
 8001126:	f04f 0200 	mov.w	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
    }

    // ---- set target_tps ให้ทุกล้อ = ค่าเดียวกัน (target_tps_common) ----
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 800112c:	2300      	movs	r3, #0
 800112e:	61fb      	str	r3, [r7, #28]
 8001130:	e00a      	b.n	8001148 <Drive_UpdateTargetsWithRamp+0x180>
        drive_axes[i].target_tps = g_current_target_tps;
 8001132:	4b0a      	ldr	r3, [pc, #40]	@ (800115c <Drive_UpdateTargetsWithRamp+0x194>)
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	490a      	ldr	r1, [pc, #40]	@ (8001160 <Drive_UpdateTargetsWithRamp+0x198>)
 8001138:	69fb      	ldr	r3, [r7, #28]
 800113a:	019b      	lsls	r3, r3, #6
 800113c:	440b      	add	r3, r1
 800113e:	3328      	adds	r3, #40	@ 0x28
 8001140:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	3301      	adds	r3, #1
 8001146:	61fb      	str	r3, [r7, #28]
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	2b03      	cmp	r3, #3
 800114c:	d9f1      	bls.n	8001132 <Drive_UpdateTargetsWithRamp+0x16a>
    }
}
 800114e:	3728      	adds	r7, #40	@ 0x28
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	3a83126f 	.word	0x3a83126f
 8001158:	2000100c 	.word	0x2000100c
 800115c:	20001010 	.word	0x20001010
 8001160:	20000000 	.word	0x20000000
 8001164:	00000000 	.word	0x00000000
 8001168:	44fa0000 	.word	0x44fa0000
 800116c:	457a0000 	.word	0x457a0000

08001170 <Drive_UpdateAll>:

// อัพเดต PID ความเร็วล้อ drive ทั้งหมด
void Drive_UpdateAll(float dt_s)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b08c      	sub	sp, #48	@ 0x30
 8001174:	af00      	add	r7, sp, #0
 8001176:	ed87 0a01 	vstr	s0, [r7, #4]
    if (dt_s <= 0.0f) dt_s = 1e-3f;
 800117a:	edd7 7a01 	vldr	s15, [r7, #4]
 800117e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001186:	d801      	bhi.n	800118c <Drive_UpdateAll+0x1c>
 8001188:	4b62      	ldr	r3, [pc, #392]	@ (8001314 <Drive_UpdateAll+0x1a4>)
 800118a:	607b      	str	r3, [r7, #4]

    static uint32_t debug_cnt = 0;
    debug_cnt++;
 800118c:	4b62      	ldr	r3, [pc, #392]	@ (8001318 <Drive_UpdateAll+0x1a8>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	3301      	adds	r3, #1
 8001192:	4a61      	ldr	r2, [pc, #388]	@ (8001318 <Drive_UpdateAll+0x1a8>)
 8001194:	6013      	str	r3, [r2, #0]

    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8001196:	2300      	movs	r3, #0
 8001198:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800119a:	e0b1      	b.n	8001300 <Drive_UpdateAll+0x190>
        DriveAxis_t *d = &drive_axes[i];
 800119c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800119e:	019b      	lsls	r3, r3, #6
 80011a0:	4a5e      	ldr	r2, [pc, #376]	@ (800131c <Drive_UpdateAll+0x1ac>)
 80011a2:	4413      	add	r3, r2
 80011a4:	623b      	str	r3, [r7, #32]
        DriveEnc_t  *w = d->wheel;
 80011a6:	6a3b      	ldr	r3, [r7, #32]
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	61fb      	str	r3, [r7, #28]

        int32_t now_ticks  = w->multi_ticks;
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	691b      	ldr	r3, [r3, #16]
 80011b0:	61bb      	str	r3, [r7, #24]
        int32_t diff_ticks = now_ticks - d->last_ticks;
 80011b2:	6a3b      	ldr	r3, [r7, #32]
 80011b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	617b      	str	r3, [r7, #20]
        d->last_ticks = now_ticks;
 80011bc:	6a3b      	ldr	r3, [r7, #32]
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	62da      	str	r2, [r3, #44]	@ 0x2c

        float meas_tps = diff_ticks / dt_s;
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	ee07 3a90 	vmov	s15, r3
 80011c8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80011d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011d4:	edc7 7a04 	vstr	s15, [r7, #16]
        d->meas_tps = meas_tps;   // <-- เก็บไว้ใน struct
 80011d8:	6a3b      	ldr	r3, [r7, #32]
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	639a      	str	r2, [r3, #56]	@ 0x38

        // ถ้า target และ measured ใกล้ 0 มาก → หยุด + reset PID
        if (fabsf(d->target_tps) < DRIVE_DEADBAND_TPS &&
 80011de:	6a3b      	ldr	r3, [r7, #32]
 80011e0:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80011e4:	eef0 7ae7 	vabs.f32	s15, s15
 80011e8:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80011ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f4:	d51f      	bpl.n	8001236 <Drive_UpdateAll+0xc6>
            fabsf(meas_tps)     < DRIVE_DEADBAND_TPS)
 80011f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80011fa:	eef0 7ae7 	vabs.f32	s15, s15
        if (fabsf(d->target_tps) < DRIVE_DEADBAND_TPS &&
 80011fe:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001202:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800120a:	d514      	bpl.n	8001236 <Drive_UpdateAll+0xc6>
        {
            d->pid.integrator = 0.0f;
 800120c:	6a3b      	ldr	r3, [r7, #32]
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	619a      	str	r2, [r3, #24]
            d->pid.prev_error = 0.0f;
 8001214:	6a3b      	ldr	r3, [r7, #32]
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	61da      	str	r2, [r3, #28]
            d->last_duty      = 0.0f;
 800121c:	6a3b      	ldr	r3, [r7, #32]
 800121e:	f04f 0200 	mov.w	r2, #0
 8001222:	63da      	str	r2, [r3, #60]	@ 0x3c

            Motor_set(d->motor_idx, MOTOR_DIR_BRAKE, 0.0f);
 8001224:	6a3b      	ldr	r3, [r7, #32]
 8001226:	791b      	ldrb	r3, [r3, #4]
 8001228:	ed9f 0a3d 	vldr	s0, [pc, #244]	@ 8001320 <Drive_UpdateAll+0x1b0>
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f000 ff88 	bl	8002144 <Motor_set>
            continue;
 8001234:	e061      	b.n	80012fa <Drive_UpdateAll+0x18a>
        }

        float error = d->target_tps - meas_tps;
 8001236:	6a3b      	ldr	r3, [r7, #32]
 8001238:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800123c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001240:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001244:	edc7 7a03 	vstr	s15, [r7, #12]

        // ใช้ error → u (สเกล -1..+1 ตาม out_min/out_max ของ PID)
        float u = PID_Step(&d->pid, error, dt_s);
 8001248:	6a3b      	ldr	r3, [r7, #32]
 800124a:	330c      	adds	r3, #12
 800124c:	edd7 0a01 	vldr	s1, [r7, #4]
 8001250:	ed97 0a03 	vldr	s0, [r7, #12]
 8001254:	4618      	mov	r0, r3
 8001256:	f000 f865 	bl	8001324 <PID_Step>
 800125a:	ed87 0a02 	vstr	s0, [r7, #8]

        MotorDir_t dir;
        float duty;

        if (u >= 0.0f) {
 800125e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001262:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800126a:	db05      	blt.n	8001278 <Drive_UpdateAll+0x108>
            dir  = MOTOR_DIR_FWD;
 800126c:	2301      	movs	r3, #1
 800126e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            duty = u;
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	627b      	str	r3, [r7, #36]	@ 0x24
 8001276:	e008      	b.n	800128a <Drive_UpdateAll+0x11a>
        } else {
            dir  = MOTOR_DIR_REV;
 8001278:	23ff      	movs	r3, #255	@ 0xff
 800127a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            duty = -u;
 800127e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001282:	eef1 7a67 	vneg.f32	s15, s15
 8001286:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        }

        // *** จุดสำคัญ: duty = base + สัดส่วนจาก PID ***
        if (d->target_tps != 0.0f) {
 800128a:	6a3b      	ldr	r3, [r7, #32]
 800128c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001290:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001298:	d009      	beq.n	80012ae <Drive_UpdateAll+0x13e>
            duty = d->duty_base + duty;   // base ต่อ-ล้อ + สัดส่วนจาก PID
 800129a:	6a3b      	ldr	r3, [r7, #32]
 800129c:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80012a0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80012a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012a8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 80012ac:	e002      	b.n	80012b4 <Drive_UpdateAll+0x144>
        } else {
            duty = 0.0f;                  // target = 0 -> ไม่ต้องใส่ base
 80012ae:	f04f 0300 	mov.w	r3, #0
 80012b2:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        // clamp
        if (duty > 1.0f) duty = 1.0f;
 80012b4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80012b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c4:	dd02      	ble.n	80012cc <Drive_UpdateAll+0x15c>
 80012c6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80012ca:	627b      	str	r3, [r7, #36]	@ 0x24
        if (duty < 0.0f) duty = 0.0f;
 80012cc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80012d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d8:	d502      	bpl.n	80012e0 <Drive_UpdateAll+0x170>
 80012da:	f04f 0300 	mov.w	r3, #0
 80012de:	627b      	str	r3, [r7, #36]	@ 0x24

        d->last_duty = duty;              // <-- เก็บ duty ล่าสุด
 80012e0:	6a3b      	ldr	r3, [r7, #32]
 80012e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012e4:	63da      	str	r2, [r3, #60]	@ 0x3c
        Motor_set(d->motor_idx, dir, duty);
 80012e6:	6a3b      	ldr	r3, [r7, #32]
 80012e8:	791b      	ldrb	r3, [r3, #4]
 80012ea:	f997 202b 	ldrsb.w	r2, [r7, #43]	@ 0x2b
 80012ee:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80012f2:	4611      	mov	r1, r2
 80012f4:	4618      	mov	r0, r3
 80012f6:	f000 ff25 	bl	8002144 <Motor_set>
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 80012fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012fc:	3301      	adds	r3, #1
 80012fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001302:	2b03      	cmp	r3, #3
 8001304:	f67f af4a 	bls.w	800119c <Drive_UpdateAll+0x2c>
//                   d->last_duty,
//                   d->duty_base,
//                   (int)dir);
//        }
    }
}
 8001308:	bf00      	nop
 800130a:	bf00      	nop
 800130c:	3730      	adds	r7, #48	@ 0x30
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	3a83126f 	.word	0x3a83126f
 8001318:	20000640 	.word	0x20000640
 800131c:	20000000 	.word	0x20000000
 8001320:	00000000 	.word	0x00000000

08001324 <PID_Step>:
 */

#include "Control/pid_ctrl.h"

float PID_Step(PID_t *p, float error, float dt)
{
 8001324:	b480      	push	{r7}
 8001326:	b08b      	sub	sp, #44	@ 0x2c
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001330:	edc7 0a01 	vstr	s1, [r7, #4]
    // P
    float p_out = p->kp * error;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	edd3 7a00 	vldr	s15, [r3]
 800133a:	ed97 7a02 	vldr	s14, [r7, #8]
 800133e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001342:	edc7 7a07 	vstr	s15, [r7, #28]

    // I
    p->integrator += error * dt;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	ed93 7a03 	vldr	s14, [r3, #12]
 800134c:	edd7 6a02 	vldr	s13, [r7, #8]
 8001350:	edd7 7a01 	vldr	s15, [r7, #4]
 8001354:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001358:	ee77 7a27 	vadd.f32	s15, s14, s15
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	edc3 7a03 	vstr	s15, [r3, #12]
    float i_out = p->ki * p->integrator;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	ed93 7a01 	vldr	s14, [r3, #4]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	edd3 7a03 	vldr	s15, [r3, #12]
 800136e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001372:	edc7 7a06 	vstr	s15, [r7, #24]

    // D
    float d_term = 0.0f;
 8001376:	f04f 0300 	mov.w	r3, #0
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dt > 0.0f) {
 800137c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001380:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001388:	dd0c      	ble.n	80013a4 <PID_Step+0x80>
        d_term = (error - p->prev_error) / dt;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001390:	ed97 7a02 	vldr	s14, [r7, #8]
 8001394:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001398:	ed97 7a01 	vldr	s14, [r7, #4]
 800139c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013a0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    }
    float d_out = p->kd * d_term;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	edd3 7a02 	vldr	s15, [r3, #8]
 80013aa:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80013ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013b2:	edc7 7a05 	vstr	s15, [r7, #20]

    float out = p_out + i_out + d_out;
 80013b6:	ed97 7a07 	vldr	s14, [r7, #28]
 80013ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80013be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c2:	ed97 7a05 	vldr	s14, [r7, #20]
 80013c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ca:	edc7 7a08 	vstr	s15, [r7, #32]

    // clamp
    if (out > p->out_max) out = p->out_max;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	edd3 7a06 	vldr	s15, [r3, #24]
 80013d4:	ed97 7a08 	vldr	s14, [r7, #32]
 80013d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e0:	dd02      	ble.n	80013e8 <PID_Step+0xc4>
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	699b      	ldr	r3, [r3, #24]
 80013e6:	623b      	str	r3, [r7, #32]
    if (out < p->out_min) out = p->out_min;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	edd3 7a05 	vldr	s15, [r3, #20]
 80013ee:	ed97 7a08 	vldr	s14, [r7, #32]
 80013f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013fa:	d502      	bpl.n	8001402 <PID_Step+0xde>
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	695b      	ldr	r3, [r3, #20]
 8001400:	623b      	str	r3, [r7, #32]

    p->prev_error = error;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	68ba      	ldr	r2, [r7, #8]
 8001406:	611a      	str	r2, [r3, #16]
    return out;
 8001408:	6a3b      	ldr	r3, [r7, #32]
 800140a:	ee07 3a90 	vmov	s15, r3
}
 800140e:	eeb0 0a67 	vmov.f32	s0, s15
 8001412:	372c      	adds	r7, #44	@ 0x2c
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <wrap_ticks>:
		.integrator=0, .prev_error=0,
		.out_min=-1.0f, .out_max=1.0f } },	// ENC5 -> Motor8 (front-left steer)
};

uint16_t wrap_ticks(int32_t t)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
    while (t < 0)                 			t += STEER_TICKS_MAX;
 8001424:	e003      	b.n	800142e <wrap_ticks+0x12>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800142c:	607b      	str	r3, [r7, #4]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2b00      	cmp	r3, #0
 8001432:	dbf8      	blt.n	8001426 <wrap_ticks+0xa>
    while (t >= (int32_t)STEER_TICKS_MAX)	t -= STEER_TICKS_MAX;
 8001434:	e003      	b.n	800143e <wrap_ticks+0x22>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800143c:	607b      	str	r3, [r7, #4]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001444:	daf7      	bge.n	8001436 <wrap_ticks+0x1a>
    return (uint16_t)t;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	b29b      	uxth	r3, r3
}
 800144a:	4618      	mov	r0, r3
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
	...

08001458 <Steer_SetTargetAngleDeg>:

// คำนวณ target_ticks ของทุกล้อตามมุม angle_deg (ใช้ zero_offset ของแต่ละล้อ) (+ ซ้าย, - ขวา)
void Steer_SetTargetAngleDeg(float angle_deg)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b086      	sub	sp, #24
 800145c:	af00      	add	r7, sp, #0
 800145e:	ed87 0a01 	vstr	s0, [r7, #4]
    // clamp มุมไม่เกิน ±40°
    if (angle_deg >  STEER_MAX_DEG) angle_deg =  STEER_MAX_DEG;
 8001462:	edd7 7a01 	vldr	s15, [r7, #4]
 8001466:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80014f8 <Steer_SetTargetAngleDeg+0xa0>
 800146a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800146e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001472:	dd01      	ble.n	8001478 <Steer_SetTargetAngleDeg+0x20>
 8001474:	4b21      	ldr	r3, [pc, #132]	@ (80014fc <Steer_SetTargetAngleDeg+0xa4>)
 8001476:	607b      	str	r3, [r7, #4]
    if (angle_deg < -STEER_MAX_DEG) angle_deg = -STEER_MAX_DEG;
 8001478:	edd7 7a01 	vldr	s15, [r7, #4]
 800147c:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001500 <Steer_SetTargetAngleDeg+0xa8>
 8001480:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001488:	d501      	bpl.n	800148e <Steer_SetTargetAngleDeg+0x36>
 800148a:	4b1e      	ldr	r3, [pc, #120]	@ (8001504 <Steer_SetTargetAngleDeg+0xac>)
 800148c:	607b      	str	r3, [r7, #4]

    float delta_ticks_f = angle_deg * ENC_TICKS_PER_DEG;
 800148e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001492:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001508 <Steer_SetTargetAngleDeg+0xb0>
 8001496:	ee67 7a87 	vmul.f32	s15, s15, s14
 800149a:	edc7 7a04 	vstr	s15, [r7, #16]

    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 800149e:	2300      	movs	r3, #0
 80014a0:	617b      	str	r3, [r7, #20]
 80014a2:	e021      	b.n	80014e8 <Steer_SetTargetAngleDeg+0x90>
        int32_t base  = (int32_t)steer_axes[i].zero_offset;
 80014a4:	4a19      	ldr	r2, [pc, #100]	@ (800150c <Steer_SetTargetAngleDeg+0xb4>)
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	2134      	movs	r1, #52	@ 0x34
 80014aa:	fb01 f303 	mul.w	r3, r1, r3
 80014ae:	4413      	add	r3, r2
 80014b0:	3308      	adds	r3, #8
 80014b2:	881b      	ldrh	r3, [r3, #0]
 80014b4:	60fb      	str	r3, [r7, #12]
        int32_t delta = (int32_t)lrintf(delta_ticks_f);   // ปัดเป็น int
 80014b6:	ed97 0a04 	vldr	s0, [r7, #16]
 80014ba:	f016 fa21 	bl	8017900 <lrintf>
 80014be:	60b8      	str	r0, [r7, #8]
        steer_axes[i].target_ticks = wrap_ticks(base + delta);
 80014c0:	68fa      	ldr	r2, [r7, #12]
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	4413      	add	r3, r2
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff ffa8 	bl	800141c <wrap_ticks>
 80014cc:	4603      	mov	r3, r0
 80014ce:	4618      	mov	r0, r3
 80014d0:	4a0e      	ldr	r2, [pc, #56]	@ (800150c <Steer_SetTargetAngleDeg+0xb4>)
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	2134      	movs	r1, #52	@ 0x34
 80014d6:	fb01 f303 	mul.w	r3, r1, r3
 80014da:	4413      	add	r3, r2
 80014dc:	330c      	adds	r3, #12
 80014de:	4602      	mov	r2, r0
 80014e0:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	3301      	adds	r3, #1
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	2b03      	cmp	r3, #3
 80014ec:	d9da      	bls.n	80014a4 <Steer_SetTargetAngleDeg+0x4c>
    }
}
 80014ee:	bf00      	nop
 80014f0:	bf00      	nop
 80014f2:	3718      	adds	r7, #24
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	42200000 	.word	0x42200000
 80014fc:	42200000 	.word	0x42200000
 8001500:	c2200000 	.word	0xc2200000
 8001504:	c2200000 	.word	0xc2200000
 8001508:	40360b61 	.word	0x40360b61
 800150c:	2000010c 	.word	0x2000010c

08001510 <SteerMotor_Jog>:

void SteerMotor_Jog(uint8_t axis, MotorDir_t dir, float duty)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	460a      	mov	r2, r1
 800151a:	ed87 0a00 	vstr	s0, [r7]
 800151e:	71fb      	strb	r3, [r7, #7]
 8001520:	4613      	mov	r3, r2
 8001522:	71bb      	strb	r3, [r7, #6]
    if (axis >= 4) return;
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	2b03      	cmp	r3, #3
 8001528:	d80d      	bhi.n	8001546 <SteerMotor_Jog+0x36>
    uint8_t motor_idx = steer_motor_ids[axis];
 800152a:	79fb      	ldrb	r3, [r7, #7]
 800152c:	4a08      	ldr	r2, [pc, #32]	@ (8001550 <SteerMotor_Jog+0x40>)
 800152e:	5cd3      	ldrb	r3, [r2, r3]
 8001530:	73fb      	strb	r3, [r7, #15]
    Motor_set(motor_idx, dir, duty);
 8001532:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	ed97 0a00 	vldr	s0, [r7]
 800153c:	4611      	mov	r1, r2
 800153e:	4618      	mov	r0, r3
 8001540:	f000 fe00 	bl	8002144 <Motor_set>
 8001544:	e000      	b.n	8001548 <SteerMotor_Jog+0x38>
    if (axis >= 4) return;
 8001546:	bf00      	nop
}
 8001548:	3710      	adds	r7, #16
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	0801ab14 	.word	0x0801ab14

08001554 <Steer_PrintCurrentZeroConfig>:

// พิมพ์ค่า zero_offset ปัจจุบันของทุกล้อในรูปโค้ด steer_axes[]
void Steer_PrintCurrentZeroConfig(void)
{
 8001554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001558:	b0a7      	sub	sp, #156	@ 0x9c
 800155a:	af10      	add	r7, sp, #64	@ 0x40
    uint16_t ticks[STEER_NUM];
    float    degs[STEER_NUM];

    // อ่าน encoder ทุกแกน
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 800155c:	2300      	movs	r3, #0
 800155e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001560:	e02a      	b.n	80015b8 <Steer_PrintCurrentZeroConfig+0x64>
        uint16_t t = ENC_ReadRaw_ByIndex(steer_axes[i].enc_index);
 8001562:	4a6e      	ldr	r2, [pc, #440]	@ (800171c <Steer_PrintCurrentZeroConfig+0x1c8>)
 8001564:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001566:	2134      	movs	r1, #52	@ 0x34
 8001568:	fb01 f303 	mul.w	r3, r1, r3
 800156c:	4413      	add	r3, r2
 800156e:	3304      	adds	r3, #4
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4618      	mov	r0, r3
 8001574:	f000 fca4 	bl	8001ec0 <ENC_ReadRaw_ByIndex>
 8001578:	4603      	mov	r3, r0
 800157a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
        ticks[i] = t;
 800157e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	3330      	adds	r3, #48	@ 0x30
 8001584:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001588:	4413      	add	r3, r2
 800158a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800158e:	f823 2c1c 	strh.w	r2, [r3, #-28]
        degs[i]  = ENC_TicksToDeg(t);
 8001592:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001596:	4618      	mov	r0, r3
 8001598:	f000 fcee 	bl	8001f78 <ENC_TicksToDeg>
 800159c:	eef0 7a40 	vmov.f32	s15, s0
 80015a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	3330      	adds	r3, #48	@ 0x30
 80015a6:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80015aa:	4413      	add	r3, r2
 80015ac:	3b2c      	subs	r3, #44	@ 0x2c
 80015ae:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 80015b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015b4:	3301      	adds	r3, #1
 80015b6:	657b      	str	r3, [r7, #84]	@ 0x54
 80015b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015ba:	2b03      	cmp	r3, #3
 80015bc:	d9d1      	bls.n	8001562 <Steer_PrintCurrentZeroConfig+0xe>
    }

    printf("\r\n==== STEER ZERO CAL RESULT ====\r\n");
 80015be:	4858      	ldr	r0, [pc, #352]	@ (8001720 <Steer_PrintCurrentZeroConfig+0x1cc>)
 80015c0:	f014 fa22 	bl	8015a08 <puts>
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 80015c4:	2300      	movs	r3, #0
 80015c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80015c8:	e026      	b.n	8001618 <Steer_PrintCurrentZeroConfig+0xc4>
        printf("[ZCAL] %s: tick=%4u (%.2f deg)\r\n",
 80015ca:	4a54      	ldr	r2, [pc, #336]	@ (800171c <Steer_PrintCurrentZeroConfig+0x1c8>)
 80015cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80015ce:	2134      	movs	r1, #52	@ 0x34
 80015d0:	fb01 f303 	mul.w	r3, r1, r3
 80015d4:	4413      	add	r3, r2
 80015d6:	681c      	ldr	r4, [r3, #0]
               steer_axes[i].name,
               (unsigned)ticks[i],
 80015d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	3330      	adds	r3, #48	@ 0x30
 80015de:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80015e2:	4413      	add	r3, r2
 80015e4:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
        printf("[ZCAL] %s: tick=%4u (%.2f deg)\r\n",
 80015e8:	461d      	mov	r5, r3
               degs[i]);
 80015ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	3330      	adds	r3, #48	@ 0x30
 80015f0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80015f4:	4413      	add	r3, r2
 80015f6:	3b2c      	subs	r3, #44	@ 0x2c
 80015f8:	681b      	ldr	r3, [r3, #0]
        printf("[ZCAL] %s: tick=%4u (%.2f deg)\r\n",
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7fe ffc4 	bl	8000588 <__aeabi_f2d>
 8001600:	4602      	mov	r2, r0
 8001602:	460b      	mov	r3, r1
 8001604:	e9cd 2300 	strd	r2, r3, [sp]
 8001608:	462a      	mov	r2, r5
 800160a:	4621      	mov	r1, r4
 800160c:	4845      	ldr	r0, [pc, #276]	@ (8001724 <Steer_PrintCurrentZeroConfig+0x1d0>)
 800160e:	f014 f993 	bl	8015938 <iprintf>
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 8001612:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001614:	3301      	adds	r3, #1
 8001616:	653b      	str	r3, [r7, #80]	@ 0x50
 8001618:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800161a:	2b03      	cmp	r3, #3
 800161c:	d9d5      	bls.n	80015ca <Steer_PrintCurrentZeroConfig+0x76>
    }

    printf("\r\n/* Paste config below into your code (steer_axes[]): */\r\n");
 800161e:	4842      	ldr	r0, [pc, #264]	@ (8001728 <Steer_PrintCurrentZeroConfig+0x1d4>)
 8001620:	f014 f9f2 	bl	8015a08 <puts>
    printf("static SteerAxis_t steer_axes[] = {\r\n");
 8001624:	4841      	ldr	r0, [pc, #260]	@ (800172c <Steer_PrintCurrentZeroConfig+0x1d8>)
 8001626:	f014 f9ef 	bl	8015a08 <puts>

    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 800162a:	2300      	movs	r3, #0
 800162c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800162e:	e06a      	b.n	8001706 <Steer_PrintCurrentZeroConfig+0x1b2>
        SteerAxis_t *ax = &steer_axes[i];
 8001630:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001632:	2234      	movs	r2, #52	@ 0x34
 8001634:	fb02 f303 	mul.w	r3, r2, r3
 8001638:	4a38      	ldr	r2, [pc, #224]	@ (800171c <Steer_PrintCurrentZeroConfig+0x1c8>)
 800163a:	4413      	add	r3, r2
 800163c:	64bb      	str	r3, [r7, #72]	@ 0x48
        uint16_t z = ticks[i];
 800163e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	3330      	adds	r3, #48	@ 0x30
 8001644:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001648:	4413      	add	r3, r2
 800164a:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 800164e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 8001652:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	627b      	str	r3, [r7, #36]	@ 0x24
 8001658:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800165a:	685a      	ldr	r2, [r3, #4]
 800165c:	623a      	str	r2, [r7, #32]
 800165e:	f8b7 0046 	ldrh.w	r0, [r7, #70]	@ 0x46
 8001662:	61f8      	str	r0, [r7, #28]
               "        .integrator=0, .prev_error=0,\r\n"
               "        .out_min=%.1ff, .out_max=%.1ff }, 0.0f },\r\n",
               ax->name,
               ax->enc_index,
               (unsigned)z,        // zero_offset ใหม่
               ax->motor_idx,
 8001664:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001666:	7a9b      	ldrb	r3, [r3, #10]
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 8001668:	61bb      	str	r3, [r7, #24]
               (int)ax->enc_dir,
 800166a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800166c:	f993 300b 	ldrsb.w	r3, [r3, #11]
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 8001670:	617b      	str	r3, [r7, #20]
 8001672:	f8b7 6046 	ldrh.w	r6, [r7, #70]	@ 0x46
               (unsigned)z,        // target_ticks เริ่มต้น = zero_offset
               ax->duty_base,
 8001676:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001678:	691b      	ldr	r3, [r3, #16]
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe ff84 	bl	8000588 <__aeabi_f2d>
 8001680:	e9c7 0102 	strd	r0, r1, [r7, #8]
               ax->pid.kp,
 8001684:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001686:	695b      	ldr	r3, [r3, #20]
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 8001688:	4618      	mov	r0, r3
 800168a:	f7fe ff7d 	bl	8000588 <__aeabi_f2d>
 800168e:	e9c7 0100 	strd	r0, r1, [r7]
               ax->pid.ki,
 8001692:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001694:	699b      	ldr	r3, [r3, #24]
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 8001696:	4618      	mov	r0, r3
 8001698:	f7fe ff76 	bl	8000588 <__aeabi_f2d>
 800169c:	4682      	mov	sl, r0
 800169e:	468b      	mov	fp, r1
               ax->pid.kd,
 80016a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80016a2:	69db      	ldr	r3, [r3, #28]
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7fe ff6f 	bl	8000588 <__aeabi_f2d>
 80016aa:	4680      	mov	r8, r0
 80016ac:	4689      	mov	r9, r1
               ax->pid.out_min,
 80016ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80016b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7fe ff68 	bl	8000588 <__aeabi_f2d>
 80016b8:	4604      	mov	r4, r0
 80016ba:	460d      	mov	r5, r1
               ax->pid.out_max);
 80016bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80016be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7fe ff61 	bl	8000588 <__aeabi_f2d>
 80016c6:	4602      	mov	r2, r0
 80016c8:	460b      	mov	r3, r1
 80016ca:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 80016ce:	e9cd 450c 	strd	r4, r5, [sp, #48]	@ 0x30
 80016d2:	e9cd 890a 	strd	r8, r9, [sp, #40]	@ 0x28
 80016d6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80016da:	ed97 7b00 	vldr	d7, [r7]
 80016de:	ed8d 7b06 	vstr	d7, [sp, #24]
 80016e2:	ed97 7b02 	vldr	d7, [r7, #8]
 80016e6:	ed8d 7b04 	vstr	d7, [sp, #16]
 80016ea:	9602      	str	r6, [sp, #8]
 80016ec:	697c      	ldr	r4, [r7, #20]
 80016ee:	9401      	str	r4, [sp, #4]
 80016f0:	69bc      	ldr	r4, [r7, #24]
 80016f2:	9400      	str	r4, [sp, #0]
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	6a3a      	ldr	r2, [r7, #32]
 80016f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016fa:	480d      	ldr	r0, [pc, #52]	@ (8001730 <Steer_PrintCurrentZeroConfig+0x1dc>)
 80016fc:	f014 f91c 	bl	8015938 <iprintf>
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 8001700:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001702:	3301      	adds	r3, #1
 8001704:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001706:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001708:	2b03      	cmp	r3, #3
 800170a:	d991      	bls.n	8001630 <Steer_PrintCurrentZeroConfig+0xdc>
    }

    printf("};\r\n\n");
 800170c:	4809      	ldr	r0, [pc, #36]	@ (8001734 <Steer_PrintCurrentZeroConfig+0x1e0>)
 800170e:	f014 f97b 	bl	8015a08 <puts>
}
 8001712:	bf00      	nop
 8001714:	375c      	adds	r7, #92	@ 0x5c
 8001716:	46bd      	mov	sp, r7
 8001718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800171c:	2000010c 	.word	0x2000010c
 8001720:	08017ac4 	.word	0x08017ac4
 8001724:	08017ae8 	.word	0x08017ae8
 8001728:	08017b0c 	.word	0x08017b0c
 800172c:	08017b48 	.word	0x08017b48
 8001730:	08017b70 	.word	0x08017b70
 8001734:	08017c20 	.word	0x08017c20

08001738 <Steer_SetCmdTargetDeg>:

void Steer_SetCmdTargetDeg(float angle_deg)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	ed87 0a01 	vstr	s0, [r7, #4]
    // clamp อีกครั้งเผื่อ caller ส่งเกิน
    if (angle_deg >  STEER_MAX_DEG) angle_deg =  STEER_MAX_DEG;
 8001742:	edd7 7a01 	vldr	s15, [r7, #4]
 8001746:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001780 <Steer_SetCmdTargetDeg+0x48>
 800174a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800174e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001752:	dd01      	ble.n	8001758 <Steer_SetCmdTargetDeg+0x20>
 8001754:	4b0b      	ldr	r3, [pc, #44]	@ (8001784 <Steer_SetCmdTargetDeg+0x4c>)
 8001756:	607b      	str	r3, [r7, #4]
    if (angle_deg < -STEER_MAX_DEG) angle_deg = -STEER_MAX_DEG;
 8001758:	edd7 7a01 	vldr	s15, [r7, #4]
 800175c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001788 <Steer_SetCmdTargetDeg+0x50>
 8001760:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001768:	d501      	bpl.n	800176e <Steer_SetCmdTargetDeg+0x36>
 800176a:	4b08      	ldr	r3, [pc, #32]	@ (800178c <Steer_SetCmdTargetDeg+0x54>)
 800176c:	607b      	str	r3, [r7, #4]
    g_cmd_target_deg = angle_deg;
 800176e:	4a08      	ldr	r2, [pc, #32]	@ (8001790 <Steer_SetCmdTargetDeg+0x58>)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6013      	str	r3, [r2, #0]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr
 8001780:	42200000 	.word	0x42200000
 8001784:	42200000 	.word	0x42200000
 8001788:	c2200000 	.word	0xc2200000
 800178c:	c2200000 	.word	0xc2200000
 8001790:	20000644 	.word	0x20000644

08001794 <Steer_InitTargetsToZero>:

// เริ่มต้น: ให้ target = zero ทั้งหมด
void Steer_InitTargetsToZero(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
    g_cmd_target_deg     = 0.0f;
 8001798:	4b06      	ldr	r3, [pc, #24]	@ (80017b4 <Steer_InitTargetsToZero+0x20>)
 800179a:	f04f 0200 	mov.w	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
    g_current_target_deg = 0.0f;
 80017a0:	4b05      	ldr	r3, [pc, #20]	@ (80017b8 <Steer_InitTargetsToZero+0x24>)
 80017a2:	f04f 0200 	mov.w	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
    Steer_SetTargetAngleDeg(0.0f);
 80017a8:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 80017bc <Steer_InitTargetsToZero+0x28>
 80017ac:	f7ff fe54 	bl	8001458 <Steer_SetTargetAngleDeg>
}
 80017b0:	bf00      	nop
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20000644 	.word	0x20000644
 80017b8:	20000648 	.word	0x20000648
 80017bc:	00000000 	.word	0x00000000

080017c0 <Steer_UpdateTargetWithRamp>:

// อัปเดตมุมเป้าหมายแบบ ramp จาก g_cmd_target_deg -> g_current_target_deg
void Steer_UpdateTargetWithRamp(float dt_s)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	ed87 0a01 	vstr	s0, [r7, #4]
    if (dt_s <= 0.0f) dt_s = 0.001f;
 80017ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80017ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d6:	d801      	bhi.n	80017dc <Steer_UpdateTargetWithRamp+0x1c>
 80017d8:	4b30      	ldr	r3, [pc, #192]	@ (800189c <Steer_UpdateTargetWithRamp+0xdc>)
 80017da:	607b      	str	r3, [r7, #4]

    // ต่างของมุม (deg)
    float delta = g_cmd_target_deg - g_current_target_deg;
 80017dc:	4b30      	ldr	r3, [pc, #192]	@ (80018a0 <Steer_UpdateTargetWithRamp+0xe0>)
 80017de:	ed93 7a00 	vldr	s14, [r3]
 80017e2:	4b30      	ldr	r3, [pc, #192]	@ (80018a4 <Steer_UpdateTargetWithRamp+0xe4>)
 80017e4:	edd3 7a00 	vldr	s15, [r3]
 80017e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017ec:	edc7 7a03 	vstr	s15, [r7, #12]

    // limit การเปลี่ยนแปลงต่อรอบ (deg)
    float max_step = STEER_RAMP_DEG_PER_SEC * dt_s;
 80017f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80017f4:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80018a8 <Steer_UpdateTargetWithRamp+0xe8>
 80017f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017fc:	edc7 7a02 	vstr	s15, [r7, #8]

    if (delta >  max_step) delta =  max_step;
 8001800:	ed97 7a03 	vldr	s14, [r7, #12]
 8001804:	edd7 7a02 	vldr	s15, [r7, #8]
 8001808:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800180c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001810:	dd01      	ble.n	8001816 <Steer_UpdateTargetWithRamp+0x56>
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	60fb      	str	r3, [r7, #12]
    if (delta < -max_step) delta = -max_step;
 8001816:	edd7 7a02 	vldr	s15, [r7, #8]
 800181a:	eef1 7a67 	vneg.f32	s15, s15
 800181e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001822:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800182a:	d505      	bpl.n	8001838 <Steer_UpdateTargetWithRamp+0x78>
 800182c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001830:	eef1 7a67 	vneg.f32	s15, s15
 8001834:	edc7 7a03 	vstr	s15, [r7, #12]

    g_current_target_deg += delta;
 8001838:	4b1a      	ldr	r3, [pc, #104]	@ (80018a4 <Steer_UpdateTargetWithRamp+0xe4>)
 800183a:	ed93 7a00 	vldr	s14, [r3]
 800183e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001842:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001846:	4b17      	ldr	r3, [pc, #92]	@ (80018a4 <Steer_UpdateTargetWithRamp+0xe4>)
 8001848:	edc3 7a00 	vstr	s15, [r3]

    // deadzone เล็ก ๆ รอบ 0 กันค้างค่าจิ๋ว ๆ
    if (fabsf(g_current_target_deg) < 0.05f && fabsf(g_cmd_target_deg) < 0.05f) {
 800184c:	4b15      	ldr	r3, [pc, #84]	@ (80018a4 <Steer_UpdateTargetWithRamp+0xe4>)
 800184e:	edd3 7a00 	vldr	s15, [r3]
 8001852:	eef0 7ae7 	vabs.f32	s15, s15
 8001856:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80018ac <Steer_UpdateTargetWithRamp+0xec>
 800185a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800185e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001862:	d50f      	bpl.n	8001884 <Steer_UpdateTargetWithRamp+0xc4>
 8001864:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <Steer_UpdateTargetWithRamp+0xe0>)
 8001866:	edd3 7a00 	vldr	s15, [r3]
 800186a:	eef0 7ae7 	vabs.f32	s15, s15
 800186e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80018ac <Steer_UpdateTargetWithRamp+0xec>
 8001872:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187a:	d503      	bpl.n	8001884 <Steer_UpdateTargetWithRamp+0xc4>
        g_current_target_deg = 0.0f;
 800187c:	4b09      	ldr	r3, [pc, #36]	@ (80018a4 <Steer_UpdateTargetWithRamp+0xe4>)
 800187e:	f04f 0200 	mov.w	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
    }

    // เซ็ต target_ticks ของทุกล้อจากมุมที่ ramp แล้ว
    Steer_SetTargetAngleDeg(g_current_target_deg);
 8001884:	4b07      	ldr	r3, [pc, #28]	@ (80018a4 <Steer_UpdateTargetWithRamp+0xe4>)
 8001886:	edd3 7a00 	vldr	s15, [r3]
 800188a:	eeb0 0a67 	vmov.f32	s0, s15
 800188e:	f7ff fde3 	bl	8001458 <Steer_SetTargetAngleDeg>
}
 8001892:	bf00      	nop
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	3a83126f 	.word	0x3a83126f
 80018a0:	20000644 	.word	0x20000644
 80018a4:	20000648 	.word	0x20000648
 80018a8:	42200000 	.word	0x42200000
 80018ac:	3d4ccccd 	.word	0x3d4ccccd

080018b0 <Steer_UpdateAll>:

// รัน P-control ของทั้ง 4 ล้อให้เข้า target_ticks (ใช้ encoder_abs)
void Steer_UpdateAll(float dt_s)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b08c      	sub	sp, #48	@ 0x30
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	ed87 0a01 	vstr	s0, [r7, #4]
    if (dt_s <= 0.0f) dt_s = 0.001f;
 80018ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80018be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c6:	d801      	bhi.n	80018cc <Steer_UpdateAll+0x1c>
 80018c8:	4b7a      	ldr	r3, [pc, #488]	@ (8001ab4 <Steer_UpdateAll+0x204>)
 80018ca:	607b      	str	r3, [r7, #4]

    static uint32_t dbg_cnt = 0;
    dbg_cnt++;
 80018cc:	4b7a      	ldr	r3, [pc, #488]	@ (8001ab8 <Steer_UpdateAll+0x208>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	3301      	adds	r3, #1
 80018d2:	4a79      	ldr	r2, [pc, #484]	@ (8001ab8 <Steer_UpdateAll+0x208>)
 80018d4:	6013      	str	r3, [r2, #0]

    // ถ้า |cmd - current| > 0.5° แปลว่ายัง ramp อยู่
    bool steering_ramping = (fabsf(g_cmd_target_deg - g_current_target_deg) > 0.5f);
 80018d6:	4b79      	ldr	r3, [pc, #484]	@ (8001abc <Steer_UpdateAll+0x20c>)
 80018d8:	ed93 7a00 	vldr	s14, [r3]
 80018dc:	4b78      	ldr	r3, [pc, #480]	@ (8001ac0 <Steer_UpdateAll+0x210>)
 80018de:	edd3 7a00 	vldr	s15, [r3]
 80018e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018e6:	eef0 7ae7 	vabs.f32	s15, s15
 80018ea:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80018ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f6:	bfcc      	ite	gt
 80018f8:	2301      	movgt	r3, #1
 80018fa:	2300      	movle	r3, #0
 80018fc:	76fb      	strb	r3, [r7, #27]

    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 80018fe:	2300      	movs	r3, #0
 8001900:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001902:	e0cd      	b.n	8001aa0 <Steer_UpdateAll+0x1f0>
        SteerAxis_t *ax = &steer_axes[i];
 8001904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001906:	2234      	movs	r2, #52	@ 0x34
 8001908:	fb02 f303 	mul.w	r3, r2, r3
 800190c:	4a6d      	ldr	r2, [pc, #436]	@ (8001ac4 <Steer_UpdateAll+0x214>)
 800190e:	4413      	add	r3, r2
 8001910:	617b      	str	r3, [r7, #20]

        uint16_t ticks = ENC_ReadRaw_ByIndex(ax->enc_index);
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	4618      	mov	r0, r3
 8001918:	f000 fad2 	bl	8001ec0 <ENC_ReadRaw_ByIndex>
 800191c:	4603      	mov	r3, r0
 800191e:	827b      	strh	r3, [r7, #18]
        if (ticks == 0xFFFF) {
 8001920:	8a7b      	ldrh	r3, [r7, #18]
 8001922:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001926:	4293      	cmp	r3, r2
 8001928:	d10c      	bne.n	8001944 <Steer_UpdateAll+0x94>
            Motor_set(ax->motor_idx, MOTOR_DIR_BRAKE, 0.0f);
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	7a9b      	ldrb	r3, [r3, #10]
 800192e:	ed9f 0a66 	vldr	s0, [pc, #408]	@ 8001ac8 <Steer_UpdateAll+0x218>
 8001932:	2100      	movs	r1, #0
 8001934:	4618      	mov	r0, r3
 8001936:	f000 fc05 	bl	8002144 <Motor_set>
            ax->last_duty = 0.0f;
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	f04f 0200 	mov.w	r2, #0
 8001940:	631a      	str	r2, [r3, #48]	@ 0x30
            continue;
 8001942:	e0aa      	b.n	8001a9a <Steer_UpdateAll+0x1ea>
        }

        int16_t err_ticks = ENC10_Diff(ticks, ax->target_ticks);
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	899a      	ldrh	r2, [r3, #12]
 8001948:	8a7b      	ldrh	r3, [r7, #18]
 800194a:	4611      	mov	r1, r2
 800194c:	4618      	mov	r0, r3
 800194e:	f000 fb3b 	bl	8001fc8 <ENC10_Diff>
 8001952:	4603      	mov	r3, r0
 8001954:	823b      	strh	r3, [r7, #16]
        err_ticks = (int16_t)(err_ticks * ax->enc_dir);
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	f993 300b 	ldrsb.w	r3, [r3, #11]
 800195c:	b29a      	uxth	r2, r3
 800195e:	8a3b      	ldrh	r3, [r7, #16]
 8001960:	fb12 f303 	smulbb	r3, r2, r3
 8001964:	b29b      	uxth	r3, r3
 8001966:	823b      	strh	r3, [r7, #16]
        float err_f = (float)err_ticks;
 8001968:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800196c:	ee07 3a90 	vmov	s15, r3
 8001970:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001974:	edc7 7a03 	vstr	s15, [r7, #12]

        bool in_deadband = (err_f > -STEER_DEADBAND_TICKS &&
 8001978:	edd7 7a03 	vldr	s15, [r7, #12]
 800197c:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 8001980:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001988:	dd0a      	ble.n	80019a0 <Steer_UpdateAll+0xf0>
 800198a:	edd7 7a03 	vldr	s15, [r7, #12]
 800198e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001992:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800199a:	d501      	bpl.n	80019a0 <Steer_UpdateAll+0xf0>
 800199c:	2301      	movs	r3, #1
 800199e:	e000      	b.n	80019a2 <Steer_UpdateAll+0xf2>
 80019a0:	2300      	movs	r3, #0
 80019a2:	72fb      	strb	r3, [r7, #11]
 80019a4:	7afb      	ldrb	r3, [r7, #11]
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	72fb      	strb	r3, [r7, #11]
                            err_f <  STEER_DEADBAND_TICKS);

        // ถ้าไม่ ramp แล้ว และอยู่ใน deadband -> hold เฉย ๆ
        if (!steering_ramping && in_deadband) {
 80019ac:	7efb      	ldrb	r3, [r7, #27]
 80019ae:	f083 0301 	eor.w	r3, r3, #1
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d00f      	beq.n	80019d8 <Steer_UpdateAll+0x128>
 80019b8:	7afb      	ldrb	r3, [r7, #11]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d00c      	beq.n	80019d8 <Steer_UpdateAll+0x128>
            Motor_set(ax->motor_idx, MOTOR_DIR_BRAKE, 0.0f);
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	7a9b      	ldrb	r3, [r3, #10]
 80019c2:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 8001ac8 <Steer_UpdateAll+0x218>
 80019c6:	2100      	movs	r1, #0
 80019c8:	4618      	mov	r0, r3
 80019ca:	f000 fbbb 	bl	8002144 <Motor_set>
            ax->last_duty = 0.0f;
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	f04f 0200 	mov.w	r2, #0
 80019d4:	631a      	str	r2, [r3, #48]	@ 0x30
            continue;
 80019d6:	e060      	b.n	8001a9a <Steer_UpdateAll+0x1ea>
        }

        // ----- P control ล้วน ๆ -----
        // u = Kp * error  (หน่วยเดียวกับ out_min/out_max = -1..+1)
        float u = ax->pid.kp * err_f;
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	edd3 7a05 	vldr	s15, [r3, #20]
 80019de:	ed97 7a03 	vldr	s14, [r7, #12]
 80019e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

        // ----- PID control -----
        // float u = PID_Step(&ax->pid, err_f, dt_s);

        // clamp ตามขอบเขต PID เดิม
        if (u > ax->pid.out_max) u = ax->pid.out_max;
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80019f0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80019f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fc:	dd02      	ble.n	8001a04 <Steer_UpdateAll+0x154>
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a02:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (u < ax->pid.out_min) u = ax->pid.out_min;
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001a0a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001a0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a16:	d502      	bpl.n	8001a1e <Steer_UpdateAll+0x16e>
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1c:	62bb      	str	r3, [r7, #40]	@ 0x28

        MotorDir_t dir;
        float duty_raw;

        if (u >= 0.0f) {
 8001a1e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a22:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a2a:	db05      	blt.n	8001a38 <Steer_UpdateAll+0x188>
            dir      = MOTOR_DIR_FWD;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            duty_raw =  u;
 8001a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a34:	623b      	str	r3, [r7, #32]
 8001a36:	e008      	b.n	8001a4a <Steer_UpdateAll+0x19a>
        } else {
            dir      = MOTOR_DIR_REV;
 8001a38:	23ff      	movs	r3, #255	@ 0xff
 8001a3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            duty_raw = -u;
 8001a3e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a42:	eef1 7a67 	vneg.f32	s15, s15
 8001a46:	edc7 7a08 	vstr	s15, [r7, #32]
        }

        // base duty + clamp
        float duty = duty_raw;
 8001a4a:	6a3b      	ldr	r3, [r7, #32]
 8001a4c:	61fb      	str	r3, [r7, #28]
        if (duty < ax->duty_base) duty = ax->duty_base;
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	edd3 7a04 	vldr	s15, [r3, #16]
 8001a54:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a60:	d502      	bpl.n	8001a68 <Steer_UpdateAll+0x1b8>
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	691b      	ldr	r3, [r3, #16]
 8001a66:	61fb      	str	r3, [r7, #28]
        if (duty > 1.0f)          duty = 1.0f;
 8001a68:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a6c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a78:	dd02      	ble.n	8001a80 <Steer_UpdateAll+0x1d0>
 8001a7a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001a7e:	61fb      	str	r3, [r7, #28]

        ax->last_duty = duty;
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	69fa      	ldr	r2, [r7, #28]
 8001a84:	631a      	str	r2, [r3, #48]	@ 0x30
        Motor_set(ax->motor_idx, dir, duty);
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	7a9b      	ldrb	r3, [r3, #10]
 8001a8a:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8001a8e:	ed97 0a07 	vldr	s0, [r7, #28]
 8001a92:	4611      	mov	r1, r2
 8001a94:	4618      	mov	r0, r3
 8001a96:	f000 fb55 	bl	8002144 <Motor_set>
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 8001a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aa2:	2b03      	cmp	r3, #3
 8001aa4:	f67f af2e 	bls.w	8001904 <Steer_UpdateAll+0x54>
                   (int)dir,
                   (int)steering_ramping);
        }
        */
    }
}
 8001aa8:	bf00      	nop
 8001aaa:	bf00      	nop
 8001aac:	3730      	adds	r7, #48	@ 0x30
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	3a83126f 	.word	0x3a83126f
 8001ab8:	2000064c 	.word	0x2000064c
 8001abc:	20000644 	.word	0x20000644
 8001ac0:	20000648 	.word	0x20000648
 8001ac4:	2000010c 	.word	0x2000010c
 8001ac8:	00000000 	.word	0x00000000

08001acc <Steer_PrintModeHelp>:

void Steer_PrintModeHelp(RunMode_t mode)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	71fb      	strb	r3, [r7, #7]
    printf("\r\n=============================\r\n");
 8001ad6:	4819      	ldr	r0, [pc, #100]	@ (8001b3c <Steer_PrintModeHelp+0x70>)
 8001ad8:	f013 ff96 	bl	8015a08 <puts>
    if (mode == RUN_MODE_STEER_CALIB) {
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d118      	bne.n	8001b14 <Steer_PrintModeHelp+0x48>
        printf(" RUN MODE: STEER CALIB (JOG)\r\n");
 8001ae2:	4817      	ldr	r0, [pc, #92]	@ (8001b40 <Steer_PrintModeHelp+0x74>)
 8001ae4:	f013 ff90 	bl	8015a08 <puts>
        printf("  1-4 : select steer axis (1..4)\r\n");
 8001ae8:	4816      	ldr	r0, [pc, #88]	@ (8001b44 <Steer_PrintModeHelp+0x78>)
 8001aea:	f013 ff8d 	bl	8015a08 <puts>
        printf("  a   : turn LEFT  (REV)\r\n");
 8001aee:	4816      	ldr	r0, [pc, #88]	@ (8001b48 <Steer_PrintModeHelp+0x7c>)
 8001af0:	f013 ff8a 	bl	8015a08 <puts>
        printf("  d   : turn RIGHT (FWD)\r\n");
 8001af4:	4815      	ldr	r0, [pc, #84]	@ (8001b4c <Steer_PrintModeHelp+0x80>)
 8001af6:	f013 ff87 	bl	8015a08 <puts>
        printf("  s   : stop motor\r\n");
 8001afa:	4815      	ldr	r0, [pc, #84]	@ (8001b50 <Steer_PrintModeHelp+0x84>)
 8001afc:	f013 ff84 	bl	8015a08 <puts>
        printf("  z   : read encoder tick for current axis\r\n");
 8001b00:	4814      	ldr	r0, [pc, #80]	@ (8001b54 <Steer_PrintModeHelp+0x88>)
 8001b02:	f013 ff81 	bl	8015a08 <puts>
        printf("  Z   : print all axis zeros (steer_axes[] config)\r\n");
 8001b06:	4814      	ldr	r0, [pc, #80]	@ (8001b58 <Steer_PrintModeHelp+0x8c>)
 8001b08:	f013 ff7e 	bl	8015a08 <puts>
        printf("  p   : switch to PID mode\r\n");
 8001b0c:	4813      	ldr	r0, [pc, #76]	@ (8001b5c <Steer_PrintModeHelp+0x90>)
 8001b0e:	f013 ff7b 	bl	8015a08 <puts>
 8001b12:	e00b      	b.n	8001b2c <Steer_PrintModeHelp+0x60>
    } else {
        printf(" RUN MODE: STEER PID (from ROS /cmd_vel)\r\n");
 8001b14:	4812      	ldr	r0, [pc, #72]	@ (8001b60 <Steer_PrintModeHelp+0x94>)
 8001b16:	f013 ff77 	bl	8015a08 <puts>
        printf("  - Drive: from serial/UDP Twist\r\n");
 8001b1a:	4812      	ldr	r0, [pc, #72]	@ (8001b64 <Steer_PrintModeHelp+0x98>)
 8001b1c:	f013 ff74 	bl	8015a08 <puts>
        printf("  - Steer: PID to target angle (max 40 deg)\r\n");
 8001b20:	4811      	ldr	r0, [pc, #68]	@ (8001b68 <Steer_PrintModeHelp+0x9c>)
 8001b22:	f013 ff71 	bl	8015a08 <puts>
        printf("  c : switch to CALIB mode\r\n");
 8001b26:	4811      	ldr	r0, [pc, #68]	@ (8001b6c <Steer_PrintModeHelp+0xa0>)
 8001b28:	f013 ff6e 	bl	8015a08 <puts>
    }
    printf("=============================\r\n");
 8001b2c:	4810      	ldr	r0, [pc, #64]	@ (8001b70 <Steer_PrintModeHelp+0xa4>)
 8001b2e:	f013 ff6b 	bl	8015a08 <puts>
}
 8001b32:	bf00      	nop
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	08017c28 	.word	0x08017c28
 8001b40:	08017c4c 	.word	0x08017c4c
 8001b44:	08017c6c 	.word	0x08017c6c
 8001b48:	08017c90 	.word	0x08017c90
 8001b4c:	08017cac 	.word	0x08017cac
 8001b50:	08017cc8 	.word	0x08017cc8
 8001b54:	08017cdc 	.word	0x08017cdc
 8001b58:	08017d08 	.word	0x08017d08
 8001b5c:	08017d3c 	.word	0x08017d3c
 8001b60:	08017d58 	.word	0x08017d58
 8001b64:	08017d84 	.word	0x08017d84
 8001b68:	08017da8 	.word	0x08017da8
 8001b6c:	08017dd8 	.word	0x08017dd8
 8001b70:	08017df4 	.word	0x08017df4

08001b74 <Steer_JogCalib_HandleUart>:

void Steer_JogCalib_HandleUart(void)
{
 8001b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b76:	b089      	sub	sp, #36	@ 0x24
 8001b78:	af02      	add	r7, sp, #8
    static uint8_t current_axis = 0;              // 0..3 -> STEER1..4

    const float    jog_duty = STEER_JOG_DUTY_DEFAULT;
 8001b7a:	4bb4      	ldr	r3, [pc, #720]	@ (8001e4c <Steer_JogCalib_HandleUart+0x2d8>)
 8001b7c:	617b      	str	r3, [r7, #20]
    const uint32_t JOG_MS   = STEER_JOG_MS_DEFAULT;
 8001b7e:	2364      	movs	r3, #100	@ 0x64
 8001b80:	613b      	str	r3, [r7, #16]

    uint8_t ch;

    if (HAL_UART_Receive(&huart3, &ch, 1, 10) != HAL_OK) {
 8001b82:	1df9      	adds	r1, r7, #7
 8001b84:	230a      	movs	r3, #10
 8001b86:	2201      	movs	r2, #1
 8001b88:	48b1      	ldr	r0, [pc, #708]	@ (8001e50 <Steer_JogCalib_HandleUart+0x2dc>)
 8001b8a:	f007 fe1a 	bl	80097c2 <HAL_UART_Receive>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	f040 8155 	bne.w	8001e40 <Steer_JogCalib_HandleUart+0x2cc>
        return;
    }

    switch (ch)
 8001b96:	79fb      	ldrb	r3, [r7, #7]
 8001b98:	3b31      	subs	r3, #49	@ 0x31
 8001b9a:	2b49      	cmp	r3, #73	@ 0x49
 8001b9c:	f200 8152 	bhi.w	8001e44 <Steer_JogCalib_HandleUart+0x2d0>
 8001ba0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ba8 <Steer_JogCalib_HandleUart+0x34>)
 8001ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba6:	bf00      	nop
 8001ba8:	08001cd1 	.word	0x08001cd1
 8001bac:	08001cd1 	.word	0x08001cd1
 8001bb0:	08001cd1 	.word	0x08001cd1
 8001bb4:	08001cd1 	.word	0x08001cd1
 8001bb8:	08001e45 	.word	0x08001e45
 8001bbc:	08001e45 	.word	0x08001e45
 8001bc0:	08001e45 	.word	0x08001e45
 8001bc4:	08001e45 	.word	0x08001e45
 8001bc8:	08001e45 	.word	0x08001e45
 8001bcc:	08001e45 	.word	0x08001e45
 8001bd0:	08001e45 	.word	0x08001e45
 8001bd4:	08001e45 	.word	0x08001e45
 8001bd8:	08001e45 	.word	0x08001e45
 8001bdc:	08001e45 	.word	0x08001e45
 8001be0:	08001e45 	.word	0x08001e45
 8001be4:	08001e45 	.word	0x08001e45
 8001be8:	08001ceb 	.word	0x08001ceb
 8001bec:	08001e45 	.word	0x08001e45
 8001bf0:	08001e11 	.word	0x08001e11
 8001bf4:	08001d4b 	.word	0x08001d4b
 8001bf8:	08001e45 	.word	0x08001e45
 8001bfc:	08001e45 	.word	0x08001e45
 8001c00:	08001e45 	.word	0x08001e45
 8001c04:	08001e45 	.word	0x08001e45
 8001c08:	08001e45 	.word	0x08001e45
 8001c0c:	08001e45 	.word	0x08001e45
 8001c10:	08001e45 	.word	0x08001e45
 8001c14:	08001e45 	.word	0x08001e45
 8001c18:	08001e45 	.word	0x08001e45
 8001c1c:	08001e45 	.word	0x08001e45
 8001c20:	08001e45 	.word	0x08001e45
 8001c24:	08001e29 	.word	0x08001e29
 8001c28:	08001e45 	.word	0x08001e45
 8001c2c:	08001e45 	.word	0x08001e45
 8001c30:	08001da9 	.word	0x08001da9
 8001c34:	08001e45 	.word	0x08001e45
 8001c38:	08001e45 	.word	0x08001e45
 8001c3c:	08001e45 	.word	0x08001e45
 8001c40:	08001e45 	.word	0x08001e45
 8001c44:	08001e45 	.word	0x08001e45
 8001c48:	08001e45 	.word	0x08001e45
 8001c4c:	08001dc9 	.word	0x08001dc9
 8001c50:	08001e45 	.word	0x08001e45
 8001c54:	08001e45 	.word	0x08001e45
 8001c58:	08001e45 	.word	0x08001e45
 8001c5c:	08001e45 	.word	0x08001e45
 8001c60:	08001e45 	.word	0x08001e45
 8001c64:	08001e45 	.word	0x08001e45
 8001c68:	08001ceb 	.word	0x08001ceb
 8001c6c:	08001e45 	.word	0x08001e45
 8001c70:	08001e11 	.word	0x08001e11
 8001c74:	08001d4b 	.word	0x08001d4b
 8001c78:	08001e45 	.word	0x08001e45
 8001c7c:	08001e45 	.word	0x08001e45
 8001c80:	08001e45 	.word	0x08001e45
 8001c84:	08001e45 	.word	0x08001e45
 8001c88:	08001e45 	.word	0x08001e45
 8001c8c:	08001e45 	.word	0x08001e45
 8001c90:	08001e45 	.word	0x08001e45
 8001c94:	08001e45 	.word	0x08001e45
 8001c98:	08001e45 	.word	0x08001e45
 8001c9c:	08001e45 	.word	0x08001e45
 8001ca0:	08001e45 	.word	0x08001e45
 8001ca4:	08001e29 	.word	0x08001e29
 8001ca8:	08001e45 	.word	0x08001e45
 8001cac:	08001e45 	.word	0x08001e45
 8001cb0:	08001da9 	.word	0x08001da9
 8001cb4:	08001e45 	.word	0x08001e45
 8001cb8:	08001e45 	.word	0x08001e45
 8001cbc:	08001e45 	.word	0x08001e45
 8001cc0:	08001e45 	.word	0x08001e45
 8001cc4:	08001e45 	.word	0x08001e45
 8001cc8:	08001e45 	.word	0x08001e45
 8001ccc:	08001dc9 	.word	0x08001dc9
    {
    case '1':
    case '2':
    case '3':
    case '4':
        current_axis = (uint8_t)(ch - '1');  // '1'->0, '2'->1 ...
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	3b31      	subs	r3, #49	@ 0x31
 8001cd4:	b2da      	uxtb	r2, r3
 8001cd6:	4b5f      	ldr	r3, [pc, #380]	@ (8001e54 <Steer_JogCalib_HandleUart+0x2e0>)
 8001cd8:	701a      	strb	r2, [r3, #0]
        printf("Selected STEER axis %d\r\n", (int)(current_axis + 1));
 8001cda:	4b5e      	ldr	r3, [pc, #376]	@ (8001e54 <Steer_JogCalib_HandleUart+0x2e0>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	3301      	adds	r3, #1
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	485d      	ldr	r0, [pc, #372]	@ (8001e58 <Steer_JogCalib_HandleUart+0x2e4>)
 8001ce4:	f013 fe28 	bl	8015938 <iprintf>
        break;
 8001ce8:	e0ad      	b.n	8001e46 <Steer_JogCalib_HandleUart+0x2d2>

    case 'a':
    case 'A':
        SteerMotor_Jog(current_axis, MOTOR_DIR_REV, jog_duty);
 8001cea:	4b5a      	ldr	r3, [pc, #360]	@ (8001e54 <Steer_JogCalib_HandleUart+0x2e0>)
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	ed97 0a05 	vldr	s0, [r7, #20]
 8001cf2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7ff fc0a 	bl	8001510 <SteerMotor_Jog>
        HAL_Delay(JOG_MS);
 8001cfc:	6938      	ldr	r0, [r7, #16]
 8001cfe:	f002 fbfd 	bl	80044fc <HAL_Delay>
        SteerMotor_Jog(current_axis, MOTOR_DIR_BRAKE, 0.0f);
 8001d02:	4b54      	ldr	r3, [pc, #336]	@ (8001e54 <Steer_JogCalib_HandleUart+0x2e0>)
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	ed9f 0a55 	vldr	s0, [pc, #340]	@ 8001e5c <Steer_JogCalib_HandleUart+0x2e8>
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff fbff 	bl	8001510 <SteerMotor_Jog>
        printf("Axis %d: JOG LEFT  (%.0f ms, duty=%.2f)\r\n",
 8001d12:	4b50      	ldr	r3, [pc, #320]	@ (8001e54 <Steer_JogCalib_HandleUart+0x2e0>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	1c5e      	adds	r6, r3, #1
               (int)(current_axis + 1),
               (float)JOG_MS,
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	ee07 3a90 	vmov	s15, r3
 8001d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
        printf("Axis %d: JOG LEFT  (%.0f ms, duty=%.2f)\r\n",
 8001d22:	ee17 0a90 	vmov	r0, s15
 8001d26:	f7fe fc2f 	bl	8000588 <__aeabi_f2d>
 8001d2a:	4604      	mov	r4, r0
 8001d2c:	460d      	mov	r5, r1
 8001d2e:	6978      	ldr	r0, [r7, #20]
 8001d30:	f7fe fc2a 	bl	8000588 <__aeabi_f2d>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	e9cd 2300 	strd	r2, r3, [sp]
 8001d3c:	4622      	mov	r2, r4
 8001d3e:	462b      	mov	r3, r5
 8001d40:	4631      	mov	r1, r6
 8001d42:	4847      	ldr	r0, [pc, #284]	@ (8001e60 <Steer_JogCalib_HandleUart+0x2ec>)
 8001d44:	f013 fdf8 	bl	8015938 <iprintf>
               jog_duty);
        break;
 8001d48:	e07d      	b.n	8001e46 <Steer_JogCalib_HandleUart+0x2d2>

    case 'd':
    case 'D':
        SteerMotor_Jog(current_axis, MOTOR_DIR_FWD, jog_duty);
 8001d4a:	4b42      	ldr	r3, [pc, #264]	@ (8001e54 <Steer_JogCalib_HandleUart+0x2e0>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	ed97 0a05 	vldr	s0, [r7, #20]
 8001d52:	2101      	movs	r1, #1
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff fbdb 	bl	8001510 <SteerMotor_Jog>
        HAL_Delay(JOG_MS);
 8001d5a:	6938      	ldr	r0, [r7, #16]
 8001d5c:	f002 fbce 	bl	80044fc <HAL_Delay>
        SteerMotor_Jog(current_axis, MOTOR_DIR_BRAKE, 0.0f);
 8001d60:	4b3c      	ldr	r3, [pc, #240]	@ (8001e54 <Steer_JogCalib_HandleUart+0x2e0>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	ed9f 0a3d 	vldr	s0, [pc, #244]	@ 8001e5c <Steer_JogCalib_HandleUart+0x2e8>
 8001d68:	2100      	movs	r1, #0
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff fbd0 	bl	8001510 <SteerMotor_Jog>
        printf("Axis %d: JOG RIGHT (%.0f ms, duty=%.2f)\r\n",
 8001d70:	4b38      	ldr	r3, [pc, #224]	@ (8001e54 <Steer_JogCalib_HandleUart+0x2e0>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	1c5e      	adds	r6, r3, #1
               (int)(current_axis + 1),
               (float)JOG_MS,
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	ee07 3a90 	vmov	s15, r3
 8001d7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
        printf("Axis %d: JOG RIGHT (%.0f ms, duty=%.2f)\r\n",
 8001d80:	ee17 0a90 	vmov	r0, s15
 8001d84:	f7fe fc00 	bl	8000588 <__aeabi_f2d>
 8001d88:	4604      	mov	r4, r0
 8001d8a:	460d      	mov	r5, r1
 8001d8c:	6978      	ldr	r0, [r7, #20]
 8001d8e:	f7fe fbfb 	bl	8000588 <__aeabi_f2d>
 8001d92:	4602      	mov	r2, r0
 8001d94:	460b      	mov	r3, r1
 8001d96:	e9cd 2300 	strd	r2, r3, [sp]
 8001d9a:	4622      	mov	r2, r4
 8001d9c:	462b      	mov	r3, r5
 8001d9e:	4631      	mov	r1, r6
 8001da0:	4830      	ldr	r0, [pc, #192]	@ (8001e64 <Steer_JogCalib_HandleUart+0x2f0>)
 8001da2:	f013 fdc9 	bl	8015938 <iprintf>
               jog_duty);
        break;
 8001da6:	e04e      	b.n	8001e46 <Steer_JogCalib_HandleUart+0x2d2>

    case 's':
    case 'S':
        SteerMotor_Jog(current_axis, MOTOR_DIR_BRAKE, 0.0f);
 8001da8:	4b2a      	ldr	r3, [pc, #168]	@ (8001e54 <Steer_JogCalib_HandleUart+0x2e0>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8001e5c <Steer_JogCalib_HandleUart+0x2e8>
 8001db0:	2100      	movs	r1, #0
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff fbac 	bl	8001510 <SteerMotor_Jog>
        printf("Axis %d: STOP\r\n", (int)(current_axis + 1));
 8001db8:	4b26      	ldr	r3, [pc, #152]	@ (8001e54 <Steer_JogCalib_HandleUart+0x2e0>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4829      	ldr	r0, [pc, #164]	@ (8001e68 <Steer_JogCalib_HandleUart+0x2f4>)
 8001dc2:	f013 fdb9 	bl	8015938 <iprintf>
        break;
 8001dc6:	e03e      	b.n	8001e46 <Steer_JogCalib_HandleUart+0x2d2>

    case 'z':
    case 'Z':
    {
        if (ch == 'z') {
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	2b7a      	cmp	r3, #122	@ 0x7a
 8001dcc:	d11d      	bne.n	8001e0a <Steer_JogCalib_HandleUart+0x296>
            		// อ่านเฉพาะแกนปัจจุบัน (ตาม current_axis)
            uint16_t ticks = ENC_ReadRaw_ByIndex(current_axis);
 8001dce:	4b21      	ldr	r3, [pc, #132]	@ (8001e54 <Steer_JogCalib_HandleUart+0x2e0>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f000 f874 	bl	8001ec0 <ENC_ReadRaw_ByIndex>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	81fb      	strh	r3, [r7, #14]
            float    deg   = ENC_TicksToDeg(ticks);
 8001ddc:	89fb      	ldrh	r3, [r7, #14]
 8001dde:	4618      	mov	r0, r3
 8001de0:	f000 f8ca 	bl	8001f78 <ENC_TicksToDeg>
 8001de4:	ed87 0a02 	vstr	s0, [r7, #8]
            printf("CALIB axis %d : zero_ticks = %u (%.2f deg)\r\n",
 8001de8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e54 <Steer_JogCalib_HandleUart+0x2e0>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	1c5c      	adds	r4, r3, #1
 8001dee:	89fd      	ldrh	r5, [r7, #14]
 8001df0:	68b8      	ldr	r0, [r7, #8]
 8001df2:	f7fe fbc9 	bl	8000588 <__aeabi_f2d>
 8001df6:	4602      	mov	r2, r0
 8001df8:	460b      	mov	r3, r1
 8001dfa:	e9cd 2300 	strd	r2, r3, [sp]
 8001dfe:	462a      	mov	r2, r5
 8001e00:	4621      	mov	r1, r4
 8001e02:	481a      	ldr	r0, [pc, #104]	@ (8001e6c <Steer_JogCalib_HandleUart+0x2f8>)
 8001e04:	f013 fd98 	bl	8015938 <iprintf>
//        float    deg   = ENC_TicksToDeg(ticks);
//        printf("CALIB axis %d : zero_ticks = %u (%.2f deg)\r\n",
//               (int)(current_axis + 1),
//               (unsigned)ticks,
//               deg);
        break;
 8001e08:	e01d      	b.n	8001e46 <Steer_JogCalib_HandleUart+0x2d2>
            Steer_PrintCurrentZeroConfig();
 8001e0a:	f7ff fba3 	bl	8001554 <Steer_PrintCurrentZeroConfig>
        break;
 8001e0e:	e01a      	b.n	8001e46 <Steer_JogCalib_HandleUart+0x2d2>
    }

    // ---- สลับโหมดกลางทางจาก CALIB -> PID / CALIB เอง ----
    case 'c':
    case 'C':
        g_steer_mode = RUN_MODE_STEER_CALIB;
 8001e10:	4b17      	ldr	r3, [pc, #92]	@ (8001e70 <Steer_JogCalib_HandleUart+0x2fc>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	701a      	strb	r2, [r3, #0]
        printf("\r\n[MODE] Stay in CALIB mode\r\n");
 8001e16:	4817      	ldr	r0, [pc, #92]	@ (8001e74 <Steer_JogCalib_HandleUart+0x300>)
 8001e18:	f013 fdf6 	bl	8015a08 <puts>
        Steer_PrintModeHelp(g_steer_mode);
 8001e1c:	4b14      	ldr	r3, [pc, #80]	@ (8001e70 <Steer_JogCalib_HandleUart+0x2fc>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff fe53 	bl	8001acc <Steer_PrintModeHelp>
        break;
 8001e26:	e00e      	b.n	8001e46 <Steer_JogCalib_HandleUart+0x2d2>

    case 'p':
    case 'P':
        g_steer_mode = RUN_MODE_STEER_PID;
 8001e28:	4b11      	ldr	r3, [pc, #68]	@ (8001e70 <Steer_JogCalib_HandleUart+0x2fc>)
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	701a      	strb	r2, [r3, #0]
        printf("\r\n[MODE] Switch to PID mode\r\n");
 8001e2e:	4812      	ldr	r0, [pc, #72]	@ (8001e78 <Steer_JogCalib_HandleUart+0x304>)
 8001e30:	f013 fdea 	bl	8015a08 <puts>
        Steer_PrintModeHelp(g_steer_mode);
 8001e34:	4b0e      	ldr	r3, [pc, #56]	@ (8001e70 <Steer_JogCalib_HandleUart+0x2fc>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff fe47 	bl	8001acc <Steer_PrintModeHelp>
        break;
 8001e3e:	e002      	b.n	8001e46 <Steer_JogCalib_HandleUart+0x2d2>
        return;
 8001e40:	bf00      	nop
 8001e42:	e000      	b.n	8001e46 <Steer_JogCalib_HandleUart+0x2d2>

    default:
        break;
 8001e44:	bf00      	nop
    }
}
 8001e46:	371c      	adds	r7, #28
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e4c:	3f333333 	.word	0x3f333333
 8001e50:	20000a98 	.word	0x20000a98
 8001e54:	20000650 	.word	0x20000650
 8001e58:	08017e14 	.word	0x08017e14
 8001e5c:	00000000 	.word	0x00000000
 8001e60:	08017e30 	.word	0x08017e30
 8001e64:	08017e5c 	.word	0x08017e5c
 8001e68:	08017e88 	.word	0x08017e88
 8001e6c:	08017e98 	.word	0x08017e98
 8001e70:	20000109 	.word	0x20000109
 8001e74:	08017ec8 	.word	0x08017ec8
 8001e78:	08017ee8 	.word	0x08017ee8

08001e7c <ENC_StartALL>:
    { &hspi4, ENC4_CS_GPIO_Port, ENC4_CS_Pin, "ENC4/SPI4" },
    { &hspi5, ENC5_CS_GPIO_Port, ENC5_CS_Pin, "ENC5/SPI5" },
};

void ENC_StartALL(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
    // ตั้ง CS ของ encoder ทุกตัวเป็น HIGH (inactive)
    HAL_GPIO_WritePin(ENC2_CS_GPIO_Port, ENC2_CS_Pin, GPIO_PIN_SET);
 8001e80:	2201      	movs	r2, #1
 8001e82:	2110      	movs	r1, #16
 8001e84:	480a      	ldr	r0, [pc, #40]	@ (8001eb0 <ENC_StartALL+0x34>)
 8001e86:	f003 ff4d 	bl	8005d24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ENC3_CS_GPIO_Port, ENC3_CS_Pin, GPIO_PIN_SET);
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	2110      	movs	r1, #16
 8001e8e:	4809      	ldr	r0, [pc, #36]	@ (8001eb4 <ENC_StartALL+0x38>)
 8001e90:	f003 ff48 	bl	8005d24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ENC4_CS_GPIO_Port, ENC4_CS_Pin, GPIO_PIN_SET);
 8001e94:	2201      	movs	r2, #1
 8001e96:	2110      	movs	r1, #16
 8001e98:	4807      	ldr	r0, [pc, #28]	@ (8001eb8 <ENC_StartALL+0x3c>)
 8001e9a:	f003 ff43 	bl	8005d24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ENC5_CS_GPIO_Port, ENC5_CS_Pin, GPIO_PIN_SET);
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ea4:	4805      	ldr	r0, [pc, #20]	@ (8001ebc <ENC_StartALL+0x40>)
 8001ea6:	f003 ff3d 	bl	8005d24 <HAL_GPIO_WritePin>
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40020400 	.word	0x40020400
 8001eb4:	40020000 	.word	0x40020000
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	40021400 	.word	0x40021400

08001ec0 <ENC_ReadRaw_ByIndex>:

uint16_t ENC_ReadRaw_ByIndex(int idx)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
    if (idx < 0 || idx >= ABS_ENCODER_COUNT) {
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	db02      	blt.n	8001ed4 <ENC_ReadRaw_ByIndex+0x14>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b03      	cmp	r3, #3
 8001ed2:	dd02      	ble.n	8001eda <ENC_ReadRaw_ByIndex+0x1a>
        return 0xFFFF;
 8001ed4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ed8:	e046      	b.n	8001f68 <ENC_ReadRaw_ByIndex+0xa8>
    }

    const SteerEnc_t *e = &enc_if[idx];
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	011b      	lsls	r3, r3, #4
 8001ede:	4a24      	ldr	r2, [pc, #144]	@ (8001f70 <ENC_ReadRaw_ByIndex+0xb0>)
 8001ee0:	4413      	add	r3, r2
 8001ee2:	617b      	str	r3, [r7, #20]

    uint8_t rx[2] = {0xFF, 0xFF};
 8001ee4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ee8:	81bb      	strh	r3, [r7, #12]

    // CS low
    HAL_GPIO_WritePin(e->cs_port, e->cs_pin, GPIO_PIN_RESET);
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	6858      	ldr	r0, [r3, #4]
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	891b      	ldrh	r3, [r3, #8]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	f003 ff15 	bl	8005d24 <HAL_GPIO_WritePin>

    // small delay (guard time)
    for (volatile int i = 0; i < 100; i++) {
 8001efa:	2300      	movs	r3, #0
 8001efc:	60bb      	str	r3, [r7, #8]
 8001efe:	e003      	b.n	8001f08 <ENC_ReadRaw_ByIndex+0x48>
        __NOP();
 8001f00:	bf00      	nop
    for (volatile int i = 0; i < 100; i++) {
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	3301      	adds	r3, #1
 8001f06:	60bb      	str	r3, [r7, #8]
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	2b63      	cmp	r3, #99	@ 0x63
 8001f0c:	ddf8      	ble.n	8001f00 <ENC_ReadRaw_ByIndex+0x40>
    }

    HAL_StatusTypeDef st = HAL_SPI_Receive(e->hspi, rx, 2, 10);
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	6818      	ldr	r0, [r3, #0]
 8001f12:	f107 010c 	add.w	r1, r7, #12
 8001f16:	230a      	movs	r3, #10
 8001f18:	2202      	movs	r2, #2
 8001f1a:	f005 fb40 	bl	800759e <HAL_SPI_Receive>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	74fb      	strb	r3, [r7, #19]

    // CS high
    HAL_GPIO_WritePin(e->cs_port, e->cs_pin, GPIO_PIN_SET);
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	6858      	ldr	r0, [r3, #4]
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	891b      	ldrh	r3, [r3, #8]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	f003 fef9 	bl	8005d24 <HAL_GPIO_WritePin>

    if (st != HAL_OK) {
 8001f32:	7cfb      	ldrb	r3, [r7, #19]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d009      	beq.n	8001f4c <ENC_ReadRaw_ByIndex+0x8c>
        printf("%s SPI ERR status=%d\r\n", e->name, st);
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	7cfa      	ldrb	r2, [r7, #19]
 8001f3e:	4619      	mov	r1, r3
 8001f40:	480c      	ldr	r0, [pc, #48]	@ (8001f74 <ENC_ReadRaw_ByIndex+0xb4>)
 8001f42:	f013 fcf9 	bl	8015938 <iprintf>
        return 0xFFFF;
 8001f46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f4a:	e00d      	b.n	8001f68 <ENC_ReadRaw_ByIndex+0xa8>
    }

    // byte1: MSB, byte0: LSB (10-bit valid)
    uint16_t raw   = ((uint16_t)rx[1] << 8) | rx[0];
 8001f4c:	7b7b      	ldrb	r3, [r7, #13]
 8001f4e:	b21b      	sxth	r3, r3
 8001f50:	021b      	lsls	r3, r3, #8
 8001f52:	b21a      	sxth	r2, r3
 8001f54:	7b3b      	ldrb	r3, [r7, #12]
 8001f56:	b21b      	sxth	r3, r3
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	b21b      	sxth	r3, r3
 8001f5c:	823b      	strh	r3, [r7, #16]
    uint16_t ticks = raw & 0x03FF;   // 10-bit (0..1023)
 8001f5e:	8a3b      	ldrh	r3, [r7, #16]
 8001f60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f64:	81fb      	strh	r3, [r7, #14]

    return ticks;
 8001f66:	89fb      	ldrh	r3, [r7, #14]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3718      	adds	r7, #24
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	0801ab18 	.word	0x0801ab18
 8001f74:	08017f38 	.word	0x08017f38

08001f78 <ENC_TicksToDeg>:

float ENC_TicksToDeg(uint16_t ticks)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	4603      	mov	r3, r0
 8001f80:	80fb      	strh	r3, [r7, #6]
    if (ticks == 0xFFFF) return -1.0f;
 8001f82:	88fb      	ldrh	r3, [r7, #6]
 8001f84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d102      	bne.n	8001f92 <ENC_TicksToDeg+0x1a>
 8001f8c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001f90:	e00c      	b.n	8001fac <ENC_TicksToDeg+0x34>
    return (float)ticks * 360.0f / ENC_RESOLUTION_TICKS;
 8001f92:	88fb      	ldrh	r3, [r7, #6]
 8001f94:	ee07 3a90 	vmov	s15, r3
 8001f98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f9c:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001fc0 <ENC_TicksToDeg+0x48>
 8001fa0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fa4:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001fc4 <ENC_TicksToDeg+0x4c>
 8001fa8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 8001fac:	eef0 7a47 	vmov.f32	s15, s14
 8001fb0:	eeb0 0a67 	vmov.f32	s0, s15
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	43b40000 	.word	0x43b40000
 8001fc4:	44800000 	.word	0x44800000

08001fc8 <ENC10_Diff>:

// from -> current, to -> target (zero_offset)
int16_t ENC10_Diff(uint16_t from, uint16_t to)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	460a      	mov	r2, r1
 8001fd2:	80fb      	strh	r3, [r7, #6]
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	80bb      	strh	r3, [r7, #4]
    int16_t diff = (int16_t)to - (int16_t)from;  // ~[-1023..+1023]
 8001fd8:	88ba      	ldrh	r2, [r7, #4]
 8001fda:	88fb      	ldrh	r3, [r7, #6]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	81fb      	strh	r3, [r7, #14]

    if (diff > 512) {
 8001fe2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fe6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001fea:	dd05      	ble.n	8001ff8 <ENC10_Diff+0x30>
        diff -= 1024;  // หมุนย้อนกลับดีกว่า
 8001fec:	89fb      	ldrh	r3, [r7, #14]
 8001fee:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	81fb      	strh	r3, [r7, #14]
 8001ff6:	e009      	b.n	800200c <ENC10_Diff+0x44>
    } else if (diff < -512) {
 8001ff8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ffc:	f513 7f00 	cmn.w	r3, #512	@ 0x200
 8002000:	da04      	bge.n	800200c <ENC10_Diff+0x44>
        diff += 1024;
 8002002:	89fb      	ldrh	r3, [r7, #14]
 8002004:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002008:	b29b      	uxth	r3, r3
 800200a:	81fb      	strh	r3, [r7, #14]
    }
    // ตอนนี้ diff อยู่ในช่วง [-512, +511]
    return diff;
 800200c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3714      	adds	r7, #20
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <DriveEnc_InitAll>:
    { &htim4, "DRV_RL", WHEEL_COUNTS_PER_REV, -1, 0, 0 },  // Rear  Left   drive
    { &htim8, "DRV_FL", WHEEL_COUNTS_PER_REV, -1, 0, 0 },  // Front Left  drive
};

void DriveEnc_InitAll(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8002022:	2300      	movs	r3, #0
 8002024:	607b      	str	r3, [r7, #4]
 8002026:	e01e      	b.n	8002066 <DriveEnc_InitAll+0x4a>
    	DriveEnc_t *w = &drive_enc[i];
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	4613      	mov	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4413      	add	r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	4a11      	ldr	r2, [pc, #68]	@ (8002078 <DriveEnc_InitAll+0x5c>)
 8002034:	4413      	add	r3, r2
 8002036:	603b      	str	r3, [r7, #0]

        // start encoder mode ทุกช่องของ timer
        HAL_TIM_Encoder_Start(w->htim, TIM_CHANNEL_ALL);
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	213c      	movs	r1, #60	@ 0x3c
 800203e:	4618      	mov	r0, r3
 8002040:	f006 fad2 	bl	80085e8 <HAL_TIM_Encoder_Start>
        __HAL_TIM_SET_COUNTER(w->htim, 0);
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2200      	movs	r2, #0
 800204c:	625a      	str	r2, [r3, #36]	@ 0x24

        w->last_raw    = 0;
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	2200      	movs	r2, #0
 8002052:	81da      	strh	r2, [r3, #14]
        w->multi_ticks = 0;
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	2200      	movs	r2, #0
 8002058:	611a      	str	r2, [r3, #16]

        HAL_Delay(5);
 800205a:	2005      	movs	r0, #5
 800205c:	f002 fa4e 	bl	80044fc <HAL_Delay>
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	3301      	adds	r3, #1
 8002064:	607b      	str	r3, [r7, #4]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2b03      	cmp	r3, #3
 800206a:	d9dd      	bls.n	8002028 <DriveEnc_InitAll+0xc>
    }
}
 800206c:	bf00      	nop
 800206e:	bf00      	nop
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	200001dc 	.word	0x200001dc

0800207c <DriveEnc_UpdateAll>:

void DriveEnc_UpdateAll(void)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8002082:	2300      	movs	r3, #0
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	e024      	b.n	80020d2 <DriveEnc_UpdateAll+0x56>
    	DriveEnc_t *w = &drive_enc[i];
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	4613      	mov	r3, r2
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	4413      	add	r3, r2
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	4a15      	ldr	r2, [pc, #84]	@ (80020e8 <DriveEnc_UpdateAll+0x6c>)
 8002094:	4413      	add	r3, r2
 8002096:	60bb      	str	r3, [r7, #8]

        uint16_t now = (uint16_t)__HAL_TIM_GET_COUNTER(w->htim);
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a0:	80fb      	strh	r3, [r7, #6]

        // ใช้ int16_t เพื่อ handle wrap-around 0..65535
        int16_t diff = (int16_t)(now - w->last_raw);
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	89db      	ldrh	r3, [r3, #14]
 80020a6:	88fa      	ldrh	r2, [r7, #6]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	80bb      	strh	r3, [r7, #4]
        w->last_raw = now;
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	88fa      	ldrh	r2, [r7, #6]
 80020b2:	81da      	strh	r2, [r3, #14]

        // คูณ sign เพื่อให้ทิศทางตรงตาม convention ล้อ
        w->multi_ticks += (int32_t)diff * (int32_t)w->sign;
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	691a      	ldr	r2, [r3, #16]
 80020b8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80020bc:	68b9      	ldr	r1, [r7, #8]
 80020be:	f991 100c 	ldrsb.w	r1, [r1, #12]
 80020c2:	fb01 f303 	mul.w	r3, r1, r3
 80020c6:	441a      	add	r2, r3
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	611a      	str	r2, [r3, #16]
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	3301      	adds	r3, #1
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2b03      	cmp	r3, #3
 80020d6:	d9d7      	bls.n	8002088 <DriveEnc_UpdateAll+0xc>
    }
}
 80020d8:	bf00      	nop
 80020da:	bf00      	nop
 80020dc:	3714      	adds	r7, #20
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	200001dc 	.word	0x200001dc

080020ec <Motor_PWM_StartALL>:
    { &htim9, TIM_CHANNEL_2, MOTOR7_R_GPIO_Port, MOTOR7_R_Pin, MOTOR7_L_GPIO_Port, MOTOR7_L_Pin },	// Motor 7  PE6 	TIM9_CH2, 	R=PG3, 	L=PG2
    { &htim10,TIM_CHANNEL_1, MOTOR8_R_GPIO_Port, MOTOR8_R_Pin, MOTOR8_L_GPIO_Port, MOTOR8_L_Pin },	// Motor 8  PF6 	TIM10_CH1, 	R=PD2, 	L=PC12
};

void Motor_PWM_StartALL(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80020f0:	2100      	movs	r1, #0
 80020f2:	4810      	ldr	r0, [pc, #64]	@ (8002134 <Motor_PWM_StartALL+0x48>)
 80020f4:	f006 f8d8 	bl	80082a8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80020f8:	2108      	movs	r1, #8
 80020fa:	480e      	ldr	r0, [pc, #56]	@ (8002134 <Motor_PWM_StartALL+0x48>)
 80020fc:	f006 f8d4 	bl	80082a8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002100:	210c      	movs	r1, #12
 8002102:	480c      	ldr	r0, [pc, #48]	@ (8002134 <Motor_PWM_StartALL+0x48>)
 8002104:	f006 f8d0 	bl	80082a8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8002108:	2100      	movs	r1, #0
 800210a:	480b      	ldr	r0, [pc, #44]	@ (8002138 <Motor_PWM_StartALL+0x4c>)
 800210c:	f006 f8cc 	bl	80082a8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8002110:	210c      	movs	r1, #12
 8002112:	4809      	ldr	r0, [pc, #36]	@ (8002138 <Motor_PWM_StartALL+0x4c>)
 8002114:	f006 f8c8 	bl	80082a8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8002118:	2100      	movs	r1, #0
 800211a:	4808      	ldr	r0, [pc, #32]	@ (800213c <Motor_PWM_StartALL+0x50>)
 800211c:	f006 f8c4 	bl	80082a8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 8002120:	2104      	movs	r1, #4
 8002122:	4806      	ldr	r0, [pc, #24]	@ (800213c <Motor_PWM_StartALL+0x50>)
 8002124:	f006 f8c0 	bl	80082a8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim10,TIM_CHANNEL_1);
 8002128:	2100      	movs	r1, #0
 800212a:	4805      	ldr	r0, [pc, #20]	@ (8002140 <Motor_PWM_StartALL+0x54>)
 800212c:	f006 f8bc 	bl	80082a8 <HAL_TIM_PWM_Start>
}
 8002130:	bf00      	nop
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20000884 	.word	0x20000884
 8002138:	20000968 	.word	0x20000968
 800213c:	20000a00 	.word	0x20000a00
 8002140:	20000a4c 	.word	0x20000a4c

08002144 <Motor_set>:

// idx = 1-8, dir = BRAKE/FWD/REV, duty = 0.0 - 1.0
void Motor_set(uint8_t idx, MotorDir_t dir, float duty)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	460a      	mov	r2, r1
 800214e:	ed87 0a00 	vstr	s0, [r7]
 8002152:	71fb      	strb	r3, [r7, #7]
 8002154:	4613      	mov	r3, r2
 8002156:	71bb      	strb	r3, [r7, #6]
    if (idx < 1 || idx > 8) return;
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	2b00      	cmp	r3, #0
 800215c:	f000 80b5 	beq.w	80022ca <Motor_set+0x186>
 8002160:	79fb      	ldrb	r3, [r7, #7]
 8002162:	2b08      	cmp	r3, #8
 8002164:	f200 80b1 	bhi.w	80022ca <Motor_set+0x186>

    Motor_t *m = &motors[idx-1];
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	1e5a      	subs	r2, r3, #1
 800216c:	4613      	mov	r3, r2
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	4413      	add	r3, r2
 8002172:	00db      	lsls	r3, r3, #3
 8002174:	4a57      	ldr	r2, [pc, #348]	@ (80022d4 <Motor_set+0x190>)
 8002176:	4413      	add	r3, r2
 8002178:	60fb      	str	r3, [r7, #12]

    if (duty < 0.0f) duty = 0.0f;
 800217a:	edd7 7a00 	vldr	s15, [r7]
 800217e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002186:	d502      	bpl.n	800218e <Motor_set+0x4a>
 8002188:	f04f 0300 	mov.w	r3, #0
 800218c:	603b      	str	r3, [r7, #0]
    if (duty > 1.0f) duty = 1.0f;
 800218e:	edd7 7a00 	vldr	s15, [r7]
 8002192:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002196:	eef4 7ac7 	vcmpe.f32	s15, s14
 800219a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800219e:	dd02      	ble.n	80021a6 <Motor_set+0x62>
 80021a0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80021a4:	603b      	str	r3, [r7, #0]

    uint32_t period = __HAL_TIM_GET_AUTORELOAD(m->htim);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ae:	617b      	str	r3, [r7, #20]
    if (period == 0) period = 1;
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d101      	bne.n	80021ba <Motor_set+0x76>
 80021b6:	2301      	movs	r3, #1
 80021b8:	617b      	str	r3, [r7, #20]

    uint32_t duty_ticks = (uint32_t)(duty * (period + 1));
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	3301      	adds	r3, #1
 80021be:	ee07 3a90 	vmov	s15, r3
 80021c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021c6:	edd7 7a00 	vldr	s15, [r7]
 80021ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021d2:	ee17 3a90 	vmov	r3, s15
 80021d6:	613b      	str	r3, [r7, #16]
    if (duty_ticks > period) duty_ticks = period;
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d901      	bls.n	80021e4 <Motor_set+0xa0>
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	613b      	str	r3, [r7, #16]

    __HAL_TIM_SET_COMPARE(m->htim, m->channel, duty_ticks);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d105      	bne.n	80021f8 <Motor_set+0xb4>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80021f6:	e02c      	b.n	8002252 <Motor_set+0x10e>
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	2b04      	cmp	r3, #4
 80021fe:	d105      	bne.n	800220c <Motor_set+0xc8>
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	6393      	str	r3, [r2, #56]	@ 0x38
 800220a:	e022      	b.n	8002252 <Motor_set+0x10e>
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	2b08      	cmp	r3, #8
 8002212:	d105      	bne.n	8002220 <Motor_set+0xdc>
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800221e:	e018      	b.n	8002252 <Motor_set+0x10e>
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	2b0c      	cmp	r3, #12
 8002226:	d105      	bne.n	8002234 <Motor_set+0xf0>
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	6413      	str	r3, [r2, #64]	@ 0x40
 8002232:	e00e      	b.n	8002252 <Motor_set+0x10e>
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	2b10      	cmp	r3, #16
 800223a:	d105      	bne.n	8002248 <Motor_set+0x104>
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	6593      	str	r3, [r2, #88]	@ 0x58
 8002246:	e004      	b.n	8002252 <Motor_set+0x10e>
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	65d3      	str	r3, [r2, #92]	@ 0x5c

//    printf("Motor_set idx=%d, dir=%d, duty=%.2f, ticks=%lu\r\n", idx, (int)dir, duty, duty_ticks);

    if (dir == MOTOR_DIR_FWD) {
 8002252:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002256:	2b01      	cmp	r3, #1
 8002258:	d110      	bne.n	800227c <Motor_set+0x138>
        HAL_GPIO_WritePin(m->portR, m->pinR, GPIO_PIN_SET);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	6898      	ldr	r0, [r3, #8]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	899b      	ldrh	r3, [r3, #12]
 8002262:	2201      	movs	r2, #1
 8002264:	4619      	mov	r1, r3
 8002266:	f003 fd5d 	bl	8005d24 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(m->portL, m->pinL, GPIO_PIN_RESET);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6918      	ldr	r0, [r3, #16]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	8a9b      	ldrh	r3, [r3, #20]
 8002272:	2200      	movs	r2, #0
 8002274:	4619      	mov	r1, r3
 8002276:	f003 fd55 	bl	8005d24 <HAL_GPIO_WritePin>
 800227a:	e027      	b.n	80022cc <Motor_set+0x188>
    } else if (dir == MOTOR_DIR_REV) {
 800227c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002280:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002284:	d110      	bne.n	80022a8 <Motor_set+0x164>
        HAL_GPIO_WritePin(m->portR, m->pinR, GPIO_PIN_RESET);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6898      	ldr	r0, [r3, #8]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	899b      	ldrh	r3, [r3, #12]
 800228e:	2200      	movs	r2, #0
 8002290:	4619      	mov	r1, r3
 8002292:	f003 fd47 	bl	8005d24 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(m->portL, m->pinL, GPIO_PIN_SET);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	6918      	ldr	r0, [r3, #16]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	8a9b      	ldrh	r3, [r3, #20]
 800229e:	2201      	movs	r2, #1
 80022a0:	4619      	mov	r1, r3
 80022a2:	f003 fd3f 	bl	8005d24 <HAL_GPIO_WritePin>
 80022a6:	e011      	b.n	80022cc <Motor_set+0x188>
    } else {
        HAL_GPIO_WritePin(m->portR, m->pinR, GPIO_PIN_RESET);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6898      	ldr	r0, [r3, #8]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	899b      	ldrh	r3, [r3, #12]
 80022b0:	2200      	movs	r2, #0
 80022b2:	4619      	mov	r1, r3
 80022b4:	f003 fd36 	bl	8005d24 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(m->portL, m->pinL, GPIO_PIN_RESET);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	6918      	ldr	r0, [r3, #16]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	8a9b      	ldrh	r3, [r3, #20]
 80022c0:	2200      	movs	r2, #0
 80022c2:	4619      	mov	r1, r3
 80022c4:	f003 fd2e 	bl	8005d24 <HAL_GPIO_WritePin>
 80022c8:	e000      	b.n	80022cc <Motor_set+0x188>
    if (idx < 1 || idx > 8) return;
 80022ca:	bf00      	nop
    }
}
 80022cc:	3718      	adds	r7, #24
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	2000022c 	.word	0x2000022c

080022d8 <_write>:

PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USER CODE BEGIN PV */
int _write(int file, char *ptr, int len)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022ec:	68b9      	ldr	r1, [r7, #8]
 80022ee:	4804      	ldr	r0, [pc, #16]	@ (8002300 <_write+0x28>)
 80022f0:	f007 f9de 	bl	80096b0 <HAL_UART_Transmit>
  return len;
 80022f4:	687b      	ldr	r3, [r7, #4]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	20000a98 	.word	0x20000a98

08002304 <Robot_ApplyTwist>:

static uint32_t g_last_cmd_ms = 0;
#define CMD_TIMEOUT_MS   500U   // ms

static void Robot_ApplyTwist(float linear_x, float angular_z)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b088      	sub	sp, #32
 8002308:	af00      	add	r7, sp, #0
 800230a:	ed87 0a01 	vstr	s0, [r7, #4]
 800230e:	edc7 0a00 	vstr	s1, [r7]
    g_last_cmd_ms = HAL_GetTick();
 8002312:	f002 f8e7 	bl	80044e4 <HAL_GetTick>
 8002316:	4603      	mov	r3, r0
 8002318:	4a55      	ldr	r2, [pc, #340]	@ (8002470 <Robot_ApplyTwist+0x16c>)
 800231a:	6013      	str	r3, [r2, #0]

    // --- 1) จำกัด linear_x ไม่ให้เกิน MAX_CMD_LINEAR ---
    if (linear_x >  MAX_CMD_LINEAR) linear_x =  MAX_CMD_LINEAR;
 800231c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002320:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002324:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800232c:	dd02      	ble.n	8002334 <Robot_ApplyTwist+0x30>
 800232e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002332:	607b      	str	r3, [r7, #4]
    if (linear_x < -MAX_CMD_LINEAR) linear_x = -MAX_CMD_LINEAR;
 8002334:	edd7 7a01 	vldr	s15, [r7, #4]
 8002338:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800233c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002344:	d501      	bpl.n	800234a <Robot_ApplyTwist+0x46>
 8002346:	4b4b      	ldr	r3, [pc, #300]	@ (8002474 <Robot_ApplyTwist+0x170>)
 8002348:	607b      	str	r3, [r7, #4]

    // ใช้ lin_norm เพื่อ deadzone
    float lin_norm = linear_x / MAX_CMD_LINEAR;   // -1..+1
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	61fb      	str	r3, [r7, #28]
    if (lin_norm >  1.0f) lin_norm =  1.0f;
 800234e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002352:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002356:	eef4 7ac7 	vcmpe.f32	s15, s14
 800235a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800235e:	dd02      	ble.n	8002366 <Robot_ApplyTwist+0x62>
 8002360:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002364:	61fb      	str	r3, [r7, #28]
    if (lin_norm < -1.0f) lin_norm = -1.0f;
 8002366:	edd7 7a07 	vldr	s15, [r7, #28]
 800236a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800236e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002376:	d501      	bpl.n	800237c <Robot_ApplyTwist+0x78>
 8002378:	4b3e      	ldr	r3, [pc, #248]	@ (8002474 <Robot_ApplyTwist+0x170>)
 800237a:	61fb      	str	r3, [r7, #28]

    if (fabsf(lin_norm) < LIN_DEADZONE) {
 800237c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002380:	eef0 7ae7 	vabs.f32	s15, s15
 8002384:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002478 <Robot_ApplyTwist+0x174>
 8002388:	eef4 7ac7 	vcmpe.f32	s15, s14
 800238c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002390:	d502      	bpl.n	8002398 <Robot_ApplyTwist+0x94>
        lin_norm = 0.0f;
 8002392:	f04f 0300 	mov.w	r3, #0
 8002396:	61fb      	str	r3, [r7, #28]
    }

    // linear_x_cmd หลัง deadzone แล้ว (m/s)
    float linear_x_cmd = lin_norm * MAX_CMD_LINEAR;
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	617b      	str	r3, [r7, #20]

    // --- 2) map เป็น target_tps_common ด้วย geometry ---
    // TICKS_PER_METER ~ 1239 ticks/m
    float target_tps_cmd = linear_x_cmd * TICKS_PER_METER;
 800239c:	edd7 7a05 	vldr	s15, [r7, #20]
 80023a0:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800247c <Robot_ApplyTwist+0x178>
 80023a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023a8:	edc7 7a04 	vstr	s15, [r7, #16]

    // เก็บเป็นคำสั่งหลักในหน่วย tps
    g_cmd_target_tps = target_tps_cmd;
 80023ac:	4a34      	ldr	r2, [pc, #208]	@ (8002480 <Robot_ApplyTwist+0x17c>)
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	6013      	str	r3, [r2, #0]

    // เก็บ dir + speed_norm ไว้ debug ถ้าอยากใช้
    if (lin_norm > 0.0f)      g_cmd_dir_sign = +1.0f;
 80023b2:	edd7 7a07 	vldr	s15, [r7, #28]
 80023b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023be:	dd04      	ble.n	80023ca <Robot_ApplyTwist+0xc6>
 80023c0:	4b30      	ldr	r3, [pc, #192]	@ (8002484 <Robot_ApplyTwist+0x180>)
 80023c2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	e00e      	b.n	80023e8 <Robot_ApplyTwist+0xe4>
    else if (lin_norm < 0.0f) g_cmd_dir_sign = -1.0f;
 80023ca:	edd7 7a07 	vldr	s15, [r7, #28]
 80023ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d6:	d503      	bpl.n	80023e0 <Robot_ApplyTwist+0xdc>
 80023d8:	4b2a      	ldr	r3, [pc, #168]	@ (8002484 <Robot_ApplyTwist+0x180>)
 80023da:	4a26      	ldr	r2, [pc, #152]	@ (8002474 <Robot_ApplyTwist+0x170>)
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	e003      	b.n	80023e8 <Robot_ApplyTwist+0xe4>
    else                      g_cmd_dir_sign = 0.0f;
 80023e0:	4b28      	ldr	r3, [pc, #160]	@ (8002484 <Robot_ApplyTwist+0x180>)
 80023e2:	f04f 0200 	mov.w	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
    g_cmd_speed_norm = fabsf(lin_norm);   // 0..1
 80023e8:	edd7 7a07 	vldr	s15, [r7, #28]
 80023ec:	eef0 7ae7 	vabs.f32	s15, s15
 80023f0:	4b25      	ldr	r3, [pc, #148]	@ (8002488 <Robot_ApplyTwist+0x184>)
 80023f2:	edc3 7a00 	vstr	s15, [r3]

    // --- 3) มุมเลี้ยวจาก angular_z ---
    float ang_norm = angular_z / MAX_CMD_ANGULAR;  // -1..+1
 80023f6:	ed97 7a00 	vldr	s14, [r7]
 80023fa:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800248c <Robot_ApplyTwist+0x188>
 80023fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002402:	edc7 7a06 	vstr	s15, [r7, #24]
    if (ang_norm >  1.0f) ang_norm =  1.0f;
 8002406:	edd7 7a06 	vldr	s15, [r7, #24]
 800240a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800240e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002416:	dd02      	ble.n	800241e <Robot_ApplyTwist+0x11a>
 8002418:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800241c:	61bb      	str	r3, [r7, #24]
    if (ang_norm < -1.0f) ang_norm = -1.0f;
 800241e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002422:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8002426:	eef4 7ac7 	vcmpe.f32	s15, s14
 800242a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800242e:	d501      	bpl.n	8002434 <Robot_ApplyTwist+0x130>
 8002430:	4b10      	ldr	r3, [pc, #64]	@ (8002474 <Robot_ApplyTwist+0x170>)
 8002432:	61bb      	str	r3, [r7, #24]
    if (fabsf(ang_norm) < ANG_DEADZONE) ang_norm = 0.0f;
 8002434:	edd7 7a06 	vldr	s15, [r7, #24]
 8002438:	eef0 7ae7 	vabs.f32	s15, s15
 800243c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002478 <Robot_ApplyTwist+0x174>
 8002440:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002448:	d502      	bpl.n	8002450 <Robot_ApplyTwist+0x14c>
 800244a:	f04f 0300 	mov.w	r3, #0
 800244e:	61bb      	str	r3, [r7, #24]

    // map -> มุมเลี้ยว +-STEER_MAX_DEG
    float target_deg = ang_norm * STEER_MAX_DEG;
 8002450:	edd7 7a06 	vldr	s15, [r7, #24]
 8002454:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002490 <Robot_ApplyTwist+0x18c>
 8002458:	ee67 7a87 	vmul.f32	s15, s15, s14
 800245c:	edc7 7a03 	vstr	s15, [r7, #12]
    Steer_SetCmdTargetDeg(target_deg);
 8002460:	ed97 0a03 	vldr	s0, [r7, #12]
 8002464:	f7ff f968 	bl	8001738 <Steer_SetCmdTargetDeg>

//    printf("Twist: lin=%.2f m/s (tgt=%.0f tps), ang=%.2f rad/s -> dir=%.0f, speed_norm=%.2f, deg=%.1f\r\n",
//           linear_x_cmd, target_tps_cmd, angular_z,
//           g_cmd_dir_sign, g_cmd_speed_norm, target_deg);
}
 8002468:	bf00      	nop
 800246a:	3720      	adds	r7, #32
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	20001018 	.word	0x20001018
 8002474:	bf800000 	.word	0xbf800000
 8002478:	3ca3d70a 	.word	0x3ca3d70a
 800247c:	449ada7c 	.word	0x449ada7c
 8002480:	2000100c 	.word	0x2000100c
 8002484:	20001000 	.word	0x20001000
 8002488:	20001004 	.word	0x20001004
 800248c:	3f333333 	.word	0x3f333333
 8002490:	42200000 	.word	0x42200000

08002494 <udp_ctrl_recv>:

// callback ตอนมี UDP packet เข้ามาที่ port control
static void udp_ctrl_recv(void *arg, struct udp_pcb *upcb,
                          struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
 80024a0:	603b      	str	r3, [r7, #0]
    if (p == NULL) {
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d020      	beq.n	80024ea <udp_ctrl_recv+0x56>
        return;
    }

    if (p->len >= 8) {
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	895b      	ldrh	r3, [r3, #10]
 80024ac:	2b07      	cmp	r3, #7
 80024ae:	d918      	bls.n	80024e2 <udp_ctrl_recv+0x4e>
        float linear_x  = 0.0f;
 80024b0:	f04f 0300 	mov.w	r3, #0
 80024b4:	617b      	str	r3, [r7, #20]
        float angular_z = 0.0f;
 80024b6:	f04f 0300 	mov.w	r3, #0
 80024ba:	613b      	str	r3, [r7, #16]

        // payload: 0..3 = linear_x (float32), 4..7 = angular_z (float32)
        memcpy(&linear_x,  p->payload,           4);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	617b      	str	r3, [r7, #20]
        memcpy(&angular_z, (uint8_t*)p->payload + 4, 4);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	3304      	adds	r3, #4
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	613b      	str	r3, [r7, #16]

        Robot_ApplyTwist(linear_x, angular_z);
 80024ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80024d2:	ed97 7a04 	vldr	s14, [r7, #16]
 80024d6:	eef0 0a47 	vmov.f32	s1, s14
 80024da:	eeb0 0a67 	vmov.f32	s0, s15
 80024de:	f7ff ff11 	bl	8002304 <Robot_ApplyTwist>
    }

    pbuf_free(p);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f00a f9e8 	bl	800c8b8 <pbuf_free>
 80024e8:	e000      	b.n	80024ec <udp_ctrl_recv+0x58>
        return;
 80024ea:	bf00      	nop
}
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <UDP_Ctrl_Init>:

// สร้าง UDP listener
static void UDP_Ctrl_Init(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
    g_udp_ctrl_pcb = udp_new();
 80024fa:	f010 f9b9 	bl	8012870 <udp_new>
 80024fe:	4603      	mov	r3, r0
 8002500:	4a19      	ldr	r2, [pc, #100]	@ (8002568 <UDP_Ctrl_Init+0x74>)
 8002502:	6013      	str	r3, [r2, #0]
    if (g_udp_ctrl_pcb == NULL) {
 8002504:	4b18      	ldr	r3, [pc, #96]	@ (8002568 <UDP_Ctrl_Init+0x74>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d103      	bne.n	8002514 <UDP_Ctrl_Init+0x20>
        printf("udp_new() failed\r\n");
 800250c:	4817      	ldr	r0, [pc, #92]	@ (800256c <UDP_Ctrl_Init+0x78>)
 800250e:	f013 fa7b 	bl	8015a08 <puts>
        return;
 8002512:	e026      	b.n	8002562 <UDP_Ctrl_Init+0x6e>
    }

    // ใช้ port 6000 (ปรับได้ตามใจ แต่ฝั่ง ROS ต้องส่งมาที่ port เดียวกัน)
    err_t err = udp_bind(g_udp_ctrl_pcb, IP_ADDR_ANY, 6000);
 8002514:	4b14      	ldr	r3, [pc, #80]	@ (8002568 <UDP_Ctrl_Init+0x74>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f241 7270 	movw	r2, #6000	@ 0x1770
 800251c:	4914      	ldr	r1, [pc, #80]	@ (8002570 <UDP_Ctrl_Init+0x7c>)
 800251e:	4618      	mov	r0, r3
 8002520:	f010 f8bc 	bl	801269c <udp_bind>
 8002524:	4603      	mov	r3, r0
 8002526:	71fb      	strb	r3, [r7, #7]
    if (err != ERR_OK) {
 8002528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d00e      	beq.n	800254e <UDP_Ctrl_Init+0x5a>
        printf("udp_bind() failed: %d\r\n", err);
 8002530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002534:	4619      	mov	r1, r3
 8002536:	480f      	ldr	r0, [pc, #60]	@ (8002574 <UDP_Ctrl_Init+0x80>)
 8002538:	f013 f9fe 	bl	8015938 <iprintf>
        udp_remove(g_udp_ctrl_pcb);
 800253c:	4b0a      	ldr	r3, [pc, #40]	@ (8002568 <UDP_Ctrl_Init+0x74>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4618      	mov	r0, r3
 8002542:	f010 f953 	bl	80127ec <udp_remove>
        g_udp_ctrl_pcb = NULL;
 8002546:	4b08      	ldr	r3, [pc, #32]	@ (8002568 <UDP_Ctrl_Init+0x74>)
 8002548:	2200      	movs	r2, #0
 800254a:	601a      	str	r2, [r3, #0]
        return;
 800254c:	e009      	b.n	8002562 <UDP_Ctrl_Init+0x6e>
    }

    udp_recv(g_udp_ctrl_pcb, udp_ctrl_recv, NULL);
 800254e:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <UDP_Ctrl_Init+0x74>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2200      	movs	r2, #0
 8002554:	4908      	ldr	r1, [pc, #32]	@ (8002578 <UDP_Ctrl_Init+0x84>)
 8002556:	4618      	mov	r0, r3
 8002558:	f010 f928 	bl	80127ac <udp_recv>
    printf("UDP control listening on port 6000\r\n");
 800255c:	4807      	ldr	r0, [pc, #28]	@ (800257c <UDP_Ctrl_Init+0x88>)
 800255e:	f013 fa53 	bl	8015a08 <puts>
}
 8002562:	3708      	adds	r7, #8
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	20001014 	.word	0x20001014
 800256c:	08018050 	.word	0x08018050
 8002570:	0801ac4c 	.word	0x0801ac4c
 8002574:	08018064 	.word	0x08018064
 8002578:	08002495 	.word	0x08002495
 800257c:	0801807c 	.word	0x0801807c

08002580 <Drive_Control_And_Test>:


#define CTRL_PERIOD_MS   10U   // control loop ทุก 10 ms (100 Hz)

void Drive_Control_And_Test(uint32_t now_ms)
{
 8002580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002584:	b09f      	sub	sp, #124	@ 0x7c
 8002586:	af0a      	add	r7, sp, #40	@ 0x28
 8002588:	60f8      	str	r0, [r7, #12]
    static uint32_t last_ctrl_ms  = 0;
    static uint32_t last_debug_ms = 0;
    static int32_t  prev_ticks[DRIVE_NUM] = {0};

    uint32_t diff_ms = now_ms - last_ctrl_ms;
 800258a:	4ba4      	ldr	r3, [pc, #656]	@ (800281c <Drive_Control_And_Test+0x29c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (diff_ms < CTRL_PERIOD_MS) {
 8002594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002596:	2b09      	cmp	r3, #9
 8002598:	f240 81a4 	bls.w	80028e4 <Drive_Control_And_Test+0x364>
        return;   // ยังไม่ถึงเวลา control รอบใหม่
    }
    last_ctrl_ms = now_ms;
 800259c:	4a9f      	ldr	r2, [pc, #636]	@ (800281c <Drive_Control_And_Test+0x29c>)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6013      	str	r3, [r2, #0]

    float dt_s = diff_ms / 1000.0f;
 80025a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025a4:	ee07 3a90 	vmov	s15, r3
 80025a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025ac:	eddf 6a9c 	vldr	s13, [pc, #624]	@ 8002820 <Drive_Control_And_Test+0x2a0>
 80025b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025b4:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    if (dt_s <= 0.0f) dt_s = 0.001f;
 80025b8:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80025bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c4:	d801      	bhi.n	80025ca <Drive_Control_And_Test+0x4a>
 80025c6:	4b97      	ldr	r3, [pc, #604]	@ (8002824 <Drive_Control_And_Test+0x2a4>)
 80025c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (dt_s > 0.1f)  dt_s = 0.1f;
 80025ca:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80025ce:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8002828 <Drive_Control_And_Test+0x2a8>
 80025d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025da:	dd01      	ble.n	80025e0 <Drive_Control_And_Test+0x60>
 80025dc:	4b93      	ldr	r3, [pc, #588]	@ (800282c <Drive_Control_And_Test+0x2ac>)
 80025de:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // อ่าน encoder ทุกล้อ
    DriveEnc_UpdateAll();
 80025e0:	f7ff fd4c 	bl	800207c <DriveEnc_UpdateAll>

    if (g_drive_mode == RUN_MODE_DRIVE_PID) {
 80025e4:	4b92      	ldr	r3, [pc, #584]	@ (8002830 <Drive_Control_And_Test+0x2b0>)
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d13e      	bne.n	800266a <Drive_Control_And_Test+0xea>
        // ===== โหมดปกติ: ใช้ PID ตาม target_tps (common) =====
//        Drive_UpdateTargetsWithRamp(dt_s);  	// ramp g_current_target_tps -> g_cmd_target_tps
    	Drive_UpdateTargetsWithRamp(dt_s, &g_cmd_target_tps, &g_current_target_tps);
 80025ec:	4991      	ldr	r1, [pc, #580]	@ (8002834 <Drive_Control_And_Test+0x2b4>)
 80025ee:	4892      	ldr	r0, [pc, #584]	@ (8002838 <Drive_Control_And_Test+0x2b8>)
 80025f0:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 80025f4:	f7fe fce8 	bl	8000fc8 <Drive_UpdateTargetsWithRamp>
        Drive_UpdateAll(dt_s);              	// ใช้ target_tps ต่อ-ล้อ + duty_base + PID
 80025f8:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 80025fc:	f7fe fdb8 	bl	8001170 <Drive_UpdateAll>

        // เฉพาะตอน RUN_MODE_STEER_PID เท่านั้นที่ให้ PID ทำงาน เผื่อใช้โหมด CALIB
        if (g_steer_mode == RUN_MODE_STEER_PID) {
 8002600:	4b8e      	ldr	r3, [pc, #568]	@ (800283c <Drive_Control_And_Test+0x2bc>)
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	2b01      	cmp	r3, #1
 8002606:	d107      	bne.n	8002618 <Drive_Control_And_Test+0x98>
            Steer_UpdateTargetWithRamp(dt_s);   // ramp angle
 8002608:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 800260c:	f7ff f8d8 	bl	80017c0 <Steer_UpdateTargetWithRamp>
            Steer_UpdateAll(dt_s);              // PID ตาม target_ticks
 8002610:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 8002614:	f7ff f94c 	bl	80018b0 <Steer_UpdateAll>
        }

        // เช็ค timeout จาก UDP/serial
        if (g_last_cmd_ms != 0U) {
 8002618:	4b89      	ldr	r3, [pc, #548]	@ (8002840 <Drive_Control_And_Test+0x2c0>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d070      	beq.n	8002702 <Drive_Control_And_Test+0x182>
            uint32_t dt_cmd = now_ms - g_last_cmd_ms;
 8002620:	4b87      	ldr	r3, [pc, #540]	@ (8002840 <Drive_Control_And_Test+0x2c0>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68fa      	ldr	r2, [r7, #12]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	633b      	str	r3, [r7, #48]	@ 0x30
            if (dt_cmd > CMD_TIMEOUT_MS) {
 800262a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800262c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002630:	d967      	bls.n	8002702 <Drive_Control_And_Test+0x182>
                // reset คำสั่งความเร็วในหน่วย tps
                g_cmd_target_tps     = 0.0f;
 8002632:	4b81      	ldr	r3, [pc, #516]	@ (8002838 <Drive_Control_And_Test+0x2b8>)
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	601a      	str	r2, [r3, #0]
                g_current_target_tps = 0.0f;
 800263a:	4b7e      	ldr	r3, [pc, #504]	@ (8002834 <Drive_Control_And_Test+0x2b4>)
 800263c:	f04f 0200 	mov.w	r2, #0
 8002640:	601a      	str	r2, [r3, #0]

                // reset ตัวแปรแบบเดิม (เผื่อใช้ที่อื่น)
                g_cmd_dir_sign       = 0.0f;
 8002642:	4b80      	ldr	r3, [pc, #512]	@ (8002844 <Drive_Control_And_Test+0x2c4>)
 8002644:	f04f 0200 	mov.w	r2, #0
 8002648:	601a      	str	r2, [r3, #0]
                g_cmd_speed_norm     = 0.0f;
 800264a:	4b7f      	ldr	r3, [pc, #508]	@ (8002848 <Drive_Control_And_Test+0x2c8>)
 800264c:	f04f 0200 	mov.w	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
                g_current_speed_norm = 0.0f;
 8002652:	4b7e      	ldr	r3, [pc, #504]	@ (800284c <Drive_Control_And_Test+0x2cc>)
 8002654:	f04f 0200 	mov.w	r2, #0
 8002658:	601a      	str	r2, [r3, #0]

                Drive_StopAll();
 800265a:	f7fe fc87 	bl	8000f6c <Drive_StopAll>
                // g_cmd_target_deg     = 0.0f;
                // g_current_target_deg = 0.0f;
                // Steer_SetTargetAngleDeg(0.0f);
                Steer_InitTargetsToZero();
 800265e:	f7ff f899 	bl	8001794 <Steer_InitTargetsToZero>
                g_last_cmd_ms = 0U;
 8002662:	4b77      	ldr	r3, [pc, #476]	@ (8002840 <Drive_Control_And_Test+0x2c0>)
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	e04b      	b.n	8002702 <Drive_Control_And_Test+0x182>
            }
        }

    } else {
        // ===== โหมด TEST: ขับทีละล้อหรือทุกล้อแบบ open-loop =====
        for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 800266a:	2300      	movs	r3, #0
 800266c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800266e:	e045      	b.n	80026fc <Drive_Control_And_Test+0x17c>
            DriveAxis_t *d = &drive_axes[i];
 8002670:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002672:	019b      	lsls	r3, r3, #6
 8002674:	4a76      	ldr	r2, [pc, #472]	@ (8002850 <Drive_Control_And_Test+0x2d0>)
 8002676:	4413      	add	r3, r2
 8002678:	63bb      	str	r3, [r7, #56]	@ 0x38

            uint8_t selected =
                (g_test_drive_idx < 0) ||          // -1 = ALL wheels
 800267a:	4b76      	ldr	r3, [pc, #472]	@ (8002854 <Drive_Control_And_Test+0x2d4>)
 800267c:	f993 3000 	ldrsb.w	r3, [r3]
 8002680:	2b00      	cmp	r3, #0
 8002682:	db06      	blt.n	8002692 <Drive_Control_And_Test+0x112>
                (i == (uint32_t)g_test_drive_idx); // index ที่เลือก
 8002684:	4b73      	ldr	r3, [pc, #460]	@ (8002854 <Drive_Control_And_Test+0x2d4>)
 8002686:	f993 3000 	ldrsb.w	r3, [r3]
 800268a:	461a      	mov	r2, r3
                (g_test_drive_idx < 0) ||          // -1 = ALL wheels
 800268c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800268e:	4293      	cmp	r3, r2
 8002690:	d101      	bne.n	8002696 <Drive_Control_And_Test+0x116>
 8002692:	2301      	movs	r3, #1
 8002694:	e000      	b.n	8002698 <Drive_Control_And_Test+0x118>
 8002696:	2300      	movs	r3, #0
            uint8_t selected =
 8002698:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

            if (selected && g_test_duty > 0.0f) {
 800269c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d020      	beq.n	80026e6 <Drive_Control_And_Test+0x166>
 80026a4:	4b6c      	ldr	r3, [pc, #432]	@ (8002858 <Drive_Control_And_Test+0x2d8>)
 80026a6:	edd3 7a00 	vldr	s15, [r3]
 80026aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b2:	dd18      	ble.n	80026e6 <Drive_Control_And_Test+0x166>
                MotorDir_t dir = (g_test_dir > 0) ? MOTOR_DIR_FWD : MOTOR_DIR_REV;
 80026b4:	4b69      	ldr	r3, [pc, #420]	@ (800285c <Drive_Control_And_Test+0x2dc>)
 80026b6:	f993 3000 	ldrsb.w	r3, [r3]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	dd01      	ble.n	80026c2 <Drive_Control_And_Test+0x142>
 80026be:	2301      	movs	r3, #1
 80026c0:	e001      	b.n	80026c6 <Drive_Control_And_Test+0x146>
 80026c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80026c6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
                Motor_set(d->motor_idx, dir, g_test_duty);
 80026ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026cc:	791b      	ldrb	r3, [r3, #4]
 80026ce:	4a62      	ldr	r2, [pc, #392]	@ (8002858 <Drive_Control_And_Test+0x2d8>)
 80026d0:	edd2 7a00 	vldr	s15, [r2]
 80026d4:	f997 2036 	ldrsb.w	r2, [r7, #54]	@ 0x36
 80026d8:	eeb0 0a67 	vmov.f32	s0, s15
 80026dc:	4611      	mov	r1, r2
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff fd30 	bl	8002144 <Motor_set>
            if (selected && g_test_duty > 0.0f) {
 80026e4:	e007      	b.n	80026f6 <Drive_Control_And_Test+0x176>
            } else {
                Motor_set(d->motor_idx, MOTOR_DIR_BRAKE, 0.0f);
 80026e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026e8:	791b      	ldrb	r3, [r3, #4]
 80026ea:	ed9f 0a5d 	vldr	s0, [pc, #372]	@ 8002860 <Drive_Control_And_Test+0x2e0>
 80026ee:	2100      	movs	r1, #0
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff fd27 	bl	8002144 <Motor_set>
        for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 80026f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026f8:	3301      	adds	r3, #1
 80026fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80026fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026fe:	2b03      	cmp	r3, #3
 8002700:	d9b6      	bls.n	8002670 <Drive_Control_And_Test+0xf0>
            }
        }
    }

    // ===== DEBUG tps ทุก ๆ ~100ms =====
    uint32_t dbg_diff = now_ms - last_debug_ms;
 8002702:	4b58      	ldr	r3, [pc, #352]	@ (8002864 <Drive_Control_And_Test+0x2e4>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dbg_diff >= 100) {
 800270c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800270e:	2b63      	cmp	r3, #99	@ 0x63
 8002710:	f240 80e9 	bls.w	80028e6 <Drive_Control_And_Test+0x366>
        last_debug_ms = now_ms;
 8002714:	4a53      	ldr	r2, [pc, #332]	@ (8002864 <Drive_Control_And_Test+0x2e4>)
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6013      	str	r3, [r2, #0]

        float tps[DRIVE_NUM];
        float dbg_dt_s = dbg_diff / 1000.0f;
 800271a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800271c:	ee07 3a90 	vmov	s15, r3
 8002720:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002724:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8002820 <Drive_Control_And_Test+0x2a0>
 8002728:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800272c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
        if (dbg_dt_s <= 0.0f) dbg_dt_s = 0.001f;
 8002730:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002734:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273c:	d801      	bhi.n	8002742 <Drive_Control_And_Test+0x1c2>
 800273e:	4b39      	ldr	r3, [pc, #228]	@ (8002824 <Drive_Control_And_Test+0x2a4>)
 8002740:	647b      	str	r3, [r7, #68]	@ 0x44

        for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8002742:	2300      	movs	r3, #0
 8002744:	643b      	str	r3, [r7, #64]	@ 0x40
 8002746:	e02a      	b.n	800279e <Drive_Control_And_Test+0x21e>
            int32_t now_ticks  = drive_enc[i].multi_ticks;
 8002748:	4947      	ldr	r1, [pc, #284]	@ (8002868 <Drive_Control_And_Test+0x2e8>)
 800274a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800274c:	4613      	mov	r3, r2
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	4413      	add	r3, r2
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	440b      	add	r3, r1
 8002756:	3310      	adds	r3, #16
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	62bb      	str	r3, [r7, #40]	@ 0x28
            int32_t diff_ticks = now_ticks - prev_ticks[i];
 800275c:	4a43      	ldr	r2, [pc, #268]	@ (800286c <Drive_Control_And_Test+0x2ec>)
 800275e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002764:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	627b      	str	r3, [r7, #36]	@ 0x24
            prev_ticks[i]      = now_ticks;
 800276a:	4940      	ldr	r1, [pc, #256]	@ (800286c <Drive_Control_And_Test+0x2ec>)
 800276c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800276e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            tps[i] = diff_ticks / dbg_dt_s;
 8002774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002776:	ee07 3a90 	vmov	s15, r3
 800277a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800277e:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002782:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002786:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	3348      	adds	r3, #72	@ 0x48
 800278c:	f107 0208 	add.w	r2, r7, #8
 8002790:	4413      	add	r3, r2
 8002792:	3b3c      	subs	r3, #60	@ 0x3c
 8002794:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8002798:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800279a:	3301      	adds	r3, #1
 800279c:	643b      	str	r3, [r7, #64]	@ 0x40
 800279e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027a0:	2b03      	cmp	r3, #3
 80027a2:	d9d1      	bls.n	8002748 <Drive_Control_And_Test+0x1c8>
        }

        if (g_drive_mode == RUN_MODE_DRIVE_CALIB)
 80027a4:	4b22      	ldr	r3, [pc, #136]	@ (8002830 <Drive_Control_And_Test+0x2b0>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f040 809c 	bne.w	80028e6 <Drive_Control_And_Test+0x366>
        {
            if (g_test_drive_idx < 0)
 80027ae:	4b29      	ldr	r3, [pc, #164]	@ (8002854 <Drive_Control_And_Test+0x2d4>)
 80027b0:	f993 3000 	ldrsb.w	r3, [r3]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	da5d      	bge.n	8002874 <Drive_Control_And_Test+0x2f4>
            {
                printf("[TEST] wheel=ALL duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 80027b8:	4b27      	ldr	r3, [pc, #156]	@ (8002858 <Drive_Control_And_Test+0x2d8>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4618      	mov	r0, r3
 80027be:	f7fd fee3 	bl	8000588 <__aeabi_f2d>
 80027c2:	e9c7 0100 	strd	r0, r1, [r7]
 80027c6:	4b25      	ldr	r3, [pc, #148]	@ (800285c <Drive_Control_And_Test+0x2dc>)
 80027c8:	f993 3000 	ldrsb.w	r3, [r3]
 80027cc:	461e      	mov	r6, r3
                       g_test_duty,
                       (int)g_test_dir,
                       tps[0], tps[1], tps[2], tps[3]);
 80027ce:	697b      	ldr	r3, [r7, #20]
                printf("[TEST] wheel=ALL duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7fd fed9 	bl	8000588 <__aeabi_f2d>
 80027d6:	4604      	mov	r4, r0
 80027d8:	460d      	mov	r5, r1
                       tps[0], tps[1], tps[2], tps[3]);
 80027da:	69bb      	ldr	r3, [r7, #24]
                printf("[TEST] wheel=ALL duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 80027dc:	4618      	mov	r0, r3
 80027de:	f7fd fed3 	bl	8000588 <__aeabi_f2d>
 80027e2:	4680      	mov	r8, r0
 80027e4:	4689      	mov	r9, r1
                       tps[0], tps[1], tps[2], tps[3]);
 80027e6:	69fb      	ldr	r3, [r7, #28]
                printf("[TEST] wheel=ALL duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7fd fecd 	bl	8000588 <__aeabi_f2d>
 80027ee:	4682      	mov	sl, r0
 80027f0:	468b      	mov	fp, r1
                       tps[0], tps[1], tps[2], tps[3]);
 80027f2:	6a3b      	ldr	r3, [r7, #32]
                printf("[TEST] wheel=ALL duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7fd fec7 	bl	8000588 <__aeabi_f2d>
 80027fa:	4602      	mov	r2, r0
 80027fc:	460b      	mov	r3, r1
 80027fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002802:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8002806:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800280a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800280e:	9600      	str	r6, [sp, #0]
 8002810:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002814:	4816      	ldr	r0, [pc, #88]	@ (8002870 <Drive_Control_And_Test+0x2f0>)
 8002816:	f013 f88f 	bl	8015938 <iprintf>
 800281a:	e064      	b.n	80028e6 <Drive_Control_And_Test+0x366>
 800281c:	2000101c 	.word	0x2000101c
 8002820:	447a0000 	.word	0x447a0000
 8002824:	3a83126f 	.word	0x3a83126f
 8002828:	3dcccccd 	.word	0x3dcccccd
 800282c:	3dcccccd 	.word	0x3dcccccd
 8002830:	20000100 	.word	0x20000100
 8002834:	20001010 	.word	0x20001010
 8002838:	2000100c 	.word	0x2000100c
 800283c:	20000109 	.word	0x20000109
 8002840:	20001018 	.word	0x20001018
 8002844:	20001000 	.word	0x20001000
 8002848:	20001004 	.word	0x20001004
 800284c:	20001008 	.word	0x20001008
 8002850:	20000000 	.word	0x20000000
 8002854:	2000063c 	.word	0x2000063c
 8002858:	20000104 	.word	0x20000104
 800285c:	20000108 	.word	0x20000108
 8002860:	00000000 	.word	0x00000000
 8002864:	20001020 	.word	0x20001020
 8002868:	200001dc 	.word	0x200001dc
 800286c:	20001024 	.word	0x20001024
 8002870:	080180a0 	.word	0x080180a0
            } else {
                printf("[TEST] wheel=%d duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 8002874:	4b1e      	ldr	r3, [pc, #120]	@ (80028f0 <Drive_Control_And_Test+0x370>)
 8002876:	f993 3000 	ldrsb.w	r3, [r3]
 800287a:	1c5e      	adds	r6, r3, #1
 800287c:	4b1d      	ldr	r3, [pc, #116]	@ (80028f4 <Drive_Control_And_Test+0x374>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4618      	mov	r0, r3
 8002882:	f7fd fe81 	bl	8000588 <__aeabi_f2d>
 8002886:	e9c7 0100 	strd	r0, r1, [r7]
 800288a:	4b1b      	ldr	r3, [pc, #108]	@ (80028f8 <Drive_Control_And_Test+0x378>)
 800288c:	f993 3000 	ldrsb.w	r3, [r3]
 8002890:	60bb      	str	r3, [r7, #8]
                       (int)(g_test_drive_idx + 1),
                       g_test_duty,
                       (int)g_test_dir,
                       tps[0], tps[1], tps[2], tps[3]);
 8002892:	697b      	ldr	r3, [r7, #20]
                printf("[TEST] wheel=%d duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 8002894:	4618      	mov	r0, r3
 8002896:	f7fd fe77 	bl	8000588 <__aeabi_f2d>
 800289a:	4604      	mov	r4, r0
 800289c:	460d      	mov	r5, r1
                       tps[0], tps[1], tps[2], tps[3]);
 800289e:	69bb      	ldr	r3, [r7, #24]
                printf("[TEST] wheel=%d duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7fd fe71 	bl	8000588 <__aeabi_f2d>
 80028a6:	4680      	mov	r8, r0
 80028a8:	4689      	mov	r9, r1
                       tps[0], tps[1], tps[2], tps[3]);
 80028aa:	69fb      	ldr	r3, [r7, #28]
                printf("[TEST] wheel=%d duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7fd fe6b 	bl	8000588 <__aeabi_f2d>
 80028b2:	4682      	mov	sl, r0
 80028b4:	468b      	mov	fp, r1
                       tps[0], tps[1], tps[2], tps[3]);
 80028b6:	6a3b      	ldr	r3, [r7, #32]
                printf("[TEST] wheel=%d duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7fd fe65 	bl	8000588 <__aeabi_f2d>
 80028be:	4602      	mov	r2, r0
 80028c0:	460b      	mov	r3, r1
 80028c2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80028c6:	e9cd ab06 	strd	sl, fp, [sp, #24]
 80028ca:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80028ce:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	9300      	str	r3, [sp, #0]
 80028d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80028da:	4631      	mov	r1, r6
 80028dc:	4807      	ldr	r0, [pc, #28]	@ (80028fc <Drive_Control_And_Test+0x37c>)
 80028de:	f013 f82b 	bl	8015938 <iprintf>
 80028e2:	e000      	b.n	80028e6 <Drive_Control_And_Test+0x366>
        return;   // ยังไม่ถึงเวลา control รอบใหม่
 80028e4:	bf00      	nop
            }
        }
        // ใน NORMAL mode ตอนนี้เรามี debug จาก Drive_UpdateAll() อยู่แล้ว
    }
}
 80028e6:	3754      	adds	r7, #84	@ 0x54
 80028e8:	46bd      	mov	sp, r7
 80028ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028ee:	bf00      	nop
 80028f0:	2000063c 	.word	0x2000063c
 80028f4:	20000104 	.word	0x20000104
 80028f8:	20000108 	.word	0x20000108
 80028fc:	080180e0 	.word	0x080180e0

08002900 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002906:	f001 fd9c 	bl	8004442 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800290a:	f000 f851 	bl	80029b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800290e:	f000 fd7f 	bl	8003410 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002912:	f000 f8b9 	bl	8002a88 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8002916:	f000 fd1d 	bl	8003354 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800291a:	f000 fd4b 	bl	80033b4 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI2_Init();
 800291e:	f000 f8f3 	bl	8002b08 <MX_SPI2_Init>
  MX_SPI3_Init();
 8002922:	f000 f92f 	bl	8002b84 <MX_SPI3_Init>
  MX_SPI4_Init();
 8002926:	f000 f96b 	bl	8002c00 <MX_SPI4_Init>
  MX_SPI5_Init();
 800292a:	f000 f9a7 	bl	8002c7c <MX_SPI5_Init>
  MX_TIM1_Init();
 800292e:	f000 f9e3 	bl	8002cf8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002932:	f000 fa3b 	bl	8002dac <MX_TIM2_Init>
  MX_TIM3_Init();
 8002936:	f000 fac9 	bl	8002ecc <MX_TIM3_Init>
  MX_TIM4_Init();
 800293a:	f000 fb1d 	bl	8002f78 <MX_TIM4_Init>
  MX_TIM5_Init();
 800293e:	f000 fb71 	bl	8003024 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002942:	f000 fbf1 	bl	8003128 <MX_TIM8_Init>
  MX_TIM9_Init();
 8002946:	f000 fc49 	bl	80031dc <MX_TIM9_Init>
  MX_TIM10_Init();
 800294a:	f000 fcb5 	bl	80032b8 <MX_TIM10_Init>
  MX_LWIP_Init();
 800294e:	f007 ff25 	bl	800a79c <MX_LWIP_Init>
  /* USER CODE BEGIN 2 */

  Motor_PWM_StartALL();
 8002952:	f7ff fbcb 	bl	80020ec <Motor_PWM_StartALL>
  ENC_StartALL();
 8002956:	f7ff fa91 	bl	8001e7c <ENC_StartALL>
  DriveEnc_InitAll();
 800295a:	f7ff fb5f 	bl	800201c <DriveEnc_InitAll>
  Drive_InitAll();
 800295e:	f7fe fad9 	bl	8000f14 <Drive_InitAll>
  Steer_InitTargetsToZero();
 8002962:	f7fe ff17 	bl	8001794 <Steer_InitTargetsToZero>
  UDP_Ctrl_Init();
 8002966:	f7ff fdc5 	bl	80024f4 <UDP_Ctrl_Init>

  printf("\r\n=== Boot OK ===\r\n");
 800296a:	480e      	ldr	r0, [pc, #56]	@ (80029a4 <main+0xa4>)
 800296c:	f013 f84c 	bl	8015a08 <puts>

  g_drive_mode = RUN_MODE_DRIVE_PID;
 8002970:	4b0d      	ldr	r3, [pc, #52]	@ (80029a8 <main+0xa8>)
 8002972:	2201      	movs	r2, #1
 8002974:	701a      	strb	r2, [r3, #0]
  g_steer_mode   = RUN_MODE_STEER_PID;
 8002976:	4b0d      	ldr	r3, [pc, #52]	@ (80029ac <main+0xac>)
 8002978:	2201      	movs	r2, #1
 800297a:	701a      	strb	r2, [r3, #0]
  Steer_PrintModeHelp(g_steer_mode);
 800297c:	4b0b      	ldr	r3, [pc, #44]	@ (80029ac <main+0xac>)
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	4618      	mov	r0, r3
 8002982:	f7ff f8a3 	bl	8001acc <Steer_PrintModeHelp>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    // รับ UDP จาก ROS

	  MX_LWIP_Process();
 8002986:	f008 f849 	bl	800aa1c <MX_LWIP_Process>

	  uint32_t now_ms = HAL_GetTick();
 800298a:	f001 fdab 	bl	80044e4 <HAL_GetTick>
 800298e:	6078      	str	r0, [r7, #4]

	    // ควบคุมล้อทั้งหมด (PID / CALIB ขึ้นกับ g_drive_mode และ g_steer_mode)
	  Drive_Control_And_Test(now_ms);
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f7ff fdf5 	bl	8002580 <Drive_Control_And_Test>

	  if (g_steer_mode == RUN_MODE_STEER_CALIB)
 8002996:	4b05      	ldr	r3, [pc, #20]	@ (80029ac <main+0xac>)
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1f3      	bne.n	8002986 <main+0x86>
	  {
	      Steer_JogCalib_HandleUart();
 800299e:	f7ff f8e9 	bl	8001b74 <Steer_JogCalib_HandleUart>
  {
 80029a2:	e7f0      	b.n	8002986 <main+0x86>
 80029a4:	08018120 	.word	0x08018120
 80029a8:	20000100 	.word	0x20000100
 80029ac:	20000109 	.word	0x20000109

080029b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b094      	sub	sp, #80	@ 0x50
 80029b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029b6:	f107 0320 	add.w	r3, r7, #32
 80029ba:	2230      	movs	r2, #48	@ 0x30
 80029bc:	2100      	movs	r1, #0
 80029be:	4618      	mov	r0, r3
 80029c0:	f013 f912 	bl	8015be8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029c4:	f107 030c 	add.w	r3, r7, #12
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	605a      	str	r2, [r3, #4]
 80029ce:	609a      	str	r2, [r3, #8]
 80029d0:	60da      	str	r2, [r3, #12]
 80029d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002a80 <SystemClock_Config+0xd0>)
 80029d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d8:	4a29      	ldr	r2, [pc, #164]	@ (8002a80 <SystemClock_Config+0xd0>)
 80029da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029de:	6413      	str	r3, [r2, #64]	@ 0x40
 80029e0:	4b27      	ldr	r3, [pc, #156]	@ (8002a80 <SystemClock_Config+0xd0>)
 80029e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e8:	60bb      	str	r3, [r7, #8]
 80029ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80029ec:	4b25      	ldr	r3, [pc, #148]	@ (8002a84 <SystemClock_Config+0xd4>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a24      	ldr	r2, [pc, #144]	@ (8002a84 <SystemClock_Config+0xd4>)
 80029f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80029f6:	6013      	str	r3, [r2, #0]
 80029f8:	4b22      	ldr	r3, [pc, #136]	@ (8002a84 <SystemClock_Config+0xd4>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002a00:	607b      	str	r3, [r7, #4]
 8002a02:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a04:	2301      	movs	r3, #1
 8002a06:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a08:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a0c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a0e:	2302      	movs	r3, #2
 8002a10:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a12:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002a18:	2304      	movs	r3, #4
 8002a1a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002a1c:	23d8      	movs	r3, #216	@ 0xd8
 8002a1e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a20:	2302      	movs	r3, #2
 8002a22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002a24:	2309      	movs	r3, #9
 8002a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a28:	f107 0320 	add.w	r3, r7, #32
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f003 fc51 	bl	80062d4 <HAL_RCC_OscConfig>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002a38:	f000 fe12 	bl	8003660 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002a3c:	f003 fbfa 	bl	8006234 <HAL_PWREx_EnableOverDrive>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002a46:	f000 fe0b 	bl	8003660 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a4a:	230f      	movs	r3, #15
 8002a4c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a52:	2300      	movs	r3, #0
 8002a54:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a56:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002a5a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a60:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002a62:	f107 030c 	add.w	r3, r7, #12
 8002a66:	2107      	movs	r1, #7
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f003 fed7 	bl	800681c <HAL_RCC_ClockConfig>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002a74:	f000 fdf4 	bl	8003660 <Error_Handler>
  }
}
 8002a78:	bf00      	nop
 8002a7a:	3750      	adds	r7, #80	@ 0x50
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40023800 	.word	0x40023800
 8002a84:	40007000 	.word	0x40007000

08002a88 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002afc <MX_I2C1_Init+0x74>)
 8002a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8002b00 <MX_I2C1_Init+0x78>)
 8002a90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8002a92:	4b1a      	ldr	r3, [pc, #104]	@ (8002afc <MX_I2C1_Init+0x74>)
 8002a94:	4a1b      	ldr	r2, [pc, #108]	@ (8002b04 <MX_I2C1_Init+0x7c>)
 8002a96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002a98:	4b18      	ldr	r3, [pc, #96]	@ (8002afc <MX_I2C1_Init+0x74>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a9e:	4b17      	ldr	r3, [pc, #92]	@ (8002afc <MX_I2C1_Init+0x74>)
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002aa4:	4b15      	ldr	r3, [pc, #84]	@ (8002afc <MX_I2C1_Init+0x74>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002aaa:	4b14      	ldr	r3, [pc, #80]	@ (8002afc <MX_I2C1_Init+0x74>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ab0:	4b12      	ldr	r3, [pc, #72]	@ (8002afc <MX_I2C1_Init+0x74>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ab6:	4b11      	ldr	r3, [pc, #68]	@ (8002afc <MX_I2C1_Init+0x74>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002abc:	4b0f      	ldr	r3, [pc, #60]	@ (8002afc <MX_I2C1_Init+0x74>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ac2:	480e      	ldr	r0, [pc, #56]	@ (8002afc <MX_I2C1_Init+0x74>)
 8002ac4:	f003 f948 	bl	8005d58 <HAL_I2C_Init>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002ace:	f000 fdc7 	bl	8003660 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	4809      	ldr	r0, [pc, #36]	@ (8002afc <MX_I2C1_Init+0x74>)
 8002ad6:	f003 f9db 	bl	8005e90 <HAL_I2CEx_ConfigAnalogFilter>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002ae0:	f000 fdbe 	bl	8003660 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	4805      	ldr	r0, [pc, #20]	@ (8002afc <MX_I2C1_Init+0x74>)
 8002ae8:	f003 fa1d 	bl	8005f26 <HAL_I2CEx_ConfigDigitalFilter>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002af2:	f000 fdb5 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002af6:	bf00      	nop
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	20000654 	.word	0x20000654
 8002b00:	40005400 	.word	0x40005400
 8002b04:	20404768 	.word	0x20404768

08002b08 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002b80 <MX_SPI2_Init+0x78>)
 8002b10:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002b12:	4b1a      	ldr	r3, [pc, #104]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002b18:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002b1a:	4b18      	ldr	r3, [pc, #96]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b1c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b20:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_10BIT;
 8002b22:	4b16      	ldr	r3, [pc, #88]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b24:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8002b28:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b2a:	4b14      	ldr	r3, [pc, #80]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002b30:	4b12      	ldr	r3, [pc, #72]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b32:	2201      	movs	r2, #1
 8002b34:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002b36:	4b11      	ldr	r3, [pc, #68]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b3c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b40:	2228      	movs	r2, #40	@ 0x28
 8002b42:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b44:	4b0d      	ldr	r3, [pc, #52]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b50:	4b0a      	ldr	r3, [pc, #40]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002b56:	4b09      	ldr	r3, [pc, #36]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b58:	2207      	movs	r2, #7
 8002b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002b5c:	4b07      	ldr	r3, [pc, #28]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002b62:	4b06      	ldr	r3, [pc, #24]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002b68:	4804      	ldr	r0, [pc, #16]	@ (8002b7c <MX_SPI2_Init+0x74>)
 8002b6a:	f004 fc6d 	bl	8007448 <HAL_SPI_Init>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d001      	beq.n	8002b78 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8002b74:	f000 fd74 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002b78:	bf00      	nop
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	200006a8 	.word	0x200006a8
 8002b80:	40003800 	.word	0x40003800

08002b84 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002b88:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002bfc <MX_SPI3_Init+0x78>)
 8002b8c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002b90:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002b94:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002b96:	4b18      	ldr	r3, [pc, #96]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002b98:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b9c:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_10BIT;
 8002b9e:	4b16      	ldr	r3, [pc, #88]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002ba0:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8002ba4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ba6:	4b14      	ldr	r3, [pc, #80]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002bac:	4b12      	ldr	r3, [pc, #72]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002bae:	2201      	movs	r2, #1
 8002bb0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002bb2:	4b11      	ldr	r3, [pc, #68]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002bb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bb8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002bba:	4b0f      	ldr	r3, [pc, #60]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002bbc:	2228      	movs	r2, #40	@ 0x28
 8002bbe:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002bd2:	4b09      	ldr	r3, [pc, #36]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002bd4:	2207      	movs	r2, #7
 8002bd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002bd8:	4b07      	ldr	r3, [pc, #28]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002bde:	4b06      	ldr	r3, [pc, #24]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002be4:	4804      	ldr	r0, [pc, #16]	@ (8002bf8 <MX_SPI3_Init+0x74>)
 8002be6:	f004 fc2f 	bl	8007448 <HAL_SPI_Init>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <MX_SPI3_Init+0x70>
  {
    Error_Handler();
 8002bf0:	f000 fd36 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002bf4:	bf00      	nop
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	2000070c 	.word	0x2000070c
 8002bfc:	40003c00 	.word	0x40003c00

08002c00 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8002c04:	4b1b      	ldr	r3, [pc, #108]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c06:	4a1c      	ldr	r2, [pc, #112]	@ (8002c78 <MX_SPI4_Init+0x78>)
 8002c08:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002c0a:	4b1a      	ldr	r3, [pc, #104]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c0c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002c10:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002c12:	4b18      	ldr	r3, [pc, #96]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c14:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c18:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_10BIT;
 8002c1a:	4b16      	ldr	r3, [pc, #88]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c1c:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8002c20:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c22:	4b14      	ldr	r3, [pc, #80]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002c28:	4b12      	ldr	r3, [pc, #72]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002c2e:	4b11      	ldr	r3, [pc, #68]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c34:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002c36:	4b0f      	ldr	r3, [pc, #60]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c38:	2230      	movs	r2, #48	@ 0x30
 8002c3a:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c42:	4b0c      	ldr	r3, [pc, #48]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c48:	4b0a      	ldr	r3, [pc, #40]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002c4e:	4b09      	ldr	r3, [pc, #36]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c50:	2207      	movs	r2, #7
 8002c52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002c54:	4b07      	ldr	r3, [pc, #28]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002c5a:	4b06      	ldr	r3, [pc, #24]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002c60:	4804      	ldr	r0, [pc, #16]	@ (8002c74 <MX_SPI4_Init+0x74>)
 8002c62:	f004 fbf1 	bl	8007448 <HAL_SPI_Init>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d001      	beq.n	8002c70 <MX_SPI4_Init+0x70>
  {
    Error_Handler();
 8002c6c:	f000 fcf8 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002c70:	bf00      	nop
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	20000770 	.word	0x20000770
 8002c78:	40013400 	.word	0x40013400

08002c7c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002c80:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002c82:	4a1c      	ldr	r2, [pc, #112]	@ (8002cf4 <MX_SPI5_Init+0x78>)
 8002c84:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002c86:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002c88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002c8c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002c8e:	4b18      	ldr	r3, [pc, #96]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002c90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c94:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_10BIT;
 8002c96:	4b16      	ldr	r3, [pc, #88]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002c98:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8002c9c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c9e:	4b14      	ldr	r3, [pc, #80]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002ca4:	4b12      	ldr	r3, [pc, #72]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002caa:	4b11      	ldr	r3, [pc, #68]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002cac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cb0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002cb2:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002cb4:	2230      	movs	r2, #48	@ 0x30
 8002cb6:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cb8:	4b0d      	ldr	r3, [pc, #52]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 7;
 8002cca:	4b09      	ldr	r3, [pc, #36]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002ccc:	2207      	movs	r2, #7
 8002cce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002cd0:	4b07      	ldr	r3, [pc, #28]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002cd6:	4b06      	ldr	r3, [pc, #24]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002cdc:	4804      	ldr	r0, [pc, #16]	@ (8002cf0 <MX_SPI5_Init+0x74>)
 8002cde:	f004 fbb3 	bl	8007448 <HAL_SPI_Init>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <MX_SPI5_Init+0x70>
  {
    Error_Handler();
 8002ce8:	f000 fcba 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002cec:	bf00      	nop
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	200007d4 	.word	0x200007d4
 8002cf4:	40015000 	.word	0x40015000

08002cf8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b08c      	sub	sp, #48	@ 0x30
 8002cfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002cfe:	f107 030c 	add.w	r3, r7, #12
 8002d02:	2224      	movs	r2, #36	@ 0x24
 8002d04:	2100      	movs	r1, #0
 8002d06:	4618      	mov	r0, r3
 8002d08:	f012 ff6e 	bl	8015be8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d0c:	463b      	mov	r3, r7
 8002d0e:	2200      	movs	r2, #0
 8002d10:	601a      	str	r2, [r3, #0]
 8002d12:	605a      	str	r2, [r3, #4]
 8002d14:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002d16:	4b23      	ldr	r3, [pc, #140]	@ (8002da4 <MX_TIM1_Init+0xac>)
 8002d18:	4a23      	ldr	r2, [pc, #140]	@ (8002da8 <MX_TIM1_Init+0xb0>)
 8002d1a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002d1c:	4b21      	ldr	r3, [pc, #132]	@ (8002da4 <MX_TIM1_Init+0xac>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d22:	4b20      	ldr	r3, [pc, #128]	@ (8002da4 <MX_TIM1_Init+0xac>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002d28:	4b1e      	ldr	r3, [pc, #120]	@ (8002da4 <MX_TIM1_Init+0xac>)
 8002d2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d2e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d30:	4b1c      	ldr	r3, [pc, #112]	@ (8002da4 <MX_TIM1_Init+0xac>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d36:	4b1b      	ldr	r3, [pc, #108]	@ (8002da4 <MX_TIM1_Init+0xac>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d3c:	4b19      	ldr	r3, [pc, #100]	@ (8002da4 <MX_TIM1_Init+0xac>)
 8002d3e:	2280      	movs	r2, #128	@ 0x80
 8002d40:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002d42:	2303      	movs	r3, #3
 8002d44:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002d46:	2300      	movs	r3, #0
 8002d48:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002d52:	2300      	movs	r3, #0
 8002d54:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002d56:	2300      	movs	r3, #0
 8002d58:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002d62:	2300      	movs	r3, #0
 8002d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002d66:	f107 030c 	add.w	r3, r7, #12
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	480d      	ldr	r0, [pc, #52]	@ (8002da4 <MX_TIM1_Init+0xac>)
 8002d6e:	f005 fb95 	bl	800849c <HAL_TIM_Encoder_Init>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d001      	beq.n	8002d7c <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8002d78:	f000 fc72 	bl	8003660 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002d80:	2300      	movs	r3, #0
 8002d82:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d84:	2300      	movs	r3, #0
 8002d86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d88:	463b      	mov	r3, r7
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	4805      	ldr	r0, [pc, #20]	@ (8002da4 <MX_TIM1_Init+0xac>)
 8002d8e:	f006 fb95 	bl	80094bc <HAL_TIMEx_MasterConfigSynchronization>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002d98:	f000 fc62 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002d9c:	bf00      	nop
 8002d9e:	3730      	adds	r7, #48	@ 0x30
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	20000838 	.word	0x20000838
 8002da8:	40010000 	.word	0x40010000

08002dac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b08e      	sub	sp, #56	@ 0x38
 8002db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002db2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002db6:	2200      	movs	r2, #0
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	605a      	str	r2, [r3, #4]
 8002dbc:	609a      	str	r2, [r3, #8]
 8002dbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dc0:	f107 031c 	add.w	r3, r7, #28
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	605a      	str	r2, [r3, #4]
 8002dca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002dcc:	463b      	mov	r3, r7
 8002dce:	2200      	movs	r2, #0
 8002dd0:	601a      	str	r2, [r3, #0]
 8002dd2:	605a      	str	r2, [r3, #4]
 8002dd4:	609a      	str	r2, [r3, #8]
 8002dd6:	60da      	str	r2, [r3, #12]
 8002dd8:	611a      	str	r2, [r3, #16]
 8002dda:	615a      	str	r2, [r3, #20]
 8002ddc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002dde:	4b3a      	ldr	r3, [pc, #232]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002de0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002de4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002de6:	4b38      	ldr	r3, [pc, #224]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dec:	4b36      	ldr	r3, [pc, #216]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 43199;
 8002df2:	4b35      	ldr	r3, [pc, #212]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002df4:	f64a 02bf 	movw	r2, #43199	@ 0xa8bf
 8002df8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dfa:	4b33      	ldr	r3, [pc, #204]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002e00:	4b31      	ldr	r3, [pc, #196]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002e02:	2280      	movs	r2, #128	@ 0x80
 8002e04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e06:	4830      	ldr	r0, [pc, #192]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002e08:	f005 f924 	bl	8008054 <HAL_TIM_Base_Init>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002e12:	f000 fc25 	bl	8003660 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e1c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002e20:	4619      	mov	r1, r3
 8002e22:	4829      	ldr	r0, [pc, #164]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002e24:	f005 fe8a 	bl	8008b3c <HAL_TIM_ConfigClockSource>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002e2e:	f000 fc17 	bl	8003660 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002e32:	4825      	ldr	r0, [pc, #148]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002e34:	f005 f9d6 	bl	80081e4 <HAL_TIM_PWM_Init>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002e3e:	f000 fc0f 	bl	8003660 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e42:	2300      	movs	r3, #0
 8002e44:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e46:	2300      	movs	r3, #0
 8002e48:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e4a:	f107 031c 	add.w	r3, r7, #28
 8002e4e:	4619      	mov	r1, r3
 8002e50:	481d      	ldr	r0, [pc, #116]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002e52:	f006 fb33 	bl	80094bc <HAL_TIMEx_MasterConfigSynchronization>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002e5c:	f000 fc00 	bl	8003660 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e60:	2360      	movs	r3, #96	@ 0x60
 8002e62:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002e64:	2300      	movs	r3, #0
 8002e66:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e70:	463b      	mov	r3, r7
 8002e72:	2200      	movs	r2, #0
 8002e74:	4619      	mov	r1, r3
 8002e76:	4814      	ldr	r0, [pc, #80]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002e78:	f005 fd4c 	bl	8008914 <HAL_TIM_PWM_ConfigChannel>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002e82:	f000 fbed 	bl	8003660 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e86:	463b      	mov	r3, r7
 8002e88:	2208      	movs	r2, #8
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	480e      	ldr	r0, [pc, #56]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002e8e:	f005 fd41 	bl	8008914 <HAL_TIM_PWM_ConfigChannel>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8002e98:	f000 fbe2 	bl	8003660 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002e9c:	463b      	mov	r3, r7
 8002e9e:	220c      	movs	r2, #12
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	4809      	ldr	r0, [pc, #36]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002ea4:	f005 fd36 	bl	8008914 <HAL_TIM_PWM_ConfigChannel>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8002eae:	f000 fbd7 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start(&htim2);
 8002eb2:	4805      	ldr	r0, [pc, #20]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002eb4:	f005 f926 	bl	8008104 <HAL_TIM_Base_Start>
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002eb8:	4803      	ldr	r0, [pc, #12]	@ (8002ec8 <MX_TIM2_Init+0x11c>)
 8002eba:	f000 fed5 	bl	8003c68 <HAL_TIM_MspPostInit>

}
 8002ebe:	bf00      	nop
 8002ec0:	3738      	adds	r7, #56	@ 0x38
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20000884 	.word	0x20000884

08002ecc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b08c      	sub	sp, #48	@ 0x30
 8002ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ed2:	f107 030c 	add.w	r3, r7, #12
 8002ed6:	2224      	movs	r2, #36	@ 0x24
 8002ed8:	2100      	movs	r1, #0
 8002eda:	4618      	mov	r0, r3
 8002edc:	f012 fe84 	bl	8015be8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ee0:	463b      	mov	r3, r7
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	601a      	str	r2, [r3, #0]
 8002ee6:	605a      	str	r2, [r3, #4]
 8002ee8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002eea:	4b21      	ldr	r3, [pc, #132]	@ (8002f70 <MX_TIM3_Init+0xa4>)
 8002eec:	4a21      	ldr	r2, [pc, #132]	@ (8002f74 <MX_TIM3_Init+0xa8>)
 8002eee:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8002f70 <MX_TIM3_Init+0xa4>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8002f70 <MX_TIM3_Init+0xa4>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002efc:	4b1c      	ldr	r3, [pc, #112]	@ (8002f70 <MX_TIM3_Init+0xa4>)
 8002efe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f02:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f04:	4b1a      	ldr	r3, [pc, #104]	@ (8002f70 <MX_TIM3_Init+0xa4>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f0a:	4b19      	ldr	r3, [pc, #100]	@ (8002f70 <MX_TIM3_Init+0xa4>)
 8002f0c:	2280      	movs	r2, #128	@ 0x80
 8002f0e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002f10:	2303      	movs	r3, #3
 8002f12:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002f14:	2300      	movs	r3, #0
 8002f16:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002f20:	2300      	movs	r3, #0
 8002f22:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002f24:	2300      	movs	r3, #0
 8002f26:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002f30:	2300      	movs	r3, #0
 8002f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002f34:	f107 030c 	add.w	r3, r7, #12
 8002f38:	4619      	mov	r1, r3
 8002f3a:	480d      	ldr	r0, [pc, #52]	@ (8002f70 <MX_TIM3_Init+0xa4>)
 8002f3c:	f005 faae 	bl	800849c <HAL_TIM_Encoder_Init>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8002f46:	f000 fb8b 	bl	8003660 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f52:	463b      	mov	r3, r7
 8002f54:	4619      	mov	r1, r3
 8002f56:	4806      	ldr	r0, [pc, #24]	@ (8002f70 <MX_TIM3_Init+0xa4>)
 8002f58:	f006 fab0 	bl	80094bc <HAL_TIMEx_MasterConfigSynchronization>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8002f62:	f000 fb7d 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002f66:	bf00      	nop
 8002f68:	3730      	adds	r7, #48	@ 0x30
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	200008d0 	.word	0x200008d0
 8002f74:	40000400 	.word	0x40000400

08002f78 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b08c      	sub	sp, #48	@ 0x30
 8002f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002f7e:	f107 030c 	add.w	r3, r7, #12
 8002f82:	2224      	movs	r2, #36	@ 0x24
 8002f84:	2100      	movs	r1, #0
 8002f86:	4618      	mov	r0, r3
 8002f88:	f012 fe2e 	bl	8015be8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f8c:	463b      	mov	r3, r7
 8002f8e:	2200      	movs	r2, #0
 8002f90:	601a      	str	r2, [r3, #0]
 8002f92:	605a      	str	r2, [r3, #4]
 8002f94:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002f96:	4b21      	ldr	r3, [pc, #132]	@ (800301c <MX_TIM4_Init+0xa4>)
 8002f98:	4a21      	ldr	r2, [pc, #132]	@ (8003020 <MX_TIM4_Init+0xa8>)
 8002f9a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002f9c:	4b1f      	ldr	r3, [pc, #124]	@ (800301c <MX_TIM4_Init+0xa4>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fa2:	4b1e      	ldr	r3, [pc, #120]	@ (800301c <MX_TIM4_Init+0xa4>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002fa8:	4b1c      	ldr	r3, [pc, #112]	@ (800301c <MX_TIM4_Init+0xa4>)
 8002faa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fae:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fb0:	4b1a      	ldr	r3, [pc, #104]	@ (800301c <MX_TIM4_Init+0xa4>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002fb6:	4b19      	ldr	r3, [pc, #100]	@ (800301c <MX_TIM4_Init+0xa4>)
 8002fb8:	2280      	movs	r2, #128	@ 0x80
 8002fba:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002fe0:	f107 030c 	add.w	r3, r7, #12
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	480d      	ldr	r0, [pc, #52]	@ (800301c <MX_TIM4_Init+0xa4>)
 8002fe8:	f005 fa58 	bl	800849c <HAL_TIM_Encoder_Init>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8002ff2:	f000 fb35 	bl	8003660 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002ffe:	463b      	mov	r3, r7
 8003000:	4619      	mov	r1, r3
 8003002:	4806      	ldr	r0, [pc, #24]	@ (800301c <MX_TIM4_Init+0xa4>)
 8003004:	f006 fa5a 	bl	80094bc <HAL_TIMEx_MasterConfigSynchronization>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800300e:	f000 fb27 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003012:	bf00      	nop
 8003014:	3730      	adds	r7, #48	@ 0x30
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	2000091c 	.word	0x2000091c
 8003020:	40000800 	.word	0x40000800

08003024 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b08e      	sub	sp, #56	@ 0x38
 8003028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800302a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800302e:	2200      	movs	r2, #0
 8003030:	601a      	str	r2, [r3, #0]
 8003032:	605a      	str	r2, [r3, #4]
 8003034:	609a      	str	r2, [r3, #8]
 8003036:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003038:	f107 031c 	add.w	r3, r7, #28
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	605a      	str	r2, [r3, #4]
 8003042:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003044:	463b      	mov	r3, r7
 8003046:	2200      	movs	r2, #0
 8003048:	601a      	str	r2, [r3, #0]
 800304a:	605a      	str	r2, [r3, #4]
 800304c:	609a      	str	r2, [r3, #8]
 800304e:	60da      	str	r2, [r3, #12]
 8003050:	611a      	str	r2, [r3, #16]
 8003052:	615a      	str	r2, [r3, #20]
 8003054:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003056:	4b32      	ldr	r3, [pc, #200]	@ (8003120 <MX_TIM5_Init+0xfc>)
 8003058:	4a32      	ldr	r2, [pc, #200]	@ (8003124 <MX_TIM5_Init+0x100>)
 800305a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800305c:	4b30      	ldr	r3, [pc, #192]	@ (8003120 <MX_TIM5_Init+0xfc>)
 800305e:	2200      	movs	r2, #0
 8003060:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003062:	4b2f      	ldr	r3, [pc, #188]	@ (8003120 <MX_TIM5_Init+0xfc>)
 8003064:	2200      	movs	r2, #0
 8003066:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 43199;
 8003068:	4b2d      	ldr	r3, [pc, #180]	@ (8003120 <MX_TIM5_Init+0xfc>)
 800306a:	f64a 02bf 	movw	r2, #43199	@ 0xa8bf
 800306e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003070:	4b2b      	ldr	r3, [pc, #172]	@ (8003120 <MX_TIM5_Init+0xfc>)
 8003072:	2200      	movs	r2, #0
 8003074:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003076:	4b2a      	ldr	r3, [pc, #168]	@ (8003120 <MX_TIM5_Init+0xfc>)
 8003078:	2200      	movs	r2, #0
 800307a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800307c:	4828      	ldr	r0, [pc, #160]	@ (8003120 <MX_TIM5_Init+0xfc>)
 800307e:	f004 ffe9 	bl	8008054 <HAL_TIM_Base_Init>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8003088:	f000 faea 	bl	8003660 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800308c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003090:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003092:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003096:	4619      	mov	r1, r3
 8003098:	4821      	ldr	r0, [pc, #132]	@ (8003120 <MX_TIM5_Init+0xfc>)
 800309a:	f005 fd4f 	bl	8008b3c <HAL_TIM_ConfigClockSource>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d001      	beq.n	80030a8 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 80030a4:	f000 fadc 	bl	8003660 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80030a8:	481d      	ldr	r0, [pc, #116]	@ (8003120 <MX_TIM5_Init+0xfc>)
 80030aa:	f005 f89b 	bl	80081e4 <HAL_TIM_PWM_Init>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 80030b4:	f000 fad4 	bl	8003660 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030b8:	2300      	movs	r3, #0
 80030ba:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030bc:	2300      	movs	r3, #0
 80030be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80030c0:	f107 031c 	add.w	r3, r7, #28
 80030c4:	4619      	mov	r1, r3
 80030c6:	4816      	ldr	r0, [pc, #88]	@ (8003120 <MX_TIM5_Init+0xfc>)
 80030c8:	f006 f9f8 	bl	80094bc <HAL_TIMEx_MasterConfigSynchronization>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80030d2:	f000 fac5 	bl	8003660 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80030d6:	2360      	movs	r3, #96	@ 0x60
 80030d8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80030da:	2300      	movs	r3, #0
 80030dc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030de:	2300      	movs	r3, #0
 80030e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80030e2:	2300      	movs	r3, #0
 80030e4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80030e6:	463b      	mov	r3, r7
 80030e8:	2200      	movs	r2, #0
 80030ea:	4619      	mov	r1, r3
 80030ec:	480c      	ldr	r0, [pc, #48]	@ (8003120 <MX_TIM5_Init+0xfc>)
 80030ee:	f005 fc11 	bl	8008914 <HAL_TIM_PWM_ConfigChannel>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d001      	beq.n	80030fc <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80030f8:	f000 fab2 	bl	8003660 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80030fc:	463b      	mov	r3, r7
 80030fe:	220c      	movs	r2, #12
 8003100:	4619      	mov	r1, r3
 8003102:	4807      	ldr	r0, [pc, #28]	@ (8003120 <MX_TIM5_Init+0xfc>)
 8003104:	f005 fc06 	bl	8008914 <HAL_TIM_PWM_ConfigChannel>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <MX_TIM5_Init+0xee>
  {
    Error_Handler();
 800310e:	f000 faa7 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8003112:	4803      	ldr	r0, [pc, #12]	@ (8003120 <MX_TIM5_Init+0xfc>)
 8003114:	f000 fda8 	bl	8003c68 <HAL_TIM_MspPostInit>

}
 8003118:	bf00      	nop
 800311a:	3738      	adds	r7, #56	@ 0x38
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	20000968 	.word	0x20000968
 8003124:	40000c00 	.word	0x40000c00

08003128 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b08c      	sub	sp, #48	@ 0x30
 800312c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800312e:	f107 030c 	add.w	r3, r7, #12
 8003132:	2224      	movs	r2, #36	@ 0x24
 8003134:	2100      	movs	r1, #0
 8003136:	4618      	mov	r0, r3
 8003138:	f012 fd56 	bl	8015be8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800313c:	463b      	mov	r3, r7
 800313e:	2200      	movs	r2, #0
 8003140:	601a      	str	r2, [r3, #0]
 8003142:	605a      	str	r2, [r3, #4]
 8003144:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003146:	4b23      	ldr	r3, [pc, #140]	@ (80031d4 <MX_TIM8_Init+0xac>)
 8003148:	4a23      	ldr	r2, [pc, #140]	@ (80031d8 <MX_TIM8_Init+0xb0>)
 800314a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800314c:	4b21      	ldr	r3, [pc, #132]	@ (80031d4 <MX_TIM8_Init+0xac>)
 800314e:	2200      	movs	r2, #0
 8003150:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003152:	4b20      	ldr	r3, [pc, #128]	@ (80031d4 <MX_TIM8_Init+0xac>)
 8003154:	2200      	movs	r2, #0
 8003156:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003158:	4b1e      	ldr	r3, [pc, #120]	@ (80031d4 <MX_TIM8_Init+0xac>)
 800315a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800315e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003160:	4b1c      	ldr	r3, [pc, #112]	@ (80031d4 <MX_TIM8_Init+0xac>)
 8003162:	2200      	movs	r2, #0
 8003164:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003166:	4b1b      	ldr	r3, [pc, #108]	@ (80031d4 <MX_TIM8_Init+0xac>)
 8003168:	2200      	movs	r2, #0
 800316a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800316c:	4b19      	ldr	r3, [pc, #100]	@ (80031d4 <MX_TIM8_Init+0xac>)
 800316e:	2280      	movs	r2, #128	@ 0x80
 8003170:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003172:	2303      	movs	r3, #3
 8003174:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003176:	2300      	movs	r3, #0
 8003178:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800317a:	2301      	movs	r3, #1
 800317c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800317e:	2300      	movs	r3, #0
 8003180:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003182:	2300      	movs	r3, #0
 8003184:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003186:	2300      	movs	r3, #0
 8003188:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800318a:	2301      	movs	r3, #1
 800318c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800318e:	2300      	movs	r3, #0
 8003190:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003192:	2300      	movs	r3, #0
 8003194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8003196:	f107 030c 	add.w	r3, r7, #12
 800319a:	4619      	mov	r1, r3
 800319c:	480d      	ldr	r0, [pc, #52]	@ (80031d4 <MX_TIM8_Init+0xac>)
 800319e:	f005 f97d 	bl	800849c <HAL_TIM_Encoder_Init>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 80031a8:	f000 fa5a 	bl	8003660 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031ac:	2300      	movs	r3, #0
 80031ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80031b0:	2300      	movs	r3, #0
 80031b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031b4:	2300      	movs	r3, #0
 80031b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80031b8:	463b      	mov	r3, r7
 80031ba:	4619      	mov	r1, r3
 80031bc:	4805      	ldr	r0, [pc, #20]	@ (80031d4 <MX_TIM8_Init+0xac>)
 80031be:	f006 f97d 	bl	80094bc <HAL_TIMEx_MasterConfigSynchronization>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d001      	beq.n	80031cc <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80031c8:	f000 fa4a 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80031cc:	bf00      	nop
 80031ce:	3730      	adds	r7, #48	@ 0x30
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	200009b4 	.word	0x200009b4
 80031d8:	40010400 	.word	0x40010400

080031dc <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b08c      	sub	sp, #48	@ 0x30
 80031e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031e2:	f107 0320 	add.w	r3, r7, #32
 80031e6:	2200      	movs	r2, #0
 80031e8:	601a      	str	r2, [r3, #0]
 80031ea:	605a      	str	r2, [r3, #4]
 80031ec:	609a      	str	r2, [r3, #8]
 80031ee:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031f0:	1d3b      	adds	r3, r7, #4
 80031f2:	2200      	movs	r2, #0
 80031f4:	601a      	str	r2, [r3, #0]
 80031f6:	605a      	str	r2, [r3, #4]
 80031f8:	609a      	str	r2, [r3, #8]
 80031fa:	60da      	str	r2, [r3, #12]
 80031fc:	611a      	str	r2, [r3, #16]
 80031fe:	615a      	str	r2, [r3, #20]
 8003200:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8003202:	4b2b      	ldr	r3, [pc, #172]	@ (80032b0 <MX_TIM9_Init+0xd4>)
 8003204:	4a2b      	ldr	r2, [pc, #172]	@ (80032b4 <MX_TIM9_Init+0xd8>)
 8003206:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8003208:	4b29      	ldr	r3, [pc, #164]	@ (80032b0 <MX_TIM9_Init+0xd4>)
 800320a:	2200      	movs	r2, #0
 800320c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800320e:	4b28      	ldr	r3, [pc, #160]	@ (80032b0 <MX_TIM9_Init+0xd4>)
 8003210:	2200      	movs	r2, #0
 8003212:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 43199;
 8003214:	4b26      	ldr	r3, [pc, #152]	@ (80032b0 <MX_TIM9_Init+0xd4>)
 8003216:	f64a 02bf 	movw	r2, #43199	@ 0xa8bf
 800321a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800321c:	4b24      	ldr	r3, [pc, #144]	@ (80032b0 <MX_TIM9_Init+0xd4>)
 800321e:	2200      	movs	r2, #0
 8003220:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003222:	4b23      	ldr	r3, [pc, #140]	@ (80032b0 <MX_TIM9_Init+0xd4>)
 8003224:	2200      	movs	r2, #0
 8003226:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8003228:	4821      	ldr	r0, [pc, #132]	@ (80032b0 <MX_TIM9_Init+0xd4>)
 800322a:	f004 ff13 	bl	8008054 <HAL_TIM_Base_Init>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d001      	beq.n	8003238 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8003234:	f000 fa14 	bl	8003660 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003238:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800323c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800323e:	f107 0320 	add.w	r3, r7, #32
 8003242:	4619      	mov	r1, r3
 8003244:	481a      	ldr	r0, [pc, #104]	@ (80032b0 <MX_TIM9_Init+0xd4>)
 8003246:	f005 fc79 	bl	8008b3c <HAL_TIM_ConfigClockSource>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8003250:	f000 fa06 	bl	8003660 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8003254:	4816      	ldr	r0, [pc, #88]	@ (80032b0 <MX_TIM9_Init+0xd4>)
 8003256:	f004 ffc5 	bl	80081e4 <HAL_TIM_PWM_Init>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d001      	beq.n	8003264 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8003260:	f000 f9fe 	bl	8003660 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003264:	2360      	movs	r3, #96	@ 0x60
 8003266:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003268:	2300      	movs	r3, #0
 800326a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800326c:	2300      	movs	r3, #0
 800326e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003270:	2300      	movs	r3, #0
 8003272:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003274:	1d3b      	adds	r3, r7, #4
 8003276:	2200      	movs	r2, #0
 8003278:	4619      	mov	r1, r3
 800327a:	480d      	ldr	r0, [pc, #52]	@ (80032b0 <MX_TIM9_Init+0xd4>)
 800327c:	f005 fb4a 	bl	8008914 <HAL_TIM_PWM_ConfigChannel>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8003286:	f000 f9eb 	bl	8003660 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800328a:	1d3b      	adds	r3, r7, #4
 800328c:	2204      	movs	r2, #4
 800328e:	4619      	mov	r1, r3
 8003290:	4807      	ldr	r0, [pc, #28]	@ (80032b0 <MX_TIM9_Init+0xd4>)
 8003292:	f005 fb3f 	bl	8008914 <HAL_TIM_PWM_ConfigChannel>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 800329c:	f000 f9e0 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80032a0:	4803      	ldr	r0, [pc, #12]	@ (80032b0 <MX_TIM9_Init+0xd4>)
 80032a2:	f000 fce1 	bl	8003c68 <HAL_TIM_MspPostInit>

}
 80032a6:	bf00      	nop
 80032a8:	3730      	adds	r7, #48	@ 0x30
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	20000a00 	.word	0x20000a00
 80032b4:	40014000 	.word	0x40014000

080032b8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b088      	sub	sp, #32
 80032bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80032be:	1d3b      	adds	r3, r7, #4
 80032c0:	2200      	movs	r2, #0
 80032c2:	601a      	str	r2, [r3, #0]
 80032c4:	605a      	str	r2, [r3, #4]
 80032c6:	609a      	str	r2, [r3, #8]
 80032c8:	60da      	str	r2, [r3, #12]
 80032ca:	611a      	str	r2, [r3, #16]
 80032cc:	615a      	str	r2, [r3, #20]
 80032ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80032d0:	4b1e      	ldr	r3, [pc, #120]	@ (800334c <MX_TIM10_Init+0x94>)
 80032d2:	4a1f      	ldr	r2, [pc, #124]	@ (8003350 <MX_TIM10_Init+0x98>)
 80032d4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 80032d6:	4b1d      	ldr	r3, [pc, #116]	@ (800334c <MX_TIM10_Init+0x94>)
 80032d8:	2200      	movs	r2, #0
 80032da:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032dc:	4b1b      	ldr	r3, [pc, #108]	@ (800334c <MX_TIM10_Init+0x94>)
 80032de:	2200      	movs	r2, #0
 80032e0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 43199;
 80032e2:	4b1a      	ldr	r3, [pc, #104]	@ (800334c <MX_TIM10_Init+0x94>)
 80032e4:	f64a 02bf 	movw	r2, #43199	@ 0xa8bf
 80032e8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032ea:	4b18      	ldr	r3, [pc, #96]	@ (800334c <MX_TIM10_Init+0x94>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032f0:	4b16      	ldr	r3, [pc, #88]	@ (800334c <MX_TIM10_Init+0x94>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80032f6:	4815      	ldr	r0, [pc, #84]	@ (800334c <MX_TIM10_Init+0x94>)
 80032f8:	f004 feac 	bl	8008054 <HAL_TIM_Base_Init>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8003302:	f000 f9ad 	bl	8003660 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8003306:	4811      	ldr	r0, [pc, #68]	@ (800334c <MX_TIM10_Init+0x94>)
 8003308:	f004 ff6c 	bl	80081e4 <HAL_TIM_PWM_Init>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8003312:	f000 f9a5 	bl	8003660 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003316:	2360      	movs	r3, #96	@ 0x60
 8003318:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800331a:	2300      	movs	r3, #0
 800331c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800331e:	2300      	movs	r3, #0
 8003320:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003322:	2300      	movs	r3, #0
 8003324:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003326:	1d3b      	adds	r3, r7, #4
 8003328:	2200      	movs	r2, #0
 800332a:	4619      	mov	r1, r3
 800332c:	4807      	ldr	r0, [pc, #28]	@ (800334c <MX_TIM10_Init+0x94>)
 800332e:	f005 faf1 	bl	8008914 <HAL_TIM_PWM_ConfigChannel>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8003338:	f000 f992 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 800333c:	4803      	ldr	r0, [pc, #12]	@ (800334c <MX_TIM10_Init+0x94>)
 800333e:	f000 fc93 	bl	8003c68 <HAL_TIM_MspPostInit>

}
 8003342:	bf00      	nop
 8003344:	3720      	adds	r7, #32
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	20000a4c 	.word	0x20000a4c
 8003350:	40014400 	.word	0x40014400

08003354 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003358:	4b14      	ldr	r3, [pc, #80]	@ (80033ac <MX_USART3_UART_Init+0x58>)
 800335a:	4a15      	ldr	r2, [pc, #84]	@ (80033b0 <MX_USART3_UART_Init+0x5c>)
 800335c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800335e:	4b13      	ldr	r3, [pc, #76]	@ (80033ac <MX_USART3_UART_Init+0x58>)
 8003360:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003364:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003366:	4b11      	ldr	r3, [pc, #68]	@ (80033ac <MX_USART3_UART_Init+0x58>)
 8003368:	2200      	movs	r2, #0
 800336a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800336c:	4b0f      	ldr	r3, [pc, #60]	@ (80033ac <MX_USART3_UART_Init+0x58>)
 800336e:	2200      	movs	r2, #0
 8003370:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003372:	4b0e      	ldr	r3, [pc, #56]	@ (80033ac <MX_USART3_UART_Init+0x58>)
 8003374:	2200      	movs	r2, #0
 8003376:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003378:	4b0c      	ldr	r3, [pc, #48]	@ (80033ac <MX_USART3_UART_Init+0x58>)
 800337a:	220c      	movs	r2, #12
 800337c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800337e:	4b0b      	ldr	r3, [pc, #44]	@ (80033ac <MX_USART3_UART_Init+0x58>)
 8003380:	2200      	movs	r2, #0
 8003382:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003384:	4b09      	ldr	r3, [pc, #36]	@ (80033ac <MX_USART3_UART_Init+0x58>)
 8003386:	2200      	movs	r2, #0
 8003388:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800338a:	4b08      	ldr	r3, [pc, #32]	@ (80033ac <MX_USART3_UART_Init+0x58>)
 800338c:	2200      	movs	r2, #0
 800338e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003390:	4b06      	ldr	r3, [pc, #24]	@ (80033ac <MX_USART3_UART_Init+0x58>)
 8003392:	2200      	movs	r2, #0
 8003394:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003396:	4805      	ldr	r0, [pc, #20]	@ (80033ac <MX_USART3_UART_Init+0x58>)
 8003398:	f006 f93c 	bl	8009614 <HAL_UART_Init>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80033a2:	f000 f95d 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80033a6:	bf00      	nop
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	20000a98 	.word	0x20000a98
 80033b0:	40004800 	.word	0x40004800

080033b4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80033b8:	4b14      	ldr	r3, [pc, #80]	@ (800340c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80033ba:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80033be:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80033c0:	4b12      	ldr	r3, [pc, #72]	@ (800340c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80033c2:	2206      	movs	r2, #6
 80033c4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80033c6:	4b11      	ldr	r3, [pc, #68]	@ (800340c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80033c8:	2202      	movs	r2, #2
 80033ca:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80033cc:	4b0f      	ldr	r3, [pc, #60]	@ (800340c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80033d2:	4b0e      	ldr	r3, [pc, #56]	@ (800340c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80033d4:	2202      	movs	r2, #2
 80033d6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80033d8:	4b0c      	ldr	r3, [pc, #48]	@ (800340c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80033da:	2201      	movs	r2, #1
 80033dc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80033de:	4b0b      	ldr	r3, [pc, #44]	@ (800340c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80033e4:	4b09      	ldr	r3, [pc, #36]	@ (800340c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80033ea:	4b08      	ldr	r3, [pc, #32]	@ (800340c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80033ec:	2201      	movs	r2, #1
 80033ee:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80033f0:	4b06      	ldr	r3, [pc, #24]	@ (800340c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80033f6:	4805      	ldr	r0, [pc, #20]	@ (800340c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80033f8:	f002 fde1 	bl	8005fbe <HAL_PCD_Init>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8003402:	f000 f92d 	bl	8003660 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8003406:	bf00      	nop
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	20000b20 	.word	0x20000b20

08003410 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b08e      	sub	sp, #56	@ 0x38
 8003414:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003416:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800341a:	2200      	movs	r2, #0
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	605a      	str	r2, [r3, #4]
 8003420:	609a      	str	r2, [r3, #8]
 8003422:	60da      	str	r2, [r3, #12]
 8003424:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003426:	4b86      	ldr	r3, [pc, #536]	@ (8003640 <MX_GPIO_Init+0x230>)
 8003428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342a:	4a85      	ldr	r2, [pc, #532]	@ (8003640 <MX_GPIO_Init+0x230>)
 800342c:	f043 0310 	orr.w	r3, r3, #16
 8003430:	6313      	str	r3, [r2, #48]	@ 0x30
 8003432:	4b83      	ldr	r3, [pc, #524]	@ (8003640 <MX_GPIO_Init+0x230>)
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	f003 0310 	and.w	r3, r3, #16
 800343a:	623b      	str	r3, [r7, #32]
 800343c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800343e:	4b80      	ldr	r3, [pc, #512]	@ (8003640 <MX_GPIO_Init+0x230>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003442:	4a7f      	ldr	r2, [pc, #508]	@ (8003640 <MX_GPIO_Init+0x230>)
 8003444:	f043 0304 	orr.w	r3, r3, #4
 8003448:	6313      	str	r3, [r2, #48]	@ 0x30
 800344a:	4b7d      	ldr	r3, [pc, #500]	@ (8003640 <MX_GPIO_Init+0x230>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344e:	f003 0304 	and.w	r3, r3, #4
 8003452:	61fb      	str	r3, [r7, #28]
 8003454:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003456:	4b7a      	ldr	r3, [pc, #488]	@ (8003640 <MX_GPIO_Init+0x230>)
 8003458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345a:	4a79      	ldr	r2, [pc, #484]	@ (8003640 <MX_GPIO_Init+0x230>)
 800345c:	f043 0320 	orr.w	r3, r3, #32
 8003460:	6313      	str	r3, [r2, #48]	@ 0x30
 8003462:	4b77      	ldr	r3, [pc, #476]	@ (8003640 <MX_GPIO_Init+0x230>)
 8003464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003466:	f003 0320 	and.w	r3, r3, #32
 800346a:	61bb      	str	r3, [r7, #24]
 800346c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800346e:	4b74      	ldr	r3, [pc, #464]	@ (8003640 <MX_GPIO_Init+0x230>)
 8003470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003472:	4a73      	ldr	r2, [pc, #460]	@ (8003640 <MX_GPIO_Init+0x230>)
 8003474:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003478:	6313      	str	r3, [r2, #48]	@ 0x30
 800347a:	4b71      	ldr	r3, [pc, #452]	@ (8003640 <MX_GPIO_Init+0x230>)
 800347c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003482:	617b      	str	r3, [r7, #20]
 8003484:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003486:	4b6e      	ldr	r3, [pc, #440]	@ (8003640 <MX_GPIO_Init+0x230>)
 8003488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800348a:	4a6d      	ldr	r2, [pc, #436]	@ (8003640 <MX_GPIO_Init+0x230>)
 800348c:	f043 0301 	orr.w	r3, r3, #1
 8003490:	6313      	str	r3, [r2, #48]	@ 0x30
 8003492:	4b6b      	ldr	r3, [pc, #428]	@ (8003640 <MX_GPIO_Init+0x230>)
 8003494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003496:	f003 0301 	and.w	r3, r3, #1
 800349a:	613b      	str	r3, [r7, #16]
 800349c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800349e:	4b68      	ldr	r3, [pc, #416]	@ (8003640 <MX_GPIO_Init+0x230>)
 80034a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a2:	4a67      	ldr	r2, [pc, #412]	@ (8003640 <MX_GPIO_Init+0x230>)
 80034a4:	f043 0302 	orr.w	r3, r3, #2
 80034a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80034aa:	4b65      	ldr	r3, [pc, #404]	@ (8003640 <MX_GPIO_Init+0x230>)
 80034ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	60fb      	str	r3, [r7, #12]
 80034b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80034b6:	4b62      	ldr	r3, [pc, #392]	@ (8003640 <MX_GPIO_Init+0x230>)
 80034b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ba:	4a61      	ldr	r2, [pc, #388]	@ (8003640 <MX_GPIO_Init+0x230>)
 80034bc:	f043 0308 	orr.w	r3, r3, #8
 80034c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80034c2:	4b5f      	ldr	r3, [pc, #380]	@ (8003640 <MX_GPIO_Init+0x230>)
 80034c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c6:	f003 0308 	and.w	r3, r3, #8
 80034ca:	60bb      	str	r3, [r7, #8]
 80034cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80034ce:	4b5c      	ldr	r3, [pc, #368]	@ (8003640 <MX_GPIO_Init+0x230>)
 80034d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d2:	4a5b      	ldr	r2, [pc, #364]	@ (8003640 <MX_GPIO_Init+0x230>)
 80034d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80034da:	4b59      	ldr	r3, [pc, #356]	@ (8003640 <MX_GPIO_Init+0x230>)
 80034dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034e2:	607b      	str	r3, [r7, #4]
 80034e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ENC4_CS_Pin_Pin|MOTOR2_L_Pin|MOTOR3_L_Pin, GPIO_PIN_RESET);
 80034e6:	2200      	movs	r2, #0
 80034e8:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80034ec:	4855      	ldr	r0, [pc, #340]	@ (8003644 <MX_GPIO_Init+0x234>)
 80034ee:	f002 fc19 	bl	8005d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, MOTOR4_R_Pin|MOTOR4_L_Pin|ENC5_CS_Pin_Pin|MOTOR3_R_Pin
 80034f2:	2200      	movs	r2, #0
 80034f4:	f244 6130 	movw	r1, #17968	@ 0x4630
 80034f8:	4853      	ldr	r0, [pc, #332]	@ (8003648 <MX_GPIO_Init+0x238>)
 80034fa:	f002 fc13 	bl	8005d24 <HAL_GPIO_WritePin>
                          |MOTOR1_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENC3_CS_Pin_GPIO_Port, ENC3_CS_Pin_Pin, GPIO_PIN_RESET);
 80034fe:	2200      	movs	r2, #0
 8003500:	2110      	movs	r1, #16
 8003502:	4852      	ldr	r0, [pc, #328]	@ (800364c <MX_GPIO_Init+0x23c>)
 8003504:	f002 fc0e 	bl	8005d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|ENC2_CS_Pin_Pin|LD2_Pin, GPIO_PIN_RESET);
 8003508:	2200      	movs	r2, #0
 800350a:	f244 0191 	movw	r1, #16529	@ 0x4091
 800350e:	4850      	ldr	r0, [pc, #320]	@ (8003650 <MX_GPIO_Init+0x240>)
 8003510:	f002 fc08 	bl	8005d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MOTOR2_R_Pin|MOTOR1_L_Pin|MOTOR8_R_Pin|MOTOR5_R_Pin
 8003514:	2200      	movs	r2, #0
 8003516:	f24c 01f4 	movw	r1, #49396	@ 0xc0f4
 800351a:	484e      	ldr	r0, [pc, #312]	@ (8003654 <MX_GPIO_Init+0x244>)
 800351c:	f002 fc02 	bl	8005d24 <HAL_GPIO_WritePin>
                          |MOTOR5_L_Pin|MOTOR6_R_Pin|MOTOR6_L_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MOTOR7_L_Pin|MOTOR7_R_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8003520:	2200      	movs	r2, #0
 8003522:	214c      	movs	r1, #76	@ 0x4c
 8003524:	484c      	ldr	r0, [pc, #304]	@ (8003658 <MX_GPIO_Init+0x248>)
 8003526:	f002 fbfd 	bl	8005d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR8_L_GPIO_Port, MOTOR8_L_Pin, GPIO_PIN_RESET);
 800352a:	2200      	movs	r2, #0
 800352c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003530:	484a      	ldr	r0, [pc, #296]	@ (800365c <MX_GPIO_Init+0x24c>)
 8003532:	f002 fbf7 	bl	8005d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ENC4_CS_Pin_Pin MOTOR2_L_Pin MOTOR3_L_Pin */
  GPIO_InitStruct.Pin = ENC4_CS_Pin_Pin|MOTOR2_L_Pin|MOTOR3_L_Pin;
 8003536:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800353a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800353c:	2301      	movs	r3, #1
 800353e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003540:	2300      	movs	r3, #0
 8003542:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003544:	2300      	movs	r3, #0
 8003546:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003548:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800354c:	4619      	mov	r1, r3
 800354e:	483d      	ldr	r0, [pc, #244]	@ (8003644 <MX_GPIO_Init+0x234>)
 8003550:	f002 fa3c 	bl	80059cc <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8003554:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003558:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800355a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800355e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003560:	2300      	movs	r3, #0
 8003562:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8003564:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003568:	4619      	mov	r1, r3
 800356a:	483c      	ldr	r0, [pc, #240]	@ (800365c <MX_GPIO_Init+0x24c>)
 800356c:	f002 fa2e 	bl	80059cc <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR4_R_Pin MOTOR4_L_Pin ENC5_CS_Pin_Pin MOTOR3_R_Pin
                           MOTOR1_R_Pin */
  GPIO_InitStruct.Pin = MOTOR4_R_Pin|MOTOR4_L_Pin|ENC5_CS_Pin_Pin|MOTOR3_R_Pin
 8003570:	f244 6330 	movw	r3, #17968	@ 0x4630
 8003574:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MOTOR1_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003576:	2301      	movs	r3, #1
 8003578:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800357a:	2300      	movs	r3, #0
 800357c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800357e:	2300      	movs	r3, #0
 8003580:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003582:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003586:	4619      	mov	r1, r3
 8003588:	482f      	ldr	r0, [pc, #188]	@ (8003648 <MX_GPIO_Init+0x238>)
 800358a:	f002 fa1f 	bl	80059cc <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC3_CS_Pin_Pin */
  GPIO_InitStruct.Pin = ENC3_CS_Pin_Pin;
 800358e:	2310      	movs	r3, #16
 8003590:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003592:	2301      	movs	r3, #1
 8003594:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003596:	2300      	movs	r3, #0
 8003598:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800359a:	2300      	movs	r3, #0
 800359c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ENC3_CS_Pin_GPIO_Port, &GPIO_InitStruct);
 800359e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035a2:	4619      	mov	r1, r3
 80035a4:	4829      	ldr	r0, [pc, #164]	@ (800364c <MX_GPIO_Init+0x23c>)
 80035a6:	f002 fa11 	bl	80059cc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin ENC2_CS_Pin_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|ENC2_CS_Pin_Pin|LD2_Pin;
 80035aa:	f244 0391 	movw	r3, #16529	@ 0x4091
 80035ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035b0:	2301      	movs	r3, #1
 80035b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b4:	2300      	movs	r3, #0
 80035b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035b8:	2300      	movs	r3, #0
 80035ba:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035c0:	4619      	mov	r1, r3
 80035c2:	4823      	ldr	r0, [pc, #140]	@ (8003650 <MX_GPIO_Init+0x240>)
 80035c4:	f002 fa02 	bl	80059cc <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR2_R_Pin MOTOR1_L_Pin MOTOR8_R_Pin MOTOR5_R_Pin
                           MOTOR5_L_Pin MOTOR6_R_Pin MOTOR6_L_Pin */
  GPIO_InitStruct.Pin = MOTOR2_R_Pin|MOTOR1_L_Pin|MOTOR8_R_Pin|MOTOR5_R_Pin
 80035c8:	f24c 03f4 	movw	r3, #49396	@ 0xc0f4
 80035cc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MOTOR5_L_Pin|MOTOR6_R_Pin|MOTOR6_L_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035ce:	2301      	movs	r3, #1
 80035d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d2:	2300      	movs	r3, #0
 80035d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035d6:	2300      	movs	r3, #0
 80035d8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035de:	4619      	mov	r1, r3
 80035e0:	481c      	ldr	r0, [pc, #112]	@ (8003654 <MX_GPIO_Init+0x244>)
 80035e2:	f002 f9f3 	bl	80059cc <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR7_L_Pin MOTOR7_R_Pin PG6 */
  GPIO_InitStruct.Pin = MOTOR7_L_Pin|MOTOR7_R_Pin|GPIO_PIN_6;
 80035e6:	234c      	movs	r3, #76	@ 0x4c
 80035e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035ea:	2301      	movs	r3, #1
 80035ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ee:	2300      	movs	r3, #0
 80035f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035f2:	2300      	movs	r3, #0
 80035f4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80035f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035fa:	4619      	mov	r1, r3
 80035fc:	4816      	ldr	r0, [pc, #88]	@ (8003658 <MX_GPIO_Init+0x248>)
 80035fe:	f002 f9e5 	bl	80059cc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8003602:	2380      	movs	r3, #128	@ 0x80
 8003604:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003606:	2300      	movs	r3, #0
 8003608:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800360a:	2300      	movs	r3, #0
 800360c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800360e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003612:	4619      	mov	r1, r3
 8003614:	4810      	ldr	r0, [pc, #64]	@ (8003658 <MX_GPIO_Init+0x248>)
 8003616:	f002 f9d9 	bl	80059cc <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR8_L_Pin */
  GPIO_InitStruct.Pin = MOTOR8_L_Pin;
 800361a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800361e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003620:	2301      	movs	r3, #1
 8003622:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003624:	2300      	movs	r3, #0
 8003626:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003628:	2300      	movs	r3, #0
 800362a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(MOTOR8_L_GPIO_Port, &GPIO_InitStruct);
 800362c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003630:	4619      	mov	r1, r3
 8003632:	480a      	ldr	r0, [pc, #40]	@ (800365c <MX_GPIO_Init+0x24c>)
 8003634:	f002 f9ca 	bl	80059cc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003638:	bf00      	nop
 800363a:	3738      	adds	r7, #56	@ 0x38
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	40023800 	.word	0x40023800
 8003644:	40021000 	.word	0x40021000
 8003648:	40021400 	.word	0x40021400
 800364c:	40020000 	.word	0x40020000
 8003650:	40020400 	.word	0x40020400
 8003654:	40020c00 	.word	0x40020c00
 8003658:	40021800 	.word	0x40021800
 800365c:	40020800 	.word	0x40020800

08003660 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003664:	b672      	cpsid	i
}
 8003666:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003668:	bf00      	nop
 800366a:	e7fd      	b.n	8003668 <Error_Handler+0x8>

0800366c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003672:	4b0f      	ldr	r3, [pc, #60]	@ (80036b0 <HAL_MspInit+0x44>)
 8003674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003676:	4a0e      	ldr	r2, [pc, #56]	@ (80036b0 <HAL_MspInit+0x44>)
 8003678:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800367c:	6413      	str	r3, [r2, #64]	@ 0x40
 800367e:	4b0c      	ldr	r3, [pc, #48]	@ (80036b0 <HAL_MspInit+0x44>)
 8003680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003686:	607b      	str	r3, [r7, #4]
 8003688:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800368a:	4b09      	ldr	r3, [pc, #36]	@ (80036b0 <HAL_MspInit+0x44>)
 800368c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800368e:	4a08      	ldr	r2, [pc, #32]	@ (80036b0 <HAL_MspInit+0x44>)
 8003690:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003694:	6453      	str	r3, [r2, #68]	@ 0x44
 8003696:	4b06      	ldr	r3, [pc, #24]	@ (80036b0 <HAL_MspInit+0x44>)
 8003698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800369a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800369e:	603b      	str	r3, [r7, #0]
 80036a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036a2:	bf00      	nop
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	40023800 	.word	0x40023800

080036b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b0aa      	sub	sp, #168	@ 0xa8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036bc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80036c0:	2200      	movs	r2, #0
 80036c2:	601a      	str	r2, [r3, #0]
 80036c4:	605a      	str	r2, [r3, #4]
 80036c6:	609a      	str	r2, [r3, #8]
 80036c8:	60da      	str	r2, [r3, #12]
 80036ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80036cc:	f107 0310 	add.w	r3, r7, #16
 80036d0:	2284      	movs	r2, #132	@ 0x84
 80036d2:	2100      	movs	r1, #0
 80036d4:	4618      	mov	r0, r3
 80036d6:	f012 fa87 	bl	8015be8 <memset>
  if(hi2c->Instance==I2C1)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a22      	ldr	r2, [pc, #136]	@ (8003768 <HAL_I2C_MspInit+0xb4>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d13c      	bne.n	800375e <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80036e4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80036e8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80036ea:	2300      	movs	r3, #0
 80036ec:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036ee:	f107 0310 	add.w	r3, r7, #16
 80036f2:	4618      	mov	r0, r3
 80036f4:	f003 fab8 	bl	8006c68 <HAL_RCCEx_PeriphCLKConfig>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80036fe:	f7ff ffaf 	bl	8003660 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003702:	4b1a      	ldr	r3, [pc, #104]	@ (800376c <HAL_I2C_MspInit+0xb8>)
 8003704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003706:	4a19      	ldr	r2, [pc, #100]	@ (800376c <HAL_I2C_MspInit+0xb8>)
 8003708:	f043 0302 	orr.w	r3, r3, #2
 800370c:	6313      	str	r3, [r2, #48]	@ 0x30
 800370e:	4b17      	ldr	r3, [pc, #92]	@ (800376c <HAL_I2C_MspInit+0xb8>)
 8003710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800371a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800371e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003722:	2312      	movs	r3, #18
 8003724:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003728:	2300      	movs	r3, #0
 800372a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800372e:	2303      	movs	r3, #3
 8003730:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003734:	2304      	movs	r3, #4
 8003736:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800373a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800373e:	4619      	mov	r1, r3
 8003740:	480b      	ldr	r0, [pc, #44]	@ (8003770 <HAL_I2C_MspInit+0xbc>)
 8003742:	f002 f943 	bl	80059cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003746:	4b09      	ldr	r3, [pc, #36]	@ (800376c <HAL_I2C_MspInit+0xb8>)
 8003748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374a:	4a08      	ldr	r2, [pc, #32]	@ (800376c <HAL_I2C_MspInit+0xb8>)
 800374c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003750:	6413      	str	r3, [r2, #64]	@ 0x40
 8003752:	4b06      	ldr	r3, [pc, #24]	@ (800376c <HAL_I2C_MspInit+0xb8>)
 8003754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003756:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800375a:	60bb      	str	r3, [r7, #8]
 800375c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800375e:	bf00      	nop
 8003760:	37a8      	adds	r7, #168	@ 0xa8
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	40005400 	.word	0x40005400
 800376c:	40023800 	.word	0x40023800
 8003770:	40020400 	.word	0x40020400

08003774 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b090      	sub	sp, #64	@ 0x40
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800377c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003780:	2200      	movs	r2, #0
 8003782:	601a      	str	r2, [r3, #0]
 8003784:	605a      	str	r2, [r3, #4]
 8003786:	609a      	str	r2, [r3, #8]
 8003788:	60da      	str	r2, [r3, #12]
 800378a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a6b      	ldr	r2, [pc, #428]	@ (8003940 <HAL_SPI_MspInit+0x1cc>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d144      	bne.n	8003820 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003796:	4b6b      	ldr	r3, [pc, #428]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 8003798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379a:	4a6a      	ldr	r2, [pc, #424]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 800379c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80037a2:	4b68      	ldr	r3, [pc, #416]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 80037a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037ae:	4b65      	ldr	r3, [pc, #404]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 80037b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b2:	4a64      	ldr	r2, [pc, #400]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 80037b4:	f043 0304 	orr.w	r3, r3, #4
 80037b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80037ba:	4b62      	ldr	r3, [pc, #392]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 80037bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037be:	f003 0304 	and.w	r3, r3, #4
 80037c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80037c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80037c6:	4b5f      	ldr	r3, [pc, #380]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 80037c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ca:	4a5e      	ldr	r2, [pc, #376]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 80037cc:	f043 0308 	orr.w	r3, r3, #8
 80037d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80037d2:	4b5c      	ldr	r3, [pc, #368]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 80037d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d6:	f003 0308 	and.w	r3, r3, #8
 80037da:	623b      	str	r3, [r7, #32]
 80037dc:	6a3b      	ldr	r3, [r7, #32]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PD3     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80037de:	2304      	movs	r3, #4
 80037e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037e2:	2302      	movs	r3, #2
 80037e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e6:	2300      	movs	r3, #0
 80037e8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037ea:	2303      	movs	r3, #3
 80037ec:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80037ee:	2305      	movs	r3, #5
 80037f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80037f6:	4619      	mov	r1, r3
 80037f8:	4853      	ldr	r0, [pc, #332]	@ (8003948 <HAL_SPI_MspInit+0x1d4>)
 80037fa:	f002 f8e7 	bl	80059cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80037fe:	2308      	movs	r3, #8
 8003800:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003802:	2302      	movs	r3, #2
 8003804:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003806:	2300      	movs	r3, #0
 8003808:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800380a:	2303      	movs	r3, #3
 800380c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800380e:	2305      	movs	r3, #5
 8003810:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003812:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003816:	4619      	mov	r1, r3
 8003818:	484c      	ldr	r0, [pc, #304]	@ (800394c <HAL_SPI_MspInit+0x1d8>)
 800381a:	f002 f8d7 	bl	80059cc <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 800381e:	e08b      	b.n	8003938 <HAL_SPI_MspInit+0x1c4>
  else if(hspi->Instance==SPI3)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a4a      	ldr	r2, [pc, #296]	@ (8003950 <HAL_SPI_MspInit+0x1dc>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d129      	bne.n	800387e <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800382a:	4b46      	ldr	r3, [pc, #280]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 800382c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382e:	4a45      	ldr	r2, [pc, #276]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 8003830:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003834:	6413      	str	r3, [r2, #64]	@ 0x40
 8003836:	4b43      	ldr	r3, [pc, #268]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 8003838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800383e:	61fb      	str	r3, [r7, #28]
 8003840:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003842:	4b40      	ldr	r3, [pc, #256]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 8003844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003846:	4a3f      	ldr	r2, [pc, #252]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 8003848:	f043 0304 	orr.w	r3, r3, #4
 800384c:	6313      	str	r3, [r2, #48]	@ 0x30
 800384e:	4b3d      	ldr	r3, [pc, #244]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 8003850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003852:	f003 0304 	and.w	r3, r3, #4
 8003856:	61bb      	str	r3, [r7, #24]
 8003858:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800385a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800385e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003860:	2302      	movs	r3, #2
 8003862:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003864:	2300      	movs	r3, #0
 8003866:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003868:	2303      	movs	r3, #3
 800386a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800386c:	2306      	movs	r3, #6
 800386e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003870:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003874:	4619      	mov	r1, r3
 8003876:	4834      	ldr	r0, [pc, #208]	@ (8003948 <HAL_SPI_MspInit+0x1d4>)
 8003878:	f002 f8a8 	bl	80059cc <HAL_GPIO_Init>
}
 800387c:	e05c      	b.n	8003938 <HAL_SPI_MspInit+0x1c4>
  else if(hspi->Instance==SPI4)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a34      	ldr	r2, [pc, #208]	@ (8003954 <HAL_SPI_MspInit+0x1e0>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d129      	bne.n	80038dc <HAL_SPI_MspInit+0x168>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003888:	4b2e      	ldr	r3, [pc, #184]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 800388a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800388c:	4a2d      	ldr	r2, [pc, #180]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 800388e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003892:	6453      	str	r3, [r2, #68]	@ 0x44
 8003894:	4b2b      	ldr	r3, [pc, #172]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 8003896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003898:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800389c:	617b      	str	r3, [r7, #20]
 800389e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80038a0:	4b28      	ldr	r3, [pc, #160]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 80038a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a4:	4a27      	ldr	r2, [pc, #156]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 80038a6:	f043 0310 	orr.w	r3, r3, #16
 80038aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80038ac:	4b25      	ldr	r3, [pc, #148]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 80038ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b0:	f003 0310 	and.w	r3, r3, #16
 80038b4:	613b      	str	r3, [r7, #16]
 80038b6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_13;
 80038b8:	f242 0304 	movw	r3, #8196	@ 0x2004
 80038bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038be:	2302      	movs	r3, #2
 80038c0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c2:	2300      	movs	r3, #0
 80038c4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038c6:	2303      	movs	r3, #3
 80038c8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80038ca:	2305      	movs	r3, #5
 80038cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80038ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80038d2:	4619      	mov	r1, r3
 80038d4:	4820      	ldr	r0, [pc, #128]	@ (8003958 <HAL_SPI_MspInit+0x1e4>)
 80038d6:	f002 f879 	bl	80059cc <HAL_GPIO_Init>
}
 80038da:	e02d      	b.n	8003938 <HAL_SPI_MspInit+0x1c4>
  else if(hspi->Instance==SPI5)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a1e      	ldr	r2, [pc, #120]	@ (800395c <HAL_SPI_MspInit+0x1e8>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d128      	bne.n	8003938 <HAL_SPI_MspInit+0x1c4>
    __HAL_RCC_SPI5_CLK_ENABLE();
 80038e6:	4b17      	ldr	r3, [pc, #92]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 80038e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ea:	4a16      	ldr	r2, [pc, #88]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 80038ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80038f2:	4b14      	ldr	r3, [pc, #80]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 80038f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038fa:	60fb      	str	r3, [r7, #12]
 80038fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80038fe:	4b11      	ldr	r3, [pc, #68]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 8003900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003902:	4a10      	ldr	r2, [pc, #64]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 8003904:	f043 0320 	orr.w	r3, r3, #32
 8003908:	6313      	str	r3, [r2, #48]	@ 0x30
 800390a:	4b0e      	ldr	r3, [pc, #56]	@ (8003944 <HAL_SPI_MspInit+0x1d0>)
 800390c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800390e:	f003 0320 	and.w	r3, r3, #32
 8003912:	60bb      	str	r3, [r7, #8]
 8003914:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003916:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800391a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800391c:	2302      	movs	r3, #2
 800391e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003920:	2300      	movs	r3, #0
 8003922:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003924:	2303      	movs	r3, #3
 8003926:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003928:	2305      	movs	r3, #5
 800392a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800392c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003930:	4619      	mov	r1, r3
 8003932:	480b      	ldr	r0, [pc, #44]	@ (8003960 <HAL_SPI_MspInit+0x1ec>)
 8003934:	f002 f84a 	bl	80059cc <HAL_GPIO_Init>
}
 8003938:	bf00      	nop
 800393a:	3740      	adds	r7, #64	@ 0x40
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	40003800 	.word	0x40003800
 8003944:	40023800 	.word	0x40023800
 8003948:	40020800 	.word	0x40020800
 800394c:	40020c00 	.word	0x40020c00
 8003950:	40003c00 	.word	0x40003c00
 8003954:	40013400 	.word	0x40013400
 8003958:	40021000 	.word	0x40021000
 800395c:	40015000 	.word	0x40015000
 8003960:	40021400 	.word	0x40021400

08003964 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b090      	sub	sp, #64	@ 0x40
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800396c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003970:	2200      	movs	r2, #0
 8003972:	601a      	str	r2, [r3, #0]
 8003974:	605a      	str	r2, [r3, #4]
 8003976:	609a      	str	r2, [r3, #8]
 8003978:	60da      	str	r2, [r3, #12]
 800397a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a73      	ldr	r2, [pc, #460]	@ (8003b50 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d139      	bne.n	80039fa <HAL_TIM_Encoder_MspInit+0x96>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003986:	4b73      	ldr	r3, [pc, #460]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800398a:	4a72      	ldr	r2, [pc, #456]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 800398c:	f043 0301 	orr.w	r3, r3, #1
 8003990:	6453      	str	r3, [r2, #68]	@ 0x44
 8003992:	4b70      	ldr	r3, [pc, #448]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800399c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800399e:	4b6d      	ldr	r3, [pc, #436]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 80039a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a2:	4a6c      	ldr	r2, [pc, #432]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 80039a4:	f043 0310 	orr.w	r3, r3, #16
 80039a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80039aa:	4b6a      	ldr	r3, [pc, #424]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 80039ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ae:	f003 0310 	and.w	r3, r3, #16
 80039b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80039b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80039b6:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80039ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039bc:	2302      	movs	r3, #2
 80039be:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039c0:	2301      	movs	r3, #1
 80039c2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039c4:	2300      	movs	r3, #0
 80039c6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80039c8:	2301      	movs	r3, #1
 80039ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80039cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80039d0:	4619      	mov	r1, r3
 80039d2:	4861      	ldr	r0, [pc, #388]	@ (8003b58 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80039d4:	f001 fffa 	bl	80059cc <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80039d8:	2200      	movs	r2, #0
 80039da:	2100      	movs	r1, #0
 80039dc:	2018      	movs	r0, #24
 80039de:	f000 fe8c 	bl	80046fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80039e2:	2018      	movs	r0, #24
 80039e4:	f000 fea5 	bl	8004732 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80039e8:	2200      	movs	r2, #0
 80039ea:	2100      	movs	r1, #0
 80039ec:	2019      	movs	r0, #25
 80039ee:	f000 fe84 	bl	80046fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80039f2:	2019      	movs	r0, #25
 80039f4:	f000 fe9d 	bl	8004732 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 80039f8:	e0a5      	b.n	8003b46 <HAL_TIM_Encoder_MspInit+0x1e2>
  else if(htim_encoder->Instance==TIM3)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a57      	ldr	r2, [pc, #348]	@ (8003b5c <HAL_TIM_Encoder_MspInit+0x1f8>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d144      	bne.n	8003a8e <HAL_TIM_Encoder_MspInit+0x12a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a04:	4b53      	ldr	r3, [pc, #332]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a08:	4a52      	ldr	r2, [pc, #328]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003a0a:	f043 0302 	orr.w	r3, r3, #2
 8003a0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a10:	4b50      	ldr	r3, [pc, #320]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a14:	f003 0302 	and.w	r3, r3, #2
 8003a18:	623b      	str	r3, [r7, #32]
 8003a1a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a1c:	4b4d      	ldr	r3, [pc, #308]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a20:	4a4c      	ldr	r2, [pc, #304]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003a22:	f043 0301 	orr.w	r3, r3, #1
 8003a26:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a28:	4b4a      	ldr	r3, [pc, #296]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	61fb      	str	r3, [r7, #28]
 8003a32:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a34:	4b47      	ldr	r3, [pc, #284]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a38:	4a46      	ldr	r2, [pc, #280]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003a3a:	f043 0302 	orr.w	r3, r3, #2
 8003a3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a40:	4b44      	ldr	r3, [pc, #272]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003a42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	61bb      	str	r3, [r7, #24]
 8003a4a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003a4c:	2340      	movs	r3, #64	@ 0x40
 8003a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a50:	2302      	movs	r3, #2
 8003a52:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a54:	2301      	movs	r3, #1
 8003a56:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a60:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a64:	4619      	mov	r1, r3
 8003a66:	483e      	ldr	r0, [pc, #248]	@ (8003b60 <HAL_TIM_Encoder_MspInit+0x1fc>)
 8003a68:	f001 ffb0 	bl	80059cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003a6c:	2320      	movs	r3, #32
 8003a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a70:	2302      	movs	r3, #2
 8003a72:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a74:	2301      	movs	r3, #1
 8003a76:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a80:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a84:	4619      	mov	r1, r3
 8003a86:	4837      	ldr	r0, [pc, #220]	@ (8003b64 <HAL_TIM_Encoder_MspInit+0x200>)
 8003a88:	f001 ffa0 	bl	80059cc <HAL_GPIO_Init>
}
 8003a8c:	e05b      	b.n	8003b46 <HAL_TIM_Encoder_MspInit+0x1e2>
  else if(htim_encoder->Instance==TIM4)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a35      	ldr	r2, [pc, #212]	@ (8003b68 <HAL_TIM_Encoder_MspInit+0x204>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d129      	bne.n	8003aec <HAL_TIM_Encoder_MspInit+0x188>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a98:	4b2e      	ldr	r3, [pc, #184]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9c:	4a2d      	ldr	r2, [pc, #180]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003a9e:	f043 0304 	orr.w	r3, r3, #4
 8003aa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003aa4:	4b2b      	ldr	r3, [pc, #172]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa8:	f003 0304 	and.w	r3, r3, #4
 8003aac:	617b      	str	r3, [r7, #20]
 8003aae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ab0:	4b28      	ldr	r3, [pc, #160]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab4:	4a27      	ldr	r2, [pc, #156]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003ab6:	f043 0308 	orr.w	r3, r3, #8
 8003aba:	6313      	str	r3, [r2, #48]	@ 0x30
 8003abc:	4b25      	ldr	r3, [pc, #148]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac0:	f003 0308 	and.w	r3, r3, #8
 8003ac4:	613b      	str	r3, [r7, #16]
 8003ac6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003ac8:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ace:	2302      	movs	r3, #2
 8003ad0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003ada:	2302      	movs	r3, #2
 8003adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ade:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	4821      	ldr	r0, [pc, #132]	@ (8003b6c <HAL_TIM_Encoder_MspInit+0x208>)
 8003ae6:	f001 ff71 	bl	80059cc <HAL_GPIO_Init>
}
 8003aea:	e02c      	b.n	8003b46 <HAL_TIM_Encoder_MspInit+0x1e2>
  else if(htim_encoder->Instance==TIM8)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a1f      	ldr	r2, [pc, #124]	@ (8003b70 <HAL_TIM_Encoder_MspInit+0x20c>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d127      	bne.n	8003b46 <HAL_TIM_Encoder_MspInit+0x1e2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003af6:	4b17      	ldr	r3, [pc, #92]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003afa:	4a16      	ldr	r2, [pc, #88]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003afc:	f043 0302 	orr.w	r3, r3, #2
 8003b00:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b02:	4b14      	ldr	r3, [pc, #80]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	60fb      	str	r3, [r7, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b0e:	4b11      	ldr	r3, [pc, #68]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b12:	4a10      	ldr	r2, [pc, #64]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003b14:	f043 0304 	orr.w	r3, r3, #4
 8003b18:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8003b54 <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b1e:	f003 0304 	and.w	r3, r3, #4
 8003b22:	60bb      	str	r3, [r7, #8]
 8003b24:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003b26:	23c0      	movs	r3, #192	@ 0xc0
 8003b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b32:	2300      	movs	r3, #0
 8003b34:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003b36:	2303      	movs	r3, #3
 8003b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b3a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003b3e:	4619      	mov	r1, r3
 8003b40:	480c      	ldr	r0, [pc, #48]	@ (8003b74 <HAL_TIM_Encoder_MspInit+0x210>)
 8003b42:	f001 ff43 	bl	80059cc <HAL_GPIO_Init>
}
 8003b46:	bf00      	nop
 8003b48:	3740      	adds	r7, #64	@ 0x40
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40010000 	.word	0x40010000
 8003b54:	40023800 	.word	0x40023800
 8003b58:	40021000 	.word	0x40021000
 8003b5c:	40000400 	.word	0x40000400
 8003b60:	40020000 	.word	0x40020000
 8003b64:	40020400 	.word	0x40020400
 8003b68:	40000800 	.word	0x40000800
 8003b6c:	40020c00 	.word	0x40020c00
 8003b70:	40010400 	.word	0x40010400
 8003b74:	40020800 	.word	0x40020800

08003b78 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b086      	sub	sp, #24
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b88:	d114      	bne.n	8003bb4 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b8a:	4b33      	ldr	r3, [pc, #204]	@ (8003c58 <HAL_TIM_Base_MspInit+0xe0>)
 8003b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b8e:	4a32      	ldr	r2, [pc, #200]	@ (8003c58 <HAL_TIM_Base_MspInit+0xe0>)
 8003b90:	f043 0301 	orr.w	r3, r3, #1
 8003b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b96:	4b30      	ldr	r3, [pc, #192]	@ (8003c58 <HAL_TIM_Base_MspInit+0xe0>)
 8003b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9a:	f003 0301 	and.w	r3, r3, #1
 8003b9e:	617b      	str	r3, [r7, #20]
 8003ba0:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	201c      	movs	r0, #28
 8003ba8:	f000 fda7 	bl	80046fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003bac:	201c      	movs	r0, #28
 8003bae:	f000 fdc0 	bl	8004732 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM10_MspInit 1 */

    /* USER CODE END TIM10_MspInit 1 */
  }

}
 8003bb2:	e04c      	b.n	8003c4e <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM5)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a28      	ldr	r2, [pc, #160]	@ (8003c5c <HAL_TIM_Base_MspInit+0xe4>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d114      	bne.n	8003be8 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003bbe:	4b26      	ldr	r3, [pc, #152]	@ (8003c58 <HAL_TIM_Base_MspInit+0xe0>)
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc2:	4a25      	ldr	r2, [pc, #148]	@ (8003c58 <HAL_TIM_Base_MspInit+0xe0>)
 8003bc4:	f043 0308 	orr.w	r3, r3, #8
 8003bc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bca:	4b23      	ldr	r3, [pc, #140]	@ (8003c58 <HAL_TIM_Base_MspInit+0xe0>)
 8003bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bce:	f003 0308 	and.w	r3, r3, #8
 8003bd2:	613b      	str	r3, [r7, #16]
 8003bd4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	2100      	movs	r1, #0
 8003bda:	2032      	movs	r0, #50	@ 0x32
 8003bdc:	f000 fd8d 	bl	80046fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003be0:	2032      	movs	r0, #50	@ 0x32
 8003be2:	f000 fda6 	bl	8004732 <HAL_NVIC_EnableIRQ>
}
 8003be6:	e032      	b.n	8003c4e <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM9)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a1c      	ldr	r2, [pc, #112]	@ (8003c60 <HAL_TIM_Base_MspInit+0xe8>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d114      	bne.n	8003c1c <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003bf2:	4b19      	ldr	r3, [pc, #100]	@ (8003c58 <HAL_TIM_Base_MspInit+0xe0>)
 8003bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bf6:	4a18      	ldr	r2, [pc, #96]	@ (8003c58 <HAL_TIM_Base_MspInit+0xe0>)
 8003bf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bfe:	4b16      	ldr	r3, [pc, #88]	@ (8003c58 <HAL_TIM_Base_MspInit+0xe0>)
 8003c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c06:	60fb      	str	r3, [r7, #12]
 8003c08:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	2018      	movs	r0, #24
 8003c10:	f000 fd73 	bl	80046fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003c14:	2018      	movs	r0, #24
 8003c16:	f000 fd8c 	bl	8004732 <HAL_NVIC_EnableIRQ>
}
 8003c1a:	e018      	b.n	8003c4e <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM10)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a10      	ldr	r2, [pc, #64]	@ (8003c64 <HAL_TIM_Base_MspInit+0xec>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d113      	bne.n	8003c4e <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003c26:	4b0c      	ldr	r3, [pc, #48]	@ (8003c58 <HAL_TIM_Base_MspInit+0xe0>)
 8003c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c2a:	4a0b      	ldr	r2, [pc, #44]	@ (8003c58 <HAL_TIM_Base_MspInit+0xe0>)
 8003c2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c30:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c32:	4b09      	ldr	r3, [pc, #36]	@ (8003c58 <HAL_TIM_Base_MspInit+0xe0>)
 8003c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c3a:	60bb      	str	r3, [r7, #8]
 8003c3c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003c3e:	2200      	movs	r2, #0
 8003c40:	2100      	movs	r1, #0
 8003c42:	2019      	movs	r0, #25
 8003c44:	f000 fd59 	bl	80046fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003c48:	2019      	movs	r0, #25
 8003c4a:	f000 fd72 	bl	8004732 <HAL_NVIC_EnableIRQ>
}
 8003c4e:	bf00      	nop
 8003c50:	3718      	adds	r7, #24
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	40023800 	.word	0x40023800
 8003c5c:	40000c00 	.word	0x40000c00
 8003c60:	40014000 	.word	0x40014000
 8003c64:	40014400 	.word	0x40014400

08003c68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b08c      	sub	sp, #48	@ 0x30
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c70:	f107 031c 	add.w	r3, r7, #28
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]
 8003c78:	605a      	str	r2, [r3, #4]
 8003c7a:	609a      	str	r2, [r3, #8]
 8003c7c:	60da      	str	r2, [r3, #12]
 8003c7e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c88:	d139      	bne.n	8003cfe <HAL_TIM_MspPostInit+0x96>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c8a:	4b51      	ldr	r3, [pc, #324]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c8e:	4a50      	ldr	r2, [pc, #320]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003c90:	f043 0301 	orr.w	r3, r3, #1
 8003c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c96:	4b4e      	ldr	r3, [pc, #312]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	61bb      	str	r3, [r7, #24]
 8003ca0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ca2:	4b4b      	ldr	r3, [pc, #300]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca6:	4a4a      	ldr	r2, [pc, #296]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003ca8:	f043 0302 	orr.w	r3, r3, #2
 8003cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cae:	4b48      	ldr	r3, [pc, #288]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb2:	f003 0302 	and.w	r3, r3, #2
 8003cb6:	617b      	str	r3, [r7, #20]
 8003cb8:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003cba:	2320      	movs	r3, #32
 8003cbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cbe:	2302      	movs	r3, #2
 8003cc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cce:	f107 031c 	add.w	r3, r7, #28
 8003cd2:	4619      	mov	r1, r3
 8003cd4:	483f      	ldr	r0, [pc, #252]	@ (8003dd4 <HAL_TIM_MspPostInit+0x16c>)
 8003cd6:	f001 fe79 	bl	80059cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003cda:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ce0:	2302      	movs	r3, #2
 8003ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003cec:	2301      	movs	r3, #1
 8003cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cf0:	f107 031c 	add.w	r3, r7, #28
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	4838      	ldr	r0, [pc, #224]	@ (8003dd8 <HAL_TIM_MspPostInit+0x170>)
 8003cf8:	f001 fe68 	bl	80059cc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM10_MspPostInit 1 */

    /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8003cfc:	e064      	b.n	8003dc8 <HAL_TIM_MspPostInit+0x160>
  else if(htim->Instance==TIM5)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a36      	ldr	r2, [pc, #216]	@ (8003ddc <HAL_TIM_MspPostInit+0x174>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d11c      	bne.n	8003d42 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d08:	4b31      	ldr	r3, [pc, #196]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d0c:	4a30      	ldr	r2, [pc, #192]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003d0e:	f043 0301 	orr.w	r3, r3, #1
 8003d12:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d14:	4b2e      	ldr	r3, [pc, #184]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	613b      	str	r3, [r7, #16]
 8003d1e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8003d20:	2309      	movs	r3, #9
 8003d22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d24:	2302      	movs	r3, #2
 8003d26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003d30:	2302      	movs	r3, #2
 8003d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d34:	f107 031c 	add.w	r3, r7, #28
 8003d38:	4619      	mov	r1, r3
 8003d3a:	4826      	ldr	r0, [pc, #152]	@ (8003dd4 <HAL_TIM_MspPostInit+0x16c>)
 8003d3c:	f001 fe46 	bl	80059cc <HAL_GPIO_Init>
}
 8003d40:	e042      	b.n	8003dc8 <HAL_TIM_MspPostInit+0x160>
  else if(htim->Instance==TIM9)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a26      	ldr	r2, [pc, #152]	@ (8003de0 <HAL_TIM_MspPostInit+0x178>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d11c      	bne.n	8003d86 <HAL_TIM_MspPostInit+0x11e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d4c:	4b20      	ldr	r3, [pc, #128]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d50:	4a1f      	ldr	r2, [pc, #124]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003d52:	f043 0310 	orr.w	r3, r3, #16
 8003d56:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d58:	4b1d      	ldr	r3, [pc, #116]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d5c:	f003 0310 	and.w	r3, r3, #16
 8003d60:	60fb      	str	r3, [r7, #12]
 8003d62:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003d64:	2360      	movs	r3, #96	@ 0x60
 8003d66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d68:	2302      	movs	r3, #2
 8003d6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d70:	2300      	movs	r3, #0
 8003d72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8003d74:	2303      	movs	r3, #3
 8003d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d78:	f107 031c 	add.w	r3, r7, #28
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	4819      	ldr	r0, [pc, #100]	@ (8003de4 <HAL_TIM_MspPostInit+0x17c>)
 8003d80:	f001 fe24 	bl	80059cc <HAL_GPIO_Init>
}
 8003d84:	e020      	b.n	8003dc8 <HAL_TIM_MspPostInit+0x160>
  else if(htim->Instance==TIM10)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a17      	ldr	r2, [pc, #92]	@ (8003de8 <HAL_TIM_MspPostInit+0x180>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d11b      	bne.n	8003dc8 <HAL_TIM_MspPostInit+0x160>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003d90:	4b0f      	ldr	r3, [pc, #60]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d94:	4a0e      	ldr	r2, [pc, #56]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003d96:	f043 0320 	orr.w	r3, r3, #32
 8003d9a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd0 <HAL_TIM_MspPostInit+0x168>)
 8003d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003da0:	f003 0320 	and.w	r3, r3, #32
 8003da4:	60bb      	str	r3, [r7, #8]
 8003da6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003da8:	2340      	movs	r3, #64	@ 0x40
 8003daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dac:	2302      	movs	r3, #2
 8003dae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db0:	2300      	movs	r3, #0
 8003db2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003db4:	2300      	movs	r3, #0
 8003db6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003db8:	2303      	movs	r3, #3
 8003dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003dbc:	f107 031c 	add.w	r3, r7, #28
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	480a      	ldr	r0, [pc, #40]	@ (8003dec <HAL_TIM_MspPostInit+0x184>)
 8003dc4:	f001 fe02 	bl	80059cc <HAL_GPIO_Init>
}
 8003dc8:	bf00      	nop
 8003dca:	3730      	adds	r7, #48	@ 0x30
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	40023800 	.word	0x40023800
 8003dd4:	40020000 	.word	0x40020000
 8003dd8:	40020400 	.word	0x40020400
 8003ddc:	40000c00 	.word	0x40000c00
 8003de0:	40014000 	.word	0x40014000
 8003de4:	40021000 	.word	0x40021000
 8003de8:	40014400 	.word	0x40014400
 8003dec:	40021400 	.word	0x40021400

08003df0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b0aa      	sub	sp, #168	@ 0xa8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003df8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]
 8003e00:	605a      	str	r2, [r3, #4]
 8003e02:	609a      	str	r2, [r3, #8]
 8003e04:	60da      	str	r2, [r3, #12]
 8003e06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003e08:	f107 0310 	add.w	r3, r7, #16
 8003e0c:	2284      	movs	r2, #132	@ 0x84
 8003e0e:	2100      	movs	r1, #0
 8003e10:	4618      	mov	r0, r3
 8003e12:	f011 fee9 	bl	8015be8 <memset>
  if(huart->Instance==USART3)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a22      	ldr	r2, [pc, #136]	@ (8003ea4 <HAL_UART_MspInit+0xb4>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d13c      	bne.n	8003e9a <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003e20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003e24:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003e26:	2300      	movs	r3, #0
 8003e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003e2a:	f107 0310 	add.w	r3, r7, #16
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f002 ff1a 	bl	8006c68 <HAL_RCCEx_PeriphCLKConfig>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003e3a:	f7ff fc11 	bl	8003660 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ea8 <HAL_UART_MspInit+0xb8>)
 8003e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e42:	4a19      	ldr	r2, [pc, #100]	@ (8003ea8 <HAL_UART_MspInit+0xb8>)
 8003e44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e48:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e4a:	4b17      	ldr	r3, [pc, #92]	@ (8003ea8 <HAL_UART_MspInit+0xb8>)
 8003e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e52:	60fb      	str	r3, [r7, #12]
 8003e54:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e56:	4b14      	ldr	r3, [pc, #80]	@ (8003ea8 <HAL_UART_MspInit+0xb8>)
 8003e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e5a:	4a13      	ldr	r2, [pc, #76]	@ (8003ea8 <HAL_UART_MspInit+0xb8>)
 8003e5c:	f043 0308 	orr.w	r3, r3, #8
 8003e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e62:	4b11      	ldr	r3, [pc, #68]	@ (8003ea8 <HAL_UART_MspInit+0xb8>)
 8003e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e66:	f003 0308 	and.w	r3, r3, #8
 8003e6a:	60bb      	str	r3, [r7, #8]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003e6e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003e72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e76:	2302      	movs	r3, #2
 8003e78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e82:	2303      	movs	r3, #3
 8003e84:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003e88:	2307      	movs	r3, #7
 8003e8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e8e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003e92:	4619      	mov	r1, r3
 8003e94:	4805      	ldr	r0, [pc, #20]	@ (8003eac <HAL_UART_MspInit+0xbc>)
 8003e96:	f001 fd99 	bl	80059cc <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8003e9a:	bf00      	nop
 8003e9c:	37a8      	adds	r7, #168	@ 0xa8
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	40004800 	.word	0x40004800
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	40020c00 	.word	0x40020c00

08003eb0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b0ac      	sub	sp, #176	@ 0xb0
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003eb8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	601a      	str	r2, [r3, #0]
 8003ec0:	605a      	str	r2, [r3, #4]
 8003ec2:	609a      	str	r2, [r3, #8]
 8003ec4:	60da      	str	r2, [r3, #12]
 8003ec6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003ec8:	f107 0318 	add.w	r3, r7, #24
 8003ecc:	2284      	movs	r2, #132	@ 0x84
 8003ece:	2100      	movs	r1, #0
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f011 fe89 	bl	8015be8 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ede:	d159      	bne.n	8003f94 <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8003ee0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003ee4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003eec:	f107 0318 	add.w	r3, r7, #24
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f002 feb9 	bl	8006c68 <HAL_RCCEx_PeriphCLKConfig>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d001      	beq.n	8003f00 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8003efc:	f7ff fbb0 	bl	8003660 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f00:	4b26      	ldr	r3, [pc, #152]	@ (8003f9c <HAL_PCD_MspInit+0xec>)
 8003f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f04:	4a25      	ldr	r2, [pc, #148]	@ (8003f9c <HAL_PCD_MspInit+0xec>)
 8003f06:	f043 0301 	orr.w	r3, r3, #1
 8003f0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f0c:	4b23      	ldr	r3, [pc, #140]	@ (8003f9c <HAL_PCD_MspInit+0xec>)
 8003f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f10:	f003 0301 	and.w	r3, r3, #1
 8003f14:	617b      	str	r3, [r7, #20]
 8003f16:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8003f18:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8003f1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f20:	2302      	movs	r3, #2
 8003f22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f26:	2300      	movs	r3, #0
 8003f28:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003f32:	230a      	movs	r3, #10
 8003f34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f38:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003f3c:	4619      	mov	r1, r3
 8003f3e:	4818      	ldr	r0, [pc, #96]	@ (8003fa0 <HAL_PCD_MspInit+0xf0>)
 8003f40:	f001 fd44 	bl	80059cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003f44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003f48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f52:	2300      	movs	r3, #0
 8003f54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003f58:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	4810      	ldr	r0, [pc, #64]	@ (8003fa0 <HAL_PCD_MspInit+0xf0>)
 8003f60:	f001 fd34 	bl	80059cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003f64:	4b0d      	ldr	r3, [pc, #52]	@ (8003f9c <HAL_PCD_MspInit+0xec>)
 8003f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f68:	4a0c      	ldr	r2, [pc, #48]	@ (8003f9c <HAL_PCD_MspInit+0xec>)
 8003f6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f6e:	6353      	str	r3, [r2, #52]	@ 0x34
 8003f70:	4b0a      	ldr	r3, [pc, #40]	@ (8003f9c <HAL_PCD_MspInit+0xec>)
 8003f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	4b07      	ldr	r3, [pc, #28]	@ (8003f9c <HAL_PCD_MspInit+0xec>)
 8003f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f80:	4a06      	ldr	r2, [pc, #24]	@ (8003f9c <HAL_PCD_MspInit+0xec>)
 8003f82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f86:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f88:	4b04      	ldr	r3, [pc, #16]	@ (8003f9c <HAL_PCD_MspInit+0xec>)
 8003f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f90:	60fb      	str	r3, [r7, #12]
 8003f92:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8003f94:	bf00      	nop
 8003f96:	37b0      	adds	r7, #176	@ 0xb0
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	40023800 	.word	0x40023800
 8003fa0:	40020000 	.word	0x40020000

08003fa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003fa8:	bf00      	nop
 8003faa:	e7fd      	b.n	8003fa8 <NMI_Handler+0x4>

08003fac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003fac:	b480      	push	{r7}
 8003fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fb0:	bf00      	nop
 8003fb2:	e7fd      	b.n	8003fb0 <HardFault_Handler+0x4>

08003fb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003fb8:	bf00      	nop
 8003fba:	e7fd      	b.n	8003fb8 <MemManage_Handler+0x4>

08003fbc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003fc0:	bf00      	nop
 8003fc2:	e7fd      	b.n	8003fc0 <BusFault_Handler+0x4>

08003fc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003fc8:	bf00      	nop
 8003fca:	e7fd      	b.n	8003fc8 <UsageFault_Handler+0x4>

08003fcc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003fd0:	bf00      	nop
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr

08003fda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003fda:	b480      	push	{r7}
 8003fdc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003fde:	bf00      	nop
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003fec:	bf00      	nop
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr

08003ff6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ffa:	f000 fa5f 	bl	80044bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ffe:	bf00      	nop
 8004000:	bd80      	pop	{r7, pc}
	...

08004004 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004008:	4803      	ldr	r0, [pc, #12]	@ (8004018 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 800400a:	f004 fb7b 	bl	8008704 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 800400e:	4803      	ldr	r0, [pc, #12]	@ (800401c <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8004010:	f004 fb78 	bl	8008704 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004014:	bf00      	nop
 8004016:	bd80      	pop	{r7, pc}
 8004018:	20000838 	.word	0x20000838
 800401c:	20000a00 	.word	0x20000a00

08004020 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004024:	4803      	ldr	r0, [pc, #12]	@ (8004034 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8004026:	f004 fb6d 	bl	8008704 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 800402a:	4803      	ldr	r0, [pc, #12]	@ (8004038 <TIM1_UP_TIM10_IRQHandler+0x18>)
 800402c:	f004 fb6a 	bl	8008704 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004030:	bf00      	nop
 8004032:	bd80      	pop	{r7, pc}
 8004034:	20000838 	.word	0x20000838
 8004038:	20000a4c 	.word	0x20000a4c

0800403c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004040:	4802      	ldr	r0, [pc, #8]	@ (800404c <TIM2_IRQHandler+0x10>)
 8004042:	f004 fb5f 	bl	8008704 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004046:	bf00      	nop
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	20000884 	.word	0x20000884

08004050 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004054:	4802      	ldr	r0, [pc, #8]	@ (8004060 <TIM5_IRQHandler+0x10>)
 8004056:	f004 fb55 	bl	8008704 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800405a:	bf00      	nop
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	20000968 	.word	0x20000968

08004064 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004064:	b480      	push	{r7}
 8004066:	af00      	add	r7, sp, #0
  return 1;
 8004068:	2301      	movs	r3, #1
}
 800406a:	4618      	mov	r0, r3
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <_kill>:

int _kill(int pid, int sig)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800407e:	4b05      	ldr	r3, [pc, #20]	@ (8004094 <_kill+0x20>)
 8004080:	2216      	movs	r2, #22
 8004082:	601a      	str	r2, [r3, #0]
  return -1;
 8004084:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004088:	4618      	mov	r0, r3
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr
 8004094:	20008cd4 	.word	0x20008cd4

08004098 <_exit>:

void _exit (int status)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b082      	sub	sp, #8
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80040a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f7ff ffe5 	bl	8004074 <_kill>
  while (1) {}    /* Make sure we hang here */
 80040aa:	bf00      	nop
 80040ac:	e7fd      	b.n	80040aa <_exit+0x12>

080040ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80040ae:	b580      	push	{r7, lr}
 80040b0:	b086      	sub	sp, #24
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	60f8      	str	r0, [r7, #12]
 80040b6:	60b9      	str	r1, [r7, #8]
 80040b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040ba:	2300      	movs	r3, #0
 80040bc:	617b      	str	r3, [r7, #20]
 80040be:	e00a      	b.n	80040d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80040c0:	f3af 8000 	nop.w
 80040c4:	4601      	mov	r1, r0
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	1c5a      	adds	r2, r3, #1
 80040ca:	60ba      	str	r2, [r7, #8]
 80040cc:	b2ca      	uxtb	r2, r1
 80040ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	3301      	adds	r3, #1
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	429a      	cmp	r2, r3
 80040dc:	dbf0      	blt.n	80040c0 <_read+0x12>
  }

  return len;
 80040de:	687b      	ldr	r3, [r7, #4]
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3718      	adds	r7, #24
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80040f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004110:	605a      	str	r2, [r3, #4]
  return 0;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <_isatty>:

int _isatty(int file)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004128:	2301      	movs	r3, #1
}
 800412a:	4618      	mov	r0, r3
 800412c:	370c      	adds	r7, #12
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr

08004136 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004136:	b480      	push	{r7}
 8004138:	b085      	sub	sp, #20
 800413a:	af00      	add	r7, sp, #0
 800413c:	60f8      	str	r0, [r7, #12]
 800413e:	60b9      	str	r1, [r7, #8]
 8004140:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3714      	adds	r7, #20
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004150:	b480      	push	{r7}
 8004152:	b087      	sub	sp, #28
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004158:	4a14      	ldr	r2, [pc, #80]	@ (80041ac <_sbrk+0x5c>)
 800415a:	4b15      	ldr	r3, [pc, #84]	@ (80041b0 <_sbrk+0x60>)
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004164:	4b13      	ldr	r3, [pc, #76]	@ (80041b4 <_sbrk+0x64>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d102      	bne.n	8004172 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800416c:	4b11      	ldr	r3, [pc, #68]	@ (80041b4 <_sbrk+0x64>)
 800416e:	4a12      	ldr	r2, [pc, #72]	@ (80041b8 <_sbrk+0x68>)
 8004170:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004172:	4b10      	ldr	r3, [pc, #64]	@ (80041b4 <_sbrk+0x64>)
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4413      	add	r3, r2
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	429a      	cmp	r2, r3
 800417e:	d205      	bcs.n	800418c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8004180:	4b0e      	ldr	r3, [pc, #56]	@ (80041bc <_sbrk+0x6c>)
 8004182:	220c      	movs	r2, #12
 8004184:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004186:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800418a:	e009      	b.n	80041a0 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 800418c:	4b09      	ldr	r3, [pc, #36]	@ (80041b4 <_sbrk+0x64>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004192:	4b08      	ldr	r3, [pc, #32]	@ (80041b4 <_sbrk+0x64>)
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4413      	add	r3, r2
 800419a:	4a06      	ldr	r2, [pc, #24]	@ (80041b4 <_sbrk+0x64>)
 800419c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800419e:	68fb      	ldr	r3, [r7, #12]
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	371c      	adds	r7, #28
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	20050000 	.word	0x20050000
 80041b0:	00000400 	.word	0x00000400
 80041b4:	20001034 	.word	0x20001034
 80041b8:	20008ce8 	.word	0x20008ce8
 80041bc:	20008cd4 	.word	0x20008cd4

080041c0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80041c0:	b480      	push	{r7}
 80041c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80041c4:	4b06      	ldr	r3, [pc, #24]	@ (80041e0 <SystemInit+0x20>)
 80041c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ca:	4a05      	ldr	r2, [pc, #20]	@ (80041e0 <SystemInit+0x20>)
 80041cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80041d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80041d4:	bf00      	nop
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	e000ed00 	.word	0xe000ed00

080041e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80041e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800421c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80041e8:	f7ff ffea 	bl	80041c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80041ec:	480c      	ldr	r0, [pc, #48]	@ (8004220 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80041ee:	490d      	ldr	r1, [pc, #52]	@ (8004224 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80041f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004228 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80041f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80041f4:	e002      	b.n	80041fc <LoopCopyDataInit>

080041f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80041f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80041f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80041fa:	3304      	adds	r3, #4

080041fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80041fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80041fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004200:	d3f9      	bcc.n	80041f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004202:	4a0a      	ldr	r2, [pc, #40]	@ (800422c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004204:	4c0a      	ldr	r4, [pc, #40]	@ (8004230 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004206:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004208:	e001      	b.n	800420e <LoopFillZerobss>

0800420a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800420a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800420c:	3204      	adds	r2, #4

0800420e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800420e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004210:	d3fb      	bcc.n	800420a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8004212:	f011 fd3b 	bl	8015c8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004216:	f7fe fb73 	bl	8002900 <main>
  bx  lr    
 800421a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800421c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004220:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004224:	200004e0 	.word	0x200004e0
  ldr r2, =_sidata
 8004228:	0801b040 	.word	0x0801b040
  ldr r2, =_sbss
 800422c:	20000620 	.word	0x20000620
  ldr r4, =_ebss
 8004230:	20008ce4 	.word	0x20008ce4

08004234 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004234:	e7fe      	b.n	8004234 <ADC_IRQHandler>

08004236 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8004236:	b480      	push	{r7}
 8004238:	b083      	sub	sp, #12
 800423a:	af00      	add	r7, sp, #0
 800423c:	6078      	str	r0, [r7, #4]
 800423e:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d00b      	beq.n	800425e <LAN8742_RegisterBusIO+0x28>
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d007      	beq.n	800425e <LAN8742_RegisterBusIO+0x28>
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d003      	beq.n	800425e <LAN8742_RegisterBusIO+0x28>
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d102      	bne.n	8004264 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800425e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004262:	e014      	b.n	800428e <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	685a      	ldr	r2, [r3, #4]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	68da      	ldr	r2, [r3, #12]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	691a      	ldr	r2, [r3, #16]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	370c      	adds	r7, #12
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr

0800429a <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 800429a:	b580      	push	{r7, lr}
 800429c:	b086      	sub	sp, #24
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	60fb      	str	r3, [r7, #12]
 80042a6:	2300      	movs	r3, #0
 80042a8:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80042aa:	2300      	movs	r3, #0
 80042ac:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d139      	bne.n	800432a <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d002      	beq.n	80042c4 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2220      	movs	r2, #32
 80042c8:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80042ca:	2300      	movs	r3, #0
 80042cc:	617b      	str	r3, [r7, #20]
 80042ce:	e01c      	b.n	800430a <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	695b      	ldr	r3, [r3, #20]
 80042d4:	f107 020c 	add.w	r2, r7, #12
 80042d8:	2112      	movs	r1, #18
 80042da:	6978      	ldr	r0, [r7, #20]
 80042dc:	4798      	blx	r3
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	da03      	bge.n	80042ec <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80042e4:	f06f 0304 	mvn.w	r3, #4
 80042e8:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80042ea:	e00b      	b.n	8004304 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f003 031f 	and.w	r3, r3, #31
 80042f2:	697a      	ldr	r2, [r7, #20]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d105      	bne.n	8004304 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	697a      	ldr	r2, [r7, #20]
 80042fc:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80042fe:	2300      	movs	r3, #0
 8004300:	613b      	str	r3, [r7, #16]
         break;
 8004302:	e005      	b.n	8004310 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	3301      	adds	r3, #1
 8004308:	617b      	str	r3, [r7, #20]
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	2b1f      	cmp	r3, #31
 800430e:	d9df      	bls.n	80042d0 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2b1f      	cmp	r3, #31
 8004316:	d902      	bls.n	800431e <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8004318:	f06f 0302 	mvn.w	r3, #2
 800431c:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d102      	bne.n	800432a <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 800432a:	693b      	ldr	r3, [r7, #16]
 }
 800432c:	4618      	mov	r0, r3
 800432e:	3718      	adds	r7, #24
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 800433c:	2300      	movs	r3, #0
 800433e:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	695b      	ldr	r3, [r3, #20]
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	6810      	ldr	r0, [r2, #0]
 8004348:	f107 020c 	add.w	r2, r7, #12
 800434c:	2101      	movs	r1, #1
 800434e:	4798      	blx	r3
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	da02      	bge.n	800435c <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8004356:	f06f 0304 	mvn.w	r3, #4
 800435a:	e06e      	b.n	800443a <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	6810      	ldr	r0, [r2, #0]
 8004364:	f107 020c 	add.w	r2, r7, #12
 8004368:	2101      	movs	r1, #1
 800436a:	4798      	blx	r3
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	da02      	bge.n	8004378 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8004372:	f06f 0304 	mvn.w	r3, #4
 8004376:	e060      	b.n	800443a <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f003 0304 	and.w	r3, r3, #4
 800437e:	2b00      	cmp	r3, #0
 8004380:	d101      	bne.n	8004386 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8004382:	2301      	movs	r3, #1
 8004384:	e059      	b.n	800443a <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	6810      	ldr	r0, [r2, #0]
 800438e:	f107 020c 	add.w	r2, r7, #12
 8004392:	2100      	movs	r1, #0
 8004394:	4798      	blx	r3
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	da02      	bge.n	80043a2 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 800439c:	f06f 0304 	mvn.w	r3, #4
 80043a0:	e04b      	b.n	800443a <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d11b      	bne.n	80043e4 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d006      	beq.n	80043c4 <LAN8742_GetLinkState+0x90>
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d001      	beq.n	80043c4 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80043c0:	2302      	movs	r3, #2
 80043c2:	e03a      	b.n	800443a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80043ce:	2303      	movs	r3, #3
 80043d0:	e033      	b.n	800443a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d001      	beq.n	80043e0 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80043dc:	2304      	movs	r3, #4
 80043de:	e02c      	b.n	800443a <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80043e0:	2305      	movs	r3, #5
 80043e2:	e02a      	b.n	800443a <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	695b      	ldr	r3, [r3, #20]
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	6810      	ldr	r0, [r2, #0]
 80043ec:	f107 020c 	add.w	r2, r7, #12
 80043f0:	211f      	movs	r1, #31
 80043f2:	4798      	blx	r3
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	da02      	bge.n	8004400 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80043fa:	f06f 0304 	mvn.w	r3, #4
 80043fe:	e01c      	b.n	800443a <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 800440a:	2306      	movs	r3, #6
 800440c:	e015      	b.n	800443a <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f003 031c 	and.w	r3, r3, #28
 8004414:	2b18      	cmp	r3, #24
 8004416:	d101      	bne.n	800441c <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8004418:	2302      	movs	r3, #2
 800441a:	e00e      	b.n	800443a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f003 031c 	and.w	r3, r3, #28
 8004422:	2b08      	cmp	r3, #8
 8004424:	d101      	bne.n	800442a <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8004426:	2303      	movs	r3, #3
 8004428:	e007      	b.n	800443a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f003 031c 	and.w	r3, r3, #28
 8004430:	2b14      	cmp	r3, #20
 8004432:	d101      	bne.n	8004438 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8004434:	2304      	movs	r3, #4
 8004436:	e000      	b.n	800443a <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8004438:	2305      	movs	r3, #5
    }
  }
}
 800443a:	4618      	mov	r0, r3
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004446:	2003      	movs	r0, #3
 8004448:	f000 f94c 	bl	80046e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800444c:	2000      	movs	r0, #0
 800444e:	f000 f805 	bl	800445c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004452:	f7ff f90b 	bl	800366c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004456:	2300      	movs	r3, #0
}
 8004458:	4618      	mov	r0, r3
 800445a:	bd80      	pop	{r7, pc}

0800445c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004464:	4b12      	ldr	r3, [pc, #72]	@ (80044b0 <HAL_InitTick+0x54>)
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	4b12      	ldr	r3, [pc, #72]	@ (80044b4 <HAL_InitTick+0x58>)
 800446a:	781b      	ldrb	r3, [r3, #0]
 800446c:	4619      	mov	r1, r3
 800446e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004472:	fbb3 f3f1 	udiv	r3, r3, r1
 8004476:	fbb2 f3f3 	udiv	r3, r2, r3
 800447a:	4618      	mov	r0, r3
 800447c:	f000 f967 	bl	800474e <HAL_SYSTICK_Config>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e00e      	b.n	80044a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2b0f      	cmp	r3, #15
 800448e:	d80a      	bhi.n	80044a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004490:	2200      	movs	r2, #0
 8004492:	6879      	ldr	r1, [r7, #4]
 8004494:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004498:	f000 f92f 	bl	80046fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800449c:	4a06      	ldr	r2, [pc, #24]	@ (80044b8 <HAL_InitTick+0x5c>)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80044a2:	2300      	movs	r3, #0
 80044a4:	e000      	b.n	80044a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3708      	adds	r7, #8
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	200002ec 	.word	0x200002ec
 80044b4:	200002f4 	.word	0x200002f4
 80044b8:	200002f0 	.word	0x200002f0

080044bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80044bc:	b480      	push	{r7}
 80044be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80044c0:	4b06      	ldr	r3, [pc, #24]	@ (80044dc <HAL_IncTick+0x20>)
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	461a      	mov	r2, r3
 80044c6:	4b06      	ldr	r3, [pc, #24]	@ (80044e0 <HAL_IncTick+0x24>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4413      	add	r3, r2
 80044cc:	4a04      	ldr	r2, [pc, #16]	@ (80044e0 <HAL_IncTick+0x24>)
 80044ce:	6013      	str	r3, [r2, #0]
}
 80044d0:	bf00      	nop
 80044d2:	46bd      	mov	sp, r7
 80044d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d8:	4770      	bx	lr
 80044da:	bf00      	nop
 80044dc:	200002f4 	.word	0x200002f4
 80044e0:	20001038 	.word	0x20001038

080044e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044e4:	b480      	push	{r7}
 80044e6:	af00      	add	r7, sp, #0
  return uwTick;
 80044e8:	4b03      	ldr	r3, [pc, #12]	@ (80044f8 <HAL_GetTick+0x14>)
 80044ea:	681b      	ldr	r3, [r3, #0]
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	20001038 	.word	0x20001038

080044fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004504:	f7ff ffee 	bl	80044e4 <HAL_GetTick>
 8004508:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004514:	d005      	beq.n	8004522 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004516:	4b0a      	ldr	r3, [pc, #40]	@ (8004540 <HAL_Delay+0x44>)
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	461a      	mov	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	4413      	add	r3, r2
 8004520:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004522:	bf00      	nop
 8004524:	f7ff ffde 	bl	80044e4 <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	68fa      	ldr	r2, [r7, #12]
 8004530:	429a      	cmp	r2, r3
 8004532:	d8f7      	bhi.n	8004524 <HAL_Delay+0x28>
  {
  }
}
 8004534:	bf00      	nop
 8004536:	bf00      	nop
 8004538:	3710      	adds	r7, #16
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	200002f4 	.word	0x200002f4

08004544 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004544:	b480      	push	{r7}
 8004546:	b085      	sub	sp, #20
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f003 0307 	and.w	r3, r3, #7
 8004552:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004554:	4b0b      	ldr	r3, [pc, #44]	@ (8004584 <__NVIC_SetPriorityGrouping+0x40>)
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800455a:	68ba      	ldr	r2, [r7, #8]
 800455c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004560:	4013      	ands	r3, r2
 8004562:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800456c:	4b06      	ldr	r3, [pc, #24]	@ (8004588 <__NVIC_SetPriorityGrouping+0x44>)
 800456e:	4313      	orrs	r3, r2
 8004570:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004572:	4a04      	ldr	r2, [pc, #16]	@ (8004584 <__NVIC_SetPriorityGrouping+0x40>)
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	60d3      	str	r3, [r2, #12]
}
 8004578:	bf00      	nop
 800457a:	3714      	adds	r7, #20
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr
 8004584:	e000ed00 	.word	0xe000ed00
 8004588:	05fa0000 	.word	0x05fa0000

0800458c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004590:	4b04      	ldr	r3, [pc, #16]	@ (80045a4 <__NVIC_GetPriorityGrouping+0x18>)
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	0a1b      	lsrs	r3, r3, #8
 8004596:	f003 0307 	and.w	r3, r3, #7
}
 800459a:	4618      	mov	r0, r3
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr
 80045a4:	e000ed00 	.word	0xe000ed00

080045a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	4603      	mov	r3, r0
 80045b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	db0b      	blt.n	80045d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045ba:	79fb      	ldrb	r3, [r7, #7]
 80045bc:	f003 021f 	and.w	r2, r3, #31
 80045c0:	4907      	ldr	r1, [pc, #28]	@ (80045e0 <__NVIC_EnableIRQ+0x38>)
 80045c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c6:	095b      	lsrs	r3, r3, #5
 80045c8:	2001      	movs	r0, #1
 80045ca:	fa00 f202 	lsl.w	r2, r0, r2
 80045ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80045d2:	bf00      	nop
 80045d4:	370c      	adds	r7, #12
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	e000e100 	.word	0xe000e100

080045e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	4603      	mov	r3, r0
 80045ec:	6039      	str	r1, [r7, #0]
 80045ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	db0a      	blt.n	800460e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	b2da      	uxtb	r2, r3
 80045fc:	490c      	ldr	r1, [pc, #48]	@ (8004630 <__NVIC_SetPriority+0x4c>)
 80045fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004602:	0112      	lsls	r2, r2, #4
 8004604:	b2d2      	uxtb	r2, r2
 8004606:	440b      	add	r3, r1
 8004608:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800460c:	e00a      	b.n	8004624 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	b2da      	uxtb	r2, r3
 8004612:	4908      	ldr	r1, [pc, #32]	@ (8004634 <__NVIC_SetPriority+0x50>)
 8004614:	79fb      	ldrb	r3, [r7, #7]
 8004616:	f003 030f 	and.w	r3, r3, #15
 800461a:	3b04      	subs	r3, #4
 800461c:	0112      	lsls	r2, r2, #4
 800461e:	b2d2      	uxtb	r2, r2
 8004620:	440b      	add	r3, r1
 8004622:	761a      	strb	r2, [r3, #24]
}
 8004624:	bf00      	nop
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr
 8004630:	e000e100 	.word	0xe000e100
 8004634:	e000ed00 	.word	0xe000ed00

08004638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004638:	b480      	push	{r7}
 800463a:	b089      	sub	sp, #36	@ 0x24
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f003 0307 	and.w	r3, r3, #7
 800464a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800464c:	69fb      	ldr	r3, [r7, #28]
 800464e:	f1c3 0307 	rsb	r3, r3, #7
 8004652:	2b04      	cmp	r3, #4
 8004654:	bf28      	it	cs
 8004656:	2304      	movcs	r3, #4
 8004658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	3304      	adds	r3, #4
 800465e:	2b06      	cmp	r3, #6
 8004660:	d902      	bls.n	8004668 <NVIC_EncodePriority+0x30>
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	3b03      	subs	r3, #3
 8004666:	e000      	b.n	800466a <NVIC_EncodePriority+0x32>
 8004668:	2300      	movs	r3, #0
 800466a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800466c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004670:	69bb      	ldr	r3, [r7, #24]
 8004672:	fa02 f303 	lsl.w	r3, r2, r3
 8004676:	43da      	mvns	r2, r3
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	401a      	ands	r2, r3
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004680:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	fa01 f303 	lsl.w	r3, r1, r3
 800468a:	43d9      	mvns	r1, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004690:	4313      	orrs	r3, r2
         );
}
 8004692:	4618      	mov	r0, r3
 8004694:	3724      	adds	r7, #36	@ 0x24
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
	...

080046a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	3b01      	subs	r3, #1
 80046ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046b0:	d301      	bcc.n	80046b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046b2:	2301      	movs	r3, #1
 80046b4:	e00f      	b.n	80046d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046b6:	4a0a      	ldr	r2, [pc, #40]	@ (80046e0 <SysTick_Config+0x40>)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	3b01      	subs	r3, #1
 80046bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046be:	210f      	movs	r1, #15
 80046c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80046c4:	f7ff ff8e 	bl	80045e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046c8:	4b05      	ldr	r3, [pc, #20]	@ (80046e0 <SysTick_Config+0x40>)
 80046ca:	2200      	movs	r2, #0
 80046cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046ce:	4b04      	ldr	r3, [pc, #16]	@ (80046e0 <SysTick_Config+0x40>)
 80046d0:	2207      	movs	r2, #7
 80046d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3708      	adds	r7, #8
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	e000e010 	.word	0xe000e010

080046e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f7ff ff29 	bl	8004544 <__NVIC_SetPriorityGrouping>
}
 80046f2:	bf00      	nop
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b086      	sub	sp, #24
 80046fe:	af00      	add	r7, sp, #0
 8004700:	4603      	mov	r3, r0
 8004702:	60b9      	str	r1, [r7, #8]
 8004704:	607a      	str	r2, [r7, #4]
 8004706:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004708:	2300      	movs	r3, #0
 800470a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800470c:	f7ff ff3e 	bl	800458c <__NVIC_GetPriorityGrouping>
 8004710:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	68b9      	ldr	r1, [r7, #8]
 8004716:	6978      	ldr	r0, [r7, #20]
 8004718:	f7ff ff8e 	bl	8004638 <NVIC_EncodePriority>
 800471c:	4602      	mov	r2, r0
 800471e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004722:	4611      	mov	r1, r2
 8004724:	4618      	mov	r0, r3
 8004726:	f7ff ff5d 	bl	80045e4 <__NVIC_SetPriority>
}
 800472a:	bf00      	nop
 800472c:	3718      	adds	r7, #24
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}

08004732 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b082      	sub	sp, #8
 8004736:	af00      	add	r7, sp, #0
 8004738:	4603      	mov	r3, r0
 800473a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800473c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004740:	4618      	mov	r0, r3
 8004742:	f7ff ff31 	bl	80045a8 <__NVIC_EnableIRQ>
}
 8004746:	bf00      	nop
 8004748:	3708      	adds	r7, #8
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}

0800474e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800474e:	b580      	push	{r7, lr}
 8004750:	b082      	sub	sp, #8
 8004752:	af00      	add	r7, sp, #0
 8004754:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f7ff ffa2 	bl	80046a0 <SysTick_Config>
 800475c:	4603      	mov	r3, r0
}
 800475e:	4618      	mov	r0, r3
 8004760:	3708      	adds	r7, #8
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
	...

08004768 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e086      	b.n	8004888 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004780:	2b00      	cmp	r3, #0
 8004782:	d106      	bne.n	8004792 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2220      	movs	r2, #32
 8004788:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f006 fb35 	bl	800adfc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004792:	4b3f      	ldr	r3, [pc, #252]	@ (8004890 <HAL_ETH_Init+0x128>)
 8004794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004796:	4a3e      	ldr	r2, [pc, #248]	@ (8004890 <HAL_ETH_Init+0x128>)
 8004798:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800479c:	6453      	str	r3, [r2, #68]	@ 0x44
 800479e:	4b3c      	ldr	r3, [pc, #240]	@ (8004890 <HAL_ETH_Init+0x128>)
 80047a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047a6:	60bb      	str	r3, [r7, #8]
 80047a8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80047aa:	4b3a      	ldr	r3, [pc, #232]	@ (8004894 <HAL_ETH_Init+0x12c>)
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	4a39      	ldr	r2, [pc, #228]	@ (8004894 <HAL_ETH_Init+0x12c>)
 80047b0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80047b4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80047b6:	4b37      	ldr	r3, [pc, #220]	@ (8004894 <HAL_ETH_Init+0x12c>)
 80047b8:	685a      	ldr	r2, [r3, #4]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	4935      	ldr	r1, [pc, #212]	@ (8004894 <HAL_ETH_Init+0x12c>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80047c4:	4b33      	ldr	r3, [pc, #204]	@ (8004894 <HAL_ETH_Init+0x12c>)
 80047c6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	6812      	ldr	r2, [r2, #0]
 80047d6:	f043 0301 	orr.w	r3, r3, #1
 80047da:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80047de:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047e0:	f7ff fe80 	bl	80044e4 <HAL_GetTick>
 80047e4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80047e6:	e011      	b.n	800480c <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80047e8:	f7ff fe7c 	bl	80044e4 <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80047f6:	d909      	bls.n	800480c <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2204      	movs	r2, #4
 80047fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	22e0      	movs	r2, #224	@ 0xe0
 8004804:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e03d      	b.n	8004888 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1e4      	bne.n	80047e8 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f000 fe18 	bl	8005454 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f000 fec3 	bl	80055b0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f000 ff19 	bl	8005662 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	461a      	mov	r2, r3
 8004836:	2100      	movs	r1, #0
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f000 fe81 	bl	8005540 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 800484c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	4b0f      	ldr	r3, [pc, #60]	@ (8004898 <HAL_ETH_Init+0x130>)
 800485c:	430b      	orrs	r3, r1
 800485e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8004872:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2200      	movs	r2, #0
 800487a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2210      	movs	r2, #16
 8004882:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004886:	2300      	movs	r3, #0
}
 8004888:	4618      	mov	r0, r3
 800488a:	3710      	adds	r7, #16
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	40023800 	.word	0x40023800
 8004894:	40013800 	.word	0x40013800
 8004898:	00020060 	.word	0x00020060

0800489c <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048aa:	2b10      	cmp	r3, #16
 80048ac:	d150      	bne.n	8004950 <HAL_ETH_Start+0xb4>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2220      	movs	r2, #32
 80048b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2204      	movs	r2, #4
 80048ba:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f000 f9f9 	bl	8004cb4 <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f042 0208 	orr.w	r2, r2, #8
 80048d0:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80048da:	2001      	movs	r0, #1
 80048dc:	f7ff fe0e 	bl	80044fc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f042 0204 	orr.w	r2, r2, #4
 80048f6:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004900:	2001      	movs	r0, #1
 8004902:	f7ff fdfb 	bl	80044fc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 fc3c 	bl	800518c <ETH_FlushTransmitFIFO>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	6812      	ldr	r2, [r2, #0]
 8004922:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004926:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800492a:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004934:	699b      	ldr	r3, [r3, #24]
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	6812      	ldr	r2, [r2, #0]
 800493a:	f043 0302 	orr.w	r3, r3, #2
 800493e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004942:	6193      	str	r3, [r2, #24]

    heth->gState = HAL_ETH_STATE_STARTED;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2240      	movs	r2, #64	@ 0x40
 8004948:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
 800494c:	2300      	movs	r3, #0
 800494e:	e000      	b.n	8004952 <HAL_ETH_Start+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
  }
}
 8004952:	4618      	mov	r0, r3
 8004954:	3710      	adds	r7, #16
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}

0800495a <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 800495a:	b580      	push	{r7, lr}
 800495c:	b084      	sub	sp, #16
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004968:	2b40      	cmp	r3, #64	@ 0x40
 800496a:	d14a      	bne.n	8004a02 <HAL_ETH_Stop+0xa8>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2220      	movs	r2, #32
 8004970:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6812      	ldr	r2, [r2, #0]
 8004982:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004986:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800498a:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004994:	699b      	ldr	r3, [r3, #24]
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	6812      	ldr	r2, [r2, #0]
 800499a:	f023 0302 	bic.w	r3, r3, #2
 800499e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80049a2:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f022 0204 	bic.w	r2, r2, #4
 80049b2:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80049bc:	2001      	movs	r0, #1
 80049be:	f7ff fd9d 	bl	80044fc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 fbde 	bl	800518c <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f022 0208 	bic.w	r2, r2, #8
 80049de:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80049e8:	2001      	movs	r0, #1
 80049ea:	f7ff fd87 	bl	80044fc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2210      	movs	r2, #16
 80049fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 80049fe:	2300      	movs	r3, #0
 8004a00:	e000      	b.n	8004a04 <HAL_ETH_Stop+0xaa>
  }
  else
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
  }
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3710      	adds	r7, #16
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig, uint32_t Timeout)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d109      	bne.n	8004a32 <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a24:	f043 0201 	orr.w	r2, r3, #1
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e07c      	b.n	8004b2c <HAL_ETH_Transmit+0x120>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a38:	2b40      	cmp	r3, #64	@ 0x40
 8004a3a:	d176      	bne.n	8004b2a <HAL_ETH_Transmit+0x11e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	68b9      	ldr	r1, [r7, #8]
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f000 fe7d 	bl	8005740 <ETH_Prepare_Tx_Descriptors>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d009      	beq.n	8004a60 <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a52:	f043 0202 	orr.w	r2, r3, #2
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e065      	b.n	8004b2c <HAL_ETH_Transmit+0x120>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004a60:	f3bf 8f4f 	dsb	sy
}
 8004a64:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	3206      	adds	r2, #6
 8004a6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a72:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a78:	1c5a      	adds	r2, r3, #1
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a82:	2b03      	cmp	r3, #3
 8004a84:	d904      	bls.n	8004a90 <HAL_ETH_Transmit+0x84>
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a8a:	1f1a      	subs	r2, r3, #4
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	3106      	adds	r1, #6
 8004a9c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004aa0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004aa4:	6053      	str	r3, [r2, #4]

    tickstart = HAL_GetTick();
 8004aa6:	f7ff fd1d 	bl	80044e4 <HAL_GetTick>
 8004aaa:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004aac:	e037      	b.n	8004b1e <HAL_ETH_Transmit+0x112>
    {
      if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ab6:	695b      	ldr	r3, [r3, #20]
 8004ab8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d011      	beq.n	8004ae4 <HAL_ETH_Transmit+0xd8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac6:	f043 0208 	orr.w	r2, r3, #8
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        heth->DMAErrorCode = heth->Instance->DMASR;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ad8:	695a      	ldr	r2, [r3, #20]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        /* Return function status */
        return HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e023      	b.n	8004b2c <HAL_ETH_Transmit+0x120>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004aea:	d018      	beq.n	8004b1e <HAL_ETH_Transmit+0x112>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004aec:	f7ff fcfa 	bl	80044e4 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d302      	bcc.n	8004b02 <HAL_ETH_Transmit+0xf6>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d10d      	bne.n	8004b1e <HAL_ETH_Transmit+0x112>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b08:	f043 0204 	orr.w	r2, r3, #4
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8004b18:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e006      	b.n	8004b2c <HAL_ETH_Transmit+0x120>
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	dbc3      	blt.n	8004aae <HAL_ETH_Transmit+0xa2>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8004b26:	2300      	movs	r3, #0
 8004b28:	e000      	b.n	8004b2c <HAL_ETH_Transmit+0x120>
  }
  else
  {
    return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
  }
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3718      	adds	r7, #24
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b088      	sub	sp, #32
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004b42:	2300      	movs	r3, #0
 8004b44:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d109      	bne.n	8004b60 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b52:	f043 0201 	orr.w	r2, r3, #1
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e0a4      	b.n	8004caa <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b66:	2b40      	cmp	r3, #64	@ 0x40
 8004b68:	d001      	beq.n	8004b6e <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e09d      	b.n	8004caa <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b72:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	69fa      	ldr	r2, [r7, #28]
 8004b78:	3212      	adds	r2, #18
 8004b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b7e:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b84:	f1c3 0304 	rsb	r3, r3, #4
 8004b88:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004b8a:	e066      	b.n	8004c5a <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d007      	beq.n	8004ba8 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	69da      	ldr	r2, [r3, #28]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	699a      	ldr	r2, [r3, #24]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d103      	bne.n	8004bbc <HAL_ETH_ReadData+0x88>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d03c      	beq.n	8004c36 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d005      	beq.n	8004bd4 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	0c1b      	lsrs	r3, r3, #16
 8004bda:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004bde:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d005      	beq.n	8004bf8 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	689a      	ldr	r2, [r3, #8]
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004c10:	461a      	mov	r2, r3
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	f006 fab3 	bl	800b180 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c1e:	1c5a      	adds	r2, r3, #1
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	441a      	add	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	2200      	movs	r2, #0
 8004c34:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	3301      	adds	r3, #1
 8004c3a:	61fb      	str	r3, [r7, #28]
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	2b03      	cmp	r3, #3
 8004c40:	d902      	bls.n	8004c48 <HAL_ETH_ReadData+0x114>
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	3b04      	subs	r3, #4
 8004c46:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	69fa      	ldr	r2, [r7, #28]
 8004c4c:	3212      	adds	r2, #18
 8004c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c52:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	3301      	adds	r3, #1
 8004c58:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	db06      	blt.n	8004c70 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d202      	bcs.n	8004c70 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8004c6a:	7cfb      	ldrb	r3, [r7, #19]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d08d      	beq.n	8004b8c <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	441a      	add	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d002      	beq.n	8004c8a <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f000 f815 	bl	8004cb4 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	69fa      	ldr	r2, [r7, #28]
 8004c8e:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8004c90:	7cfb      	ldrb	r3, [r7, #19]
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d108      	bne.n	8004ca8 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	e000      	b.n	8004caa <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3720      	adds	r7, #32
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
	...

08004cb4 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b088      	sub	sp, #32
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cc8:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	69fa      	ldr	r2, [r7, #28]
 8004cce:	3212      	adds	r2, #18
 8004cd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cd4:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cda:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8004cdc:	e042      	b.n	8004d64 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d112      	bne.n	8004d0c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8004ce6:	f107 0308 	add.w	r3, r7, #8
 8004cea:	4618      	mov	r0, r3
 8004cec:	f006 fa18 	bl	800b120 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d102      	bne.n	8004cfc <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	74fb      	strb	r3, [r7, #19]
 8004cfa:	e007      	b.n	8004d0c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	461a      	mov	r2, r3
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8004d0c:	7cfb      	ldrb	r3, [r7, #19]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d028      	beq.n	8004d64 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d106      	bne.n	8004d28 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	695a      	ldr	r2, [r3, #20]
 8004d1e:	4b26      	ldr	r3, [pc, #152]	@ (8004db8 <ETH_UpdateDescriptor+0x104>)
 8004d20:	4313      	orrs	r3, r2
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	6053      	str	r3, [r2, #4]
 8004d26:	e005      	b.n	8004d34 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004d40:	69fb      	ldr	r3, [r7, #28]
 8004d42:	3301      	adds	r3, #1
 8004d44:	61fb      	str	r3, [r7, #28]
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	2b03      	cmp	r3, #3
 8004d4a:	d902      	bls.n	8004d52 <ETH_UpdateDescriptor+0x9e>
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	3b04      	subs	r3, #4
 8004d50:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	69fa      	ldr	r2, [r7, #28]
 8004d56:	3212      	adds	r2, #18
 8004d58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d5c:	617b      	str	r3, [r7, #20]
      desccount--;
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	3b01      	subs	r3, #1
 8004d62:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d002      	beq.n	8004d70 <ETH_UpdateDescriptor+0xbc>
 8004d6a:	7cfb      	ldrb	r3, [r7, #19]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1b6      	bne.n	8004cde <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d01a      	beq.n	8004db0 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	3303      	adds	r3, #3
 8004d7e:	f003 0303 	and.w	r3, r3, #3
 8004d82:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004d84:	f3bf 8f5f 	dmb	sy
}
 8004d88:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6919      	ldr	r1, [r3, #16]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	4613      	mov	r3, r2
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	4413      	add	r3, r2
 8004d96:	00db      	lsls	r3, r3, #3
 8004d98:	18ca      	adds	r2, r1, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004da2:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	69fa      	ldr	r2, [r7, #28]
 8004da8:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69ba      	ldr	r2, [r7, #24]
 8004dae:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8004db0:	bf00      	nop
 8004db2:	3720      	adds	r7, #32
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	80004000 	.word	0x80004000

08004dbc <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b086      	sub	sp, #24
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	607a      	str	r2, [r7, #4]
 8004dc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	691b      	ldr	r3, [r3, #16]
 8004dd0:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	f003 031c 	and.w	r3, r3, #28
 8004dd8:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	02db      	lsls	r3, r3, #11
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	697a      	ldr	r2, [r7, #20]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	019b      	lsls	r3, r3, #6
 8004dea:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	f023 0302 	bic.w	r3, r3, #2
 8004dfa:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	f043 0301 	orr.w	r3, r3, #1
 8004e02:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8004e0c:	f7ff fb6a 	bl	80044e4 <HAL_GetTick>
 8004e10:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004e12:	e00d      	b.n	8004e30 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8004e14:	f7ff fb66 	bl	80044e4 <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e22:	d301      	bcc.n	8004e28 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e010      	b.n	8004e4a <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1ec      	bne.n	8004e14 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	695b      	ldr	r3, [r3, #20]
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	461a      	mov	r2, r3
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3718      	adds	r7, #24
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b086      	sub	sp, #24
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	60f8      	str	r0, [r7, #12]
 8004e5a:	60b9      	str	r1, [r7, #8]
 8004e5c:	607a      	str	r2, [r7, #4]
 8004e5e:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	f003 031c 	and.w	r3, r3, #28
 8004e6e:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	02db      	lsls	r3, r3, #11
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	697a      	ldr	r2, [r7, #20]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	019b      	lsls	r3, r3, #6
 8004e80:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004e84:	697a      	ldr	r2, [r7, #20]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	f043 0302 	orr.w	r3, r3, #2
 8004e90:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	f043 0301 	orr.w	r3, r3, #1
 8004e98:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	b29a      	uxth	r2, r3
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	697a      	ldr	r2, [r7, #20]
 8004eaa:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004eac:	f7ff fb1a 	bl	80044e4 <HAL_GetTick>
 8004eb0:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004eb2:	e00d      	b.n	8004ed0 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8004eb4:	f7ff fb16 	bl	80044e4 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ec2:	d301      	bcc.n	8004ec8 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e009      	b.n	8004edc <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	f003 0301 	and.w	r3, r3, #1
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1ec      	bne.n	8004eb4 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3718      	adds	r7, #24
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d101      	bne.n	8004ef8 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e0e6      	b.n	80050c6 <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0310 	and.w	r3, r3, #16
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	bf14      	ite	ne
 8004f06:	2301      	movne	r3, #1
 8004f08:	2300      	moveq	r3, #0
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	bf0c      	ite	eq
 8004f30:	2301      	moveq	r3, #1
 8004f32:	2300      	movne	r3, #0
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	461a      	mov	r2, r3
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	bf14      	ite	ne
 8004f4c:	2301      	movne	r3, #1
 8004f4e:	2300      	moveq	r3, #0
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	bf0c      	ite	eq
 8004f66:	2301      	moveq	r3, #1
 8004f68:	2300      	movne	r3, #0
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	bf14      	ite	ne
 8004f80:	2301      	movne	r3, #1
 8004f82:	2300      	moveq	r3, #0
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	461a      	mov	r2, r3
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	bf0c      	ite	eq
 8004fb6:	2301      	moveq	r3, #1
 8004fb8:	2300      	movne	r3, #0
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	bf0c      	ite	eq
 8004fd0:	2301      	moveq	r3, #1
 8004fd2:	2300      	movne	r3, #0
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	bf14      	ite	ne
 8004fea:	2301      	movne	r3, #1
 8004fec:	2300      	moveq	r3, #0
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800500e:	2b00      	cmp	r3, #0
 8005010:	bf14      	ite	ne
 8005012:	2301      	movne	r3, #1
 8005014:	2300      	moveq	r3, #0
 8005016:	b2db      	uxtb	r3, r3
 8005018:	461a      	mov	r2, r3
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005028:	2b00      	cmp	r3, #0
 800502a:	bf14      	ite	ne
 800502c:	2301      	movne	r3, #1
 800502e:	2300      	moveq	r3, #0
 8005030:	b2db      	uxtb	r3, r3
 8005032:	461a      	mov	r2, r3
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	699b      	ldr	r3, [r3, #24]
 800503e:	f003 0302 	and.w	r3, r3, #2
 8005042:	2b00      	cmp	r3, #0
 8005044:	bf14      	ite	ne
 8005046:	2301      	movne	r3, #1
 8005048:	2300      	moveq	r3, #0
 800504a:	b2db      	uxtb	r3, r3
 800504c:	461a      	mov	r2, r3
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	699b      	ldr	r3, [r3, #24]
 800505a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800505e:	2b00      	cmp	r3, #0
 8005060:	bf0c      	ite	eq
 8005062:	2301      	moveq	r3, #1
 8005064:	2300      	movne	r3, #0
 8005066:	b2db      	uxtb	r3, r3
 8005068:	461a      	mov	r2, r3
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	0c1b      	lsrs	r3, r3, #16
 8005086:	b29a      	uxth	r2, r3
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	f003 0304 	and.w	r3, r3, #4
 8005096:	2b00      	cmp	r3, #0
 8005098:	bf14      	ite	ne
 800509a:	2301      	movne	r3, #1
 800509c:	2300      	moveq	r3, #0
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	461a      	mov	r2, r3
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	bf14      	ite	ne
 80050b6:	2301      	movne	r3, #1
 80050b8:	2300      	moveq	r3, #0
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80050d2:	b580      	push	{r7, lr}
 80050d4:	b082      	sub	sp, #8
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
 80050da:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e00b      	b.n	80050fe <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050ec:	2b10      	cmp	r3, #16
 80050ee:	d105      	bne.n	80050fc <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80050f0:	6839      	ldr	r1, [r7, #0]
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 f870 	bl	80051d8 <ETH_SetMACConfig>

    return HAL_OK;
 80050f8:	2300      	movs	r3, #0
 80050fa:	e000      	b.n	80050fe <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
  }
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3708      	adds	r7, #8
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
	...

08005108 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	691b      	ldr	r3, [r3, #16]
 8005116:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f023 031c 	bic.w	r3, r3, #28
 800511e:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8005120:	f001 fd6e 	bl	8006c00 <HAL_RCC_GetHCLKFreq>
 8005124:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	4a14      	ldr	r2, [pc, #80]	@ (800517c <HAL_ETH_SetMDIOClockRange+0x74>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d804      	bhi.n	8005138 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f043 0308 	orr.w	r3, r3, #8
 8005134:	60fb      	str	r3, [r7, #12]
 8005136:	e019      	b.n	800516c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	4a11      	ldr	r2, [pc, #68]	@ (8005180 <HAL_ETH_SetMDIOClockRange+0x78>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d204      	bcs.n	800514a <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f043 030c 	orr.w	r3, r3, #12
 8005146:	60fb      	str	r3, [r7, #12]
 8005148:	e010      	b.n	800516c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	4a0d      	ldr	r2, [pc, #52]	@ (8005184 <HAL_ETH_SetMDIOClockRange+0x7c>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d90c      	bls.n	800516c <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	4a0c      	ldr	r2, [pc, #48]	@ (8005188 <HAL_ETH_SetMDIOClockRange+0x80>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d804      	bhi.n	8005164 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f043 0304 	orr.w	r3, r3, #4
 8005160:	60fb      	str	r3, [r7, #12]
 8005162:	e003      	b.n	800516c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f043 0310 	orr.w	r3, r3, #16
 800516a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	611a      	str	r2, [r3, #16]
}
 8005174:	bf00      	nop
 8005176:	3710      	adds	r7, #16
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}
 800517c:	02160ebf 	.word	0x02160ebf
 8005180:	03938700 	.word	0x03938700
 8005184:	05f5e0ff 	.word	0x05f5e0ff
 8005188:	08f0d17f 	.word	0x08f0d17f

0800518c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8005194:	2300      	movs	r3, #0
 8005196:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051a0:	699b      	ldr	r3, [r3, #24]
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	6812      	ldr	r2, [r2, #0]
 80051a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051aa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80051ae:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80051bc:	2001      	movs	r0, #1
 80051be:	f7ff f99d 	bl	80044fc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80051cc:	6193      	str	r3, [r2, #24]
}
 80051ce:	bf00      	nop
 80051d0:	3710      	adds	r7, #16
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
	...

080051d8 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b084      	sub	sp, #16
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	4b53      	ldr	r3, [pc, #332]	@ (800533c <ETH_SetMACConfig+0x164>)
 80051ee:	4013      	ands	r3, r2
 80051f0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	7b9b      	ldrb	r3, [r3, #14]
 80051f6:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80051f8:	683a      	ldr	r2, [r7, #0]
 80051fa:	7c12      	ldrb	r2, [r2, #16]
 80051fc:	2a00      	cmp	r2, #0
 80051fe:	d102      	bne.n	8005206 <ETH_SetMACConfig+0x2e>
 8005200:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8005204:	e000      	b.n	8005208 <ETH_SetMACConfig+0x30>
 8005206:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8005208:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800520a:	683a      	ldr	r2, [r7, #0]
 800520c:	7c52      	ldrb	r2, [r2, #17]
 800520e:	2a00      	cmp	r2, #0
 8005210:	d102      	bne.n	8005218 <ETH_SetMACConfig+0x40>
 8005212:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8005216:	e000      	b.n	800521a <ETH_SetMACConfig+0x42>
 8005218:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800521a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8005220:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	7fdb      	ldrb	r3, [r3, #31]
 8005226:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8005228:	431a      	orrs	r2, r3
                        macconf->Speed |
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800522e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005230:	683a      	ldr	r2, [r7, #0]
 8005232:	7f92      	ldrb	r2, [r2, #30]
 8005234:	2a00      	cmp	r2, #0
 8005236:	d102      	bne.n	800523e <ETH_SetMACConfig+0x66>
 8005238:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800523c:	e000      	b.n	8005240 <ETH_SetMACConfig+0x68>
 800523e:	2200      	movs	r2, #0
                        macconf->Speed |
 8005240:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	7f1b      	ldrb	r3, [r3, #28]
 8005246:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005248:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800524e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	791b      	ldrb	r3, [r3, #4]
 8005254:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8005256:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005258:	683a      	ldr	r2, [r7, #0]
 800525a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800525e:	2a00      	cmp	r2, #0
 8005260:	d102      	bne.n	8005268 <ETH_SetMACConfig+0x90>
 8005262:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005266:	e000      	b.n	800526a <ETH_SetMACConfig+0x92>
 8005268:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800526a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	7bdb      	ldrb	r3, [r3, #15]
 8005270:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005272:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005278:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005280:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8005282:	4313      	orrs	r3, r2
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	4313      	orrs	r3, r2
 8005288:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800529a:	2001      	movs	r0, #1
 800529c:	f7ff f92e 	bl	80044fc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80052b6:	4013      	ands	r3, r2
 80052b8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052be:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80052c0:	683a      	ldr	r2, [r7, #0]
 80052c2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80052c6:	2a00      	cmp	r2, #0
 80052c8:	d101      	bne.n	80052ce <ETH_SetMACConfig+0xf6>
 80052ca:	2280      	movs	r2, #128	@ 0x80
 80052cc:	e000      	b.n	80052d0 <ETH_SetMACConfig+0xf8>
 80052ce:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80052d0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80052d6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80052d8:	683a      	ldr	r2, [r7, #0]
 80052da:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80052de:	2a01      	cmp	r2, #1
 80052e0:	d101      	bne.n	80052e6 <ETH_SetMACConfig+0x10e>
 80052e2:	2208      	movs	r2, #8
 80052e4:	e000      	b.n	80052e8 <ETH_SetMACConfig+0x110>
 80052e6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80052e8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80052ea:	683a      	ldr	r2, [r7, #0]
 80052ec:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80052f0:	2a01      	cmp	r2, #1
 80052f2:	d101      	bne.n	80052f8 <ETH_SetMACConfig+0x120>
 80052f4:	2204      	movs	r2, #4
 80052f6:	e000      	b.n	80052fa <ETH_SetMACConfig+0x122>
 80052f8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80052fa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8005302:	2a01      	cmp	r2, #1
 8005304:	d101      	bne.n	800530a <ETH_SetMACConfig+0x132>
 8005306:	2202      	movs	r2, #2
 8005308:	e000      	b.n	800530c <ETH_SetMACConfig+0x134>
 800530a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800530c:	4313      	orrs	r3, r2
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	4313      	orrs	r3, r2
 8005312:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005324:	2001      	movs	r0, #1
 8005326:	f7ff f8e9 	bl	80044fc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	68fa      	ldr	r2, [r7, #12]
 8005330:	619a      	str	r2, [r3, #24]
}
 8005332:	bf00      	nop
 8005334:	3710      	adds	r7, #16
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	fd20810f 	.word	0xfd20810f

08005340 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005352:	699b      	ldr	r3, [r3, #24]
 8005354:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8005356:	68fa      	ldr	r2, [r7, #12]
 8005358:	4b3d      	ldr	r3, [pc, #244]	@ (8005450 <ETH_SetDMAConfig+0x110>)
 800535a:	4013      	ands	r3, r2
 800535c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	7b1b      	ldrb	r3, [r3, #12]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d102      	bne.n	800536c <ETH_SetDMAConfig+0x2c>
 8005366:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800536a:	e000      	b.n	800536e <ETH_SetDMAConfig+0x2e>
 800536c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	7b5b      	ldrb	r3, [r3, #13]
 8005372:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005374:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005376:	683a      	ldr	r2, [r7, #0]
 8005378:	7f52      	ldrb	r2, [r2, #29]
 800537a:	2a00      	cmp	r2, #0
 800537c:	d102      	bne.n	8005384 <ETH_SetDMAConfig+0x44>
 800537e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005382:	e000      	b.n	8005386 <ETH_SetDMAConfig+0x46>
 8005384:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005386:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	7b9b      	ldrb	r3, [r3, #14]
 800538c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800538e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005394:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	7f1b      	ldrb	r3, [r3, #28]
 800539a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800539c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	7f9b      	ldrb	r3, [r3, #30]
 80053a2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80053a4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80053aa:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80053b2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80053b4:	4313      	orrs	r3, r2
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80053c4:	461a      	mov	r2, r3
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80053d6:	2001      	movs	r0, #1
 80053d8:	f7ff f890 	bl	80044fc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80053e4:	461a      	mov	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	791b      	ldrb	r3, [r3, #4]
 80053ee:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80053f4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80053fa:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8005400:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005408:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800540a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005410:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8005412:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005418:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	6812      	ldr	r2, [r2, #0]
 800541e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005422:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005426:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005434:	2001      	movs	r0, #1
 8005436:	f7ff f861 	bl	80044fc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005442:	461a      	mov	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6013      	str	r3, [r2, #0]
}
 8005448:	bf00      	nop
 800544a:	3710      	adds	r7, #16
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}
 8005450:	f8de3f23 	.word	0xf8de3f23

08005454 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b0a6      	sub	sp, #152	@ 0x98
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800545c:	2301      	movs	r3, #1
 800545e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8005462:	2301      	movs	r3, #1
 8005464:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8005468:	2300      	movs	r3, #0
 800546a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800546c:	2300      	movs	r3, #0
 800546e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8005472:	2301      	movs	r3, #1
 8005474:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8005478:	2300      	movs	r3, #0
 800547a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800547e:	2301      	movs	r3, #1
 8005480:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8005484:	2301      	movs	r3, #1
 8005486:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800548a:	2300      	movs	r3, #0
 800548c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8005490:	2300      	movs	r3, #0
 8005492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005496:	2300      	movs	r3, #0
 8005498:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800549a:	2300      	movs	r3, #0
 800549c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80054a0:	2300      	movs	r3, #0
 80054a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80054a4:	2300      	movs	r3, #0
 80054a6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80054aa:	2300      	movs	r3, #0
 80054ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80054b0:	2300      	movs	r3, #0
 80054b2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80054b6:	2300      	movs	r3, #0
 80054b8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80054bc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80054c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80054c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80054c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80054c8:	2300      	movs	r3, #0
 80054ca:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80054ce:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80054d2:	4619      	mov	r1, r3
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7ff fe7f 	bl	80051d8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80054da:	2301      	movs	r3, #1
 80054dc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80054de:	2301      	movs	r3, #1
 80054e0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80054e2:	2301      	movs	r3, #1
 80054e4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80054e8:	2301      	movs	r3, #1
 80054ea:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80054ec:	2300      	movs	r3, #0
 80054ee:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80054f0:	2300      	movs	r3, #0
 80054f2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80054f6:	2300      	movs	r3, #0
 80054f8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80054fc:	2300      	movs	r3, #0
 80054fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8005500:	2301      	movs	r3, #1
 8005502:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8005506:	2301      	movs	r3, #1
 8005508:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800550a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800550e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005510:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005514:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005516:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800551a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800551c:	2301      	movs	r3, #1
 800551e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8005522:	2300      	movs	r3, #0
 8005524:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005526:	2300      	movs	r3, #0
 8005528:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800552a:	f107 0308 	add.w	r3, r7, #8
 800552e:	4619      	mov	r1, r3
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f7ff ff05 	bl	8005340 <ETH_SetDMAConfig>
}
 8005536:	bf00      	nop
 8005538:	3798      	adds	r7, #152	@ 0x98
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
	...

08005540 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005540:	b480      	push	{r7}
 8005542:	b087      	sub	sp, #28
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	3305      	adds	r3, #5
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	021b      	lsls	r3, r3, #8
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	3204      	adds	r2, #4
 8005558:	7812      	ldrb	r2, [r2, #0]
 800555a:	4313      	orrs	r3, r2
 800555c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800555e:	68ba      	ldr	r2, [r7, #8]
 8005560:	4b11      	ldr	r3, [pc, #68]	@ (80055a8 <ETH_MACAddressConfig+0x68>)
 8005562:	4413      	add	r3, r2
 8005564:	461a      	mov	r2, r3
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	3303      	adds	r3, #3
 800556e:	781b      	ldrb	r3, [r3, #0]
 8005570:	061a      	lsls	r2, r3, #24
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	3302      	adds	r3, #2
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	041b      	lsls	r3, r3, #16
 800557a:	431a      	orrs	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	3301      	adds	r3, #1
 8005580:	781b      	ldrb	r3, [r3, #0]
 8005582:	021b      	lsls	r3, r3, #8
 8005584:	4313      	orrs	r3, r2
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	7812      	ldrb	r2, [r2, #0]
 800558a:	4313      	orrs	r3, r2
 800558c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800558e:	68ba      	ldr	r2, [r7, #8]
 8005590:	4b06      	ldr	r3, [pc, #24]	@ (80055ac <ETH_MACAddressConfig+0x6c>)
 8005592:	4413      	add	r3, r2
 8005594:	461a      	mov	r2, r3
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	6013      	str	r3, [r2, #0]
}
 800559a:	bf00      	nop
 800559c:	371c      	adds	r7, #28
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	40028040 	.word	0x40028040
 80055ac:	40028044 	.word	0x40028044

080055b0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b085      	sub	sp, #20
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80055b8:	2300      	movs	r3, #0
 80055ba:	60fb      	str	r3, [r7, #12]
 80055bc:	e03e      	b.n	800563c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	68d9      	ldr	r1, [r3, #12]
 80055c2:	68fa      	ldr	r2, [r7, #12]
 80055c4:	4613      	mov	r3, r2
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	4413      	add	r3, r2
 80055ca:	00db      	lsls	r3, r3, #3
 80055cc:	440b      	add	r3, r1
 80055ce:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	2200      	movs	r2, #0
 80055d4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	2200      	movs	r2, #0
 80055da:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	2200      	movs	r2, #0
 80055e0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	2200      	movs	r2, #0
 80055e6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80055e8:	68b9      	ldr	r1, [r7, #8]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	3206      	adds	r2, #6
 80055f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2b02      	cmp	r3, #2
 8005604:	d80c      	bhi.n	8005620 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	68d9      	ldr	r1, [r3, #12]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	1c5a      	adds	r2, r3, #1
 800560e:	4613      	mov	r3, r2
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	4413      	add	r3, r2
 8005614:	00db      	lsls	r3, r3, #3
 8005616:	440b      	add	r3, r1
 8005618:	461a      	mov	r2, r3
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	60da      	str	r2, [r3, #12]
 800561e:	e004      	b.n	800562a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	461a      	mov	r2, r3
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	3301      	adds	r3, #1
 800563a:	60fb      	str	r3, [r7, #12]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2b03      	cmp	r3, #3
 8005640:	d9bd      	bls.n	80055be <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	68da      	ldr	r2, [r3, #12]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005654:	611a      	str	r2, [r3, #16]
}
 8005656:	bf00      	nop
 8005658:	3714      	adds	r7, #20
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr

08005662 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8005662:	b480      	push	{r7}
 8005664:	b085      	sub	sp, #20
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800566a:	2300      	movs	r3, #0
 800566c:	60fb      	str	r3, [r7, #12]
 800566e:	e048      	b.n	8005702 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6919      	ldr	r1, [r3, #16]
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	4613      	mov	r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	4413      	add	r3, r2
 800567c:	00db      	lsls	r3, r3, #3
 800567e:	440b      	add	r3, r1
 8005680:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	2200      	movs	r2, #0
 8005686:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	2200      	movs	r2, #0
 800568c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	2200      	movs	r2, #0
 8005692:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	2200      	movs	r2, #0
 8005698:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	2200      	movs	r2, #0
 800569e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	2200      	movs	r2, #0
 80056a4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80056ac:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80056c6:	68b9      	ldr	r1, [r7, #8]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	3212      	adds	r2, #18
 80056ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2b02      	cmp	r3, #2
 80056d6:	d80c      	bhi.n	80056f2 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6919      	ldr	r1, [r3, #16]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	1c5a      	adds	r2, r3, #1
 80056e0:	4613      	mov	r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	4413      	add	r3, r2
 80056e6:	00db      	lsls	r3, r3, #3
 80056e8:	440b      	add	r3, r1
 80056ea:	461a      	mov	r2, r3
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	60da      	str	r2, [r3, #12]
 80056f0:	e004      	b.n	80056fc <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	461a      	mov	r2, r3
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	3301      	adds	r3, #1
 8005700:	60fb      	str	r3, [r7, #12]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2b03      	cmp	r3, #3
 8005706:	d9b3      	bls.n	8005670 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2200      	movs	r2, #0
 800571e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	691a      	ldr	r2, [r3, #16]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005732:	60da      	str	r2, [r3, #12]
}
 8005734:	bf00      	nop
 8005736:	3714      	adds	r7, #20
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8005740:	b480      	push	{r7}
 8005742:	b091      	sub	sp, #68	@ 0x44
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	3318      	adds	r3, #24
 8005750:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8005752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8005758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800575a:	691b      	ldr	r3, [r3, #16]
 800575c:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 800575e:	2300      	movs	r3, #0
 8005760:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005764:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005766:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800576a:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8005772:	2300      	movs	r3, #0
 8005774:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800577e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005782:	d007      	beq.n	8005794 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005784:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005786:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005788:	3304      	adds	r3, #4
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	4413      	add	r3, r2
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d001      	beq.n	8005798 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8005794:	2302      	movs	r3, #2
 8005796:	e111      	b.n	80059bc <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8005798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800579a:	3301      	adds	r3, #1
 800579c:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 800579e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	461a      	mov	r2, r3
 80057a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a6:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80057a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	4b86      	ldr	r3, [pc, #536]	@ (80059c8 <ETH_Prepare_Tx_Descriptors+0x288>)
 80057ae:	4013      	ands	r3, r2
 80057b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057b2:	6852      	ldr	r2, [r2, #4]
 80057b4:	431a      	orrs	r2, r3
 80057b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b8:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 0301 	and.w	r3, r3, #1
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d008      	beq.n	80057d8 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 80057c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	431a      	orrs	r2, r3
 80057d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d6:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0320 	and.w	r3, r3, #32
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d008      	beq.n	80057f6 <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 80057e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	691b      	ldr	r3, [r3, #16]
 80057f0:	431a      	orrs	r2, r3
 80057f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f4:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 0304 	and.w	r3, r3, #4
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d005      	beq.n	800580e <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8005802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800580a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800580c:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800580e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005818:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800581a:	e082      	b.n	8005922 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 800581c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005826:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d006      	beq.n	800583c <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800582e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005838:	601a      	str	r2, [r3, #0]
 800583a:	e005      	b.n	8005848 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800583c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005846:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005848:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800584a:	3301      	adds	r3, #1
 800584c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800584e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005850:	2b03      	cmp	r3, #3
 8005852:	d902      	bls.n	800585a <ETH_Prepare_Tx_Descriptors+0x11a>
 8005854:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005856:	3b04      	subs	r3, #4
 8005858:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800585a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800585e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005862:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800586c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005870:	d007      	beq.n	8005882 <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005872:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005874:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005876:	3304      	adds	r3, #4
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	4413      	add	r3, r2
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d029      	beq.n	80058d6 <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8005882:	6a3b      	ldr	r3, [r7, #32]
 8005884:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005888:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800588a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800588e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8005890:	2300      	movs	r3, #0
 8005892:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005894:	e019      	b.n	80058ca <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8005896:	f3bf 8f5f 	dmb	sy
}
 800589a:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 800589c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80058a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a6:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80058a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058aa:	3301      	adds	r3, #1
 80058ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058b0:	2b03      	cmp	r3, #3
 80058b2:	d902      	bls.n	80058ba <ETH_Prepare_Tx_Descriptors+0x17a>
 80058b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058b6:	3b04      	subs	r3, #4
 80058b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80058ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80058be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058c2:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 80058c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058c6:	3301      	adds	r3, #1
 80058c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80058ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80058cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d3e1      	bcc.n	8005896 <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 80058d2:	2302      	movs	r3, #2
 80058d4:	e072      	b.n	80059bc <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80058d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80058de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e0:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 80058e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058e4:	3301      	adds	r3, #1
 80058e6:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 80058e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80058ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	461a      	mov	r2, r3
 80058f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f6:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80058f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058fa:	685a      	ldr	r2, [r3, #4]
 80058fc:	4b32      	ldr	r3, [pc, #200]	@ (80059c8 <ETH_Prepare_Tx_Descriptors+0x288>)
 80058fe:	4013      	ands	r3, r2
 8005900:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005902:	6852      	ldr	r2, [r2, #4]
 8005904:	431a      	orrs	r2, r3
 8005906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005908:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 800590a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800590c:	3301      	adds	r3, #1
 800590e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8005910:	f3bf 8f5f 	dmb	sy
}
 8005914:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800591e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005920:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8005922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	2b00      	cmp	r3, #0
 8005928:	f47f af78 	bne.w	800581c <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d006      	beq.n	8005940 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800593a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800593c:	601a      	str	r2, [r3, #0]
 800593e:	e005      	b.n	800594c <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800594a:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 800594c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005956:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8005958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595a:	6a3a      	ldr	r2, [r7, #32]
 800595c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005960:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8005962:	f3bf 8f5f 	dmb	sy
}
 8005966:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005972:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8005974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005976:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005978:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800597a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800597c:	3304      	adds	r3, #4
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	440b      	add	r3, r1
 8005982:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8005984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005986:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005988:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800598a:	f3ef 8310 	mrs	r3, PRIMASK
 800598e:	613b      	str	r3, [r7, #16]
  return(result);
 8005990:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8005992:	61fb      	str	r3, [r7, #28]
 8005994:	2301      	movs	r3, #1
 8005996:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	f383 8810 	msr	PRIMASK, r3
}
 800599e:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80059a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80059a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a6:	4413      	add	r3, r2
 80059a8:	1c5a      	adds	r2, r3, #1
 80059aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	f383 8810 	msr	PRIMASK, r3
}
 80059b8:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80059ba:	2300      	movs	r3, #0
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3744      	adds	r7, #68	@ 0x44
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr
 80059c8:	ffffe000 	.word	0xffffe000

080059cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b089      	sub	sp, #36	@ 0x24
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80059d6:	2300      	movs	r3, #0
 80059d8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80059da:	2300      	movs	r3, #0
 80059dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80059de:	2300      	movs	r3, #0
 80059e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80059e2:	2300      	movs	r3, #0
 80059e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80059e6:	2300      	movs	r3, #0
 80059e8:	61fb      	str	r3, [r7, #28]
 80059ea:	e175      	b.n	8005cd8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80059ec:	2201      	movs	r2, #1
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	fa02 f303 	lsl.w	r3, r2, r3
 80059f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	697a      	ldr	r2, [r7, #20]
 80059fc:	4013      	ands	r3, r2
 80059fe:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	f040 8164 	bne.w	8005cd2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	f003 0303 	and.w	r3, r3, #3
 8005a12:	2b01      	cmp	r3, #1
 8005a14:	d005      	beq.n	8005a22 <HAL_GPIO_Init+0x56>
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f003 0303 	and.w	r3, r3, #3
 8005a1e:	2b02      	cmp	r3, #2
 8005a20:	d130      	bne.n	8005a84 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005a28:	69fb      	ldr	r3, [r7, #28]
 8005a2a:	005b      	lsls	r3, r3, #1
 8005a2c:	2203      	movs	r2, #3
 8005a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a32:	43db      	mvns	r3, r3
 8005a34:	69ba      	ldr	r2, [r7, #24]
 8005a36:	4013      	ands	r3, r2
 8005a38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	68da      	ldr	r2, [r3, #12]
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	005b      	lsls	r3, r3, #1
 8005a42:	fa02 f303 	lsl.w	r3, r2, r3
 8005a46:	69ba      	ldr	r2, [r7, #24]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	69ba      	ldr	r2, [r7, #24]
 8005a50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a58:	2201      	movs	r2, #1
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a60:	43db      	mvns	r3, r3
 8005a62:	69ba      	ldr	r2, [r7, #24]
 8005a64:	4013      	ands	r3, r2
 8005a66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	091b      	lsrs	r3, r3, #4
 8005a6e:	f003 0201 	and.w	r2, r3, #1
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	fa02 f303 	lsl.w	r3, r2, r3
 8005a78:	69ba      	ldr	r2, [r7, #24]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	69ba      	ldr	r2, [r7, #24]
 8005a82:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	f003 0303 	and.w	r3, r3, #3
 8005a8c:	2b03      	cmp	r3, #3
 8005a8e:	d017      	beq.n	8005ac0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005a96:	69fb      	ldr	r3, [r7, #28]
 8005a98:	005b      	lsls	r3, r3, #1
 8005a9a:	2203      	movs	r2, #3
 8005a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	69ba      	ldr	r2, [r7, #24]
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	689a      	ldr	r2, [r3, #8]
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	005b      	lsls	r3, r3, #1
 8005ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab4:	69ba      	ldr	r2, [r7, #24]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	69ba      	ldr	r2, [r7, #24]
 8005abe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	f003 0303 	and.w	r3, r3, #3
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	d123      	bne.n	8005b14 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	08da      	lsrs	r2, r3, #3
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	3208      	adds	r2, #8
 8005ad4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ad8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	f003 0307 	and.w	r3, r3, #7
 8005ae0:	009b      	lsls	r3, r3, #2
 8005ae2:	220f      	movs	r2, #15
 8005ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae8:	43db      	mvns	r3, r3
 8005aea:	69ba      	ldr	r2, [r7, #24]
 8005aec:	4013      	ands	r3, r2
 8005aee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	691a      	ldr	r2, [r3, #16]
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	f003 0307 	and.w	r3, r3, #7
 8005afa:	009b      	lsls	r3, r3, #2
 8005afc:	fa02 f303 	lsl.w	r3, r2, r3
 8005b00:	69ba      	ldr	r2, [r7, #24]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	08da      	lsrs	r2, r3, #3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	3208      	adds	r2, #8
 8005b0e:	69b9      	ldr	r1, [r7, #24]
 8005b10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	005b      	lsls	r3, r3, #1
 8005b1e:	2203      	movs	r2, #3
 8005b20:	fa02 f303 	lsl.w	r3, r2, r3
 8005b24:	43db      	mvns	r3, r3
 8005b26:	69ba      	ldr	r2, [r7, #24]
 8005b28:	4013      	ands	r3, r2
 8005b2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f003 0203 	and.w	r2, r3, #3
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	005b      	lsls	r3, r3, #1
 8005b38:	fa02 f303 	lsl.w	r3, r2, r3
 8005b3c:	69ba      	ldr	r2, [r7, #24]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	69ba      	ldr	r2, [r7, #24]
 8005b46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	f000 80be 	beq.w	8005cd2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b56:	4b66      	ldr	r3, [pc, #408]	@ (8005cf0 <HAL_GPIO_Init+0x324>)
 8005b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b5a:	4a65      	ldr	r2, [pc, #404]	@ (8005cf0 <HAL_GPIO_Init+0x324>)
 8005b5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005b60:	6453      	str	r3, [r2, #68]	@ 0x44
 8005b62:	4b63      	ldr	r3, [pc, #396]	@ (8005cf0 <HAL_GPIO_Init+0x324>)
 8005b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b6a:	60fb      	str	r3, [r7, #12]
 8005b6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005b6e:	4a61      	ldr	r2, [pc, #388]	@ (8005cf4 <HAL_GPIO_Init+0x328>)
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	089b      	lsrs	r3, r3, #2
 8005b74:	3302      	adds	r3, #2
 8005b76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	f003 0303 	and.w	r3, r3, #3
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	220f      	movs	r2, #15
 8005b86:	fa02 f303 	lsl.w	r3, r2, r3
 8005b8a:	43db      	mvns	r3, r3
 8005b8c:	69ba      	ldr	r2, [r7, #24]
 8005b8e:	4013      	ands	r3, r2
 8005b90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a58      	ldr	r2, [pc, #352]	@ (8005cf8 <HAL_GPIO_Init+0x32c>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d037      	beq.n	8005c0a <HAL_GPIO_Init+0x23e>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a57      	ldr	r2, [pc, #348]	@ (8005cfc <HAL_GPIO_Init+0x330>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d031      	beq.n	8005c06 <HAL_GPIO_Init+0x23a>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a56      	ldr	r2, [pc, #344]	@ (8005d00 <HAL_GPIO_Init+0x334>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d02b      	beq.n	8005c02 <HAL_GPIO_Init+0x236>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a55      	ldr	r2, [pc, #340]	@ (8005d04 <HAL_GPIO_Init+0x338>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d025      	beq.n	8005bfe <HAL_GPIO_Init+0x232>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a54      	ldr	r2, [pc, #336]	@ (8005d08 <HAL_GPIO_Init+0x33c>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d01f      	beq.n	8005bfa <HAL_GPIO_Init+0x22e>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a53      	ldr	r2, [pc, #332]	@ (8005d0c <HAL_GPIO_Init+0x340>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d019      	beq.n	8005bf6 <HAL_GPIO_Init+0x22a>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a52      	ldr	r2, [pc, #328]	@ (8005d10 <HAL_GPIO_Init+0x344>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d013      	beq.n	8005bf2 <HAL_GPIO_Init+0x226>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a51      	ldr	r2, [pc, #324]	@ (8005d14 <HAL_GPIO_Init+0x348>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d00d      	beq.n	8005bee <HAL_GPIO_Init+0x222>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a50      	ldr	r2, [pc, #320]	@ (8005d18 <HAL_GPIO_Init+0x34c>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d007      	beq.n	8005bea <HAL_GPIO_Init+0x21e>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a4f      	ldr	r2, [pc, #316]	@ (8005d1c <HAL_GPIO_Init+0x350>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d101      	bne.n	8005be6 <HAL_GPIO_Init+0x21a>
 8005be2:	2309      	movs	r3, #9
 8005be4:	e012      	b.n	8005c0c <HAL_GPIO_Init+0x240>
 8005be6:	230a      	movs	r3, #10
 8005be8:	e010      	b.n	8005c0c <HAL_GPIO_Init+0x240>
 8005bea:	2308      	movs	r3, #8
 8005bec:	e00e      	b.n	8005c0c <HAL_GPIO_Init+0x240>
 8005bee:	2307      	movs	r3, #7
 8005bf0:	e00c      	b.n	8005c0c <HAL_GPIO_Init+0x240>
 8005bf2:	2306      	movs	r3, #6
 8005bf4:	e00a      	b.n	8005c0c <HAL_GPIO_Init+0x240>
 8005bf6:	2305      	movs	r3, #5
 8005bf8:	e008      	b.n	8005c0c <HAL_GPIO_Init+0x240>
 8005bfa:	2304      	movs	r3, #4
 8005bfc:	e006      	b.n	8005c0c <HAL_GPIO_Init+0x240>
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e004      	b.n	8005c0c <HAL_GPIO_Init+0x240>
 8005c02:	2302      	movs	r3, #2
 8005c04:	e002      	b.n	8005c0c <HAL_GPIO_Init+0x240>
 8005c06:	2301      	movs	r3, #1
 8005c08:	e000      	b.n	8005c0c <HAL_GPIO_Init+0x240>
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	69fa      	ldr	r2, [r7, #28]
 8005c0e:	f002 0203 	and.w	r2, r2, #3
 8005c12:	0092      	lsls	r2, r2, #2
 8005c14:	4093      	lsls	r3, r2
 8005c16:	69ba      	ldr	r2, [r7, #24]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005c1c:	4935      	ldr	r1, [pc, #212]	@ (8005cf4 <HAL_GPIO_Init+0x328>)
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	089b      	lsrs	r3, r3, #2
 8005c22:	3302      	adds	r3, #2
 8005c24:	69ba      	ldr	r2, [r7, #24]
 8005c26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005c2a:	4b3d      	ldr	r3, [pc, #244]	@ (8005d20 <HAL_GPIO_Init+0x354>)
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	43db      	mvns	r3, r3
 8005c34:	69ba      	ldr	r2, [r7, #24]
 8005c36:	4013      	ands	r3, r2
 8005c38:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d003      	beq.n	8005c4e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005c46:	69ba      	ldr	r2, [r7, #24]
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005c4e:	4a34      	ldr	r2, [pc, #208]	@ (8005d20 <HAL_GPIO_Init+0x354>)
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005c54:	4b32      	ldr	r3, [pc, #200]	@ (8005d20 <HAL_GPIO_Init+0x354>)
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	43db      	mvns	r3, r3
 8005c5e:	69ba      	ldr	r2, [r7, #24]
 8005c60:	4013      	ands	r3, r2
 8005c62:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d003      	beq.n	8005c78 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005c70:	69ba      	ldr	r2, [r7, #24]
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c78:	4a29      	ldr	r2, [pc, #164]	@ (8005d20 <HAL_GPIO_Init+0x354>)
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005c7e:	4b28      	ldr	r3, [pc, #160]	@ (8005d20 <HAL_GPIO_Init+0x354>)
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	43db      	mvns	r3, r3
 8005c88:	69ba      	ldr	r2, [r7, #24]
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d003      	beq.n	8005ca2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005c9a:	69ba      	ldr	r2, [r7, #24]
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005ca2:	4a1f      	ldr	r2, [pc, #124]	@ (8005d20 <HAL_GPIO_Init+0x354>)
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005ca8:	4b1d      	ldr	r3, [pc, #116]	@ (8005d20 <HAL_GPIO_Init+0x354>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	43db      	mvns	r3, r3
 8005cb2:	69ba      	ldr	r2, [r7, #24]
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d003      	beq.n	8005ccc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005cc4:	69ba      	ldr	r2, [r7, #24]
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005ccc:	4a14      	ldr	r2, [pc, #80]	@ (8005d20 <HAL_GPIO_Init+0x354>)
 8005cce:	69bb      	ldr	r3, [r7, #24]
 8005cd0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	61fb      	str	r3, [r7, #28]
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	2b0f      	cmp	r3, #15
 8005cdc:	f67f ae86 	bls.w	80059ec <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005ce0:	bf00      	nop
 8005ce2:	bf00      	nop
 8005ce4:	3724      	adds	r7, #36	@ 0x24
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	40023800 	.word	0x40023800
 8005cf4:	40013800 	.word	0x40013800
 8005cf8:	40020000 	.word	0x40020000
 8005cfc:	40020400 	.word	0x40020400
 8005d00:	40020800 	.word	0x40020800
 8005d04:	40020c00 	.word	0x40020c00
 8005d08:	40021000 	.word	0x40021000
 8005d0c:	40021400 	.word	0x40021400
 8005d10:	40021800 	.word	0x40021800
 8005d14:	40021c00 	.word	0x40021c00
 8005d18:	40022000 	.word	0x40022000
 8005d1c:	40022400 	.word	0x40022400
 8005d20:	40013c00 	.word	0x40013c00

08005d24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	807b      	strh	r3, [r7, #2]
 8005d30:	4613      	mov	r3, r2
 8005d32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005d34:	787b      	ldrb	r3, [r7, #1]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d003      	beq.n	8005d42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005d3a:	887a      	ldrh	r2, [r7, #2]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005d40:	e003      	b.n	8005d4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005d42:	887b      	ldrh	r3, [r7, #2]
 8005d44:	041a      	lsls	r2, r3, #16
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	619a      	str	r2, [r3, #24]
}
 8005d4a:	bf00      	nop
 8005d4c:	370c      	adds	r7, #12
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr
	...

08005d58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b082      	sub	sp, #8
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d101      	bne.n	8005d6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	e08b      	b.n	8005e82 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d106      	bne.n	8005d84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f7fd fc98 	bl	80036b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2224      	movs	r2, #36	@ 0x24
 8005d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f022 0201 	bic.w	r2, r2, #1
 8005d9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	685a      	ldr	r2, [r3, #4]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005da8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	689a      	ldr	r2, [r3, #8]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005db8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	68db      	ldr	r3, [r3, #12]
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d107      	bne.n	8005dd2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	689a      	ldr	r2, [r3, #8]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005dce:	609a      	str	r2, [r3, #8]
 8005dd0:	e006      	b.n	8005de0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	689a      	ldr	r2, [r3, #8]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005dde:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	2b02      	cmp	r3, #2
 8005de6:	d108      	bne.n	8005dfa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	685a      	ldr	r2, [r3, #4]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005df6:	605a      	str	r2, [r3, #4]
 8005df8:	e007      	b.n	8005e0a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005e08:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	6859      	ldr	r1, [r3, #4]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	4b1d      	ldr	r3, [pc, #116]	@ (8005e8c <HAL_I2C_Init+0x134>)
 8005e16:	430b      	orrs	r3, r1
 8005e18:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	68da      	ldr	r2, [r3, #12]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005e28:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	691a      	ldr	r2, [r3, #16]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	695b      	ldr	r3, [r3, #20]
 8005e32:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	430a      	orrs	r2, r1
 8005e42:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	69d9      	ldr	r1, [r3, #28]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a1a      	ldr	r2, [r3, #32]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	430a      	orrs	r2, r1
 8005e52:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f042 0201 	orr.w	r2, r2, #1
 8005e62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2220      	movs	r2, #32
 8005e6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3708      	adds	r7, #8
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	02008000 	.word	0x02008000

08005e90 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b20      	cmp	r3, #32
 8005ea4:	d138      	bne.n	8005f18 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d101      	bne.n	8005eb4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	e032      	b.n	8005f1a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2224      	movs	r2, #36	@ 0x24
 8005ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f022 0201 	bic.w	r2, r2, #1
 8005ed2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005ee2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	6819      	ldr	r1, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	683a      	ldr	r2, [r7, #0]
 8005ef0:	430a      	orrs	r2, r1
 8005ef2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	681a      	ldr	r2, [r3, #0]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f042 0201 	orr.w	r2, r2, #1
 8005f02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2220      	movs	r2, #32
 8005f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f14:	2300      	movs	r3, #0
 8005f16:	e000      	b.n	8005f1a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005f18:	2302      	movs	r3, #2
  }
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	370c      	adds	r7, #12
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f24:	4770      	bx	lr

08005f26 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005f26:	b480      	push	{r7}
 8005f28:	b085      	sub	sp, #20
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	6078      	str	r0, [r7, #4]
 8005f2e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	2b20      	cmp	r3, #32
 8005f3a:	d139      	bne.n	8005fb0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d101      	bne.n	8005f4a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005f46:	2302      	movs	r3, #2
 8005f48:	e033      	b.n	8005fb2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2224      	movs	r2, #36	@ 0x24
 8005f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f022 0201 	bic.w	r2, r2, #1
 8005f68:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005f78:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	021b      	lsls	r3, r3, #8
 8005f7e:	68fa      	ldr	r2, [r7, #12]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f042 0201 	orr.w	r2, r2, #1
 8005f9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2220      	movs	r2, #32
 8005fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005fac:	2300      	movs	r3, #0
 8005fae:	e000      	b.n	8005fb2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005fb0:	2302      	movs	r3, #2
  }
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3714      	adds	r7, #20
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr

08005fbe <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005fbe:	b580      	push	{r7, lr}
 8005fc0:	b086      	sub	sp, #24
 8005fc2:	af02      	add	r7, sp, #8
 8005fc4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d101      	bne.n	8005fd0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e108      	b.n	80061e2 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d106      	bne.n	8005ff0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f7fd ff60 	bl	8003eb0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2203      	movs	r2, #3
 8005ff4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ffe:	d102      	bne.n	8006006 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4618      	mov	r0, r3
 800600c:	f004 f92a 	bl	800a264 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6818      	ldr	r0, [r3, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	7c1a      	ldrb	r2, [r3, #16]
 8006018:	f88d 2000 	strb.w	r2, [sp]
 800601c:	3304      	adds	r3, #4
 800601e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006020:	f004 f8c6 	bl	800a1b0 <USB_CoreInit>
 8006024:	4603      	mov	r3, r0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d005      	beq.n	8006036 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2202      	movs	r2, #2
 800602e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e0d5      	b.n	80061e2 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2100      	movs	r1, #0
 800603c:	4618      	mov	r0, r3
 800603e:	f004 f922 	bl	800a286 <USB_SetCurrentMode>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d005      	beq.n	8006054 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2202      	movs	r2, #2
 800604c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	e0c6      	b.n	80061e2 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006054:	2300      	movs	r3, #0
 8006056:	73fb      	strb	r3, [r7, #15]
 8006058:	e04a      	b.n	80060f0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800605a:	7bfa      	ldrb	r2, [r7, #15]
 800605c:	6879      	ldr	r1, [r7, #4]
 800605e:	4613      	mov	r3, r2
 8006060:	00db      	lsls	r3, r3, #3
 8006062:	4413      	add	r3, r2
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	440b      	add	r3, r1
 8006068:	3315      	adds	r3, #21
 800606a:	2201      	movs	r2, #1
 800606c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800606e:	7bfa      	ldrb	r2, [r7, #15]
 8006070:	6879      	ldr	r1, [r7, #4]
 8006072:	4613      	mov	r3, r2
 8006074:	00db      	lsls	r3, r3, #3
 8006076:	4413      	add	r3, r2
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	440b      	add	r3, r1
 800607c:	3314      	adds	r3, #20
 800607e:	7bfa      	ldrb	r2, [r7, #15]
 8006080:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006082:	7bfa      	ldrb	r2, [r7, #15]
 8006084:	7bfb      	ldrb	r3, [r7, #15]
 8006086:	b298      	uxth	r0, r3
 8006088:	6879      	ldr	r1, [r7, #4]
 800608a:	4613      	mov	r3, r2
 800608c:	00db      	lsls	r3, r3, #3
 800608e:	4413      	add	r3, r2
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	440b      	add	r3, r1
 8006094:	332e      	adds	r3, #46	@ 0x2e
 8006096:	4602      	mov	r2, r0
 8006098:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800609a:	7bfa      	ldrb	r2, [r7, #15]
 800609c:	6879      	ldr	r1, [r7, #4]
 800609e:	4613      	mov	r3, r2
 80060a0:	00db      	lsls	r3, r3, #3
 80060a2:	4413      	add	r3, r2
 80060a4:	009b      	lsls	r3, r3, #2
 80060a6:	440b      	add	r3, r1
 80060a8:	3318      	adds	r3, #24
 80060aa:	2200      	movs	r2, #0
 80060ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80060ae:	7bfa      	ldrb	r2, [r7, #15]
 80060b0:	6879      	ldr	r1, [r7, #4]
 80060b2:	4613      	mov	r3, r2
 80060b4:	00db      	lsls	r3, r3, #3
 80060b6:	4413      	add	r3, r2
 80060b8:	009b      	lsls	r3, r3, #2
 80060ba:	440b      	add	r3, r1
 80060bc:	331c      	adds	r3, #28
 80060be:	2200      	movs	r2, #0
 80060c0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80060c2:	7bfa      	ldrb	r2, [r7, #15]
 80060c4:	6879      	ldr	r1, [r7, #4]
 80060c6:	4613      	mov	r3, r2
 80060c8:	00db      	lsls	r3, r3, #3
 80060ca:	4413      	add	r3, r2
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	440b      	add	r3, r1
 80060d0:	3320      	adds	r3, #32
 80060d2:	2200      	movs	r2, #0
 80060d4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80060d6:	7bfa      	ldrb	r2, [r7, #15]
 80060d8:	6879      	ldr	r1, [r7, #4]
 80060da:	4613      	mov	r3, r2
 80060dc:	00db      	lsls	r3, r3, #3
 80060de:	4413      	add	r3, r2
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	440b      	add	r3, r1
 80060e4:	3324      	adds	r3, #36	@ 0x24
 80060e6:	2200      	movs	r2, #0
 80060e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80060ea:	7bfb      	ldrb	r3, [r7, #15]
 80060ec:	3301      	adds	r3, #1
 80060ee:	73fb      	strb	r3, [r7, #15]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	791b      	ldrb	r3, [r3, #4]
 80060f4:	7bfa      	ldrb	r2, [r7, #15]
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d3af      	bcc.n	800605a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80060fa:	2300      	movs	r3, #0
 80060fc:	73fb      	strb	r3, [r7, #15]
 80060fe:	e044      	b.n	800618a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006100:	7bfa      	ldrb	r2, [r7, #15]
 8006102:	6879      	ldr	r1, [r7, #4]
 8006104:	4613      	mov	r3, r2
 8006106:	00db      	lsls	r3, r3, #3
 8006108:	4413      	add	r3, r2
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	440b      	add	r3, r1
 800610e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006112:	2200      	movs	r2, #0
 8006114:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006116:	7bfa      	ldrb	r2, [r7, #15]
 8006118:	6879      	ldr	r1, [r7, #4]
 800611a:	4613      	mov	r3, r2
 800611c:	00db      	lsls	r3, r3, #3
 800611e:	4413      	add	r3, r2
 8006120:	009b      	lsls	r3, r3, #2
 8006122:	440b      	add	r3, r1
 8006124:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006128:	7bfa      	ldrb	r2, [r7, #15]
 800612a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800612c:	7bfa      	ldrb	r2, [r7, #15]
 800612e:	6879      	ldr	r1, [r7, #4]
 8006130:	4613      	mov	r3, r2
 8006132:	00db      	lsls	r3, r3, #3
 8006134:	4413      	add	r3, r2
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	440b      	add	r3, r1
 800613a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800613e:	2200      	movs	r2, #0
 8006140:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006142:	7bfa      	ldrb	r2, [r7, #15]
 8006144:	6879      	ldr	r1, [r7, #4]
 8006146:	4613      	mov	r3, r2
 8006148:	00db      	lsls	r3, r3, #3
 800614a:	4413      	add	r3, r2
 800614c:	009b      	lsls	r3, r3, #2
 800614e:	440b      	add	r3, r1
 8006150:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006154:	2200      	movs	r2, #0
 8006156:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006158:	7bfa      	ldrb	r2, [r7, #15]
 800615a:	6879      	ldr	r1, [r7, #4]
 800615c:	4613      	mov	r3, r2
 800615e:	00db      	lsls	r3, r3, #3
 8006160:	4413      	add	r3, r2
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	440b      	add	r3, r1
 8006166:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800616a:	2200      	movs	r2, #0
 800616c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800616e:	7bfa      	ldrb	r2, [r7, #15]
 8006170:	6879      	ldr	r1, [r7, #4]
 8006172:	4613      	mov	r3, r2
 8006174:	00db      	lsls	r3, r3, #3
 8006176:	4413      	add	r3, r2
 8006178:	009b      	lsls	r3, r3, #2
 800617a:	440b      	add	r3, r1
 800617c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006180:	2200      	movs	r2, #0
 8006182:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006184:	7bfb      	ldrb	r3, [r7, #15]
 8006186:	3301      	adds	r3, #1
 8006188:	73fb      	strb	r3, [r7, #15]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	791b      	ldrb	r3, [r3, #4]
 800618e:	7bfa      	ldrb	r2, [r7, #15]
 8006190:	429a      	cmp	r2, r3
 8006192:	d3b5      	bcc.n	8006100 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6818      	ldr	r0, [r3, #0]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	7c1a      	ldrb	r2, [r3, #16]
 800619c:	f88d 2000 	strb.w	r2, [sp]
 80061a0:	3304      	adds	r3, #4
 80061a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80061a4:	f004 f8bc 	bl	800a320 <USB_DevInit>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d005      	beq.n	80061ba <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2202      	movs	r2, #2
 80061b2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e013      	b.n	80061e2 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	7b1b      	ldrb	r3, [r3, #12]
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d102      	bne.n	80061d6 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f000 f80b 	bl	80061ec <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4618      	mov	r0, r3
 80061dc:	f004 fa77 	bl	800a6ce <USB_DevDisconnect>

  return HAL_OK;
 80061e0:	2300      	movs	r3, #0
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3710      	adds	r7, #16
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}
	...

080061ec <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b085      	sub	sp, #20
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2201      	movs	r2, #1
 80061fe:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	699b      	ldr	r3, [r3, #24]
 800620e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800621a:	4b05      	ldr	r3, [pc, #20]	@ (8006230 <HAL_PCDEx_ActivateLPM+0x44>)
 800621c:	4313      	orrs	r3, r2
 800621e:	68fa      	ldr	r2, [r7, #12]
 8006220:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006222:	2300      	movs	r3, #0
}
 8006224:	4618      	mov	r0, r3
 8006226:	3714      	adds	r7, #20
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr
 8006230:	10000003 	.word	0x10000003

08006234 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b082      	sub	sp, #8
 8006238:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800623a:	2300      	movs	r3, #0
 800623c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800623e:	4b23      	ldr	r3, [pc, #140]	@ (80062cc <HAL_PWREx_EnableOverDrive+0x98>)
 8006240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006242:	4a22      	ldr	r2, [pc, #136]	@ (80062cc <HAL_PWREx_EnableOverDrive+0x98>)
 8006244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006248:	6413      	str	r3, [r2, #64]	@ 0x40
 800624a:	4b20      	ldr	r3, [pc, #128]	@ (80062cc <HAL_PWREx_EnableOverDrive+0x98>)
 800624c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800624e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006252:	603b      	str	r3, [r7, #0]
 8006254:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006256:	4b1e      	ldr	r3, [pc, #120]	@ (80062d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a1d      	ldr	r2, [pc, #116]	@ (80062d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800625c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006260:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006262:	f7fe f93f 	bl	80044e4 <HAL_GetTick>
 8006266:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006268:	e009      	b.n	800627e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800626a:	f7fe f93b 	bl	80044e4 <HAL_GetTick>
 800626e:	4602      	mov	r2, r0
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	1ad3      	subs	r3, r2, r3
 8006274:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006278:	d901      	bls.n	800627e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800627a:	2303      	movs	r3, #3
 800627c:	e022      	b.n	80062c4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800627e:	4b14      	ldr	r3, [pc, #80]	@ (80062d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006286:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800628a:	d1ee      	bne.n	800626a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800628c:	4b10      	ldr	r3, [pc, #64]	@ (80062d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a0f      	ldr	r2, [pc, #60]	@ (80062d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006292:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006296:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006298:	f7fe f924 	bl	80044e4 <HAL_GetTick>
 800629c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800629e:	e009      	b.n	80062b4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80062a0:	f7fe f920 	bl	80044e4 <HAL_GetTick>
 80062a4:	4602      	mov	r2, r0
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80062ae:	d901      	bls.n	80062b4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80062b0:	2303      	movs	r3, #3
 80062b2:	e007      	b.n	80062c4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80062b4:	4b06      	ldr	r3, [pc, #24]	@ (80062d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062c0:	d1ee      	bne.n	80062a0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3708      	adds	r7, #8
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}
 80062cc:	40023800 	.word	0x40023800
 80062d0:	40007000 	.word	0x40007000

080062d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b086      	sub	sp, #24
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80062dc:	2300      	movs	r3, #0
 80062de:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e291      	b.n	800680e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f003 0301 	and.w	r3, r3, #1
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	f000 8087 	beq.w	8006406 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80062f8:	4b96      	ldr	r3, [pc, #600]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f003 030c 	and.w	r3, r3, #12
 8006300:	2b04      	cmp	r3, #4
 8006302:	d00c      	beq.n	800631e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006304:	4b93      	ldr	r3, [pc, #588]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	f003 030c 	and.w	r3, r3, #12
 800630c:	2b08      	cmp	r3, #8
 800630e:	d112      	bne.n	8006336 <HAL_RCC_OscConfig+0x62>
 8006310:	4b90      	ldr	r3, [pc, #576]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006318:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800631c:	d10b      	bne.n	8006336 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800631e:	4b8d      	ldr	r3, [pc, #564]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006326:	2b00      	cmp	r3, #0
 8006328:	d06c      	beq.n	8006404 <HAL_RCC_OscConfig+0x130>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d168      	bne.n	8006404 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e26b      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800633e:	d106      	bne.n	800634e <HAL_RCC_OscConfig+0x7a>
 8006340:	4b84      	ldr	r3, [pc, #528]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a83      	ldr	r2, [pc, #524]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006346:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800634a:	6013      	str	r3, [r2, #0]
 800634c:	e02e      	b.n	80063ac <HAL_RCC_OscConfig+0xd8>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d10c      	bne.n	8006370 <HAL_RCC_OscConfig+0x9c>
 8006356:	4b7f      	ldr	r3, [pc, #508]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a7e      	ldr	r2, [pc, #504]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 800635c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006360:	6013      	str	r3, [r2, #0]
 8006362:	4b7c      	ldr	r3, [pc, #496]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a7b      	ldr	r2, [pc, #492]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006368:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800636c:	6013      	str	r3, [r2, #0]
 800636e:	e01d      	b.n	80063ac <HAL_RCC_OscConfig+0xd8>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006378:	d10c      	bne.n	8006394 <HAL_RCC_OscConfig+0xc0>
 800637a:	4b76      	ldr	r3, [pc, #472]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a75      	ldr	r2, [pc, #468]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006380:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006384:	6013      	str	r3, [r2, #0]
 8006386:	4b73      	ldr	r3, [pc, #460]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a72      	ldr	r2, [pc, #456]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 800638c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006390:	6013      	str	r3, [r2, #0]
 8006392:	e00b      	b.n	80063ac <HAL_RCC_OscConfig+0xd8>
 8006394:	4b6f      	ldr	r3, [pc, #444]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a6e      	ldr	r2, [pc, #440]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 800639a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800639e:	6013      	str	r3, [r2, #0]
 80063a0:	4b6c      	ldr	r3, [pc, #432]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a6b      	ldr	r2, [pc, #428]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 80063a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80063aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d013      	beq.n	80063dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063b4:	f7fe f896 	bl	80044e4 <HAL_GetTick>
 80063b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063ba:	e008      	b.n	80063ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063bc:	f7fe f892 	bl	80044e4 <HAL_GetTick>
 80063c0:	4602      	mov	r2, r0
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	1ad3      	subs	r3, r2, r3
 80063c6:	2b64      	cmp	r3, #100	@ 0x64
 80063c8:	d901      	bls.n	80063ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80063ca:	2303      	movs	r3, #3
 80063cc:	e21f      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063ce:	4b61      	ldr	r3, [pc, #388]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d0f0      	beq.n	80063bc <HAL_RCC_OscConfig+0xe8>
 80063da:	e014      	b.n	8006406 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063dc:	f7fe f882 	bl	80044e4 <HAL_GetTick>
 80063e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063e2:	e008      	b.n	80063f6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063e4:	f7fe f87e 	bl	80044e4 <HAL_GetTick>
 80063e8:	4602      	mov	r2, r0
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	2b64      	cmp	r3, #100	@ 0x64
 80063f0:	d901      	bls.n	80063f6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80063f2:	2303      	movs	r3, #3
 80063f4:	e20b      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063f6:	4b57      	ldr	r3, [pc, #348]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d1f0      	bne.n	80063e4 <HAL_RCC_OscConfig+0x110>
 8006402:	e000      	b.n	8006406 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006404:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f003 0302 	and.w	r3, r3, #2
 800640e:	2b00      	cmp	r3, #0
 8006410:	d069      	beq.n	80064e6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006412:	4b50      	ldr	r3, [pc, #320]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f003 030c 	and.w	r3, r3, #12
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00b      	beq.n	8006436 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800641e:	4b4d      	ldr	r3, [pc, #308]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f003 030c 	and.w	r3, r3, #12
 8006426:	2b08      	cmp	r3, #8
 8006428:	d11c      	bne.n	8006464 <HAL_RCC_OscConfig+0x190>
 800642a:	4b4a      	ldr	r3, [pc, #296]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006432:	2b00      	cmp	r3, #0
 8006434:	d116      	bne.n	8006464 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006436:	4b47      	ldr	r3, [pc, #284]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f003 0302 	and.w	r3, r3, #2
 800643e:	2b00      	cmp	r3, #0
 8006440:	d005      	beq.n	800644e <HAL_RCC_OscConfig+0x17a>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	68db      	ldr	r3, [r3, #12]
 8006446:	2b01      	cmp	r3, #1
 8006448:	d001      	beq.n	800644e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e1df      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800644e:	4b41      	ldr	r3, [pc, #260]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	00db      	lsls	r3, r3, #3
 800645c:	493d      	ldr	r1, [pc, #244]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 800645e:	4313      	orrs	r3, r2
 8006460:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006462:	e040      	b.n	80064e6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d023      	beq.n	80064b4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800646c:	4b39      	ldr	r3, [pc, #228]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a38      	ldr	r2, [pc, #224]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006472:	f043 0301 	orr.w	r3, r3, #1
 8006476:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006478:	f7fe f834 	bl	80044e4 <HAL_GetTick>
 800647c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800647e:	e008      	b.n	8006492 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006480:	f7fe f830 	bl	80044e4 <HAL_GetTick>
 8006484:	4602      	mov	r2, r0
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	2b02      	cmp	r3, #2
 800648c:	d901      	bls.n	8006492 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e1bd      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006492:	4b30      	ldr	r3, [pc, #192]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 0302 	and.w	r3, r3, #2
 800649a:	2b00      	cmp	r3, #0
 800649c:	d0f0      	beq.n	8006480 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800649e:	4b2d      	ldr	r3, [pc, #180]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	00db      	lsls	r3, r3, #3
 80064ac:	4929      	ldr	r1, [pc, #164]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 80064ae:	4313      	orrs	r3, r2
 80064b0:	600b      	str	r3, [r1, #0]
 80064b2:	e018      	b.n	80064e6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064b4:	4b27      	ldr	r3, [pc, #156]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a26      	ldr	r2, [pc, #152]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 80064ba:	f023 0301 	bic.w	r3, r3, #1
 80064be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064c0:	f7fe f810 	bl	80044e4 <HAL_GetTick>
 80064c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064c6:	e008      	b.n	80064da <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064c8:	f7fe f80c 	bl	80044e4 <HAL_GetTick>
 80064cc:	4602      	mov	r2, r0
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	1ad3      	subs	r3, r2, r3
 80064d2:	2b02      	cmp	r3, #2
 80064d4:	d901      	bls.n	80064da <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80064d6:	2303      	movs	r3, #3
 80064d8:	e199      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064da:	4b1e      	ldr	r3, [pc, #120]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0302 	and.w	r3, r3, #2
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1f0      	bne.n	80064c8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0308 	and.w	r3, r3, #8
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d038      	beq.n	8006564 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	695b      	ldr	r3, [r3, #20]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d019      	beq.n	800652e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064fa:	4b16      	ldr	r3, [pc, #88]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 80064fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064fe:	4a15      	ldr	r2, [pc, #84]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006500:	f043 0301 	orr.w	r3, r3, #1
 8006504:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006506:	f7fd ffed 	bl	80044e4 <HAL_GetTick>
 800650a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800650c:	e008      	b.n	8006520 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800650e:	f7fd ffe9 	bl	80044e4 <HAL_GetTick>
 8006512:	4602      	mov	r2, r0
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	1ad3      	subs	r3, r2, r3
 8006518:	2b02      	cmp	r3, #2
 800651a:	d901      	bls.n	8006520 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800651c:	2303      	movs	r3, #3
 800651e:	e176      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006520:	4b0c      	ldr	r3, [pc, #48]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006522:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006524:	f003 0302 	and.w	r3, r3, #2
 8006528:	2b00      	cmp	r3, #0
 800652a:	d0f0      	beq.n	800650e <HAL_RCC_OscConfig+0x23a>
 800652c:	e01a      	b.n	8006564 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800652e:	4b09      	ldr	r3, [pc, #36]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006530:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006532:	4a08      	ldr	r2, [pc, #32]	@ (8006554 <HAL_RCC_OscConfig+0x280>)
 8006534:	f023 0301 	bic.w	r3, r3, #1
 8006538:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800653a:	f7fd ffd3 	bl	80044e4 <HAL_GetTick>
 800653e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006540:	e00a      	b.n	8006558 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006542:	f7fd ffcf 	bl	80044e4 <HAL_GetTick>
 8006546:	4602      	mov	r2, r0
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	1ad3      	subs	r3, r2, r3
 800654c:	2b02      	cmp	r3, #2
 800654e:	d903      	bls.n	8006558 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006550:	2303      	movs	r3, #3
 8006552:	e15c      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
 8006554:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006558:	4b91      	ldr	r3, [pc, #580]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 800655a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800655c:	f003 0302 	and.w	r3, r3, #2
 8006560:	2b00      	cmp	r3, #0
 8006562:	d1ee      	bne.n	8006542 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 0304 	and.w	r3, r3, #4
 800656c:	2b00      	cmp	r3, #0
 800656e:	f000 80a4 	beq.w	80066ba <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006572:	4b8b      	ldr	r3, [pc, #556]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10d      	bne.n	800659a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800657e:	4b88      	ldr	r3, [pc, #544]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006582:	4a87      	ldr	r2, [pc, #540]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006584:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006588:	6413      	str	r3, [r2, #64]	@ 0x40
 800658a:	4b85      	ldr	r3, [pc, #532]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 800658c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800658e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006592:	60bb      	str	r3, [r7, #8]
 8006594:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006596:	2301      	movs	r3, #1
 8006598:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800659a:	4b82      	ldr	r3, [pc, #520]	@ (80067a4 <HAL_RCC_OscConfig+0x4d0>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d118      	bne.n	80065d8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80065a6:	4b7f      	ldr	r3, [pc, #508]	@ (80067a4 <HAL_RCC_OscConfig+0x4d0>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a7e      	ldr	r2, [pc, #504]	@ (80067a4 <HAL_RCC_OscConfig+0x4d0>)
 80065ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065b2:	f7fd ff97 	bl	80044e4 <HAL_GetTick>
 80065b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065b8:	e008      	b.n	80065cc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065ba:	f7fd ff93 	bl	80044e4 <HAL_GetTick>
 80065be:	4602      	mov	r2, r0
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	1ad3      	subs	r3, r2, r3
 80065c4:	2b64      	cmp	r3, #100	@ 0x64
 80065c6:	d901      	bls.n	80065cc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80065c8:	2303      	movs	r3, #3
 80065ca:	e120      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065cc:	4b75      	ldr	r3, [pc, #468]	@ (80067a4 <HAL_RCC_OscConfig+0x4d0>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d0f0      	beq.n	80065ba <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d106      	bne.n	80065ee <HAL_RCC_OscConfig+0x31a>
 80065e0:	4b6f      	ldr	r3, [pc, #444]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 80065e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065e4:	4a6e      	ldr	r2, [pc, #440]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 80065e6:	f043 0301 	orr.w	r3, r3, #1
 80065ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80065ec:	e02d      	b.n	800664a <HAL_RCC_OscConfig+0x376>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d10c      	bne.n	8006610 <HAL_RCC_OscConfig+0x33c>
 80065f6:	4b6a      	ldr	r3, [pc, #424]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 80065f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065fa:	4a69      	ldr	r2, [pc, #420]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 80065fc:	f023 0301 	bic.w	r3, r3, #1
 8006600:	6713      	str	r3, [r2, #112]	@ 0x70
 8006602:	4b67      	ldr	r3, [pc, #412]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006606:	4a66      	ldr	r2, [pc, #408]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006608:	f023 0304 	bic.w	r3, r3, #4
 800660c:	6713      	str	r3, [r2, #112]	@ 0x70
 800660e:	e01c      	b.n	800664a <HAL_RCC_OscConfig+0x376>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	2b05      	cmp	r3, #5
 8006616:	d10c      	bne.n	8006632 <HAL_RCC_OscConfig+0x35e>
 8006618:	4b61      	ldr	r3, [pc, #388]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 800661a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800661c:	4a60      	ldr	r2, [pc, #384]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 800661e:	f043 0304 	orr.w	r3, r3, #4
 8006622:	6713      	str	r3, [r2, #112]	@ 0x70
 8006624:	4b5e      	ldr	r3, [pc, #376]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006626:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006628:	4a5d      	ldr	r2, [pc, #372]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 800662a:	f043 0301 	orr.w	r3, r3, #1
 800662e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006630:	e00b      	b.n	800664a <HAL_RCC_OscConfig+0x376>
 8006632:	4b5b      	ldr	r3, [pc, #364]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006636:	4a5a      	ldr	r2, [pc, #360]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006638:	f023 0301 	bic.w	r3, r3, #1
 800663c:	6713      	str	r3, [r2, #112]	@ 0x70
 800663e:	4b58      	ldr	r3, [pc, #352]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006642:	4a57      	ldr	r2, [pc, #348]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006644:	f023 0304 	bic.w	r3, r3, #4
 8006648:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d015      	beq.n	800667e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006652:	f7fd ff47 	bl	80044e4 <HAL_GetTick>
 8006656:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006658:	e00a      	b.n	8006670 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800665a:	f7fd ff43 	bl	80044e4 <HAL_GetTick>
 800665e:	4602      	mov	r2, r0
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006668:	4293      	cmp	r3, r2
 800666a:	d901      	bls.n	8006670 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800666c:	2303      	movs	r3, #3
 800666e:	e0ce      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006670:	4b4b      	ldr	r3, [pc, #300]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006674:	f003 0302 	and.w	r3, r3, #2
 8006678:	2b00      	cmp	r3, #0
 800667a:	d0ee      	beq.n	800665a <HAL_RCC_OscConfig+0x386>
 800667c:	e014      	b.n	80066a8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800667e:	f7fd ff31 	bl	80044e4 <HAL_GetTick>
 8006682:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006684:	e00a      	b.n	800669c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006686:	f7fd ff2d 	bl	80044e4 <HAL_GetTick>
 800668a:	4602      	mov	r2, r0
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	1ad3      	subs	r3, r2, r3
 8006690:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006694:	4293      	cmp	r3, r2
 8006696:	d901      	bls.n	800669c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e0b8      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800669c:	4b40      	ldr	r3, [pc, #256]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 800669e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066a0:	f003 0302 	and.w	r3, r3, #2
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d1ee      	bne.n	8006686 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80066a8:	7dfb      	ldrb	r3, [r7, #23]
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d105      	bne.n	80066ba <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066ae:	4b3c      	ldr	r3, [pc, #240]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 80066b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066b2:	4a3b      	ldr	r2, [pc, #236]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 80066b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066b8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	f000 80a4 	beq.w	800680c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80066c4:	4b36      	ldr	r3, [pc, #216]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	f003 030c 	and.w	r3, r3, #12
 80066cc:	2b08      	cmp	r3, #8
 80066ce:	d06b      	beq.n	80067a8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	699b      	ldr	r3, [r3, #24]
 80066d4:	2b02      	cmp	r3, #2
 80066d6:	d149      	bne.n	800676c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066d8:	4b31      	ldr	r3, [pc, #196]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a30      	ldr	r2, [pc, #192]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 80066de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066e4:	f7fd fefe 	bl	80044e4 <HAL_GetTick>
 80066e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066ea:	e008      	b.n	80066fe <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066ec:	f7fd fefa 	bl	80044e4 <HAL_GetTick>
 80066f0:	4602      	mov	r2, r0
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d901      	bls.n	80066fe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e087      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066fe:	4b28      	ldr	r3, [pc, #160]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006706:	2b00      	cmp	r3, #0
 8006708:	d1f0      	bne.n	80066ec <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	69da      	ldr	r2, [r3, #28]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6a1b      	ldr	r3, [r3, #32]
 8006712:	431a      	orrs	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006718:	019b      	lsls	r3, r3, #6
 800671a:	431a      	orrs	r2, r3
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006720:	085b      	lsrs	r3, r3, #1
 8006722:	3b01      	subs	r3, #1
 8006724:	041b      	lsls	r3, r3, #16
 8006726:	431a      	orrs	r2, r3
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800672c:	061b      	lsls	r3, r3, #24
 800672e:	4313      	orrs	r3, r2
 8006730:	4a1b      	ldr	r2, [pc, #108]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006732:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006736:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006738:	4b19      	ldr	r3, [pc, #100]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a18      	ldr	r2, [pc, #96]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 800673e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006742:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006744:	f7fd fece 	bl	80044e4 <HAL_GetTick>
 8006748:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800674a:	e008      	b.n	800675e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800674c:	f7fd feca 	bl	80044e4 <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	2b02      	cmp	r3, #2
 8006758:	d901      	bls.n	800675e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e057      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800675e:	4b10      	ldr	r3, [pc, #64]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006766:	2b00      	cmp	r3, #0
 8006768:	d0f0      	beq.n	800674c <HAL_RCC_OscConfig+0x478>
 800676a:	e04f      	b.n	800680c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800676c:	4b0c      	ldr	r3, [pc, #48]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a0b      	ldr	r2, [pc, #44]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006772:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006776:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006778:	f7fd feb4 	bl	80044e4 <HAL_GetTick>
 800677c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800677e:	e008      	b.n	8006792 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006780:	f7fd feb0 	bl	80044e4 <HAL_GetTick>
 8006784:	4602      	mov	r2, r0
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	2b02      	cmp	r3, #2
 800678c:	d901      	bls.n	8006792 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e03d      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006792:	4b03      	ldr	r3, [pc, #12]	@ (80067a0 <HAL_RCC_OscConfig+0x4cc>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800679a:	2b00      	cmp	r3, #0
 800679c:	d1f0      	bne.n	8006780 <HAL_RCC_OscConfig+0x4ac>
 800679e:	e035      	b.n	800680c <HAL_RCC_OscConfig+0x538>
 80067a0:	40023800 	.word	0x40023800
 80067a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80067a8:	4b1b      	ldr	r3, [pc, #108]	@ (8006818 <HAL_RCC_OscConfig+0x544>)
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	699b      	ldr	r3, [r3, #24]
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	d028      	beq.n	8006808 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067c0:	429a      	cmp	r2, r3
 80067c2:	d121      	bne.n	8006808 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d11a      	bne.n	8006808 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80067d8:	4013      	ands	r3, r2
 80067da:	687a      	ldr	r2, [r7, #4]
 80067dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80067de:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d111      	bne.n	8006808 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ee:	085b      	lsrs	r3, r3, #1
 80067f0:	3b01      	subs	r3, #1
 80067f2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80067f4:	429a      	cmp	r2, r3
 80067f6:	d107      	bne.n	8006808 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006802:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006804:	429a      	cmp	r2, r3
 8006806:	d001      	beq.n	800680c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8006808:	2301      	movs	r3, #1
 800680a:	e000      	b.n	800680e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800680c:	2300      	movs	r3, #0
}
 800680e:	4618      	mov	r0, r3
 8006810:	3718      	adds	r7, #24
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	40023800 	.word	0x40023800

0800681c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b084      	sub	sp, #16
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006826:	2300      	movs	r3, #0
 8006828:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d101      	bne.n	8006834 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e0d0      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006834:	4b6a      	ldr	r3, [pc, #424]	@ (80069e0 <HAL_RCC_ClockConfig+0x1c4>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f003 030f 	and.w	r3, r3, #15
 800683c:	683a      	ldr	r2, [r7, #0]
 800683e:	429a      	cmp	r2, r3
 8006840:	d910      	bls.n	8006864 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006842:	4b67      	ldr	r3, [pc, #412]	@ (80069e0 <HAL_RCC_ClockConfig+0x1c4>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f023 020f 	bic.w	r2, r3, #15
 800684a:	4965      	ldr	r1, [pc, #404]	@ (80069e0 <HAL_RCC_ClockConfig+0x1c4>)
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	4313      	orrs	r3, r2
 8006850:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006852:	4b63      	ldr	r3, [pc, #396]	@ (80069e0 <HAL_RCC_ClockConfig+0x1c4>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f003 030f 	and.w	r3, r3, #15
 800685a:	683a      	ldr	r2, [r7, #0]
 800685c:	429a      	cmp	r2, r3
 800685e:	d001      	beq.n	8006864 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e0b8      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 0302 	and.w	r3, r3, #2
 800686c:	2b00      	cmp	r3, #0
 800686e:	d020      	beq.n	80068b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0304 	and.w	r3, r3, #4
 8006878:	2b00      	cmp	r3, #0
 800687a:	d005      	beq.n	8006888 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800687c:	4b59      	ldr	r3, [pc, #356]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	4a58      	ldr	r2, [pc, #352]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 8006882:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006886:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f003 0308 	and.w	r3, r3, #8
 8006890:	2b00      	cmp	r3, #0
 8006892:	d005      	beq.n	80068a0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006894:	4b53      	ldr	r3, [pc, #332]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	4a52      	ldr	r2, [pc, #328]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 800689a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800689e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068a0:	4b50      	ldr	r3, [pc, #320]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	494d      	ldr	r1, [pc, #308]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 80068ae:	4313      	orrs	r3, r2
 80068b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 0301 	and.w	r3, r3, #1
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d040      	beq.n	8006940 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d107      	bne.n	80068d6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068c6:	4b47      	ldr	r3, [pc, #284]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d115      	bne.n	80068fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e07f      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	2b02      	cmp	r3, #2
 80068dc:	d107      	bne.n	80068ee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068de:	4b41      	ldr	r3, [pc, #260]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d109      	bne.n	80068fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e073      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068ee:	4b3d      	ldr	r3, [pc, #244]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0302 	and.w	r3, r3, #2
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d101      	bne.n	80068fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e06b      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80068fe:	4b39      	ldr	r3, [pc, #228]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	f023 0203 	bic.w	r2, r3, #3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	4936      	ldr	r1, [pc, #216]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 800690c:	4313      	orrs	r3, r2
 800690e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006910:	f7fd fde8 	bl	80044e4 <HAL_GetTick>
 8006914:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006916:	e00a      	b.n	800692e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006918:	f7fd fde4 	bl	80044e4 <HAL_GetTick>
 800691c:	4602      	mov	r2, r0
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	1ad3      	subs	r3, r2, r3
 8006922:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006926:	4293      	cmp	r3, r2
 8006928:	d901      	bls.n	800692e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e053      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800692e:	4b2d      	ldr	r3, [pc, #180]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	f003 020c 	and.w	r2, r3, #12
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	009b      	lsls	r3, r3, #2
 800693c:	429a      	cmp	r2, r3
 800693e:	d1eb      	bne.n	8006918 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006940:	4b27      	ldr	r3, [pc, #156]	@ (80069e0 <HAL_RCC_ClockConfig+0x1c4>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f003 030f 	and.w	r3, r3, #15
 8006948:	683a      	ldr	r2, [r7, #0]
 800694a:	429a      	cmp	r2, r3
 800694c:	d210      	bcs.n	8006970 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800694e:	4b24      	ldr	r3, [pc, #144]	@ (80069e0 <HAL_RCC_ClockConfig+0x1c4>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f023 020f 	bic.w	r2, r3, #15
 8006956:	4922      	ldr	r1, [pc, #136]	@ (80069e0 <HAL_RCC_ClockConfig+0x1c4>)
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	4313      	orrs	r3, r2
 800695c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800695e:	4b20      	ldr	r3, [pc, #128]	@ (80069e0 <HAL_RCC_ClockConfig+0x1c4>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 030f 	and.w	r3, r3, #15
 8006966:	683a      	ldr	r2, [r7, #0]
 8006968:	429a      	cmp	r2, r3
 800696a:	d001      	beq.n	8006970 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	e032      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 0304 	and.w	r3, r3, #4
 8006978:	2b00      	cmp	r3, #0
 800697a:	d008      	beq.n	800698e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800697c:	4b19      	ldr	r3, [pc, #100]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	4916      	ldr	r1, [pc, #88]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 800698a:	4313      	orrs	r3, r2
 800698c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 0308 	and.w	r3, r3, #8
 8006996:	2b00      	cmp	r3, #0
 8006998:	d009      	beq.n	80069ae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800699a:	4b12      	ldr	r3, [pc, #72]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	691b      	ldr	r3, [r3, #16]
 80069a6:	00db      	lsls	r3, r3, #3
 80069a8:	490e      	ldr	r1, [pc, #56]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 80069aa:	4313      	orrs	r3, r2
 80069ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80069ae:	f000 f821 	bl	80069f4 <HAL_RCC_GetSysClockFreq>
 80069b2:	4602      	mov	r2, r0
 80069b4:	4b0b      	ldr	r3, [pc, #44]	@ (80069e4 <HAL_RCC_ClockConfig+0x1c8>)
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	091b      	lsrs	r3, r3, #4
 80069ba:	f003 030f 	and.w	r3, r3, #15
 80069be:	490a      	ldr	r1, [pc, #40]	@ (80069e8 <HAL_RCC_ClockConfig+0x1cc>)
 80069c0:	5ccb      	ldrb	r3, [r1, r3]
 80069c2:	fa22 f303 	lsr.w	r3, r2, r3
 80069c6:	4a09      	ldr	r2, [pc, #36]	@ (80069ec <HAL_RCC_ClockConfig+0x1d0>)
 80069c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80069ca:	4b09      	ldr	r3, [pc, #36]	@ (80069f0 <HAL_RCC_ClockConfig+0x1d4>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7fd fd44 	bl	800445c <HAL_InitTick>

  return HAL_OK;
 80069d4:	2300      	movs	r3, #0
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3710      	adds	r7, #16
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop
 80069e0:	40023c00 	.word	0x40023c00
 80069e4:	40023800 	.word	0x40023800
 80069e8:	0801ab58 	.word	0x0801ab58
 80069ec:	200002ec 	.word	0x200002ec
 80069f0:	200002f0 	.word	0x200002f0

080069f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069f8:	b094      	sub	sp, #80	@ 0x50
 80069fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80069fc:	2300      	movs	r3, #0
 80069fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a00:	2300      	movs	r3, #0
 8006a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a04:	2300      	movs	r3, #0
 8006a06:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a0c:	4b79      	ldr	r3, [pc, #484]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	f003 030c 	and.w	r3, r3, #12
 8006a14:	2b08      	cmp	r3, #8
 8006a16:	d00d      	beq.n	8006a34 <HAL_RCC_GetSysClockFreq+0x40>
 8006a18:	2b08      	cmp	r3, #8
 8006a1a:	f200 80e1 	bhi.w	8006be0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d002      	beq.n	8006a28 <HAL_RCC_GetSysClockFreq+0x34>
 8006a22:	2b04      	cmp	r3, #4
 8006a24:	d003      	beq.n	8006a2e <HAL_RCC_GetSysClockFreq+0x3a>
 8006a26:	e0db      	b.n	8006be0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a28:	4b73      	ldr	r3, [pc, #460]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a2c:	e0db      	b.n	8006be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a2e:	4b73      	ldr	r3, [pc, #460]	@ (8006bfc <HAL_RCC_GetSysClockFreq+0x208>)
 8006a30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a32:	e0d8      	b.n	8006be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a34:	4b6f      	ldr	r3, [pc, #444]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a3c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006a3e:	4b6d      	ldr	r3, [pc, #436]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d063      	beq.n	8006b12 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a4a:	4b6a      	ldr	r3, [pc, #424]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	099b      	lsrs	r3, r3, #6
 8006a50:	2200      	movs	r2, #0
 8006a52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a5e:	2300      	movs	r3, #0
 8006a60:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006a66:	4622      	mov	r2, r4
 8006a68:	462b      	mov	r3, r5
 8006a6a:	f04f 0000 	mov.w	r0, #0
 8006a6e:	f04f 0100 	mov.w	r1, #0
 8006a72:	0159      	lsls	r1, r3, #5
 8006a74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a78:	0150      	lsls	r0, r2, #5
 8006a7a:	4602      	mov	r2, r0
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	4621      	mov	r1, r4
 8006a80:	1a51      	subs	r1, r2, r1
 8006a82:	6139      	str	r1, [r7, #16]
 8006a84:	4629      	mov	r1, r5
 8006a86:	eb63 0301 	sbc.w	r3, r3, r1
 8006a8a:	617b      	str	r3, [r7, #20]
 8006a8c:	f04f 0200 	mov.w	r2, #0
 8006a90:	f04f 0300 	mov.w	r3, #0
 8006a94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a98:	4659      	mov	r1, fp
 8006a9a:	018b      	lsls	r3, r1, #6
 8006a9c:	4651      	mov	r1, sl
 8006a9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006aa2:	4651      	mov	r1, sl
 8006aa4:	018a      	lsls	r2, r1, #6
 8006aa6:	4651      	mov	r1, sl
 8006aa8:	ebb2 0801 	subs.w	r8, r2, r1
 8006aac:	4659      	mov	r1, fp
 8006aae:	eb63 0901 	sbc.w	r9, r3, r1
 8006ab2:	f04f 0200 	mov.w	r2, #0
 8006ab6:	f04f 0300 	mov.w	r3, #0
 8006aba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006abe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006ac2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ac6:	4690      	mov	r8, r2
 8006ac8:	4699      	mov	r9, r3
 8006aca:	4623      	mov	r3, r4
 8006acc:	eb18 0303 	adds.w	r3, r8, r3
 8006ad0:	60bb      	str	r3, [r7, #8]
 8006ad2:	462b      	mov	r3, r5
 8006ad4:	eb49 0303 	adc.w	r3, r9, r3
 8006ad8:	60fb      	str	r3, [r7, #12]
 8006ada:	f04f 0200 	mov.w	r2, #0
 8006ade:	f04f 0300 	mov.w	r3, #0
 8006ae2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006ae6:	4629      	mov	r1, r5
 8006ae8:	024b      	lsls	r3, r1, #9
 8006aea:	4621      	mov	r1, r4
 8006aec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006af0:	4621      	mov	r1, r4
 8006af2:	024a      	lsls	r2, r1, #9
 8006af4:	4610      	mov	r0, r2
 8006af6:	4619      	mov	r1, r3
 8006af8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006afa:	2200      	movs	r2, #0
 8006afc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006afe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006b04:	f7fa f870 	bl	8000be8 <__aeabi_uldivmod>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	460b      	mov	r3, r1
 8006b0c:	4613      	mov	r3, r2
 8006b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b10:	e058      	b.n	8006bc4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b12:	4b38      	ldr	r3, [pc, #224]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	099b      	lsrs	r3, r3, #6
 8006b18:	2200      	movs	r2, #0
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	4611      	mov	r1, r2
 8006b1e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006b22:	623b      	str	r3, [r7, #32]
 8006b24:	2300      	movs	r3, #0
 8006b26:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006b2c:	4642      	mov	r2, r8
 8006b2e:	464b      	mov	r3, r9
 8006b30:	f04f 0000 	mov.w	r0, #0
 8006b34:	f04f 0100 	mov.w	r1, #0
 8006b38:	0159      	lsls	r1, r3, #5
 8006b3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b3e:	0150      	lsls	r0, r2, #5
 8006b40:	4602      	mov	r2, r0
 8006b42:	460b      	mov	r3, r1
 8006b44:	4641      	mov	r1, r8
 8006b46:	ebb2 0a01 	subs.w	sl, r2, r1
 8006b4a:	4649      	mov	r1, r9
 8006b4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006b50:	f04f 0200 	mov.w	r2, #0
 8006b54:	f04f 0300 	mov.w	r3, #0
 8006b58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006b5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006b60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006b64:	ebb2 040a 	subs.w	r4, r2, sl
 8006b68:	eb63 050b 	sbc.w	r5, r3, fp
 8006b6c:	f04f 0200 	mov.w	r2, #0
 8006b70:	f04f 0300 	mov.w	r3, #0
 8006b74:	00eb      	lsls	r3, r5, #3
 8006b76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b7a:	00e2      	lsls	r2, r4, #3
 8006b7c:	4614      	mov	r4, r2
 8006b7e:	461d      	mov	r5, r3
 8006b80:	4643      	mov	r3, r8
 8006b82:	18e3      	adds	r3, r4, r3
 8006b84:	603b      	str	r3, [r7, #0]
 8006b86:	464b      	mov	r3, r9
 8006b88:	eb45 0303 	adc.w	r3, r5, r3
 8006b8c:	607b      	str	r3, [r7, #4]
 8006b8e:	f04f 0200 	mov.w	r2, #0
 8006b92:	f04f 0300 	mov.w	r3, #0
 8006b96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006b9a:	4629      	mov	r1, r5
 8006b9c:	028b      	lsls	r3, r1, #10
 8006b9e:	4621      	mov	r1, r4
 8006ba0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ba4:	4621      	mov	r1, r4
 8006ba6:	028a      	lsls	r2, r1, #10
 8006ba8:	4610      	mov	r0, r2
 8006baa:	4619      	mov	r1, r3
 8006bac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bae:	2200      	movs	r2, #0
 8006bb0:	61bb      	str	r3, [r7, #24]
 8006bb2:	61fa      	str	r2, [r7, #28]
 8006bb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006bb8:	f7fa f816 	bl	8000be8 <__aeabi_uldivmod>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	460b      	mov	r3, r1
 8006bc0:	4613      	mov	r3, r2
 8006bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8006bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	0c1b      	lsrs	r3, r3, #16
 8006bca:	f003 0303 	and.w	r3, r3, #3
 8006bce:	3301      	adds	r3, #1
 8006bd0:	005b      	lsls	r3, r3, #1
 8006bd2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006bd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006bd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bde:	e002      	b.n	8006be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006be0:	4b05      	ldr	r3, [pc, #20]	@ (8006bf8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006be2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006be4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006be6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3750      	adds	r7, #80	@ 0x50
 8006bec:	46bd      	mov	sp, r7
 8006bee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bf2:	bf00      	nop
 8006bf4:	40023800 	.word	0x40023800
 8006bf8:	00f42400 	.word	0x00f42400
 8006bfc:	007a1200 	.word	0x007a1200

08006c00 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c00:	b480      	push	{r7}
 8006c02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c04:	4b03      	ldr	r3, [pc, #12]	@ (8006c14 <HAL_RCC_GetHCLKFreq+0x14>)
 8006c06:	681b      	ldr	r3, [r3, #0]
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr
 8006c12:	bf00      	nop
 8006c14:	200002ec 	.word	0x200002ec

08006c18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006c1c:	f7ff fff0 	bl	8006c00 <HAL_RCC_GetHCLKFreq>
 8006c20:	4602      	mov	r2, r0
 8006c22:	4b05      	ldr	r3, [pc, #20]	@ (8006c38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	0a9b      	lsrs	r3, r3, #10
 8006c28:	f003 0307 	and.w	r3, r3, #7
 8006c2c:	4903      	ldr	r1, [pc, #12]	@ (8006c3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c2e:	5ccb      	ldrb	r3, [r1, r3]
 8006c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	40023800 	.word	0x40023800
 8006c3c:	0801ab68 	.word	0x0801ab68

08006c40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006c44:	f7ff ffdc 	bl	8006c00 <HAL_RCC_GetHCLKFreq>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	4b05      	ldr	r3, [pc, #20]	@ (8006c60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	0b5b      	lsrs	r3, r3, #13
 8006c50:	f003 0307 	and.w	r3, r3, #7
 8006c54:	4903      	ldr	r1, [pc, #12]	@ (8006c64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c56:	5ccb      	ldrb	r3, [r1, r3]
 8006c58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	40023800 	.word	0x40023800
 8006c64:	0801ab68 	.word	0x0801ab68

08006c68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b088      	sub	sp, #32
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006c70:	2300      	movs	r3, #0
 8006c72:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006c74:	2300      	movs	r3, #0
 8006c76:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006c80:	2300      	movs	r3, #0
 8006c82:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f003 0301 	and.w	r3, r3, #1
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d012      	beq.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006c90:	4b69      	ldr	r3, [pc, #420]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c92:	689b      	ldr	r3, [r3, #8]
 8006c94:	4a68      	ldr	r2, [pc, #416]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c96:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006c9a:	6093      	str	r3, [r2, #8]
 8006c9c:	4b66      	ldr	r3, [pc, #408]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c9e:	689a      	ldr	r2, [r3, #8]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ca4:	4964      	ldr	r1, [pc, #400]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d101      	bne.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d017      	beq.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006cc2:	4b5d      	ldr	r3, [pc, #372]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006cc8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cd0:	4959      	ldr	r1, [pc, #356]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cdc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ce0:	d101      	bne.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d101      	bne.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d017      	beq.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006cfe:	4b4e      	ldr	r3, [pc, #312]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d04:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0c:	494a      	ldr	r1, [pc, #296]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d1c:	d101      	bne.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d101      	bne.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d001      	beq.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 0320 	and.w	r3, r3, #32
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	f000 808b 	beq.w	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006d4c:	4b3a      	ldr	r3, [pc, #232]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d50:	4a39      	ldr	r2, [pc, #228]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d56:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d58:	4b37      	ldr	r3, [pc, #220]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d60:	60bb      	str	r3, [r7, #8]
 8006d62:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006d64:	4b35      	ldr	r3, [pc, #212]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a34      	ldr	r2, [pc, #208]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006d6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d70:	f7fd fbb8 	bl	80044e4 <HAL_GetTick>
 8006d74:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006d76:	e008      	b.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d78:	f7fd fbb4 	bl	80044e4 <HAL_GetTick>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	1ad3      	subs	r3, r2, r3
 8006d82:	2b64      	cmp	r3, #100	@ 0x64
 8006d84:	d901      	bls.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006d86:	2303      	movs	r3, #3
 8006d88:	e357      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006d8a:	4b2c      	ldr	r3, [pc, #176]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d0f0      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006d96:	4b28      	ldr	r3, [pc, #160]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d9e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d035      	beq.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006daa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dae:	693a      	ldr	r2, [r7, #16]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d02e      	beq.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006db4:	4b20      	ldr	r3, [pc, #128]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006db8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dbc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dc2:	4a1d      	ldr	r2, [pc, #116]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006dc8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006dca:	4b1b      	ldr	r3, [pc, #108]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dce:	4a1a      	ldr	r2, [pc, #104]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dd4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006dd6:	4a18      	ldr	r2, [pc, #96]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006ddc:	4b16      	ldr	r3, [pc, #88]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006de0:	f003 0301 	and.w	r3, r3, #1
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d114      	bne.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006de8:	f7fd fb7c 	bl	80044e4 <HAL_GetTick>
 8006dec:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006dee:	e00a      	b.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006df0:	f7fd fb78 	bl	80044e4 <HAL_GetTick>
 8006df4:	4602      	mov	r2, r0
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	1ad3      	subs	r3, r2, r3
 8006dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d901      	bls.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006e02:	2303      	movs	r3, #3
 8006e04:	e319      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e06:	4b0c      	ldr	r3, [pc, #48]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d0ee      	beq.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e1e:	d111      	bne.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006e20:	4b05      	ldr	r3, [pc, #20]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006e2c:	4b04      	ldr	r3, [pc, #16]	@ (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006e2e:	400b      	ands	r3, r1
 8006e30:	4901      	ldr	r1, [pc, #4]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e32:	4313      	orrs	r3, r2
 8006e34:	608b      	str	r3, [r1, #8]
 8006e36:	e00b      	b.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006e38:	40023800 	.word	0x40023800
 8006e3c:	40007000 	.word	0x40007000
 8006e40:	0ffffcff 	.word	0x0ffffcff
 8006e44:	4baa      	ldr	r3, [pc, #680]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	4aa9      	ldr	r2, [pc, #676]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e4a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006e4e:	6093      	str	r3, [r2, #8]
 8006e50:	4ba7      	ldr	r3, [pc, #668]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e52:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e5c:	49a4      	ldr	r1, [pc, #656]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f003 0310 	and.w	r3, r3, #16
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d010      	beq.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006e6e:	4ba0      	ldr	r3, [pc, #640]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e74:	4a9e      	ldr	r2, [pc, #632]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e7a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006e7e:	4b9c      	ldr	r3, [pc, #624]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e80:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e88:	4999      	ldr	r1, [pc, #612]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d00a      	beq.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006e9c:	4b94      	ldr	r3, [pc, #592]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ea2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006eaa:	4991      	ldr	r1, [pc, #580]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006eac:	4313      	orrs	r3, r2
 8006eae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00a      	beq.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006ebe:	4b8c      	ldr	r3, [pc, #560]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ec4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006ecc:	4988      	ldr	r1, [pc, #544]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d00a      	beq.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006ee0:	4b83      	ldr	r3, [pc, #524]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ee6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006eee:	4980      	ldr	r1, [pc, #512]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d00a      	beq.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006f02:	4b7b      	ldr	r3, [pc, #492]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f08:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f10:	4977      	ldr	r1, [pc, #476]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f12:	4313      	orrs	r3, r2
 8006f14:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d00a      	beq.n	8006f3a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006f24:	4b72      	ldr	r3, [pc, #456]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f2a:	f023 0203 	bic.w	r2, r3, #3
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f32:	496f      	ldr	r1, [pc, #444]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f34:	4313      	orrs	r3, r2
 8006f36:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d00a      	beq.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006f46:	4b6a      	ldr	r3, [pc, #424]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f4c:	f023 020c 	bic.w	r2, r3, #12
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f54:	4966      	ldr	r1, [pc, #408]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f56:	4313      	orrs	r3, r2
 8006f58:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d00a      	beq.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006f68:	4b61      	ldr	r3, [pc, #388]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f6e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f76:	495e      	ldr	r1, [pc, #376]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d00a      	beq.n	8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006f8a:	4b59      	ldr	r3, [pc, #356]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f90:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f98:	4955      	ldr	r1, [pc, #340]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d00a      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006fac:	4b50      	ldr	r3, [pc, #320]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fb2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fba:	494d      	ldr	r1, [pc, #308]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d00a      	beq.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006fce:	4b48      	ldr	r3, [pc, #288]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fd4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fdc:	4944      	ldr	r1, [pc, #272]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d00a      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006ff0:	4b3f      	ldr	r3, [pc, #252]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ff6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ffe:	493c      	ldr	r1, [pc, #240]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007000:	4313      	orrs	r3, r2
 8007002:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d00a      	beq.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007012:	4b37      	ldr	r3, [pc, #220]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007018:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007020:	4933      	ldr	r1, [pc, #204]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007022:	4313      	orrs	r3, r2
 8007024:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00a      	beq.n	800704a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007034:	4b2e      	ldr	r3, [pc, #184]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007036:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800703a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007042:	492b      	ldr	r1, [pc, #172]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007044:	4313      	orrs	r3, r2
 8007046:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007052:	2b00      	cmp	r3, #0
 8007054:	d011      	beq.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007056:	4b26      	ldr	r3, [pc, #152]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800705c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007064:	4922      	ldr	r1, [pc, #136]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007066:	4313      	orrs	r3, r2
 8007068:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007070:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007074:	d101      	bne.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007076:	2301      	movs	r3, #1
 8007078:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f003 0308 	and.w	r3, r3, #8
 8007082:	2b00      	cmp	r3, #0
 8007084:	d001      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007086:	2301      	movs	r3, #1
 8007088:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007092:	2b00      	cmp	r3, #0
 8007094:	d00a      	beq.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007096:	4b16      	ldr	r3, [pc, #88]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800709c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070a4:	4912      	ldr	r1, [pc, #72]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80070a6:	4313      	orrs	r3, r2
 80070a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d00b      	beq.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80070b8:	4b0d      	ldr	r3, [pc, #52]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80070ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070be:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070c8:	4909      	ldr	r1, [pc, #36]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80070ca:	4313      	orrs	r3, r2
 80070cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	d006      	beq.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070de:	2b00      	cmp	r3, #0
 80070e0:	f000 80d9 	beq.w	8007296 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80070e4:	4b02      	ldr	r3, [pc, #8]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a01      	ldr	r2, [pc, #4]	@ (80070f0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80070ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80070ee:	e001      	b.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80070f0:	40023800 	.word	0x40023800
 80070f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070f6:	f7fd f9f5 	bl	80044e4 <HAL_GetTick>
 80070fa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80070fc:	e008      	b.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80070fe:	f7fd f9f1 	bl	80044e4 <HAL_GetTick>
 8007102:	4602      	mov	r2, r0
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	1ad3      	subs	r3, r2, r3
 8007108:	2b64      	cmp	r3, #100	@ 0x64
 800710a:	d901      	bls.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800710c:	2303      	movs	r3, #3
 800710e:	e194      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007110:	4b6c      	ldr	r3, [pc, #432]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007118:	2b00      	cmp	r3, #0
 800711a:	d1f0      	bne.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f003 0301 	and.w	r3, r3, #1
 8007124:	2b00      	cmp	r3, #0
 8007126:	d021      	beq.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800712c:	2b00      	cmp	r3, #0
 800712e:	d11d      	bne.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007130:	4b64      	ldr	r3, [pc, #400]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007132:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007136:	0c1b      	lsrs	r3, r3, #16
 8007138:	f003 0303 	and.w	r3, r3, #3
 800713c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800713e:	4b61      	ldr	r3, [pc, #388]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007140:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007144:	0e1b      	lsrs	r3, r3, #24
 8007146:	f003 030f 	and.w	r3, r3, #15
 800714a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	019a      	lsls	r2, r3, #6
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	041b      	lsls	r3, r3, #16
 8007156:	431a      	orrs	r2, r3
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	061b      	lsls	r3, r3, #24
 800715c:	431a      	orrs	r2, r3
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	071b      	lsls	r3, r3, #28
 8007164:	4957      	ldr	r1, [pc, #348]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007166:	4313      	orrs	r3, r2
 8007168:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007174:	2b00      	cmp	r3, #0
 8007176:	d004      	beq.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800717c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007180:	d00a      	beq.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800718a:	2b00      	cmp	r3, #0
 800718c:	d02e      	beq.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007192:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007196:	d129      	bne.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007198:	4b4a      	ldr	r3, [pc, #296]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800719a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800719e:	0c1b      	lsrs	r3, r3, #16
 80071a0:	f003 0303 	and.w	r3, r3, #3
 80071a4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80071a6:	4b47      	ldr	r3, [pc, #284]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071ac:	0f1b      	lsrs	r3, r3, #28
 80071ae:	f003 0307 	and.w	r3, r3, #7
 80071b2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	019a      	lsls	r2, r3, #6
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	041b      	lsls	r3, r3, #16
 80071be:	431a      	orrs	r2, r3
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	061b      	lsls	r3, r3, #24
 80071c6:	431a      	orrs	r2, r3
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	071b      	lsls	r3, r3, #28
 80071cc:	493d      	ldr	r1, [pc, #244]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071ce:	4313      	orrs	r3, r2
 80071d0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80071d4:	4b3b      	ldr	r3, [pc, #236]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071da:	f023 021f 	bic.w	r2, r3, #31
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e2:	3b01      	subs	r3, #1
 80071e4:	4937      	ldr	r1, [pc, #220]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071e6:	4313      	orrs	r3, r2
 80071e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d01d      	beq.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80071f8:	4b32      	ldr	r3, [pc, #200]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80071fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071fe:	0e1b      	lsrs	r3, r3, #24
 8007200:	f003 030f 	and.w	r3, r3, #15
 8007204:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007206:	4b2f      	ldr	r3, [pc, #188]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007208:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800720c:	0f1b      	lsrs	r3, r3, #28
 800720e:	f003 0307 	and.w	r3, r3, #7
 8007212:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	019a      	lsls	r2, r3, #6
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	691b      	ldr	r3, [r3, #16]
 800721e:	041b      	lsls	r3, r3, #16
 8007220:	431a      	orrs	r2, r3
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	061b      	lsls	r3, r3, #24
 8007226:	431a      	orrs	r2, r3
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	071b      	lsls	r3, r3, #28
 800722c:	4925      	ldr	r1, [pc, #148]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800722e:	4313      	orrs	r3, r2
 8007230:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800723c:	2b00      	cmp	r3, #0
 800723e:	d011      	beq.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	019a      	lsls	r2, r3, #6
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	691b      	ldr	r3, [r3, #16]
 800724a:	041b      	lsls	r3, r3, #16
 800724c:	431a      	orrs	r2, r3
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	68db      	ldr	r3, [r3, #12]
 8007252:	061b      	lsls	r3, r3, #24
 8007254:	431a      	orrs	r2, r3
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	071b      	lsls	r3, r3, #28
 800725c:	4919      	ldr	r1, [pc, #100]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800725e:	4313      	orrs	r3, r2
 8007260:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007264:	4b17      	ldr	r3, [pc, #92]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a16      	ldr	r2, [pc, #88]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800726a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800726e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007270:	f7fd f938 	bl	80044e4 <HAL_GetTick>
 8007274:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007276:	e008      	b.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007278:	f7fd f934 	bl	80044e4 <HAL_GetTick>
 800727c:	4602      	mov	r2, r0
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	1ad3      	subs	r3, r2, r3
 8007282:	2b64      	cmp	r3, #100	@ 0x64
 8007284:	d901      	bls.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007286:	2303      	movs	r3, #3
 8007288:	e0d7      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800728a:	4b0e      	ldr	r3, [pc, #56]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007292:	2b00      	cmp	r3, #0
 8007294:	d0f0      	beq.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007296:	69bb      	ldr	r3, [r7, #24]
 8007298:	2b01      	cmp	r3, #1
 800729a:	f040 80cd 	bne.w	8007438 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800729e:	4b09      	ldr	r3, [pc, #36]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a08      	ldr	r2, [pc, #32]	@ (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80072a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072aa:	f7fd f91b 	bl	80044e4 <HAL_GetTick>
 80072ae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80072b0:	e00a      	b.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80072b2:	f7fd f917 	bl	80044e4 <HAL_GetTick>
 80072b6:	4602      	mov	r2, r0
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	1ad3      	subs	r3, r2, r3
 80072bc:	2b64      	cmp	r3, #100	@ 0x64
 80072be:	d903      	bls.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80072c0:	2303      	movs	r3, #3
 80072c2:	e0ba      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80072c4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80072c8:	4b5e      	ldr	r3, [pc, #376]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072d4:	d0ed      	beq.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d003      	beq.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x682>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d009      	beq.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d02e      	beq.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d12a      	bne.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80072fe:	4b51      	ldr	r3, [pc, #324]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007304:	0c1b      	lsrs	r3, r3, #16
 8007306:	f003 0303 	and.w	r3, r3, #3
 800730a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800730c:	4b4d      	ldr	r3, [pc, #308]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800730e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007312:	0f1b      	lsrs	r3, r3, #28
 8007314:	f003 0307 	and.w	r3, r3, #7
 8007318:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	695b      	ldr	r3, [r3, #20]
 800731e:	019a      	lsls	r2, r3, #6
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	041b      	lsls	r3, r3, #16
 8007324:	431a      	orrs	r2, r3
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	699b      	ldr	r3, [r3, #24]
 800732a:	061b      	lsls	r3, r3, #24
 800732c:	431a      	orrs	r2, r3
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	071b      	lsls	r3, r3, #28
 8007332:	4944      	ldr	r1, [pc, #272]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007334:	4313      	orrs	r3, r2
 8007336:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800733a:	4b42      	ldr	r3, [pc, #264]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800733c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007340:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007348:	3b01      	subs	r3, #1
 800734a:	021b      	lsls	r3, r3, #8
 800734c:	493d      	ldr	r1, [pc, #244]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800734e:	4313      	orrs	r3, r2
 8007350:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800735c:	2b00      	cmp	r3, #0
 800735e:	d022      	beq.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007364:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007368:	d11d      	bne.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800736a:	4b36      	ldr	r3, [pc, #216]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800736c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007370:	0e1b      	lsrs	r3, r3, #24
 8007372:	f003 030f 	and.w	r3, r3, #15
 8007376:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007378:	4b32      	ldr	r3, [pc, #200]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800737a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800737e:	0f1b      	lsrs	r3, r3, #28
 8007380:	f003 0307 	and.w	r3, r3, #7
 8007384:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	695b      	ldr	r3, [r3, #20]
 800738a:	019a      	lsls	r2, r3, #6
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6a1b      	ldr	r3, [r3, #32]
 8007390:	041b      	lsls	r3, r3, #16
 8007392:	431a      	orrs	r2, r3
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	061b      	lsls	r3, r3, #24
 8007398:	431a      	orrs	r2, r3
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	071b      	lsls	r3, r3, #28
 800739e:	4929      	ldr	r1, [pc, #164]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80073a0:	4313      	orrs	r3, r2
 80073a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f003 0308 	and.w	r3, r3, #8
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d028      	beq.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80073b2:	4b24      	ldr	r3, [pc, #144]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80073b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073b8:	0e1b      	lsrs	r3, r3, #24
 80073ba:	f003 030f 	and.w	r3, r3, #15
 80073be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80073c0:	4b20      	ldr	r3, [pc, #128]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80073c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073c6:	0c1b      	lsrs	r3, r3, #16
 80073c8:	f003 0303 	and.w	r3, r3, #3
 80073cc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	695b      	ldr	r3, [r3, #20]
 80073d2:	019a      	lsls	r2, r3, #6
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	041b      	lsls	r3, r3, #16
 80073d8:	431a      	orrs	r2, r3
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	061b      	lsls	r3, r3, #24
 80073de:	431a      	orrs	r2, r3
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	69db      	ldr	r3, [r3, #28]
 80073e4:	071b      	lsls	r3, r3, #28
 80073e6:	4917      	ldr	r1, [pc, #92]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80073e8:	4313      	orrs	r3, r2
 80073ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80073ee:	4b15      	ldr	r3, [pc, #84]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80073f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80073f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073fc:	4911      	ldr	r1, [pc, #68]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80073fe:	4313      	orrs	r3, r2
 8007400:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007404:	4b0f      	ldr	r3, [pc, #60]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a0e      	ldr	r2, [pc, #56]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800740a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800740e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007410:	f7fd f868 	bl	80044e4 <HAL_GetTick>
 8007414:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007416:	e008      	b.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007418:	f7fd f864 	bl	80044e4 <HAL_GetTick>
 800741c:	4602      	mov	r2, r0
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	1ad3      	subs	r3, r2, r3
 8007422:	2b64      	cmp	r3, #100	@ 0x64
 8007424:	d901      	bls.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007426:	2303      	movs	r3, #3
 8007428:	e007      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800742a:	4b06      	ldr	r3, [pc, #24]	@ (8007444 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007432:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007436:	d1ef      	bne.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8007438:	2300      	movs	r3, #0
}
 800743a:	4618      	mov	r0, r3
 800743c:	3720      	adds	r7, #32
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop
 8007444:	40023800 	.word	0x40023800

08007448 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d101      	bne.n	800745a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e09d      	b.n	8007596 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800745e:	2b00      	cmp	r3, #0
 8007460:	d108      	bne.n	8007474 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800746a:	d009      	beq.n	8007480 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2200      	movs	r2, #0
 8007470:	61da      	str	r2, [r3, #28]
 8007472:	e005      	b.n	8007480 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800748c:	b2db      	uxtb	r3, r3
 800748e:	2b00      	cmp	r3, #0
 8007490:	d106      	bne.n	80074a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f7fc f96a 	bl	8003774 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2202      	movs	r2, #2
 80074a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80074c0:	d902      	bls.n	80074c8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80074c2:	2300      	movs	r3, #0
 80074c4:	60fb      	str	r3, [r7, #12]
 80074c6:	e002      	b.n	80074ce <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80074c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80074cc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	68db      	ldr	r3, [r3, #12]
 80074d2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80074d6:	d007      	beq.n	80074e8 <HAL_SPI_Init+0xa0>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80074e0:	d002      	beq.n	80074e8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2200      	movs	r2, #0
 80074e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	689b      	ldr	r3, [r3, #8]
 80074f4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80074f8:	431a      	orrs	r2, r3
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	691b      	ldr	r3, [r3, #16]
 80074fe:	f003 0302 	and.w	r3, r3, #2
 8007502:	431a      	orrs	r2, r3
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	695b      	ldr	r3, [r3, #20]
 8007508:	f003 0301 	and.w	r3, r3, #1
 800750c:	431a      	orrs	r2, r3
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	699b      	ldr	r3, [r3, #24]
 8007512:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007516:	431a      	orrs	r2, r3
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	69db      	ldr	r3, [r3, #28]
 800751c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007520:	431a      	orrs	r2, r3
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6a1b      	ldr	r3, [r3, #32]
 8007526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800752a:	ea42 0103 	orr.w	r1, r2, r3
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007532:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	430a      	orrs	r2, r1
 800753c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	699b      	ldr	r3, [r3, #24]
 8007542:	0c1b      	lsrs	r3, r3, #16
 8007544:	f003 0204 	and.w	r2, r3, #4
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800754c:	f003 0310 	and.w	r3, r3, #16
 8007550:	431a      	orrs	r2, r3
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007556:	f003 0308 	and.w	r3, r3, #8
 800755a:	431a      	orrs	r2, r3
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	68db      	ldr	r3, [r3, #12]
 8007560:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007564:	ea42 0103 	orr.w	r1, r2, r3
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	430a      	orrs	r2, r1
 8007574:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	69da      	ldr	r2, [r3, #28]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007584:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007594:	2300      	movs	r3, #0
}
 8007596:	4618      	mov	r0, r3
 8007598:	3710      	adds	r7, #16
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}

0800759e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800759e:	b580      	push	{r7, lr}
 80075a0:	b088      	sub	sp, #32
 80075a2:	af02      	add	r7, sp, #8
 80075a4:	60f8      	str	r0, [r7, #12]
 80075a6:	60b9      	str	r1, [r7, #8]
 80075a8:	603b      	str	r3, [r7, #0]
 80075aa:	4613      	mov	r3, r2
 80075ac:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d001      	beq.n	80075be <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80075ba:	2302      	movs	r3, #2
 80075bc:	e123      	b.n	8007806 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d002      	beq.n	80075ca <HAL_SPI_Receive+0x2c>
 80075c4:	88fb      	ldrh	r3, [r7, #6]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d101      	bne.n	80075ce <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	e11b      	b.n	8007806 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075d6:	d112      	bne.n	80075fe <HAL_SPI_Receive+0x60>
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d10e      	bne.n	80075fe <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2204      	movs	r2, #4
 80075e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80075e8:	88fa      	ldrh	r2, [r7, #6]
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	9300      	str	r3, [sp, #0]
 80075ee:	4613      	mov	r3, r2
 80075f0:	68ba      	ldr	r2, [r7, #8]
 80075f2:	68b9      	ldr	r1, [r7, #8]
 80075f4:	68f8      	ldr	r0, [r7, #12]
 80075f6:	f000 f90a 	bl	800780e <HAL_SPI_TransmitReceive>
 80075fa:	4603      	mov	r3, r0
 80075fc:	e103      	b.n	8007806 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80075fe:	f7fc ff71 	bl	80044e4 <HAL_GetTick>
 8007602:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800760a:	2b01      	cmp	r3, #1
 800760c:	d101      	bne.n	8007612 <HAL_SPI_Receive+0x74>
 800760e:	2302      	movs	r3, #2
 8007610:	e0f9      	b.n	8007806 <HAL_SPI_Receive+0x268>
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2201      	movs	r2, #1
 8007616:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2204      	movs	r2, #4
 800761e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2200      	movs	r2, #0
 8007626:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	68ba      	ldr	r2, [r7, #8]
 800762c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	88fa      	ldrh	r2, [r7, #6]
 8007632:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	88fa      	ldrh	r2, [r7, #6]
 800763a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	2200      	movs	r2, #0
 8007648:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2200      	movs	r2, #0
 800764e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2200      	movs	r2, #0
 8007654:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2200      	movs	r2, #0
 800765a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	68db      	ldr	r3, [r3, #12]
 8007660:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007664:	d908      	bls.n	8007678 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007674:	605a      	str	r2, [r3, #4]
 8007676:	e007      	b.n	8007688 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	685a      	ldr	r2, [r3, #4]
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007686:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	689b      	ldr	r3, [r3, #8]
 800768c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007690:	d10f      	bne.n	80076b2 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80076b0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076bc:	2b40      	cmp	r3, #64	@ 0x40
 80076be:	d007      	beq.n	80076d0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80076ce:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80076d8:	d875      	bhi.n	80077c6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80076da:	e037      	b.n	800774c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	f003 0301 	and.w	r3, r3, #1
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	d117      	bne.n	800771a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f103 020c 	add.w	r2, r3, #12
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076f6:	7812      	ldrb	r2, [r2, #0]
 80076f8:	b2d2      	uxtb	r2, r2
 80076fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007700:	1c5a      	adds	r2, r3, #1
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800770c:	b29b      	uxth	r3, r3
 800770e:	3b01      	subs	r3, #1
 8007710:	b29a      	uxth	r2, r3
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007718:	e018      	b.n	800774c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800771a:	f7fc fee3 	bl	80044e4 <HAL_GetTick>
 800771e:	4602      	mov	r2, r0
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	1ad3      	subs	r3, r2, r3
 8007724:	683a      	ldr	r2, [r7, #0]
 8007726:	429a      	cmp	r2, r3
 8007728:	d803      	bhi.n	8007732 <HAL_SPI_Receive+0x194>
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007730:	d102      	bne.n	8007738 <HAL_SPI_Receive+0x19a>
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d109      	bne.n	800774c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2201      	movs	r2, #1
 800773c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2200      	movs	r2, #0
 8007744:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007748:	2303      	movs	r3, #3
 800774a:	e05c      	b.n	8007806 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007752:	b29b      	uxth	r3, r3
 8007754:	2b00      	cmp	r3, #0
 8007756:	d1c1      	bne.n	80076dc <HAL_SPI_Receive+0x13e>
 8007758:	e03b      	b.n	80077d2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	f003 0301 	and.w	r3, r3, #1
 8007764:	2b01      	cmp	r3, #1
 8007766:	d115      	bne.n	8007794 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	68da      	ldr	r2, [r3, #12]
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007772:	b292      	uxth	r2, r2
 8007774:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800777a:	1c9a      	adds	r2, r3, #2
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007786:	b29b      	uxth	r3, r3
 8007788:	3b01      	subs	r3, #1
 800778a:	b29a      	uxth	r2, r3
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007792:	e018      	b.n	80077c6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007794:	f7fc fea6 	bl	80044e4 <HAL_GetTick>
 8007798:	4602      	mov	r2, r0
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	1ad3      	subs	r3, r2, r3
 800779e:	683a      	ldr	r2, [r7, #0]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d803      	bhi.n	80077ac <HAL_SPI_Receive+0x20e>
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077aa:	d102      	bne.n	80077b2 <HAL_SPI_Receive+0x214>
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d109      	bne.n	80077c6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2201      	movs	r2, #1
 80077b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2200      	movs	r2, #0
 80077be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80077c2:	2303      	movs	r3, #3
 80077c4:	e01f      	b.n	8007806 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80077cc:	b29b      	uxth	r3, r3
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d1c3      	bne.n	800775a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80077d2:	697a      	ldr	r2, [r7, #20]
 80077d4:	6839      	ldr	r1, [r7, #0]
 80077d6:	68f8      	ldr	r0, [r7, #12]
 80077d8:	f000 fb56 	bl	8007e88 <SPI_EndRxTransaction>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d002      	beq.n	80077e8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2220      	movs	r2, #32
 80077e6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2201      	movs	r2, #1
 80077ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2200      	movs	r2, #0
 80077f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d001      	beq.n	8007804 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8007800:	2301      	movs	r3, #1
 8007802:	e000      	b.n	8007806 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8007804:	2300      	movs	r3, #0
  }
}
 8007806:	4618      	mov	r0, r3
 8007808:	3718      	adds	r7, #24
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}

0800780e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800780e:	b580      	push	{r7, lr}
 8007810:	b08a      	sub	sp, #40	@ 0x28
 8007812:	af00      	add	r7, sp, #0
 8007814:	60f8      	str	r0, [r7, #12]
 8007816:	60b9      	str	r1, [r7, #8]
 8007818:	607a      	str	r2, [r7, #4]
 800781a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800781c:	2301      	movs	r3, #1
 800781e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007820:	f7fc fe60 	bl	80044e4 <HAL_GetTick>
 8007824:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800782c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007834:	887b      	ldrh	r3, [r7, #2]
 8007836:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007838:	887b      	ldrh	r3, [r7, #2]
 800783a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800783c:	7ffb      	ldrb	r3, [r7, #31]
 800783e:	2b01      	cmp	r3, #1
 8007840:	d00c      	beq.n	800785c <HAL_SPI_TransmitReceive+0x4e>
 8007842:	69bb      	ldr	r3, [r7, #24]
 8007844:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007848:	d106      	bne.n	8007858 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	689b      	ldr	r3, [r3, #8]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d102      	bne.n	8007858 <HAL_SPI_TransmitReceive+0x4a>
 8007852:	7ffb      	ldrb	r3, [r7, #31]
 8007854:	2b04      	cmp	r3, #4
 8007856:	d001      	beq.n	800785c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007858:	2302      	movs	r3, #2
 800785a:	e1f3      	b.n	8007c44 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d005      	beq.n	800786e <HAL_SPI_TransmitReceive+0x60>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d002      	beq.n	800786e <HAL_SPI_TransmitReceive+0x60>
 8007868:	887b      	ldrh	r3, [r7, #2]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d101      	bne.n	8007872 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	e1e8      	b.n	8007c44 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007878:	2b01      	cmp	r3, #1
 800787a:	d101      	bne.n	8007880 <HAL_SPI_TransmitReceive+0x72>
 800787c:	2302      	movs	r3, #2
 800787e:	e1e1      	b.n	8007c44 <HAL_SPI_TransmitReceive+0x436>
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2201      	movs	r2, #1
 8007884:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800788e:	b2db      	uxtb	r3, r3
 8007890:	2b04      	cmp	r3, #4
 8007892:	d003      	beq.n	800789c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	2205      	movs	r2, #5
 8007898:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2200      	movs	r2, #0
 80078a0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	887a      	ldrh	r2, [r7, #2]
 80078ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	887a      	ldrh	r2, [r7, #2]
 80078b4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	68ba      	ldr	r2, [r7, #8]
 80078bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	887a      	ldrh	r2, [r7, #2]
 80078c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	887a      	ldrh	r2, [r7, #2]
 80078c8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2200      	movs	r2, #0
 80078ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2200      	movs	r2, #0
 80078d4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	68db      	ldr	r3, [r3, #12]
 80078da:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80078de:	d802      	bhi.n	80078e6 <HAL_SPI_TransmitReceive+0xd8>
 80078e0:	8abb      	ldrh	r3, [r7, #20]
 80078e2:	2b01      	cmp	r3, #1
 80078e4:	d908      	bls.n	80078f8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	685a      	ldr	r2, [r3, #4]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80078f4:	605a      	str	r2, [r3, #4]
 80078f6:	e007      	b.n	8007908 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	685a      	ldr	r2, [r3, #4]
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007906:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007912:	2b40      	cmp	r3, #64	@ 0x40
 8007914:	d007      	beq.n	8007926 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007924:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	68db      	ldr	r3, [r3, #12]
 800792a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800792e:	f240 8083 	bls.w	8007a38 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d002      	beq.n	8007940 <HAL_SPI_TransmitReceive+0x132>
 800793a:	8afb      	ldrh	r3, [r7, #22]
 800793c:	2b01      	cmp	r3, #1
 800793e:	d16f      	bne.n	8007a20 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007944:	881a      	ldrh	r2, [r3, #0]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007950:	1c9a      	adds	r2, r3, #2
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800795a:	b29b      	uxth	r3, r3
 800795c:	3b01      	subs	r3, #1
 800795e:	b29a      	uxth	r2, r3
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007964:	e05c      	b.n	8007a20 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	f003 0302 	and.w	r3, r3, #2
 8007970:	2b02      	cmp	r3, #2
 8007972:	d11b      	bne.n	80079ac <HAL_SPI_TransmitReceive+0x19e>
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007978:	b29b      	uxth	r3, r3
 800797a:	2b00      	cmp	r3, #0
 800797c:	d016      	beq.n	80079ac <HAL_SPI_TransmitReceive+0x19e>
 800797e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007980:	2b01      	cmp	r3, #1
 8007982:	d113      	bne.n	80079ac <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007988:	881a      	ldrh	r2, [r3, #0]
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007994:	1c9a      	adds	r2, r3, #2
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800799e:	b29b      	uxth	r3, r3
 80079a0:	3b01      	subs	r3, #1
 80079a2:	b29a      	uxth	r2, r3
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80079a8:	2300      	movs	r3, #0
 80079aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	f003 0301 	and.w	r3, r3, #1
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	d11c      	bne.n	80079f4 <HAL_SPI_TransmitReceive+0x1e6>
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d016      	beq.n	80079f4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	68da      	ldr	r2, [r3, #12]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079d0:	b292      	uxth	r2, r2
 80079d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079d8:	1c9a      	adds	r2, r3, #2
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	3b01      	subs	r3, #1
 80079e8:	b29a      	uxth	r2, r3
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80079f0:	2301      	movs	r3, #1
 80079f2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80079f4:	f7fc fd76 	bl	80044e4 <HAL_GetTick>
 80079f8:	4602      	mov	r2, r0
 80079fa:	6a3b      	ldr	r3, [r7, #32]
 80079fc:	1ad3      	subs	r3, r2, r3
 80079fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d80d      	bhi.n	8007a20 <HAL_SPI_TransmitReceive+0x212>
 8007a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a0a:	d009      	beq.n	8007a20 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2200      	movs	r2, #0
 8007a18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007a1c:	2303      	movs	r3, #3
 8007a1e:	e111      	b.n	8007c44 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a24:	b29b      	uxth	r3, r3
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d19d      	bne.n	8007966 <HAL_SPI_TransmitReceive+0x158>
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d197      	bne.n	8007966 <HAL_SPI_TransmitReceive+0x158>
 8007a36:	e0e5      	b.n	8007c04 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d003      	beq.n	8007a48 <HAL_SPI_TransmitReceive+0x23a>
 8007a40:	8afb      	ldrh	r3, [r7, #22]
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	f040 80d1 	bne.w	8007bea <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a4c:	b29b      	uxth	r3, r3
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d912      	bls.n	8007a78 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a56:	881a      	ldrh	r2, [r3, #0]
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a62:	1c9a      	adds	r2, r3, #2
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	3b02      	subs	r3, #2
 8007a70:	b29a      	uxth	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007a76:	e0b8      	b.n	8007bea <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	330c      	adds	r3, #12
 8007a82:	7812      	ldrb	r2, [r2, #0]
 8007a84:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a8a:	1c5a      	adds	r2, r3, #1
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	3b01      	subs	r3, #1
 8007a98:	b29a      	uxth	r2, r3
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a9e:	e0a4      	b.n	8007bea <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	689b      	ldr	r3, [r3, #8]
 8007aa6:	f003 0302 	and.w	r3, r3, #2
 8007aaa:	2b02      	cmp	r3, #2
 8007aac:	d134      	bne.n	8007b18 <HAL_SPI_TransmitReceive+0x30a>
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d02f      	beq.n	8007b18 <HAL_SPI_TransmitReceive+0x30a>
 8007ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aba:	2b01      	cmp	r3, #1
 8007abc:	d12c      	bne.n	8007b18 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d912      	bls.n	8007aee <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007acc:	881a      	ldrh	r2, [r3, #0]
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ad8:	1c9a      	adds	r2, r3, #2
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	3b02      	subs	r3, #2
 8007ae6:	b29a      	uxth	r2, r3
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007aec:	e012      	b.n	8007b14 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	330c      	adds	r3, #12
 8007af8:	7812      	ldrb	r2, [r2, #0]
 8007afa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b00:	1c5a      	adds	r2, r3, #1
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	b29a      	uxth	r2, r3
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007b14:	2300      	movs	r3, #0
 8007b16:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	f003 0301 	and.w	r3, r3, #1
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d148      	bne.n	8007bb8 <HAL_SPI_TransmitReceive+0x3aa>
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b2c:	b29b      	uxth	r3, r3
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d042      	beq.n	8007bb8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b38:	b29b      	uxth	r3, r3
 8007b3a:	2b01      	cmp	r3, #1
 8007b3c:	d923      	bls.n	8007b86 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	68da      	ldr	r2, [r3, #12]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b48:	b292      	uxth	r2, r2
 8007b4a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b50:	1c9a      	adds	r2, r3, #2
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	3b02      	subs	r3, #2
 8007b60:	b29a      	uxth	r2, r3
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d81f      	bhi.n	8007bb4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	685a      	ldr	r2, [r3, #4]
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007b82:	605a      	str	r2, [r3, #4]
 8007b84:	e016      	b.n	8007bb4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f103 020c 	add.w	r2, r3, #12
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b92:	7812      	ldrb	r2, [r2, #0]
 8007b94:	b2d2      	uxtb	r2, r2
 8007b96:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b9c:	1c5a      	adds	r2, r3, #1
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	3b01      	subs	r3, #1
 8007bac:	b29a      	uxth	r2, r3
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007bb8:	f7fc fc94 	bl	80044e4 <HAL_GetTick>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	6a3b      	ldr	r3, [r7, #32]
 8007bc0:	1ad3      	subs	r3, r2, r3
 8007bc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d803      	bhi.n	8007bd0 <HAL_SPI_TransmitReceive+0x3c2>
 8007bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007bce:	d102      	bne.n	8007bd6 <HAL_SPI_TransmitReceive+0x3c8>
 8007bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d109      	bne.n	8007bea <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2201      	movs	r2, #1
 8007bda:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007be6:	2303      	movs	r3, #3
 8007be8:	e02c      	b.n	8007c44 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f47f af55 	bne.w	8007aa0 <HAL_SPI_TransmitReceive+0x292>
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007bfc:	b29b      	uxth	r3, r3
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	f47f af4e 	bne.w	8007aa0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c04:	6a3a      	ldr	r2, [r7, #32]
 8007c06:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007c08:	68f8      	ldr	r0, [r7, #12]
 8007c0a:	f000 f9b9 	bl	8007f80 <SPI_EndRxTxTransaction>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d008      	beq.n	8007c26 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2220      	movs	r2, #32
 8007c18:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007c22:	2301      	movs	r3, #1
 8007c24:	e00e      	b.n	8007c44 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2200      	movs	r2, #0
 8007c32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d001      	beq.n	8007c42 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	e000      	b.n	8007c44 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007c42:	2300      	movs	r3, #0
  }
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3728      	adds	r7, #40	@ 0x28
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}

08007c4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b088      	sub	sp, #32
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	60f8      	str	r0, [r7, #12]
 8007c54:	60b9      	str	r1, [r7, #8]
 8007c56:	603b      	str	r3, [r7, #0]
 8007c58:	4613      	mov	r3, r2
 8007c5a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007c5c:	f7fc fc42 	bl	80044e4 <HAL_GetTick>
 8007c60:	4602      	mov	r2, r0
 8007c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c64:	1a9b      	subs	r3, r3, r2
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	4413      	add	r3, r2
 8007c6a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007c6c:	f7fc fc3a 	bl	80044e4 <HAL_GetTick>
 8007c70:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007c72:	4b39      	ldr	r3, [pc, #228]	@ (8007d58 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	015b      	lsls	r3, r3, #5
 8007c78:	0d1b      	lsrs	r3, r3, #20
 8007c7a:	69fa      	ldr	r2, [r7, #28]
 8007c7c:	fb02 f303 	mul.w	r3, r2, r3
 8007c80:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007c82:	e055      	b.n	8007d30 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c8a:	d051      	beq.n	8007d30 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007c8c:	f7fc fc2a 	bl	80044e4 <HAL_GetTick>
 8007c90:	4602      	mov	r2, r0
 8007c92:	69bb      	ldr	r3, [r7, #24]
 8007c94:	1ad3      	subs	r3, r2, r3
 8007c96:	69fa      	ldr	r2, [r7, #28]
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d902      	bls.n	8007ca2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007c9c:	69fb      	ldr	r3, [r7, #28]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d13d      	bne.n	8007d1e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	685a      	ldr	r2, [r3, #4]
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007cb0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cba:	d111      	bne.n	8007ce0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cc4:	d004      	beq.n	8007cd0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	689b      	ldr	r3, [r3, #8]
 8007cca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cce:	d107      	bne.n	8007ce0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	681a      	ldr	r2, [r3, #0]
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007cde:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ce8:	d10f      	bne.n	8007d0a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007cf8:	601a      	str	r2, [r3, #0]
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	681a      	ldr	r2, [r3, #0]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2201      	movs	r2, #1
 8007d0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007d1a:	2303      	movs	r3, #3
 8007d1c:	e018      	b.n	8007d50 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d102      	bne.n	8007d2a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007d24:	2300      	movs	r3, #0
 8007d26:	61fb      	str	r3, [r7, #28]
 8007d28:	e002      	b.n	8007d30 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	689a      	ldr	r2, [r3, #8]
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	4013      	ands	r3, r2
 8007d3a:	68ba      	ldr	r2, [r7, #8]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	bf0c      	ite	eq
 8007d40:	2301      	moveq	r3, #1
 8007d42:	2300      	movne	r3, #0
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	461a      	mov	r2, r3
 8007d48:	79fb      	ldrb	r3, [r7, #7]
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	d19a      	bne.n	8007c84 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007d4e:	2300      	movs	r3, #0
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3720      	adds	r7, #32
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}
 8007d58:	200002ec 	.word	0x200002ec

08007d5c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b08a      	sub	sp, #40	@ 0x28
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	60f8      	str	r0, [r7, #12]
 8007d64:	60b9      	str	r1, [r7, #8]
 8007d66:	607a      	str	r2, [r7, #4]
 8007d68:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007d6e:	f7fc fbb9 	bl	80044e4 <HAL_GetTick>
 8007d72:	4602      	mov	r2, r0
 8007d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d76:	1a9b      	subs	r3, r3, r2
 8007d78:	683a      	ldr	r2, [r7, #0]
 8007d7a:	4413      	add	r3, r2
 8007d7c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007d7e:	f7fc fbb1 	bl	80044e4 <HAL_GetTick>
 8007d82:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	330c      	adds	r3, #12
 8007d8a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007d8c:	4b3d      	ldr	r3, [pc, #244]	@ (8007e84 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007d8e:	681a      	ldr	r2, [r3, #0]
 8007d90:	4613      	mov	r3, r2
 8007d92:	009b      	lsls	r3, r3, #2
 8007d94:	4413      	add	r3, r2
 8007d96:	00da      	lsls	r2, r3, #3
 8007d98:	1ad3      	subs	r3, r2, r3
 8007d9a:	0d1b      	lsrs	r3, r3, #20
 8007d9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d9e:	fb02 f303 	mul.w	r3, r2, r3
 8007da2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007da4:	e061      	b.n	8007e6a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007dac:	d107      	bne.n	8007dbe <SPI_WaitFifoStateUntilTimeout+0x62>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d104      	bne.n	8007dbe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007db4:	69fb      	ldr	r3, [r7, #28]
 8007db6:	781b      	ldrb	r3, [r3, #0]
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007dbc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007dc4:	d051      	beq.n	8007e6a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007dc6:	f7fc fb8d 	bl	80044e4 <HAL_GetTick>
 8007dca:	4602      	mov	r2, r0
 8007dcc:	6a3b      	ldr	r3, [r7, #32]
 8007dce:	1ad3      	subs	r3, r2, r3
 8007dd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d902      	bls.n	8007ddc <SPI_WaitFifoStateUntilTimeout+0x80>
 8007dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d13d      	bne.n	8007e58 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	685a      	ldr	r2, [r3, #4]
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007dea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007df4:	d111      	bne.n	8007e1a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007dfe:	d004      	beq.n	8007e0a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e08:	d107      	bne.n	8007e1a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e18:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e22:	d10f      	bne.n	8007e44 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007e32:	601a      	str	r2, [r3, #0]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007e42:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2201      	movs	r2, #1
 8007e48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007e54:	2303      	movs	r3, #3
 8007e56:	e011      	b.n	8007e7c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007e58:	69bb      	ldr	r3, [r7, #24]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d102      	bne.n	8007e64 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e62:	e002      	b.n	8007e6a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8007e64:	69bb      	ldr	r3, [r7, #24]
 8007e66:	3b01      	subs	r3, #1
 8007e68:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	689a      	ldr	r2, [r3, #8]
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	4013      	ands	r3, r2
 8007e74:	687a      	ldr	r2, [r7, #4]
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d195      	bne.n	8007da6 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8007e7a:	2300      	movs	r3, #0
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3728      	adds	r7, #40	@ 0x28
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	200002ec 	.word	0x200002ec

08007e88 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b088      	sub	sp, #32
 8007e8c:	af02      	add	r7, sp, #8
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	60b9      	str	r1, [r7, #8]
 8007e92:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e9c:	d111      	bne.n	8007ec2 <SPI_EndRxTransaction+0x3a>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	689b      	ldr	r3, [r3, #8]
 8007ea2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ea6:	d004      	beq.n	8007eb2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007eb0:	d107      	bne.n	8007ec2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ec0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007eca:	d112      	bne.n	8007ef2 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	2180      	movs	r1, #128	@ 0x80
 8007ed6:	68f8      	ldr	r0, [r7, #12]
 8007ed8:	f7ff feb8 	bl	8007c4c <SPI_WaitFlagStateUntilTimeout>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d021      	beq.n	8007f26 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ee6:	f043 0220 	orr.w	r2, r3, #32
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	e03d      	b.n	8007f6e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007ef2:	4b21      	ldr	r3, [pc, #132]	@ (8007f78 <SPI_EndRxTransaction+0xf0>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	4a21      	ldr	r2, [pc, #132]	@ (8007f7c <SPI_EndRxTransaction+0xf4>)
 8007ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8007efc:	0d5b      	lsrs	r3, r3, #21
 8007efe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007f02:	fb02 f303 	mul.w	r3, r2, r3
 8007f06:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d00a      	beq.n	8007f24 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	3b01      	subs	r3, #1
 8007f12:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f1e:	2b80      	cmp	r3, #128	@ 0x80
 8007f20:	d0f2      	beq.n	8007f08 <SPI_EndRxTransaction+0x80>
 8007f22:	e000      	b.n	8007f26 <SPI_EndRxTransaction+0x9e>
        break;
 8007f24:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f2e:	d11d      	bne.n	8007f6c <SPI_EndRxTransaction+0xe4>
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f38:	d004      	beq.n	8007f44 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	689b      	ldr	r3, [r3, #8]
 8007f3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f42:	d113      	bne.n	8007f6c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	9300      	str	r3, [sp, #0]
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007f50:	68f8      	ldr	r0, [r7, #12]
 8007f52:	f7ff ff03 	bl	8007d5c <SPI_WaitFifoStateUntilTimeout>
 8007f56:	4603      	mov	r3, r0
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d007      	beq.n	8007f6c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f60:	f043 0220 	orr.w	r2, r3, #32
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007f68:	2303      	movs	r3, #3
 8007f6a:	e000      	b.n	8007f6e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8007f6c:	2300      	movs	r3, #0
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3718      	adds	r7, #24
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop
 8007f78:	200002ec 	.word	0x200002ec
 8007f7c:	165e9f81 	.word	0x165e9f81

08007f80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b088      	sub	sp, #32
 8007f84:	af02      	add	r7, sp, #8
 8007f86:	60f8      	str	r0, [r7, #12]
 8007f88:	60b9      	str	r1, [r7, #8]
 8007f8a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	9300      	str	r3, [sp, #0]
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	2200      	movs	r2, #0
 8007f94:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007f98:	68f8      	ldr	r0, [r7, #12]
 8007f9a:	f7ff fedf 	bl	8007d5c <SPI_WaitFifoStateUntilTimeout>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d007      	beq.n	8007fb4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fa8:	f043 0220 	orr.w	r2, r3, #32
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007fb0:	2303      	movs	r3, #3
 8007fb2:	e046      	b.n	8008042 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007fb4:	4b25      	ldr	r3, [pc, #148]	@ (800804c <SPI_EndRxTxTransaction+0xcc>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a25      	ldr	r2, [pc, #148]	@ (8008050 <SPI_EndRxTxTransaction+0xd0>)
 8007fba:	fba2 2303 	umull	r2, r3, r2, r3
 8007fbe:	0d5b      	lsrs	r3, r3, #21
 8007fc0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007fc4:	fb02 f303 	mul.w	r3, r2, r3
 8007fc8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007fd2:	d112      	bne.n	8007ffa <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	9300      	str	r3, [sp, #0]
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	2180      	movs	r1, #128	@ 0x80
 8007fde:	68f8      	ldr	r0, [r7, #12]
 8007fe0:	f7ff fe34 	bl	8007c4c <SPI_WaitFlagStateUntilTimeout>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d016      	beq.n	8008018 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fee:	f043 0220 	orr.w	r2, r3, #32
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007ff6:	2303      	movs	r3, #3
 8007ff8:	e023      	b.n	8008042 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d00a      	beq.n	8008016 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	3b01      	subs	r3, #1
 8008004:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	689b      	ldr	r3, [r3, #8]
 800800c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008010:	2b80      	cmp	r3, #128	@ 0x80
 8008012:	d0f2      	beq.n	8007ffa <SPI_EndRxTxTransaction+0x7a>
 8008014:	e000      	b.n	8008018 <SPI_EndRxTxTransaction+0x98>
        break;
 8008016:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	9300      	str	r3, [sp, #0]
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	2200      	movs	r2, #0
 8008020:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008024:	68f8      	ldr	r0, [r7, #12]
 8008026:	f7ff fe99 	bl	8007d5c <SPI_WaitFifoStateUntilTimeout>
 800802a:	4603      	mov	r3, r0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d007      	beq.n	8008040 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008034:	f043 0220 	orr.w	r2, r3, #32
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800803c:	2303      	movs	r3, #3
 800803e:	e000      	b.n	8008042 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8008040:	2300      	movs	r3, #0
}
 8008042:	4618      	mov	r0, r3
 8008044:	3718      	adds	r7, #24
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}
 800804a:	bf00      	nop
 800804c:	200002ec 	.word	0x200002ec
 8008050:	165e9f81 	.word	0x165e9f81

08008054 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b082      	sub	sp, #8
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d101      	bne.n	8008066 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	e049      	b.n	80080fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800806c:	b2db      	uxtb	r3, r3
 800806e:	2b00      	cmp	r3, #0
 8008070:	d106      	bne.n	8008080 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f7fb fd7c 	bl	8003b78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2202      	movs	r2, #2
 8008084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	3304      	adds	r3, #4
 8008090:	4619      	mov	r1, r3
 8008092:	4610      	mov	r0, r2
 8008094:	f000 fe4e 	bl	8008d34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2201      	movs	r2, #1
 800809c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2201      	movs	r2, #1
 80080a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2201      	movs	r2, #1
 80080ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2201      	movs	r2, #1
 80080b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2201      	movs	r2, #1
 80080bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2201      	movs	r2, #1
 80080c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2201      	movs	r2, #1
 80080cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2201      	movs	r2, #1
 80080d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2201      	movs	r2, #1
 80080dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2201      	movs	r2, #1
 80080e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2201      	movs	r2, #1
 80080ec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2201      	movs	r2, #1
 80080f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80080f8:	2300      	movs	r3, #0
}
 80080fa:	4618      	mov	r0, r3
 80080fc:	3708      	adds	r7, #8
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}
	...

08008104 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008104:	b480      	push	{r7}
 8008106:	b085      	sub	sp, #20
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008112:	b2db      	uxtb	r3, r3
 8008114:	2b01      	cmp	r3, #1
 8008116:	d001      	beq.n	800811c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	e04c      	b.n	80081b6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2202      	movs	r2, #2
 8008120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a26      	ldr	r2, [pc, #152]	@ (80081c4 <HAL_TIM_Base_Start+0xc0>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d022      	beq.n	8008174 <HAL_TIM_Base_Start+0x70>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008136:	d01d      	beq.n	8008174 <HAL_TIM_Base_Start+0x70>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a22      	ldr	r2, [pc, #136]	@ (80081c8 <HAL_TIM_Base_Start+0xc4>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d018      	beq.n	8008174 <HAL_TIM_Base_Start+0x70>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a21      	ldr	r2, [pc, #132]	@ (80081cc <HAL_TIM_Base_Start+0xc8>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d013      	beq.n	8008174 <HAL_TIM_Base_Start+0x70>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a1f      	ldr	r2, [pc, #124]	@ (80081d0 <HAL_TIM_Base_Start+0xcc>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d00e      	beq.n	8008174 <HAL_TIM_Base_Start+0x70>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a1e      	ldr	r2, [pc, #120]	@ (80081d4 <HAL_TIM_Base_Start+0xd0>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d009      	beq.n	8008174 <HAL_TIM_Base_Start+0x70>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a1c      	ldr	r2, [pc, #112]	@ (80081d8 <HAL_TIM_Base_Start+0xd4>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d004      	beq.n	8008174 <HAL_TIM_Base_Start+0x70>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a1b      	ldr	r2, [pc, #108]	@ (80081dc <HAL_TIM_Base_Start+0xd8>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d115      	bne.n	80081a0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	689a      	ldr	r2, [r3, #8]
 800817a:	4b19      	ldr	r3, [pc, #100]	@ (80081e0 <HAL_TIM_Base_Start+0xdc>)
 800817c:	4013      	ands	r3, r2
 800817e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2b06      	cmp	r3, #6
 8008184:	d015      	beq.n	80081b2 <HAL_TIM_Base_Start+0xae>
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800818c:	d011      	beq.n	80081b2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	681a      	ldr	r2, [r3, #0]
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f042 0201 	orr.w	r2, r2, #1
 800819c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800819e:	e008      	b.n	80081b2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	681a      	ldr	r2, [r3, #0]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f042 0201 	orr.w	r2, r2, #1
 80081ae:	601a      	str	r2, [r3, #0]
 80081b0:	e000      	b.n	80081b4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3714      	adds	r7, #20
 80081ba:	46bd      	mov	sp, r7
 80081bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c0:	4770      	bx	lr
 80081c2:	bf00      	nop
 80081c4:	40010000 	.word	0x40010000
 80081c8:	40000400 	.word	0x40000400
 80081cc:	40000800 	.word	0x40000800
 80081d0:	40000c00 	.word	0x40000c00
 80081d4:	40010400 	.word	0x40010400
 80081d8:	40014000 	.word	0x40014000
 80081dc:	40001800 	.word	0x40001800
 80081e0:	00010007 	.word	0x00010007

080081e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b082      	sub	sp, #8
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d101      	bne.n	80081f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
 80081f4:	e049      	b.n	800828a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d106      	bne.n	8008210 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2200      	movs	r2, #0
 8008206:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 f841 	bl	8008292 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2202      	movs	r2, #2
 8008214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	3304      	adds	r3, #4
 8008220:	4619      	mov	r1, r3
 8008222:	4610      	mov	r0, r2
 8008224:	f000 fd86 	bl	8008d34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2201      	movs	r2, #1
 800823c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2201      	movs	r2, #1
 8008244:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2201      	movs	r2, #1
 8008254:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2201      	movs	r2, #1
 800825c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2201      	movs	r2, #1
 8008264:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2201      	movs	r2, #1
 800826c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2201      	movs	r2, #1
 8008274:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2201      	movs	r2, #1
 800827c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2201      	movs	r2, #1
 8008284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3708      	adds	r7, #8
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008292:	b480      	push	{r7}
 8008294:	b083      	sub	sp, #12
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800829a:	bf00      	nop
 800829c:	370c      	adds	r7, #12
 800829e:	46bd      	mov	sp, r7
 80082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a4:	4770      	bx	lr
	...

080082a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b084      	sub	sp, #16
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d109      	bne.n	80082cc <HAL_TIM_PWM_Start+0x24>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80082be:	b2db      	uxtb	r3, r3
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	bf14      	ite	ne
 80082c4:	2301      	movne	r3, #1
 80082c6:	2300      	moveq	r3, #0
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	e03c      	b.n	8008346 <HAL_TIM_PWM_Start+0x9e>
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	2b04      	cmp	r3, #4
 80082d0:	d109      	bne.n	80082e6 <HAL_TIM_PWM_Start+0x3e>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80082d8:	b2db      	uxtb	r3, r3
 80082da:	2b01      	cmp	r3, #1
 80082dc:	bf14      	ite	ne
 80082de:	2301      	movne	r3, #1
 80082e0:	2300      	moveq	r3, #0
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	e02f      	b.n	8008346 <HAL_TIM_PWM_Start+0x9e>
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	2b08      	cmp	r3, #8
 80082ea:	d109      	bne.n	8008300 <HAL_TIM_PWM_Start+0x58>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80082f2:	b2db      	uxtb	r3, r3
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	bf14      	ite	ne
 80082f8:	2301      	movne	r3, #1
 80082fa:	2300      	moveq	r3, #0
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	e022      	b.n	8008346 <HAL_TIM_PWM_Start+0x9e>
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	2b0c      	cmp	r3, #12
 8008304:	d109      	bne.n	800831a <HAL_TIM_PWM_Start+0x72>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800830c:	b2db      	uxtb	r3, r3
 800830e:	2b01      	cmp	r3, #1
 8008310:	bf14      	ite	ne
 8008312:	2301      	movne	r3, #1
 8008314:	2300      	moveq	r3, #0
 8008316:	b2db      	uxtb	r3, r3
 8008318:	e015      	b.n	8008346 <HAL_TIM_PWM_Start+0x9e>
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	2b10      	cmp	r3, #16
 800831e:	d109      	bne.n	8008334 <HAL_TIM_PWM_Start+0x8c>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008326:	b2db      	uxtb	r3, r3
 8008328:	2b01      	cmp	r3, #1
 800832a:	bf14      	ite	ne
 800832c:	2301      	movne	r3, #1
 800832e:	2300      	moveq	r3, #0
 8008330:	b2db      	uxtb	r3, r3
 8008332:	e008      	b.n	8008346 <HAL_TIM_PWM_Start+0x9e>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800833a:	b2db      	uxtb	r3, r3
 800833c:	2b01      	cmp	r3, #1
 800833e:	bf14      	ite	ne
 8008340:	2301      	movne	r3, #1
 8008342:	2300      	moveq	r3, #0
 8008344:	b2db      	uxtb	r3, r3
 8008346:	2b00      	cmp	r3, #0
 8008348:	d001      	beq.n	800834e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800834a:	2301      	movs	r3, #1
 800834c:	e092      	b.n	8008474 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d104      	bne.n	800835e <HAL_TIM_PWM_Start+0xb6>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2202      	movs	r2, #2
 8008358:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800835c:	e023      	b.n	80083a6 <HAL_TIM_PWM_Start+0xfe>
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	2b04      	cmp	r3, #4
 8008362:	d104      	bne.n	800836e <HAL_TIM_PWM_Start+0xc6>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2202      	movs	r2, #2
 8008368:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800836c:	e01b      	b.n	80083a6 <HAL_TIM_PWM_Start+0xfe>
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	2b08      	cmp	r3, #8
 8008372:	d104      	bne.n	800837e <HAL_TIM_PWM_Start+0xd6>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2202      	movs	r2, #2
 8008378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800837c:	e013      	b.n	80083a6 <HAL_TIM_PWM_Start+0xfe>
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	2b0c      	cmp	r3, #12
 8008382:	d104      	bne.n	800838e <HAL_TIM_PWM_Start+0xe6>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2202      	movs	r2, #2
 8008388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800838c:	e00b      	b.n	80083a6 <HAL_TIM_PWM_Start+0xfe>
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	2b10      	cmp	r3, #16
 8008392:	d104      	bne.n	800839e <HAL_TIM_PWM_Start+0xf6>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2202      	movs	r2, #2
 8008398:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800839c:	e003      	b.n	80083a6 <HAL_TIM_PWM_Start+0xfe>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2202      	movs	r2, #2
 80083a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2201      	movs	r2, #1
 80083ac:	6839      	ldr	r1, [r7, #0]
 80083ae:	4618      	mov	r0, r3
 80083b0:	f001 f85e 	bl	8009470 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a30      	ldr	r2, [pc, #192]	@ (800847c <HAL_TIM_PWM_Start+0x1d4>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d004      	beq.n	80083c8 <HAL_TIM_PWM_Start+0x120>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a2f      	ldr	r2, [pc, #188]	@ (8008480 <HAL_TIM_PWM_Start+0x1d8>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d101      	bne.n	80083cc <HAL_TIM_PWM_Start+0x124>
 80083c8:	2301      	movs	r3, #1
 80083ca:	e000      	b.n	80083ce <HAL_TIM_PWM_Start+0x126>
 80083cc:	2300      	movs	r3, #0
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d007      	beq.n	80083e2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80083e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a25      	ldr	r2, [pc, #148]	@ (800847c <HAL_TIM_PWM_Start+0x1d4>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d022      	beq.n	8008432 <HAL_TIM_PWM_Start+0x18a>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083f4:	d01d      	beq.n	8008432 <HAL_TIM_PWM_Start+0x18a>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a22      	ldr	r2, [pc, #136]	@ (8008484 <HAL_TIM_PWM_Start+0x1dc>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d018      	beq.n	8008432 <HAL_TIM_PWM_Start+0x18a>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a20      	ldr	r2, [pc, #128]	@ (8008488 <HAL_TIM_PWM_Start+0x1e0>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d013      	beq.n	8008432 <HAL_TIM_PWM_Start+0x18a>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a1f      	ldr	r2, [pc, #124]	@ (800848c <HAL_TIM_PWM_Start+0x1e4>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d00e      	beq.n	8008432 <HAL_TIM_PWM_Start+0x18a>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a19      	ldr	r2, [pc, #100]	@ (8008480 <HAL_TIM_PWM_Start+0x1d8>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d009      	beq.n	8008432 <HAL_TIM_PWM_Start+0x18a>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a1b      	ldr	r2, [pc, #108]	@ (8008490 <HAL_TIM_PWM_Start+0x1e8>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d004      	beq.n	8008432 <HAL_TIM_PWM_Start+0x18a>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a19      	ldr	r2, [pc, #100]	@ (8008494 <HAL_TIM_PWM_Start+0x1ec>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d115      	bne.n	800845e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	689a      	ldr	r2, [r3, #8]
 8008438:	4b17      	ldr	r3, [pc, #92]	@ (8008498 <HAL_TIM_PWM_Start+0x1f0>)
 800843a:	4013      	ands	r3, r2
 800843c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2b06      	cmp	r3, #6
 8008442:	d015      	beq.n	8008470 <HAL_TIM_PWM_Start+0x1c8>
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800844a:	d011      	beq.n	8008470 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	681a      	ldr	r2, [r3, #0]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f042 0201 	orr.w	r2, r2, #1
 800845a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800845c:	e008      	b.n	8008470 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	681a      	ldr	r2, [r3, #0]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f042 0201 	orr.w	r2, r2, #1
 800846c:	601a      	str	r2, [r3, #0]
 800846e:	e000      	b.n	8008472 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008470:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008472:	2300      	movs	r3, #0
}
 8008474:	4618      	mov	r0, r3
 8008476:	3710      	adds	r7, #16
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}
 800847c:	40010000 	.word	0x40010000
 8008480:	40010400 	.word	0x40010400
 8008484:	40000400 	.word	0x40000400
 8008488:	40000800 	.word	0x40000800
 800848c:	40000c00 	.word	0x40000c00
 8008490:	40014000 	.word	0x40014000
 8008494:	40001800 	.word	0x40001800
 8008498:	00010007 	.word	0x00010007

0800849c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b086      	sub	sp, #24
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d101      	bne.n	80084b0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80084ac:	2301      	movs	r3, #1
 80084ae:	e08f      	b.n	80085d0 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084b6:	b2db      	uxtb	r3, r3
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d106      	bne.n	80084ca <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f7fb fa4d 	bl	8003964 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2202      	movs	r2, #2
 80084ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	6899      	ldr	r1, [r3, #8]
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681a      	ldr	r2, [r3, #0]
 80084dc:	4b3e      	ldr	r3, [pc, #248]	@ (80085d8 <HAL_TIM_Encoder_Init+0x13c>)
 80084de:	400b      	ands	r3, r1
 80084e0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681a      	ldr	r2, [r3, #0]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	3304      	adds	r3, #4
 80084ea:	4619      	mov	r1, r3
 80084ec:	4610      	mov	r0, r2
 80084ee:	f000 fc21 	bl	8008d34 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	699b      	ldr	r3, [r3, #24]
 8008500:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	6a1b      	ldr	r3, [r3, #32]
 8008508:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	697a      	ldr	r2, [r7, #20]
 8008510:	4313      	orrs	r3, r2
 8008512:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008514:	693a      	ldr	r2, [r7, #16]
 8008516:	4b31      	ldr	r3, [pc, #196]	@ (80085dc <HAL_TIM_Encoder_Init+0x140>)
 8008518:	4013      	ands	r3, r2
 800851a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	689a      	ldr	r2, [r3, #8]
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	699b      	ldr	r3, [r3, #24]
 8008524:	021b      	lsls	r3, r3, #8
 8008526:	4313      	orrs	r3, r2
 8008528:	693a      	ldr	r2, [r7, #16]
 800852a:	4313      	orrs	r3, r2
 800852c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800852e:	693a      	ldr	r2, [r7, #16]
 8008530:	4b2b      	ldr	r3, [pc, #172]	@ (80085e0 <HAL_TIM_Encoder_Init+0x144>)
 8008532:	4013      	ands	r3, r2
 8008534:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008536:	693a      	ldr	r2, [r7, #16]
 8008538:	4b2a      	ldr	r3, [pc, #168]	@ (80085e4 <HAL_TIM_Encoder_Init+0x148>)
 800853a:	4013      	ands	r3, r2
 800853c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	68da      	ldr	r2, [r3, #12]
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	69db      	ldr	r3, [r3, #28]
 8008546:	021b      	lsls	r3, r3, #8
 8008548:	4313      	orrs	r3, r2
 800854a:	693a      	ldr	r2, [r7, #16]
 800854c:	4313      	orrs	r3, r2
 800854e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	691b      	ldr	r3, [r3, #16]
 8008554:	011a      	lsls	r2, r3, #4
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	6a1b      	ldr	r3, [r3, #32]
 800855a:	031b      	lsls	r3, r3, #12
 800855c:	4313      	orrs	r3, r2
 800855e:	693a      	ldr	r2, [r7, #16]
 8008560:	4313      	orrs	r3, r2
 8008562:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800856a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8008572:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	685a      	ldr	r2, [r3, #4]
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	695b      	ldr	r3, [r3, #20]
 800857c:	011b      	lsls	r3, r3, #4
 800857e:	4313      	orrs	r3, r2
 8008580:	68fa      	ldr	r2, [r7, #12]
 8008582:	4313      	orrs	r3, r2
 8008584:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	697a      	ldr	r2, [r7, #20]
 800858c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	693a      	ldr	r2, [r7, #16]
 8008594:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	68fa      	ldr	r2, [r7, #12]
 800859c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2201      	movs	r2, #1
 80085a2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2201      	movs	r2, #1
 80085aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2201      	movs	r2, #1
 80085b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2201      	movs	r2, #1
 80085ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2201      	movs	r2, #1
 80085c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2201      	movs	r2, #1
 80085ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80085ce:	2300      	movs	r3, #0
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3718      	adds	r7, #24
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}
 80085d8:	fffebff8 	.word	0xfffebff8
 80085dc:	fffffcfc 	.word	0xfffffcfc
 80085e0:	fffff3f3 	.word	0xfffff3f3
 80085e4:	ffff0f0f 	.word	0xffff0f0f

080085e8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b084      	sub	sp, #16
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80085f8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008600:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008608:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008610:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d110      	bne.n	800863a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008618:	7bfb      	ldrb	r3, [r7, #15]
 800861a:	2b01      	cmp	r3, #1
 800861c:	d102      	bne.n	8008624 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800861e:	7b7b      	ldrb	r3, [r7, #13]
 8008620:	2b01      	cmp	r3, #1
 8008622:	d001      	beq.n	8008628 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008624:	2301      	movs	r3, #1
 8008626:	e069      	b.n	80086fc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2202      	movs	r2, #2
 800862c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2202      	movs	r2, #2
 8008634:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008638:	e031      	b.n	800869e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	2b04      	cmp	r3, #4
 800863e:	d110      	bne.n	8008662 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008640:	7bbb      	ldrb	r3, [r7, #14]
 8008642:	2b01      	cmp	r3, #1
 8008644:	d102      	bne.n	800864c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008646:	7b3b      	ldrb	r3, [r7, #12]
 8008648:	2b01      	cmp	r3, #1
 800864a:	d001      	beq.n	8008650 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800864c:	2301      	movs	r3, #1
 800864e:	e055      	b.n	80086fc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2202      	movs	r2, #2
 8008654:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2202      	movs	r2, #2
 800865c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008660:	e01d      	b.n	800869e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008662:	7bfb      	ldrb	r3, [r7, #15]
 8008664:	2b01      	cmp	r3, #1
 8008666:	d108      	bne.n	800867a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008668:	7bbb      	ldrb	r3, [r7, #14]
 800866a:	2b01      	cmp	r3, #1
 800866c:	d105      	bne.n	800867a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800866e:	7b7b      	ldrb	r3, [r7, #13]
 8008670:	2b01      	cmp	r3, #1
 8008672:	d102      	bne.n	800867a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008674:	7b3b      	ldrb	r3, [r7, #12]
 8008676:	2b01      	cmp	r3, #1
 8008678:	d001      	beq.n	800867e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800867a:	2301      	movs	r3, #1
 800867c:	e03e      	b.n	80086fc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2202      	movs	r2, #2
 8008682:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2202      	movs	r2, #2
 800868a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2202      	movs	r2, #2
 8008692:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2202      	movs	r2, #2
 800869a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d003      	beq.n	80086ac <HAL_TIM_Encoder_Start+0xc4>
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	2b04      	cmp	r3, #4
 80086a8:	d008      	beq.n	80086bc <HAL_TIM_Encoder_Start+0xd4>
 80086aa:	e00f      	b.n	80086cc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2201      	movs	r2, #1
 80086b2:	2100      	movs	r1, #0
 80086b4:	4618      	mov	r0, r3
 80086b6:	f000 fedb 	bl	8009470 <TIM_CCxChannelCmd>
      break;
 80086ba:	e016      	b.n	80086ea <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2201      	movs	r2, #1
 80086c2:	2104      	movs	r1, #4
 80086c4:	4618      	mov	r0, r3
 80086c6:	f000 fed3 	bl	8009470 <TIM_CCxChannelCmd>
      break;
 80086ca:	e00e      	b.n	80086ea <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	2201      	movs	r2, #1
 80086d2:	2100      	movs	r1, #0
 80086d4:	4618      	mov	r0, r3
 80086d6:	f000 fecb 	bl	8009470 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	2201      	movs	r2, #1
 80086e0:	2104      	movs	r1, #4
 80086e2:	4618      	mov	r0, r3
 80086e4:	f000 fec4 	bl	8009470 <TIM_CCxChannelCmd>
      break;
 80086e8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f042 0201 	orr.w	r2, r2, #1
 80086f8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80086fa:	2300      	movs	r3, #0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3710      	adds	r7, #16
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}

08008704 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b084      	sub	sp, #16
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	68db      	ldr	r3, [r3, #12]
 8008712:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	691b      	ldr	r3, [r3, #16]
 800871a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	f003 0302 	and.w	r3, r3, #2
 8008722:	2b00      	cmp	r3, #0
 8008724:	d020      	beq.n	8008768 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	f003 0302 	and.w	r3, r3, #2
 800872c:	2b00      	cmp	r3, #0
 800872e:	d01b      	beq.n	8008768 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f06f 0202 	mvn.w	r2, #2
 8008738:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2201      	movs	r2, #1
 800873e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	699b      	ldr	r3, [r3, #24]
 8008746:	f003 0303 	and.w	r3, r3, #3
 800874a:	2b00      	cmp	r3, #0
 800874c:	d003      	beq.n	8008756 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f000 fad2 	bl	8008cf8 <HAL_TIM_IC_CaptureCallback>
 8008754:	e005      	b.n	8008762 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f000 fac4 	bl	8008ce4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f000 fad5 	bl	8008d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2200      	movs	r2, #0
 8008766:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	f003 0304 	and.w	r3, r3, #4
 800876e:	2b00      	cmp	r3, #0
 8008770:	d020      	beq.n	80087b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	f003 0304 	and.w	r3, r3, #4
 8008778:	2b00      	cmp	r3, #0
 800877a:	d01b      	beq.n	80087b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f06f 0204 	mvn.w	r2, #4
 8008784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2202      	movs	r2, #2
 800878a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	699b      	ldr	r3, [r3, #24]
 8008792:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008796:	2b00      	cmp	r3, #0
 8008798:	d003      	beq.n	80087a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 faac 	bl	8008cf8 <HAL_TIM_IC_CaptureCallback>
 80087a0:	e005      	b.n	80087ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 fa9e 	bl	8008ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f000 faaf 	bl	8008d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2200      	movs	r2, #0
 80087b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	f003 0308 	and.w	r3, r3, #8
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d020      	beq.n	8008800 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	f003 0308 	and.w	r3, r3, #8
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d01b      	beq.n	8008800 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f06f 0208 	mvn.w	r2, #8
 80087d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2204      	movs	r2, #4
 80087d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	69db      	ldr	r3, [r3, #28]
 80087de:	f003 0303 	and.w	r3, r3, #3
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d003      	beq.n	80087ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 fa86 	bl	8008cf8 <HAL_TIM_IC_CaptureCallback>
 80087ec:	e005      	b.n	80087fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f000 fa78 	bl	8008ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f000 fa89 	bl	8008d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2200      	movs	r2, #0
 80087fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	f003 0310 	and.w	r3, r3, #16
 8008806:	2b00      	cmp	r3, #0
 8008808:	d020      	beq.n	800884c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	f003 0310 	and.w	r3, r3, #16
 8008810:	2b00      	cmp	r3, #0
 8008812:	d01b      	beq.n	800884c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f06f 0210 	mvn.w	r2, #16
 800881c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2208      	movs	r2, #8
 8008822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	69db      	ldr	r3, [r3, #28]
 800882a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800882e:	2b00      	cmp	r3, #0
 8008830:	d003      	beq.n	800883a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f000 fa60 	bl	8008cf8 <HAL_TIM_IC_CaptureCallback>
 8008838:	e005      	b.n	8008846 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 fa52 	bl	8008ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f000 fa63 	bl	8008d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2200      	movs	r2, #0
 800884a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	f003 0301 	and.w	r3, r3, #1
 8008852:	2b00      	cmp	r3, #0
 8008854:	d00c      	beq.n	8008870 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	f003 0301 	and.w	r3, r3, #1
 800885c:	2b00      	cmp	r3, #0
 800885e:	d007      	beq.n	8008870 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f06f 0201 	mvn.w	r2, #1
 8008868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f000 fa30 	bl	8008cd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008876:	2b00      	cmp	r3, #0
 8008878:	d104      	bne.n	8008884 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008880:	2b00      	cmp	r3, #0
 8008882:	d00c      	beq.n	800889e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800888a:	2b00      	cmp	r3, #0
 800888c:	d007      	beq.n	800889e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008896:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 fea7 	bl	80095ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00c      	beq.n	80088c2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d007      	beq.n	80088c2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80088ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f000 fe9f 	bl	8009600 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d00c      	beq.n	80088e6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d007      	beq.n	80088e6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80088de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f000 fa1d 	bl	8008d20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	f003 0320 	and.w	r3, r3, #32
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d00c      	beq.n	800890a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f003 0320 	and.w	r3, r3, #32
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d007      	beq.n	800890a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f06f 0220 	mvn.w	r2, #32
 8008902:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f000 fe67 	bl	80095d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800890a:	bf00      	nop
 800890c:	3710      	adds	r7, #16
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}
	...

08008914 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b086      	sub	sp, #24
 8008918:	af00      	add	r7, sp, #0
 800891a:	60f8      	str	r0, [r7, #12]
 800891c:	60b9      	str	r1, [r7, #8]
 800891e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008920:	2300      	movs	r3, #0
 8008922:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800892a:	2b01      	cmp	r3, #1
 800892c:	d101      	bne.n	8008932 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800892e:	2302      	movs	r3, #2
 8008930:	e0ff      	b.n	8008b32 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2201      	movs	r2, #1
 8008936:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2b14      	cmp	r3, #20
 800893e:	f200 80f0 	bhi.w	8008b22 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008942:	a201      	add	r2, pc, #4	@ (adr r2, 8008948 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008948:	0800899d 	.word	0x0800899d
 800894c:	08008b23 	.word	0x08008b23
 8008950:	08008b23 	.word	0x08008b23
 8008954:	08008b23 	.word	0x08008b23
 8008958:	080089dd 	.word	0x080089dd
 800895c:	08008b23 	.word	0x08008b23
 8008960:	08008b23 	.word	0x08008b23
 8008964:	08008b23 	.word	0x08008b23
 8008968:	08008a1f 	.word	0x08008a1f
 800896c:	08008b23 	.word	0x08008b23
 8008970:	08008b23 	.word	0x08008b23
 8008974:	08008b23 	.word	0x08008b23
 8008978:	08008a5f 	.word	0x08008a5f
 800897c:	08008b23 	.word	0x08008b23
 8008980:	08008b23 	.word	0x08008b23
 8008984:	08008b23 	.word	0x08008b23
 8008988:	08008aa1 	.word	0x08008aa1
 800898c:	08008b23 	.word	0x08008b23
 8008990:	08008b23 	.word	0x08008b23
 8008994:	08008b23 	.word	0x08008b23
 8008998:	08008ae1 	.word	0x08008ae1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	68b9      	ldr	r1, [r7, #8]
 80089a2:	4618      	mov	r0, r3
 80089a4:	f000 fa6c 	bl	8008e80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	699a      	ldr	r2, [r3, #24]
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f042 0208 	orr.w	r2, r2, #8
 80089b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	699a      	ldr	r2, [r3, #24]
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f022 0204 	bic.w	r2, r2, #4
 80089c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	6999      	ldr	r1, [r3, #24]
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	691a      	ldr	r2, [r3, #16]
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	430a      	orrs	r2, r1
 80089d8:	619a      	str	r2, [r3, #24]
      break;
 80089da:	e0a5      	b.n	8008b28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	68b9      	ldr	r1, [r7, #8]
 80089e2:	4618      	mov	r0, r3
 80089e4:	f000 fabe 	bl	8008f64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	699a      	ldr	r2, [r3, #24]
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80089f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	699a      	ldr	r2, [r3, #24]
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	6999      	ldr	r1, [r3, #24]
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	691b      	ldr	r3, [r3, #16]
 8008a12:	021a      	lsls	r2, r3, #8
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	430a      	orrs	r2, r1
 8008a1a:	619a      	str	r2, [r3, #24]
      break;
 8008a1c:	e084      	b.n	8008b28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	68b9      	ldr	r1, [r7, #8]
 8008a24:	4618      	mov	r0, r3
 8008a26:	f000 fb15 	bl	8009054 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	69da      	ldr	r2, [r3, #28]
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f042 0208 	orr.w	r2, r2, #8
 8008a38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	69da      	ldr	r2, [r3, #28]
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f022 0204 	bic.w	r2, r2, #4
 8008a48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	69d9      	ldr	r1, [r3, #28]
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	691a      	ldr	r2, [r3, #16]
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	430a      	orrs	r2, r1
 8008a5a:	61da      	str	r2, [r3, #28]
      break;
 8008a5c:	e064      	b.n	8008b28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	68b9      	ldr	r1, [r7, #8]
 8008a64:	4618      	mov	r0, r3
 8008a66:	f000 fb6b 	bl	8009140 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	69da      	ldr	r2, [r3, #28]
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	69da      	ldr	r2, [r3, #28]
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008a88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	69d9      	ldr	r1, [r3, #28]
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	691b      	ldr	r3, [r3, #16]
 8008a94:	021a      	lsls	r2, r3, #8
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	430a      	orrs	r2, r1
 8008a9c:	61da      	str	r2, [r3, #28]
      break;
 8008a9e:	e043      	b.n	8008b28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	68b9      	ldr	r1, [r7, #8]
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f000 fba2 	bl	80091f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f042 0208 	orr.w	r2, r2, #8
 8008aba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f022 0204 	bic.w	r2, r2, #4
 8008aca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	691a      	ldr	r2, [r3, #16]
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	430a      	orrs	r2, r1
 8008adc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008ade:	e023      	b.n	8008b28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	68b9      	ldr	r1, [r7, #8]
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	f000 fbd4 	bl	8009294 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008afa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b0a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	691b      	ldr	r3, [r3, #16]
 8008b16:	021a      	lsls	r2, r3, #8
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	430a      	orrs	r2, r1
 8008b1e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008b20:	e002      	b.n	8008b28 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008b22:	2301      	movs	r3, #1
 8008b24:	75fb      	strb	r3, [r7, #23]
      break;
 8008b26:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008b30:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	3718      	adds	r7, #24
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}
 8008b3a:	bf00      	nop

08008b3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b084      	sub	sp, #16
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
 8008b44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008b46:	2300      	movs	r3, #0
 8008b48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	d101      	bne.n	8008b58 <HAL_TIM_ConfigClockSource+0x1c>
 8008b54:	2302      	movs	r3, #2
 8008b56:	e0b4      	b.n	8008cc2 <HAL_TIM_ConfigClockSource+0x186>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2202      	movs	r2, #2
 8008b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	689b      	ldr	r3, [r3, #8]
 8008b6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008b70:	68ba      	ldr	r2, [r7, #8]
 8008b72:	4b56      	ldr	r3, [pc, #344]	@ (8008ccc <HAL_TIM_ConfigClockSource+0x190>)
 8008b74:	4013      	ands	r3, r2
 8008b76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008b7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	68ba      	ldr	r2, [r7, #8]
 8008b86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b90:	d03e      	beq.n	8008c10 <HAL_TIM_ConfigClockSource+0xd4>
 8008b92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b96:	f200 8087 	bhi.w	8008ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8008b9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b9e:	f000 8086 	beq.w	8008cae <HAL_TIM_ConfigClockSource+0x172>
 8008ba2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ba6:	d87f      	bhi.n	8008ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8008ba8:	2b70      	cmp	r3, #112	@ 0x70
 8008baa:	d01a      	beq.n	8008be2 <HAL_TIM_ConfigClockSource+0xa6>
 8008bac:	2b70      	cmp	r3, #112	@ 0x70
 8008bae:	d87b      	bhi.n	8008ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8008bb0:	2b60      	cmp	r3, #96	@ 0x60
 8008bb2:	d050      	beq.n	8008c56 <HAL_TIM_ConfigClockSource+0x11a>
 8008bb4:	2b60      	cmp	r3, #96	@ 0x60
 8008bb6:	d877      	bhi.n	8008ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8008bb8:	2b50      	cmp	r3, #80	@ 0x50
 8008bba:	d03c      	beq.n	8008c36 <HAL_TIM_ConfigClockSource+0xfa>
 8008bbc:	2b50      	cmp	r3, #80	@ 0x50
 8008bbe:	d873      	bhi.n	8008ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8008bc0:	2b40      	cmp	r3, #64	@ 0x40
 8008bc2:	d058      	beq.n	8008c76 <HAL_TIM_ConfigClockSource+0x13a>
 8008bc4:	2b40      	cmp	r3, #64	@ 0x40
 8008bc6:	d86f      	bhi.n	8008ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8008bc8:	2b30      	cmp	r3, #48	@ 0x30
 8008bca:	d064      	beq.n	8008c96 <HAL_TIM_ConfigClockSource+0x15a>
 8008bcc:	2b30      	cmp	r3, #48	@ 0x30
 8008bce:	d86b      	bhi.n	8008ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8008bd0:	2b20      	cmp	r3, #32
 8008bd2:	d060      	beq.n	8008c96 <HAL_TIM_ConfigClockSource+0x15a>
 8008bd4:	2b20      	cmp	r3, #32
 8008bd6:	d867      	bhi.n	8008ca8 <HAL_TIM_ConfigClockSource+0x16c>
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d05c      	beq.n	8008c96 <HAL_TIM_ConfigClockSource+0x15a>
 8008bdc:	2b10      	cmp	r3, #16
 8008bde:	d05a      	beq.n	8008c96 <HAL_TIM_ConfigClockSource+0x15a>
 8008be0:	e062      	b.n	8008ca8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008bf2:	f000 fc1d 	bl	8009430 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008c04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	68ba      	ldr	r2, [r7, #8]
 8008c0c:	609a      	str	r2, [r3, #8]
      break;
 8008c0e:	e04f      	b.n	8008cb0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008c18:	683b      	ldr	r3, [r7, #0]
 8008c1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008c20:	f000 fc06 	bl	8009430 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	689a      	ldr	r2, [r3, #8]
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008c32:	609a      	str	r2, [r3, #8]
      break;
 8008c34:	e03c      	b.n	8008cb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c42:	461a      	mov	r2, r3
 8008c44:	f000 fb7a 	bl	800933c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	2150      	movs	r1, #80	@ 0x50
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f000 fbd3 	bl	80093fa <TIM_ITRx_SetConfig>
      break;
 8008c54:	e02c      	b.n	8008cb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c62:	461a      	mov	r2, r3
 8008c64:	f000 fb99 	bl	800939a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	2160      	movs	r1, #96	@ 0x60
 8008c6e:	4618      	mov	r0, r3
 8008c70:	f000 fbc3 	bl	80093fa <TIM_ITRx_SetConfig>
      break;
 8008c74:	e01c      	b.n	8008cb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c82:	461a      	mov	r2, r3
 8008c84:	f000 fb5a 	bl	800933c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	2140      	movs	r1, #64	@ 0x40
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f000 fbb3 	bl	80093fa <TIM_ITRx_SetConfig>
      break;
 8008c94:	e00c      	b.n	8008cb0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4619      	mov	r1, r3
 8008ca0:	4610      	mov	r0, r2
 8008ca2:	f000 fbaa 	bl	80093fa <TIM_ITRx_SetConfig>
      break;
 8008ca6:	e003      	b.n	8008cb0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	73fb      	strb	r3, [r7, #15]
      break;
 8008cac:	e000      	b.n	8008cb0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008cae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3710      	adds	r7, #16
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	bf00      	nop
 8008ccc:	fffeff88 	.word	0xfffeff88

08008cd0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b083      	sub	sp, #12
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008cd8:	bf00      	nop
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr

08008ce4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b083      	sub	sp, #12
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008cec:	bf00      	nop
 8008cee:	370c      	adds	r7, #12
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf6:	4770      	bx	lr

08008cf8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b083      	sub	sp, #12
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008d00:	bf00      	nop
 8008d02:	370c      	adds	r7, #12
 8008d04:	46bd      	mov	sp, r7
 8008d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0a:	4770      	bx	lr

08008d0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b083      	sub	sp, #12
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008d14:	bf00      	nop
 8008d16:	370c      	adds	r7, #12
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr

08008d20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d28:	bf00      	nop
 8008d2a:	370c      	adds	r7, #12
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr

08008d34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b085      	sub	sp, #20
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	4a43      	ldr	r2, [pc, #268]	@ (8008e54 <TIM_Base_SetConfig+0x120>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d013      	beq.n	8008d74 <TIM_Base_SetConfig+0x40>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d52:	d00f      	beq.n	8008d74 <TIM_Base_SetConfig+0x40>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	4a40      	ldr	r2, [pc, #256]	@ (8008e58 <TIM_Base_SetConfig+0x124>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d00b      	beq.n	8008d74 <TIM_Base_SetConfig+0x40>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	4a3f      	ldr	r2, [pc, #252]	@ (8008e5c <TIM_Base_SetConfig+0x128>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d007      	beq.n	8008d74 <TIM_Base_SetConfig+0x40>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	4a3e      	ldr	r2, [pc, #248]	@ (8008e60 <TIM_Base_SetConfig+0x12c>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d003      	beq.n	8008d74 <TIM_Base_SetConfig+0x40>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	4a3d      	ldr	r2, [pc, #244]	@ (8008e64 <TIM_Base_SetConfig+0x130>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d108      	bne.n	8008d86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	68fa      	ldr	r2, [r7, #12]
 8008d82:	4313      	orrs	r3, r2
 8008d84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	4a32      	ldr	r2, [pc, #200]	@ (8008e54 <TIM_Base_SetConfig+0x120>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d02b      	beq.n	8008de6 <TIM_Base_SetConfig+0xb2>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d94:	d027      	beq.n	8008de6 <TIM_Base_SetConfig+0xb2>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	4a2f      	ldr	r2, [pc, #188]	@ (8008e58 <TIM_Base_SetConfig+0x124>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d023      	beq.n	8008de6 <TIM_Base_SetConfig+0xb2>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	4a2e      	ldr	r2, [pc, #184]	@ (8008e5c <TIM_Base_SetConfig+0x128>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d01f      	beq.n	8008de6 <TIM_Base_SetConfig+0xb2>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	4a2d      	ldr	r2, [pc, #180]	@ (8008e60 <TIM_Base_SetConfig+0x12c>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d01b      	beq.n	8008de6 <TIM_Base_SetConfig+0xb2>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	4a2c      	ldr	r2, [pc, #176]	@ (8008e64 <TIM_Base_SetConfig+0x130>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d017      	beq.n	8008de6 <TIM_Base_SetConfig+0xb2>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	4a2b      	ldr	r2, [pc, #172]	@ (8008e68 <TIM_Base_SetConfig+0x134>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d013      	beq.n	8008de6 <TIM_Base_SetConfig+0xb2>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	4a2a      	ldr	r2, [pc, #168]	@ (8008e6c <TIM_Base_SetConfig+0x138>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d00f      	beq.n	8008de6 <TIM_Base_SetConfig+0xb2>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4a29      	ldr	r2, [pc, #164]	@ (8008e70 <TIM_Base_SetConfig+0x13c>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d00b      	beq.n	8008de6 <TIM_Base_SetConfig+0xb2>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	4a28      	ldr	r2, [pc, #160]	@ (8008e74 <TIM_Base_SetConfig+0x140>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d007      	beq.n	8008de6 <TIM_Base_SetConfig+0xb2>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	4a27      	ldr	r2, [pc, #156]	@ (8008e78 <TIM_Base_SetConfig+0x144>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d003      	beq.n	8008de6 <TIM_Base_SetConfig+0xb2>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	4a26      	ldr	r2, [pc, #152]	@ (8008e7c <TIM_Base_SetConfig+0x148>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d108      	bne.n	8008df8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008dec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	68db      	ldr	r3, [r3, #12]
 8008df2:	68fa      	ldr	r2, [r7, #12]
 8008df4:	4313      	orrs	r3, r2
 8008df6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	695b      	ldr	r3, [r3, #20]
 8008e02:	4313      	orrs	r3, r2
 8008e04:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	689a      	ldr	r2, [r3, #8]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	681a      	ldr	r2, [r3, #0]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	4a0e      	ldr	r2, [pc, #56]	@ (8008e54 <TIM_Base_SetConfig+0x120>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d003      	beq.n	8008e26 <TIM_Base_SetConfig+0xf2>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	4a10      	ldr	r2, [pc, #64]	@ (8008e64 <TIM_Base_SetConfig+0x130>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d103      	bne.n	8008e2e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	691a      	ldr	r2, [r3, #16]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f043 0204 	orr.w	r2, r3, #4
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2201      	movs	r2, #1
 8008e3e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	68fa      	ldr	r2, [r7, #12]
 8008e44:	601a      	str	r2, [r3, #0]
}
 8008e46:	bf00      	nop
 8008e48:	3714      	adds	r7, #20
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr
 8008e52:	bf00      	nop
 8008e54:	40010000 	.word	0x40010000
 8008e58:	40000400 	.word	0x40000400
 8008e5c:	40000800 	.word	0x40000800
 8008e60:	40000c00 	.word	0x40000c00
 8008e64:	40010400 	.word	0x40010400
 8008e68:	40014000 	.word	0x40014000
 8008e6c:	40014400 	.word	0x40014400
 8008e70:	40014800 	.word	0x40014800
 8008e74:	40001800 	.word	0x40001800
 8008e78:	40001c00 	.word	0x40001c00
 8008e7c:	40002000 	.word	0x40002000

08008e80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b087      	sub	sp, #28
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
 8008e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6a1b      	ldr	r3, [r3, #32]
 8008e8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6a1b      	ldr	r3, [r3, #32]
 8008e94:	f023 0201 	bic.w	r2, r3, #1
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	699b      	ldr	r3, [r3, #24]
 8008ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008ea8:	68fa      	ldr	r2, [r7, #12]
 8008eaa:	4b2b      	ldr	r3, [pc, #172]	@ (8008f58 <TIM_OC1_SetConfig+0xd8>)
 8008eac:	4013      	ands	r3, r2
 8008eae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f023 0303 	bic.w	r3, r3, #3
 8008eb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	68fa      	ldr	r2, [r7, #12]
 8008ebe:	4313      	orrs	r3, r2
 8008ec0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008ec2:	697b      	ldr	r3, [r7, #20]
 8008ec4:	f023 0302 	bic.w	r3, r3, #2
 8008ec8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	689b      	ldr	r3, [r3, #8]
 8008ece:	697a      	ldr	r2, [r7, #20]
 8008ed0:	4313      	orrs	r3, r2
 8008ed2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	4a21      	ldr	r2, [pc, #132]	@ (8008f5c <TIM_OC1_SetConfig+0xdc>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d003      	beq.n	8008ee4 <TIM_OC1_SetConfig+0x64>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	4a20      	ldr	r2, [pc, #128]	@ (8008f60 <TIM_OC1_SetConfig+0xe0>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d10c      	bne.n	8008efe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ee4:	697b      	ldr	r3, [r7, #20]
 8008ee6:	f023 0308 	bic.w	r3, r3, #8
 8008eea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	68db      	ldr	r3, [r3, #12]
 8008ef0:	697a      	ldr	r2, [r7, #20]
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	f023 0304 	bic.w	r3, r3, #4
 8008efc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	4a16      	ldr	r2, [pc, #88]	@ (8008f5c <TIM_OC1_SetConfig+0xdc>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d003      	beq.n	8008f0e <TIM_OC1_SetConfig+0x8e>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	4a15      	ldr	r2, [pc, #84]	@ (8008f60 <TIM_OC1_SetConfig+0xe0>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d111      	bne.n	8008f32 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008f1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	695b      	ldr	r3, [r3, #20]
 8008f22:	693a      	ldr	r2, [r7, #16]
 8008f24:	4313      	orrs	r3, r2
 8008f26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	699b      	ldr	r3, [r3, #24]
 8008f2c:	693a      	ldr	r2, [r7, #16]
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	693a      	ldr	r2, [r7, #16]
 8008f36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	68fa      	ldr	r2, [r7, #12]
 8008f3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	685a      	ldr	r2, [r3, #4]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	697a      	ldr	r2, [r7, #20]
 8008f4a:	621a      	str	r2, [r3, #32]
}
 8008f4c:	bf00      	nop
 8008f4e:	371c      	adds	r7, #28
 8008f50:	46bd      	mov	sp, r7
 8008f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f56:	4770      	bx	lr
 8008f58:	fffeff8f 	.word	0xfffeff8f
 8008f5c:	40010000 	.word	0x40010000
 8008f60:	40010400 	.word	0x40010400

08008f64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f64:	b480      	push	{r7}
 8008f66:	b087      	sub	sp, #28
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
 8008f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6a1b      	ldr	r3, [r3, #32]
 8008f72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6a1b      	ldr	r3, [r3, #32]
 8008f78:	f023 0210 	bic.w	r2, r3, #16
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	685b      	ldr	r3, [r3, #4]
 8008f84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	699b      	ldr	r3, [r3, #24]
 8008f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	4b2e      	ldr	r3, [pc, #184]	@ (8009048 <TIM_OC2_SetConfig+0xe4>)
 8008f90:	4013      	ands	r3, r2
 8008f92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	021b      	lsls	r3, r3, #8
 8008fa2:	68fa      	ldr	r2, [r7, #12]
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	f023 0320 	bic.w	r3, r3, #32
 8008fae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	689b      	ldr	r3, [r3, #8]
 8008fb4:	011b      	lsls	r3, r3, #4
 8008fb6:	697a      	ldr	r2, [r7, #20]
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	4a23      	ldr	r2, [pc, #140]	@ (800904c <TIM_OC2_SetConfig+0xe8>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d003      	beq.n	8008fcc <TIM_OC2_SetConfig+0x68>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	4a22      	ldr	r2, [pc, #136]	@ (8009050 <TIM_OC2_SetConfig+0xec>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d10d      	bne.n	8008fe8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008fd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	68db      	ldr	r3, [r3, #12]
 8008fd8:	011b      	lsls	r3, r3, #4
 8008fda:	697a      	ldr	r2, [r7, #20]
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008fe6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	4a18      	ldr	r2, [pc, #96]	@ (800904c <TIM_OC2_SetConfig+0xe8>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d003      	beq.n	8008ff8 <TIM_OC2_SetConfig+0x94>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	4a17      	ldr	r2, [pc, #92]	@ (8009050 <TIM_OC2_SetConfig+0xec>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d113      	bne.n	8009020 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008ffe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009006:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	695b      	ldr	r3, [r3, #20]
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	693a      	ldr	r2, [r7, #16]
 8009010:	4313      	orrs	r3, r2
 8009012:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	699b      	ldr	r3, [r3, #24]
 8009018:	009b      	lsls	r3, r3, #2
 800901a:	693a      	ldr	r2, [r7, #16]
 800901c:	4313      	orrs	r3, r2
 800901e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	693a      	ldr	r2, [r7, #16]
 8009024:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	68fa      	ldr	r2, [r7, #12]
 800902a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	685a      	ldr	r2, [r3, #4]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	697a      	ldr	r2, [r7, #20]
 8009038:	621a      	str	r2, [r3, #32]
}
 800903a:	bf00      	nop
 800903c:	371c      	adds	r7, #28
 800903e:	46bd      	mov	sp, r7
 8009040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009044:	4770      	bx	lr
 8009046:	bf00      	nop
 8009048:	feff8fff 	.word	0xfeff8fff
 800904c:	40010000 	.word	0x40010000
 8009050:	40010400 	.word	0x40010400

08009054 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009054:	b480      	push	{r7}
 8009056:	b087      	sub	sp, #28
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6a1b      	ldr	r3, [r3, #32]
 8009062:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6a1b      	ldr	r3, [r3, #32]
 8009068:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	685b      	ldr	r3, [r3, #4]
 8009074:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	69db      	ldr	r3, [r3, #28]
 800907a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800907c:	68fa      	ldr	r2, [r7, #12]
 800907e:	4b2d      	ldr	r3, [pc, #180]	@ (8009134 <TIM_OC3_SetConfig+0xe0>)
 8009080:	4013      	ands	r3, r2
 8009082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f023 0303 	bic.w	r3, r3, #3
 800908a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	68fa      	ldr	r2, [r7, #12]
 8009092:	4313      	orrs	r3, r2
 8009094:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800909c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	689b      	ldr	r3, [r3, #8]
 80090a2:	021b      	lsls	r3, r3, #8
 80090a4:	697a      	ldr	r2, [r7, #20]
 80090a6:	4313      	orrs	r3, r2
 80090a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	4a22      	ldr	r2, [pc, #136]	@ (8009138 <TIM_OC3_SetConfig+0xe4>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d003      	beq.n	80090ba <TIM_OC3_SetConfig+0x66>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	4a21      	ldr	r2, [pc, #132]	@ (800913c <TIM_OC3_SetConfig+0xe8>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d10d      	bne.n	80090d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80090c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	68db      	ldr	r3, [r3, #12]
 80090c6:	021b      	lsls	r3, r3, #8
 80090c8:	697a      	ldr	r2, [r7, #20]
 80090ca:	4313      	orrs	r3, r2
 80090cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80090ce:	697b      	ldr	r3, [r7, #20]
 80090d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80090d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	4a17      	ldr	r2, [pc, #92]	@ (8009138 <TIM_OC3_SetConfig+0xe4>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d003      	beq.n	80090e6 <TIM_OC3_SetConfig+0x92>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	4a16      	ldr	r2, [pc, #88]	@ (800913c <TIM_OC3_SetConfig+0xe8>)
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d113      	bne.n	800910e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80090ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80090ee:	693b      	ldr	r3, [r7, #16]
 80090f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80090f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	695b      	ldr	r3, [r3, #20]
 80090fa:	011b      	lsls	r3, r3, #4
 80090fc:	693a      	ldr	r2, [r7, #16]
 80090fe:	4313      	orrs	r3, r2
 8009100:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	699b      	ldr	r3, [r3, #24]
 8009106:	011b      	lsls	r3, r3, #4
 8009108:	693a      	ldr	r2, [r7, #16]
 800910a:	4313      	orrs	r3, r2
 800910c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	693a      	ldr	r2, [r7, #16]
 8009112:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	68fa      	ldr	r2, [r7, #12]
 8009118:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	685a      	ldr	r2, [r3, #4]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	697a      	ldr	r2, [r7, #20]
 8009126:	621a      	str	r2, [r3, #32]
}
 8009128:	bf00      	nop
 800912a:	371c      	adds	r7, #28
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr
 8009134:	fffeff8f 	.word	0xfffeff8f
 8009138:	40010000 	.word	0x40010000
 800913c:	40010400 	.word	0x40010400

08009140 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009140:	b480      	push	{r7}
 8009142:	b087      	sub	sp, #28
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6a1b      	ldr	r3, [r3, #32]
 800914e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6a1b      	ldr	r3, [r3, #32]
 8009154:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	69db      	ldr	r3, [r3, #28]
 8009166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009168:	68fa      	ldr	r2, [r7, #12]
 800916a:	4b1e      	ldr	r3, [pc, #120]	@ (80091e4 <TIM_OC4_SetConfig+0xa4>)
 800916c:	4013      	ands	r3, r2
 800916e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009176:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	021b      	lsls	r3, r3, #8
 800917e:	68fa      	ldr	r2, [r7, #12]
 8009180:	4313      	orrs	r3, r2
 8009182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009184:	693b      	ldr	r3, [r7, #16]
 8009186:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800918a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	689b      	ldr	r3, [r3, #8]
 8009190:	031b      	lsls	r3, r3, #12
 8009192:	693a      	ldr	r2, [r7, #16]
 8009194:	4313      	orrs	r3, r2
 8009196:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	4a13      	ldr	r2, [pc, #76]	@ (80091e8 <TIM_OC4_SetConfig+0xa8>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d003      	beq.n	80091a8 <TIM_OC4_SetConfig+0x68>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	4a12      	ldr	r2, [pc, #72]	@ (80091ec <TIM_OC4_SetConfig+0xac>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d109      	bne.n	80091bc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80091ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	695b      	ldr	r3, [r3, #20]
 80091b4:	019b      	lsls	r3, r3, #6
 80091b6:	697a      	ldr	r2, [r7, #20]
 80091b8:	4313      	orrs	r3, r2
 80091ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	697a      	ldr	r2, [r7, #20]
 80091c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	68fa      	ldr	r2, [r7, #12]
 80091c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	685a      	ldr	r2, [r3, #4]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	693a      	ldr	r2, [r7, #16]
 80091d4:	621a      	str	r2, [r3, #32]
}
 80091d6:	bf00      	nop
 80091d8:	371c      	adds	r7, #28
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr
 80091e2:	bf00      	nop
 80091e4:	feff8fff 	.word	0xfeff8fff
 80091e8:	40010000 	.word	0x40010000
 80091ec:	40010400 	.word	0x40010400

080091f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80091f0:	b480      	push	{r7}
 80091f2:	b087      	sub	sp, #28
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6a1b      	ldr	r3, [r3, #32]
 80091fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6a1b      	ldr	r3, [r3, #32]
 8009204:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009218:	68fa      	ldr	r2, [r7, #12]
 800921a:	4b1b      	ldr	r3, [pc, #108]	@ (8009288 <TIM_OC5_SetConfig+0x98>)
 800921c:	4013      	ands	r3, r2
 800921e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	68fa      	ldr	r2, [r7, #12]
 8009226:	4313      	orrs	r3, r2
 8009228:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009230:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	689b      	ldr	r3, [r3, #8]
 8009236:	041b      	lsls	r3, r3, #16
 8009238:	693a      	ldr	r2, [r7, #16]
 800923a:	4313      	orrs	r3, r2
 800923c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	4a12      	ldr	r2, [pc, #72]	@ (800928c <TIM_OC5_SetConfig+0x9c>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d003      	beq.n	800924e <TIM_OC5_SetConfig+0x5e>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	4a11      	ldr	r2, [pc, #68]	@ (8009290 <TIM_OC5_SetConfig+0xa0>)
 800924a:	4293      	cmp	r3, r2
 800924c:	d109      	bne.n	8009262 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800924e:	697b      	ldr	r3, [r7, #20]
 8009250:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009254:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	695b      	ldr	r3, [r3, #20]
 800925a:	021b      	lsls	r3, r3, #8
 800925c:	697a      	ldr	r2, [r7, #20]
 800925e:	4313      	orrs	r3, r2
 8009260:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	697a      	ldr	r2, [r7, #20]
 8009266:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	68fa      	ldr	r2, [r7, #12]
 800926c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	685a      	ldr	r2, [r3, #4]
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	693a      	ldr	r2, [r7, #16]
 800927a:	621a      	str	r2, [r3, #32]
}
 800927c:	bf00      	nop
 800927e:	371c      	adds	r7, #28
 8009280:	46bd      	mov	sp, r7
 8009282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009286:	4770      	bx	lr
 8009288:	fffeff8f 	.word	0xfffeff8f
 800928c:	40010000 	.word	0x40010000
 8009290:	40010400 	.word	0x40010400

08009294 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009294:	b480      	push	{r7}
 8009296:	b087      	sub	sp, #28
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
 800929c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6a1b      	ldr	r3, [r3, #32]
 80092a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	6a1b      	ldr	r3, [r3, #32]
 80092a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	685b      	ldr	r3, [r3, #4]
 80092b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80092bc:	68fa      	ldr	r2, [r7, #12]
 80092be:	4b1c      	ldr	r3, [pc, #112]	@ (8009330 <TIM_OC6_SetConfig+0x9c>)
 80092c0:	4013      	ands	r3, r2
 80092c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	021b      	lsls	r3, r3, #8
 80092ca:	68fa      	ldr	r2, [r7, #12]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80092d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	689b      	ldr	r3, [r3, #8]
 80092dc:	051b      	lsls	r3, r3, #20
 80092de:	693a      	ldr	r2, [r7, #16]
 80092e0:	4313      	orrs	r3, r2
 80092e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	4a13      	ldr	r2, [pc, #76]	@ (8009334 <TIM_OC6_SetConfig+0xa0>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d003      	beq.n	80092f4 <TIM_OC6_SetConfig+0x60>
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	4a12      	ldr	r2, [pc, #72]	@ (8009338 <TIM_OC6_SetConfig+0xa4>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d109      	bne.n	8009308 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80092fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	695b      	ldr	r3, [r3, #20]
 8009300:	029b      	lsls	r3, r3, #10
 8009302:	697a      	ldr	r2, [r7, #20]
 8009304:	4313      	orrs	r3, r2
 8009306:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	697a      	ldr	r2, [r7, #20]
 800930c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	68fa      	ldr	r2, [r7, #12]
 8009312:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	685a      	ldr	r2, [r3, #4]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	693a      	ldr	r2, [r7, #16]
 8009320:	621a      	str	r2, [r3, #32]
}
 8009322:	bf00      	nop
 8009324:	371c      	adds	r7, #28
 8009326:	46bd      	mov	sp, r7
 8009328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932c:	4770      	bx	lr
 800932e:	bf00      	nop
 8009330:	feff8fff 	.word	0xfeff8fff
 8009334:	40010000 	.word	0x40010000
 8009338:	40010400 	.word	0x40010400

0800933c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800933c:	b480      	push	{r7}
 800933e:	b087      	sub	sp, #28
 8009340:	af00      	add	r7, sp, #0
 8009342:	60f8      	str	r0, [r7, #12]
 8009344:	60b9      	str	r1, [r7, #8]
 8009346:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	6a1b      	ldr	r3, [r3, #32]
 800934c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6a1b      	ldr	r3, [r3, #32]
 8009352:	f023 0201 	bic.w	r2, r3, #1
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	699b      	ldr	r3, [r3, #24]
 800935e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009366:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	011b      	lsls	r3, r3, #4
 800936c:	693a      	ldr	r2, [r7, #16]
 800936e:	4313      	orrs	r3, r2
 8009370:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	f023 030a 	bic.w	r3, r3, #10
 8009378:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800937a:	697a      	ldr	r2, [r7, #20]
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	4313      	orrs	r3, r2
 8009380:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	693a      	ldr	r2, [r7, #16]
 8009386:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	697a      	ldr	r2, [r7, #20]
 800938c:	621a      	str	r2, [r3, #32]
}
 800938e:	bf00      	nop
 8009390:	371c      	adds	r7, #28
 8009392:	46bd      	mov	sp, r7
 8009394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009398:	4770      	bx	lr

0800939a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800939a:	b480      	push	{r7}
 800939c:	b087      	sub	sp, #28
 800939e:	af00      	add	r7, sp, #0
 80093a0:	60f8      	str	r0, [r7, #12]
 80093a2:	60b9      	str	r1, [r7, #8]
 80093a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	6a1b      	ldr	r3, [r3, #32]
 80093aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6a1b      	ldr	r3, [r3, #32]
 80093b0:	f023 0210 	bic.w	r2, r3, #16
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	699b      	ldr	r3, [r3, #24]
 80093bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80093c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	031b      	lsls	r3, r3, #12
 80093ca:	693a      	ldr	r2, [r7, #16]
 80093cc:	4313      	orrs	r3, r2
 80093ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80093d0:	697b      	ldr	r3, [r7, #20]
 80093d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80093d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	011b      	lsls	r3, r3, #4
 80093dc:	697a      	ldr	r2, [r7, #20]
 80093de:	4313      	orrs	r3, r2
 80093e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	693a      	ldr	r2, [r7, #16]
 80093e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	697a      	ldr	r2, [r7, #20]
 80093ec:	621a      	str	r2, [r3, #32]
}
 80093ee:	bf00      	nop
 80093f0:	371c      	adds	r7, #28
 80093f2:	46bd      	mov	sp, r7
 80093f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f8:	4770      	bx	lr

080093fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80093fa:	b480      	push	{r7}
 80093fc:	b085      	sub	sp, #20
 80093fe:	af00      	add	r7, sp, #0
 8009400:	6078      	str	r0, [r7, #4]
 8009402:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	689b      	ldr	r3, [r3, #8]
 8009408:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009410:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009412:	683a      	ldr	r2, [r7, #0]
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	4313      	orrs	r3, r2
 8009418:	f043 0307 	orr.w	r3, r3, #7
 800941c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	68fa      	ldr	r2, [r7, #12]
 8009422:	609a      	str	r2, [r3, #8]
}
 8009424:	bf00      	nop
 8009426:	3714      	adds	r7, #20
 8009428:	46bd      	mov	sp, r7
 800942a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942e:	4770      	bx	lr

08009430 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009430:	b480      	push	{r7}
 8009432:	b087      	sub	sp, #28
 8009434:	af00      	add	r7, sp, #0
 8009436:	60f8      	str	r0, [r7, #12]
 8009438:	60b9      	str	r1, [r7, #8]
 800943a:	607a      	str	r2, [r7, #4]
 800943c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	689b      	ldr	r3, [r3, #8]
 8009442:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009444:	697b      	ldr	r3, [r7, #20]
 8009446:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800944a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	021a      	lsls	r2, r3, #8
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	431a      	orrs	r2, r3
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	4313      	orrs	r3, r2
 8009458:	697a      	ldr	r2, [r7, #20]
 800945a:	4313      	orrs	r3, r2
 800945c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	697a      	ldr	r2, [r7, #20]
 8009462:	609a      	str	r2, [r3, #8]
}
 8009464:	bf00      	nop
 8009466:	371c      	adds	r7, #28
 8009468:	46bd      	mov	sp, r7
 800946a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946e:	4770      	bx	lr

08009470 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009470:	b480      	push	{r7}
 8009472:	b087      	sub	sp, #28
 8009474:	af00      	add	r7, sp, #0
 8009476:	60f8      	str	r0, [r7, #12]
 8009478:	60b9      	str	r1, [r7, #8]
 800947a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	f003 031f 	and.w	r3, r3, #31
 8009482:	2201      	movs	r2, #1
 8009484:	fa02 f303 	lsl.w	r3, r2, r3
 8009488:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	6a1a      	ldr	r2, [r3, #32]
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	43db      	mvns	r3, r3
 8009492:	401a      	ands	r2, r3
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	6a1a      	ldr	r2, [r3, #32]
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	f003 031f 	and.w	r3, r3, #31
 80094a2:	6879      	ldr	r1, [r7, #4]
 80094a4:	fa01 f303 	lsl.w	r3, r1, r3
 80094a8:	431a      	orrs	r2, r3
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	621a      	str	r2, [r3, #32]
}
 80094ae:	bf00      	nop
 80094b0:	371c      	adds	r7, #28
 80094b2:	46bd      	mov	sp, r7
 80094b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b8:	4770      	bx	lr
	...

080094bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80094bc:	b480      	push	{r7}
 80094be:	b085      	sub	sp, #20
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
 80094c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094cc:	2b01      	cmp	r3, #1
 80094ce:	d101      	bne.n	80094d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80094d0:	2302      	movs	r3, #2
 80094d2:	e06d      	b.n	80095b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2201      	movs	r2, #1
 80094d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2202      	movs	r2, #2
 80094e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	685b      	ldr	r3, [r3, #4]
 80094ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a30      	ldr	r2, [pc, #192]	@ (80095bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d004      	beq.n	8009508 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	4a2f      	ldr	r2, [pc, #188]	@ (80095c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009504:	4293      	cmp	r3, r2
 8009506:	d108      	bne.n	800951a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800950e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	68fa      	ldr	r2, [r7, #12]
 8009516:	4313      	orrs	r3, r2
 8009518:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009520:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	68fa      	ldr	r2, [r7, #12]
 8009528:	4313      	orrs	r3, r2
 800952a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	68fa      	ldr	r2, [r7, #12]
 8009532:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a20      	ldr	r2, [pc, #128]	@ (80095bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d022      	beq.n	8009584 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009546:	d01d      	beq.n	8009584 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a1d      	ldr	r2, [pc, #116]	@ (80095c4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d018      	beq.n	8009584 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a1c      	ldr	r2, [pc, #112]	@ (80095c8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d013      	beq.n	8009584 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a1a      	ldr	r2, [pc, #104]	@ (80095cc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d00e      	beq.n	8009584 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a15      	ldr	r2, [pc, #84]	@ (80095c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d009      	beq.n	8009584 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a16      	ldr	r2, [pc, #88]	@ (80095d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d004      	beq.n	8009584 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a15      	ldr	r2, [pc, #84]	@ (80095d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d10c      	bne.n	800959e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800958a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	689b      	ldr	r3, [r3, #8]
 8009590:	68ba      	ldr	r2, [r7, #8]
 8009592:	4313      	orrs	r3, r2
 8009594:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	68ba      	ldr	r2, [r7, #8]
 800959c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2201      	movs	r2, #1
 80095a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2200      	movs	r2, #0
 80095aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80095ae:	2300      	movs	r3, #0
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	3714      	adds	r7, #20
 80095b4:	46bd      	mov	sp, r7
 80095b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ba:	4770      	bx	lr
 80095bc:	40010000 	.word	0x40010000
 80095c0:	40010400 	.word	0x40010400
 80095c4:	40000400 	.word	0x40000400
 80095c8:	40000800 	.word	0x40000800
 80095cc:	40000c00 	.word	0x40000c00
 80095d0:	40014000 	.word	0x40014000
 80095d4:	40001800 	.word	0x40001800

080095d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80095d8:	b480      	push	{r7}
 80095da:	b083      	sub	sp, #12
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80095e0:	bf00      	nop
 80095e2:	370c      	adds	r7, #12
 80095e4:	46bd      	mov	sp, r7
 80095e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ea:	4770      	bx	lr

080095ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b083      	sub	sp, #12
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80095f4:	bf00      	nop
 80095f6:	370c      	adds	r7, #12
 80095f8:	46bd      	mov	sp, r7
 80095fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fe:	4770      	bx	lr

08009600 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009600:	b480      	push	{r7}
 8009602:	b083      	sub	sp, #12
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009608:	bf00      	nop
 800960a:	370c      	adds	r7, #12
 800960c:	46bd      	mov	sp, r7
 800960e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009612:	4770      	bx	lr

08009614 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b082      	sub	sp, #8
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d101      	bne.n	8009626 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009622:	2301      	movs	r3, #1
 8009624:	e040      	b.n	80096a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800962a:	2b00      	cmp	r3, #0
 800962c:	d106      	bne.n	800963c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2200      	movs	r2, #0
 8009632:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f7fa fbda 	bl	8003df0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2224      	movs	r2, #36	@ 0x24
 8009640:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	681a      	ldr	r2, [r3, #0]
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f022 0201 	bic.w	r2, r2, #1
 8009650:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009656:	2b00      	cmp	r3, #0
 8009658:	d002      	beq.n	8009660 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f000 fbde 	bl	8009e1c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f000 f977 	bl	8009954 <UART_SetConfig>
 8009666:	4603      	mov	r3, r0
 8009668:	2b01      	cmp	r3, #1
 800966a:	d101      	bne.n	8009670 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800966c:	2301      	movs	r3, #1
 800966e:	e01b      	b.n	80096a8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	685a      	ldr	r2, [r3, #4]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800967e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	689a      	ldr	r2, [r3, #8]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800968e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f042 0201 	orr.w	r2, r2, #1
 800969e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f000 fc5d 	bl	8009f60 <UART_CheckIdleState>
 80096a6:	4603      	mov	r3, r0
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3708      	adds	r7, #8
 80096ac:	46bd      	mov	sp, r7
 80096ae:	bd80      	pop	{r7, pc}

080096b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b08a      	sub	sp, #40	@ 0x28
 80096b4:	af02      	add	r7, sp, #8
 80096b6:	60f8      	str	r0, [r7, #12]
 80096b8:	60b9      	str	r1, [r7, #8]
 80096ba:	603b      	str	r3, [r7, #0]
 80096bc:	4613      	mov	r3, r2
 80096be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80096c4:	2b20      	cmp	r3, #32
 80096c6:	d177      	bne.n	80097b8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d002      	beq.n	80096d4 <HAL_UART_Transmit+0x24>
 80096ce:	88fb      	ldrh	r3, [r7, #6]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d101      	bne.n	80096d8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80096d4:	2301      	movs	r3, #1
 80096d6:	e070      	b.n	80097ba <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2200      	movs	r2, #0
 80096dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2221      	movs	r2, #33	@ 0x21
 80096e4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80096e6:	f7fa fefd 	bl	80044e4 <HAL_GetTick>
 80096ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	88fa      	ldrh	r2, [r7, #6]
 80096f0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	88fa      	ldrh	r2, [r7, #6]
 80096f8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	689b      	ldr	r3, [r3, #8]
 8009700:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009704:	d108      	bne.n	8009718 <HAL_UART_Transmit+0x68>
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	691b      	ldr	r3, [r3, #16]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d104      	bne.n	8009718 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800970e:	2300      	movs	r3, #0
 8009710:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	61bb      	str	r3, [r7, #24]
 8009716:	e003      	b.n	8009720 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800971c:	2300      	movs	r3, #0
 800971e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009720:	e02f      	b.n	8009782 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	9300      	str	r3, [sp, #0]
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	2200      	movs	r2, #0
 800972a:	2180      	movs	r1, #128	@ 0x80
 800972c:	68f8      	ldr	r0, [r7, #12]
 800972e:	f000 fc6e 	bl	800a00e <UART_WaitOnFlagUntilTimeout>
 8009732:	4603      	mov	r3, r0
 8009734:	2b00      	cmp	r3, #0
 8009736:	d004      	beq.n	8009742 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2220      	movs	r2, #32
 800973c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800973e:	2303      	movs	r3, #3
 8009740:	e03b      	b.n	80097ba <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8009742:	69fb      	ldr	r3, [r7, #28]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d10b      	bne.n	8009760 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009748:	69bb      	ldr	r3, [r7, #24]
 800974a:	881b      	ldrh	r3, [r3, #0]
 800974c:	461a      	mov	r2, r3
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009756:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009758:	69bb      	ldr	r3, [r7, #24]
 800975a:	3302      	adds	r3, #2
 800975c:	61bb      	str	r3, [r7, #24]
 800975e:	e007      	b.n	8009770 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009760:	69fb      	ldr	r3, [r7, #28]
 8009762:	781a      	ldrb	r2, [r3, #0]
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800976a:	69fb      	ldr	r3, [r7, #28]
 800976c:	3301      	adds	r3, #1
 800976e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009776:	b29b      	uxth	r3, r3
 8009778:	3b01      	subs	r3, #1
 800977a:	b29a      	uxth	r2, r3
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009788:	b29b      	uxth	r3, r3
 800978a:	2b00      	cmp	r3, #0
 800978c:	d1c9      	bne.n	8009722 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	9300      	str	r3, [sp, #0]
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	2200      	movs	r2, #0
 8009796:	2140      	movs	r1, #64	@ 0x40
 8009798:	68f8      	ldr	r0, [r7, #12]
 800979a:	f000 fc38 	bl	800a00e <UART_WaitOnFlagUntilTimeout>
 800979e:	4603      	mov	r3, r0
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d004      	beq.n	80097ae <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	2220      	movs	r2, #32
 80097a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80097aa:	2303      	movs	r3, #3
 80097ac:	e005      	b.n	80097ba <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2220      	movs	r2, #32
 80097b2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80097b4:	2300      	movs	r3, #0
 80097b6:	e000      	b.n	80097ba <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80097b8:	2302      	movs	r3, #2
  }
}
 80097ba:	4618      	mov	r0, r3
 80097bc:	3720      	adds	r7, #32
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}

080097c2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80097c2:	b580      	push	{r7, lr}
 80097c4:	b08a      	sub	sp, #40	@ 0x28
 80097c6:	af02      	add	r7, sp, #8
 80097c8:	60f8      	str	r0, [r7, #12]
 80097ca:	60b9      	str	r1, [r7, #8]
 80097cc:	603b      	str	r3, [r7, #0]
 80097ce:	4613      	mov	r3, r2
 80097d0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097d8:	2b20      	cmp	r3, #32
 80097da:	f040 80b5 	bne.w	8009948 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d002      	beq.n	80097ea <HAL_UART_Receive+0x28>
 80097e4:	88fb      	ldrh	r3, [r7, #6]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d101      	bne.n	80097ee <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80097ea:	2301      	movs	r3, #1
 80097ec:	e0ad      	b.n	800994a <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	2200      	movs	r2, #0
 80097f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	2222      	movs	r2, #34	@ 0x22
 80097fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2200      	movs	r2, #0
 8009802:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009804:	f7fa fe6e 	bl	80044e4 <HAL_GetTick>
 8009808:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	88fa      	ldrh	r2, [r7, #6]
 800980e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	88fa      	ldrh	r2, [r7, #6]
 8009816:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	689b      	ldr	r3, [r3, #8]
 800981e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009822:	d10e      	bne.n	8009842 <HAL_UART_Receive+0x80>
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	691b      	ldr	r3, [r3, #16]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d105      	bne.n	8009838 <HAL_UART_Receive+0x76>
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009832:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009836:	e02d      	b.n	8009894 <HAL_UART_Receive+0xd2>
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	22ff      	movs	r2, #255	@ 0xff
 800983c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009840:	e028      	b.n	8009894 <HAL_UART_Receive+0xd2>
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	689b      	ldr	r3, [r3, #8]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d10d      	bne.n	8009866 <HAL_UART_Receive+0xa4>
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	691b      	ldr	r3, [r3, #16]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d104      	bne.n	800985c <HAL_UART_Receive+0x9a>
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	22ff      	movs	r2, #255	@ 0xff
 8009856:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800985a:	e01b      	b.n	8009894 <HAL_UART_Receive+0xd2>
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	227f      	movs	r2, #127	@ 0x7f
 8009860:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009864:	e016      	b.n	8009894 <HAL_UART_Receive+0xd2>
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800986e:	d10d      	bne.n	800988c <HAL_UART_Receive+0xca>
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	691b      	ldr	r3, [r3, #16]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d104      	bne.n	8009882 <HAL_UART_Receive+0xc0>
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	227f      	movs	r2, #127	@ 0x7f
 800987c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009880:	e008      	b.n	8009894 <HAL_UART_Receive+0xd2>
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	223f      	movs	r2, #63	@ 0x3f
 8009886:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800988a:	e003      	b.n	8009894 <HAL_UART_Receive+0xd2>
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2200      	movs	r2, #0
 8009890:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800989a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	689b      	ldr	r3, [r3, #8]
 80098a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098a4:	d108      	bne.n	80098b8 <HAL_UART_Receive+0xf6>
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	691b      	ldr	r3, [r3, #16]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d104      	bne.n	80098b8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80098ae:	2300      	movs	r3, #0
 80098b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	61bb      	str	r3, [r7, #24]
 80098b6:	e003      	b.n	80098c0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80098bc:	2300      	movs	r3, #0
 80098be:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80098c0:	e036      	b.n	8009930 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	9300      	str	r3, [sp, #0]
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	2200      	movs	r2, #0
 80098ca:	2120      	movs	r1, #32
 80098cc:	68f8      	ldr	r0, [r7, #12]
 80098ce:	f000 fb9e 	bl	800a00e <UART_WaitOnFlagUntilTimeout>
 80098d2:	4603      	mov	r3, r0
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d005      	beq.n	80098e4 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	2220      	movs	r2, #32
 80098dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80098e0:	2303      	movs	r3, #3
 80098e2:	e032      	b.n	800994a <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80098e4:	69fb      	ldr	r3, [r7, #28]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d10c      	bne.n	8009904 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098f0:	b29a      	uxth	r2, r3
 80098f2:	8a7b      	ldrh	r3, [r7, #18]
 80098f4:	4013      	ands	r3, r2
 80098f6:	b29a      	uxth	r2, r3
 80098f8:	69bb      	ldr	r3, [r7, #24]
 80098fa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80098fc:	69bb      	ldr	r3, [r7, #24]
 80098fe:	3302      	adds	r3, #2
 8009900:	61bb      	str	r3, [r7, #24]
 8009902:	e00c      	b.n	800991e <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800990a:	b2da      	uxtb	r2, r3
 800990c:	8a7b      	ldrh	r3, [r7, #18]
 800990e:	b2db      	uxtb	r3, r3
 8009910:	4013      	ands	r3, r2
 8009912:	b2da      	uxtb	r2, r3
 8009914:	69fb      	ldr	r3, [r7, #28]
 8009916:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8009918:	69fb      	ldr	r3, [r7, #28]
 800991a:	3301      	adds	r3, #1
 800991c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009924:	b29b      	uxth	r3, r3
 8009926:	3b01      	subs	r3, #1
 8009928:	b29a      	uxth	r2, r3
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009936:	b29b      	uxth	r3, r3
 8009938:	2b00      	cmp	r3, #0
 800993a:	d1c2      	bne.n	80098c2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	2220      	movs	r2, #32
 8009940:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8009944:	2300      	movs	r3, #0
 8009946:	e000      	b.n	800994a <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8009948:	2302      	movs	r3, #2
  }
}
 800994a:	4618      	mov	r0, r3
 800994c:	3720      	adds	r7, #32
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
	...

08009954 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b088      	sub	sp, #32
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800995c:	2300      	movs	r3, #0
 800995e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	689a      	ldr	r2, [r3, #8]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	691b      	ldr	r3, [r3, #16]
 8009968:	431a      	orrs	r2, r3
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	695b      	ldr	r3, [r3, #20]
 800996e:	431a      	orrs	r2, r3
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	69db      	ldr	r3, [r3, #28]
 8009974:	4313      	orrs	r3, r2
 8009976:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	681a      	ldr	r2, [r3, #0]
 800997e:	4ba6      	ldr	r3, [pc, #664]	@ (8009c18 <UART_SetConfig+0x2c4>)
 8009980:	4013      	ands	r3, r2
 8009982:	687a      	ldr	r2, [r7, #4]
 8009984:	6812      	ldr	r2, [r2, #0]
 8009986:	6979      	ldr	r1, [r7, #20]
 8009988:	430b      	orrs	r3, r1
 800998a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	685b      	ldr	r3, [r3, #4]
 8009992:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	68da      	ldr	r2, [r3, #12]
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	430a      	orrs	r2, r1
 80099a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	699b      	ldr	r3, [r3, #24]
 80099a6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6a1b      	ldr	r3, [r3, #32]
 80099ac:	697a      	ldr	r2, [r7, #20]
 80099ae:	4313      	orrs	r3, r2
 80099b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	689b      	ldr	r3, [r3, #8]
 80099b8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	697a      	ldr	r2, [r7, #20]
 80099c2:	430a      	orrs	r2, r1
 80099c4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4a94      	ldr	r2, [pc, #592]	@ (8009c1c <UART_SetConfig+0x2c8>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d120      	bne.n	8009a12 <UART_SetConfig+0xbe>
 80099d0:	4b93      	ldr	r3, [pc, #588]	@ (8009c20 <UART_SetConfig+0x2cc>)
 80099d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099d6:	f003 0303 	and.w	r3, r3, #3
 80099da:	2b03      	cmp	r3, #3
 80099dc:	d816      	bhi.n	8009a0c <UART_SetConfig+0xb8>
 80099de:	a201      	add	r2, pc, #4	@ (adr r2, 80099e4 <UART_SetConfig+0x90>)
 80099e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099e4:	080099f5 	.word	0x080099f5
 80099e8:	08009a01 	.word	0x08009a01
 80099ec:	080099fb 	.word	0x080099fb
 80099f0:	08009a07 	.word	0x08009a07
 80099f4:	2301      	movs	r3, #1
 80099f6:	77fb      	strb	r3, [r7, #31]
 80099f8:	e150      	b.n	8009c9c <UART_SetConfig+0x348>
 80099fa:	2302      	movs	r3, #2
 80099fc:	77fb      	strb	r3, [r7, #31]
 80099fe:	e14d      	b.n	8009c9c <UART_SetConfig+0x348>
 8009a00:	2304      	movs	r3, #4
 8009a02:	77fb      	strb	r3, [r7, #31]
 8009a04:	e14a      	b.n	8009c9c <UART_SetConfig+0x348>
 8009a06:	2308      	movs	r3, #8
 8009a08:	77fb      	strb	r3, [r7, #31]
 8009a0a:	e147      	b.n	8009c9c <UART_SetConfig+0x348>
 8009a0c:	2310      	movs	r3, #16
 8009a0e:	77fb      	strb	r3, [r7, #31]
 8009a10:	e144      	b.n	8009c9c <UART_SetConfig+0x348>
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	4a83      	ldr	r2, [pc, #524]	@ (8009c24 <UART_SetConfig+0x2d0>)
 8009a18:	4293      	cmp	r3, r2
 8009a1a:	d132      	bne.n	8009a82 <UART_SetConfig+0x12e>
 8009a1c:	4b80      	ldr	r3, [pc, #512]	@ (8009c20 <UART_SetConfig+0x2cc>)
 8009a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a22:	f003 030c 	and.w	r3, r3, #12
 8009a26:	2b0c      	cmp	r3, #12
 8009a28:	d828      	bhi.n	8009a7c <UART_SetConfig+0x128>
 8009a2a:	a201      	add	r2, pc, #4	@ (adr r2, 8009a30 <UART_SetConfig+0xdc>)
 8009a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a30:	08009a65 	.word	0x08009a65
 8009a34:	08009a7d 	.word	0x08009a7d
 8009a38:	08009a7d 	.word	0x08009a7d
 8009a3c:	08009a7d 	.word	0x08009a7d
 8009a40:	08009a71 	.word	0x08009a71
 8009a44:	08009a7d 	.word	0x08009a7d
 8009a48:	08009a7d 	.word	0x08009a7d
 8009a4c:	08009a7d 	.word	0x08009a7d
 8009a50:	08009a6b 	.word	0x08009a6b
 8009a54:	08009a7d 	.word	0x08009a7d
 8009a58:	08009a7d 	.word	0x08009a7d
 8009a5c:	08009a7d 	.word	0x08009a7d
 8009a60:	08009a77 	.word	0x08009a77
 8009a64:	2300      	movs	r3, #0
 8009a66:	77fb      	strb	r3, [r7, #31]
 8009a68:	e118      	b.n	8009c9c <UART_SetConfig+0x348>
 8009a6a:	2302      	movs	r3, #2
 8009a6c:	77fb      	strb	r3, [r7, #31]
 8009a6e:	e115      	b.n	8009c9c <UART_SetConfig+0x348>
 8009a70:	2304      	movs	r3, #4
 8009a72:	77fb      	strb	r3, [r7, #31]
 8009a74:	e112      	b.n	8009c9c <UART_SetConfig+0x348>
 8009a76:	2308      	movs	r3, #8
 8009a78:	77fb      	strb	r3, [r7, #31]
 8009a7a:	e10f      	b.n	8009c9c <UART_SetConfig+0x348>
 8009a7c:	2310      	movs	r3, #16
 8009a7e:	77fb      	strb	r3, [r7, #31]
 8009a80:	e10c      	b.n	8009c9c <UART_SetConfig+0x348>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4a68      	ldr	r2, [pc, #416]	@ (8009c28 <UART_SetConfig+0x2d4>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d120      	bne.n	8009ace <UART_SetConfig+0x17a>
 8009a8c:	4b64      	ldr	r3, [pc, #400]	@ (8009c20 <UART_SetConfig+0x2cc>)
 8009a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a92:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009a96:	2b30      	cmp	r3, #48	@ 0x30
 8009a98:	d013      	beq.n	8009ac2 <UART_SetConfig+0x16e>
 8009a9a:	2b30      	cmp	r3, #48	@ 0x30
 8009a9c:	d814      	bhi.n	8009ac8 <UART_SetConfig+0x174>
 8009a9e:	2b20      	cmp	r3, #32
 8009aa0:	d009      	beq.n	8009ab6 <UART_SetConfig+0x162>
 8009aa2:	2b20      	cmp	r3, #32
 8009aa4:	d810      	bhi.n	8009ac8 <UART_SetConfig+0x174>
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d002      	beq.n	8009ab0 <UART_SetConfig+0x15c>
 8009aaa:	2b10      	cmp	r3, #16
 8009aac:	d006      	beq.n	8009abc <UART_SetConfig+0x168>
 8009aae:	e00b      	b.n	8009ac8 <UART_SetConfig+0x174>
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	77fb      	strb	r3, [r7, #31]
 8009ab4:	e0f2      	b.n	8009c9c <UART_SetConfig+0x348>
 8009ab6:	2302      	movs	r3, #2
 8009ab8:	77fb      	strb	r3, [r7, #31]
 8009aba:	e0ef      	b.n	8009c9c <UART_SetConfig+0x348>
 8009abc:	2304      	movs	r3, #4
 8009abe:	77fb      	strb	r3, [r7, #31]
 8009ac0:	e0ec      	b.n	8009c9c <UART_SetConfig+0x348>
 8009ac2:	2308      	movs	r3, #8
 8009ac4:	77fb      	strb	r3, [r7, #31]
 8009ac6:	e0e9      	b.n	8009c9c <UART_SetConfig+0x348>
 8009ac8:	2310      	movs	r3, #16
 8009aca:	77fb      	strb	r3, [r7, #31]
 8009acc:	e0e6      	b.n	8009c9c <UART_SetConfig+0x348>
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	4a56      	ldr	r2, [pc, #344]	@ (8009c2c <UART_SetConfig+0x2d8>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d120      	bne.n	8009b1a <UART_SetConfig+0x1c6>
 8009ad8:	4b51      	ldr	r3, [pc, #324]	@ (8009c20 <UART_SetConfig+0x2cc>)
 8009ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ade:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009ae2:	2bc0      	cmp	r3, #192	@ 0xc0
 8009ae4:	d013      	beq.n	8009b0e <UART_SetConfig+0x1ba>
 8009ae6:	2bc0      	cmp	r3, #192	@ 0xc0
 8009ae8:	d814      	bhi.n	8009b14 <UART_SetConfig+0x1c0>
 8009aea:	2b80      	cmp	r3, #128	@ 0x80
 8009aec:	d009      	beq.n	8009b02 <UART_SetConfig+0x1ae>
 8009aee:	2b80      	cmp	r3, #128	@ 0x80
 8009af0:	d810      	bhi.n	8009b14 <UART_SetConfig+0x1c0>
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d002      	beq.n	8009afc <UART_SetConfig+0x1a8>
 8009af6:	2b40      	cmp	r3, #64	@ 0x40
 8009af8:	d006      	beq.n	8009b08 <UART_SetConfig+0x1b4>
 8009afa:	e00b      	b.n	8009b14 <UART_SetConfig+0x1c0>
 8009afc:	2300      	movs	r3, #0
 8009afe:	77fb      	strb	r3, [r7, #31]
 8009b00:	e0cc      	b.n	8009c9c <UART_SetConfig+0x348>
 8009b02:	2302      	movs	r3, #2
 8009b04:	77fb      	strb	r3, [r7, #31]
 8009b06:	e0c9      	b.n	8009c9c <UART_SetConfig+0x348>
 8009b08:	2304      	movs	r3, #4
 8009b0a:	77fb      	strb	r3, [r7, #31]
 8009b0c:	e0c6      	b.n	8009c9c <UART_SetConfig+0x348>
 8009b0e:	2308      	movs	r3, #8
 8009b10:	77fb      	strb	r3, [r7, #31]
 8009b12:	e0c3      	b.n	8009c9c <UART_SetConfig+0x348>
 8009b14:	2310      	movs	r3, #16
 8009b16:	77fb      	strb	r3, [r7, #31]
 8009b18:	e0c0      	b.n	8009c9c <UART_SetConfig+0x348>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	4a44      	ldr	r2, [pc, #272]	@ (8009c30 <UART_SetConfig+0x2dc>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d125      	bne.n	8009b70 <UART_SetConfig+0x21c>
 8009b24:	4b3e      	ldr	r3, [pc, #248]	@ (8009c20 <UART_SetConfig+0x2cc>)
 8009b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009b2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b32:	d017      	beq.n	8009b64 <UART_SetConfig+0x210>
 8009b34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b38:	d817      	bhi.n	8009b6a <UART_SetConfig+0x216>
 8009b3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b3e:	d00b      	beq.n	8009b58 <UART_SetConfig+0x204>
 8009b40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b44:	d811      	bhi.n	8009b6a <UART_SetConfig+0x216>
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d003      	beq.n	8009b52 <UART_SetConfig+0x1fe>
 8009b4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b4e:	d006      	beq.n	8009b5e <UART_SetConfig+0x20a>
 8009b50:	e00b      	b.n	8009b6a <UART_SetConfig+0x216>
 8009b52:	2300      	movs	r3, #0
 8009b54:	77fb      	strb	r3, [r7, #31]
 8009b56:	e0a1      	b.n	8009c9c <UART_SetConfig+0x348>
 8009b58:	2302      	movs	r3, #2
 8009b5a:	77fb      	strb	r3, [r7, #31]
 8009b5c:	e09e      	b.n	8009c9c <UART_SetConfig+0x348>
 8009b5e:	2304      	movs	r3, #4
 8009b60:	77fb      	strb	r3, [r7, #31]
 8009b62:	e09b      	b.n	8009c9c <UART_SetConfig+0x348>
 8009b64:	2308      	movs	r3, #8
 8009b66:	77fb      	strb	r3, [r7, #31]
 8009b68:	e098      	b.n	8009c9c <UART_SetConfig+0x348>
 8009b6a:	2310      	movs	r3, #16
 8009b6c:	77fb      	strb	r3, [r7, #31]
 8009b6e:	e095      	b.n	8009c9c <UART_SetConfig+0x348>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a2f      	ldr	r2, [pc, #188]	@ (8009c34 <UART_SetConfig+0x2e0>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d125      	bne.n	8009bc6 <UART_SetConfig+0x272>
 8009b7a:	4b29      	ldr	r3, [pc, #164]	@ (8009c20 <UART_SetConfig+0x2cc>)
 8009b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b80:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009b84:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009b88:	d017      	beq.n	8009bba <UART_SetConfig+0x266>
 8009b8a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009b8e:	d817      	bhi.n	8009bc0 <UART_SetConfig+0x26c>
 8009b90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b94:	d00b      	beq.n	8009bae <UART_SetConfig+0x25a>
 8009b96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b9a:	d811      	bhi.n	8009bc0 <UART_SetConfig+0x26c>
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d003      	beq.n	8009ba8 <UART_SetConfig+0x254>
 8009ba0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ba4:	d006      	beq.n	8009bb4 <UART_SetConfig+0x260>
 8009ba6:	e00b      	b.n	8009bc0 <UART_SetConfig+0x26c>
 8009ba8:	2301      	movs	r3, #1
 8009baa:	77fb      	strb	r3, [r7, #31]
 8009bac:	e076      	b.n	8009c9c <UART_SetConfig+0x348>
 8009bae:	2302      	movs	r3, #2
 8009bb0:	77fb      	strb	r3, [r7, #31]
 8009bb2:	e073      	b.n	8009c9c <UART_SetConfig+0x348>
 8009bb4:	2304      	movs	r3, #4
 8009bb6:	77fb      	strb	r3, [r7, #31]
 8009bb8:	e070      	b.n	8009c9c <UART_SetConfig+0x348>
 8009bba:	2308      	movs	r3, #8
 8009bbc:	77fb      	strb	r3, [r7, #31]
 8009bbe:	e06d      	b.n	8009c9c <UART_SetConfig+0x348>
 8009bc0:	2310      	movs	r3, #16
 8009bc2:	77fb      	strb	r3, [r7, #31]
 8009bc4:	e06a      	b.n	8009c9c <UART_SetConfig+0x348>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	4a1b      	ldr	r2, [pc, #108]	@ (8009c38 <UART_SetConfig+0x2e4>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d138      	bne.n	8009c42 <UART_SetConfig+0x2ee>
 8009bd0:	4b13      	ldr	r3, [pc, #76]	@ (8009c20 <UART_SetConfig+0x2cc>)
 8009bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bd6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009bda:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009bde:	d017      	beq.n	8009c10 <UART_SetConfig+0x2bc>
 8009be0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009be4:	d82a      	bhi.n	8009c3c <UART_SetConfig+0x2e8>
 8009be6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bea:	d00b      	beq.n	8009c04 <UART_SetConfig+0x2b0>
 8009bec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bf0:	d824      	bhi.n	8009c3c <UART_SetConfig+0x2e8>
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d003      	beq.n	8009bfe <UART_SetConfig+0x2aa>
 8009bf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bfa:	d006      	beq.n	8009c0a <UART_SetConfig+0x2b6>
 8009bfc:	e01e      	b.n	8009c3c <UART_SetConfig+0x2e8>
 8009bfe:	2300      	movs	r3, #0
 8009c00:	77fb      	strb	r3, [r7, #31]
 8009c02:	e04b      	b.n	8009c9c <UART_SetConfig+0x348>
 8009c04:	2302      	movs	r3, #2
 8009c06:	77fb      	strb	r3, [r7, #31]
 8009c08:	e048      	b.n	8009c9c <UART_SetConfig+0x348>
 8009c0a:	2304      	movs	r3, #4
 8009c0c:	77fb      	strb	r3, [r7, #31]
 8009c0e:	e045      	b.n	8009c9c <UART_SetConfig+0x348>
 8009c10:	2308      	movs	r3, #8
 8009c12:	77fb      	strb	r3, [r7, #31]
 8009c14:	e042      	b.n	8009c9c <UART_SetConfig+0x348>
 8009c16:	bf00      	nop
 8009c18:	efff69f3 	.word	0xefff69f3
 8009c1c:	40011000 	.word	0x40011000
 8009c20:	40023800 	.word	0x40023800
 8009c24:	40004400 	.word	0x40004400
 8009c28:	40004800 	.word	0x40004800
 8009c2c:	40004c00 	.word	0x40004c00
 8009c30:	40005000 	.word	0x40005000
 8009c34:	40011400 	.word	0x40011400
 8009c38:	40007800 	.word	0x40007800
 8009c3c:	2310      	movs	r3, #16
 8009c3e:	77fb      	strb	r3, [r7, #31]
 8009c40:	e02c      	b.n	8009c9c <UART_SetConfig+0x348>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	4a72      	ldr	r2, [pc, #456]	@ (8009e10 <UART_SetConfig+0x4bc>)
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d125      	bne.n	8009c98 <UART_SetConfig+0x344>
 8009c4c:	4b71      	ldr	r3, [pc, #452]	@ (8009e14 <UART_SetConfig+0x4c0>)
 8009c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c52:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009c56:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009c5a:	d017      	beq.n	8009c8c <UART_SetConfig+0x338>
 8009c5c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009c60:	d817      	bhi.n	8009c92 <UART_SetConfig+0x33e>
 8009c62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c66:	d00b      	beq.n	8009c80 <UART_SetConfig+0x32c>
 8009c68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c6c:	d811      	bhi.n	8009c92 <UART_SetConfig+0x33e>
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d003      	beq.n	8009c7a <UART_SetConfig+0x326>
 8009c72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009c76:	d006      	beq.n	8009c86 <UART_SetConfig+0x332>
 8009c78:	e00b      	b.n	8009c92 <UART_SetConfig+0x33e>
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	77fb      	strb	r3, [r7, #31]
 8009c7e:	e00d      	b.n	8009c9c <UART_SetConfig+0x348>
 8009c80:	2302      	movs	r3, #2
 8009c82:	77fb      	strb	r3, [r7, #31]
 8009c84:	e00a      	b.n	8009c9c <UART_SetConfig+0x348>
 8009c86:	2304      	movs	r3, #4
 8009c88:	77fb      	strb	r3, [r7, #31]
 8009c8a:	e007      	b.n	8009c9c <UART_SetConfig+0x348>
 8009c8c:	2308      	movs	r3, #8
 8009c8e:	77fb      	strb	r3, [r7, #31]
 8009c90:	e004      	b.n	8009c9c <UART_SetConfig+0x348>
 8009c92:	2310      	movs	r3, #16
 8009c94:	77fb      	strb	r3, [r7, #31]
 8009c96:	e001      	b.n	8009c9c <UART_SetConfig+0x348>
 8009c98:	2310      	movs	r3, #16
 8009c9a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	69db      	ldr	r3, [r3, #28]
 8009ca0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ca4:	d15b      	bne.n	8009d5e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009ca6:	7ffb      	ldrb	r3, [r7, #31]
 8009ca8:	2b08      	cmp	r3, #8
 8009caa:	d828      	bhi.n	8009cfe <UART_SetConfig+0x3aa>
 8009cac:	a201      	add	r2, pc, #4	@ (adr r2, 8009cb4 <UART_SetConfig+0x360>)
 8009cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cb2:	bf00      	nop
 8009cb4:	08009cd9 	.word	0x08009cd9
 8009cb8:	08009ce1 	.word	0x08009ce1
 8009cbc:	08009ce9 	.word	0x08009ce9
 8009cc0:	08009cff 	.word	0x08009cff
 8009cc4:	08009cef 	.word	0x08009cef
 8009cc8:	08009cff 	.word	0x08009cff
 8009ccc:	08009cff 	.word	0x08009cff
 8009cd0:	08009cff 	.word	0x08009cff
 8009cd4:	08009cf7 	.word	0x08009cf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009cd8:	f7fc ff9e 	bl	8006c18 <HAL_RCC_GetPCLK1Freq>
 8009cdc:	61b8      	str	r0, [r7, #24]
        break;
 8009cde:	e013      	b.n	8009d08 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ce0:	f7fc ffae 	bl	8006c40 <HAL_RCC_GetPCLK2Freq>
 8009ce4:	61b8      	str	r0, [r7, #24]
        break;
 8009ce6:	e00f      	b.n	8009d08 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ce8:	4b4b      	ldr	r3, [pc, #300]	@ (8009e18 <UART_SetConfig+0x4c4>)
 8009cea:	61bb      	str	r3, [r7, #24]
        break;
 8009cec:	e00c      	b.n	8009d08 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009cee:	f7fc fe81 	bl	80069f4 <HAL_RCC_GetSysClockFreq>
 8009cf2:	61b8      	str	r0, [r7, #24]
        break;
 8009cf4:	e008      	b.n	8009d08 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009cf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009cfa:	61bb      	str	r3, [r7, #24]
        break;
 8009cfc:	e004      	b.n	8009d08 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009cfe:	2300      	movs	r3, #0
 8009d00:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009d02:	2301      	movs	r3, #1
 8009d04:	77bb      	strb	r3, [r7, #30]
        break;
 8009d06:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009d08:	69bb      	ldr	r3, [r7, #24]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d074      	beq.n	8009df8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009d0e:	69bb      	ldr	r3, [r7, #24]
 8009d10:	005a      	lsls	r2, r3, #1
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	085b      	lsrs	r3, r3, #1
 8009d18:	441a      	add	r2, r3
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	685b      	ldr	r3, [r3, #4]
 8009d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d22:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	2b0f      	cmp	r3, #15
 8009d28:	d916      	bls.n	8009d58 <UART_SetConfig+0x404>
 8009d2a:	693b      	ldr	r3, [r7, #16]
 8009d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d30:	d212      	bcs.n	8009d58 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	b29b      	uxth	r3, r3
 8009d36:	f023 030f 	bic.w	r3, r3, #15
 8009d3a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009d3c:	693b      	ldr	r3, [r7, #16]
 8009d3e:	085b      	lsrs	r3, r3, #1
 8009d40:	b29b      	uxth	r3, r3
 8009d42:	f003 0307 	and.w	r3, r3, #7
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	89fb      	ldrh	r3, [r7, #14]
 8009d4a:	4313      	orrs	r3, r2
 8009d4c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	89fa      	ldrh	r2, [r7, #14]
 8009d54:	60da      	str	r2, [r3, #12]
 8009d56:	e04f      	b.n	8009df8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009d58:	2301      	movs	r3, #1
 8009d5a:	77bb      	strb	r3, [r7, #30]
 8009d5c:	e04c      	b.n	8009df8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009d5e:	7ffb      	ldrb	r3, [r7, #31]
 8009d60:	2b08      	cmp	r3, #8
 8009d62:	d828      	bhi.n	8009db6 <UART_SetConfig+0x462>
 8009d64:	a201      	add	r2, pc, #4	@ (adr r2, 8009d6c <UART_SetConfig+0x418>)
 8009d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d6a:	bf00      	nop
 8009d6c:	08009d91 	.word	0x08009d91
 8009d70:	08009d99 	.word	0x08009d99
 8009d74:	08009da1 	.word	0x08009da1
 8009d78:	08009db7 	.word	0x08009db7
 8009d7c:	08009da7 	.word	0x08009da7
 8009d80:	08009db7 	.word	0x08009db7
 8009d84:	08009db7 	.word	0x08009db7
 8009d88:	08009db7 	.word	0x08009db7
 8009d8c:	08009daf 	.word	0x08009daf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d90:	f7fc ff42 	bl	8006c18 <HAL_RCC_GetPCLK1Freq>
 8009d94:	61b8      	str	r0, [r7, #24]
        break;
 8009d96:	e013      	b.n	8009dc0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009d98:	f7fc ff52 	bl	8006c40 <HAL_RCC_GetPCLK2Freq>
 8009d9c:	61b8      	str	r0, [r7, #24]
        break;
 8009d9e:	e00f      	b.n	8009dc0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009da0:	4b1d      	ldr	r3, [pc, #116]	@ (8009e18 <UART_SetConfig+0x4c4>)
 8009da2:	61bb      	str	r3, [r7, #24]
        break;
 8009da4:	e00c      	b.n	8009dc0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009da6:	f7fc fe25 	bl	80069f4 <HAL_RCC_GetSysClockFreq>
 8009daa:	61b8      	str	r0, [r7, #24]
        break;
 8009dac:	e008      	b.n	8009dc0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009dae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009db2:	61bb      	str	r3, [r7, #24]
        break;
 8009db4:	e004      	b.n	8009dc0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009db6:	2300      	movs	r3, #0
 8009db8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009dba:	2301      	movs	r3, #1
 8009dbc:	77bb      	strb	r3, [r7, #30]
        break;
 8009dbe:	bf00      	nop
    }

    if (pclk != 0U)
 8009dc0:	69bb      	ldr	r3, [r7, #24]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d018      	beq.n	8009df8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	085a      	lsrs	r2, r3, #1
 8009dcc:	69bb      	ldr	r3, [r7, #24]
 8009dce:	441a      	add	r2, r3
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	685b      	ldr	r3, [r3, #4]
 8009dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dd8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	2b0f      	cmp	r3, #15
 8009dde:	d909      	bls.n	8009df4 <UART_SetConfig+0x4a0>
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009de6:	d205      	bcs.n	8009df4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	b29a      	uxth	r2, r3
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	60da      	str	r2, [r3, #12]
 8009df2:	e001      	b.n	8009df8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009df4:	2301      	movs	r3, #1
 8009df6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2200      	movs	r2, #0
 8009e02:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009e04:	7fbb      	ldrb	r3, [r7, #30]
}
 8009e06:	4618      	mov	r0, r3
 8009e08:	3720      	adds	r7, #32
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}
 8009e0e:	bf00      	nop
 8009e10:	40007c00 	.word	0x40007c00
 8009e14:	40023800 	.word	0x40023800
 8009e18:	00f42400 	.word	0x00f42400

08009e1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b083      	sub	sp, #12
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e28:	f003 0308 	and.w	r3, r3, #8
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d00a      	beq.n	8009e46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	685b      	ldr	r3, [r3, #4]
 8009e36:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	430a      	orrs	r2, r1
 8009e44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e4a:	f003 0301 	and.w	r3, r3, #1
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d00a      	beq.n	8009e68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	430a      	orrs	r2, r1
 8009e66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e6c:	f003 0302 	and.w	r3, r3, #2
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d00a      	beq.n	8009e8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	685b      	ldr	r3, [r3, #4]
 8009e7a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	430a      	orrs	r2, r1
 8009e88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e8e:	f003 0304 	and.w	r3, r3, #4
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d00a      	beq.n	8009eac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	685b      	ldr	r3, [r3, #4]
 8009e9c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	430a      	orrs	r2, r1
 8009eaa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009eb0:	f003 0310 	and.w	r3, r3, #16
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d00a      	beq.n	8009ece <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	689b      	ldr	r3, [r3, #8]
 8009ebe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	430a      	orrs	r2, r1
 8009ecc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ed2:	f003 0320 	and.w	r3, r3, #32
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d00a      	beq.n	8009ef0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	689b      	ldr	r3, [r3, #8]
 8009ee0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	430a      	orrs	r2, r1
 8009eee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d01a      	beq.n	8009f32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	685b      	ldr	r3, [r3, #4]
 8009f02:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	430a      	orrs	r2, r1
 8009f10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f1a:	d10a      	bne.n	8009f32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	685b      	ldr	r3, [r3, #4]
 8009f22:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	430a      	orrs	r2, r1
 8009f30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d00a      	beq.n	8009f54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	685b      	ldr	r3, [r3, #4]
 8009f44:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	430a      	orrs	r2, r1
 8009f52:	605a      	str	r2, [r3, #4]
  }
}
 8009f54:	bf00      	nop
 8009f56:	370c      	adds	r7, #12
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5e:	4770      	bx	lr

08009f60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b08c      	sub	sp, #48	@ 0x30
 8009f64:	af02      	add	r7, sp, #8
 8009f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009f70:	f7fa fab8 	bl	80044e4 <HAL_GetTick>
 8009f74:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f003 0308 	and.w	r3, r3, #8
 8009f80:	2b08      	cmp	r3, #8
 8009f82:	d12e      	bne.n	8009fe2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f84:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009f88:	9300      	str	r3, [sp, #0]
 8009f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f000 f83b 	bl	800a00e <UART_WaitOnFlagUntilTimeout>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d021      	beq.n	8009fe2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	e853 3f00 	ldrex	r3, [r3]
 8009faa:	60fb      	str	r3, [r7, #12]
   return(result);
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009fb2:	623b      	str	r3, [r7, #32]
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	461a      	mov	r2, r3
 8009fba:	6a3b      	ldr	r3, [r7, #32]
 8009fbc:	61fb      	str	r3, [r7, #28]
 8009fbe:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fc0:	69b9      	ldr	r1, [r7, #24]
 8009fc2:	69fa      	ldr	r2, [r7, #28]
 8009fc4:	e841 2300 	strex	r3, r2, [r1]
 8009fc8:	617b      	str	r3, [r7, #20]
   return(result);
 8009fca:	697b      	ldr	r3, [r7, #20]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d1e6      	bne.n	8009f9e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2220      	movs	r2, #32
 8009fd4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2200      	movs	r2, #0
 8009fda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009fde:	2303      	movs	r3, #3
 8009fe0:	e011      	b.n	800a006 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2220      	movs	r2, #32
 8009fe6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2220      	movs	r2, #32
 8009fec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2200      	movs	r2, #0
 800a000:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a004:	2300      	movs	r3, #0
}
 800a006:	4618      	mov	r0, r3
 800a008:	3728      	adds	r7, #40	@ 0x28
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}

0800a00e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a00e:	b580      	push	{r7, lr}
 800a010:	b084      	sub	sp, #16
 800a012:	af00      	add	r7, sp, #0
 800a014:	60f8      	str	r0, [r7, #12]
 800a016:	60b9      	str	r1, [r7, #8]
 800a018:	603b      	str	r3, [r7, #0]
 800a01a:	4613      	mov	r3, r2
 800a01c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a01e:	e04f      	b.n	800a0c0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a020:	69bb      	ldr	r3, [r7, #24]
 800a022:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a026:	d04b      	beq.n	800a0c0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a028:	f7fa fa5c 	bl	80044e4 <HAL_GetTick>
 800a02c:	4602      	mov	r2, r0
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	1ad3      	subs	r3, r2, r3
 800a032:	69ba      	ldr	r2, [r7, #24]
 800a034:	429a      	cmp	r2, r3
 800a036:	d302      	bcc.n	800a03e <UART_WaitOnFlagUntilTimeout+0x30>
 800a038:	69bb      	ldr	r3, [r7, #24]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d101      	bne.n	800a042 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a03e:	2303      	movs	r3, #3
 800a040:	e04e      	b.n	800a0e0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	f003 0304 	and.w	r3, r3, #4
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d037      	beq.n	800a0c0 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	2b80      	cmp	r3, #128	@ 0x80
 800a054:	d034      	beq.n	800a0c0 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	2b40      	cmp	r3, #64	@ 0x40
 800a05a:	d031      	beq.n	800a0c0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	69db      	ldr	r3, [r3, #28]
 800a062:	f003 0308 	and.w	r3, r3, #8
 800a066:	2b08      	cmp	r3, #8
 800a068:	d110      	bne.n	800a08c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	2208      	movs	r2, #8
 800a070:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a072:	68f8      	ldr	r0, [r7, #12]
 800a074:	f000 f838 	bl	800a0e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	2208      	movs	r2, #8
 800a07c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	2200      	movs	r2, #0
 800a084:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a088:	2301      	movs	r3, #1
 800a08a:	e029      	b.n	800a0e0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	69db      	ldr	r3, [r3, #28]
 800a092:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a096:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a09a:	d111      	bne.n	800a0c0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a0a4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a0a6:	68f8      	ldr	r0, [r7, #12]
 800a0a8:	f000 f81e 	bl	800a0e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	2220      	movs	r2, #32
 800a0b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a0bc:	2303      	movs	r3, #3
 800a0be:	e00f      	b.n	800a0e0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	69da      	ldr	r2, [r3, #28]
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	4013      	ands	r3, r2
 800a0ca:	68ba      	ldr	r2, [r7, #8]
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	bf0c      	ite	eq
 800a0d0:	2301      	moveq	r3, #1
 800a0d2:	2300      	movne	r3, #0
 800a0d4:	b2db      	uxtb	r3, r3
 800a0d6:	461a      	mov	r2, r3
 800a0d8:	79fb      	ldrb	r3, [r7, #7]
 800a0da:	429a      	cmp	r2, r3
 800a0dc:	d0a0      	beq.n	800a020 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a0de:	2300      	movs	r3, #0
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	3710      	adds	r7, #16
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}

0800a0e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a0e8:	b480      	push	{r7}
 800a0ea:	b095      	sub	sp, #84	@ 0x54
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0f8:	e853 3f00 	ldrex	r3, [r3]
 800a0fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a0fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a100:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a104:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	461a      	mov	r2, r3
 800a10c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a10e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a110:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a112:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a114:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a116:	e841 2300 	strex	r3, r2, [r1]
 800a11a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a11c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d1e6      	bne.n	800a0f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	3308      	adds	r3, #8
 800a128:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a12a:	6a3b      	ldr	r3, [r7, #32]
 800a12c:	e853 3f00 	ldrex	r3, [r3]
 800a130:	61fb      	str	r3, [r7, #28]
   return(result);
 800a132:	69fb      	ldr	r3, [r7, #28]
 800a134:	f023 0301 	bic.w	r3, r3, #1
 800a138:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	3308      	adds	r3, #8
 800a140:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a142:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a144:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a146:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a148:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a14a:	e841 2300 	strex	r3, r2, [r1]
 800a14e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a152:	2b00      	cmp	r3, #0
 800a154:	d1e5      	bne.n	800a122 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a15a:	2b01      	cmp	r3, #1
 800a15c:	d118      	bne.n	800a190 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	e853 3f00 	ldrex	r3, [r3]
 800a16a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	f023 0310 	bic.w	r3, r3, #16
 800a172:	647b      	str	r3, [r7, #68]	@ 0x44
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	461a      	mov	r2, r3
 800a17a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a17c:	61bb      	str	r3, [r7, #24]
 800a17e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a180:	6979      	ldr	r1, [r7, #20]
 800a182:	69ba      	ldr	r2, [r7, #24]
 800a184:	e841 2300 	strex	r3, r2, [r1]
 800a188:	613b      	str	r3, [r7, #16]
   return(result);
 800a18a:	693b      	ldr	r3, [r7, #16]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d1e6      	bne.n	800a15e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2220      	movs	r2, #32
 800a194:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2200      	movs	r2, #0
 800a19c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a1a4:	bf00      	nop
 800a1a6:	3754      	adds	r7, #84	@ 0x54
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ae:	4770      	bx	lr

0800a1b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a1b0:	b084      	sub	sp, #16
 800a1b2:	b580      	push	{r7, lr}
 800a1b4:	b084      	sub	sp, #16
 800a1b6:	af00      	add	r7, sp, #0
 800a1b8:	6078      	str	r0, [r7, #4]
 800a1ba:	f107 001c 	add.w	r0, r7, #28
 800a1be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a1c2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a1c6:	2b01      	cmp	r3, #1
 800a1c8:	d121      	bne.n	800a20e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1ce:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	68da      	ldr	r2, [r3, #12]
 800a1da:	4b21      	ldr	r3, [pc, #132]	@ (800a260 <USB_CoreInit+0xb0>)
 800a1dc:	4013      	ands	r3, r2
 800a1de:	687a      	ldr	r2, [r7, #4]
 800a1e0:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	68db      	ldr	r3, [r3, #12]
 800a1e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a1ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a1f2:	2b01      	cmp	r3, #1
 800a1f4:	d105      	bne.n	800a202 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	68db      	ldr	r3, [r3, #12]
 800a1fa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f000 fa92 	bl	800a72c <USB_CoreReset>
 800a208:	4603      	mov	r3, r0
 800a20a:	73fb      	strb	r3, [r7, #15]
 800a20c:	e010      	b.n	800a230 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	68db      	ldr	r3, [r3, #12]
 800a212:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f000 fa86 	bl	800a72c <USB_CoreReset>
 800a220:	4603      	mov	r3, r0
 800a222:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a228:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800a230:	7fbb      	ldrb	r3, [r7, #30]
 800a232:	2b01      	cmp	r3, #1
 800a234:	d10b      	bne.n	800a24e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	689b      	ldr	r3, [r3, #8]
 800a23a:	f043 0206 	orr.w	r2, r3, #6
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	689b      	ldr	r3, [r3, #8]
 800a246:	f043 0220 	orr.w	r2, r3, #32
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a24e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a250:	4618      	mov	r0, r3
 800a252:	3710      	adds	r7, #16
 800a254:	46bd      	mov	sp, r7
 800a256:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a25a:	b004      	add	sp, #16
 800a25c:	4770      	bx	lr
 800a25e:	bf00      	nop
 800a260:	ffbdffbf 	.word	0xffbdffbf

0800a264 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a264:	b480      	push	{r7}
 800a266:	b083      	sub	sp, #12
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	689b      	ldr	r3, [r3, #8]
 800a270:	f023 0201 	bic.w	r2, r3, #1
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a278:	2300      	movs	r3, #0
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	370c      	adds	r7, #12
 800a27e:	46bd      	mov	sp, r7
 800a280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a284:	4770      	bx	lr

0800a286 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a286:	b580      	push	{r7, lr}
 800a288:	b084      	sub	sp, #16
 800a28a:	af00      	add	r7, sp, #0
 800a28c:	6078      	str	r0, [r7, #4]
 800a28e:	460b      	mov	r3, r1
 800a290:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a292:	2300      	movs	r3, #0
 800a294:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	68db      	ldr	r3, [r3, #12]
 800a29a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a2a2:	78fb      	ldrb	r3, [r7, #3]
 800a2a4:	2b01      	cmp	r3, #1
 800a2a6:	d115      	bne.n	800a2d4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	68db      	ldr	r3, [r3, #12]
 800a2ac:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a2b4:	200a      	movs	r0, #10
 800a2b6:	f7fa f921 	bl	80044fc <HAL_Delay>
      ms += 10U;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	330a      	adds	r3, #10
 800a2be:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a2c0:	6878      	ldr	r0, [r7, #4]
 800a2c2:	f000 fa25 	bl	800a710 <USB_GetMode>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	2b01      	cmp	r3, #1
 800a2ca:	d01e      	beq.n	800a30a <USB_SetCurrentMode+0x84>
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	2bc7      	cmp	r3, #199	@ 0xc7
 800a2d0:	d9f0      	bls.n	800a2b4 <USB_SetCurrentMode+0x2e>
 800a2d2:	e01a      	b.n	800a30a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a2d4:	78fb      	ldrb	r3, [r7, #3]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d115      	bne.n	800a306 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	68db      	ldr	r3, [r3, #12]
 800a2de:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a2e6:	200a      	movs	r0, #10
 800a2e8:	f7fa f908 	bl	80044fc <HAL_Delay>
      ms += 10U;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	330a      	adds	r3, #10
 800a2f0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	f000 fa0c 	bl	800a710 <USB_GetMode>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d005      	beq.n	800a30a <USB_SetCurrentMode+0x84>
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2bc7      	cmp	r3, #199	@ 0xc7
 800a302:	d9f0      	bls.n	800a2e6 <USB_SetCurrentMode+0x60>
 800a304:	e001      	b.n	800a30a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a306:	2301      	movs	r3, #1
 800a308:	e005      	b.n	800a316 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	2bc8      	cmp	r3, #200	@ 0xc8
 800a30e:	d101      	bne.n	800a314 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a310:	2301      	movs	r3, #1
 800a312:	e000      	b.n	800a316 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a314:	2300      	movs	r3, #0
}
 800a316:	4618      	mov	r0, r3
 800a318:	3710      	adds	r7, #16
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}
	...

0800a320 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a320:	b084      	sub	sp, #16
 800a322:	b580      	push	{r7, lr}
 800a324:	b086      	sub	sp, #24
 800a326:	af00      	add	r7, sp, #0
 800a328:	6078      	str	r0, [r7, #4]
 800a32a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a32e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a332:	2300      	movs	r3, #0
 800a334:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a33a:	2300      	movs	r3, #0
 800a33c:	613b      	str	r3, [r7, #16]
 800a33e:	e009      	b.n	800a354 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a340:	687a      	ldr	r2, [r7, #4]
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	3340      	adds	r3, #64	@ 0x40
 800a346:	009b      	lsls	r3, r3, #2
 800a348:	4413      	add	r3, r2
 800a34a:	2200      	movs	r2, #0
 800a34c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	3301      	adds	r3, #1
 800a352:	613b      	str	r3, [r7, #16]
 800a354:	693b      	ldr	r3, [r7, #16]
 800a356:	2b0e      	cmp	r3, #14
 800a358:	d9f2      	bls.n	800a340 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a35a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d11c      	bne.n	800a39c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a368:	685b      	ldr	r3, [r3, #4]
 800a36a:	68fa      	ldr	r2, [r7, #12]
 800a36c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a370:	f043 0302 	orr.w	r3, r3, #2
 800a374:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a37a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	601a      	str	r2, [r3, #0]
 800a39a:	e005      	b.n	800a3a8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3a0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a3ae:	461a      	mov	r2, r3
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a3b4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a3b8:	2b01      	cmp	r3, #1
 800a3ba:	d10d      	bne.n	800a3d8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a3bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d104      	bne.n	800a3ce <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a3c4:	2100      	movs	r1, #0
 800a3c6:	6878      	ldr	r0, [r7, #4]
 800a3c8:	f000 f968 	bl	800a69c <USB_SetDevSpeed>
 800a3cc:	e008      	b.n	800a3e0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a3ce:	2101      	movs	r1, #1
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f000 f963 	bl	800a69c <USB_SetDevSpeed>
 800a3d6:	e003      	b.n	800a3e0 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a3d8:	2103      	movs	r1, #3
 800a3da:	6878      	ldr	r0, [r7, #4]
 800a3dc:	f000 f95e 	bl	800a69c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a3e0:	2110      	movs	r1, #16
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f000 f8fa 	bl	800a5dc <USB_FlushTxFifo>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d001      	beq.n	800a3f2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800a3ee:	2301      	movs	r3, #1
 800a3f0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f000 f924 	bl	800a640 <USB_FlushRxFifo>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d001      	beq.n	800a402 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800a3fe:	2301      	movs	r3, #1
 800a400:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a408:	461a      	mov	r2, r3
 800a40a:	2300      	movs	r3, #0
 800a40c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a414:	461a      	mov	r2, r3
 800a416:	2300      	movs	r3, #0
 800a418:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a420:	461a      	mov	r2, r3
 800a422:	2300      	movs	r3, #0
 800a424:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a426:	2300      	movs	r3, #0
 800a428:	613b      	str	r3, [r7, #16]
 800a42a:	e043      	b.n	800a4b4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	015a      	lsls	r2, r3, #5
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	4413      	add	r3, r2
 800a434:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a43e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a442:	d118      	bne.n	800a476 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800a444:	693b      	ldr	r3, [r7, #16]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d10a      	bne.n	800a460 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a44a:	693b      	ldr	r3, [r7, #16]
 800a44c:	015a      	lsls	r2, r3, #5
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	4413      	add	r3, r2
 800a452:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a456:	461a      	mov	r2, r3
 800a458:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a45c:	6013      	str	r3, [r2, #0]
 800a45e:	e013      	b.n	800a488 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	015a      	lsls	r2, r3, #5
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	4413      	add	r3, r2
 800a468:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a46c:	461a      	mov	r2, r3
 800a46e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a472:	6013      	str	r3, [r2, #0]
 800a474:	e008      	b.n	800a488 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a476:	693b      	ldr	r3, [r7, #16]
 800a478:	015a      	lsls	r2, r3, #5
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	4413      	add	r3, r2
 800a47e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a482:	461a      	mov	r2, r3
 800a484:	2300      	movs	r3, #0
 800a486:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a488:	693b      	ldr	r3, [r7, #16]
 800a48a:	015a      	lsls	r2, r3, #5
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	4413      	add	r3, r2
 800a490:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a494:	461a      	mov	r2, r3
 800a496:	2300      	movs	r3, #0
 800a498:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a49a:	693b      	ldr	r3, [r7, #16]
 800a49c:	015a      	lsls	r2, r3, #5
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	4413      	add	r3, r2
 800a4a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4a6:	461a      	mov	r2, r3
 800a4a8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a4ac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a4ae:	693b      	ldr	r3, [r7, #16]
 800a4b0:	3301      	adds	r3, #1
 800a4b2:	613b      	str	r3, [r7, #16]
 800a4b4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a4b8:	461a      	mov	r2, r3
 800a4ba:	693b      	ldr	r3, [r7, #16]
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	d3b5      	bcc.n	800a42c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	613b      	str	r3, [r7, #16]
 800a4c4:	e043      	b.n	800a54e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a4c6:	693b      	ldr	r3, [r7, #16]
 800a4c8:	015a      	lsls	r2, r3, #5
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	4413      	add	r3, r2
 800a4ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4dc:	d118      	bne.n	800a510 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d10a      	bne.n	800a4fa <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a4e4:	693b      	ldr	r3, [r7, #16]
 800a4e6:	015a      	lsls	r2, r3, #5
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	4413      	add	r3, r2
 800a4ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4f0:	461a      	mov	r2, r3
 800a4f2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a4f6:	6013      	str	r3, [r2, #0]
 800a4f8:	e013      	b.n	800a522 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a4fa:	693b      	ldr	r3, [r7, #16]
 800a4fc:	015a      	lsls	r2, r3, #5
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	4413      	add	r3, r2
 800a502:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a506:	461a      	mov	r2, r3
 800a508:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a50c:	6013      	str	r3, [r2, #0]
 800a50e:	e008      	b.n	800a522 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	015a      	lsls	r2, r3, #5
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	4413      	add	r3, r2
 800a518:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a51c:	461a      	mov	r2, r3
 800a51e:	2300      	movs	r3, #0
 800a520:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	015a      	lsls	r2, r3, #5
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	4413      	add	r3, r2
 800a52a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a52e:	461a      	mov	r2, r3
 800a530:	2300      	movs	r3, #0
 800a532:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	015a      	lsls	r2, r3, #5
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	4413      	add	r3, r2
 800a53c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a540:	461a      	mov	r2, r3
 800a542:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a546:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	3301      	adds	r3, #1
 800a54c:	613b      	str	r3, [r7, #16]
 800a54e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a552:	461a      	mov	r2, r3
 800a554:	693b      	ldr	r3, [r7, #16]
 800a556:	4293      	cmp	r3, r2
 800a558:	d3b5      	bcc.n	800a4c6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a560:	691b      	ldr	r3, [r3, #16]
 800a562:	68fa      	ldr	r2, [r7, #12]
 800a564:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a568:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a56c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2200      	movs	r2, #0
 800a572:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a57a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a57c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a580:	2b00      	cmp	r3, #0
 800a582:	d105      	bne.n	800a590 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	699b      	ldr	r3, [r3, #24]
 800a588:	f043 0210 	orr.w	r2, r3, #16
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	699a      	ldr	r2, [r3, #24]
 800a594:	4b0f      	ldr	r3, [pc, #60]	@ (800a5d4 <USB_DevInit+0x2b4>)
 800a596:	4313      	orrs	r3, r2
 800a598:	687a      	ldr	r2, [r7, #4]
 800a59a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a59c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d005      	beq.n	800a5b0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	699b      	ldr	r3, [r3, #24]
 800a5a8:	f043 0208 	orr.w	r2, r3, #8
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a5b0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a5b4:	2b01      	cmp	r3, #1
 800a5b6:	d105      	bne.n	800a5c4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	699a      	ldr	r2, [r3, #24]
 800a5bc:	4b06      	ldr	r3, [pc, #24]	@ (800a5d8 <USB_DevInit+0x2b8>)
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	687a      	ldr	r2, [r7, #4]
 800a5c2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a5c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3718      	adds	r7, #24
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a5d0:	b004      	add	sp, #16
 800a5d2:	4770      	bx	lr
 800a5d4:	803c3800 	.word	0x803c3800
 800a5d8:	40000004 	.word	0x40000004

0800a5dc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	b085      	sub	sp, #20
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
 800a5e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	3301      	adds	r3, #1
 800a5ee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5f6:	d901      	bls.n	800a5fc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a5f8:	2303      	movs	r3, #3
 800a5fa:	e01b      	b.n	800a634 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	691b      	ldr	r3, [r3, #16]
 800a600:	2b00      	cmp	r3, #0
 800a602:	daf2      	bge.n	800a5ea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a604:	2300      	movs	r3, #0
 800a606:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	019b      	lsls	r3, r3, #6
 800a60c:	f043 0220 	orr.w	r2, r3, #32
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	3301      	adds	r3, #1
 800a618:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a620:	d901      	bls.n	800a626 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a622:	2303      	movs	r3, #3
 800a624:	e006      	b.n	800a634 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	691b      	ldr	r3, [r3, #16]
 800a62a:	f003 0320 	and.w	r3, r3, #32
 800a62e:	2b20      	cmp	r3, #32
 800a630:	d0f0      	beq.n	800a614 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a632:	2300      	movs	r3, #0
}
 800a634:	4618      	mov	r0, r3
 800a636:	3714      	adds	r7, #20
 800a638:	46bd      	mov	sp, r7
 800a63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63e:	4770      	bx	lr

0800a640 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a640:	b480      	push	{r7}
 800a642:	b085      	sub	sp, #20
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a648:	2300      	movs	r3, #0
 800a64a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	3301      	adds	r3, #1
 800a650:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a658:	d901      	bls.n	800a65e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a65a:	2303      	movs	r3, #3
 800a65c:	e018      	b.n	800a690 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	691b      	ldr	r3, [r3, #16]
 800a662:	2b00      	cmp	r3, #0
 800a664:	daf2      	bge.n	800a64c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a666:	2300      	movs	r3, #0
 800a668:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2210      	movs	r2, #16
 800a66e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	3301      	adds	r3, #1
 800a674:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a67c:	d901      	bls.n	800a682 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a67e:	2303      	movs	r3, #3
 800a680:	e006      	b.n	800a690 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	691b      	ldr	r3, [r3, #16]
 800a686:	f003 0310 	and.w	r3, r3, #16
 800a68a:	2b10      	cmp	r3, #16
 800a68c:	d0f0      	beq.n	800a670 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a68e:	2300      	movs	r3, #0
}
 800a690:	4618      	mov	r0, r3
 800a692:	3714      	adds	r7, #20
 800a694:	46bd      	mov	sp, r7
 800a696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69a:	4770      	bx	lr

0800a69c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a69c:	b480      	push	{r7}
 800a69e:	b085      	sub	sp, #20
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
 800a6a4:	460b      	mov	r3, r1
 800a6a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6b2:	681a      	ldr	r2, [r3, #0]
 800a6b4:	78fb      	ldrb	r3, [r7, #3]
 800a6b6:	68f9      	ldr	r1, [r7, #12]
 800a6b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a6bc:	4313      	orrs	r3, r2
 800a6be:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a6c0:	2300      	movs	r3, #0
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3714      	adds	r7, #20
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6cc:	4770      	bx	lr

0800a6ce <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a6ce:	b480      	push	{r7}
 800a6d0:	b085      	sub	sp, #20
 800a6d2:	af00      	add	r7, sp, #0
 800a6d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	68fa      	ldr	r2, [r7, #12]
 800a6e4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a6e8:	f023 0303 	bic.w	r3, r3, #3
 800a6ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6f4:	685b      	ldr	r3, [r3, #4]
 800a6f6:	68fa      	ldr	r2, [r7, #12]
 800a6f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a6fc:	f043 0302 	orr.w	r3, r3, #2
 800a700:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a702:	2300      	movs	r3, #0
}
 800a704:	4618      	mov	r0, r3
 800a706:	3714      	adds	r7, #20
 800a708:	46bd      	mov	sp, r7
 800a70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70e:	4770      	bx	lr

0800a710 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a710:	b480      	push	{r7}
 800a712:	b083      	sub	sp, #12
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	695b      	ldr	r3, [r3, #20]
 800a71c:	f003 0301 	and.w	r3, r3, #1
}
 800a720:	4618      	mov	r0, r3
 800a722:	370c      	adds	r7, #12
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr

0800a72c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b085      	sub	sp, #20
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a734:	2300      	movs	r3, #0
 800a736:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	3301      	adds	r3, #1
 800a73c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a744:	d901      	bls.n	800a74a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a746:	2303      	movs	r3, #3
 800a748:	e022      	b.n	800a790 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	691b      	ldr	r3, [r3, #16]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	daf2      	bge.n	800a738 <USB_CoreReset+0xc>

  count = 10U;
 800a752:	230a      	movs	r3, #10
 800a754:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a756:	e002      	b.n	800a75e <USB_CoreReset+0x32>
  {
    count--;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	3b01      	subs	r3, #1
 800a75c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d1f9      	bne.n	800a758 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	691b      	ldr	r3, [r3, #16]
 800a768:	f043 0201 	orr.w	r2, r3, #1
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	3301      	adds	r3, #1
 800a774:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a77c:	d901      	bls.n	800a782 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a77e:	2303      	movs	r3, #3
 800a780:	e006      	b.n	800a790 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	691b      	ldr	r3, [r3, #16]
 800a786:	f003 0301 	and.w	r3, r3, #1
 800a78a:	2b01      	cmp	r3, #1
 800a78c:	d0f0      	beq.n	800a770 <USB_CoreReset+0x44>

  return HAL_OK;
 800a78e:	2300      	movs	r3, #0
}
 800a790:	4618      	mov	r0, r3
 800a792:	3714      	adds	r7, #20
 800a794:	46bd      	mov	sp, r7
 800a796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79a:	4770      	bx	lr

0800a79c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b084      	sub	sp, #16
 800a7a0:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 10;
 800a7a2:	4b87      	ldr	r3, [pc, #540]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a7a4:	220a      	movs	r2, #10
 800a7a6:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 1;
 800a7a8:	4b85      	ldr	r3, [pc, #532]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 100;
 800a7ae:	4b84      	ldr	r3, [pc, #528]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a7b0:	2264      	movs	r2, #100	@ 0x64
 800a7b2:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 111;
 800a7b4:	4b82      	ldr	r3, [pc, #520]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a7b6:	226f      	movs	r2, #111	@ 0x6f
 800a7b8:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a7ba:	4b82      	ldr	r3, [pc, #520]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a7bc:	22ff      	movs	r2, #255	@ 0xff
 800a7be:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a7c0:	4b80      	ldr	r3, [pc, #512]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a7c2:	22ff      	movs	r2, #255	@ 0xff
 800a7c4:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800a7c6:	4b7f      	ldr	r3, [pc, #508]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a7c8:	22ff      	movs	r2, #255	@ 0xff
 800a7ca:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800a7cc:	4b7d      	ldr	r3, [pc, #500]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 800a7d2:	4b7d      	ldr	r3, [pc, #500]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 800a7d8:	4b7b      	ldr	r3, [pc, #492]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a7da:	2200      	movs	r2, #0
 800a7dc:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800a7de:	4b7a      	ldr	r3, [pc, #488]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 800a7e4:	4b78      	ldr	r3, [pc, #480]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack without RTOS */
  lwip_init();
 800a7ea:	f000 fd3a 	bl	800b262 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800a7ee:	4b74      	ldr	r3, [pc, #464]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a7f0:	781b      	ldrb	r3, [r3, #0]
 800a7f2:	061a      	lsls	r2, r3, #24
 800a7f4:	4b72      	ldr	r3, [pc, #456]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a7f6:	785b      	ldrb	r3, [r3, #1]
 800a7f8:	041b      	lsls	r3, r3, #16
 800a7fa:	431a      	orrs	r2, r3
 800a7fc:	4b70      	ldr	r3, [pc, #448]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a7fe:	789b      	ldrb	r3, [r3, #2]
 800a800:	021b      	lsls	r3, r3, #8
 800a802:	4313      	orrs	r3, r2
 800a804:	4a6e      	ldr	r2, [pc, #440]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a806:	78d2      	ldrb	r2, [r2, #3]
 800a808:	4313      	orrs	r3, r2
 800a80a:	061a      	lsls	r2, r3, #24
 800a80c:	4b6c      	ldr	r3, [pc, #432]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a80e:	781b      	ldrb	r3, [r3, #0]
 800a810:	0619      	lsls	r1, r3, #24
 800a812:	4b6b      	ldr	r3, [pc, #428]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a814:	785b      	ldrb	r3, [r3, #1]
 800a816:	041b      	lsls	r3, r3, #16
 800a818:	4319      	orrs	r1, r3
 800a81a:	4b69      	ldr	r3, [pc, #420]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a81c:	789b      	ldrb	r3, [r3, #2]
 800a81e:	021b      	lsls	r3, r3, #8
 800a820:	430b      	orrs	r3, r1
 800a822:	4967      	ldr	r1, [pc, #412]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a824:	78c9      	ldrb	r1, [r1, #3]
 800a826:	430b      	orrs	r3, r1
 800a828:	021b      	lsls	r3, r3, #8
 800a82a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a82e:	431a      	orrs	r2, r3
 800a830:	4b63      	ldr	r3, [pc, #396]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a832:	781b      	ldrb	r3, [r3, #0]
 800a834:	0619      	lsls	r1, r3, #24
 800a836:	4b62      	ldr	r3, [pc, #392]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a838:	785b      	ldrb	r3, [r3, #1]
 800a83a:	041b      	lsls	r3, r3, #16
 800a83c:	4319      	orrs	r1, r3
 800a83e:	4b60      	ldr	r3, [pc, #384]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a840:	789b      	ldrb	r3, [r3, #2]
 800a842:	021b      	lsls	r3, r3, #8
 800a844:	430b      	orrs	r3, r1
 800a846:	495e      	ldr	r1, [pc, #376]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a848:	78c9      	ldrb	r1, [r1, #3]
 800a84a:	430b      	orrs	r3, r1
 800a84c:	0a1b      	lsrs	r3, r3, #8
 800a84e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a852:	431a      	orrs	r2, r3
 800a854:	4b5a      	ldr	r3, [pc, #360]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a856:	781b      	ldrb	r3, [r3, #0]
 800a858:	0619      	lsls	r1, r3, #24
 800a85a:	4b59      	ldr	r3, [pc, #356]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a85c:	785b      	ldrb	r3, [r3, #1]
 800a85e:	041b      	lsls	r3, r3, #16
 800a860:	4319      	orrs	r1, r3
 800a862:	4b57      	ldr	r3, [pc, #348]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a864:	789b      	ldrb	r3, [r3, #2]
 800a866:	021b      	lsls	r3, r3, #8
 800a868:	430b      	orrs	r3, r1
 800a86a:	4955      	ldr	r1, [pc, #340]	@ (800a9c0 <MX_LWIP_Init+0x224>)
 800a86c:	78c9      	ldrb	r1, [r1, #3]
 800a86e:	430b      	orrs	r3, r1
 800a870:	0e1b      	lsrs	r3, r3, #24
 800a872:	4313      	orrs	r3, r2
 800a874:	4a55      	ldr	r2, [pc, #340]	@ (800a9cc <MX_LWIP_Init+0x230>)
 800a876:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800a878:	4b52      	ldr	r3, [pc, #328]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a87a:	781b      	ldrb	r3, [r3, #0]
 800a87c:	061a      	lsls	r2, r3, #24
 800a87e:	4b51      	ldr	r3, [pc, #324]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a880:	785b      	ldrb	r3, [r3, #1]
 800a882:	041b      	lsls	r3, r3, #16
 800a884:	431a      	orrs	r2, r3
 800a886:	4b4f      	ldr	r3, [pc, #316]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a888:	789b      	ldrb	r3, [r3, #2]
 800a88a:	021b      	lsls	r3, r3, #8
 800a88c:	4313      	orrs	r3, r2
 800a88e:	4a4d      	ldr	r2, [pc, #308]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a890:	78d2      	ldrb	r2, [r2, #3]
 800a892:	4313      	orrs	r3, r2
 800a894:	061a      	lsls	r2, r3, #24
 800a896:	4b4b      	ldr	r3, [pc, #300]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a898:	781b      	ldrb	r3, [r3, #0]
 800a89a:	0619      	lsls	r1, r3, #24
 800a89c:	4b49      	ldr	r3, [pc, #292]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a89e:	785b      	ldrb	r3, [r3, #1]
 800a8a0:	041b      	lsls	r3, r3, #16
 800a8a2:	4319      	orrs	r1, r3
 800a8a4:	4b47      	ldr	r3, [pc, #284]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a8a6:	789b      	ldrb	r3, [r3, #2]
 800a8a8:	021b      	lsls	r3, r3, #8
 800a8aa:	430b      	orrs	r3, r1
 800a8ac:	4945      	ldr	r1, [pc, #276]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a8ae:	78c9      	ldrb	r1, [r1, #3]
 800a8b0:	430b      	orrs	r3, r1
 800a8b2:	021b      	lsls	r3, r3, #8
 800a8b4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a8b8:	431a      	orrs	r2, r3
 800a8ba:	4b42      	ldr	r3, [pc, #264]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a8bc:	781b      	ldrb	r3, [r3, #0]
 800a8be:	0619      	lsls	r1, r3, #24
 800a8c0:	4b40      	ldr	r3, [pc, #256]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a8c2:	785b      	ldrb	r3, [r3, #1]
 800a8c4:	041b      	lsls	r3, r3, #16
 800a8c6:	4319      	orrs	r1, r3
 800a8c8:	4b3e      	ldr	r3, [pc, #248]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a8ca:	789b      	ldrb	r3, [r3, #2]
 800a8cc:	021b      	lsls	r3, r3, #8
 800a8ce:	430b      	orrs	r3, r1
 800a8d0:	493c      	ldr	r1, [pc, #240]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a8d2:	78c9      	ldrb	r1, [r1, #3]
 800a8d4:	430b      	orrs	r3, r1
 800a8d6:	0a1b      	lsrs	r3, r3, #8
 800a8d8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a8dc:	431a      	orrs	r2, r3
 800a8de:	4b39      	ldr	r3, [pc, #228]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a8e0:	781b      	ldrb	r3, [r3, #0]
 800a8e2:	0619      	lsls	r1, r3, #24
 800a8e4:	4b37      	ldr	r3, [pc, #220]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a8e6:	785b      	ldrb	r3, [r3, #1]
 800a8e8:	041b      	lsls	r3, r3, #16
 800a8ea:	4319      	orrs	r1, r3
 800a8ec:	4b35      	ldr	r3, [pc, #212]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a8ee:	789b      	ldrb	r3, [r3, #2]
 800a8f0:	021b      	lsls	r3, r3, #8
 800a8f2:	430b      	orrs	r3, r1
 800a8f4:	4933      	ldr	r1, [pc, #204]	@ (800a9c4 <MX_LWIP_Init+0x228>)
 800a8f6:	78c9      	ldrb	r1, [r1, #3]
 800a8f8:	430b      	orrs	r3, r1
 800a8fa:	0e1b      	lsrs	r3, r3, #24
 800a8fc:	4313      	orrs	r3, r2
 800a8fe:	4a34      	ldr	r2, [pc, #208]	@ (800a9d0 <MX_LWIP_Init+0x234>)
 800a900:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800a902:	4b31      	ldr	r3, [pc, #196]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a904:	781b      	ldrb	r3, [r3, #0]
 800a906:	061a      	lsls	r2, r3, #24
 800a908:	4b2f      	ldr	r3, [pc, #188]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a90a:	785b      	ldrb	r3, [r3, #1]
 800a90c:	041b      	lsls	r3, r3, #16
 800a90e:	431a      	orrs	r2, r3
 800a910:	4b2d      	ldr	r3, [pc, #180]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a912:	789b      	ldrb	r3, [r3, #2]
 800a914:	021b      	lsls	r3, r3, #8
 800a916:	4313      	orrs	r3, r2
 800a918:	4a2b      	ldr	r2, [pc, #172]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a91a:	78d2      	ldrb	r2, [r2, #3]
 800a91c:	4313      	orrs	r3, r2
 800a91e:	061a      	lsls	r2, r3, #24
 800a920:	4b29      	ldr	r3, [pc, #164]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a922:	781b      	ldrb	r3, [r3, #0]
 800a924:	0619      	lsls	r1, r3, #24
 800a926:	4b28      	ldr	r3, [pc, #160]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a928:	785b      	ldrb	r3, [r3, #1]
 800a92a:	041b      	lsls	r3, r3, #16
 800a92c:	4319      	orrs	r1, r3
 800a92e:	4b26      	ldr	r3, [pc, #152]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a930:	789b      	ldrb	r3, [r3, #2]
 800a932:	021b      	lsls	r3, r3, #8
 800a934:	430b      	orrs	r3, r1
 800a936:	4924      	ldr	r1, [pc, #144]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a938:	78c9      	ldrb	r1, [r1, #3]
 800a93a:	430b      	orrs	r3, r1
 800a93c:	021b      	lsls	r3, r3, #8
 800a93e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a942:	431a      	orrs	r2, r3
 800a944:	4b20      	ldr	r3, [pc, #128]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a946:	781b      	ldrb	r3, [r3, #0]
 800a948:	0619      	lsls	r1, r3, #24
 800a94a:	4b1f      	ldr	r3, [pc, #124]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a94c:	785b      	ldrb	r3, [r3, #1]
 800a94e:	041b      	lsls	r3, r3, #16
 800a950:	4319      	orrs	r1, r3
 800a952:	4b1d      	ldr	r3, [pc, #116]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a954:	789b      	ldrb	r3, [r3, #2]
 800a956:	021b      	lsls	r3, r3, #8
 800a958:	430b      	orrs	r3, r1
 800a95a:	491b      	ldr	r1, [pc, #108]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a95c:	78c9      	ldrb	r1, [r1, #3]
 800a95e:	430b      	orrs	r3, r1
 800a960:	0a1b      	lsrs	r3, r3, #8
 800a962:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a966:	431a      	orrs	r2, r3
 800a968:	4b17      	ldr	r3, [pc, #92]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a96a:	781b      	ldrb	r3, [r3, #0]
 800a96c:	0619      	lsls	r1, r3, #24
 800a96e:	4b16      	ldr	r3, [pc, #88]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a970:	785b      	ldrb	r3, [r3, #1]
 800a972:	041b      	lsls	r3, r3, #16
 800a974:	4319      	orrs	r1, r3
 800a976:	4b14      	ldr	r3, [pc, #80]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a978:	789b      	ldrb	r3, [r3, #2]
 800a97a:	021b      	lsls	r3, r3, #8
 800a97c:	430b      	orrs	r3, r1
 800a97e:	4912      	ldr	r1, [pc, #72]	@ (800a9c8 <MX_LWIP_Init+0x22c>)
 800a980:	78c9      	ldrb	r1, [r1, #3]
 800a982:	430b      	orrs	r3, r1
 800a984:	0e1b      	lsrs	r3, r3, #24
 800a986:	4313      	orrs	r3, r2
 800a988:	4a12      	ldr	r2, [pc, #72]	@ (800a9d4 <MX_LWIP_Init+0x238>)
 800a98a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800a98c:	4b12      	ldr	r3, [pc, #72]	@ (800a9d8 <MX_LWIP_Init+0x23c>)
 800a98e:	9302      	str	r3, [sp, #8]
 800a990:	4b12      	ldr	r3, [pc, #72]	@ (800a9dc <MX_LWIP_Init+0x240>)
 800a992:	9301      	str	r3, [sp, #4]
 800a994:	2300      	movs	r3, #0
 800a996:	9300      	str	r3, [sp, #0]
 800a998:	4b0e      	ldr	r3, [pc, #56]	@ (800a9d4 <MX_LWIP_Init+0x238>)
 800a99a:	4a0d      	ldr	r2, [pc, #52]	@ (800a9d0 <MX_LWIP_Init+0x234>)
 800a99c:	490b      	ldr	r1, [pc, #44]	@ (800a9cc <MX_LWIP_Init+0x230>)
 800a99e:	4810      	ldr	r0, [pc, #64]	@ (800a9e0 <MX_LWIP_Init+0x244>)
 800a9a0:	f001 f946 	bl	800bc30 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800a9a4:	480e      	ldr	r0, [pc, #56]	@ (800a9e0 <MX_LWIP_Init+0x244>)
 800a9a6:	f001 faf5 	bl	800bf94 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800a9aa:	480d      	ldr	r0, [pc, #52]	@ (800a9e0 <MX_LWIP_Init+0x244>)
 800a9ac:	f001 fb02 	bl	800bfb4 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800a9b0:	490c      	ldr	r1, [pc, #48]	@ (800a9e4 <MX_LWIP_Init+0x248>)
 800a9b2:	480b      	ldr	r0, [pc, #44]	@ (800a9e0 <MX_LWIP_Init+0x244>)
 800a9b4:	f001 fc00 	bl	800c1b8 <netif_set_link_callback>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800a9b8:	bf00      	nop
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}
 800a9be:	bf00      	nop
 800a9c0:	20001080 	.word	0x20001080
 800a9c4:	20001084 	.word	0x20001084
 800a9c8:	20001088 	.word	0x20001088
 800a9cc:	20001074 	.word	0x20001074
 800a9d0:	20001078 	.word	0x20001078
 800a9d4:	2000107c 	.word	0x2000107c
 800a9d8:	08014ce1 	.word	0x08014ce1
 800a9dc:	0800ad5d 	.word	0x0800ad5d
 800a9e0:	20001040 	.word	0x20001040
 800a9e4:	0800aa39 	.word	0x0800aa39

0800a9e8 <Ethernet_Link_Periodic_Handle>:
  * @brief  Ethernet Link periodic check
  * @param  netif
  * @retval None
  */
static void Ethernet_Link_Periodic_Handle(struct netif *netif)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b082      	sub	sp, #8
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN 4_4_1 */
/* USER CODE END 4_4_1 */

  /* Ethernet Link every 100ms */
  if (HAL_GetTick() - EthernetLinkTimer >= 100)
 800a9f0:	f7f9 fd78 	bl	80044e4 <HAL_GetTick>
 800a9f4:	4602      	mov	r2, r0
 800a9f6:	4b08      	ldr	r3, [pc, #32]	@ (800aa18 <Ethernet_Link_Periodic_Handle+0x30>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	1ad3      	subs	r3, r2, r3
 800a9fc:	2b63      	cmp	r3, #99	@ 0x63
 800a9fe:	d907      	bls.n	800aa10 <Ethernet_Link_Periodic_Handle+0x28>
  {
    EthernetLinkTimer = HAL_GetTick();
 800aa00:	f7f9 fd70 	bl	80044e4 <HAL_GetTick>
 800aa04:	4603      	mov	r3, r0
 800aa06:	4a04      	ldr	r2, [pc, #16]	@ (800aa18 <Ethernet_Link_Periodic_Handle+0x30>)
 800aa08:	6013      	str	r3, [r2, #0]
    ethernet_link_check_state(netif);
 800aa0a:	6878      	ldr	r0, [r7, #4]
 800aa0c:	f000 fafc 	bl	800b008 <ethernet_link_check_state>
  }
/* USER CODE BEGIN 4_4 */
/* USER CODE END 4_4 */
}
 800aa10:	bf00      	nop
 800aa12:	3708      	adds	r7, #8
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}
 800aa18:	2000103c 	.word	0x2000103c

0800aa1c <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800aa20:	4804      	ldr	r0, [pc, #16]	@ (800aa34 <MX_LWIP_Process+0x18>)
 800aa22:	f000 f97b 	bl	800ad1c <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800aa26:	f007 fc35 	bl	8012294 <sys_check_timeouts>

  Ethernet_Link_Periodic_Handle(&gnetif);
 800aa2a:	4802      	ldr	r0, [pc, #8]	@ (800aa34 <MX_LWIP_Process+0x18>)
 800aa2c:	f7ff ffdc 	bl	800a9e8 <Ethernet_Link_Periodic_Handle>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800aa30:	bf00      	nop
 800aa32:	bd80      	pop	{r7, pc}
 800aa34:	20001040 	.word	0x20001040

0800aa38 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800aa38:	b480      	push	{r7}
 800aa3a:	b083      	sub	sp, #12
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800aa40:	bf00      	nop
 800aa42:	370c      	adds	r7, #12
 800aa44:	46bd      	mov	sp, r7
 800aa46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4a:	4770      	bx	lr

0800aa4c <SCB_InvalidateDCache_by_Addr>:
{
 800aa4c:	b480      	push	{r7}
 800aa4e:	b087      	sub	sp, #28
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
 800aa54:	6039      	str	r1, [r7, #0]
     int32_t op_size = dsize;
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800aa5e:	2320      	movs	r3, #32
 800aa60:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800aa62:	f3bf 8f4f 	dsb	sy
}
 800aa66:	bf00      	nop
    while (op_size > 0) {
 800aa68:	e00b      	b.n	800aa82 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 800aa6a:	4a0d      	ldr	r2, [pc, #52]	@ (800aaa0 <SCB_InvalidateDCache_by_Addr+0x54>)
 800aa6c:	693b      	ldr	r3, [r7, #16]
 800aa6e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	693a      	ldr	r2, [r7, #16]
 800aa76:	4413      	add	r3, r2
 800aa78:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800aa7a:	697a      	ldr	r2, [r7, #20]
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	1ad3      	subs	r3, r2, r3
 800aa80:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800aa82:	697b      	ldr	r3, [r7, #20]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	dcf0      	bgt.n	800aa6a <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 800aa88:	f3bf 8f4f 	dsb	sy
}
 800aa8c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800aa8e:	f3bf 8f6f 	isb	sy
}
 800aa92:	bf00      	nop
}
 800aa94:	bf00      	nop
 800aa96:	371c      	adds	r7, #28
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9e:	4770      	bx	lr
 800aaa0:	e000ed00 	.word	0xe000ed00

0800aaa4 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800aaac:	2300      	movs	r3, #0
 800aaae:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800aab0:	4b44      	ldr	r3, [pc, #272]	@ (800abc4 <low_level_init+0x120>)
 800aab2:	4a45      	ldr	r2, [pc, #276]	@ (800abc8 <low_level_init+0x124>)
 800aab4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800aab6:	2300      	movs	r3, #0
 800aab8:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800aaba:	2380      	movs	r3, #128	@ 0x80
 800aabc:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800aabe:	23e1      	movs	r3, #225	@ 0xe1
 800aac0:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800aac2:	2300      	movs	r3, #0
 800aac4:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800aac6:	2300      	movs	r3, #0
 800aac8:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800aaca:	2300      	movs	r3, #0
 800aacc:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800aace:	4a3d      	ldr	r2, [pc, #244]	@ (800abc4 <low_level_init+0x120>)
 800aad0:	f107 0308 	add.w	r3, r7, #8
 800aad4:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800aad6:	4b3b      	ldr	r3, [pc, #236]	@ (800abc4 <low_level_init+0x120>)
 800aad8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800aadc:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800aade:	4b39      	ldr	r3, [pc, #228]	@ (800abc4 <low_level_init+0x120>)
 800aae0:	4a3a      	ldr	r2, [pc, #232]	@ (800abcc <low_level_init+0x128>)
 800aae2:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800aae4:	4b37      	ldr	r3, [pc, #220]	@ (800abc4 <low_level_init+0x120>)
 800aae6:	4a3a      	ldr	r2, [pc, #232]	@ (800abd0 <low_level_init+0x12c>)
 800aae8:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800aaea:	4b36      	ldr	r3, [pc, #216]	@ (800abc4 <low_level_init+0x120>)
 800aaec:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800aaf0:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800aaf2:	4834      	ldr	r0, [pc, #208]	@ (800abc4 <low_level_init+0x120>)
 800aaf4:	f7f9 fe38 	bl	8004768 <HAL_ETH_Init>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800aafc:	2238      	movs	r2, #56	@ 0x38
 800aafe:	2100      	movs	r1, #0
 800ab00:	4834      	ldr	r0, [pc, #208]	@ (800abd4 <low_level_init+0x130>)
 800ab02:	f00b f871 	bl	8015be8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800ab06:	4b33      	ldr	r3, [pc, #204]	@ (800abd4 <low_level_init+0x130>)
 800ab08:	2221      	movs	r2, #33	@ 0x21
 800ab0a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800ab0c:	4b31      	ldr	r3, [pc, #196]	@ (800abd4 <low_level_init+0x130>)
 800ab0e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800ab12:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800ab14:	4b2f      	ldr	r3, [pc, #188]	@ (800abd4 <low_level_init+0x130>)
 800ab16:	2200      	movs	r2, #0
 800ab18:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800ab1a:	482f      	ldr	r0, [pc, #188]	@ (800abd8 <low_level_init+0x134>)
 800ab1c:	f000 ff50 	bl	800b9c0 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2206      	movs	r2, #6
 800ab24:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800ab28:	4b26      	ldr	r3, [pc, #152]	@ (800abc4 <low_level_init+0x120>)
 800ab2a:	685b      	ldr	r3, [r3, #4]
 800ab2c:	781a      	ldrb	r2, [r3, #0]
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800ab34:	4b23      	ldr	r3, [pc, #140]	@ (800abc4 <low_level_init+0x120>)
 800ab36:	685b      	ldr	r3, [r3, #4]
 800ab38:	785a      	ldrb	r2, [r3, #1]
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800ab40:	4b20      	ldr	r3, [pc, #128]	@ (800abc4 <low_level_init+0x120>)
 800ab42:	685b      	ldr	r3, [r3, #4]
 800ab44:	789a      	ldrb	r2, [r3, #2]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800ab4c:	4b1d      	ldr	r3, [pc, #116]	@ (800abc4 <low_level_init+0x120>)
 800ab4e:	685b      	ldr	r3, [r3, #4]
 800ab50:	78da      	ldrb	r2, [r3, #3]
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800ab58:	4b1a      	ldr	r3, [pc, #104]	@ (800abc4 <low_level_init+0x120>)
 800ab5a:	685b      	ldr	r3, [r3, #4]
 800ab5c:	791a      	ldrb	r2, [r3, #4]
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800ab64:	4b17      	ldr	r3, [pc, #92]	@ (800abc4 <low_level_init+0x120>)
 800ab66:	685b      	ldr	r3, [r3, #4]
 800ab68:	795a      	ldrb	r2, [r3, #5]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800ab76:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ab7e:	f043 030a 	orr.w	r3, r3, #10
 800ab82:	b2da      	uxtb	r2, r3
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800ab8a:	4914      	ldr	r1, [pc, #80]	@ (800abdc <low_level_init+0x138>)
 800ab8c:	4814      	ldr	r0, [pc, #80]	@ (800abe0 <low_level_init+0x13c>)
 800ab8e:	f7f9 fb52 	bl	8004236 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800ab92:	4813      	ldr	r0, [pc, #76]	@ (800abe0 <low_level_init+0x13c>)
 800ab94:	f7f9 fb81 	bl	800429a <LAN8742_Init>
 800ab98:	4603      	mov	r3, r0
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d006      	beq.n	800abac <low_level_init+0x108>
  {
    netif_set_link_down(netif);
 800ab9e:	6878      	ldr	r0, [r7, #4]
 800aba0:	f001 fada 	bl	800c158 <netif_set_link_down>
    netif_set_down(netif);
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f001 fa71 	bl	800c08c <netif_set_down>
 800abaa:	e008      	b.n	800abbe <low_level_init+0x11a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800abac:	7bfb      	ldrb	r3, [r7, #15]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d103      	bne.n	800abba <low_level_init+0x116>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f000 fa28 	bl	800b008 <ethernet_link_check_state>
 800abb8:	e001      	b.n	800abbe <low_level_init+0x11a>
  }
  else
  {
    Error_Handler();
 800abba:	f7f8 fd51 	bl	8003660 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

}
 800abbe:	3710      	adds	r7, #16
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}
 800abc4:	20005a18 	.word	0x20005a18
 800abc8:	40028000 	.word	0x40028000
 800abcc:	20000580 	.word	0x20000580
 800abd0:	200004e0 	.word	0x200004e0
 800abd4:	20005ac8 	.word	0x20005ac8
 800abd8:	0801ab70 	.word	0x0801ab70
 800abdc:	200002f8 	.word	0x200002f8
 800abe0:	20005b00 	.word	0x20005b00

0800abe4 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b092      	sub	sp, #72	@ 0x48
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
 800abec:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800abee:	2300      	movs	r3, #0
 800abf0:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800abf2:	2300      	movs	r3, #0
 800abf4:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800abf6:	2300      	movs	r3, #0
 800abf8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800abfc:	f107 030c 	add.w	r3, r7, #12
 800ac00:	2230      	movs	r2, #48	@ 0x30
 800ac02:	2100      	movs	r1, #0
 800ac04:	4618      	mov	r0, r3
 800ac06:	f00a ffef 	bl	8015be8 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800ac0a:	f107 030c 	add.w	r3, r7, #12
 800ac0e:	2230      	movs	r2, #48	@ 0x30
 800ac10:	2100      	movs	r1, #0
 800ac12:	4618      	mov	r0, r3
 800ac14:	f00a ffe8 	bl	8015be8 <memset>

  for(q = p; q != NULL; q = q->next)
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac1c:	e045      	b.n	800acaa <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800ac1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac20:	2b03      	cmp	r3, #3
 800ac22:	d902      	bls.n	800ac2a <low_level_output+0x46>
      return ERR_IF;
 800ac24:	f06f 030b 	mvn.w	r3, #11
 800ac28:	e055      	b.n	800acd6 <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 800ac2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac2c:	6859      	ldr	r1, [r3, #4]
 800ac2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac30:	4613      	mov	r3, r2
 800ac32:	005b      	lsls	r3, r3, #1
 800ac34:	4413      	add	r3, r2
 800ac36:	009b      	lsls	r3, r3, #2
 800ac38:	3348      	adds	r3, #72	@ 0x48
 800ac3a:	443b      	add	r3, r7
 800ac3c:	3b3c      	subs	r3, #60	@ 0x3c
 800ac3e:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800ac40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac42:	895b      	ldrh	r3, [r3, #10]
 800ac44:	4619      	mov	r1, r3
 800ac46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac48:	4613      	mov	r3, r2
 800ac4a:	005b      	lsls	r3, r3, #1
 800ac4c:	4413      	add	r3, r2
 800ac4e:	009b      	lsls	r3, r3, #2
 800ac50:	3348      	adds	r3, #72	@ 0x48
 800ac52:	443b      	add	r3, r7
 800ac54:	3b38      	subs	r3, #56	@ 0x38
 800ac56:	6019      	str	r1, [r3, #0]

    if(i>0)
 800ac58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d011      	beq.n	800ac82 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800ac5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac60:	1e5a      	subs	r2, r3, #1
 800ac62:	f107 000c 	add.w	r0, r7, #12
 800ac66:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ac68:	460b      	mov	r3, r1
 800ac6a:	005b      	lsls	r3, r3, #1
 800ac6c:	440b      	add	r3, r1
 800ac6e:	009b      	lsls	r3, r3, #2
 800ac70:	18c1      	adds	r1, r0, r3
 800ac72:	4613      	mov	r3, r2
 800ac74:	005b      	lsls	r3, r3, #1
 800ac76:	4413      	add	r3, r2
 800ac78:	009b      	lsls	r3, r3, #2
 800ac7a:	3348      	adds	r3, #72	@ 0x48
 800ac7c:	443b      	add	r3, r7
 800ac7e:	3b34      	subs	r3, #52	@ 0x34
 800ac80:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800ac82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d109      	bne.n	800ac9e <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800ac8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac8c:	4613      	mov	r3, r2
 800ac8e:	005b      	lsls	r3, r3, #1
 800ac90:	4413      	add	r3, r2
 800ac92:	009b      	lsls	r3, r3, #2
 800ac94:	3348      	adds	r3, #72	@ 0x48
 800ac96:	443b      	add	r3, r7
 800ac98:	3b34      	subs	r3, #52	@ 0x34
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	601a      	str	r2, [r3, #0]
    }

    i++;
 800ac9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aca0:	3301      	adds	r3, #1
 800aca2:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800aca4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	643b      	str	r3, [r7, #64]	@ 0x40
 800acaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acac:	2b00      	cmp	r3, #0
 800acae:	d1b6      	bne.n	800ac1e <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800acb0:	683b      	ldr	r3, [r7, #0]
 800acb2:	891b      	ldrh	r3, [r3, #8]
 800acb4:	461a      	mov	r2, r3
 800acb6:	4b0a      	ldr	r3, [pc, #40]	@ (800ace0 <low_level_output+0xfc>)
 800acb8:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800acba:	4a09      	ldr	r2, [pc, #36]	@ (800ace0 <low_level_output+0xfc>)
 800acbc:	f107 030c 	add.w	r3, r7, #12
 800acc0:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800acc2:	4a07      	ldr	r2, [pc, #28]	@ (800ace0 <low_level_output+0xfc>)
 800acc4:	683b      	ldr	r3, [r7, #0]
 800acc6:	6353      	str	r3, [r2, #52]	@ 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800acc8:	2214      	movs	r2, #20
 800acca:	4905      	ldr	r1, [pc, #20]	@ (800ace0 <low_level_output+0xfc>)
 800accc:	4805      	ldr	r0, [pc, #20]	@ (800ace4 <low_level_output+0x100>)
 800acce:	f7f9 fe9d 	bl	8004a0c <HAL_ETH_Transmit>

  return errval;
 800acd2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800acd6:	4618      	mov	r0, r3
 800acd8:	3748      	adds	r7, #72	@ 0x48
 800acda:	46bd      	mov	sp, r7
 800acdc:	bd80      	pop	{r7, pc}
 800acde:	bf00      	nop
 800ace0:	20005ac8 	.word	0x20005ac8
 800ace4:	20005a18 	.word	0x20005a18

0800ace8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b084      	sub	sp, #16
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800acf0:	2300      	movs	r3, #0
 800acf2:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800acf4:	4b07      	ldr	r3, [pc, #28]	@ (800ad14 <low_level_input+0x2c>)
 800acf6:	781b      	ldrb	r3, [r3, #0]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d105      	bne.n	800ad08 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800acfc:	f107 030c 	add.w	r3, r7, #12
 800ad00:	4619      	mov	r1, r3
 800ad02:	4805      	ldr	r0, [pc, #20]	@ (800ad18 <low_level_input+0x30>)
 800ad04:	f7f9 ff16 	bl	8004b34 <HAL_ETH_ReadData>
  }

  return p;
 800ad08:	68fb      	ldr	r3, [r7, #12]
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	3710      	adds	r7, #16
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}
 800ad12:	bf00      	nop
 800ad14:	20005a14 	.word	0x20005a14
 800ad18:	20005a18 	.word	0x20005a18

0800ad1c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b084      	sub	sp, #16
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800ad24:	2300      	movs	r3, #0
 800ad26:	60fb      	str	r3, [r7, #12]

  do
  {
    p = low_level_input( netif );
 800ad28:	6878      	ldr	r0, [r7, #4]
 800ad2a:	f7ff ffdd 	bl	800ace8 <low_level_input>
 800ad2e:	60f8      	str	r0, [r7, #12]
    if (p != NULL)
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d00a      	beq.n	800ad4c <ethernetif_input+0x30>
    {
      if (netif->input( p, netif) != ERR_OK )
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	691b      	ldr	r3, [r3, #16]
 800ad3a:	6879      	ldr	r1, [r7, #4]
 800ad3c:	68f8      	ldr	r0, [r7, #12]
 800ad3e:	4798      	blx	r3
 800ad40:	4603      	mov	r3, r0
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d002      	beq.n	800ad4c <ethernetif_input+0x30>
      {
        pbuf_free(p);
 800ad46:	68f8      	ldr	r0, [r7, #12]
 800ad48:	f001 fdb6 	bl	800c8b8 <pbuf_free>
      }
    }
  } while(p!=NULL);
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d1ea      	bne.n	800ad28 <ethernetif_input+0xc>
}
 800ad52:	bf00      	nop
 800ad54:	bf00      	nop
 800ad56:	3710      	adds	r7, #16
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	bd80      	pop	{r7, pc}

0800ad5c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b082      	sub	sp, #8
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d106      	bne.n	800ad78 <ethernetif_init+0x1c>
 800ad6a:	4b0e      	ldr	r3, [pc, #56]	@ (800ada4 <ethernetif_init+0x48>)
 800ad6c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800ad70:	490d      	ldr	r1, [pc, #52]	@ (800ada8 <ethernetif_init+0x4c>)
 800ad72:	480e      	ldr	r0, [pc, #56]	@ (800adac <ethernetif_init+0x50>)
 800ad74:	f00a fde0 	bl	8015938 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	2273      	movs	r2, #115	@ 0x73
 800ad7c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2274      	movs	r2, #116	@ 0x74
 800ad84:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	4a09      	ldr	r2, [pc, #36]	@ (800adb0 <ethernetif_init+0x54>)
 800ad8c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	4a08      	ldr	r2, [pc, #32]	@ (800adb4 <ethernetif_init+0x58>)
 800ad92:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f7ff fe85 	bl	800aaa4 <low_level_init>

  return ERR_OK;
 800ad9a:	2300      	movs	r3, #0
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	3708      	adds	r7, #8
 800ada0:	46bd      	mov	sp, r7
 800ada2:	bd80      	pop	{r7, pc}
 800ada4:	08018134 	.word	0x08018134
 800ada8:	08018150 	.word	0x08018150
 800adac:	08018160 	.word	0x08018160
 800adb0:	08013199 	.word	0x08013199
 800adb4:	0800abe5 	.word	0x0800abe5

0800adb8 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b084      	sub	sp, #16
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800adc4:	68f9      	ldr	r1, [r7, #12]
 800adc6:	4807      	ldr	r0, [pc, #28]	@ (800ade4 <pbuf_free_custom+0x2c>)
 800adc8:	f000 fedc 	bl	800bb84 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800adcc:	4b06      	ldr	r3, [pc, #24]	@ (800ade8 <pbuf_free_custom+0x30>)
 800adce:	781b      	ldrb	r3, [r3, #0]
 800add0:	2b01      	cmp	r3, #1
 800add2:	d102      	bne.n	800adda <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800add4:	4b04      	ldr	r3, [pc, #16]	@ (800ade8 <pbuf_free_custom+0x30>)
 800add6:	2200      	movs	r2, #0
 800add8:	701a      	strb	r2, [r3, #0]
  }
}
 800adda:	bf00      	nop
 800addc:	3710      	adds	r7, #16
 800adde:	46bd      	mov	sp, r7
 800ade0:	bd80      	pop	{r7, pc}
 800ade2:	bf00      	nop
 800ade4:	0801ab70 	.word	0x0801ab70
 800ade8:	20005a14 	.word	0x20005a14

0800adec <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800adf0:	f7f9 fb78 	bl	80044e4 <HAL_GetTick>
 800adf4:	4603      	mov	r3, r0
}
 800adf6:	4618      	mov	r0, r3
 800adf8:	bd80      	pop	{r7, pc}
	...

0800adfc <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b08e      	sub	sp, #56	@ 0x38
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ae08:	2200      	movs	r2, #0
 800ae0a:	601a      	str	r2, [r3, #0]
 800ae0c:	605a      	str	r2, [r3, #4]
 800ae0e:	609a      	str	r2, [r3, #8]
 800ae10:	60da      	str	r2, [r3, #12]
 800ae12:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	4a4e      	ldr	r2, [pc, #312]	@ (800af54 <HAL_ETH_MspInit+0x158>)
 800ae1a:	4293      	cmp	r3, r2
 800ae1c:	f040 8096 	bne.w	800af4c <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800ae20:	4b4d      	ldr	r3, [pc, #308]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae24:	4a4c      	ldr	r2, [pc, #304]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae26:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800ae2a:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae2c:	4b4a      	ldr	r3, [pc, #296]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae34:	623b      	str	r3, [r7, #32]
 800ae36:	6a3b      	ldr	r3, [r7, #32]
 800ae38:	4b47      	ldr	r3, [pc, #284]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae3c:	4a46      	ldr	r2, [pc, #280]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae3e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ae42:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae44:	4b44      	ldr	r3, [pc, #272]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae48:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ae4c:	61fb      	str	r3, [r7, #28]
 800ae4e:	69fb      	ldr	r3, [r7, #28]
 800ae50:	4b41      	ldr	r3, [pc, #260]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae54:	4a40      	ldr	r2, [pc, #256]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae56:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ae5a:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae5c:	4b3e      	ldr	r3, [pc, #248]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae64:	61bb      	str	r3, [r7, #24]
 800ae66:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ae68:	4b3b      	ldr	r3, [pc, #236]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae6c:	4a3a      	ldr	r2, [pc, #232]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae6e:	f043 0304 	orr.w	r3, r3, #4
 800ae72:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae74:	4b38      	ldr	r3, [pc, #224]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae78:	f003 0304 	and.w	r3, r3, #4
 800ae7c:	617b      	str	r3, [r7, #20]
 800ae7e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ae80:	4b35      	ldr	r3, [pc, #212]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae84:	4a34      	ldr	r2, [pc, #208]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae86:	f043 0301 	orr.w	r3, r3, #1
 800ae8a:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae8c:	4b32      	ldr	r3, [pc, #200]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae90:	f003 0301 	and.w	r3, r3, #1
 800ae94:	613b      	str	r3, [r7, #16]
 800ae96:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ae98:	4b2f      	ldr	r3, [pc, #188]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae9c:	4a2e      	ldr	r2, [pc, #184]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800ae9e:	f043 0302 	orr.w	r3, r3, #2
 800aea2:	6313      	str	r3, [r2, #48]	@ 0x30
 800aea4:	4b2c      	ldr	r3, [pc, #176]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800aea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aea8:	f003 0302 	and.w	r3, r3, #2
 800aeac:	60fb      	str	r3, [r7, #12]
 800aeae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800aeb0:	4b29      	ldr	r3, [pc, #164]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800aeb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aeb4:	4a28      	ldr	r2, [pc, #160]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800aeb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aeba:	6313      	str	r3, [r2, #48]	@ 0x30
 800aebc:	4b26      	ldr	r3, [pc, #152]	@ (800af58 <HAL_ETH_MspInit+0x15c>)
 800aebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aec4:	60bb      	str	r3, [r7, #8]
 800aec6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800aec8:	2332      	movs	r3, #50	@ 0x32
 800aeca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aecc:	2302      	movs	r3, #2
 800aece:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aed0:	2300      	movs	r3, #0
 800aed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aed4:	2303      	movs	r3, #3
 800aed6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800aed8:	230b      	movs	r3, #11
 800aeda:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800aedc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aee0:	4619      	mov	r1, r3
 800aee2:	481e      	ldr	r0, [pc, #120]	@ (800af5c <HAL_ETH_MspInit+0x160>)
 800aee4:	f7fa fd72 	bl	80059cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800aee8:	2386      	movs	r3, #134	@ 0x86
 800aeea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aeec:	2302      	movs	r3, #2
 800aeee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aef0:	2300      	movs	r3, #0
 800aef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aef4:	2303      	movs	r3, #3
 800aef6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800aef8:	230b      	movs	r3, #11
 800aefa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aefc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af00:	4619      	mov	r1, r3
 800af02:	4817      	ldr	r0, [pc, #92]	@ (800af60 <HAL_ETH_MspInit+0x164>)
 800af04:	f7fa fd62 	bl	80059cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800af08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800af0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af0e:	2302      	movs	r3, #2
 800af10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af12:	2300      	movs	r3, #0
 800af14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800af16:	2303      	movs	r3, #3
 800af18:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800af1a:	230b      	movs	r3, #11
 800af1c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800af1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af22:	4619      	mov	r1, r3
 800af24:	480f      	ldr	r0, [pc, #60]	@ (800af64 <HAL_ETH_MspInit+0x168>)
 800af26:	f7fa fd51 	bl	80059cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800af2a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800af2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af30:	2302      	movs	r3, #2
 800af32:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af34:	2300      	movs	r3, #0
 800af36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800af38:	2303      	movs	r3, #3
 800af3a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800af3c:	230b      	movs	r3, #11
 800af3e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800af40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af44:	4619      	mov	r1, r3
 800af46:	4808      	ldr	r0, [pc, #32]	@ (800af68 <HAL_ETH_MspInit+0x16c>)
 800af48:	f7fa fd40 	bl	80059cc <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800af4c:	bf00      	nop
 800af4e:	3738      	adds	r7, #56	@ 0x38
 800af50:	46bd      	mov	sp, r7
 800af52:	bd80      	pop	{r7, pc}
 800af54:	40028000 	.word	0x40028000
 800af58:	40023800 	.word	0x40023800
 800af5c:	40020800 	.word	0x40020800
 800af60:	40020000 	.word	0x40020000
 800af64:	40020400 	.word	0x40020400
 800af68:	40021800 	.word	0x40021800

0800af6c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800af70:	4802      	ldr	r0, [pc, #8]	@ (800af7c <ETH_PHY_IO_Init+0x10>)
 800af72:	f7fa f8c9 	bl	8005108 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800af76:	2300      	movs	r3, #0
}
 800af78:	4618      	mov	r0, r3
 800af7a:	bd80      	pop	{r7, pc}
 800af7c:	20005a18 	.word	0x20005a18

0800af80 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800af80:	b480      	push	{r7}
 800af82:	af00      	add	r7, sp, #0
  return 0;
 800af84:	2300      	movs	r3, #0
}
 800af86:	4618      	mov	r0, r3
 800af88:	46bd      	mov	sp, r7
 800af8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8e:	4770      	bx	lr

0800af90 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b084      	sub	sp, #16
 800af94:	af00      	add	r7, sp, #0
 800af96:	60f8      	str	r0, [r7, #12]
 800af98:	60b9      	str	r1, [r7, #8]
 800af9a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	68ba      	ldr	r2, [r7, #8]
 800afa0:	68f9      	ldr	r1, [r7, #12]
 800afa2:	4807      	ldr	r0, [pc, #28]	@ (800afc0 <ETH_PHY_IO_ReadReg+0x30>)
 800afa4:	f7f9 ff0a 	bl	8004dbc <HAL_ETH_ReadPHYRegister>
 800afa8:	4603      	mov	r3, r0
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d002      	beq.n	800afb4 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800afae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800afb2:	e000      	b.n	800afb6 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800afb4:	2300      	movs	r3, #0
}
 800afb6:	4618      	mov	r0, r3
 800afb8:	3710      	adds	r7, #16
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}
 800afbe:	bf00      	nop
 800afc0:	20005a18 	.word	0x20005a18

0800afc4 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b084      	sub	sp, #16
 800afc8:	af00      	add	r7, sp, #0
 800afca:	60f8      	str	r0, [r7, #12]
 800afcc:	60b9      	str	r1, [r7, #8]
 800afce:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	68ba      	ldr	r2, [r7, #8]
 800afd4:	68f9      	ldr	r1, [r7, #12]
 800afd6:	4807      	ldr	r0, [pc, #28]	@ (800aff4 <ETH_PHY_IO_WriteReg+0x30>)
 800afd8:	f7f9 ff3b 	bl	8004e52 <HAL_ETH_WritePHYRegister>
 800afdc:	4603      	mov	r3, r0
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d002      	beq.n	800afe8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800afe2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800afe6:	e000      	b.n	800afea <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800afe8:	2300      	movs	r3, #0
}
 800afea:	4618      	mov	r0, r3
 800afec:	3710      	adds	r7, #16
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}
 800aff2:	bf00      	nop
 800aff4:	20005a18 	.word	0x20005a18

0800aff8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800affc:	f7f9 fa72 	bl	80044e4 <HAL_GetTick>
 800b000:	4603      	mov	r3, r0
}
 800b002:	4618      	mov	r0, r3
 800b004:	bd80      	pop	{r7, pc}
	...

0800b008 <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b0a0      	sub	sp, #128	@ 0x80
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800b010:	f107 030c 	add.w	r3, r7, #12
 800b014:	2264      	movs	r2, #100	@ 0x64
 800b016:	2100      	movs	r1, #0
 800b018:	4618      	mov	r0, r3
 800b01a:	f00a fde5 	bl	8015be8 <memset>
  int32_t PHYLinkState = 0;
 800b01e:	2300      	movs	r3, #0
 800b020:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800b022:	2300      	movs	r3, #0
 800b024:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b026:	2300      	movs	r3, #0
 800b028:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b02a:	2300      	movs	r3, #0
 800b02c:	677b      	str	r3, [r7, #116]	@ 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b02e:	483a      	ldr	r0, [pc, #232]	@ (800b118 <ethernet_link_check_state+0x110>)
 800b030:	f7f9 f980 	bl	8004334 <LAN8742_GetLinkState>
 800b034:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b03c:	089b      	lsrs	r3, r3, #2
 800b03e:	f003 0301 	and.w	r3, r3, #1
 800b042:	b2db      	uxtb	r3, r3
 800b044:	2b00      	cmp	r3, #0
 800b046:	d00c      	beq.n	800b062 <ethernet_link_check_state+0x5a>
 800b048:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b04a:	2b01      	cmp	r3, #1
 800b04c:	dc09      	bgt.n	800b062 <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop(&heth);
 800b04e:	4833      	ldr	r0, [pc, #204]	@ (800b11c <ethernet_link_check_state+0x114>)
 800b050:	f7f9 fc83 	bl	800495a <HAL_ETH_Stop>
    netif_set_down(netif);
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f001 f819 	bl	800c08c <netif_set_down>
    netif_set_link_down(netif);
 800b05a:	6878      	ldr	r0, [r7, #4]
 800b05c:	f001 f87c 	bl	800c158 <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 800b060:	e055      	b.n	800b10e <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b068:	f003 0304 	and.w	r3, r3, #4
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d14e      	bne.n	800b10e <ethernet_link_check_state+0x106>
 800b070:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b072:	2b01      	cmp	r3, #1
 800b074:	dd4b      	ble.n	800b10e <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 800b076:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b078:	3b02      	subs	r3, #2
 800b07a:	2b03      	cmp	r3, #3
 800b07c:	d82a      	bhi.n	800b0d4 <ethernet_link_check_state+0xcc>
 800b07e:	a201      	add	r2, pc, #4	@ (adr r2, 800b084 <ethernet_link_check_state+0x7c>)
 800b080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b084:	0800b095 	.word	0x0800b095
 800b088:	0800b0a7 	.word	0x0800b0a7
 800b08c:	0800b0b7 	.word	0x0800b0b7
 800b090:	0800b0c7 	.word	0x0800b0c7
      duplex = ETH_FULLDUPLEX_MODE;
 800b094:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b098:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b09a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b09e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b0a4:	e017      	b.n	800b0d6 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b0aa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b0ae:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b0b4:	e00f      	b.n	800b0d6 <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 800b0b6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b0ba:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b0bc:	2300      	movs	r3, #0
 800b0be:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b0c4:	e007      	b.n	800b0d6 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b0d2:	e000      	b.n	800b0d6 <ethernet_link_check_state+0xce>
      break;
 800b0d4:	bf00      	nop
    if(linkchanged)
 800b0d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d018      	beq.n	800b10e <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800b0dc:	f107 030c 	add.w	r3, r7, #12
 800b0e0:	4619      	mov	r1, r3
 800b0e2:	480e      	ldr	r0, [pc, #56]	@ (800b11c <ethernet_link_check_state+0x114>)
 800b0e4:	f7f9 fefe 	bl	8004ee4 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800b0e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b0ea:	627b      	str	r3, [r7, #36]	@ 0x24
      MACConf.Speed = speed;
 800b0ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b0ee:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800b0f0:	f107 030c 	add.w	r3, r7, #12
 800b0f4:	4619      	mov	r1, r3
 800b0f6:	4809      	ldr	r0, [pc, #36]	@ (800b11c <ethernet_link_check_state+0x114>)
 800b0f8:	f7f9 ffeb 	bl	80050d2 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 800b0fc:	4807      	ldr	r0, [pc, #28]	@ (800b11c <ethernet_link_check_state+0x114>)
 800b0fe:	f7f9 fbcd 	bl	800489c <HAL_ETH_Start>
      netif_set_up(netif);
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f000 ff56 	bl	800bfb4 <netif_set_up>
      netif_set_link_up(netif);
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 fff1 	bl	800c0f0 <netif_set_link_up>
}
 800b10e:	bf00      	nop
 800b110:	3780      	adds	r7, #128	@ 0x80
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
 800b116:	bf00      	nop
 800b118:	20005b00 	.word	0x20005b00
 800b11c:	20005a18 	.word	0x20005a18

0800b120 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b086      	sub	sp, #24
 800b124:	af02      	add	r7, sp, #8
 800b126:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800b128:	4812      	ldr	r0, [pc, #72]	@ (800b174 <HAL_ETH_RxAllocateCallback+0x54>)
 800b12a:	f000 fcbd 	bl	800baa8 <memp_malloc_pool>
 800b12e:	60f8      	str	r0, [r7, #12]
  if (p)
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	2b00      	cmp	r3, #0
 800b134:	d014      	beq.n	800b160 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	f103 0220 	add.w	r2, r3, #32
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	4a0d      	ldr	r2, [pc, #52]	@ (800b178 <HAL_ETH_RxAllocateCallback+0x58>)
 800b144:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800b14e:	9201      	str	r2, [sp, #4]
 800b150:	9300      	str	r3, [sp, #0]
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	2241      	movs	r2, #65	@ 0x41
 800b156:	2100      	movs	r1, #0
 800b158:	2000      	movs	r0, #0
 800b15a:	f001 f9f3 	bl	800c544 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800b15e:	e005      	b.n	800b16c <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800b160:	4b06      	ldr	r3, [pc, #24]	@ (800b17c <HAL_ETH_RxAllocateCallback+0x5c>)
 800b162:	2201      	movs	r2, #1
 800b164:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2200      	movs	r2, #0
 800b16a:	601a      	str	r2, [r3, #0]
}
 800b16c:	bf00      	nop
 800b16e:	3710      	adds	r7, #16
 800b170:	46bd      	mov	sp, r7
 800b172:	bd80      	pop	{r7, pc}
 800b174:	0801ab70 	.word	0x0801ab70
 800b178:	0800adb9 	.word	0x0800adb9
 800b17c:	20005a14 	.word	0x20005a14

0800b180 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b088      	sub	sp, #32
 800b184:	af00      	add	r7, sp, #0
 800b186:	60f8      	str	r0, [r7, #12]
 800b188:	60b9      	str	r1, [r7, #8]
 800b18a:	607a      	str	r2, [r7, #4]
 800b18c:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800b192:	68bb      	ldr	r3, [r7, #8]
 800b194:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800b196:	2300      	movs	r3, #0
 800b198:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	3b20      	subs	r3, #32
 800b19e:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800b1a0:	69fb      	ldr	r3, [r7, #28]
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800b1a6:	69fb      	ldr	r3, [r7, #28]
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800b1ac:	69fb      	ldr	r3, [r7, #28]
 800b1ae:	887a      	ldrh	r2, [r7, #2]
 800b1b0:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800b1b2:	69bb      	ldr	r3, [r7, #24]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d103      	bne.n	800b1c2 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800b1ba:	69bb      	ldr	r3, [r7, #24]
 800b1bc:	69fa      	ldr	r2, [r7, #28]
 800b1be:	601a      	str	r2, [r3, #0]
 800b1c0:	e003      	b.n	800b1ca <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	69fa      	ldr	r2, [r7, #28]
 800b1c8:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800b1ca:	697b      	ldr	r3, [r7, #20]
 800b1cc:	69fa      	ldr	r2, [r7, #28]
 800b1ce:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800b1d0:	69bb      	ldr	r3, [r7, #24]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	61fb      	str	r3, [r7, #28]
 800b1d6:	e009      	b.n	800b1ec <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800b1d8:	69fb      	ldr	r3, [r7, #28]
 800b1da:	891a      	ldrh	r2, [r3, #8]
 800b1dc:	887b      	ldrh	r3, [r7, #2]
 800b1de:	4413      	add	r3, r2
 800b1e0:	b29a      	uxth	r2, r3
 800b1e2:	69fb      	ldr	r3, [r7, #28]
 800b1e4:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800b1e6:	69fb      	ldr	r3, [r7, #28]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	61fb      	str	r3, [r7, #28]
 800b1ec:	69fb      	ldr	r3, [r7, #28]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d1f2      	bne.n	800b1d8 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800b1f2:	887b      	ldrh	r3, [r7, #2]
 800b1f4:	4619      	mov	r1, r3
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f7ff fc28 	bl	800aa4c <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800b1fc:	bf00      	nop
 800b1fe:	3720      	adds	r7, #32
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}

0800b204 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800b204:	b480      	push	{r7}
 800b206:	b083      	sub	sp, #12
 800b208:	af00      	add	r7, sp, #0
 800b20a:	4603      	mov	r3, r0
 800b20c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800b20e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b212:	021b      	lsls	r3, r3, #8
 800b214:	b21a      	sxth	r2, r3
 800b216:	88fb      	ldrh	r3, [r7, #6]
 800b218:	0a1b      	lsrs	r3, r3, #8
 800b21a:	b29b      	uxth	r3, r3
 800b21c:	b21b      	sxth	r3, r3
 800b21e:	4313      	orrs	r3, r2
 800b220:	b21b      	sxth	r3, r3
 800b222:	b29b      	uxth	r3, r3
}
 800b224:	4618      	mov	r0, r3
 800b226:	370c      	adds	r7, #12
 800b228:	46bd      	mov	sp, r7
 800b22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22e:	4770      	bx	lr

0800b230 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800b230:	b480      	push	{r7}
 800b232:	b083      	sub	sp, #12
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	061a      	lsls	r2, r3, #24
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	021b      	lsls	r3, r3, #8
 800b240:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b244:	431a      	orrs	r2, r3
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	0a1b      	lsrs	r3, r3, #8
 800b24a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b24e:	431a      	orrs	r2, r3
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	0e1b      	lsrs	r3, r3, #24
 800b254:	4313      	orrs	r3, r2
}
 800b256:	4618      	mov	r0, r3
 800b258:	370c      	adds	r7, #12
 800b25a:	46bd      	mov	sp, r7
 800b25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b260:	4770      	bx	lr

0800b262 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800b262:	b580      	push	{r7, lr}
 800b264:	b082      	sub	sp, #8
 800b266:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800b268:	2300      	movs	r3, #0
 800b26a:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800b26c:	f000 f8d4 	bl	800b418 <mem_init>
  memp_init();
 800b270:	f000 fbd6 	bl	800ba20 <memp_init>
  pbuf_init();
  netif_init();
 800b274:	f000 fcd4 	bl	800bc20 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800b278:	f007 f84e 	bl	8012318 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800b27c:	f001 fdaa 	bl	800cdd4 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800b280:	f006 ffc0 	bl	8012204 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800b284:	bf00      	nop
 800b286:	3708      	adds	r7, #8
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}

0800b28c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800b28c:	b480      	push	{r7}
 800b28e:	b083      	sub	sp, #12
 800b290:	af00      	add	r7, sp, #0
 800b292:	4603      	mov	r3, r0
 800b294:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800b296:	4b05      	ldr	r3, [pc, #20]	@ (800b2ac <ptr_to_mem+0x20>)
 800b298:	681a      	ldr	r2, [r3, #0]
 800b29a:	88fb      	ldrh	r3, [r7, #6]
 800b29c:	4413      	add	r3, r2
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	370c      	adds	r7, #12
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a8:	4770      	bx	lr
 800b2aa:	bf00      	nop
 800b2ac:	20005b38 	.word	0x20005b38

0800b2b0 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	b083      	sub	sp, #12
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800b2b8:	4b05      	ldr	r3, [pc, #20]	@ (800b2d0 <mem_to_ptr+0x20>)
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	687a      	ldr	r2, [r7, #4]
 800b2be:	1ad3      	subs	r3, r2, r3
 800b2c0:	b29b      	uxth	r3, r3
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	370c      	adds	r7, #12
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2cc:	4770      	bx	lr
 800b2ce:	bf00      	nop
 800b2d0:	20005b38 	.word	0x20005b38

0800b2d4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800b2d4:	b590      	push	{r4, r7, lr}
 800b2d6:	b085      	sub	sp, #20
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b2dc:	4b45      	ldr	r3, [pc, #276]	@ (800b3f4 <plug_holes+0x120>)
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	687a      	ldr	r2, [r7, #4]
 800b2e2:	429a      	cmp	r2, r3
 800b2e4:	d206      	bcs.n	800b2f4 <plug_holes+0x20>
 800b2e6:	4b44      	ldr	r3, [pc, #272]	@ (800b3f8 <plug_holes+0x124>)
 800b2e8:	f240 12df 	movw	r2, #479	@ 0x1df
 800b2ec:	4943      	ldr	r1, [pc, #268]	@ (800b3fc <plug_holes+0x128>)
 800b2ee:	4844      	ldr	r0, [pc, #272]	@ (800b400 <plug_holes+0x12c>)
 800b2f0:	f00a fb22 	bl	8015938 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800b2f4:	4b43      	ldr	r3, [pc, #268]	@ (800b404 <plug_holes+0x130>)
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	687a      	ldr	r2, [r7, #4]
 800b2fa:	429a      	cmp	r2, r3
 800b2fc:	d306      	bcc.n	800b30c <plug_holes+0x38>
 800b2fe:	4b3e      	ldr	r3, [pc, #248]	@ (800b3f8 <plug_holes+0x124>)
 800b300:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800b304:	4940      	ldr	r1, [pc, #256]	@ (800b408 <plug_holes+0x134>)
 800b306:	483e      	ldr	r0, [pc, #248]	@ (800b400 <plug_holes+0x12c>)
 800b308:	f00a fb16 	bl	8015938 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	791b      	ldrb	r3, [r3, #4]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d006      	beq.n	800b322 <plug_holes+0x4e>
 800b314:	4b38      	ldr	r3, [pc, #224]	@ (800b3f8 <plug_holes+0x124>)
 800b316:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800b31a:	493c      	ldr	r1, [pc, #240]	@ (800b40c <plug_holes+0x138>)
 800b31c:	4838      	ldr	r0, [pc, #224]	@ (800b400 <plug_holes+0x12c>)
 800b31e:	f00a fb0b 	bl	8015938 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	881b      	ldrh	r3, [r3, #0]
 800b326:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b32a:	d906      	bls.n	800b33a <plug_holes+0x66>
 800b32c:	4b32      	ldr	r3, [pc, #200]	@ (800b3f8 <plug_holes+0x124>)
 800b32e:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800b332:	4937      	ldr	r1, [pc, #220]	@ (800b410 <plug_holes+0x13c>)
 800b334:	4832      	ldr	r0, [pc, #200]	@ (800b400 <plug_holes+0x12c>)
 800b336:	f00a faff 	bl	8015938 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	881b      	ldrh	r3, [r3, #0]
 800b33e:	4618      	mov	r0, r3
 800b340:	f7ff ffa4 	bl	800b28c <ptr_to_mem>
 800b344:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800b346:	687a      	ldr	r2, [r7, #4]
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	429a      	cmp	r2, r3
 800b34c:	d024      	beq.n	800b398 <plug_holes+0xc4>
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	791b      	ldrb	r3, [r3, #4]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d120      	bne.n	800b398 <plug_holes+0xc4>
 800b356:	4b2b      	ldr	r3, [pc, #172]	@ (800b404 <plug_holes+0x130>)
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	68fa      	ldr	r2, [r7, #12]
 800b35c:	429a      	cmp	r2, r3
 800b35e:	d01b      	beq.n	800b398 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800b360:	4b2c      	ldr	r3, [pc, #176]	@ (800b414 <plug_holes+0x140>)
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	68fa      	ldr	r2, [r7, #12]
 800b366:	429a      	cmp	r2, r3
 800b368:	d102      	bne.n	800b370 <plug_holes+0x9c>
      lfree = mem;
 800b36a:	4a2a      	ldr	r2, [pc, #168]	@ (800b414 <plug_holes+0x140>)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	881a      	ldrh	r2, [r3, #0]
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	881b      	ldrh	r3, [r3, #0]
 800b37c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b380:	d00a      	beq.n	800b398 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	881b      	ldrh	r3, [r3, #0]
 800b386:	4618      	mov	r0, r3
 800b388:	f7ff ff80 	bl	800b28c <ptr_to_mem>
 800b38c:	4604      	mov	r4, r0
 800b38e:	6878      	ldr	r0, [r7, #4]
 800b390:	f7ff ff8e 	bl	800b2b0 <mem_to_ptr>
 800b394:	4603      	mov	r3, r0
 800b396:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	885b      	ldrh	r3, [r3, #2]
 800b39c:	4618      	mov	r0, r3
 800b39e:	f7ff ff75 	bl	800b28c <ptr_to_mem>
 800b3a2:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800b3a4:	68ba      	ldr	r2, [r7, #8]
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	429a      	cmp	r2, r3
 800b3aa:	d01f      	beq.n	800b3ec <plug_holes+0x118>
 800b3ac:	68bb      	ldr	r3, [r7, #8]
 800b3ae:	791b      	ldrb	r3, [r3, #4]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d11b      	bne.n	800b3ec <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800b3b4:	4b17      	ldr	r3, [pc, #92]	@ (800b414 <plug_holes+0x140>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	687a      	ldr	r2, [r7, #4]
 800b3ba:	429a      	cmp	r2, r3
 800b3bc:	d102      	bne.n	800b3c4 <plug_holes+0xf0>
      lfree = pmem;
 800b3be:	4a15      	ldr	r2, [pc, #84]	@ (800b414 <plug_holes+0x140>)
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	881a      	ldrh	r2, [r3, #0]
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	881b      	ldrh	r3, [r3, #0]
 800b3d0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b3d4:	d00a      	beq.n	800b3ec <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	881b      	ldrh	r3, [r3, #0]
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f7ff ff56 	bl	800b28c <ptr_to_mem>
 800b3e0:	4604      	mov	r4, r0
 800b3e2:	68b8      	ldr	r0, [r7, #8]
 800b3e4:	f7ff ff64 	bl	800b2b0 <mem_to_ptr>
 800b3e8:	4603      	mov	r3, r0
 800b3ea:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800b3ec:	bf00      	nop
 800b3ee:	3714      	adds	r7, #20
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd90      	pop	{r4, r7, pc}
 800b3f4:	20005b38 	.word	0x20005b38
 800b3f8:	08018188 	.word	0x08018188
 800b3fc:	080181b8 	.word	0x080181b8
 800b400:	080181d0 	.word	0x080181d0
 800b404:	20005b3c 	.word	0x20005b3c
 800b408:	080181f8 	.word	0x080181f8
 800b40c:	08018214 	.word	0x08018214
 800b410:	08018230 	.word	0x08018230
 800b414:	20005b40 	.word	0x20005b40

0800b418 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b082      	sub	sp, #8
 800b41c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800b41e:	4b16      	ldr	r3, [pc, #88]	@ (800b478 <mem_init+0x60>)
 800b420:	4a16      	ldr	r2, [pc, #88]	@ (800b47c <mem_init+0x64>)
 800b422:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800b424:	4b14      	ldr	r3, [pc, #80]	@ (800b478 <mem_init+0x60>)
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800b430:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2200      	movs	r2, #0
 800b436:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2200      	movs	r2, #0
 800b43c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800b43e:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 800b442:	f7ff ff23 	bl	800b28c <ptr_to_mem>
 800b446:	4603      	mov	r3, r0
 800b448:	4a0d      	ldr	r2, [pc, #52]	@ (800b480 <mem_init+0x68>)
 800b44a:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800b44c:	4b0c      	ldr	r3, [pc, #48]	@ (800b480 <mem_init+0x68>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	2201      	movs	r2, #1
 800b452:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800b454:	4b0a      	ldr	r3, [pc, #40]	@ (800b480 <mem_init+0x68>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800b45c:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800b45e:	4b08      	ldr	r3, [pc, #32]	@ (800b480 <mem_init+0x68>)
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800b466:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800b468:	4b03      	ldr	r3, [pc, #12]	@ (800b478 <mem_init+0x60>)
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	4a05      	ldr	r2, [pc, #20]	@ (800b484 <mem_init+0x6c>)
 800b46e:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800b470:	bf00      	nop
 800b472:	3708      	adds	r7, #8
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}
 800b478:	20005b38 	.word	0x20005b38
 800b47c:	20048000 	.word	0x20048000
 800b480:	20005b3c 	.word	0x20005b3c
 800b484:	20005b40 	.word	0x20005b40

0800b488 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b086      	sub	sp, #24
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800b490:	6878      	ldr	r0, [r7, #4]
 800b492:	f7ff ff0d 	bl	800b2b0 <mem_to_ptr>
 800b496:	4603      	mov	r3, r0
 800b498:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	881b      	ldrh	r3, [r3, #0]
 800b49e:	4618      	mov	r0, r3
 800b4a0:	f7ff fef4 	bl	800b28c <ptr_to_mem>
 800b4a4:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	885b      	ldrh	r3, [r3, #2]
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f7ff feee 	bl	800b28c <ptr_to_mem>
 800b4b0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	881b      	ldrh	r3, [r3, #0]
 800b4b6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b4ba:	d818      	bhi.n	800b4ee <mem_link_valid+0x66>
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	885b      	ldrh	r3, [r3, #2]
 800b4c0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b4c4:	d813      	bhi.n	800b4ee <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b4ca:	8afa      	ldrh	r2, [r7, #22]
 800b4cc:	429a      	cmp	r2, r3
 800b4ce:	d004      	beq.n	800b4da <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	881b      	ldrh	r3, [r3, #0]
 800b4d4:	8afa      	ldrh	r2, [r7, #22]
 800b4d6:	429a      	cmp	r2, r3
 800b4d8:	d109      	bne.n	800b4ee <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b4da:	4b08      	ldr	r3, [pc, #32]	@ (800b4fc <mem_link_valid+0x74>)
 800b4dc:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b4de:	693a      	ldr	r2, [r7, #16]
 800b4e0:	429a      	cmp	r2, r3
 800b4e2:	d006      	beq.n	800b4f2 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b4e4:	693b      	ldr	r3, [r7, #16]
 800b4e6:	885b      	ldrh	r3, [r3, #2]
 800b4e8:	8afa      	ldrh	r2, [r7, #22]
 800b4ea:	429a      	cmp	r2, r3
 800b4ec:	d001      	beq.n	800b4f2 <mem_link_valid+0x6a>
    return 0;
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	e000      	b.n	800b4f4 <mem_link_valid+0x6c>
  }
  return 1;
 800b4f2:	2301      	movs	r3, #1
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	3718      	adds	r7, #24
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bd80      	pop	{r7, pc}
 800b4fc:	20005b3c 	.word	0x20005b3c

0800b500 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b084      	sub	sp, #16
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d04c      	beq.n	800b5a8 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	f003 0303 	and.w	r3, r3, #3
 800b514:	2b00      	cmp	r3, #0
 800b516:	d007      	beq.n	800b528 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800b518:	4b25      	ldr	r3, [pc, #148]	@ (800b5b0 <mem_free+0xb0>)
 800b51a:	f240 2273 	movw	r2, #627	@ 0x273
 800b51e:	4925      	ldr	r1, [pc, #148]	@ (800b5b4 <mem_free+0xb4>)
 800b520:	4825      	ldr	r0, [pc, #148]	@ (800b5b8 <mem_free+0xb8>)
 800b522:	f00a fa09 	bl	8015938 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800b526:	e040      	b.n	800b5aa <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	3b08      	subs	r3, #8
 800b52c:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800b52e:	4b23      	ldr	r3, [pc, #140]	@ (800b5bc <mem_free+0xbc>)
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	68fa      	ldr	r2, [r7, #12]
 800b534:	429a      	cmp	r2, r3
 800b536:	d306      	bcc.n	800b546 <mem_free+0x46>
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f103 020c 	add.w	r2, r3, #12
 800b53e:	4b20      	ldr	r3, [pc, #128]	@ (800b5c0 <mem_free+0xc0>)
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	429a      	cmp	r2, r3
 800b544:	d907      	bls.n	800b556 <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800b546:	4b1a      	ldr	r3, [pc, #104]	@ (800b5b0 <mem_free+0xb0>)
 800b548:	f240 227f 	movw	r2, #639	@ 0x27f
 800b54c:	491d      	ldr	r1, [pc, #116]	@ (800b5c4 <mem_free+0xc4>)
 800b54e:	481a      	ldr	r0, [pc, #104]	@ (800b5b8 <mem_free+0xb8>)
 800b550:	f00a f9f2 	bl	8015938 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800b554:	e029      	b.n	800b5aa <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	791b      	ldrb	r3, [r3, #4]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d107      	bne.n	800b56e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800b55e:	4b14      	ldr	r3, [pc, #80]	@ (800b5b0 <mem_free+0xb0>)
 800b560:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800b564:	4918      	ldr	r1, [pc, #96]	@ (800b5c8 <mem_free+0xc8>)
 800b566:	4814      	ldr	r0, [pc, #80]	@ (800b5b8 <mem_free+0xb8>)
 800b568:	f00a f9e6 	bl	8015938 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800b56c:	e01d      	b.n	800b5aa <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800b56e:	68f8      	ldr	r0, [r7, #12]
 800b570:	f7ff ff8a 	bl	800b488 <mem_link_valid>
 800b574:	4603      	mov	r3, r0
 800b576:	2b00      	cmp	r3, #0
 800b578:	d107      	bne.n	800b58a <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800b57a:	4b0d      	ldr	r3, [pc, #52]	@ (800b5b0 <mem_free+0xb0>)
 800b57c:	f240 2295 	movw	r2, #661	@ 0x295
 800b580:	4912      	ldr	r1, [pc, #72]	@ (800b5cc <mem_free+0xcc>)
 800b582:	480d      	ldr	r0, [pc, #52]	@ (800b5b8 <mem_free+0xb8>)
 800b584:	f00a f9d8 	bl	8015938 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800b588:	e00f      	b.n	800b5aa <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	2200      	movs	r2, #0
 800b58e:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800b590:	4b0f      	ldr	r3, [pc, #60]	@ (800b5d0 <mem_free+0xd0>)
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	68fa      	ldr	r2, [r7, #12]
 800b596:	429a      	cmp	r2, r3
 800b598:	d202      	bcs.n	800b5a0 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800b59a:	4a0d      	ldr	r2, [pc, #52]	@ (800b5d0 <mem_free+0xd0>)
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800b5a0:	68f8      	ldr	r0, [r7, #12]
 800b5a2:	f7ff fe97 	bl	800b2d4 <plug_holes>
 800b5a6:	e000      	b.n	800b5aa <mem_free+0xaa>
    return;
 800b5a8:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800b5aa:	3710      	adds	r7, #16
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}
 800b5b0:	08018188 	.word	0x08018188
 800b5b4:	0801825c 	.word	0x0801825c
 800b5b8:	080181d0 	.word	0x080181d0
 800b5bc:	20005b38 	.word	0x20005b38
 800b5c0:	20005b3c 	.word	0x20005b3c
 800b5c4:	08018280 	.word	0x08018280
 800b5c8:	0801829c 	.word	0x0801829c
 800b5cc:	080182c4 	.word	0x080182c4
 800b5d0:	20005b40 	.word	0x20005b40

0800b5d4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b088      	sub	sp, #32
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
 800b5dc:	460b      	mov	r3, r1
 800b5de:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800b5e0:	887b      	ldrh	r3, [r7, #2]
 800b5e2:	3303      	adds	r3, #3
 800b5e4:	b29b      	uxth	r3, r3
 800b5e6:	f023 0303 	bic.w	r3, r3, #3
 800b5ea:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800b5ec:	8bfb      	ldrh	r3, [r7, #30]
 800b5ee:	2b0b      	cmp	r3, #11
 800b5f0:	d801      	bhi.n	800b5f6 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800b5f2:	230c      	movs	r3, #12
 800b5f4:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800b5f6:	8bfb      	ldrh	r3, [r7, #30]
 800b5f8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b5fc:	d803      	bhi.n	800b606 <mem_trim+0x32>
 800b5fe:	8bfa      	ldrh	r2, [r7, #30]
 800b600:	887b      	ldrh	r3, [r7, #2]
 800b602:	429a      	cmp	r2, r3
 800b604:	d201      	bcs.n	800b60a <mem_trim+0x36>
    return NULL;
 800b606:	2300      	movs	r3, #0
 800b608:	e0cc      	b.n	800b7a4 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800b60a:	4b68      	ldr	r3, [pc, #416]	@ (800b7ac <mem_trim+0x1d8>)
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	687a      	ldr	r2, [r7, #4]
 800b610:	429a      	cmp	r2, r3
 800b612:	d304      	bcc.n	800b61e <mem_trim+0x4a>
 800b614:	4b66      	ldr	r3, [pc, #408]	@ (800b7b0 <mem_trim+0x1dc>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	687a      	ldr	r2, [r7, #4]
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d306      	bcc.n	800b62c <mem_trim+0x58>
 800b61e:	4b65      	ldr	r3, [pc, #404]	@ (800b7b4 <mem_trim+0x1e0>)
 800b620:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800b624:	4964      	ldr	r1, [pc, #400]	@ (800b7b8 <mem_trim+0x1e4>)
 800b626:	4865      	ldr	r0, [pc, #404]	@ (800b7bc <mem_trim+0x1e8>)
 800b628:	f00a f986 	bl	8015938 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800b62c:	4b5f      	ldr	r3, [pc, #380]	@ (800b7ac <mem_trim+0x1d8>)
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	687a      	ldr	r2, [r7, #4]
 800b632:	429a      	cmp	r2, r3
 800b634:	d304      	bcc.n	800b640 <mem_trim+0x6c>
 800b636:	4b5e      	ldr	r3, [pc, #376]	@ (800b7b0 <mem_trim+0x1dc>)
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	687a      	ldr	r2, [r7, #4]
 800b63c:	429a      	cmp	r2, r3
 800b63e:	d301      	bcc.n	800b644 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	e0af      	b.n	800b7a4 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	3b08      	subs	r3, #8
 800b648:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800b64a:	69b8      	ldr	r0, [r7, #24]
 800b64c:	f7ff fe30 	bl	800b2b0 <mem_to_ptr>
 800b650:	4603      	mov	r3, r0
 800b652:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800b654:	69bb      	ldr	r3, [r7, #24]
 800b656:	881a      	ldrh	r2, [r3, #0]
 800b658:	8afb      	ldrh	r3, [r7, #22]
 800b65a:	1ad3      	subs	r3, r2, r3
 800b65c:	b29b      	uxth	r3, r3
 800b65e:	3b08      	subs	r3, #8
 800b660:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800b662:	8bfa      	ldrh	r2, [r7, #30]
 800b664:	8abb      	ldrh	r3, [r7, #20]
 800b666:	429a      	cmp	r2, r3
 800b668:	d906      	bls.n	800b678 <mem_trim+0xa4>
 800b66a:	4b52      	ldr	r3, [pc, #328]	@ (800b7b4 <mem_trim+0x1e0>)
 800b66c:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800b670:	4953      	ldr	r1, [pc, #332]	@ (800b7c0 <mem_trim+0x1ec>)
 800b672:	4852      	ldr	r0, [pc, #328]	@ (800b7bc <mem_trim+0x1e8>)
 800b674:	f00a f960 	bl	8015938 <iprintf>
  if (newsize > size) {
 800b678:	8bfa      	ldrh	r2, [r7, #30]
 800b67a:	8abb      	ldrh	r3, [r7, #20]
 800b67c:	429a      	cmp	r2, r3
 800b67e:	d901      	bls.n	800b684 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800b680:	2300      	movs	r3, #0
 800b682:	e08f      	b.n	800b7a4 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800b684:	8bfa      	ldrh	r2, [r7, #30]
 800b686:	8abb      	ldrh	r3, [r7, #20]
 800b688:	429a      	cmp	r2, r3
 800b68a:	d101      	bne.n	800b690 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	e089      	b.n	800b7a4 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800b690:	69bb      	ldr	r3, [r7, #24]
 800b692:	881b      	ldrh	r3, [r3, #0]
 800b694:	4618      	mov	r0, r3
 800b696:	f7ff fdf9 	bl	800b28c <ptr_to_mem>
 800b69a:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800b69c:	693b      	ldr	r3, [r7, #16]
 800b69e:	791b      	ldrb	r3, [r3, #4]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d13f      	bne.n	800b724 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b6a4:	69bb      	ldr	r3, [r7, #24]
 800b6a6:	881b      	ldrh	r3, [r3, #0]
 800b6a8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b6ac:	d106      	bne.n	800b6bc <mem_trim+0xe8>
 800b6ae:	4b41      	ldr	r3, [pc, #260]	@ (800b7b4 <mem_trim+0x1e0>)
 800b6b0:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800b6b4:	4943      	ldr	r1, [pc, #268]	@ (800b7c4 <mem_trim+0x1f0>)
 800b6b6:	4841      	ldr	r0, [pc, #260]	@ (800b7bc <mem_trim+0x1e8>)
 800b6b8:	f00a f93e 	bl	8015938 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800b6bc:	693b      	ldr	r3, [r7, #16]
 800b6be:	881b      	ldrh	r3, [r3, #0]
 800b6c0:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b6c2:	8afa      	ldrh	r2, [r7, #22]
 800b6c4:	8bfb      	ldrh	r3, [r7, #30]
 800b6c6:	4413      	add	r3, r2
 800b6c8:	b29b      	uxth	r3, r3
 800b6ca:	3308      	adds	r3, #8
 800b6cc:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800b6ce:	4b3e      	ldr	r3, [pc, #248]	@ (800b7c8 <mem_trim+0x1f4>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	693a      	ldr	r2, [r7, #16]
 800b6d4:	429a      	cmp	r2, r3
 800b6d6:	d106      	bne.n	800b6e6 <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800b6d8:	89fb      	ldrh	r3, [r7, #14]
 800b6da:	4618      	mov	r0, r3
 800b6dc:	f7ff fdd6 	bl	800b28c <ptr_to_mem>
 800b6e0:	4603      	mov	r3, r0
 800b6e2:	4a39      	ldr	r2, [pc, #228]	@ (800b7c8 <mem_trim+0x1f4>)
 800b6e4:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800b6e6:	89fb      	ldrh	r3, [r7, #14]
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f7ff fdcf 	bl	800b28c <ptr_to_mem>
 800b6ee:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800b6f0:	693b      	ldr	r3, [r7, #16]
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800b6f6:	693b      	ldr	r3, [r7, #16]
 800b6f8:	89ba      	ldrh	r2, [r7, #12]
 800b6fa:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800b6fc:	693b      	ldr	r3, [r7, #16]
 800b6fe:	8afa      	ldrh	r2, [r7, #22]
 800b700:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800b702:	69bb      	ldr	r3, [r7, #24]
 800b704:	89fa      	ldrh	r2, [r7, #14]
 800b706:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b708:	693b      	ldr	r3, [r7, #16]
 800b70a:	881b      	ldrh	r3, [r3, #0]
 800b70c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b710:	d047      	beq.n	800b7a2 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	881b      	ldrh	r3, [r3, #0]
 800b716:	4618      	mov	r0, r3
 800b718:	f7ff fdb8 	bl	800b28c <ptr_to_mem>
 800b71c:	4602      	mov	r2, r0
 800b71e:	89fb      	ldrh	r3, [r7, #14]
 800b720:	8053      	strh	r3, [r2, #2]
 800b722:	e03e      	b.n	800b7a2 <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800b724:	8bfb      	ldrh	r3, [r7, #30]
 800b726:	f103 0214 	add.w	r2, r3, #20
 800b72a:	8abb      	ldrh	r3, [r7, #20]
 800b72c:	429a      	cmp	r2, r3
 800b72e:	d838      	bhi.n	800b7a2 <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b730:	8afa      	ldrh	r2, [r7, #22]
 800b732:	8bfb      	ldrh	r3, [r7, #30]
 800b734:	4413      	add	r3, r2
 800b736:	b29b      	uxth	r3, r3
 800b738:	3308      	adds	r3, #8
 800b73a:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b73c:	69bb      	ldr	r3, [r7, #24]
 800b73e:	881b      	ldrh	r3, [r3, #0]
 800b740:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b744:	d106      	bne.n	800b754 <mem_trim+0x180>
 800b746:	4b1b      	ldr	r3, [pc, #108]	@ (800b7b4 <mem_trim+0x1e0>)
 800b748:	f240 3216 	movw	r2, #790	@ 0x316
 800b74c:	491d      	ldr	r1, [pc, #116]	@ (800b7c4 <mem_trim+0x1f0>)
 800b74e:	481b      	ldr	r0, [pc, #108]	@ (800b7bc <mem_trim+0x1e8>)
 800b750:	f00a f8f2 	bl	8015938 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800b754:	89fb      	ldrh	r3, [r7, #14]
 800b756:	4618      	mov	r0, r3
 800b758:	f7ff fd98 	bl	800b28c <ptr_to_mem>
 800b75c:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800b75e:	4b1a      	ldr	r3, [pc, #104]	@ (800b7c8 <mem_trim+0x1f4>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	693a      	ldr	r2, [r7, #16]
 800b764:	429a      	cmp	r2, r3
 800b766:	d202      	bcs.n	800b76e <mem_trim+0x19a>
      lfree = mem2;
 800b768:	4a17      	ldr	r2, [pc, #92]	@ (800b7c8 <mem_trim+0x1f4>)
 800b76a:	693b      	ldr	r3, [r7, #16]
 800b76c:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800b76e:	693b      	ldr	r3, [r7, #16]
 800b770:	2200      	movs	r2, #0
 800b772:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800b774:	69bb      	ldr	r3, [r7, #24]
 800b776:	881a      	ldrh	r2, [r3, #0]
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800b77c:	693b      	ldr	r3, [r7, #16]
 800b77e:	8afa      	ldrh	r2, [r7, #22]
 800b780:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800b782:	69bb      	ldr	r3, [r7, #24]
 800b784:	89fa      	ldrh	r2, [r7, #14]
 800b786:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b788:	693b      	ldr	r3, [r7, #16]
 800b78a:	881b      	ldrh	r3, [r3, #0]
 800b78c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b790:	d007      	beq.n	800b7a2 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b792:	693b      	ldr	r3, [r7, #16]
 800b794:	881b      	ldrh	r3, [r3, #0]
 800b796:	4618      	mov	r0, r3
 800b798:	f7ff fd78 	bl	800b28c <ptr_to_mem>
 800b79c:	4602      	mov	r2, r0
 800b79e:	89fb      	ldrh	r3, [r7, #14]
 800b7a0:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800b7a2:	687b      	ldr	r3, [r7, #4]
}
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	3720      	adds	r7, #32
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	bd80      	pop	{r7, pc}
 800b7ac:	20005b38 	.word	0x20005b38
 800b7b0:	20005b3c 	.word	0x20005b3c
 800b7b4:	08018188 	.word	0x08018188
 800b7b8:	080182f8 	.word	0x080182f8
 800b7bc:	080181d0 	.word	0x080181d0
 800b7c0:	08018310 	.word	0x08018310
 800b7c4:	08018330 	.word	0x08018330
 800b7c8:	20005b40 	.word	0x20005b40

0800b7cc <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b088      	sub	sp, #32
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800b7d6:	88fb      	ldrh	r3, [r7, #6]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d101      	bne.n	800b7e0 <mem_malloc+0x14>
    return NULL;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	e0d9      	b.n	800b994 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800b7e0:	88fb      	ldrh	r3, [r7, #6]
 800b7e2:	3303      	adds	r3, #3
 800b7e4:	b29b      	uxth	r3, r3
 800b7e6:	f023 0303 	bic.w	r3, r3, #3
 800b7ea:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800b7ec:	8bbb      	ldrh	r3, [r7, #28]
 800b7ee:	2b0b      	cmp	r3, #11
 800b7f0:	d801      	bhi.n	800b7f6 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800b7f2:	230c      	movs	r3, #12
 800b7f4:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800b7f6:	8bbb      	ldrh	r3, [r7, #28]
 800b7f8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b7fc:	d803      	bhi.n	800b806 <mem_malloc+0x3a>
 800b7fe:	8bba      	ldrh	r2, [r7, #28]
 800b800:	88fb      	ldrh	r3, [r7, #6]
 800b802:	429a      	cmp	r2, r3
 800b804:	d201      	bcs.n	800b80a <mem_malloc+0x3e>
    return NULL;
 800b806:	2300      	movs	r3, #0
 800b808:	e0c4      	b.n	800b994 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b80a:	4b64      	ldr	r3, [pc, #400]	@ (800b99c <mem_malloc+0x1d0>)
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	4618      	mov	r0, r3
 800b810:	f7ff fd4e 	bl	800b2b0 <mem_to_ptr>
 800b814:	4603      	mov	r3, r0
 800b816:	83fb      	strh	r3, [r7, #30]
 800b818:	e0b4      	b.n	800b984 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800b81a:	8bfb      	ldrh	r3, [r7, #30]
 800b81c:	4618      	mov	r0, r3
 800b81e:	f7ff fd35 	bl	800b28c <ptr_to_mem>
 800b822:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800b824:	697b      	ldr	r3, [r7, #20]
 800b826:	791b      	ldrb	r3, [r3, #4]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	f040 80a4 	bne.w	800b976 <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	881b      	ldrh	r3, [r3, #0]
 800b832:	461a      	mov	r2, r3
 800b834:	8bfb      	ldrh	r3, [r7, #30]
 800b836:	1ad3      	subs	r3, r2, r3
 800b838:	f1a3 0208 	sub.w	r2, r3, #8
 800b83c:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800b83e:	429a      	cmp	r2, r3
 800b840:	f0c0 8099 	bcc.w	800b976 <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800b844:	697b      	ldr	r3, [r7, #20]
 800b846:	881b      	ldrh	r3, [r3, #0]
 800b848:	461a      	mov	r2, r3
 800b84a:	8bfb      	ldrh	r3, [r7, #30]
 800b84c:	1ad3      	subs	r3, r2, r3
 800b84e:	f1a3 0208 	sub.w	r2, r3, #8
 800b852:	8bbb      	ldrh	r3, [r7, #28]
 800b854:	3314      	adds	r3, #20
 800b856:	429a      	cmp	r2, r3
 800b858:	d333      	bcc.n	800b8c2 <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800b85a:	8bfa      	ldrh	r2, [r7, #30]
 800b85c:	8bbb      	ldrh	r3, [r7, #28]
 800b85e:	4413      	add	r3, r2
 800b860:	b29b      	uxth	r3, r3
 800b862:	3308      	adds	r3, #8
 800b864:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800b866:	8a7b      	ldrh	r3, [r7, #18]
 800b868:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b86c:	d106      	bne.n	800b87c <mem_malloc+0xb0>
 800b86e:	4b4c      	ldr	r3, [pc, #304]	@ (800b9a0 <mem_malloc+0x1d4>)
 800b870:	f240 3287 	movw	r2, #903	@ 0x387
 800b874:	494b      	ldr	r1, [pc, #300]	@ (800b9a4 <mem_malloc+0x1d8>)
 800b876:	484c      	ldr	r0, [pc, #304]	@ (800b9a8 <mem_malloc+0x1dc>)
 800b878:	f00a f85e 	bl	8015938 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800b87c:	8a7b      	ldrh	r3, [r7, #18]
 800b87e:	4618      	mov	r0, r3
 800b880:	f7ff fd04 	bl	800b28c <ptr_to_mem>
 800b884:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	2200      	movs	r2, #0
 800b88a:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800b88c:	697b      	ldr	r3, [r7, #20]
 800b88e:	881a      	ldrh	r2, [r3, #0]
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	8bfa      	ldrh	r2, [r7, #30]
 800b898:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800b89a:	697b      	ldr	r3, [r7, #20]
 800b89c:	8a7a      	ldrh	r2, [r7, #18]
 800b89e:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800b8a0:	697b      	ldr	r3, [r7, #20]
 800b8a2:	2201      	movs	r2, #1
 800b8a4:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	881b      	ldrh	r3, [r3, #0]
 800b8aa:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b8ae:	d00b      	beq.n	800b8c8 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	881b      	ldrh	r3, [r3, #0]
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	f7ff fce9 	bl	800b28c <ptr_to_mem>
 800b8ba:	4602      	mov	r2, r0
 800b8bc:	8a7b      	ldrh	r3, [r7, #18]
 800b8be:	8053      	strh	r3, [r2, #2]
 800b8c0:	e002      	b.n	800b8c8 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800b8c2:	697b      	ldr	r3, [r7, #20]
 800b8c4:	2201      	movs	r2, #1
 800b8c6:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800b8c8:	4b34      	ldr	r3, [pc, #208]	@ (800b99c <mem_malloc+0x1d0>)
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	697a      	ldr	r2, [r7, #20]
 800b8ce:	429a      	cmp	r2, r3
 800b8d0:	d127      	bne.n	800b922 <mem_malloc+0x156>
          struct mem *cur = lfree;
 800b8d2:	4b32      	ldr	r3, [pc, #200]	@ (800b99c <mem_malloc+0x1d0>)
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800b8d8:	e005      	b.n	800b8e6 <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800b8da:	69bb      	ldr	r3, [r7, #24]
 800b8dc:	881b      	ldrh	r3, [r3, #0]
 800b8de:	4618      	mov	r0, r3
 800b8e0:	f7ff fcd4 	bl	800b28c <ptr_to_mem>
 800b8e4:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800b8e6:	69bb      	ldr	r3, [r7, #24]
 800b8e8:	791b      	ldrb	r3, [r3, #4]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d004      	beq.n	800b8f8 <mem_malloc+0x12c>
 800b8ee:	4b2f      	ldr	r3, [pc, #188]	@ (800b9ac <mem_malloc+0x1e0>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	69ba      	ldr	r2, [r7, #24]
 800b8f4:	429a      	cmp	r2, r3
 800b8f6:	d1f0      	bne.n	800b8da <mem_malloc+0x10e>
          }
          lfree = cur;
 800b8f8:	4a28      	ldr	r2, [pc, #160]	@ (800b99c <mem_malloc+0x1d0>)
 800b8fa:	69bb      	ldr	r3, [r7, #24]
 800b8fc:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800b8fe:	4b27      	ldr	r3, [pc, #156]	@ (800b99c <mem_malloc+0x1d0>)
 800b900:	681a      	ldr	r2, [r3, #0]
 800b902:	4b2a      	ldr	r3, [pc, #168]	@ (800b9ac <mem_malloc+0x1e0>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	429a      	cmp	r2, r3
 800b908:	d00b      	beq.n	800b922 <mem_malloc+0x156>
 800b90a:	4b24      	ldr	r3, [pc, #144]	@ (800b99c <mem_malloc+0x1d0>)
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	791b      	ldrb	r3, [r3, #4]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d006      	beq.n	800b922 <mem_malloc+0x156>
 800b914:	4b22      	ldr	r3, [pc, #136]	@ (800b9a0 <mem_malloc+0x1d4>)
 800b916:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800b91a:	4925      	ldr	r1, [pc, #148]	@ (800b9b0 <mem_malloc+0x1e4>)
 800b91c:	4822      	ldr	r0, [pc, #136]	@ (800b9a8 <mem_malloc+0x1dc>)
 800b91e:	f00a f80b 	bl	8015938 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800b922:	8bba      	ldrh	r2, [r7, #28]
 800b924:	697b      	ldr	r3, [r7, #20]
 800b926:	4413      	add	r3, r2
 800b928:	3308      	adds	r3, #8
 800b92a:	4a20      	ldr	r2, [pc, #128]	@ (800b9ac <mem_malloc+0x1e0>)
 800b92c:	6812      	ldr	r2, [r2, #0]
 800b92e:	4293      	cmp	r3, r2
 800b930:	d906      	bls.n	800b940 <mem_malloc+0x174>
 800b932:	4b1b      	ldr	r3, [pc, #108]	@ (800b9a0 <mem_malloc+0x1d4>)
 800b934:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800b938:	491e      	ldr	r1, [pc, #120]	@ (800b9b4 <mem_malloc+0x1e8>)
 800b93a:	481b      	ldr	r0, [pc, #108]	@ (800b9a8 <mem_malloc+0x1dc>)
 800b93c:	f009 fffc 	bl	8015938 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	f003 0303 	and.w	r3, r3, #3
 800b946:	2b00      	cmp	r3, #0
 800b948:	d006      	beq.n	800b958 <mem_malloc+0x18c>
 800b94a:	4b15      	ldr	r3, [pc, #84]	@ (800b9a0 <mem_malloc+0x1d4>)
 800b94c:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800b950:	4919      	ldr	r1, [pc, #100]	@ (800b9b8 <mem_malloc+0x1ec>)
 800b952:	4815      	ldr	r0, [pc, #84]	@ (800b9a8 <mem_malloc+0x1dc>)
 800b954:	f009 fff0 	bl	8015938 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800b958:	697b      	ldr	r3, [r7, #20]
 800b95a:	f003 0303 	and.w	r3, r3, #3
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d006      	beq.n	800b970 <mem_malloc+0x1a4>
 800b962:	4b0f      	ldr	r3, [pc, #60]	@ (800b9a0 <mem_malloc+0x1d4>)
 800b964:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800b968:	4914      	ldr	r1, [pc, #80]	@ (800b9bc <mem_malloc+0x1f0>)
 800b96a:	480f      	ldr	r0, [pc, #60]	@ (800b9a8 <mem_malloc+0x1dc>)
 800b96c:	f009 ffe4 	bl	8015938 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	3308      	adds	r3, #8
 800b974:	e00e      	b.n	800b994 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800b976:	8bfb      	ldrh	r3, [r7, #30]
 800b978:	4618      	mov	r0, r3
 800b97a:	f7ff fc87 	bl	800b28c <ptr_to_mem>
 800b97e:	4603      	mov	r3, r0
 800b980:	881b      	ldrh	r3, [r3, #0]
 800b982:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b984:	8bfa      	ldrh	r2, [r7, #30]
 800b986:	8bbb      	ldrh	r3, [r7, #28]
 800b988:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 800b98c:	429a      	cmp	r2, r3
 800b98e:	f4ff af44 	bcc.w	800b81a <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800b992:	2300      	movs	r3, #0
}
 800b994:	4618      	mov	r0, r3
 800b996:	3720      	adds	r7, #32
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}
 800b99c:	20005b40 	.word	0x20005b40
 800b9a0:	08018188 	.word	0x08018188
 800b9a4:	08018330 	.word	0x08018330
 800b9a8:	080181d0 	.word	0x080181d0
 800b9ac:	20005b3c 	.word	0x20005b3c
 800b9b0:	08018344 	.word	0x08018344
 800b9b4:	08018360 	.word	0x08018360
 800b9b8:	08018390 	.word	0x08018390
 800b9bc:	080183c0 	.word	0x080183c0

0800b9c0 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800b9c0:	b480      	push	{r7}
 800b9c2:	b085      	sub	sp, #20
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	689b      	ldr	r3, [r3, #8]
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	685b      	ldr	r3, [r3, #4]
 800b9d4:	3303      	adds	r3, #3
 800b9d6:	f023 0303 	bic.w	r3, r3, #3
 800b9da:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800b9dc:	2300      	movs	r3, #0
 800b9de:	60fb      	str	r3, [r7, #12]
 800b9e0:	e011      	b.n	800ba06 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	689b      	ldr	r3, [r3, #8]
 800b9e6:	681a      	ldr	r2, [r3, #0]
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	689b      	ldr	r3, [r3, #8]
 800b9f0:	68ba      	ldr	r2, [r7, #8]
 800b9f2:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	881b      	ldrh	r3, [r3, #0]
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	68bb      	ldr	r3, [r7, #8]
 800b9fc:	4413      	add	r3, r2
 800b9fe:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	3301      	adds	r3, #1
 800ba04:	60fb      	str	r3, [r7, #12]
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	885b      	ldrh	r3, [r3, #2]
 800ba0a:	461a      	mov	r2, r3
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	dbe7      	blt.n	800b9e2 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800ba12:	bf00      	nop
 800ba14:	bf00      	nop
 800ba16:	3714      	adds	r7, #20
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1e:	4770      	bx	lr

0800ba20 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b082      	sub	sp, #8
 800ba24:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ba26:	2300      	movs	r3, #0
 800ba28:	80fb      	strh	r3, [r7, #6]
 800ba2a:	e009      	b.n	800ba40 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800ba2c:	88fb      	ldrh	r3, [r7, #6]
 800ba2e:	4a08      	ldr	r2, [pc, #32]	@ (800ba50 <memp_init+0x30>)
 800ba30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba34:	4618      	mov	r0, r3
 800ba36:	f7ff ffc3 	bl	800b9c0 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ba3a:	88fb      	ldrh	r3, [r7, #6]
 800ba3c:	3301      	adds	r3, #1
 800ba3e:	80fb      	strh	r3, [r7, #6]
 800ba40:	88fb      	ldrh	r3, [r7, #6]
 800ba42:	2b08      	cmp	r3, #8
 800ba44:	d9f2      	bls.n	800ba2c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800ba46:	bf00      	nop
 800ba48:	bf00      	nop
 800ba4a:	3708      	adds	r7, #8
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bd80      	pop	{r7, pc}
 800ba50:	0801abe8 	.word	0x0801abe8

0800ba54 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b084      	sub	sp, #16
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	689b      	ldr	r3, [r3, #8]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d012      	beq.n	800ba90 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	689b      	ldr	r3, [r3, #8]
 800ba6e:	68fa      	ldr	r2, [r7, #12]
 800ba70:	6812      	ldr	r2, [r2, #0]
 800ba72:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	f003 0303 	and.w	r3, r3, #3
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d006      	beq.n	800ba8c <do_memp_malloc_pool+0x38>
 800ba7e:	4b07      	ldr	r3, [pc, #28]	@ (800ba9c <do_memp_malloc_pool+0x48>)
 800ba80:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800ba84:	4906      	ldr	r1, [pc, #24]	@ (800baa0 <do_memp_malloc_pool+0x4c>)
 800ba86:	4807      	ldr	r0, [pc, #28]	@ (800baa4 <do_memp_malloc_pool+0x50>)
 800ba88:	f009 ff56 	bl	8015938 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	e000      	b.n	800ba92 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800ba90:	2300      	movs	r3, #0
}
 800ba92:	4618      	mov	r0, r3
 800ba94:	3710      	adds	r7, #16
 800ba96:	46bd      	mov	sp, r7
 800ba98:	bd80      	pop	{r7, pc}
 800ba9a:	bf00      	nop
 800ba9c:	080183e4 	.word	0x080183e4
 800baa0:	08018414 	.word	0x08018414
 800baa4:	08018438 	.word	0x08018438

0800baa8 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b082      	sub	sp, #8
 800baac:	af00      	add	r7, sp, #0
 800baae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d106      	bne.n	800bac4 <memp_malloc_pool+0x1c>
 800bab6:	4b0a      	ldr	r3, [pc, #40]	@ (800bae0 <memp_malloc_pool+0x38>)
 800bab8:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800babc:	4909      	ldr	r1, [pc, #36]	@ (800bae4 <memp_malloc_pool+0x3c>)
 800babe:	480a      	ldr	r0, [pc, #40]	@ (800bae8 <memp_malloc_pool+0x40>)
 800bac0:	f009 ff3a 	bl	8015938 <iprintf>
  if (desc == NULL) {
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d101      	bne.n	800bace <memp_malloc_pool+0x26>
    return NULL;
 800baca:	2300      	movs	r3, #0
 800bacc:	e003      	b.n	800bad6 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800bace:	6878      	ldr	r0, [r7, #4]
 800bad0:	f7ff ffc0 	bl	800ba54 <do_memp_malloc_pool>
 800bad4:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	3708      	adds	r7, #8
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}
 800bade:	bf00      	nop
 800bae0:	080183e4 	.word	0x080183e4
 800bae4:	08018460 	.word	0x08018460
 800bae8:	08018438 	.word	0x08018438

0800baec <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b084      	sub	sp, #16
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	4603      	mov	r3, r0
 800baf4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800baf6:	79fb      	ldrb	r3, [r7, #7]
 800baf8:	2b08      	cmp	r3, #8
 800bafa:	d908      	bls.n	800bb0e <memp_malloc+0x22>
 800bafc:	4b0a      	ldr	r3, [pc, #40]	@ (800bb28 <memp_malloc+0x3c>)
 800bafe:	f240 1257 	movw	r2, #343	@ 0x157
 800bb02:	490a      	ldr	r1, [pc, #40]	@ (800bb2c <memp_malloc+0x40>)
 800bb04:	480a      	ldr	r0, [pc, #40]	@ (800bb30 <memp_malloc+0x44>)
 800bb06:	f009 ff17 	bl	8015938 <iprintf>
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	e008      	b.n	800bb20 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800bb0e:	79fb      	ldrb	r3, [r7, #7]
 800bb10:	4a08      	ldr	r2, [pc, #32]	@ (800bb34 <memp_malloc+0x48>)
 800bb12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb16:	4618      	mov	r0, r3
 800bb18:	f7ff ff9c 	bl	800ba54 <do_memp_malloc_pool>
 800bb1c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
}
 800bb20:	4618      	mov	r0, r3
 800bb22:	3710      	adds	r7, #16
 800bb24:	46bd      	mov	sp, r7
 800bb26:	bd80      	pop	{r7, pc}
 800bb28:	080183e4 	.word	0x080183e4
 800bb2c:	08018474 	.word	0x08018474
 800bb30:	08018438 	.word	0x08018438
 800bb34:	0801abe8 	.word	0x0801abe8

0800bb38 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b084      	sub	sp, #16
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
 800bb40:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	f003 0303 	and.w	r3, r3, #3
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d006      	beq.n	800bb5a <do_memp_free_pool+0x22>
 800bb4c:	4b0a      	ldr	r3, [pc, #40]	@ (800bb78 <do_memp_free_pool+0x40>)
 800bb4e:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800bb52:	490a      	ldr	r1, [pc, #40]	@ (800bb7c <do_memp_free_pool+0x44>)
 800bb54:	480a      	ldr	r0, [pc, #40]	@ (800bb80 <do_memp_free_pool+0x48>)
 800bb56:	f009 feef 	bl	8015938 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	689b      	ldr	r3, [r3, #8]
 800bb62:	681a      	ldr	r2, [r3, #0]
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	689b      	ldr	r3, [r3, #8]
 800bb6c:	68fa      	ldr	r2, [r7, #12]
 800bb6e:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800bb70:	bf00      	nop
 800bb72:	3710      	adds	r7, #16
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd80      	pop	{r7, pc}
 800bb78:	080183e4 	.word	0x080183e4
 800bb7c:	08018494 	.word	0x08018494
 800bb80:	08018438 	.word	0x08018438

0800bb84 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b082      	sub	sp, #8
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
 800bb8c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d106      	bne.n	800bba2 <memp_free_pool+0x1e>
 800bb94:	4b0a      	ldr	r3, [pc, #40]	@ (800bbc0 <memp_free_pool+0x3c>)
 800bb96:	f240 1295 	movw	r2, #405	@ 0x195
 800bb9a:	490a      	ldr	r1, [pc, #40]	@ (800bbc4 <memp_free_pool+0x40>)
 800bb9c:	480a      	ldr	r0, [pc, #40]	@ (800bbc8 <memp_free_pool+0x44>)
 800bb9e:	f009 fecb 	bl	8015938 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d007      	beq.n	800bbb8 <memp_free_pool+0x34>
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d004      	beq.n	800bbb8 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800bbae:	6839      	ldr	r1, [r7, #0]
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	f7ff ffc1 	bl	800bb38 <do_memp_free_pool>
 800bbb6:	e000      	b.n	800bbba <memp_free_pool+0x36>
    return;
 800bbb8:	bf00      	nop
}
 800bbba:	3708      	adds	r7, #8
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	bd80      	pop	{r7, pc}
 800bbc0:	080183e4 	.word	0x080183e4
 800bbc4:	08018460 	.word	0x08018460
 800bbc8:	08018438 	.word	0x08018438

0800bbcc <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b082      	sub	sp, #8
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	6039      	str	r1, [r7, #0]
 800bbd6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800bbd8:	79fb      	ldrb	r3, [r7, #7]
 800bbda:	2b08      	cmp	r3, #8
 800bbdc:	d907      	bls.n	800bbee <memp_free+0x22>
 800bbde:	4b0c      	ldr	r3, [pc, #48]	@ (800bc10 <memp_free+0x44>)
 800bbe0:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800bbe4:	490b      	ldr	r1, [pc, #44]	@ (800bc14 <memp_free+0x48>)
 800bbe6:	480c      	ldr	r0, [pc, #48]	@ (800bc18 <memp_free+0x4c>)
 800bbe8:	f009 fea6 	bl	8015938 <iprintf>
 800bbec:	e00c      	b.n	800bc08 <memp_free+0x3c>

  if (mem == NULL) {
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d008      	beq.n	800bc06 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800bbf4:	79fb      	ldrb	r3, [r7, #7]
 800bbf6:	4a09      	ldr	r2, [pc, #36]	@ (800bc1c <memp_free+0x50>)
 800bbf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbfc:	6839      	ldr	r1, [r7, #0]
 800bbfe:	4618      	mov	r0, r3
 800bc00:	f7ff ff9a 	bl	800bb38 <do_memp_free_pool>
 800bc04:	e000      	b.n	800bc08 <memp_free+0x3c>
    return;
 800bc06:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800bc08:	3708      	adds	r7, #8
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	bd80      	pop	{r7, pc}
 800bc0e:	bf00      	nop
 800bc10:	080183e4 	.word	0x080183e4
 800bc14:	080184b4 	.word	0x080184b4
 800bc18:	08018438 	.word	0x08018438
 800bc1c:	0801abe8 	.word	0x0801abe8

0800bc20 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800bc20:	b480      	push	{r7}
 800bc22:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800bc24:	bf00      	nop
 800bc26:	46bd      	mov	sp, r7
 800bc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2c:	4770      	bx	lr
	...

0800bc30 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b086      	sub	sp, #24
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	60f8      	str	r0, [r7, #12]
 800bc38:	60b9      	str	r1, [r7, #8]
 800bc3a:	607a      	str	r2, [r7, #4]
 800bc3c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d108      	bne.n	800bc56 <netif_add+0x26>
 800bc44:	4b57      	ldr	r3, [pc, #348]	@ (800bda4 <netif_add+0x174>)
 800bc46:	f240 1227 	movw	r2, #295	@ 0x127
 800bc4a:	4957      	ldr	r1, [pc, #348]	@ (800bda8 <netif_add+0x178>)
 800bc4c:	4857      	ldr	r0, [pc, #348]	@ (800bdac <netif_add+0x17c>)
 800bc4e:	f009 fe73 	bl	8015938 <iprintf>
 800bc52:	2300      	movs	r3, #0
 800bc54:	e0a2      	b.n	800bd9c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800bc56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d108      	bne.n	800bc6e <netif_add+0x3e>
 800bc5c:	4b51      	ldr	r3, [pc, #324]	@ (800bda4 <netif_add+0x174>)
 800bc5e:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800bc62:	4953      	ldr	r1, [pc, #332]	@ (800bdb0 <netif_add+0x180>)
 800bc64:	4851      	ldr	r0, [pc, #324]	@ (800bdac <netif_add+0x17c>)
 800bc66:	f009 fe67 	bl	8015938 <iprintf>
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	e096      	b.n	800bd9c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800bc6e:	68bb      	ldr	r3, [r7, #8]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d101      	bne.n	800bc78 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800bc74:	4b4f      	ldr	r3, [pc, #316]	@ (800bdb4 <netif_add+0x184>)
 800bc76:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d101      	bne.n	800bc82 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800bc7e:	4b4d      	ldr	r3, [pc, #308]	@ (800bdb4 <netif_add+0x184>)
 800bc80:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d101      	bne.n	800bc8c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800bc88:	4b4a      	ldr	r3, [pc, #296]	@ (800bdb4 <netif_add+0x184>)
 800bc8a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	2200      	movs	r2, #0
 800bc90:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	2200      	movs	r2, #0
 800bc96:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	4a45      	ldr	r2, [pc, #276]	@ (800bdb8 <netif_add+0x188>)
 800bca2:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	2200      	movs	r2, #0
 800bca8:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	2200      	movs	r2, #0
 800bcae:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	6a3a      	ldr	r2, [r7, #32]
 800bcbc:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800bcbe:	4b3f      	ldr	r3, [pc, #252]	@ (800bdbc <netif_add+0x18c>)
 800bcc0:	781a      	ldrb	r2, [r3, #0]
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bccc:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	687a      	ldr	r2, [r7, #4]
 800bcd2:	68b9      	ldr	r1, [r7, #8]
 800bcd4:	68f8      	ldr	r0, [r7, #12]
 800bcd6:	f000 f913 	bl	800bf00 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800bcda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcdc:	68f8      	ldr	r0, [r7, #12]
 800bcde:	4798      	blx	r3
 800bce0:	4603      	mov	r3, r0
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d001      	beq.n	800bcea <netif_add+0xba>
    return NULL;
 800bce6:	2300      	movs	r3, #0
 800bce8:	e058      	b.n	800bd9c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bcf0:	2bff      	cmp	r3, #255	@ 0xff
 800bcf2:	d103      	bne.n	800bcfc <netif_add+0xcc>
        netif->num = 0;
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800bd00:	4b2f      	ldr	r3, [pc, #188]	@ (800bdc0 <netif_add+0x190>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	617b      	str	r3, [r7, #20]
 800bd06:	e02b      	b.n	800bd60 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800bd08:	697a      	ldr	r2, [r7, #20]
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	429a      	cmp	r2, r3
 800bd0e:	d106      	bne.n	800bd1e <netif_add+0xee>
 800bd10:	4b24      	ldr	r3, [pc, #144]	@ (800bda4 <netif_add+0x174>)
 800bd12:	f240 128b 	movw	r2, #395	@ 0x18b
 800bd16:	492b      	ldr	r1, [pc, #172]	@ (800bdc4 <netif_add+0x194>)
 800bd18:	4824      	ldr	r0, [pc, #144]	@ (800bdac <netif_add+0x17c>)
 800bd1a:	f009 fe0d 	bl	8015938 <iprintf>
        num_netifs++;
 800bd1e:	693b      	ldr	r3, [r7, #16]
 800bd20:	3301      	adds	r3, #1
 800bd22:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800bd24:	693b      	ldr	r3, [r7, #16]
 800bd26:	2bff      	cmp	r3, #255	@ 0xff
 800bd28:	dd06      	ble.n	800bd38 <netif_add+0x108>
 800bd2a:	4b1e      	ldr	r3, [pc, #120]	@ (800bda4 <netif_add+0x174>)
 800bd2c:	f240 128d 	movw	r2, #397	@ 0x18d
 800bd30:	4925      	ldr	r1, [pc, #148]	@ (800bdc8 <netif_add+0x198>)
 800bd32:	481e      	ldr	r0, [pc, #120]	@ (800bdac <netif_add+0x17c>)
 800bd34:	f009 fe00 	bl	8015938 <iprintf>
        if (netif2->num == netif->num) {
 800bd38:	697b      	ldr	r3, [r7, #20]
 800bd3a:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bd44:	429a      	cmp	r2, r3
 800bd46:	d108      	bne.n	800bd5a <netif_add+0x12a>
          netif->num++;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bd4e:	3301      	adds	r3, #1
 800bd50:	b2da      	uxtb	r2, r3
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800bd58:	e005      	b.n	800bd66 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	617b      	str	r3, [r7, #20]
 800bd60:	697b      	ldr	r3, [r7, #20]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d1d0      	bne.n	800bd08 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800bd66:	697b      	ldr	r3, [r7, #20]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d1be      	bne.n	800bcea <netif_add+0xba>
  }
  if (netif->num == 254) {
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bd72:	2bfe      	cmp	r3, #254	@ 0xfe
 800bd74:	d103      	bne.n	800bd7e <netif_add+0x14e>
    netif_num = 0;
 800bd76:	4b11      	ldr	r3, [pc, #68]	@ (800bdbc <netif_add+0x18c>)
 800bd78:	2200      	movs	r2, #0
 800bd7a:	701a      	strb	r2, [r3, #0]
 800bd7c:	e006      	b.n	800bd8c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bd84:	3301      	adds	r3, #1
 800bd86:	b2da      	uxtb	r2, r3
 800bd88:	4b0c      	ldr	r3, [pc, #48]	@ (800bdbc <netif_add+0x18c>)
 800bd8a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800bd8c:	4b0c      	ldr	r3, [pc, #48]	@ (800bdc0 <netif_add+0x190>)
 800bd8e:	681a      	ldr	r2, [r3, #0]
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800bd94:	4a0a      	ldr	r2, [pc, #40]	@ (800bdc0 <netif_add+0x190>)
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
}
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	3718      	adds	r7, #24
 800bda0:	46bd      	mov	sp, r7
 800bda2:	bd80      	pop	{r7, pc}
 800bda4:	080184d0 	.word	0x080184d0
 800bda8:	08018564 	.word	0x08018564
 800bdac:	08018520 	.word	0x08018520
 800bdb0:	08018580 	.word	0x08018580
 800bdb4:	0801ac4c 	.word	0x0801ac4c
 800bdb8:	0800c1db 	.word	0x0800c1db
 800bdbc:	20008a38 	.word	0x20008a38
 800bdc0:	20008a30 	.word	0x20008a30
 800bdc4:	080185a4 	.word	0x080185a4
 800bdc8:	080185b8 	.word	0x080185b8

0800bdcc <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b082      	sub	sp, #8
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]
 800bdd4:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800bdd6:	6839      	ldr	r1, [r7, #0]
 800bdd8:	6878      	ldr	r0, [r7, #4]
 800bdda:	f002 fb45 	bl	800e468 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800bdde:	6839      	ldr	r1, [r7, #0]
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	f006 fd5d 	bl	80128a0 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800bde6:	bf00      	nop
 800bde8:	3708      	adds	r7, #8
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd80      	pop	{r7, pc}
	...

0800bdf0 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b086      	sub	sp, #24
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	60f8      	str	r0, [r7, #12]
 800bdf8:	60b9      	str	r1, [r7, #8]
 800bdfa:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800bdfc:	68bb      	ldr	r3, [r7, #8]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d106      	bne.n	800be10 <netif_do_set_ipaddr+0x20>
 800be02:	4b1d      	ldr	r3, [pc, #116]	@ (800be78 <netif_do_set_ipaddr+0x88>)
 800be04:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800be08:	491c      	ldr	r1, [pc, #112]	@ (800be7c <netif_do_set_ipaddr+0x8c>)
 800be0a:	481d      	ldr	r0, [pc, #116]	@ (800be80 <netif_do_set_ipaddr+0x90>)
 800be0c:	f009 fd94 	bl	8015938 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d106      	bne.n	800be24 <netif_do_set_ipaddr+0x34>
 800be16:	4b18      	ldr	r3, [pc, #96]	@ (800be78 <netif_do_set_ipaddr+0x88>)
 800be18:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800be1c:	4917      	ldr	r1, [pc, #92]	@ (800be7c <netif_do_set_ipaddr+0x8c>)
 800be1e:	4818      	ldr	r0, [pc, #96]	@ (800be80 <netif_do_set_ipaddr+0x90>)
 800be20:	f009 fd8a 	bl	8015938 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	681a      	ldr	r2, [r3, #0]
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	3304      	adds	r3, #4
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	429a      	cmp	r2, r3
 800be30:	d01c      	beq.n	800be6c <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800be32:	68bb      	ldr	r3, [r7, #8]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	3304      	adds	r3, #4
 800be3c:	681a      	ldr	r2, [r3, #0]
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800be42:	f107 0314 	add.w	r3, r7, #20
 800be46:	4619      	mov	r1, r3
 800be48:	6878      	ldr	r0, [r7, #4]
 800be4a:	f7ff ffbf 	bl	800bdcc <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d002      	beq.n	800be5a <netif_do_set_ipaddr+0x6a>
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	e000      	b.n	800be5c <netif_do_set_ipaddr+0x6c>
 800be5a:	2300      	movs	r3, #0
 800be5c:	68fa      	ldr	r2, [r7, #12]
 800be5e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800be60:	2101      	movs	r1, #1
 800be62:	68f8      	ldr	r0, [r7, #12]
 800be64:	f000 f8d2 	bl	800c00c <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800be68:	2301      	movs	r3, #1
 800be6a:	e000      	b.n	800be6e <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800be6c:	2300      	movs	r3, #0
}
 800be6e:	4618      	mov	r0, r3
 800be70:	3718      	adds	r7, #24
 800be72:	46bd      	mov	sp, r7
 800be74:	bd80      	pop	{r7, pc}
 800be76:	bf00      	nop
 800be78:	080184d0 	.word	0x080184d0
 800be7c:	080185e8 	.word	0x080185e8
 800be80:	08018520 	.word	0x08018520

0800be84 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800be84:	b480      	push	{r7}
 800be86:	b085      	sub	sp, #20
 800be88:	af00      	add	r7, sp, #0
 800be8a:	60f8      	str	r0, [r7, #12]
 800be8c:	60b9      	str	r1, [r7, #8]
 800be8e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800be90:	68bb      	ldr	r3, [r7, #8]
 800be92:	681a      	ldr	r2, [r3, #0]
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	3308      	adds	r3, #8
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	429a      	cmp	r2, r3
 800be9c:	d00a      	beq.n	800beb4 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800be9e:	68bb      	ldr	r3, [r7, #8]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d002      	beq.n	800beaa <netif_do_set_netmask+0x26>
 800bea4:	68bb      	ldr	r3, [r7, #8]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	e000      	b.n	800beac <netif_do_set_netmask+0x28>
 800beaa:	2300      	movs	r3, #0
 800beac:	68fa      	ldr	r2, [r7, #12]
 800beae:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800beb0:	2301      	movs	r3, #1
 800beb2:	e000      	b.n	800beb6 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800beb4:	2300      	movs	r3, #0
}
 800beb6:	4618      	mov	r0, r3
 800beb8:	3714      	adds	r7, #20
 800beba:	46bd      	mov	sp, r7
 800bebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec0:	4770      	bx	lr

0800bec2 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800bec2:	b480      	push	{r7}
 800bec4:	b085      	sub	sp, #20
 800bec6:	af00      	add	r7, sp, #0
 800bec8:	60f8      	str	r0, [r7, #12]
 800beca:	60b9      	str	r1, [r7, #8]
 800becc:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800bece:	68bb      	ldr	r3, [r7, #8]
 800bed0:	681a      	ldr	r2, [r3, #0]
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	330c      	adds	r3, #12
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	429a      	cmp	r2, r3
 800beda:	d00a      	beq.n	800bef2 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d002      	beq.n	800bee8 <netif_do_set_gw+0x26>
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	e000      	b.n	800beea <netif_do_set_gw+0x28>
 800bee8:	2300      	movs	r3, #0
 800beea:	68fa      	ldr	r2, [r7, #12]
 800beec:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800beee:	2301      	movs	r3, #1
 800bef0:	e000      	b.n	800bef4 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800bef2:	2300      	movs	r3, #0
}
 800bef4:	4618      	mov	r0, r3
 800bef6:	3714      	adds	r7, #20
 800bef8:	46bd      	mov	sp, r7
 800befa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befe:	4770      	bx	lr

0800bf00 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b088      	sub	sp, #32
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	60f8      	str	r0, [r7, #12]
 800bf08:	60b9      	str	r1, [r7, #8]
 800bf0a:	607a      	str	r2, [r7, #4]
 800bf0c:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800bf0e:	2300      	movs	r3, #0
 800bf10:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800bf12:	2300      	movs	r3, #0
 800bf14:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800bf16:	68bb      	ldr	r3, [r7, #8]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d101      	bne.n	800bf20 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800bf1c:	4b1c      	ldr	r3, [pc, #112]	@ (800bf90 <netif_set_addr+0x90>)
 800bf1e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d101      	bne.n	800bf2a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800bf26:	4b1a      	ldr	r3, [pc, #104]	@ (800bf90 <netif_set_addr+0x90>)
 800bf28:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800bf2a:	683b      	ldr	r3, [r7, #0]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d101      	bne.n	800bf34 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800bf30:	4b17      	ldr	r3, [pc, #92]	@ (800bf90 <netif_set_addr+0x90>)
 800bf32:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800bf34:	68bb      	ldr	r3, [r7, #8]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d003      	beq.n	800bf42 <netif_set_addr+0x42>
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d101      	bne.n	800bf46 <netif_set_addr+0x46>
 800bf42:	2301      	movs	r3, #1
 800bf44:	e000      	b.n	800bf48 <netif_set_addr+0x48>
 800bf46:	2300      	movs	r3, #0
 800bf48:	617b      	str	r3, [r7, #20]
  if (remove) {
 800bf4a:	697b      	ldr	r3, [r7, #20]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d006      	beq.n	800bf5e <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800bf50:	f107 0310 	add.w	r3, r7, #16
 800bf54:	461a      	mov	r2, r3
 800bf56:	68b9      	ldr	r1, [r7, #8]
 800bf58:	68f8      	ldr	r0, [r7, #12]
 800bf5a:	f7ff ff49 	bl	800bdf0 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800bf5e:	69fa      	ldr	r2, [r7, #28]
 800bf60:	6879      	ldr	r1, [r7, #4]
 800bf62:	68f8      	ldr	r0, [r7, #12]
 800bf64:	f7ff ff8e 	bl	800be84 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800bf68:	69ba      	ldr	r2, [r7, #24]
 800bf6a:	6839      	ldr	r1, [r7, #0]
 800bf6c:	68f8      	ldr	r0, [r7, #12]
 800bf6e:	f7ff ffa8 	bl	800bec2 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800bf72:	697b      	ldr	r3, [r7, #20]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d106      	bne.n	800bf86 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800bf78:	f107 0310 	add.w	r3, r7, #16
 800bf7c:	461a      	mov	r2, r3
 800bf7e:	68b9      	ldr	r1, [r7, #8]
 800bf80:	68f8      	ldr	r0, [r7, #12]
 800bf82:	f7ff ff35 	bl	800bdf0 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800bf86:	bf00      	nop
 800bf88:	3720      	adds	r7, #32
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	bd80      	pop	{r7, pc}
 800bf8e:	bf00      	nop
 800bf90:	0801ac4c 	.word	0x0801ac4c

0800bf94 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800bf94:	b480      	push	{r7}
 800bf96:	b083      	sub	sp, #12
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800bf9c:	4a04      	ldr	r2, [pc, #16]	@ (800bfb0 <netif_set_default+0x1c>)
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800bfa2:	bf00      	nop
 800bfa4:	370c      	adds	r7, #12
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfac:	4770      	bx	lr
 800bfae:	bf00      	nop
 800bfb0:	20008a34 	.word	0x20008a34

0800bfb4 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b082      	sub	sp, #8
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d107      	bne.n	800bfd2 <netif_set_up+0x1e>
 800bfc2:	4b0f      	ldr	r3, [pc, #60]	@ (800c000 <netif_set_up+0x4c>)
 800bfc4:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800bfc8:	490e      	ldr	r1, [pc, #56]	@ (800c004 <netif_set_up+0x50>)
 800bfca:	480f      	ldr	r0, [pc, #60]	@ (800c008 <netif_set_up+0x54>)
 800bfcc:	f009 fcb4 	bl	8015938 <iprintf>
 800bfd0:	e013      	b.n	800bffa <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bfd8:	f003 0301 	and.w	r3, r3, #1
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d10c      	bne.n	800bffa <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bfe6:	f043 0301 	orr.w	r3, r3, #1
 800bfea:	b2da      	uxtb	r2, r3
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800bff2:	2103      	movs	r1, #3
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f000 f809 	bl	800c00c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800bffa:	3708      	adds	r7, #8
 800bffc:	46bd      	mov	sp, r7
 800bffe:	bd80      	pop	{r7, pc}
 800c000:	080184d0 	.word	0x080184d0
 800c004:	08018658 	.word	0x08018658
 800c008:	08018520 	.word	0x08018520

0800c00c <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b082      	sub	sp, #8
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
 800c014:	460b      	mov	r3, r1
 800c016:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d106      	bne.n	800c02c <netif_issue_reports+0x20>
 800c01e:	4b18      	ldr	r3, [pc, #96]	@ (800c080 <netif_issue_reports+0x74>)
 800c020:	f240 326d 	movw	r2, #877	@ 0x36d
 800c024:	4917      	ldr	r1, [pc, #92]	@ (800c084 <netif_issue_reports+0x78>)
 800c026:	4818      	ldr	r0, [pc, #96]	@ (800c088 <netif_issue_reports+0x7c>)
 800c028:	f009 fc86 	bl	8015938 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c032:	f003 0304 	and.w	r3, r3, #4
 800c036:	2b00      	cmp	r3, #0
 800c038:	d01e      	beq.n	800c078 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c040:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c044:	2b00      	cmp	r3, #0
 800c046:	d017      	beq.n	800c078 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c048:	78fb      	ldrb	r3, [r7, #3]
 800c04a:	f003 0301 	and.w	r3, r3, #1
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d013      	beq.n	800c07a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	3304      	adds	r3, #4
 800c056:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d00e      	beq.n	800c07a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c062:	f003 0308 	and.w	r3, r3, #8
 800c066:	2b00      	cmp	r3, #0
 800c068:	d007      	beq.n	800c07a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	3304      	adds	r3, #4
 800c06e:	4619      	mov	r1, r3
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	f007 fb7f 	bl	8013774 <etharp_request>
 800c076:	e000      	b.n	800c07a <netif_issue_reports+0x6e>
    return;
 800c078:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800c07a:	3708      	adds	r7, #8
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bd80      	pop	{r7, pc}
 800c080:	080184d0 	.word	0x080184d0
 800c084:	08018674 	.word	0x08018674
 800c088:	08018520 	.word	0x08018520

0800c08c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b082      	sub	sp, #8
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	2b00      	cmp	r3, #0
 800c098:	d107      	bne.n	800c0aa <netif_set_down+0x1e>
 800c09a:	4b12      	ldr	r3, [pc, #72]	@ (800c0e4 <netif_set_down+0x58>)
 800c09c:	f240 329b 	movw	r2, #923	@ 0x39b
 800c0a0:	4911      	ldr	r1, [pc, #68]	@ (800c0e8 <netif_set_down+0x5c>)
 800c0a2:	4812      	ldr	r0, [pc, #72]	@ (800c0ec <netif_set_down+0x60>)
 800c0a4:	f009 fc48 	bl	8015938 <iprintf>
 800c0a8:	e019      	b.n	800c0de <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c0b0:	f003 0301 	and.w	r3, r3, #1
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d012      	beq.n	800c0de <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c0be:	f023 0301 	bic.w	r3, r3, #1
 800c0c2:	b2da      	uxtb	r2, r3
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c0d0:	f003 0308 	and.w	r3, r3, #8
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d002      	beq.n	800c0de <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800c0d8:	6878      	ldr	r0, [r7, #4]
 800c0da:	f006 ff09 	bl	8012ef0 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800c0de:	3708      	adds	r7, #8
 800c0e0:	46bd      	mov	sp, r7
 800c0e2:	bd80      	pop	{r7, pc}
 800c0e4:	080184d0 	.word	0x080184d0
 800c0e8:	08018698 	.word	0x08018698
 800c0ec:	08018520 	.word	0x08018520

0800c0f0 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b082      	sub	sp, #8
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d107      	bne.n	800c10e <netif_set_link_up+0x1e>
 800c0fe:	4b13      	ldr	r3, [pc, #76]	@ (800c14c <netif_set_link_up+0x5c>)
 800c100:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800c104:	4912      	ldr	r1, [pc, #72]	@ (800c150 <netif_set_link_up+0x60>)
 800c106:	4813      	ldr	r0, [pc, #76]	@ (800c154 <netif_set_link_up+0x64>)
 800c108:	f009 fc16 	bl	8015938 <iprintf>
 800c10c:	e01b      	b.n	800c146 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c114:	f003 0304 	and.w	r3, r3, #4
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d114      	bne.n	800c146 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c122:	f043 0304 	orr.w	r3, r3, #4
 800c126:	b2da      	uxtb	r2, r3
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800c12e:	2103      	movs	r1, #3
 800c130:	6878      	ldr	r0, [r7, #4]
 800c132:	f7ff ff6b 	bl	800c00c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	69db      	ldr	r3, [r3, #28]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d003      	beq.n	800c146 <netif_set_link_up+0x56>
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	69db      	ldr	r3, [r3, #28]
 800c142:	6878      	ldr	r0, [r7, #4]
 800c144:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c146:	3708      	adds	r7, #8
 800c148:	46bd      	mov	sp, r7
 800c14a:	bd80      	pop	{r7, pc}
 800c14c:	080184d0 	.word	0x080184d0
 800c150:	080186b8 	.word	0x080186b8
 800c154:	08018520 	.word	0x08018520

0800c158 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800c158:	b580      	push	{r7, lr}
 800c15a:	b082      	sub	sp, #8
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d107      	bne.n	800c176 <netif_set_link_down+0x1e>
 800c166:	4b11      	ldr	r3, [pc, #68]	@ (800c1ac <netif_set_link_down+0x54>)
 800c168:	f240 4206 	movw	r2, #1030	@ 0x406
 800c16c:	4910      	ldr	r1, [pc, #64]	@ (800c1b0 <netif_set_link_down+0x58>)
 800c16e:	4811      	ldr	r0, [pc, #68]	@ (800c1b4 <netif_set_link_down+0x5c>)
 800c170:	f009 fbe2 	bl	8015938 <iprintf>
 800c174:	e017      	b.n	800c1a6 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c17c:	f003 0304 	and.w	r3, r3, #4
 800c180:	2b00      	cmp	r3, #0
 800c182:	d010      	beq.n	800c1a6 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c18a:	f023 0304 	bic.w	r3, r3, #4
 800c18e:	b2da      	uxtb	r2, r3
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	69db      	ldr	r3, [r3, #28]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d003      	beq.n	800c1a6 <netif_set_link_down+0x4e>
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	69db      	ldr	r3, [r3, #28]
 800c1a2:	6878      	ldr	r0, [r7, #4]
 800c1a4:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c1a6:	3708      	adds	r7, #8
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	bd80      	pop	{r7, pc}
 800c1ac:	080184d0 	.word	0x080184d0
 800c1b0:	080186dc 	.word	0x080186dc
 800c1b4:	08018520 	.word	0x08018520

0800c1b8 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800c1b8:	b480      	push	{r7}
 800c1ba:	b083      	sub	sp, #12
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
 800c1c0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d002      	beq.n	800c1ce <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	683a      	ldr	r2, [r7, #0]
 800c1cc:	61da      	str	r2, [r3, #28]
  }
}
 800c1ce:	bf00      	nop
 800c1d0:	370c      	adds	r7, #12
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d8:	4770      	bx	lr

0800c1da <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800c1da:	b480      	push	{r7}
 800c1dc:	b085      	sub	sp, #20
 800c1de:	af00      	add	r7, sp, #0
 800c1e0:	60f8      	str	r0, [r7, #12]
 800c1e2:	60b9      	str	r1, [r7, #8]
 800c1e4:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800c1e6:	f06f 030b 	mvn.w	r3, #11
}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	3714      	adds	r7, #20
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f4:	4770      	bx	lr
	...

0800c1f8 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800c1f8:	b480      	push	{r7}
 800c1fa:	b085      	sub	sp, #20
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	4603      	mov	r3, r0
 800c200:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800c202:	79fb      	ldrb	r3, [r7, #7]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d013      	beq.n	800c230 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800c208:	4b0d      	ldr	r3, [pc, #52]	@ (800c240 <netif_get_by_index+0x48>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	60fb      	str	r3, [r7, #12]
 800c20e:	e00c      	b.n	800c22a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c216:	3301      	adds	r3, #1
 800c218:	b2db      	uxtb	r3, r3
 800c21a:	79fa      	ldrb	r2, [r7, #7]
 800c21c:	429a      	cmp	r2, r3
 800c21e:	d101      	bne.n	800c224 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	e006      	b.n	800c232 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	60fb      	str	r3, [r7, #12]
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d1ef      	bne.n	800c210 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800c230:	2300      	movs	r3, #0
}
 800c232:	4618      	mov	r0, r3
 800c234:	3714      	adds	r7, #20
 800c236:	46bd      	mov	sp, r7
 800c238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23c:	4770      	bx	lr
 800c23e:	bf00      	nop
 800c240:	20008a30 	.word	0x20008a30

0800c244 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b082      	sub	sp, #8
 800c248:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800c24a:	4b0c      	ldr	r3, [pc, #48]	@ (800c27c <pbuf_free_ooseq+0x38>)
 800c24c:	2200      	movs	r2, #0
 800c24e:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c250:	4b0b      	ldr	r3, [pc, #44]	@ (800c280 <pbuf_free_ooseq+0x3c>)
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	607b      	str	r3, [r7, #4]
 800c256:	e00a      	b.n	800c26e <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d003      	beq.n	800c268 <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f002 f93f 	bl	800e4e4 <tcp_free_ooseq>
      return;
 800c266:	e005      	b.n	800c274 <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	68db      	ldr	r3, [r3, #12]
 800c26c:	607b      	str	r3, [r7, #4]
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d1f1      	bne.n	800c258 <pbuf_free_ooseq+0x14>
    }
  }
}
 800c274:	3708      	adds	r7, #8
 800c276:	46bd      	mov	sp, r7
 800c278:	bd80      	pop	{r7, pc}
 800c27a:	bf00      	nop
 800c27c:	20008a39 	.word	0x20008a39
 800c280:	20008a48 	.word	0x20008a48

0800c284 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800c284:	b480      	push	{r7}
 800c286:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800c288:	4b03      	ldr	r3, [pc, #12]	@ (800c298 <pbuf_pool_is_empty+0x14>)
 800c28a:	2201      	movs	r2, #1
 800c28c:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800c28e:	bf00      	nop
 800c290:	46bd      	mov	sp, r7
 800c292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c296:	4770      	bx	lr
 800c298:	20008a39 	.word	0x20008a39

0800c29c <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800c29c:	b480      	push	{r7}
 800c29e:	b085      	sub	sp, #20
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	60f8      	str	r0, [r7, #12]
 800c2a4:	60b9      	str	r1, [r7, #8]
 800c2a6:	4611      	mov	r1, r2
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	460b      	mov	r3, r1
 800c2ac:	80fb      	strh	r3, [r7, #6]
 800c2ae:	4613      	mov	r3, r2
 800c2b0:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	68ba      	ldr	r2, [r7, #8]
 800c2bc:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	88fa      	ldrh	r2, [r7, #6]
 800c2c2:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	88ba      	ldrh	r2, [r7, #4]
 800c2c8:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800c2ca:	8b3b      	ldrh	r3, [r7, #24]
 800c2cc:	b2da      	uxtb	r2, r3
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	7f3a      	ldrb	r2, [r7, #28]
 800c2d6:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	2201      	movs	r2, #1
 800c2dc:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	73da      	strb	r2, [r3, #15]
}
 800c2e4:	bf00      	nop
 800c2e6:	3714      	adds	r7, #20
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ee:	4770      	bx	lr

0800c2f0 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b08c      	sub	sp, #48	@ 0x30
 800c2f4:	af02      	add	r7, sp, #8
 800c2f6:	4603      	mov	r3, r0
 800c2f8:	71fb      	strb	r3, [r7, #7]
 800c2fa:	460b      	mov	r3, r1
 800c2fc:	80bb      	strh	r3, [r7, #4]
 800c2fe:	4613      	mov	r3, r2
 800c300:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800c302:	79fb      	ldrb	r3, [r7, #7]
 800c304:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800c306:	887b      	ldrh	r3, [r7, #2]
 800c308:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800c30c:	d07f      	beq.n	800c40e <pbuf_alloc+0x11e>
 800c30e:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800c312:	f300 80c8 	bgt.w	800c4a6 <pbuf_alloc+0x1b6>
 800c316:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800c31a:	d010      	beq.n	800c33e <pbuf_alloc+0x4e>
 800c31c:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800c320:	f300 80c1 	bgt.w	800c4a6 <pbuf_alloc+0x1b6>
 800c324:	2b01      	cmp	r3, #1
 800c326:	d002      	beq.n	800c32e <pbuf_alloc+0x3e>
 800c328:	2b41      	cmp	r3, #65	@ 0x41
 800c32a:	f040 80bc 	bne.w	800c4a6 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800c32e:	887a      	ldrh	r2, [r7, #2]
 800c330:	88bb      	ldrh	r3, [r7, #4]
 800c332:	4619      	mov	r1, r3
 800c334:	2000      	movs	r0, #0
 800c336:	f000 f8d1 	bl	800c4dc <pbuf_alloc_reference>
 800c33a:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800c33c:	e0bd      	b.n	800c4ba <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800c33e:	2300      	movs	r3, #0
 800c340:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800c342:	2300      	movs	r3, #0
 800c344:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800c346:	88bb      	ldrh	r3, [r7, #4]
 800c348:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800c34a:	2008      	movs	r0, #8
 800c34c:	f7ff fbce 	bl	800baec <memp_malloc>
 800c350:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800c352:	693b      	ldr	r3, [r7, #16]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d109      	bne.n	800c36c <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800c358:	f7ff ff94 	bl	800c284 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800c35c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d002      	beq.n	800c368 <pbuf_alloc+0x78>
            pbuf_free(p);
 800c362:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c364:	f000 faa8 	bl	800c8b8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800c368:	2300      	movs	r3, #0
 800c36a:	e0a7      	b.n	800c4bc <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800c36c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c36e:	3303      	adds	r3, #3
 800c370:	b29b      	uxth	r3, r3
 800c372:	f023 0303 	bic.w	r3, r3, #3
 800c376:	b29b      	uxth	r3, r3
 800c378:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800c37c:	b29b      	uxth	r3, r3
 800c37e:	8b7a      	ldrh	r2, [r7, #26]
 800c380:	4293      	cmp	r3, r2
 800c382:	bf28      	it	cs
 800c384:	4613      	movcs	r3, r2
 800c386:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800c388:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c38a:	3310      	adds	r3, #16
 800c38c:	693a      	ldr	r2, [r7, #16]
 800c38e:	4413      	add	r3, r2
 800c390:	3303      	adds	r3, #3
 800c392:	f023 0303 	bic.w	r3, r3, #3
 800c396:	4618      	mov	r0, r3
 800c398:	89f9      	ldrh	r1, [r7, #14]
 800c39a:	8b7a      	ldrh	r2, [r7, #26]
 800c39c:	2300      	movs	r3, #0
 800c39e:	9301      	str	r3, [sp, #4]
 800c3a0:	887b      	ldrh	r3, [r7, #2]
 800c3a2:	9300      	str	r3, [sp, #0]
 800c3a4:	460b      	mov	r3, r1
 800c3a6:	4601      	mov	r1, r0
 800c3a8:	6938      	ldr	r0, [r7, #16]
 800c3aa:	f7ff ff77 	bl	800c29c <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	685b      	ldr	r3, [r3, #4]
 800c3b2:	f003 0303 	and.w	r3, r3, #3
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d006      	beq.n	800c3c8 <pbuf_alloc+0xd8>
 800c3ba:	4b42      	ldr	r3, [pc, #264]	@ (800c4c4 <pbuf_alloc+0x1d4>)
 800c3bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c3c0:	4941      	ldr	r1, [pc, #260]	@ (800c4c8 <pbuf_alloc+0x1d8>)
 800c3c2:	4842      	ldr	r0, [pc, #264]	@ (800c4cc <pbuf_alloc+0x1dc>)
 800c3c4:	f009 fab8 	bl	8015938 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800c3c8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c3ca:	3303      	adds	r3, #3
 800c3cc:	f023 0303 	bic.w	r3, r3, #3
 800c3d0:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800c3d4:	d106      	bne.n	800c3e4 <pbuf_alloc+0xf4>
 800c3d6:	4b3b      	ldr	r3, [pc, #236]	@ (800c4c4 <pbuf_alloc+0x1d4>)
 800c3d8:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800c3dc:	493c      	ldr	r1, [pc, #240]	@ (800c4d0 <pbuf_alloc+0x1e0>)
 800c3de:	483b      	ldr	r0, [pc, #236]	@ (800c4cc <pbuf_alloc+0x1dc>)
 800c3e0:	f009 faaa 	bl	8015938 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800c3e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d102      	bne.n	800c3f0 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800c3ea:	693b      	ldr	r3, [r7, #16]
 800c3ec:	627b      	str	r3, [r7, #36]	@ 0x24
 800c3ee:	e002      	b.n	800c3f6 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800c3f0:	69fb      	ldr	r3, [r7, #28]
 800c3f2:	693a      	ldr	r2, [r7, #16]
 800c3f4:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800c3f6:	693b      	ldr	r3, [r7, #16]
 800c3f8:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800c3fa:	8b7a      	ldrh	r2, [r7, #26]
 800c3fc:	89fb      	ldrh	r3, [r7, #14]
 800c3fe:	1ad3      	subs	r3, r2, r3
 800c400:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800c402:	2300      	movs	r3, #0
 800c404:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800c406:	8b7b      	ldrh	r3, [r7, #26]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d19e      	bne.n	800c34a <pbuf_alloc+0x5a>
      break;
 800c40c:	e055      	b.n	800c4ba <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800c40e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c410:	3303      	adds	r3, #3
 800c412:	b29b      	uxth	r3, r3
 800c414:	f023 0303 	bic.w	r3, r3, #3
 800c418:	b29a      	uxth	r2, r3
 800c41a:	88bb      	ldrh	r3, [r7, #4]
 800c41c:	3303      	adds	r3, #3
 800c41e:	b29b      	uxth	r3, r3
 800c420:	f023 0303 	bic.w	r3, r3, #3
 800c424:	b29b      	uxth	r3, r3
 800c426:	4413      	add	r3, r2
 800c428:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800c42a:	8b3b      	ldrh	r3, [r7, #24]
 800c42c:	3310      	adds	r3, #16
 800c42e:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c430:	8b3a      	ldrh	r2, [r7, #24]
 800c432:	88bb      	ldrh	r3, [r7, #4]
 800c434:	3303      	adds	r3, #3
 800c436:	f023 0303 	bic.w	r3, r3, #3
 800c43a:	429a      	cmp	r2, r3
 800c43c:	d306      	bcc.n	800c44c <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800c43e:	8afa      	ldrh	r2, [r7, #22]
 800c440:	88bb      	ldrh	r3, [r7, #4]
 800c442:	3303      	adds	r3, #3
 800c444:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c448:	429a      	cmp	r2, r3
 800c44a:	d201      	bcs.n	800c450 <pbuf_alloc+0x160>
        return NULL;
 800c44c:	2300      	movs	r3, #0
 800c44e:	e035      	b.n	800c4bc <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800c450:	8afb      	ldrh	r3, [r7, #22]
 800c452:	4618      	mov	r0, r3
 800c454:	f7ff f9ba 	bl	800b7cc <mem_malloc>
 800c458:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800c45a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d101      	bne.n	800c464 <pbuf_alloc+0x174>
        return NULL;
 800c460:	2300      	movs	r3, #0
 800c462:	e02b      	b.n	800c4bc <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800c464:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c466:	3310      	adds	r3, #16
 800c468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c46a:	4413      	add	r3, r2
 800c46c:	3303      	adds	r3, #3
 800c46e:	f023 0303 	bic.w	r3, r3, #3
 800c472:	4618      	mov	r0, r3
 800c474:	88b9      	ldrh	r1, [r7, #4]
 800c476:	88ba      	ldrh	r2, [r7, #4]
 800c478:	2300      	movs	r3, #0
 800c47a:	9301      	str	r3, [sp, #4]
 800c47c:	887b      	ldrh	r3, [r7, #2]
 800c47e:	9300      	str	r3, [sp, #0]
 800c480:	460b      	mov	r3, r1
 800c482:	4601      	mov	r1, r0
 800c484:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c486:	f7ff ff09 	bl	800c29c <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800c48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c48c:	685b      	ldr	r3, [r3, #4]
 800c48e:	f003 0303 	and.w	r3, r3, #3
 800c492:	2b00      	cmp	r3, #0
 800c494:	d010      	beq.n	800c4b8 <pbuf_alloc+0x1c8>
 800c496:	4b0b      	ldr	r3, [pc, #44]	@ (800c4c4 <pbuf_alloc+0x1d4>)
 800c498:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800c49c:	490d      	ldr	r1, [pc, #52]	@ (800c4d4 <pbuf_alloc+0x1e4>)
 800c49e:	480b      	ldr	r0, [pc, #44]	@ (800c4cc <pbuf_alloc+0x1dc>)
 800c4a0:	f009 fa4a 	bl	8015938 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800c4a4:	e008      	b.n	800c4b8 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800c4a6:	4b07      	ldr	r3, [pc, #28]	@ (800c4c4 <pbuf_alloc+0x1d4>)
 800c4a8:	f240 1227 	movw	r2, #295	@ 0x127
 800c4ac:	490a      	ldr	r1, [pc, #40]	@ (800c4d8 <pbuf_alloc+0x1e8>)
 800c4ae:	4807      	ldr	r0, [pc, #28]	@ (800c4cc <pbuf_alloc+0x1dc>)
 800c4b0:	f009 fa42 	bl	8015938 <iprintf>
      return NULL;
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	e001      	b.n	800c4bc <pbuf_alloc+0x1cc>
      break;
 800c4b8:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800c4ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c4bc:	4618      	mov	r0, r3
 800c4be:	3728      	adds	r7, #40	@ 0x28
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	bd80      	pop	{r7, pc}
 800c4c4:	08018700 	.word	0x08018700
 800c4c8:	08018730 	.word	0x08018730
 800c4cc:	08018760 	.word	0x08018760
 800c4d0:	08018788 	.word	0x08018788
 800c4d4:	080187bc 	.word	0x080187bc
 800c4d8:	080187e8 	.word	0x080187e8

0800c4dc <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	b086      	sub	sp, #24
 800c4e0:	af02      	add	r7, sp, #8
 800c4e2:	6078      	str	r0, [r7, #4]
 800c4e4:	460b      	mov	r3, r1
 800c4e6:	807b      	strh	r3, [r7, #2]
 800c4e8:	4613      	mov	r3, r2
 800c4ea:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800c4ec:	883b      	ldrh	r3, [r7, #0]
 800c4ee:	2b41      	cmp	r3, #65	@ 0x41
 800c4f0:	d009      	beq.n	800c506 <pbuf_alloc_reference+0x2a>
 800c4f2:	883b      	ldrh	r3, [r7, #0]
 800c4f4:	2b01      	cmp	r3, #1
 800c4f6:	d006      	beq.n	800c506 <pbuf_alloc_reference+0x2a>
 800c4f8:	4b0f      	ldr	r3, [pc, #60]	@ (800c538 <pbuf_alloc_reference+0x5c>)
 800c4fa:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800c4fe:	490f      	ldr	r1, [pc, #60]	@ (800c53c <pbuf_alloc_reference+0x60>)
 800c500:	480f      	ldr	r0, [pc, #60]	@ (800c540 <pbuf_alloc_reference+0x64>)
 800c502:	f009 fa19 	bl	8015938 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800c506:	2007      	movs	r0, #7
 800c508:	f7ff faf0 	bl	800baec <memp_malloc>
 800c50c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d101      	bne.n	800c518 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800c514:	2300      	movs	r3, #0
 800c516:	e00b      	b.n	800c530 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800c518:	8879      	ldrh	r1, [r7, #2]
 800c51a:	887a      	ldrh	r2, [r7, #2]
 800c51c:	2300      	movs	r3, #0
 800c51e:	9301      	str	r3, [sp, #4]
 800c520:	883b      	ldrh	r3, [r7, #0]
 800c522:	9300      	str	r3, [sp, #0]
 800c524:	460b      	mov	r3, r1
 800c526:	6879      	ldr	r1, [r7, #4]
 800c528:	68f8      	ldr	r0, [r7, #12]
 800c52a:	f7ff feb7 	bl	800c29c <pbuf_init_alloced_pbuf>
  return p;
 800c52e:	68fb      	ldr	r3, [r7, #12]
}
 800c530:	4618      	mov	r0, r3
 800c532:	3710      	adds	r7, #16
 800c534:	46bd      	mov	sp, r7
 800c536:	bd80      	pop	{r7, pc}
 800c538:	08018700 	.word	0x08018700
 800c53c:	08018804 	.word	0x08018804
 800c540:	08018760 	.word	0x08018760

0800c544 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b088      	sub	sp, #32
 800c548:	af02      	add	r7, sp, #8
 800c54a:	607b      	str	r3, [r7, #4]
 800c54c:	4603      	mov	r3, r0
 800c54e:	73fb      	strb	r3, [r7, #15]
 800c550:	460b      	mov	r3, r1
 800c552:	81bb      	strh	r3, [r7, #12]
 800c554:	4613      	mov	r3, r2
 800c556:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800c558:	7bfb      	ldrb	r3, [r7, #15]
 800c55a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800c55c:	8a7b      	ldrh	r3, [r7, #18]
 800c55e:	3303      	adds	r3, #3
 800c560:	f023 0203 	bic.w	r2, r3, #3
 800c564:	89bb      	ldrh	r3, [r7, #12]
 800c566:	441a      	add	r2, r3
 800c568:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c56a:	429a      	cmp	r2, r3
 800c56c:	d901      	bls.n	800c572 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800c56e:	2300      	movs	r3, #0
 800c570:	e018      	b.n	800c5a4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800c572:	6a3b      	ldr	r3, [r7, #32]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d007      	beq.n	800c588 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800c578:	8a7b      	ldrh	r3, [r7, #18]
 800c57a:	3303      	adds	r3, #3
 800c57c:	f023 0303 	bic.w	r3, r3, #3
 800c580:	6a3a      	ldr	r2, [r7, #32]
 800c582:	4413      	add	r3, r2
 800c584:	617b      	str	r3, [r7, #20]
 800c586:	e001      	b.n	800c58c <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800c588:	2300      	movs	r3, #0
 800c58a:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800c58c:	6878      	ldr	r0, [r7, #4]
 800c58e:	89b9      	ldrh	r1, [r7, #12]
 800c590:	89ba      	ldrh	r2, [r7, #12]
 800c592:	2302      	movs	r3, #2
 800c594:	9301      	str	r3, [sp, #4]
 800c596:	897b      	ldrh	r3, [r7, #10]
 800c598:	9300      	str	r3, [sp, #0]
 800c59a:	460b      	mov	r3, r1
 800c59c:	6979      	ldr	r1, [r7, #20]
 800c59e:	f7ff fe7d 	bl	800c29c <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800c5a2:	687b      	ldr	r3, [r7, #4]
}
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	3718      	adds	r7, #24
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}

0800c5ac <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b084      	sub	sp, #16
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	6078      	str	r0, [r7, #4]
 800c5b4:	460b      	mov	r3, r1
 800c5b6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d106      	bne.n	800c5cc <pbuf_realloc+0x20>
 800c5be:	4b3a      	ldr	r3, [pc, #232]	@ (800c6a8 <pbuf_realloc+0xfc>)
 800c5c0:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800c5c4:	4939      	ldr	r1, [pc, #228]	@ (800c6ac <pbuf_realloc+0x100>)
 800c5c6:	483a      	ldr	r0, [pc, #232]	@ (800c6b0 <pbuf_realloc+0x104>)
 800c5c8:	f009 f9b6 	bl	8015938 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	891b      	ldrh	r3, [r3, #8]
 800c5d0:	887a      	ldrh	r2, [r7, #2]
 800c5d2:	429a      	cmp	r2, r3
 800c5d4:	d263      	bcs.n	800c69e <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	891a      	ldrh	r2, [r3, #8]
 800c5da:	887b      	ldrh	r3, [r7, #2]
 800c5dc:	1ad3      	subs	r3, r2, r3
 800c5de:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800c5e0:	887b      	ldrh	r3, [r7, #2]
 800c5e2:	817b      	strh	r3, [r7, #10]
  q = p;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800c5e8:	e018      	b.n	800c61c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	895b      	ldrh	r3, [r3, #10]
 800c5ee:	897a      	ldrh	r2, [r7, #10]
 800c5f0:	1ad3      	subs	r3, r2, r3
 800c5f2:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	891a      	ldrh	r2, [r3, #8]
 800c5f8:	893b      	ldrh	r3, [r7, #8]
 800c5fa:	1ad3      	subs	r3, r2, r3
 800c5fc:	b29a      	uxth	r2, r3
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d106      	bne.n	800c61c <pbuf_realloc+0x70>
 800c60e:	4b26      	ldr	r3, [pc, #152]	@ (800c6a8 <pbuf_realloc+0xfc>)
 800c610:	f240 12af 	movw	r2, #431	@ 0x1af
 800c614:	4927      	ldr	r1, [pc, #156]	@ (800c6b4 <pbuf_realloc+0x108>)
 800c616:	4826      	ldr	r0, [pc, #152]	@ (800c6b0 <pbuf_realloc+0x104>)
 800c618:	f009 f98e 	bl	8015938 <iprintf>
  while (rem_len > q->len) {
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	895b      	ldrh	r3, [r3, #10]
 800c620:	897a      	ldrh	r2, [r7, #10]
 800c622:	429a      	cmp	r2, r3
 800c624:	d8e1      	bhi.n	800c5ea <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	7b1b      	ldrb	r3, [r3, #12]
 800c62a:	f003 030f 	and.w	r3, r3, #15
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d121      	bne.n	800c676 <pbuf_realloc+0xca>
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	895b      	ldrh	r3, [r3, #10]
 800c636:	897a      	ldrh	r2, [r7, #10]
 800c638:	429a      	cmp	r2, r3
 800c63a:	d01c      	beq.n	800c676 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	7b5b      	ldrb	r3, [r3, #13]
 800c640:	f003 0302 	and.w	r3, r3, #2
 800c644:	2b00      	cmp	r3, #0
 800c646:	d116      	bne.n	800c676 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	685a      	ldr	r2, [r3, #4]
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	1ad3      	subs	r3, r2, r3
 800c650:	b29a      	uxth	r2, r3
 800c652:	897b      	ldrh	r3, [r7, #10]
 800c654:	4413      	add	r3, r2
 800c656:	b29b      	uxth	r3, r3
 800c658:	4619      	mov	r1, r3
 800c65a:	68f8      	ldr	r0, [r7, #12]
 800c65c:	f7fe ffba 	bl	800b5d4 <mem_trim>
 800c660:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d106      	bne.n	800c676 <pbuf_realloc+0xca>
 800c668:	4b0f      	ldr	r3, [pc, #60]	@ (800c6a8 <pbuf_realloc+0xfc>)
 800c66a:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800c66e:	4912      	ldr	r1, [pc, #72]	@ (800c6b8 <pbuf_realloc+0x10c>)
 800c670:	480f      	ldr	r0, [pc, #60]	@ (800c6b0 <pbuf_realloc+0x104>)
 800c672:	f009 f961 	bl	8015938 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	897a      	ldrh	r2, [r7, #10]
 800c67a:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	895a      	ldrh	r2, [r3, #10]
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d004      	beq.n	800c696 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	4618      	mov	r0, r3
 800c692:	f000 f911 	bl	800c8b8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	2200      	movs	r2, #0
 800c69a:	601a      	str	r2, [r3, #0]
 800c69c:	e000      	b.n	800c6a0 <pbuf_realloc+0xf4>
    return;
 800c69e:	bf00      	nop

}
 800c6a0:	3710      	adds	r7, #16
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd80      	pop	{r7, pc}
 800c6a6:	bf00      	nop
 800c6a8:	08018700 	.word	0x08018700
 800c6ac:	08018818 	.word	0x08018818
 800c6b0:	08018760 	.word	0x08018760
 800c6b4:	08018830 	.word	0x08018830
 800c6b8:	08018848 	.word	0x08018848

0800c6bc <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	b086      	sub	sp, #24
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	60f8      	str	r0, [r7, #12]
 800c6c4:	60b9      	str	r1, [r7, #8]
 800c6c6:	4613      	mov	r3, r2
 800c6c8:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d106      	bne.n	800c6de <pbuf_add_header_impl+0x22>
 800c6d0:	4b2b      	ldr	r3, [pc, #172]	@ (800c780 <pbuf_add_header_impl+0xc4>)
 800c6d2:	f240 12df 	movw	r2, #479	@ 0x1df
 800c6d6:	492b      	ldr	r1, [pc, #172]	@ (800c784 <pbuf_add_header_impl+0xc8>)
 800c6d8:	482b      	ldr	r0, [pc, #172]	@ (800c788 <pbuf_add_header_impl+0xcc>)
 800c6da:	f009 f92d 	bl	8015938 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d003      	beq.n	800c6ec <pbuf_add_header_impl+0x30>
 800c6e4:	68bb      	ldr	r3, [r7, #8]
 800c6e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c6ea:	d301      	bcc.n	800c6f0 <pbuf_add_header_impl+0x34>
    return 1;
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	e043      	b.n	800c778 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d101      	bne.n	800c6fa <pbuf_add_header_impl+0x3e>
    return 0;
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	e03e      	b.n	800c778 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800c6fa:	68bb      	ldr	r3, [r7, #8]
 800c6fc:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	891a      	ldrh	r2, [r3, #8]
 800c702:	8a7b      	ldrh	r3, [r7, #18]
 800c704:	4413      	add	r3, r2
 800c706:	b29b      	uxth	r3, r3
 800c708:	8a7a      	ldrh	r2, [r7, #18]
 800c70a:	429a      	cmp	r2, r3
 800c70c:	d901      	bls.n	800c712 <pbuf_add_header_impl+0x56>
    return 1;
 800c70e:	2301      	movs	r3, #1
 800c710:	e032      	b.n	800c778 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	7b1b      	ldrb	r3, [r3, #12]
 800c716:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800c718:	8a3b      	ldrh	r3, [r7, #16]
 800c71a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d00c      	beq.n	800c73c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	685a      	ldr	r2, [r3, #4]
 800c726:	68bb      	ldr	r3, [r7, #8]
 800c728:	425b      	negs	r3, r3
 800c72a:	4413      	add	r3, r2
 800c72c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	3310      	adds	r3, #16
 800c732:	697a      	ldr	r2, [r7, #20]
 800c734:	429a      	cmp	r2, r3
 800c736:	d20d      	bcs.n	800c754 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800c738:	2301      	movs	r3, #1
 800c73a:	e01d      	b.n	800c778 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800c73c:	79fb      	ldrb	r3, [r7, #7]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d006      	beq.n	800c750 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	685a      	ldr	r2, [r3, #4]
 800c746:	68bb      	ldr	r3, [r7, #8]
 800c748:	425b      	negs	r3, r3
 800c74a:	4413      	add	r3, r2
 800c74c:	617b      	str	r3, [r7, #20]
 800c74e:	e001      	b.n	800c754 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800c750:	2301      	movs	r3, #1
 800c752:	e011      	b.n	800c778 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	697a      	ldr	r2, [r7, #20]
 800c758:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	895a      	ldrh	r2, [r3, #10]
 800c75e:	8a7b      	ldrh	r3, [r7, #18]
 800c760:	4413      	add	r3, r2
 800c762:	b29a      	uxth	r2, r3
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	891a      	ldrh	r2, [r3, #8]
 800c76c:	8a7b      	ldrh	r3, [r7, #18]
 800c76e:	4413      	add	r3, r2
 800c770:	b29a      	uxth	r2, r3
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	811a      	strh	r2, [r3, #8]


  return 0;
 800c776:	2300      	movs	r3, #0
}
 800c778:	4618      	mov	r0, r3
 800c77a:	3718      	adds	r7, #24
 800c77c:	46bd      	mov	sp, r7
 800c77e:	bd80      	pop	{r7, pc}
 800c780:	08018700 	.word	0x08018700
 800c784:	08018864 	.word	0x08018864
 800c788:	08018760 	.word	0x08018760

0800c78c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b082      	sub	sp, #8
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
 800c794:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800c796:	2200      	movs	r2, #0
 800c798:	6839      	ldr	r1, [r7, #0]
 800c79a:	6878      	ldr	r0, [r7, #4]
 800c79c:	f7ff ff8e 	bl	800c6bc <pbuf_add_header_impl>
 800c7a0:	4603      	mov	r3, r0
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	3708      	adds	r7, #8
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}
	...

0800c7ac <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b084      	sub	sp, #16
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]
 800c7b4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d106      	bne.n	800c7ca <pbuf_remove_header+0x1e>
 800c7bc:	4b20      	ldr	r3, [pc, #128]	@ (800c840 <pbuf_remove_header+0x94>)
 800c7be:	f240 224b 	movw	r2, #587	@ 0x24b
 800c7c2:	4920      	ldr	r1, [pc, #128]	@ (800c844 <pbuf_remove_header+0x98>)
 800c7c4:	4820      	ldr	r0, [pc, #128]	@ (800c848 <pbuf_remove_header+0x9c>)
 800c7c6:	f009 f8b7 	bl	8015938 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d003      	beq.n	800c7d8 <pbuf_remove_header+0x2c>
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c7d6:	d301      	bcc.n	800c7dc <pbuf_remove_header+0x30>
    return 1;
 800c7d8:	2301      	movs	r3, #1
 800c7da:	e02c      	b.n	800c836 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d101      	bne.n	800c7e6 <pbuf_remove_header+0x3a>
    return 0;
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	e027      	b.n	800c836 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800c7e6:	683b      	ldr	r3, [r7, #0]
 800c7e8:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	895b      	ldrh	r3, [r3, #10]
 800c7ee:	89fa      	ldrh	r2, [r7, #14]
 800c7f0:	429a      	cmp	r2, r3
 800c7f2:	d908      	bls.n	800c806 <pbuf_remove_header+0x5a>
 800c7f4:	4b12      	ldr	r3, [pc, #72]	@ (800c840 <pbuf_remove_header+0x94>)
 800c7f6:	f240 2255 	movw	r2, #597	@ 0x255
 800c7fa:	4914      	ldr	r1, [pc, #80]	@ (800c84c <pbuf_remove_header+0xa0>)
 800c7fc:	4812      	ldr	r0, [pc, #72]	@ (800c848 <pbuf_remove_header+0x9c>)
 800c7fe:	f009 f89b 	bl	8015938 <iprintf>
 800c802:	2301      	movs	r3, #1
 800c804:	e017      	b.n	800c836 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	685b      	ldr	r3, [r3, #4]
 800c80a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	685a      	ldr	r2, [r3, #4]
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	441a      	add	r2, r3
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	895a      	ldrh	r2, [r3, #10]
 800c81c:	89fb      	ldrh	r3, [r7, #14]
 800c81e:	1ad3      	subs	r3, r2, r3
 800c820:	b29a      	uxth	r2, r3
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	891a      	ldrh	r2, [r3, #8]
 800c82a:	89fb      	ldrh	r3, [r7, #14]
 800c82c:	1ad3      	subs	r3, r2, r3
 800c82e:	b29a      	uxth	r2, r3
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800c834:	2300      	movs	r3, #0
}
 800c836:	4618      	mov	r0, r3
 800c838:	3710      	adds	r7, #16
 800c83a:	46bd      	mov	sp, r7
 800c83c:	bd80      	pop	{r7, pc}
 800c83e:	bf00      	nop
 800c840:	08018700 	.word	0x08018700
 800c844:	08018864 	.word	0x08018864
 800c848:	08018760 	.word	0x08018760
 800c84c:	08018870 	.word	0x08018870

0800c850 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800c850:	b580      	push	{r7, lr}
 800c852:	b082      	sub	sp, #8
 800c854:	af00      	add	r7, sp, #0
 800c856:	6078      	str	r0, [r7, #4]
 800c858:	460b      	mov	r3, r1
 800c85a:	807b      	strh	r3, [r7, #2]
 800c85c:	4613      	mov	r3, r2
 800c85e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800c860:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c864:	2b00      	cmp	r3, #0
 800c866:	da08      	bge.n	800c87a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800c868:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c86c:	425b      	negs	r3, r3
 800c86e:	4619      	mov	r1, r3
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	f7ff ff9b 	bl	800c7ac <pbuf_remove_header>
 800c876:	4603      	mov	r3, r0
 800c878:	e007      	b.n	800c88a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800c87a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c87e:	787a      	ldrb	r2, [r7, #1]
 800c880:	4619      	mov	r1, r3
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	f7ff ff1a 	bl	800c6bc <pbuf_add_header_impl>
 800c888:	4603      	mov	r3, r0
  }
}
 800c88a:	4618      	mov	r0, r3
 800c88c:	3708      	adds	r7, #8
 800c88e:	46bd      	mov	sp, r7
 800c890:	bd80      	pop	{r7, pc}

0800c892 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800c892:	b580      	push	{r7, lr}
 800c894:	b082      	sub	sp, #8
 800c896:	af00      	add	r7, sp, #0
 800c898:	6078      	str	r0, [r7, #4]
 800c89a:	460b      	mov	r3, r1
 800c89c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800c89e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c8a2:	2201      	movs	r2, #1
 800c8a4:	4619      	mov	r1, r3
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f7ff ffd2 	bl	800c850 <pbuf_header_impl>
 800c8ac:	4603      	mov	r3, r0
}
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	3708      	adds	r7, #8
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	bd80      	pop	{r7, pc}
	...

0800c8b8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800c8b8:	b580      	push	{r7, lr}
 800c8ba:	b086      	sub	sp, #24
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d10b      	bne.n	800c8de <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d106      	bne.n	800c8da <pbuf_free+0x22>
 800c8cc:	4b38      	ldr	r3, [pc, #224]	@ (800c9b0 <pbuf_free+0xf8>)
 800c8ce:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800c8d2:	4938      	ldr	r1, [pc, #224]	@ (800c9b4 <pbuf_free+0xfc>)
 800c8d4:	4838      	ldr	r0, [pc, #224]	@ (800c9b8 <pbuf_free+0x100>)
 800c8d6:	f009 f82f 	bl	8015938 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800c8da:	2300      	movs	r3, #0
 800c8dc:	e063      	b.n	800c9a6 <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800c8de:	2300      	movs	r3, #0
 800c8e0:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800c8e2:	e05c      	b.n	800c99e <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	7b9b      	ldrb	r3, [r3, #14]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d106      	bne.n	800c8fa <pbuf_free+0x42>
 800c8ec:	4b30      	ldr	r3, [pc, #192]	@ (800c9b0 <pbuf_free+0xf8>)
 800c8ee:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800c8f2:	4932      	ldr	r1, [pc, #200]	@ (800c9bc <pbuf_free+0x104>)
 800c8f4:	4830      	ldr	r0, [pc, #192]	@ (800c9b8 <pbuf_free+0x100>)
 800c8f6:	f009 f81f 	bl	8015938 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	7b9b      	ldrb	r3, [r3, #14]
 800c8fe:	3b01      	subs	r3, #1
 800c900:	b2da      	uxtb	r2, r3
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	739a      	strb	r2, [r3, #14]
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	7b9b      	ldrb	r3, [r3, #14]
 800c90a:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800c90c:	7dbb      	ldrb	r3, [r7, #22]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d143      	bne.n	800c99a <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	7b1b      	ldrb	r3, [r3, #12]
 800c91c:	f003 030f 	and.w	r3, r3, #15
 800c920:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	7b5b      	ldrb	r3, [r3, #13]
 800c926:	f003 0302 	and.w	r3, r3, #2
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d011      	beq.n	800c952 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800c932:	68bb      	ldr	r3, [r7, #8]
 800c934:	691b      	ldr	r3, [r3, #16]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d106      	bne.n	800c948 <pbuf_free+0x90>
 800c93a:	4b1d      	ldr	r3, [pc, #116]	@ (800c9b0 <pbuf_free+0xf8>)
 800c93c:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800c940:	491f      	ldr	r1, [pc, #124]	@ (800c9c0 <pbuf_free+0x108>)
 800c942:	481d      	ldr	r0, [pc, #116]	@ (800c9b8 <pbuf_free+0x100>)
 800c944:	f008 fff8 	bl	8015938 <iprintf>
        pc->custom_free_function(p);
 800c948:	68bb      	ldr	r3, [r7, #8]
 800c94a:	691b      	ldr	r3, [r3, #16]
 800c94c:	6878      	ldr	r0, [r7, #4]
 800c94e:	4798      	blx	r3
 800c950:	e01d      	b.n	800c98e <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800c952:	7bfb      	ldrb	r3, [r7, #15]
 800c954:	2b02      	cmp	r3, #2
 800c956:	d104      	bne.n	800c962 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800c958:	6879      	ldr	r1, [r7, #4]
 800c95a:	2008      	movs	r0, #8
 800c95c:	f7ff f936 	bl	800bbcc <memp_free>
 800c960:	e015      	b.n	800c98e <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800c962:	7bfb      	ldrb	r3, [r7, #15]
 800c964:	2b01      	cmp	r3, #1
 800c966:	d104      	bne.n	800c972 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800c968:	6879      	ldr	r1, [r7, #4]
 800c96a:	2007      	movs	r0, #7
 800c96c:	f7ff f92e 	bl	800bbcc <memp_free>
 800c970:	e00d      	b.n	800c98e <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800c972:	7bfb      	ldrb	r3, [r7, #15]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d103      	bne.n	800c980 <pbuf_free+0xc8>
          mem_free(p);
 800c978:	6878      	ldr	r0, [r7, #4]
 800c97a:	f7fe fdc1 	bl	800b500 <mem_free>
 800c97e:	e006      	b.n	800c98e <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800c980:	4b0b      	ldr	r3, [pc, #44]	@ (800c9b0 <pbuf_free+0xf8>)
 800c982:	f240 320f 	movw	r2, #783	@ 0x30f
 800c986:	490f      	ldr	r1, [pc, #60]	@ (800c9c4 <pbuf_free+0x10c>)
 800c988:	480b      	ldr	r0, [pc, #44]	@ (800c9b8 <pbuf_free+0x100>)
 800c98a:	f008 ffd5 	bl	8015938 <iprintf>
        }
      }
      count++;
 800c98e:	7dfb      	ldrb	r3, [r7, #23]
 800c990:	3301      	adds	r3, #1
 800c992:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800c994:	693b      	ldr	r3, [r7, #16]
 800c996:	607b      	str	r3, [r7, #4]
 800c998:	e001      	b.n	800c99e <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800c99a:	2300      	movs	r3, #0
 800c99c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d19f      	bne.n	800c8e4 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800c9a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	3718      	adds	r7, #24
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	bd80      	pop	{r7, pc}
 800c9ae:	bf00      	nop
 800c9b0:	08018700 	.word	0x08018700
 800c9b4:	08018864 	.word	0x08018864
 800c9b8:	08018760 	.word	0x08018760
 800c9bc:	08018890 	.word	0x08018890
 800c9c0:	080188a8 	.word	0x080188a8
 800c9c4:	080188cc 	.word	0x080188cc

0800c9c8 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800c9c8:	b480      	push	{r7}
 800c9ca:	b085      	sub	sp, #20
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800c9d4:	e005      	b.n	800c9e2 <pbuf_clen+0x1a>
    ++len;
 800c9d6:	89fb      	ldrh	r3, [r7, #14]
 800c9d8:	3301      	adds	r3, #1
 800c9da:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d1f6      	bne.n	800c9d6 <pbuf_clen+0xe>
  }
  return len;
 800c9e8:	89fb      	ldrh	r3, [r7, #14]
}
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	3714      	adds	r7, #20
 800c9ee:	46bd      	mov	sp, r7
 800c9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f4:	4770      	bx	lr
	...

0800c9f8 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800c9f8:	b580      	push	{r7, lr}
 800c9fa:	b082      	sub	sp, #8
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d010      	beq.n	800ca28 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	7b9b      	ldrb	r3, [r3, #14]
 800ca0a:	3301      	adds	r3, #1
 800ca0c:	b2da      	uxtb	r2, r3
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	7b9b      	ldrb	r3, [r3, #14]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d106      	bne.n	800ca28 <pbuf_ref+0x30>
 800ca1a:	4b05      	ldr	r3, [pc, #20]	@ (800ca30 <pbuf_ref+0x38>)
 800ca1c:	f240 3242 	movw	r2, #834	@ 0x342
 800ca20:	4904      	ldr	r1, [pc, #16]	@ (800ca34 <pbuf_ref+0x3c>)
 800ca22:	4805      	ldr	r0, [pc, #20]	@ (800ca38 <pbuf_ref+0x40>)
 800ca24:	f008 ff88 	bl	8015938 <iprintf>
  }
}
 800ca28:	bf00      	nop
 800ca2a:	3708      	adds	r7, #8
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	bd80      	pop	{r7, pc}
 800ca30:	08018700 	.word	0x08018700
 800ca34:	080188e0 	.word	0x080188e0
 800ca38:	08018760 	.word	0x08018760

0800ca3c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b084      	sub	sp, #16
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
 800ca44:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d002      	beq.n	800ca52 <pbuf_cat+0x16>
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d107      	bne.n	800ca62 <pbuf_cat+0x26>
 800ca52:	4b20      	ldr	r3, [pc, #128]	@ (800cad4 <pbuf_cat+0x98>)
 800ca54:	f240 3259 	movw	r2, #857	@ 0x359
 800ca58:	491f      	ldr	r1, [pc, #124]	@ (800cad8 <pbuf_cat+0x9c>)
 800ca5a:	4820      	ldr	r0, [pc, #128]	@ (800cadc <pbuf_cat+0xa0>)
 800ca5c:	f008 ff6c 	bl	8015938 <iprintf>
 800ca60:	e034      	b.n	800cacc <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	60fb      	str	r3, [r7, #12]
 800ca66:	e00a      	b.n	800ca7e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	891a      	ldrh	r2, [r3, #8]
 800ca6c:	683b      	ldr	r3, [r7, #0]
 800ca6e:	891b      	ldrh	r3, [r3, #8]
 800ca70:	4413      	add	r3, r2
 800ca72:	b29a      	uxth	r2, r3
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	60fb      	str	r3, [r7, #12]
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d1f0      	bne.n	800ca68 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	891a      	ldrh	r2, [r3, #8]
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	895b      	ldrh	r3, [r3, #10]
 800ca8e:	429a      	cmp	r2, r3
 800ca90:	d006      	beq.n	800caa0 <pbuf_cat+0x64>
 800ca92:	4b10      	ldr	r3, [pc, #64]	@ (800cad4 <pbuf_cat+0x98>)
 800ca94:	f240 3262 	movw	r2, #866	@ 0x362
 800ca98:	4911      	ldr	r1, [pc, #68]	@ (800cae0 <pbuf_cat+0xa4>)
 800ca9a:	4810      	ldr	r0, [pc, #64]	@ (800cadc <pbuf_cat+0xa0>)
 800ca9c:	f008 ff4c 	bl	8015938 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d006      	beq.n	800cab6 <pbuf_cat+0x7a>
 800caa8:	4b0a      	ldr	r3, [pc, #40]	@ (800cad4 <pbuf_cat+0x98>)
 800caaa:	f240 3263 	movw	r2, #867	@ 0x363
 800caae:	490d      	ldr	r1, [pc, #52]	@ (800cae4 <pbuf_cat+0xa8>)
 800cab0:	480a      	ldr	r0, [pc, #40]	@ (800cadc <pbuf_cat+0xa0>)
 800cab2:	f008 ff41 	bl	8015938 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	891a      	ldrh	r2, [r3, #8]
 800caba:	683b      	ldr	r3, [r7, #0]
 800cabc:	891b      	ldrh	r3, [r3, #8]
 800cabe:	4413      	add	r3, r2
 800cac0:	b29a      	uxth	r2, r3
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	683a      	ldr	r2, [r7, #0]
 800caca:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800cacc:	3710      	adds	r7, #16
 800cace:	46bd      	mov	sp, r7
 800cad0:	bd80      	pop	{r7, pc}
 800cad2:	bf00      	nop
 800cad4:	08018700 	.word	0x08018700
 800cad8:	080188f4 	.word	0x080188f4
 800cadc:	08018760 	.word	0x08018760
 800cae0:	0801892c 	.word	0x0801892c
 800cae4:	0801895c 	.word	0x0801895c

0800cae8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b086      	sub	sp, #24
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
 800caf0:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800caf2:	2300      	movs	r3, #0
 800caf4:	617b      	str	r3, [r7, #20]
 800caf6:	2300      	movs	r3, #0
 800caf8:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d008      	beq.n	800cb12 <pbuf_copy+0x2a>
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d005      	beq.n	800cb12 <pbuf_copy+0x2a>
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	891a      	ldrh	r2, [r3, #8]
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	891b      	ldrh	r3, [r3, #8]
 800cb0e:	429a      	cmp	r2, r3
 800cb10:	d209      	bcs.n	800cb26 <pbuf_copy+0x3e>
 800cb12:	4b57      	ldr	r3, [pc, #348]	@ (800cc70 <pbuf_copy+0x188>)
 800cb14:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800cb18:	4956      	ldr	r1, [pc, #344]	@ (800cc74 <pbuf_copy+0x18c>)
 800cb1a:	4857      	ldr	r0, [pc, #348]	@ (800cc78 <pbuf_copy+0x190>)
 800cb1c:	f008 ff0c 	bl	8015938 <iprintf>
 800cb20:	f06f 030f 	mvn.w	r3, #15
 800cb24:	e09f      	b.n	800cc66 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	895b      	ldrh	r3, [r3, #10]
 800cb2a:	461a      	mov	r2, r3
 800cb2c:	697b      	ldr	r3, [r7, #20]
 800cb2e:	1ad2      	subs	r2, r2, r3
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	895b      	ldrh	r3, [r3, #10]
 800cb34:	4619      	mov	r1, r3
 800cb36:	693b      	ldr	r3, [r7, #16]
 800cb38:	1acb      	subs	r3, r1, r3
 800cb3a:	429a      	cmp	r2, r3
 800cb3c:	d306      	bcc.n	800cb4c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	895b      	ldrh	r3, [r3, #10]
 800cb42:	461a      	mov	r2, r3
 800cb44:	693b      	ldr	r3, [r7, #16]
 800cb46:	1ad3      	subs	r3, r2, r3
 800cb48:	60fb      	str	r3, [r7, #12]
 800cb4a:	e005      	b.n	800cb58 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	895b      	ldrh	r3, [r3, #10]
 800cb50:	461a      	mov	r2, r3
 800cb52:	697b      	ldr	r3, [r7, #20]
 800cb54:	1ad3      	subs	r3, r2, r3
 800cb56:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	685a      	ldr	r2, [r3, #4]
 800cb5c:	697b      	ldr	r3, [r7, #20]
 800cb5e:	18d0      	adds	r0, r2, r3
 800cb60:	683b      	ldr	r3, [r7, #0]
 800cb62:	685a      	ldr	r2, [r3, #4]
 800cb64:	693b      	ldr	r3, [r7, #16]
 800cb66:	4413      	add	r3, r2
 800cb68:	68fa      	ldr	r2, [r7, #12]
 800cb6a:	4619      	mov	r1, r3
 800cb6c:	f009 f8b5 	bl	8015cda <memcpy>
    offset_to += len;
 800cb70:	697a      	ldr	r2, [r7, #20]
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	4413      	add	r3, r2
 800cb76:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800cb78:	693a      	ldr	r2, [r7, #16]
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	4413      	add	r3, r2
 800cb7e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	895b      	ldrh	r3, [r3, #10]
 800cb84:	461a      	mov	r2, r3
 800cb86:	697b      	ldr	r3, [r7, #20]
 800cb88:	4293      	cmp	r3, r2
 800cb8a:	d906      	bls.n	800cb9a <pbuf_copy+0xb2>
 800cb8c:	4b38      	ldr	r3, [pc, #224]	@ (800cc70 <pbuf_copy+0x188>)
 800cb8e:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800cb92:	493a      	ldr	r1, [pc, #232]	@ (800cc7c <pbuf_copy+0x194>)
 800cb94:	4838      	ldr	r0, [pc, #224]	@ (800cc78 <pbuf_copy+0x190>)
 800cb96:	f008 fecf 	bl	8015938 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800cb9a:	683b      	ldr	r3, [r7, #0]
 800cb9c:	895b      	ldrh	r3, [r3, #10]
 800cb9e:	461a      	mov	r2, r3
 800cba0:	693b      	ldr	r3, [r7, #16]
 800cba2:	4293      	cmp	r3, r2
 800cba4:	d906      	bls.n	800cbb4 <pbuf_copy+0xcc>
 800cba6:	4b32      	ldr	r3, [pc, #200]	@ (800cc70 <pbuf_copy+0x188>)
 800cba8:	f240 32da 	movw	r2, #986	@ 0x3da
 800cbac:	4934      	ldr	r1, [pc, #208]	@ (800cc80 <pbuf_copy+0x198>)
 800cbae:	4832      	ldr	r0, [pc, #200]	@ (800cc78 <pbuf_copy+0x190>)
 800cbb0:	f008 fec2 	bl	8015938 <iprintf>
    if (offset_from >= p_from->len) {
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	895b      	ldrh	r3, [r3, #10]
 800cbb8:	461a      	mov	r2, r3
 800cbba:	693b      	ldr	r3, [r7, #16]
 800cbbc:	4293      	cmp	r3, r2
 800cbbe:	d304      	bcc.n	800cbca <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800cbc4:	683b      	ldr	r3, [r7, #0]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	895b      	ldrh	r3, [r3, #10]
 800cbce:	461a      	mov	r2, r3
 800cbd0:	697b      	ldr	r3, [r7, #20]
 800cbd2:	4293      	cmp	r3, r2
 800cbd4:	d114      	bne.n	800cc00 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d10c      	bne.n	800cc00 <pbuf_copy+0x118>
 800cbe6:	683b      	ldr	r3, [r7, #0]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d009      	beq.n	800cc00 <pbuf_copy+0x118>
 800cbec:	4b20      	ldr	r3, [pc, #128]	@ (800cc70 <pbuf_copy+0x188>)
 800cbee:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800cbf2:	4924      	ldr	r1, [pc, #144]	@ (800cc84 <pbuf_copy+0x19c>)
 800cbf4:	4820      	ldr	r0, [pc, #128]	@ (800cc78 <pbuf_copy+0x190>)
 800cbf6:	f008 fe9f 	bl	8015938 <iprintf>
 800cbfa:	f06f 030f 	mvn.w	r3, #15
 800cbfe:	e032      	b.n	800cc66 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800cc00:	683b      	ldr	r3, [r7, #0]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d013      	beq.n	800cc2e <pbuf_copy+0x146>
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	895a      	ldrh	r2, [r3, #10]
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	891b      	ldrh	r3, [r3, #8]
 800cc0e:	429a      	cmp	r2, r3
 800cc10:	d10d      	bne.n	800cc2e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d009      	beq.n	800cc2e <pbuf_copy+0x146>
 800cc1a:	4b15      	ldr	r3, [pc, #84]	@ (800cc70 <pbuf_copy+0x188>)
 800cc1c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800cc20:	4919      	ldr	r1, [pc, #100]	@ (800cc88 <pbuf_copy+0x1a0>)
 800cc22:	4815      	ldr	r0, [pc, #84]	@ (800cc78 <pbuf_copy+0x190>)
 800cc24:	f008 fe88 	bl	8015938 <iprintf>
 800cc28:	f06f 0305 	mvn.w	r3, #5
 800cc2c:	e01b      	b.n	800cc66 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d013      	beq.n	800cc5c <pbuf_copy+0x174>
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	895a      	ldrh	r2, [r3, #10]
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	891b      	ldrh	r3, [r3, #8]
 800cc3c:	429a      	cmp	r2, r3
 800cc3e:	d10d      	bne.n	800cc5c <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d009      	beq.n	800cc5c <pbuf_copy+0x174>
 800cc48:	4b09      	ldr	r3, [pc, #36]	@ (800cc70 <pbuf_copy+0x188>)
 800cc4a:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800cc4e:	490e      	ldr	r1, [pc, #56]	@ (800cc88 <pbuf_copy+0x1a0>)
 800cc50:	4809      	ldr	r0, [pc, #36]	@ (800cc78 <pbuf_copy+0x190>)
 800cc52:	f008 fe71 	bl	8015938 <iprintf>
 800cc56:	f06f 0305 	mvn.w	r3, #5
 800cc5a:	e004      	b.n	800cc66 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800cc5c:	683b      	ldr	r3, [r7, #0]
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	f47f af61 	bne.w	800cb26 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800cc64:	2300      	movs	r3, #0
}
 800cc66:	4618      	mov	r0, r3
 800cc68:	3718      	adds	r7, #24
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	bd80      	pop	{r7, pc}
 800cc6e:	bf00      	nop
 800cc70:	08018700 	.word	0x08018700
 800cc74:	080189a8 	.word	0x080189a8
 800cc78:	08018760 	.word	0x08018760
 800cc7c:	080189d8 	.word	0x080189d8
 800cc80:	080189f0 	.word	0x080189f0
 800cc84:	08018a0c 	.word	0x08018a0c
 800cc88:	08018a1c 	.word	0x08018a1c

0800cc8c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b088      	sub	sp, #32
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	60f8      	str	r0, [r7, #12]
 800cc94:	60b9      	str	r1, [r7, #8]
 800cc96:	4611      	mov	r1, r2
 800cc98:	461a      	mov	r2, r3
 800cc9a:	460b      	mov	r3, r1
 800cc9c:	80fb      	strh	r3, [r7, #6]
 800cc9e:	4613      	mov	r3, r2
 800cca0:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800cca2:	2300      	movs	r3, #0
 800cca4:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800cca6:	2300      	movs	r3, #0
 800cca8:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d108      	bne.n	800ccc2 <pbuf_copy_partial+0x36>
 800ccb0:	4b2b      	ldr	r3, [pc, #172]	@ (800cd60 <pbuf_copy_partial+0xd4>)
 800ccb2:	f240 420a 	movw	r2, #1034	@ 0x40a
 800ccb6:	492b      	ldr	r1, [pc, #172]	@ (800cd64 <pbuf_copy_partial+0xd8>)
 800ccb8:	482b      	ldr	r0, [pc, #172]	@ (800cd68 <pbuf_copy_partial+0xdc>)
 800ccba:	f008 fe3d 	bl	8015938 <iprintf>
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	e04a      	b.n	800cd58 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800ccc2:	68bb      	ldr	r3, [r7, #8]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d108      	bne.n	800ccda <pbuf_copy_partial+0x4e>
 800ccc8:	4b25      	ldr	r3, [pc, #148]	@ (800cd60 <pbuf_copy_partial+0xd4>)
 800ccca:	f240 420b 	movw	r2, #1035	@ 0x40b
 800ccce:	4927      	ldr	r1, [pc, #156]	@ (800cd6c <pbuf_copy_partial+0xe0>)
 800ccd0:	4825      	ldr	r0, [pc, #148]	@ (800cd68 <pbuf_copy_partial+0xdc>)
 800ccd2:	f008 fe31 	bl	8015938 <iprintf>
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	e03e      	b.n	800cd58 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	61fb      	str	r3, [r7, #28]
 800ccde:	e034      	b.n	800cd4a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800cce0:	88bb      	ldrh	r3, [r7, #4]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d00a      	beq.n	800ccfc <pbuf_copy_partial+0x70>
 800cce6:	69fb      	ldr	r3, [r7, #28]
 800cce8:	895b      	ldrh	r3, [r3, #10]
 800ccea:	88ba      	ldrh	r2, [r7, #4]
 800ccec:	429a      	cmp	r2, r3
 800ccee:	d305      	bcc.n	800ccfc <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800ccf0:	69fb      	ldr	r3, [r7, #28]
 800ccf2:	895b      	ldrh	r3, [r3, #10]
 800ccf4:	88ba      	ldrh	r2, [r7, #4]
 800ccf6:	1ad3      	subs	r3, r2, r3
 800ccf8:	80bb      	strh	r3, [r7, #4]
 800ccfa:	e023      	b.n	800cd44 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800ccfc:	69fb      	ldr	r3, [r7, #28]
 800ccfe:	895a      	ldrh	r2, [r3, #10]
 800cd00:	88bb      	ldrh	r3, [r7, #4]
 800cd02:	1ad3      	subs	r3, r2, r3
 800cd04:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800cd06:	8b3a      	ldrh	r2, [r7, #24]
 800cd08:	88fb      	ldrh	r3, [r7, #6]
 800cd0a:	429a      	cmp	r2, r3
 800cd0c:	d901      	bls.n	800cd12 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800cd0e:	88fb      	ldrh	r3, [r7, #6]
 800cd10:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800cd12:	8b7b      	ldrh	r3, [r7, #26]
 800cd14:	68ba      	ldr	r2, [r7, #8]
 800cd16:	18d0      	adds	r0, r2, r3
 800cd18:	69fb      	ldr	r3, [r7, #28]
 800cd1a:	685a      	ldr	r2, [r3, #4]
 800cd1c:	88bb      	ldrh	r3, [r7, #4]
 800cd1e:	4413      	add	r3, r2
 800cd20:	8b3a      	ldrh	r2, [r7, #24]
 800cd22:	4619      	mov	r1, r3
 800cd24:	f008 ffd9 	bl	8015cda <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800cd28:	8afa      	ldrh	r2, [r7, #22]
 800cd2a:	8b3b      	ldrh	r3, [r7, #24]
 800cd2c:	4413      	add	r3, r2
 800cd2e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800cd30:	8b7a      	ldrh	r2, [r7, #26]
 800cd32:	8b3b      	ldrh	r3, [r7, #24]
 800cd34:	4413      	add	r3, r2
 800cd36:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800cd38:	88fa      	ldrh	r2, [r7, #6]
 800cd3a:	8b3b      	ldrh	r3, [r7, #24]
 800cd3c:	1ad3      	subs	r3, r2, r3
 800cd3e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800cd40:	2300      	movs	r3, #0
 800cd42:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800cd44:	69fb      	ldr	r3, [r7, #28]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	61fb      	str	r3, [r7, #28]
 800cd4a:	88fb      	ldrh	r3, [r7, #6]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d002      	beq.n	800cd56 <pbuf_copy_partial+0xca>
 800cd50:	69fb      	ldr	r3, [r7, #28]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d1c4      	bne.n	800cce0 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800cd56:	8afb      	ldrh	r3, [r7, #22]
}
 800cd58:	4618      	mov	r0, r3
 800cd5a:	3720      	adds	r7, #32
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	bd80      	pop	{r7, pc}
 800cd60:	08018700 	.word	0x08018700
 800cd64:	08018a48 	.word	0x08018a48
 800cd68:	08018760 	.word	0x08018760
 800cd6c:	08018a68 	.word	0x08018a68

0800cd70 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800cd70:	b580      	push	{r7, lr}
 800cd72:	b084      	sub	sp, #16
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	4603      	mov	r3, r0
 800cd78:	603a      	str	r2, [r7, #0]
 800cd7a:	71fb      	strb	r3, [r7, #7]
 800cd7c:	460b      	mov	r3, r1
 800cd7e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	8919      	ldrh	r1, [r3, #8]
 800cd84:	88ba      	ldrh	r2, [r7, #4]
 800cd86:	79fb      	ldrb	r3, [r7, #7]
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f7ff fab1 	bl	800c2f0 <pbuf_alloc>
 800cd8e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d101      	bne.n	800cd9a <pbuf_clone+0x2a>
    return NULL;
 800cd96:	2300      	movs	r3, #0
 800cd98:	e011      	b.n	800cdbe <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800cd9a:	6839      	ldr	r1, [r7, #0]
 800cd9c:	68f8      	ldr	r0, [r7, #12]
 800cd9e:	f7ff fea3 	bl	800cae8 <pbuf_copy>
 800cda2:	4603      	mov	r3, r0
 800cda4:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800cda6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d006      	beq.n	800cdbc <pbuf_clone+0x4c>
 800cdae:	4b06      	ldr	r3, [pc, #24]	@ (800cdc8 <pbuf_clone+0x58>)
 800cdb0:	f240 5224 	movw	r2, #1316	@ 0x524
 800cdb4:	4905      	ldr	r1, [pc, #20]	@ (800cdcc <pbuf_clone+0x5c>)
 800cdb6:	4806      	ldr	r0, [pc, #24]	@ (800cdd0 <pbuf_clone+0x60>)
 800cdb8:	f008 fdbe 	bl	8015938 <iprintf>
  return q;
 800cdbc:	68fb      	ldr	r3, [r7, #12]
}
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	3710      	adds	r7, #16
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	bd80      	pop	{r7, pc}
 800cdc6:	bf00      	nop
 800cdc8:	08018700 	.word	0x08018700
 800cdcc:	08018b74 	.word	0x08018b74
 800cdd0:	08018760 	.word	0x08018760

0800cdd4 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800cdd8:	f008 f858 	bl	8014e8c <rand>
 800cddc:	4603      	mov	r3, r0
 800cdde:	b29b      	uxth	r3, r3
 800cde0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800cde4:	b29b      	uxth	r3, r3
 800cde6:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800cdea:	b29a      	uxth	r2, r3
 800cdec:	4b01      	ldr	r3, [pc, #4]	@ (800cdf4 <tcp_init+0x20>)
 800cdee:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800cdf0:	bf00      	nop
 800cdf2:	bd80      	pop	{r7, pc}
 800cdf4:	2000030c 	.word	0x2000030c

0800cdf8 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b082      	sub	sp, #8
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	7d1b      	ldrb	r3, [r3, #20]
 800ce04:	2b01      	cmp	r3, #1
 800ce06:	d105      	bne.n	800ce14 <tcp_free+0x1c>
 800ce08:	4b06      	ldr	r3, [pc, #24]	@ (800ce24 <tcp_free+0x2c>)
 800ce0a:	22d4      	movs	r2, #212	@ 0xd4
 800ce0c:	4906      	ldr	r1, [pc, #24]	@ (800ce28 <tcp_free+0x30>)
 800ce0e:	4807      	ldr	r0, [pc, #28]	@ (800ce2c <tcp_free+0x34>)
 800ce10:	f008 fd92 	bl	8015938 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800ce14:	6879      	ldr	r1, [r7, #4]
 800ce16:	2001      	movs	r0, #1
 800ce18:	f7fe fed8 	bl	800bbcc <memp_free>
}
 800ce1c:	bf00      	nop
 800ce1e:	3708      	adds	r7, #8
 800ce20:	46bd      	mov	sp, r7
 800ce22:	bd80      	pop	{r7, pc}
 800ce24:	08018c00 	.word	0x08018c00
 800ce28:	08018c30 	.word	0x08018c30
 800ce2c:	08018c44 	.word	0x08018c44

0800ce30 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b082      	sub	sp, #8
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	7d1b      	ldrb	r3, [r3, #20]
 800ce3c:	2b01      	cmp	r3, #1
 800ce3e:	d105      	bne.n	800ce4c <tcp_free_listen+0x1c>
 800ce40:	4b06      	ldr	r3, [pc, #24]	@ (800ce5c <tcp_free_listen+0x2c>)
 800ce42:	22df      	movs	r2, #223	@ 0xdf
 800ce44:	4906      	ldr	r1, [pc, #24]	@ (800ce60 <tcp_free_listen+0x30>)
 800ce46:	4807      	ldr	r0, [pc, #28]	@ (800ce64 <tcp_free_listen+0x34>)
 800ce48:	f008 fd76 	bl	8015938 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800ce4c:	6879      	ldr	r1, [r7, #4]
 800ce4e:	2002      	movs	r0, #2
 800ce50:	f7fe febc 	bl	800bbcc <memp_free>
}
 800ce54:	bf00      	nop
 800ce56:	3708      	adds	r7, #8
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	bd80      	pop	{r7, pc}
 800ce5c:	08018c00 	.word	0x08018c00
 800ce60:	08018c6c 	.word	0x08018c6c
 800ce64:	08018c44 	.word	0x08018c44

0800ce68 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800ce68:	b580      	push	{r7, lr}
 800ce6a:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800ce6c:	f000 fea4 	bl	800dbb8 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800ce70:	4b07      	ldr	r3, [pc, #28]	@ (800ce90 <tcp_tmr+0x28>)
 800ce72:	781b      	ldrb	r3, [r3, #0]
 800ce74:	3301      	adds	r3, #1
 800ce76:	b2da      	uxtb	r2, r3
 800ce78:	4b05      	ldr	r3, [pc, #20]	@ (800ce90 <tcp_tmr+0x28>)
 800ce7a:	701a      	strb	r2, [r3, #0]
 800ce7c:	4b04      	ldr	r3, [pc, #16]	@ (800ce90 <tcp_tmr+0x28>)
 800ce7e:	781b      	ldrb	r3, [r3, #0]
 800ce80:	f003 0301 	and.w	r3, r3, #1
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d001      	beq.n	800ce8c <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800ce88:	f000 fb54 	bl	800d534 <tcp_slowtmr>
  }
}
 800ce8c:	bf00      	nop
 800ce8e:	bd80      	pop	{r7, pc}
 800ce90:	20008a51 	.word	0x20008a51

0800ce94 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b084      	sub	sp, #16
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
 800ce9c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d105      	bne.n	800ceb0 <tcp_remove_listener+0x1c>
 800cea4:	4b0d      	ldr	r3, [pc, #52]	@ (800cedc <tcp_remove_listener+0x48>)
 800cea6:	22ff      	movs	r2, #255	@ 0xff
 800cea8:	490d      	ldr	r1, [pc, #52]	@ (800cee0 <tcp_remove_listener+0x4c>)
 800ceaa:	480e      	ldr	r0, [pc, #56]	@ (800cee4 <tcp_remove_listener+0x50>)
 800ceac:	f008 fd44 	bl	8015938 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	60fb      	str	r3, [r7, #12]
 800ceb4:	e00a      	b.n	800cecc <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ceba:	683a      	ldr	r2, [r7, #0]
 800cebc:	429a      	cmp	r2, r3
 800cebe:	d102      	bne.n	800cec6 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	2200      	movs	r2, #0
 800cec4:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	68db      	ldr	r3, [r3, #12]
 800ceca:	60fb      	str	r3, [r7, #12]
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d1f1      	bne.n	800ceb6 <tcp_remove_listener+0x22>
    }
  }
}
 800ced2:	bf00      	nop
 800ced4:	bf00      	nop
 800ced6:	3710      	adds	r7, #16
 800ced8:	46bd      	mov	sp, r7
 800ceda:	bd80      	pop	{r7, pc}
 800cedc:	08018c00 	.word	0x08018c00
 800cee0:	08018c88 	.word	0x08018c88
 800cee4:	08018c44 	.word	0x08018c44

0800cee8 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b084      	sub	sp, #16
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d106      	bne.n	800cf04 <tcp_listen_closed+0x1c>
 800cef6:	4b14      	ldr	r3, [pc, #80]	@ (800cf48 <tcp_listen_closed+0x60>)
 800cef8:	f240 1211 	movw	r2, #273	@ 0x111
 800cefc:	4913      	ldr	r1, [pc, #76]	@ (800cf4c <tcp_listen_closed+0x64>)
 800cefe:	4814      	ldr	r0, [pc, #80]	@ (800cf50 <tcp_listen_closed+0x68>)
 800cf00:	f008 fd1a 	bl	8015938 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	7d1b      	ldrb	r3, [r3, #20]
 800cf08:	2b01      	cmp	r3, #1
 800cf0a:	d006      	beq.n	800cf1a <tcp_listen_closed+0x32>
 800cf0c:	4b0e      	ldr	r3, [pc, #56]	@ (800cf48 <tcp_listen_closed+0x60>)
 800cf0e:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800cf12:	4910      	ldr	r1, [pc, #64]	@ (800cf54 <tcp_listen_closed+0x6c>)
 800cf14:	480e      	ldr	r0, [pc, #56]	@ (800cf50 <tcp_listen_closed+0x68>)
 800cf16:	f008 fd0f 	bl	8015938 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800cf1a:	2301      	movs	r3, #1
 800cf1c:	60fb      	str	r3, [r7, #12]
 800cf1e:	e00b      	b.n	800cf38 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800cf20:	4a0d      	ldr	r2, [pc, #52]	@ (800cf58 <tcp_listen_closed+0x70>)
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	6879      	ldr	r1, [r7, #4]
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f7ff ffb1 	bl	800ce94 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	3301      	adds	r3, #1
 800cf36:	60fb      	str	r3, [r7, #12]
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	2b03      	cmp	r3, #3
 800cf3c:	d9f0      	bls.n	800cf20 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800cf3e:	bf00      	nop
 800cf40:	bf00      	nop
 800cf42:	3710      	adds	r7, #16
 800cf44:	46bd      	mov	sp, r7
 800cf46:	bd80      	pop	{r7, pc}
 800cf48:	08018c00 	.word	0x08018c00
 800cf4c:	08018cb0 	.word	0x08018cb0
 800cf50:	08018c44 	.word	0x08018c44
 800cf54:	08018cbc 	.word	0x08018cbc
 800cf58:	0801ac24 	.word	0x0801ac24

0800cf5c <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800cf5c:	b5b0      	push	{r4, r5, r7, lr}
 800cf5e:	b088      	sub	sp, #32
 800cf60:	af04      	add	r7, sp, #16
 800cf62:	6078      	str	r0, [r7, #4]
 800cf64:	460b      	mov	r3, r1
 800cf66:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d106      	bne.n	800cf7c <tcp_close_shutdown+0x20>
 800cf6e:	4b63      	ldr	r3, [pc, #396]	@ (800d0fc <tcp_close_shutdown+0x1a0>)
 800cf70:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800cf74:	4962      	ldr	r1, [pc, #392]	@ (800d100 <tcp_close_shutdown+0x1a4>)
 800cf76:	4863      	ldr	r0, [pc, #396]	@ (800d104 <tcp_close_shutdown+0x1a8>)
 800cf78:	f008 fcde 	bl	8015938 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800cf7c:	78fb      	ldrb	r3, [r7, #3]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d066      	beq.n	800d050 <tcp_close_shutdown+0xf4>
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	7d1b      	ldrb	r3, [r3, #20]
 800cf86:	2b04      	cmp	r3, #4
 800cf88:	d003      	beq.n	800cf92 <tcp_close_shutdown+0x36>
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	7d1b      	ldrb	r3, [r3, #20]
 800cf8e:	2b07      	cmp	r3, #7
 800cf90:	d15e      	bne.n	800d050 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d104      	bne.n	800cfa4 <tcp_close_shutdown+0x48>
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cf9e:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800cfa2:	d055      	beq.n	800d050 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	8b5b      	ldrh	r3, [r3, #26]
 800cfa8:	f003 0310 	and.w	r3, r3, #16
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d106      	bne.n	800cfbe <tcp_close_shutdown+0x62>
 800cfb0:	4b52      	ldr	r3, [pc, #328]	@ (800d0fc <tcp_close_shutdown+0x1a0>)
 800cfb2:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800cfb6:	4954      	ldr	r1, [pc, #336]	@ (800d108 <tcp_close_shutdown+0x1ac>)
 800cfb8:	4852      	ldr	r0, [pc, #328]	@ (800d104 <tcp_close_shutdown+0x1a8>)
 800cfba:	f008 fcbd 	bl	8015938 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800cfc6:	687d      	ldr	r5, [r7, #4]
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	3304      	adds	r3, #4
 800cfcc:	687a      	ldr	r2, [r7, #4]
 800cfce:	8ad2      	ldrh	r2, [r2, #22]
 800cfd0:	6879      	ldr	r1, [r7, #4]
 800cfd2:	8b09      	ldrh	r1, [r1, #24]
 800cfd4:	9102      	str	r1, [sp, #8]
 800cfd6:	9201      	str	r2, [sp, #4]
 800cfd8:	9300      	str	r3, [sp, #0]
 800cfda:	462b      	mov	r3, r5
 800cfdc:	4622      	mov	r2, r4
 800cfde:	4601      	mov	r1, r0
 800cfe0:	6878      	ldr	r0, [r7, #4]
 800cfe2:	f004 fe8d 	bl	8011d00 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800cfe6:	6878      	ldr	r0, [r7, #4]
 800cfe8:	f001 f8c8 	bl	800e17c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800cfec:	4b47      	ldr	r3, [pc, #284]	@ (800d10c <tcp_close_shutdown+0x1b0>)
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	687a      	ldr	r2, [r7, #4]
 800cff2:	429a      	cmp	r2, r3
 800cff4:	d105      	bne.n	800d002 <tcp_close_shutdown+0xa6>
 800cff6:	4b45      	ldr	r3, [pc, #276]	@ (800d10c <tcp_close_shutdown+0x1b0>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	68db      	ldr	r3, [r3, #12]
 800cffc:	4a43      	ldr	r2, [pc, #268]	@ (800d10c <tcp_close_shutdown+0x1b0>)
 800cffe:	6013      	str	r3, [r2, #0]
 800d000:	e013      	b.n	800d02a <tcp_close_shutdown+0xce>
 800d002:	4b42      	ldr	r3, [pc, #264]	@ (800d10c <tcp_close_shutdown+0x1b0>)
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	60fb      	str	r3, [r7, #12]
 800d008:	e00c      	b.n	800d024 <tcp_close_shutdown+0xc8>
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	68db      	ldr	r3, [r3, #12]
 800d00e:	687a      	ldr	r2, [r7, #4]
 800d010:	429a      	cmp	r2, r3
 800d012:	d104      	bne.n	800d01e <tcp_close_shutdown+0xc2>
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	68da      	ldr	r2, [r3, #12]
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	60da      	str	r2, [r3, #12]
 800d01c:	e005      	b.n	800d02a <tcp_close_shutdown+0xce>
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	68db      	ldr	r3, [r3, #12]
 800d022:	60fb      	str	r3, [r7, #12]
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d1ef      	bne.n	800d00a <tcp_close_shutdown+0xae>
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	2200      	movs	r2, #0
 800d02e:	60da      	str	r2, [r3, #12]
 800d030:	4b37      	ldr	r3, [pc, #220]	@ (800d110 <tcp_close_shutdown+0x1b4>)
 800d032:	2201      	movs	r2, #1
 800d034:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800d036:	4b37      	ldr	r3, [pc, #220]	@ (800d114 <tcp_close_shutdown+0x1b8>)
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	687a      	ldr	r2, [r7, #4]
 800d03c:	429a      	cmp	r2, r3
 800d03e:	d102      	bne.n	800d046 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800d040:	f003 fd5c 	bl	8010afc <tcp_trigger_input_pcb_close>
 800d044:	e002      	b.n	800d04c <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800d046:	6878      	ldr	r0, [r7, #4]
 800d048:	f7ff fed6 	bl	800cdf8 <tcp_free>
      }
      return ERR_OK;
 800d04c:	2300      	movs	r3, #0
 800d04e:	e050      	b.n	800d0f2 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	7d1b      	ldrb	r3, [r3, #20]
 800d054:	2b02      	cmp	r3, #2
 800d056:	d03b      	beq.n	800d0d0 <tcp_close_shutdown+0x174>
 800d058:	2b02      	cmp	r3, #2
 800d05a:	dc44      	bgt.n	800d0e6 <tcp_close_shutdown+0x18a>
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d002      	beq.n	800d066 <tcp_close_shutdown+0x10a>
 800d060:	2b01      	cmp	r3, #1
 800d062:	d02a      	beq.n	800d0ba <tcp_close_shutdown+0x15e>
 800d064:	e03f      	b.n	800d0e6 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	8adb      	ldrh	r3, [r3, #22]
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d021      	beq.n	800d0b2 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d06e:	4b2a      	ldr	r3, [pc, #168]	@ (800d118 <tcp_close_shutdown+0x1bc>)
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	687a      	ldr	r2, [r7, #4]
 800d074:	429a      	cmp	r2, r3
 800d076:	d105      	bne.n	800d084 <tcp_close_shutdown+0x128>
 800d078:	4b27      	ldr	r3, [pc, #156]	@ (800d118 <tcp_close_shutdown+0x1bc>)
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	68db      	ldr	r3, [r3, #12]
 800d07e:	4a26      	ldr	r2, [pc, #152]	@ (800d118 <tcp_close_shutdown+0x1bc>)
 800d080:	6013      	str	r3, [r2, #0]
 800d082:	e013      	b.n	800d0ac <tcp_close_shutdown+0x150>
 800d084:	4b24      	ldr	r3, [pc, #144]	@ (800d118 <tcp_close_shutdown+0x1bc>)
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	60bb      	str	r3, [r7, #8]
 800d08a:	e00c      	b.n	800d0a6 <tcp_close_shutdown+0x14a>
 800d08c:	68bb      	ldr	r3, [r7, #8]
 800d08e:	68db      	ldr	r3, [r3, #12]
 800d090:	687a      	ldr	r2, [r7, #4]
 800d092:	429a      	cmp	r2, r3
 800d094:	d104      	bne.n	800d0a0 <tcp_close_shutdown+0x144>
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	68da      	ldr	r2, [r3, #12]
 800d09a:	68bb      	ldr	r3, [r7, #8]
 800d09c:	60da      	str	r2, [r3, #12]
 800d09e:	e005      	b.n	800d0ac <tcp_close_shutdown+0x150>
 800d0a0:	68bb      	ldr	r3, [r7, #8]
 800d0a2:	68db      	ldr	r3, [r3, #12]
 800d0a4:	60bb      	str	r3, [r7, #8]
 800d0a6:	68bb      	ldr	r3, [r7, #8]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d1ef      	bne.n	800d08c <tcp_close_shutdown+0x130>
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800d0b2:	6878      	ldr	r0, [r7, #4]
 800d0b4:	f7ff fea0 	bl	800cdf8 <tcp_free>
      break;
 800d0b8:	e01a      	b.n	800d0f0 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800d0ba:	6878      	ldr	r0, [r7, #4]
 800d0bc:	f7ff ff14 	bl	800cee8 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800d0c0:	6879      	ldr	r1, [r7, #4]
 800d0c2:	4816      	ldr	r0, [pc, #88]	@ (800d11c <tcp_close_shutdown+0x1c0>)
 800d0c4:	f001 f8aa 	bl	800e21c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800d0c8:	6878      	ldr	r0, [r7, #4]
 800d0ca:	f7ff feb1 	bl	800ce30 <tcp_free_listen>
      break;
 800d0ce:	e00f      	b.n	800d0f0 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d0d0:	6879      	ldr	r1, [r7, #4]
 800d0d2:	480e      	ldr	r0, [pc, #56]	@ (800d10c <tcp_close_shutdown+0x1b0>)
 800d0d4:	f001 f8a2 	bl	800e21c <tcp_pcb_remove>
 800d0d8:	4b0d      	ldr	r3, [pc, #52]	@ (800d110 <tcp_close_shutdown+0x1b4>)
 800d0da:	2201      	movs	r2, #1
 800d0dc:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	f7ff fe8a 	bl	800cdf8 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800d0e4:	e004      	b.n	800d0f0 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800d0e6:	6878      	ldr	r0, [r7, #4]
 800d0e8:	f000 f81a 	bl	800d120 <tcp_close_shutdown_fin>
 800d0ec:	4603      	mov	r3, r0
 800d0ee:	e000      	b.n	800d0f2 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800d0f0:	2300      	movs	r3, #0
}
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	3710      	adds	r7, #16
 800d0f6:	46bd      	mov	sp, r7
 800d0f8:	bdb0      	pop	{r4, r5, r7, pc}
 800d0fa:	bf00      	nop
 800d0fc:	08018c00 	.word	0x08018c00
 800d100:	08018cd4 	.word	0x08018cd4
 800d104:	08018c44 	.word	0x08018c44
 800d108:	08018cf4 	.word	0x08018cf4
 800d10c:	20008a48 	.word	0x20008a48
 800d110:	20008a50 	.word	0x20008a50
 800d114:	20008a88 	.word	0x20008a88
 800d118:	20008a40 	.word	0x20008a40
 800d11c:	20008a44 	.word	0x20008a44

0800d120 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800d120:	b580      	push	{r7, lr}
 800d122:	b084      	sub	sp, #16
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d106      	bne.n	800d13c <tcp_close_shutdown_fin+0x1c>
 800d12e:	4b2e      	ldr	r3, [pc, #184]	@ (800d1e8 <tcp_close_shutdown_fin+0xc8>)
 800d130:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800d134:	492d      	ldr	r1, [pc, #180]	@ (800d1ec <tcp_close_shutdown_fin+0xcc>)
 800d136:	482e      	ldr	r0, [pc, #184]	@ (800d1f0 <tcp_close_shutdown_fin+0xd0>)
 800d138:	f008 fbfe 	bl	8015938 <iprintf>

  switch (pcb->state) {
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	7d1b      	ldrb	r3, [r3, #20]
 800d140:	2b07      	cmp	r3, #7
 800d142:	d020      	beq.n	800d186 <tcp_close_shutdown_fin+0x66>
 800d144:	2b07      	cmp	r3, #7
 800d146:	dc2b      	bgt.n	800d1a0 <tcp_close_shutdown_fin+0x80>
 800d148:	2b03      	cmp	r3, #3
 800d14a:	d002      	beq.n	800d152 <tcp_close_shutdown_fin+0x32>
 800d14c:	2b04      	cmp	r3, #4
 800d14e:	d00d      	beq.n	800d16c <tcp_close_shutdown_fin+0x4c>
 800d150:	e026      	b.n	800d1a0 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f003 fee2 	bl	8010f1c <tcp_send_fin>
 800d158:	4603      	mov	r3, r0
 800d15a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d15c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d160:	2b00      	cmp	r3, #0
 800d162:	d11f      	bne.n	800d1a4 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	2205      	movs	r2, #5
 800d168:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d16a:	e01b      	b.n	800d1a4 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	f003 fed5 	bl	8010f1c <tcp_send_fin>
 800d172:	4603      	mov	r3, r0
 800d174:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d114      	bne.n	800d1a8 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	2205      	movs	r2, #5
 800d182:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d184:	e010      	b.n	800d1a8 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800d186:	6878      	ldr	r0, [r7, #4]
 800d188:	f003 fec8 	bl	8010f1c <tcp_send_fin>
 800d18c:	4603      	mov	r3, r0
 800d18e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d190:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d109      	bne.n	800d1ac <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	2209      	movs	r2, #9
 800d19c:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d19e:	e005      	b.n	800d1ac <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800d1a0:	2300      	movs	r3, #0
 800d1a2:	e01c      	b.n	800d1de <tcp_close_shutdown_fin+0xbe>
      break;
 800d1a4:	bf00      	nop
 800d1a6:	e002      	b.n	800d1ae <tcp_close_shutdown_fin+0x8e>
      break;
 800d1a8:	bf00      	nop
 800d1aa:	e000      	b.n	800d1ae <tcp_close_shutdown_fin+0x8e>
      break;
 800d1ac:	bf00      	nop
  }

  if (err == ERR_OK) {
 800d1ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d103      	bne.n	800d1be <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800d1b6:	6878      	ldr	r0, [r7, #4]
 800d1b8:	f003 ffee 	bl	8011198 <tcp_output>
 800d1bc:	e00d      	b.n	800d1da <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800d1be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d1c6:	d108      	bne.n	800d1da <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	8b5b      	ldrh	r3, [r3, #26]
 800d1cc:	f043 0308 	orr.w	r3, r3, #8
 800d1d0:	b29a      	uxth	r2, r3
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800d1d6:	2300      	movs	r3, #0
 800d1d8:	e001      	b.n	800d1de <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800d1da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d1de:	4618      	mov	r0, r3
 800d1e0:	3710      	adds	r7, #16
 800d1e2:	46bd      	mov	sp, r7
 800d1e4:	bd80      	pop	{r7, pc}
 800d1e6:	bf00      	nop
 800d1e8:	08018c00 	.word	0x08018c00
 800d1ec:	08018cb0 	.word	0x08018cb0
 800d1f0:	08018c44 	.word	0x08018c44

0800d1f4 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	b082      	sub	sp, #8
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d109      	bne.n	800d216 <tcp_close+0x22>
 800d202:	4b0f      	ldr	r3, [pc, #60]	@ (800d240 <tcp_close+0x4c>)
 800d204:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800d208:	490e      	ldr	r1, [pc, #56]	@ (800d244 <tcp_close+0x50>)
 800d20a:	480f      	ldr	r0, [pc, #60]	@ (800d248 <tcp_close+0x54>)
 800d20c:	f008 fb94 	bl	8015938 <iprintf>
 800d210:	f06f 030f 	mvn.w	r3, #15
 800d214:	e00f      	b.n	800d236 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	7d1b      	ldrb	r3, [r3, #20]
 800d21a:	2b01      	cmp	r3, #1
 800d21c:	d006      	beq.n	800d22c <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	8b5b      	ldrh	r3, [r3, #26]
 800d222:	f043 0310 	orr.w	r3, r3, #16
 800d226:	b29a      	uxth	r2, r3
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800d22c:	2101      	movs	r1, #1
 800d22e:	6878      	ldr	r0, [r7, #4]
 800d230:	f7ff fe94 	bl	800cf5c <tcp_close_shutdown>
 800d234:	4603      	mov	r3, r0
}
 800d236:	4618      	mov	r0, r3
 800d238:	3708      	adds	r7, #8
 800d23a:	46bd      	mov	sp, r7
 800d23c:	bd80      	pop	{r7, pc}
 800d23e:	bf00      	nop
 800d240:	08018c00 	.word	0x08018c00
 800d244:	08018d10 	.word	0x08018d10
 800d248:	08018c44 	.word	0x08018c44

0800d24c <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800d24c:	b580      	push	{r7, lr}
 800d24e:	b08e      	sub	sp, #56	@ 0x38
 800d250:	af04      	add	r7, sp, #16
 800d252:	6078      	str	r0, [r7, #4]
 800d254:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d107      	bne.n	800d26c <tcp_abandon+0x20>
 800d25c:	4b52      	ldr	r3, [pc, #328]	@ (800d3a8 <tcp_abandon+0x15c>)
 800d25e:	f240 223d 	movw	r2, #573	@ 0x23d
 800d262:	4952      	ldr	r1, [pc, #328]	@ (800d3ac <tcp_abandon+0x160>)
 800d264:	4852      	ldr	r0, [pc, #328]	@ (800d3b0 <tcp_abandon+0x164>)
 800d266:	f008 fb67 	bl	8015938 <iprintf>
 800d26a:	e099      	b.n	800d3a0 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	7d1b      	ldrb	r3, [r3, #20]
 800d270:	2b01      	cmp	r3, #1
 800d272:	d106      	bne.n	800d282 <tcp_abandon+0x36>
 800d274:	4b4c      	ldr	r3, [pc, #304]	@ (800d3a8 <tcp_abandon+0x15c>)
 800d276:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800d27a:	494e      	ldr	r1, [pc, #312]	@ (800d3b4 <tcp_abandon+0x168>)
 800d27c:	484c      	ldr	r0, [pc, #304]	@ (800d3b0 <tcp_abandon+0x164>)
 800d27e:	f008 fb5b 	bl	8015938 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	7d1b      	ldrb	r3, [r3, #20]
 800d286:	2b0a      	cmp	r3, #10
 800d288:	d107      	bne.n	800d29a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800d28a:	6879      	ldr	r1, [r7, #4]
 800d28c:	484a      	ldr	r0, [pc, #296]	@ (800d3b8 <tcp_abandon+0x16c>)
 800d28e:	f000 ffc5 	bl	800e21c <tcp_pcb_remove>
    tcp_free(pcb);
 800d292:	6878      	ldr	r0, [r7, #4]
 800d294:	f7ff fdb0 	bl	800cdf8 <tcp_free>
 800d298:	e082      	b.n	800d3a0 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800d29a:	2300      	movs	r3, #0
 800d29c:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800d29e:	2300      	movs	r3, #0
 800d2a0:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2a6:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2ac:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2b4:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	691b      	ldr	r3, [r3, #16]
 800d2ba:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	7d1b      	ldrb	r3, [r3, #20]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d126      	bne.n	800d312 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	8adb      	ldrh	r3, [r3, #22]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d02e      	beq.n	800d32a <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d2cc:	4b3b      	ldr	r3, [pc, #236]	@ (800d3bc <tcp_abandon+0x170>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	687a      	ldr	r2, [r7, #4]
 800d2d2:	429a      	cmp	r2, r3
 800d2d4:	d105      	bne.n	800d2e2 <tcp_abandon+0x96>
 800d2d6:	4b39      	ldr	r3, [pc, #228]	@ (800d3bc <tcp_abandon+0x170>)
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	68db      	ldr	r3, [r3, #12]
 800d2dc:	4a37      	ldr	r2, [pc, #220]	@ (800d3bc <tcp_abandon+0x170>)
 800d2de:	6013      	str	r3, [r2, #0]
 800d2e0:	e013      	b.n	800d30a <tcp_abandon+0xbe>
 800d2e2:	4b36      	ldr	r3, [pc, #216]	@ (800d3bc <tcp_abandon+0x170>)
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	61fb      	str	r3, [r7, #28]
 800d2e8:	e00c      	b.n	800d304 <tcp_abandon+0xb8>
 800d2ea:	69fb      	ldr	r3, [r7, #28]
 800d2ec:	68db      	ldr	r3, [r3, #12]
 800d2ee:	687a      	ldr	r2, [r7, #4]
 800d2f0:	429a      	cmp	r2, r3
 800d2f2:	d104      	bne.n	800d2fe <tcp_abandon+0xb2>
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	68da      	ldr	r2, [r3, #12]
 800d2f8:	69fb      	ldr	r3, [r7, #28]
 800d2fa:	60da      	str	r2, [r3, #12]
 800d2fc:	e005      	b.n	800d30a <tcp_abandon+0xbe>
 800d2fe:	69fb      	ldr	r3, [r7, #28]
 800d300:	68db      	ldr	r3, [r3, #12]
 800d302:	61fb      	str	r3, [r7, #28]
 800d304:	69fb      	ldr	r3, [r7, #28]
 800d306:	2b00      	cmp	r3, #0
 800d308:	d1ef      	bne.n	800d2ea <tcp_abandon+0x9e>
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	2200      	movs	r2, #0
 800d30e:	60da      	str	r2, [r3, #12]
 800d310:	e00b      	b.n	800d32a <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800d312:	683b      	ldr	r3, [r7, #0]
 800d314:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	8adb      	ldrh	r3, [r3, #22]
 800d31a:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d31c:	6879      	ldr	r1, [r7, #4]
 800d31e:	4828      	ldr	r0, [pc, #160]	@ (800d3c0 <tcp_abandon+0x174>)
 800d320:	f000 ff7c 	bl	800e21c <tcp_pcb_remove>
 800d324:	4b27      	ldr	r3, [pc, #156]	@ (800d3c4 <tcp_abandon+0x178>)
 800d326:	2201      	movs	r2, #1
 800d328:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d004      	beq.n	800d33c <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d336:	4618      	mov	r0, r3
 800d338:	f000 fd1e 	bl	800dd78 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d340:	2b00      	cmp	r3, #0
 800d342:	d004      	beq.n	800d34e <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d348:	4618      	mov	r0, r3
 800d34a:	f000 fd15 	bl	800dd78 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d352:	2b00      	cmp	r3, #0
 800d354:	d004      	beq.n	800d360 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d35a:	4618      	mov	r0, r3
 800d35c:	f000 fd0c 	bl	800dd78 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800d360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d362:	2b00      	cmp	r3, #0
 800d364:	d00e      	beq.n	800d384 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800d366:	6879      	ldr	r1, [r7, #4]
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	3304      	adds	r3, #4
 800d36c:	687a      	ldr	r2, [r7, #4]
 800d36e:	8b12      	ldrh	r2, [r2, #24]
 800d370:	9202      	str	r2, [sp, #8]
 800d372:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800d374:	9201      	str	r2, [sp, #4]
 800d376:	9300      	str	r3, [sp, #0]
 800d378:	460b      	mov	r3, r1
 800d37a:	697a      	ldr	r2, [r7, #20]
 800d37c:	69b9      	ldr	r1, [r7, #24]
 800d37e:	6878      	ldr	r0, [r7, #4]
 800d380:	f004 fcbe 	bl	8011d00 <tcp_rst>
    }
    last_state = pcb->state;
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	7d1b      	ldrb	r3, [r3, #20]
 800d388:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800d38a:	6878      	ldr	r0, [r7, #4]
 800d38c:	f7ff fd34 	bl	800cdf8 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800d390:	693b      	ldr	r3, [r7, #16]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d004      	beq.n	800d3a0 <tcp_abandon+0x154>
 800d396:	693b      	ldr	r3, [r7, #16]
 800d398:	f06f 010c 	mvn.w	r1, #12
 800d39c:	68f8      	ldr	r0, [r7, #12]
 800d39e:	4798      	blx	r3
  }
}
 800d3a0:	3728      	adds	r7, #40	@ 0x28
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}
 800d3a6:	bf00      	nop
 800d3a8:	08018c00 	.word	0x08018c00
 800d3ac:	08018d44 	.word	0x08018d44
 800d3b0:	08018c44 	.word	0x08018c44
 800d3b4:	08018d60 	.word	0x08018d60
 800d3b8:	20008a4c 	.word	0x20008a4c
 800d3bc:	20008a40 	.word	0x20008a40
 800d3c0:	20008a48 	.word	0x20008a48
 800d3c4:	20008a50 	.word	0x20008a50

0800d3c8 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	b082      	sub	sp, #8
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800d3d0:	2101      	movs	r1, #1
 800d3d2:	6878      	ldr	r0, [r7, #4]
 800d3d4:	f7ff ff3a 	bl	800d24c <tcp_abandon>
}
 800d3d8:	bf00      	nop
 800d3da:	3708      	adds	r7, #8
 800d3dc:	46bd      	mov	sp, r7
 800d3de:	bd80      	pop	{r7, pc}

0800d3e0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800d3e0:	b580      	push	{r7, lr}
 800d3e2:	b084      	sub	sp, #16
 800d3e4:	af00      	add	r7, sp, #0
 800d3e6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d106      	bne.n	800d3fc <tcp_update_rcv_ann_wnd+0x1c>
 800d3ee:	4b25      	ldr	r3, [pc, #148]	@ (800d484 <tcp_update_rcv_ann_wnd+0xa4>)
 800d3f0:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800d3f4:	4924      	ldr	r1, [pc, #144]	@ (800d488 <tcp_update_rcv_ann_wnd+0xa8>)
 800d3f6:	4825      	ldr	r0, [pc, #148]	@ (800d48c <tcp_update_rcv_ann_wnd+0xac>)
 800d3f8:	f008 fa9e 	bl	8015938 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d400:	687a      	ldr	r2, [r7, #4]
 800d402:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800d404:	4413      	add	r3, r2
 800d406:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d40c:	687a      	ldr	r2, [r7, #4]
 800d40e:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800d410:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 800d414:	bf28      	it	cs
 800d416:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800d41a:	b292      	uxth	r2, r2
 800d41c:	4413      	add	r3, r2
 800d41e:	68fa      	ldr	r2, [r7, #12]
 800d420:	1ad3      	subs	r3, r2, r3
 800d422:	2b00      	cmp	r3, #0
 800d424:	db08      	blt.n	800d438 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d432:	68fa      	ldr	r2, [r7, #12]
 800d434:	1ad3      	subs	r3, r2, r3
 800d436:	e020      	b.n	800d47a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d440:	1ad3      	subs	r3, r2, r3
 800d442:	2b00      	cmp	r3, #0
 800d444:	dd03      	ble.n	800d44e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	2200      	movs	r2, #0
 800d44a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800d44c:	e014      	b.n	800d478 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d456:	1ad3      	subs	r3, r2, r3
 800d458:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800d45a:	68bb      	ldr	r3, [r7, #8]
 800d45c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d460:	d306      	bcc.n	800d470 <tcp_update_rcv_ann_wnd+0x90>
 800d462:	4b08      	ldr	r3, [pc, #32]	@ (800d484 <tcp_update_rcv_ann_wnd+0xa4>)
 800d464:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800d468:	4909      	ldr	r1, [pc, #36]	@ (800d490 <tcp_update_rcv_ann_wnd+0xb0>)
 800d46a:	4808      	ldr	r0, [pc, #32]	@ (800d48c <tcp_update_rcv_ann_wnd+0xac>)
 800d46c:	f008 fa64 	bl	8015938 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800d470:	68bb      	ldr	r3, [r7, #8]
 800d472:	b29a      	uxth	r2, r3
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800d478:	2300      	movs	r3, #0
  }
}
 800d47a:	4618      	mov	r0, r3
 800d47c:	3710      	adds	r7, #16
 800d47e:	46bd      	mov	sp, r7
 800d480:	bd80      	pop	{r7, pc}
 800d482:	bf00      	nop
 800d484:	08018c00 	.word	0x08018c00
 800d488:	08018e5c 	.word	0x08018e5c
 800d48c:	08018c44 	.word	0x08018c44
 800d490:	08018e80 	.word	0x08018e80

0800d494 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b084      	sub	sp, #16
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
 800d49c:	460b      	mov	r3, r1
 800d49e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d107      	bne.n	800d4b6 <tcp_recved+0x22>
 800d4a6:	4b1f      	ldr	r3, [pc, #124]	@ (800d524 <tcp_recved+0x90>)
 800d4a8:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800d4ac:	491e      	ldr	r1, [pc, #120]	@ (800d528 <tcp_recved+0x94>)
 800d4ae:	481f      	ldr	r0, [pc, #124]	@ (800d52c <tcp_recved+0x98>)
 800d4b0:	f008 fa42 	bl	8015938 <iprintf>
 800d4b4:	e032      	b.n	800d51c <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	7d1b      	ldrb	r3, [r3, #20]
 800d4ba:	2b01      	cmp	r3, #1
 800d4bc:	d106      	bne.n	800d4cc <tcp_recved+0x38>
 800d4be:	4b19      	ldr	r3, [pc, #100]	@ (800d524 <tcp_recved+0x90>)
 800d4c0:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800d4c4:	491a      	ldr	r1, [pc, #104]	@ (800d530 <tcp_recved+0x9c>)
 800d4c6:	4819      	ldr	r0, [pc, #100]	@ (800d52c <tcp_recved+0x98>)
 800d4c8:	f008 fa36 	bl	8015938 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800d4d0:	887b      	ldrh	r3, [r7, #2]
 800d4d2:	4413      	add	r3, r2
 800d4d4:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800d4d6:	89fb      	ldrh	r3, [r7, #14]
 800d4d8:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800d4dc:	d804      	bhi.n	800d4e8 <tcp_recved+0x54>
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d4e2:	89fa      	ldrh	r2, [r7, #14]
 800d4e4:	429a      	cmp	r2, r3
 800d4e6:	d204      	bcs.n	800d4f2 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800d4ee:	851a      	strh	r2, [r3, #40]	@ 0x28
 800d4f0:	e002      	b.n	800d4f8 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	89fa      	ldrh	r2, [r7, #14]
 800d4f6:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800d4f8:	6878      	ldr	r0, [r7, #4]
 800d4fa:	f7ff ff71 	bl	800d3e0 <tcp_update_rcv_ann_wnd>
 800d4fe:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800d500:	68bb      	ldr	r3, [r7, #8]
 800d502:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800d506:	d309      	bcc.n	800d51c <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	8b5b      	ldrh	r3, [r3, #26]
 800d50c:	f043 0302 	orr.w	r3, r3, #2
 800d510:	b29a      	uxth	r2, r3
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800d516:	6878      	ldr	r0, [r7, #4]
 800d518:	f003 fe3e 	bl	8011198 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800d51c:	3710      	adds	r7, #16
 800d51e:	46bd      	mov	sp, r7
 800d520:	bd80      	pop	{r7, pc}
 800d522:	bf00      	nop
 800d524:	08018c00 	.word	0x08018c00
 800d528:	08018e9c 	.word	0x08018e9c
 800d52c:	08018c44 	.word	0x08018c44
 800d530:	08018eb4 	.word	0x08018eb4

0800d534 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800d534:	b5b0      	push	{r4, r5, r7, lr}
 800d536:	b090      	sub	sp, #64	@ 0x40
 800d538:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800d53a:	2300      	movs	r3, #0
 800d53c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800d540:	4b95      	ldr	r3, [pc, #596]	@ (800d798 <tcp_slowtmr+0x264>)
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	3301      	adds	r3, #1
 800d546:	4a94      	ldr	r2, [pc, #592]	@ (800d798 <tcp_slowtmr+0x264>)
 800d548:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800d54a:	4b94      	ldr	r3, [pc, #592]	@ (800d79c <tcp_slowtmr+0x268>)
 800d54c:	781b      	ldrb	r3, [r3, #0]
 800d54e:	3301      	adds	r3, #1
 800d550:	b2da      	uxtb	r2, r3
 800d552:	4b92      	ldr	r3, [pc, #584]	@ (800d79c <tcp_slowtmr+0x268>)
 800d554:	701a      	strb	r2, [r3, #0]
 800d556:	e000      	b.n	800d55a <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800d558:	bf00      	nop
  prev = NULL;
 800d55a:	2300      	movs	r3, #0
 800d55c:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800d55e:	4b90      	ldr	r3, [pc, #576]	@ (800d7a0 <tcp_slowtmr+0x26c>)
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800d564:	e29d      	b.n	800daa2 <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800d566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d568:	7d1b      	ldrb	r3, [r3, #20]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d106      	bne.n	800d57c <tcp_slowtmr+0x48>
 800d56e:	4b8d      	ldr	r3, [pc, #564]	@ (800d7a4 <tcp_slowtmr+0x270>)
 800d570:	f240 42be 	movw	r2, #1214	@ 0x4be
 800d574:	498c      	ldr	r1, [pc, #560]	@ (800d7a8 <tcp_slowtmr+0x274>)
 800d576:	488d      	ldr	r0, [pc, #564]	@ (800d7ac <tcp_slowtmr+0x278>)
 800d578:	f008 f9de 	bl	8015938 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800d57c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d57e:	7d1b      	ldrb	r3, [r3, #20]
 800d580:	2b01      	cmp	r3, #1
 800d582:	d106      	bne.n	800d592 <tcp_slowtmr+0x5e>
 800d584:	4b87      	ldr	r3, [pc, #540]	@ (800d7a4 <tcp_slowtmr+0x270>)
 800d586:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800d58a:	4989      	ldr	r1, [pc, #548]	@ (800d7b0 <tcp_slowtmr+0x27c>)
 800d58c:	4887      	ldr	r0, [pc, #540]	@ (800d7ac <tcp_slowtmr+0x278>)
 800d58e:	f008 f9d3 	bl	8015938 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800d592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d594:	7d1b      	ldrb	r3, [r3, #20]
 800d596:	2b0a      	cmp	r3, #10
 800d598:	d106      	bne.n	800d5a8 <tcp_slowtmr+0x74>
 800d59a:	4b82      	ldr	r3, [pc, #520]	@ (800d7a4 <tcp_slowtmr+0x270>)
 800d59c:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800d5a0:	4984      	ldr	r1, [pc, #528]	@ (800d7b4 <tcp_slowtmr+0x280>)
 800d5a2:	4882      	ldr	r0, [pc, #520]	@ (800d7ac <tcp_slowtmr+0x278>)
 800d5a4:	f008 f9c8 	bl	8015938 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800d5a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5aa:	7f9a      	ldrb	r2, [r3, #30]
 800d5ac:	4b7b      	ldr	r3, [pc, #492]	@ (800d79c <tcp_slowtmr+0x268>)
 800d5ae:	781b      	ldrb	r3, [r3, #0]
 800d5b0:	429a      	cmp	r2, r3
 800d5b2:	d105      	bne.n	800d5c0 <tcp_slowtmr+0x8c>
      prev = pcb;
 800d5b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5b6:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800d5b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5ba:	68db      	ldr	r3, [r3, #12]
 800d5bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800d5be:	e270      	b.n	800daa2 <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 800d5c0:	4b76      	ldr	r3, [pc, #472]	@ (800d79c <tcp_slowtmr+0x268>)
 800d5c2:	781a      	ldrb	r2, [r3, #0]
 800d5c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5c6:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800d5ce:	2300      	movs	r3, #0
 800d5d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800d5d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5d6:	7d1b      	ldrb	r3, [r3, #20]
 800d5d8:	2b02      	cmp	r3, #2
 800d5da:	d10a      	bne.n	800d5f2 <tcp_slowtmr+0xbe>
 800d5dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d5e2:	2b05      	cmp	r3, #5
 800d5e4:	d905      	bls.n	800d5f2 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800d5e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d5ea:	3301      	adds	r3, #1
 800d5ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d5f0:	e11e      	b.n	800d830 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800d5f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d5f8:	2b0b      	cmp	r3, #11
 800d5fa:	d905      	bls.n	800d608 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800d5fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d600:	3301      	adds	r3, #1
 800d602:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d606:	e113      	b.n	800d830 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800d608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d60a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d075      	beq.n	800d6fe <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800d612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d616:	2b00      	cmp	r3, #0
 800d618:	d006      	beq.n	800d628 <tcp_slowtmr+0xf4>
 800d61a:	4b62      	ldr	r3, [pc, #392]	@ (800d7a4 <tcp_slowtmr+0x270>)
 800d61c:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800d620:	4965      	ldr	r1, [pc, #404]	@ (800d7b8 <tcp_slowtmr+0x284>)
 800d622:	4862      	ldr	r0, [pc, #392]	@ (800d7ac <tcp_slowtmr+0x278>)
 800d624:	f008 f988 	bl	8015938 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800d628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d62a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d106      	bne.n	800d63e <tcp_slowtmr+0x10a>
 800d630:	4b5c      	ldr	r3, [pc, #368]	@ (800d7a4 <tcp_slowtmr+0x270>)
 800d632:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800d636:	4961      	ldr	r1, [pc, #388]	@ (800d7bc <tcp_slowtmr+0x288>)
 800d638:	485c      	ldr	r0, [pc, #368]	@ (800d7ac <tcp_slowtmr+0x278>)
 800d63a:	f008 f97d 	bl	8015938 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800d63e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d640:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800d644:	2b0b      	cmp	r3, #11
 800d646:	d905      	bls.n	800d654 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800d648:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d64c:	3301      	adds	r3, #1
 800d64e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d652:	e0ed      	b.n	800d830 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800d654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d656:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d65a:	3b01      	subs	r3, #1
 800d65c:	4a58      	ldr	r2, [pc, #352]	@ (800d7c0 <tcp_slowtmr+0x28c>)
 800d65e:	5cd3      	ldrb	r3, [r2, r3]
 800d660:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800d662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d664:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d668:	7c7a      	ldrb	r2, [r7, #17]
 800d66a:	429a      	cmp	r2, r3
 800d66c:	d907      	bls.n	800d67e <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800d66e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d670:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d674:	3301      	adds	r3, #1
 800d676:	b2da      	uxtb	r2, r3
 800d678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d67a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800d67e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d680:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d684:	7c7a      	ldrb	r2, [r7, #17]
 800d686:	429a      	cmp	r2, r3
 800d688:	f200 80d2 	bhi.w	800d830 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800d68c:	2301      	movs	r3, #1
 800d68e:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800d690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d692:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d696:	2b00      	cmp	r3, #0
 800d698:	d108      	bne.n	800d6ac <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800d69a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d69c:	f004 fc24 	bl	8011ee8 <tcp_zero_window_probe>
 800d6a0:	4603      	mov	r3, r0
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d014      	beq.n	800d6d0 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	623b      	str	r3, [r7, #32]
 800d6aa:	e011      	b.n	800d6d0 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800d6ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d6b2:	4619      	mov	r1, r3
 800d6b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d6b6:	f003 fae9 	bl	8010c8c <tcp_split_unsent_seg>
 800d6ba:	4603      	mov	r3, r0
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d107      	bne.n	800d6d0 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800d6c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d6c2:	f003 fd69 	bl	8011198 <tcp_output>
 800d6c6:	4603      	mov	r3, r0
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d101      	bne.n	800d6d0 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800d6cc:	2300      	movs	r3, #0
 800d6ce:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800d6d0:	6a3b      	ldr	r3, [r7, #32]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	f000 80ac 	beq.w	800d830 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800d6d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6da:	2200      	movs	r2, #0
 800d6dc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800d6e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6e2:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d6e6:	2b06      	cmp	r3, #6
 800d6e8:	f200 80a2 	bhi.w	800d830 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800d6ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6ee:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d6f2:	3301      	adds	r3, #1
 800d6f4:	b2da      	uxtb	r2, r3
 800d6f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6f8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800d6fc:	e098      	b.n	800d830 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800d6fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d700:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d704:	2b00      	cmp	r3, #0
 800d706:	db0f      	blt.n	800d728 <tcp_slowtmr+0x1f4>
 800d708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d70a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d70e:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800d712:	4293      	cmp	r3, r2
 800d714:	d008      	beq.n	800d728 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800d716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d718:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d71c:	b29b      	uxth	r3, r3
 800d71e:	3301      	adds	r3, #1
 800d720:	b29b      	uxth	r3, r3
 800d722:	b21a      	sxth	r2, r3
 800d724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d726:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800d728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d72a:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800d72e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d730:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800d734:	429a      	cmp	r2, r3
 800d736:	db7b      	blt.n	800d830 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800d738:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d73a:	f004 f821 	bl	8011780 <tcp_rexmit_rto_prepare>
 800d73e:	4603      	mov	r3, r0
 800d740:	2b00      	cmp	r3, #0
 800d742:	d007      	beq.n	800d754 <tcp_slowtmr+0x220>
 800d744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d746:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d171      	bne.n	800d830 <tcp_slowtmr+0x2fc>
 800d74c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d74e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d750:	2b00      	cmp	r3, #0
 800d752:	d06d      	beq.n	800d830 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800d754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d756:	7d1b      	ldrb	r3, [r3, #20]
 800d758:	2b02      	cmp	r3, #2
 800d75a:	d03a      	beq.n	800d7d2 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800d75c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d75e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d762:	2b0c      	cmp	r3, #12
 800d764:	bf28      	it	cs
 800d766:	230c      	movcs	r3, #12
 800d768:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800d76a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d76c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800d770:	10db      	asrs	r3, r3, #3
 800d772:	b21b      	sxth	r3, r3
 800d774:	461a      	mov	r2, r3
 800d776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d778:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800d77c:	4413      	add	r3, r2
 800d77e:	7efa      	ldrb	r2, [r7, #27]
 800d780:	4910      	ldr	r1, [pc, #64]	@ (800d7c4 <tcp_slowtmr+0x290>)
 800d782:	5c8a      	ldrb	r2, [r1, r2]
 800d784:	4093      	lsls	r3, r2
 800d786:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800d788:	697b      	ldr	r3, [r7, #20]
 800d78a:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800d78e:	4293      	cmp	r3, r2
 800d790:	dc1a      	bgt.n	800d7c8 <tcp_slowtmr+0x294>
 800d792:	697b      	ldr	r3, [r7, #20]
 800d794:	b21a      	sxth	r2, r3
 800d796:	e019      	b.n	800d7cc <tcp_slowtmr+0x298>
 800d798:	20008a3c 	.word	0x20008a3c
 800d79c:	20008a52 	.word	0x20008a52
 800d7a0:	20008a48 	.word	0x20008a48
 800d7a4:	08018c00 	.word	0x08018c00
 800d7a8:	08018f44 	.word	0x08018f44
 800d7ac:	08018c44 	.word	0x08018c44
 800d7b0:	08018f70 	.word	0x08018f70
 800d7b4:	08018f9c 	.word	0x08018f9c
 800d7b8:	08018fcc 	.word	0x08018fcc
 800d7bc:	08019000 	.word	0x08019000
 800d7c0:	0801ac1c 	.word	0x0801ac1c
 800d7c4:	0801ac0c 	.word	0x0801ac0c
 800d7c8:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800d7cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7ce:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800d7d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800d7d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7da:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800d7de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7e0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800d7e4:	4293      	cmp	r3, r2
 800d7e6:	bf28      	it	cs
 800d7e8:	4613      	movcs	r3, r2
 800d7ea:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800d7ec:	8a7b      	ldrh	r3, [r7, #18]
 800d7ee:	085b      	lsrs	r3, r3, #1
 800d7f0:	b29a      	uxth	r2, r3
 800d7f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7f4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800d7f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7fa:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800d7fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d800:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d802:	005b      	lsls	r3, r3, #1
 800d804:	b29b      	uxth	r3, r3
 800d806:	429a      	cmp	r2, r3
 800d808:	d206      	bcs.n	800d818 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800d80a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d80c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d80e:	005b      	lsls	r3, r3, #1
 800d810:	b29a      	uxth	r2, r3
 800d812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d814:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800d818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d81a:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800d81c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d81e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800d822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d824:	2200      	movs	r2, #0
 800d826:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800d82a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d82c:	f004 f818 	bl	8011860 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800d830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d832:	7d1b      	ldrb	r3, [r3, #20]
 800d834:	2b06      	cmp	r3, #6
 800d836:	d111      	bne.n	800d85c <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800d838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d83a:	8b5b      	ldrh	r3, [r3, #26]
 800d83c:	f003 0310 	and.w	r3, r3, #16
 800d840:	2b00      	cmp	r3, #0
 800d842:	d00b      	beq.n	800d85c <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d844:	4b9c      	ldr	r3, [pc, #624]	@ (800dab8 <tcp_slowtmr+0x584>)
 800d846:	681a      	ldr	r2, [r3, #0]
 800d848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d84a:	6a1b      	ldr	r3, [r3, #32]
 800d84c:	1ad3      	subs	r3, r2, r3
 800d84e:	2b28      	cmp	r3, #40	@ 0x28
 800d850:	d904      	bls.n	800d85c <tcp_slowtmr+0x328>
          ++pcb_remove;
 800d852:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d856:	3301      	adds	r3, #1
 800d858:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800d85c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d85e:	7a5b      	ldrb	r3, [r3, #9]
 800d860:	f003 0308 	and.w	r3, r3, #8
 800d864:	2b00      	cmp	r3, #0
 800d866:	d04a      	beq.n	800d8fe <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800d868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d86a:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800d86c:	2b04      	cmp	r3, #4
 800d86e:	d003      	beq.n	800d878 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800d870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d872:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800d874:	2b07      	cmp	r3, #7
 800d876:	d142      	bne.n	800d8fe <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d878:	4b8f      	ldr	r3, [pc, #572]	@ (800dab8 <tcp_slowtmr+0x584>)
 800d87a:	681a      	ldr	r2, [r3, #0]
 800d87c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d87e:	6a1b      	ldr	r3, [r3, #32]
 800d880:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800d882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d884:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800d888:	4b8c      	ldr	r3, [pc, #560]	@ (800dabc <tcp_slowtmr+0x588>)
 800d88a:	440b      	add	r3, r1
 800d88c:	498c      	ldr	r1, [pc, #560]	@ (800dac0 <tcp_slowtmr+0x58c>)
 800d88e:	fba1 1303 	umull	r1, r3, r1, r3
 800d892:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d894:	429a      	cmp	r2, r3
 800d896:	d90a      	bls.n	800d8ae <tcp_slowtmr+0x37a>
        ++pcb_remove;
 800d898:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d89c:	3301      	adds	r3, #1
 800d89e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800d8a2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d8a6:	3301      	adds	r3, #1
 800d8a8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d8ac:	e027      	b.n	800d8fe <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d8ae:	4b82      	ldr	r3, [pc, #520]	@ (800dab8 <tcp_slowtmr+0x584>)
 800d8b0:	681a      	ldr	r2, [r3, #0]
 800d8b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8b4:	6a1b      	ldr	r3, [r3, #32]
 800d8b6:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800d8b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8ba:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800d8be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8c0:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	4b7f      	ldr	r3, [pc, #508]	@ (800dac4 <tcp_slowtmr+0x590>)
 800d8c8:	fb00 f303 	mul.w	r3, r0, r3
 800d8cc:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800d8ce:	497c      	ldr	r1, [pc, #496]	@ (800dac0 <tcp_slowtmr+0x58c>)
 800d8d0:	fba1 1303 	umull	r1, r3, r1, r3
 800d8d4:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d8d6:	429a      	cmp	r2, r3
 800d8d8:	d911      	bls.n	800d8fe <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800d8da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d8dc:	f004 fac4 	bl	8011e68 <tcp_keepalive>
 800d8e0:	4603      	mov	r3, r0
 800d8e2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800d8e6:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d107      	bne.n	800d8fe <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800d8ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8f0:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800d8f4:	3301      	adds	r3, #1
 800d8f6:	b2da      	uxtb	r2, r3
 800d8f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8fa:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800d8fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d900:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d902:	2b00      	cmp	r3, #0
 800d904:	d011      	beq.n	800d92a <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800d906:	4b6c      	ldr	r3, [pc, #432]	@ (800dab8 <tcp_slowtmr+0x584>)
 800d908:	681a      	ldr	r2, [r3, #0]
 800d90a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d90c:	6a1b      	ldr	r3, [r3, #32]
 800d90e:	1ad2      	subs	r2, r2, r3
 800d910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d912:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800d916:	4619      	mov	r1, r3
 800d918:	460b      	mov	r3, r1
 800d91a:	005b      	lsls	r3, r3, #1
 800d91c:	440b      	add	r3, r1
 800d91e:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800d920:	429a      	cmp	r2, r3
 800d922:	d302      	bcc.n	800d92a <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 800d924:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d926:	f000 fddd 	bl	800e4e4 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800d92a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d92c:	7d1b      	ldrb	r3, [r3, #20]
 800d92e:	2b03      	cmp	r3, #3
 800d930:	d10b      	bne.n	800d94a <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d932:	4b61      	ldr	r3, [pc, #388]	@ (800dab8 <tcp_slowtmr+0x584>)
 800d934:	681a      	ldr	r2, [r3, #0]
 800d936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d938:	6a1b      	ldr	r3, [r3, #32]
 800d93a:	1ad3      	subs	r3, r2, r3
 800d93c:	2b28      	cmp	r3, #40	@ 0x28
 800d93e:	d904      	bls.n	800d94a <tcp_slowtmr+0x416>
        ++pcb_remove;
 800d940:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d944:	3301      	adds	r3, #1
 800d946:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800d94a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d94c:	7d1b      	ldrb	r3, [r3, #20]
 800d94e:	2b09      	cmp	r3, #9
 800d950:	d10b      	bne.n	800d96a <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d952:	4b59      	ldr	r3, [pc, #356]	@ (800dab8 <tcp_slowtmr+0x584>)
 800d954:	681a      	ldr	r2, [r3, #0]
 800d956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d958:	6a1b      	ldr	r3, [r3, #32]
 800d95a:	1ad3      	subs	r3, r2, r3
 800d95c:	2bf0      	cmp	r3, #240	@ 0xf0
 800d95e:	d904      	bls.n	800d96a <tcp_slowtmr+0x436>
        ++pcb_remove;
 800d960:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d964:	3301      	adds	r3, #1
 800d966:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800d96a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d060      	beq.n	800da34 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 800d972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d978:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800d97a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d97c:	f000 fbfe 	bl	800e17c <tcp_pcb_purge>
      if (prev != NULL) {
 800d980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d982:	2b00      	cmp	r3, #0
 800d984:	d010      	beq.n	800d9a8 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800d986:	4b50      	ldr	r3, [pc, #320]	@ (800dac8 <tcp_slowtmr+0x594>)
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d98c:	429a      	cmp	r2, r3
 800d98e:	d106      	bne.n	800d99e <tcp_slowtmr+0x46a>
 800d990:	4b4e      	ldr	r3, [pc, #312]	@ (800dacc <tcp_slowtmr+0x598>)
 800d992:	f240 526d 	movw	r2, #1389	@ 0x56d
 800d996:	494e      	ldr	r1, [pc, #312]	@ (800dad0 <tcp_slowtmr+0x59c>)
 800d998:	484e      	ldr	r0, [pc, #312]	@ (800dad4 <tcp_slowtmr+0x5a0>)
 800d99a:	f007 ffcd 	bl	8015938 <iprintf>
        prev->next = pcb->next;
 800d99e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9a0:	68da      	ldr	r2, [r3, #12]
 800d9a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9a4:	60da      	str	r2, [r3, #12]
 800d9a6:	e00f      	b.n	800d9c8 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800d9a8:	4b47      	ldr	r3, [pc, #284]	@ (800dac8 <tcp_slowtmr+0x594>)
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d9ae:	429a      	cmp	r2, r3
 800d9b0:	d006      	beq.n	800d9c0 <tcp_slowtmr+0x48c>
 800d9b2:	4b46      	ldr	r3, [pc, #280]	@ (800dacc <tcp_slowtmr+0x598>)
 800d9b4:	f240 5271 	movw	r2, #1393	@ 0x571
 800d9b8:	4947      	ldr	r1, [pc, #284]	@ (800dad8 <tcp_slowtmr+0x5a4>)
 800d9ba:	4846      	ldr	r0, [pc, #280]	@ (800dad4 <tcp_slowtmr+0x5a0>)
 800d9bc:	f007 ffbc 	bl	8015938 <iprintf>
        tcp_active_pcbs = pcb->next;
 800d9c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9c2:	68db      	ldr	r3, [r3, #12]
 800d9c4:	4a40      	ldr	r2, [pc, #256]	@ (800dac8 <tcp_slowtmr+0x594>)
 800d9c6:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800d9c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d013      	beq.n	800d9f8 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d9d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9d2:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800d9d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9d6:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800d9d8:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800d9da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9dc:	3304      	adds	r3, #4
 800d9de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d9e0:	8ad2      	ldrh	r2, [r2, #22]
 800d9e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d9e4:	8b09      	ldrh	r1, [r1, #24]
 800d9e6:	9102      	str	r1, [sp, #8]
 800d9e8:	9201      	str	r2, [sp, #4]
 800d9ea:	9300      	str	r3, [sp, #0]
 800d9ec:	462b      	mov	r3, r5
 800d9ee:	4622      	mov	r2, r4
 800d9f0:	4601      	mov	r1, r0
 800d9f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d9f4:	f004 f984 	bl	8011d00 <tcp_rst>
      err_arg = pcb->callback_arg;
 800d9f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9fa:	691b      	ldr	r3, [r3, #16]
 800d9fc:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800d9fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da00:	7d1b      	ldrb	r3, [r3, #20]
 800da02:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800da04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da06:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800da08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da0a:	68db      	ldr	r3, [r3, #12]
 800da0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800da0e:	6838      	ldr	r0, [r7, #0]
 800da10:	f7ff f9f2 	bl	800cdf8 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800da14:	4b31      	ldr	r3, [pc, #196]	@ (800dadc <tcp_slowtmr+0x5a8>)
 800da16:	2200      	movs	r2, #0
 800da18:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d004      	beq.n	800da2a <tcp_slowtmr+0x4f6>
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	f06f 010c 	mvn.w	r1, #12
 800da26:	68b8      	ldr	r0, [r7, #8]
 800da28:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800da2a:	4b2c      	ldr	r3, [pc, #176]	@ (800dadc <tcp_slowtmr+0x5a8>)
 800da2c:	781b      	ldrb	r3, [r3, #0]
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d037      	beq.n	800daa2 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800da32:	e592      	b.n	800d55a <tcp_slowtmr+0x26>
      prev = pcb;
 800da34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da36:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800da38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da3a:	68db      	ldr	r3, [r3, #12]
 800da3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800da3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da40:	7f1b      	ldrb	r3, [r3, #28]
 800da42:	3301      	adds	r3, #1
 800da44:	b2da      	uxtb	r2, r3
 800da46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da48:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800da4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da4c:	7f1a      	ldrb	r2, [r3, #28]
 800da4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da50:	7f5b      	ldrb	r3, [r3, #29]
 800da52:	429a      	cmp	r2, r3
 800da54:	d325      	bcc.n	800daa2 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800da56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da58:	2200      	movs	r2, #0
 800da5a:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800da5c:	4b1f      	ldr	r3, [pc, #124]	@ (800dadc <tcp_slowtmr+0x5a8>)
 800da5e:	2200      	movs	r2, #0
 800da60:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800da62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d00b      	beq.n	800da84 <tcp_slowtmr+0x550>
 800da6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800da72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da74:	6912      	ldr	r2, [r2, #16]
 800da76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800da78:	4610      	mov	r0, r2
 800da7a:	4798      	blx	r3
 800da7c:	4603      	mov	r3, r0
 800da7e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800da82:	e002      	b.n	800da8a <tcp_slowtmr+0x556>
 800da84:	2300      	movs	r3, #0
 800da86:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800da8a:	4b14      	ldr	r3, [pc, #80]	@ (800dadc <tcp_slowtmr+0x5a8>)
 800da8c:	781b      	ldrb	r3, [r3, #0]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	f47f ad62 	bne.w	800d558 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800da94:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d102      	bne.n	800daa2 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800da9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da9e:	f003 fb7b 	bl	8011198 <tcp_output>
  while (pcb != NULL) {
 800daa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	f47f ad5e 	bne.w	800d566 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800daaa:	2300      	movs	r3, #0
 800daac:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800daae:	4b0c      	ldr	r3, [pc, #48]	@ (800dae0 <tcp_slowtmr+0x5ac>)
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800dab4:	e069      	b.n	800db8a <tcp_slowtmr+0x656>
 800dab6:	bf00      	nop
 800dab8:	20008a3c 	.word	0x20008a3c
 800dabc:	000a4cb8 	.word	0x000a4cb8
 800dac0:	10624dd3 	.word	0x10624dd3
 800dac4:	000124f8 	.word	0x000124f8
 800dac8:	20008a48 	.word	0x20008a48
 800dacc:	08018c00 	.word	0x08018c00
 800dad0:	08019038 	.word	0x08019038
 800dad4:	08018c44 	.word	0x08018c44
 800dad8:	08019064 	.word	0x08019064
 800dadc:	20008a50 	.word	0x20008a50
 800dae0:	20008a4c 	.word	0x20008a4c
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800dae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dae6:	7d1b      	ldrb	r3, [r3, #20]
 800dae8:	2b0a      	cmp	r3, #10
 800daea:	d006      	beq.n	800dafa <tcp_slowtmr+0x5c6>
 800daec:	4b2b      	ldr	r3, [pc, #172]	@ (800db9c <tcp_slowtmr+0x668>)
 800daee:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800daf2:	492b      	ldr	r1, [pc, #172]	@ (800dba0 <tcp_slowtmr+0x66c>)
 800daf4:	482b      	ldr	r0, [pc, #172]	@ (800dba4 <tcp_slowtmr+0x670>)
 800daf6:	f007 ff1f 	bl	8015938 <iprintf>
    pcb_remove = 0;
 800dafa:	2300      	movs	r3, #0
 800dafc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800db00:	4b29      	ldr	r3, [pc, #164]	@ (800dba8 <tcp_slowtmr+0x674>)
 800db02:	681a      	ldr	r2, [r3, #0]
 800db04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db06:	6a1b      	ldr	r3, [r3, #32]
 800db08:	1ad3      	subs	r3, r2, r3
 800db0a:	2bf0      	cmp	r3, #240	@ 0xf0
 800db0c:	d904      	bls.n	800db18 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800db0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800db12:	3301      	adds	r3, #1
 800db14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800db18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d02f      	beq.n	800db80 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800db20:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800db22:	f000 fb2b 	bl	800e17c <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800db26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d010      	beq.n	800db4e <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800db2c:	4b1f      	ldr	r3, [pc, #124]	@ (800dbac <tcp_slowtmr+0x678>)
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800db32:	429a      	cmp	r2, r3
 800db34:	d106      	bne.n	800db44 <tcp_slowtmr+0x610>
 800db36:	4b19      	ldr	r3, [pc, #100]	@ (800db9c <tcp_slowtmr+0x668>)
 800db38:	f240 52af 	movw	r2, #1455	@ 0x5af
 800db3c:	491c      	ldr	r1, [pc, #112]	@ (800dbb0 <tcp_slowtmr+0x67c>)
 800db3e:	4819      	ldr	r0, [pc, #100]	@ (800dba4 <tcp_slowtmr+0x670>)
 800db40:	f007 fefa 	bl	8015938 <iprintf>
        prev->next = pcb->next;
 800db44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db46:	68da      	ldr	r2, [r3, #12]
 800db48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db4a:	60da      	str	r2, [r3, #12]
 800db4c:	e00f      	b.n	800db6e <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800db4e:	4b17      	ldr	r3, [pc, #92]	@ (800dbac <tcp_slowtmr+0x678>)
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800db54:	429a      	cmp	r2, r3
 800db56:	d006      	beq.n	800db66 <tcp_slowtmr+0x632>
 800db58:	4b10      	ldr	r3, [pc, #64]	@ (800db9c <tcp_slowtmr+0x668>)
 800db5a:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800db5e:	4915      	ldr	r1, [pc, #84]	@ (800dbb4 <tcp_slowtmr+0x680>)
 800db60:	4810      	ldr	r0, [pc, #64]	@ (800dba4 <tcp_slowtmr+0x670>)
 800db62:	f007 fee9 	bl	8015938 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800db66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db68:	68db      	ldr	r3, [r3, #12]
 800db6a:	4a10      	ldr	r2, [pc, #64]	@ (800dbac <tcp_slowtmr+0x678>)
 800db6c:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800db6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db70:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800db72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db74:	68db      	ldr	r3, [r3, #12]
 800db76:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800db78:	69f8      	ldr	r0, [r7, #28]
 800db7a:	f7ff f93d 	bl	800cdf8 <tcp_free>
 800db7e:	e004      	b.n	800db8a <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800db80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db82:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800db84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db86:	68db      	ldr	r3, [r3, #12]
 800db88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800db8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d1a9      	bne.n	800dae4 <tcp_slowtmr+0x5b0>
    }
  }
}
 800db90:	bf00      	nop
 800db92:	bf00      	nop
 800db94:	3730      	adds	r7, #48	@ 0x30
 800db96:	46bd      	mov	sp, r7
 800db98:	bdb0      	pop	{r4, r5, r7, pc}
 800db9a:	bf00      	nop
 800db9c:	08018c00 	.word	0x08018c00
 800dba0:	08019090 	.word	0x08019090
 800dba4:	08018c44 	.word	0x08018c44
 800dba8:	20008a3c 	.word	0x20008a3c
 800dbac:	20008a4c 	.word	0x20008a4c
 800dbb0:	080190c0 	.word	0x080190c0
 800dbb4:	080190e8 	.word	0x080190e8

0800dbb8 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800dbb8:	b580      	push	{r7, lr}
 800dbba:	b082      	sub	sp, #8
 800dbbc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800dbbe:	4b2d      	ldr	r3, [pc, #180]	@ (800dc74 <tcp_fasttmr+0xbc>)
 800dbc0:	781b      	ldrb	r3, [r3, #0]
 800dbc2:	3301      	adds	r3, #1
 800dbc4:	b2da      	uxtb	r2, r3
 800dbc6:	4b2b      	ldr	r3, [pc, #172]	@ (800dc74 <tcp_fasttmr+0xbc>)
 800dbc8:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800dbca:	4b2b      	ldr	r3, [pc, #172]	@ (800dc78 <tcp_fasttmr+0xc0>)
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800dbd0:	e048      	b.n	800dc64 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	7f9a      	ldrb	r2, [r3, #30]
 800dbd6:	4b27      	ldr	r3, [pc, #156]	@ (800dc74 <tcp_fasttmr+0xbc>)
 800dbd8:	781b      	ldrb	r3, [r3, #0]
 800dbda:	429a      	cmp	r2, r3
 800dbdc:	d03f      	beq.n	800dc5e <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800dbde:	4b25      	ldr	r3, [pc, #148]	@ (800dc74 <tcp_fasttmr+0xbc>)
 800dbe0:	781a      	ldrb	r2, [r3, #0]
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	8b5b      	ldrh	r3, [r3, #26]
 800dbea:	f003 0301 	and.w	r3, r3, #1
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d010      	beq.n	800dc14 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	8b5b      	ldrh	r3, [r3, #26]
 800dbf6:	f043 0302 	orr.w	r3, r3, #2
 800dbfa:	b29a      	uxth	r2, r3
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800dc00:	6878      	ldr	r0, [r7, #4]
 800dc02:	f003 fac9 	bl	8011198 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	8b5b      	ldrh	r3, [r3, #26]
 800dc0a:	f023 0303 	bic.w	r3, r3, #3
 800dc0e:	b29a      	uxth	r2, r3
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	8b5b      	ldrh	r3, [r3, #26]
 800dc18:	f003 0308 	and.w	r3, r3, #8
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d009      	beq.n	800dc34 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	8b5b      	ldrh	r3, [r3, #26]
 800dc24:	f023 0308 	bic.w	r3, r3, #8
 800dc28:	b29a      	uxth	r2, r3
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800dc2e:	6878      	ldr	r0, [r7, #4]
 800dc30:	f7ff fa76 	bl	800d120 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	68db      	ldr	r3, [r3, #12]
 800dc38:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d00a      	beq.n	800dc58 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800dc42:	4b0e      	ldr	r3, [pc, #56]	@ (800dc7c <tcp_fasttmr+0xc4>)
 800dc44:	2200      	movs	r2, #0
 800dc46:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800dc48:	6878      	ldr	r0, [r7, #4]
 800dc4a:	f000 f819 	bl	800dc80 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800dc4e:	4b0b      	ldr	r3, [pc, #44]	@ (800dc7c <tcp_fasttmr+0xc4>)
 800dc50:	781b      	ldrb	r3, [r3, #0]
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d000      	beq.n	800dc58 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800dc56:	e7b8      	b.n	800dbca <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800dc58:	683b      	ldr	r3, [r7, #0]
 800dc5a:	607b      	str	r3, [r7, #4]
 800dc5c:	e002      	b.n	800dc64 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	68db      	ldr	r3, [r3, #12]
 800dc62:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d1b3      	bne.n	800dbd2 <tcp_fasttmr+0x1a>
    }
  }
}
 800dc6a:	bf00      	nop
 800dc6c:	bf00      	nop
 800dc6e:	3708      	adds	r7, #8
 800dc70:	46bd      	mov	sp, r7
 800dc72:	bd80      	pop	{r7, pc}
 800dc74:	20008a52 	.word	0x20008a52
 800dc78:	20008a48 	.word	0x20008a48
 800dc7c:	20008a50 	.word	0x20008a50

0800dc80 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800dc80:	b590      	push	{r4, r7, lr}
 800dc82:	b085      	sub	sp, #20
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d109      	bne.n	800dca2 <tcp_process_refused_data+0x22>
 800dc8e:	4b37      	ldr	r3, [pc, #220]	@ (800dd6c <tcp_process_refused_data+0xec>)
 800dc90:	f240 6209 	movw	r2, #1545	@ 0x609
 800dc94:	4936      	ldr	r1, [pc, #216]	@ (800dd70 <tcp_process_refused_data+0xf0>)
 800dc96:	4837      	ldr	r0, [pc, #220]	@ (800dd74 <tcp_process_refused_data+0xf4>)
 800dc98:	f007 fe4e 	bl	8015938 <iprintf>
 800dc9c:	f06f 030f 	mvn.w	r3, #15
 800dca0:	e060      	b.n	800dd64 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dca6:	7b5b      	ldrb	r3, [r3, #13]
 800dca8:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dcae:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	2200      	movs	r2, #0
 800dcb4:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d00b      	beq.n	800dcd8 <tcp_process_refused_data+0x58>
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	6918      	ldr	r0, [r3, #16]
 800dcca:	2300      	movs	r3, #0
 800dccc:	68ba      	ldr	r2, [r7, #8]
 800dcce:	6879      	ldr	r1, [r7, #4]
 800dcd0:	47a0      	blx	r4
 800dcd2:	4603      	mov	r3, r0
 800dcd4:	73fb      	strb	r3, [r7, #15]
 800dcd6:	e007      	b.n	800dce8 <tcp_process_refused_data+0x68>
 800dcd8:	2300      	movs	r3, #0
 800dcda:	68ba      	ldr	r2, [r7, #8]
 800dcdc:	6879      	ldr	r1, [r7, #4]
 800dcde:	2000      	movs	r0, #0
 800dce0:	f000 f8a4 	bl	800de2c <tcp_recv_null>
 800dce4:	4603      	mov	r3, r0
 800dce6:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800dce8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d12a      	bne.n	800dd46 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800dcf0:	7bbb      	ldrb	r3, [r7, #14]
 800dcf2:	f003 0320 	and.w	r3, r3, #32
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d033      	beq.n	800dd62 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dcfe:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800dd02:	d005      	beq.n	800dd10 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dd08:	3301      	adds	r3, #1
 800dd0a:	b29a      	uxth	r2, r3
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d00b      	beq.n	800dd32 <tcp_process_refused_data+0xb2>
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	6918      	ldr	r0, [r3, #16]
 800dd24:	2300      	movs	r3, #0
 800dd26:	2200      	movs	r2, #0
 800dd28:	6879      	ldr	r1, [r7, #4]
 800dd2a:	47a0      	blx	r4
 800dd2c:	4603      	mov	r3, r0
 800dd2e:	73fb      	strb	r3, [r7, #15]
 800dd30:	e001      	b.n	800dd36 <tcp_process_refused_data+0xb6>
 800dd32:	2300      	movs	r3, #0
 800dd34:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800dd36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dd3a:	f113 0f0d 	cmn.w	r3, #13
 800dd3e:	d110      	bne.n	800dd62 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800dd40:	f06f 030c 	mvn.w	r3, #12
 800dd44:	e00e      	b.n	800dd64 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800dd46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dd4a:	f113 0f0d 	cmn.w	r3, #13
 800dd4e:	d102      	bne.n	800dd56 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800dd50:	f06f 030c 	mvn.w	r3, #12
 800dd54:	e006      	b.n	800dd64 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	68ba      	ldr	r2, [r7, #8]
 800dd5a:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800dd5c:	f06f 0304 	mvn.w	r3, #4
 800dd60:	e000      	b.n	800dd64 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800dd62:	2300      	movs	r3, #0
}
 800dd64:	4618      	mov	r0, r3
 800dd66:	3714      	adds	r7, #20
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	bd90      	pop	{r4, r7, pc}
 800dd6c:	08018c00 	.word	0x08018c00
 800dd70:	08019110 	.word	0x08019110
 800dd74:	08018c44 	.word	0x08018c44

0800dd78 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b084      	sub	sp, #16
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800dd80:	e007      	b.n	800dd92 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800dd88:	6878      	ldr	r0, [r7, #4]
 800dd8a:	f000 f80a 	bl	800dda2 <tcp_seg_free>
    seg = next;
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d1f4      	bne.n	800dd82 <tcp_segs_free+0xa>
  }
}
 800dd98:	bf00      	nop
 800dd9a:	bf00      	nop
 800dd9c:	3710      	adds	r7, #16
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	bd80      	pop	{r7, pc}

0800dda2 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800dda2:	b580      	push	{r7, lr}
 800dda4:	b082      	sub	sp, #8
 800dda6:	af00      	add	r7, sp, #0
 800dda8:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d00c      	beq.n	800ddca <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	685b      	ldr	r3, [r3, #4]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d004      	beq.n	800ddc2 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	685b      	ldr	r3, [r3, #4]
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	f7fe fd7b 	bl	800c8b8 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800ddc2:	6879      	ldr	r1, [r7, #4]
 800ddc4:	2003      	movs	r0, #3
 800ddc6:	f7fd ff01 	bl	800bbcc <memp_free>
  }
}
 800ddca:	bf00      	nop
 800ddcc:	3708      	adds	r7, #8
 800ddce:	46bd      	mov	sp, r7
 800ddd0:	bd80      	pop	{r7, pc}
	...

0800ddd4 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b084      	sub	sp, #16
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d106      	bne.n	800ddf0 <tcp_seg_copy+0x1c>
 800dde2:	4b0f      	ldr	r3, [pc, #60]	@ (800de20 <tcp_seg_copy+0x4c>)
 800dde4:	f240 6282 	movw	r2, #1666	@ 0x682
 800dde8:	490e      	ldr	r1, [pc, #56]	@ (800de24 <tcp_seg_copy+0x50>)
 800ddea:	480f      	ldr	r0, [pc, #60]	@ (800de28 <tcp_seg_copy+0x54>)
 800ddec:	f007 fda4 	bl	8015938 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800ddf0:	2003      	movs	r0, #3
 800ddf2:	f7fd fe7b 	bl	800baec <memp_malloc>
 800ddf6:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d101      	bne.n	800de02 <tcp_seg_copy+0x2e>
    return NULL;
 800ddfe:	2300      	movs	r3, #0
 800de00:	e00a      	b.n	800de18 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800de02:	2210      	movs	r2, #16
 800de04:	6879      	ldr	r1, [r7, #4]
 800de06:	68f8      	ldr	r0, [r7, #12]
 800de08:	f007 ff67 	bl	8015cda <memcpy>
  pbuf_ref(cseg->p);
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	685b      	ldr	r3, [r3, #4]
 800de10:	4618      	mov	r0, r3
 800de12:	f7fe fdf1 	bl	800c9f8 <pbuf_ref>
  return cseg;
 800de16:	68fb      	ldr	r3, [r7, #12]
}
 800de18:	4618      	mov	r0, r3
 800de1a:	3710      	adds	r7, #16
 800de1c:	46bd      	mov	sp, r7
 800de1e:	bd80      	pop	{r7, pc}
 800de20:	08018c00 	.word	0x08018c00
 800de24:	08019154 	.word	0x08019154
 800de28:	08018c44 	.word	0x08018c44

0800de2c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800de2c:	b580      	push	{r7, lr}
 800de2e:	b084      	sub	sp, #16
 800de30:	af00      	add	r7, sp, #0
 800de32:	60f8      	str	r0, [r7, #12]
 800de34:	60b9      	str	r1, [r7, #8]
 800de36:	607a      	str	r2, [r7, #4]
 800de38:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800de3a:	68bb      	ldr	r3, [r7, #8]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d109      	bne.n	800de54 <tcp_recv_null+0x28>
 800de40:	4b12      	ldr	r3, [pc, #72]	@ (800de8c <tcp_recv_null+0x60>)
 800de42:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800de46:	4912      	ldr	r1, [pc, #72]	@ (800de90 <tcp_recv_null+0x64>)
 800de48:	4812      	ldr	r0, [pc, #72]	@ (800de94 <tcp_recv_null+0x68>)
 800de4a:	f007 fd75 	bl	8015938 <iprintf>
 800de4e:	f06f 030f 	mvn.w	r3, #15
 800de52:	e016      	b.n	800de82 <tcp_recv_null+0x56>

  if (p != NULL) {
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d009      	beq.n	800de6e <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	891b      	ldrh	r3, [r3, #8]
 800de5e:	4619      	mov	r1, r3
 800de60:	68b8      	ldr	r0, [r7, #8]
 800de62:	f7ff fb17 	bl	800d494 <tcp_recved>
    pbuf_free(p);
 800de66:	6878      	ldr	r0, [r7, #4]
 800de68:	f7fe fd26 	bl	800c8b8 <pbuf_free>
 800de6c:	e008      	b.n	800de80 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800de6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d104      	bne.n	800de80 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800de76:	68b8      	ldr	r0, [r7, #8]
 800de78:	f7ff f9bc 	bl	800d1f4 <tcp_close>
 800de7c:	4603      	mov	r3, r0
 800de7e:	e000      	b.n	800de82 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800de80:	2300      	movs	r3, #0
}
 800de82:	4618      	mov	r0, r3
 800de84:	3710      	adds	r7, #16
 800de86:	46bd      	mov	sp, r7
 800de88:	bd80      	pop	{r7, pc}
 800de8a:	bf00      	nop
 800de8c:	08018c00 	.word	0x08018c00
 800de90:	08019170 	.word	0x08019170
 800de94:	08018c44 	.word	0x08018c44

0800de98 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800de98:	b580      	push	{r7, lr}
 800de9a:	b086      	sub	sp, #24
 800de9c:	af00      	add	r7, sp, #0
 800de9e:	4603      	mov	r3, r0
 800dea0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800dea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	db01      	blt.n	800deae <tcp_kill_prio+0x16>
 800deaa:	79fb      	ldrb	r3, [r7, #7]
 800deac:	e000      	b.n	800deb0 <tcp_kill_prio+0x18>
 800deae:	237f      	movs	r3, #127	@ 0x7f
 800deb0:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800deb2:	7afb      	ldrb	r3, [r7, #11]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d034      	beq.n	800df22 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800deb8:	7afb      	ldrb	r3, [r7, #11]
 800deba:	3b01      	subs	r3, #1
 800debc:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800debe:	2300      	movs	r3, #0
 800dec0:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800dec2:	2300      	movs	r3, #0
 800dec4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800dec6:	4b19      	ldr	r3, [pc, #100]	@ (800df2c <tcp_kill_prio+0x94>)
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	617b      	str	r3, [r7, #20]
 800decc:	e01f      	b.n	800df0e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800dece:	697b      	ldr	r3, [r7, #20]
 800ded0:	7d5b      	ldrb	r3, [r3, #21]
 800ded2:	7afa      	ldrb	r2, [r7, #11]
 800ded4:	429a      	cmp	r2, r3
 800ded6:	d80c      	bhi.n	800def2 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ded8:	697b      	ldr	r3, [r7, #20]
 800deda:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800dedc:	7afa      	ldrb	r2, [r7, #11]
 800dede:	429a      	cmp	r2, r3
 800dee0:	d112      	bne.n	800df08 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800dee2:	4b13      	ldr	r3, [pc, #76]	@ (800df30 <tcp_kill_prio+0x98>)
 800dee4:	681a      	ldr	r2, [r3, #0]
 800dee6:	697b      	ldr	r3, [r7, #20]
 800dee8:	6a1b      	ldr	r3, [r3, #32]
 800deea:	1ad3      	subs	r3, r2, r3
 800deec:	68fa      	ldr	r2, [r7, #12]
 800deee:	429a      	cmp	r2, r3
 800def0:	d80a      	bhi.n	800df08 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800def2:	4b0f      	ldr	r3, [pc, #60]	@ (800df30 <tcp_kill_prio+0x98>)
 800def4:	681a      	ldr	r2, [r3, #0]
 800def6:	697b      	ldr	r3, [r7, #20]
 800def8:	6a1b      	ldr	r3, [r3, #32]
 800defa:	1ad3      	subs	r3, r2, r3
 800defc:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800defe:	697b      	ldr	r3, [r7, #20]
 800df00:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800df02:	697b      	ldr	r3, [r7, #20]
 800df04:	7d5b      	ldrb	r3, [r3, #21]
 800df06:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800df08:	697b      	ldr	r3, [r7, #20]
 800df0a:	68db      	ldr	r3, [r3, #12]
 800df0c:	617b      	str	r3, [r7, #20]
 800df0e:	697b      	ldr	r3, [r7, #20]
 800df10:	2b00      	cmp	r3, #0
 800df12:	d1dc      	bne.n	800dece <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800df14:	693b      	ldr	r3, [r7, #16]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d004      	beq.n	800df24 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800df1a:	6938      	ldr	r0, [r7, #16]
 800df1c:	f7ff fa54 	bl	800d3c8 <tcp_abort>
 800df20:	e000      	b.n	800df24 <tcp_kill_prio+0x8c>
    return;
 800df22:	bf00      	nop
  }
}
 800df24:	3718      	adds	r7, #24
 800df26:	46bd      	mov	sp, r7
 800df28:	bd80      	pop	{r7, pc}
 800df2a:	bf00      	nop
 800df2c:	20008a48 	.word	0x20008a48
 800df30:	20008a3c 	.word	0x20008a3c

0800df34 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800df34:	b580      	push	{r7, lr}
 800df36:	b086      	sub	sp, #24
 800df38:	af00      	add	r7, sp, #0
 800df3a:	4603      	mov	r3, r0
 800df3c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800df3e:	79fb      	ldrb	r3, [r7, #7]
 800df40:	2b08      	cmp	r3, #8
 800df42:	d009      	beq.n	800df58 <tcp_kill_state+0x24>
 800df44:	79fb      	ldrb	r3, [r7, #7]
 800df46:	2b09      	cmp	r3, #9
 800df48:	d006      	beq.n	800df58 <tcp_kill_state+0x24>
 800df4a:	4b1a      	ldr	r3, [pc, #104]	@ (800dfb4 <tcp_kill_state+0x80>)
 800df4c:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800df50:	4919      	ldr	r1, [pc, #100]	@ (800dfb8 <tcp_kill_state+0x84>)
 800df52:	481a      	ldr	r0, [pc, #104]	@ (800dfbc <tcp_kill_state+0x88>)
 800df54:	f007 fcf0 	bl	8015938 <iprintf>

  inactivity = 0;
 800df58:	2300      	movs	r3, #0
 800df5a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800df5c:	2300      	movs	r3, #0
 800df5e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800df60:	4b17      	ldr	r3, [pc, #92]	@ (800dfc0 <tcp_kill_state+0x8c>)
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	617b      	str	r3, [r7, #20]
 800df66:	e017      	b.n	800df98 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800df68:	697b      	ldr	r3, [r7, #20]
 800df6a:	7d1b      	ldrb	r3, [r3, #20]
 800df6c:	79fa      	ldrb	r2, [r7, #7]
 800df6e:	429a      	cmp	r2, r3
 800df70:	d10f      	bne.n	800df92 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800df72:	4b14      	ldr	r3, [pc, #80]	@ (800dfc4 <tcp_kill_state+0x90>)
 800df74:	681a      	ldr	r2, [r3, #0]
 800df76:	697b      	ldr	r3, [r7, #20]
 800df78:	6a1b      	ldr	r3, [r3, #32]
 800df7a:	1ad3      	subs	r3, r2, r3
 800df7c:	68fa      	ldr	r2, [r7, #12]
 800df7e:	429a      	cmp	r2, r3
 800df80:	d807      	bhi.n	800df92 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800df82:	4b10      	ldr	r3, [pc, #64]	@ (800dfc4 <tcp_kill_state+0x90>)
 800df84:	681a      	ldr	r2, [r3, #0]
 800df86:	697b      	ldr	r3, [r7, #20]
 800df88:	6a1b      	ldr	r3, [r3, #32]
 800df8a:	1ad3      	subs	r3, r2, r3
 800df8c:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800df8e:	697b      	ldr	r3, [r7, #20]
 800df90:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800df92:	697b      	ldr	r3, [r7, #20]
 800df94:	68db      	ldr	r3, [r3, #12]
 800df96:	617b      	str	r3, [r7, #20]
 800df98:	697b      	ldr	r3, [r7, #20]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d1e4      	bne.n	800df68 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800df9e:	693b      	ldr	r3, [r7, #16]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d003      	beq.n	800dfac <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800dfa4:	2100      	movs	r1, #0
 800dfa6:	6938      	ldr	r0, [r7, #16]
 800dfa8:	f7ff f950 	bl	800d24c <tcp_abandon>
  }
}
 800dfac:	bf00      	nop
 800dfae:	3718      	adds	r7, #24
 800dfb0:	46bd      	mov	sp, r7
 800dfb2:	bd80      	pop	{r7, pc}
 800dfb4:	08018c00 	.word	0x08018c00
 800dfb8:	0801918c 	.word	0x0801918c
 800dfbc:	08018c44 	.word	0x08018c44
 800dfc0:	20008a48 	.word	0x20008a48
 800dfc4:	20008a3c 	.word	0x20008a3c

0800dfc8 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	b084      	sub	sp, #16
 800dfcc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800dfce:	2300      	movs	r3, #0
 800dfd0:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800dfd6:	4b12      	ldr	r3, [pc, #72]	@ (800e020 <tcp_kill_timewait+0x58>)
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	60fb      	str	r3, [r7, #12]
 800dfdc:	e012      	b.n	800e004 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800dfde:	4b11      	ldr	r3, [pc, #68]	@ (800e024 <tcp_kill_timewait+0x5c>)
 800dfe0:	681a      	ldr	r2, [r3, #0]
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	6a1b      	ldr	r3, [r3, #32]
 800dfe6:	1ad3      	subs	r3, r2, r3
 800dfe8:	687a      	ldr	r2, [r7, #4]
 800dfea:	429a      	cmp	r2, r3
 800dfec:	d807      	bhi.n	800dffe <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800dfee:	4b0d      	ldr	r3, [pc, #52]	@ (800e024 <tcp_kill_timewait+0x5c>)
 800dff0:	681a      	ldr	r2, [r3, #0]
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	6a1b      	ldr	r3, [r3, #32]
 800dff6:	1ad3      	subs	r3, r2, r3
 800dff8:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	68db      	ldr	r3, [r3, #12]
 800e002:	60fb      	str	r3, [r7, #12]
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d1e9      	bne.n	800dfde <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800e00a:	68bb      	ldr	r3, [r7, #8]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d002      	beq.n	800e016 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800e010:	68b8      	ldr	r0, [r7, #8]
 800e012:	f7ff f9d9 	bl	800d3c8 <tcp_abort>
  }
}
 800e016:	bf00      	nop
 800e018:	3710      	adds	r7, #16
 800e01a:	46bd      	mov	sp, r7
 800e01c:	bd80      	pop	{r7, pc}
 800e01e:	bf00      	nop
 800e020:	20008a4c 	.word	0x20008a4c
 800e024:	20008a3c 	.word	0x20008a3c

0800e028 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800e028:	b580      	push	{r7, lr}
 800e02a:	b082      	sub	sp, #8
 800e02c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800e02e:	4b10      	ldr	r3, [pc, #64]	@ (800e070 <tcp_handle_closepend+0x48>)
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800e034:	e014      	b.n	800e060 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	68db      	ldr	r3, [r3, #12]
 800e03a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	8b5b      	ldrh	r3, [r3, #26]
 800e040:	f003 0308 	and.w	r3, r3, #8
 800e044:	2b00      	cmp	r3, #0
 800e046:	d009      	beq.n	800e05c <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	8b5b      	ldrh	r3, [r3, #26]
 800e04c:	f023 0308 	bic.w	r3, r3, #8
 800e050:	b29a      	uxth	r2, r3
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800e056:	6878      	ldr	r0, [r7, #4]
 800e058:	f7ff f862 	bl	800d120 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800e05c:	683b      	ldr	r3, [r7, #0]
 800e05e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	2b00      	cmp	r3, #0
 800e064:	d1e7      	bne.n	800e036 <tcp_handle_closepend+0xe>
  }
}
 800e066:	bf00      	nop
 800e068:	bf00      	nop
 800e06a:	3708      	adds	r7, #8
 800e06c:	46bd      	mov	sp, r7
 800e06e:	bd80      	pop	{r7, pc}
 800e070:	20008a48 	.word	0x20008a48

0800e074 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b084      	sub	sp, #16
 800e078:	af00      	add	r7, sp, #0
 800e07a:	4603      	mov	r3, r0
 800e07c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e07e:	2001      	movs	r0, #1
 800e080:	f7fd fd34 	bl	800baec <memp_malloc>
 800e084:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d126      	bne.n	800e0da <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800e08c:	f7ff ffcc 	bl	800e028 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800e090:	f7ff ff9a 	bl	800dfc8 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e094:	2001      	movs	r0, #1
 800e096:	f7fd fd29 	bl	800baec <memp_malloc>
 800e09a:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d11b      	bne.n	800e0da <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800e0a2:	2009      	movs	r0, #9
 800e0a4:	f7ff ff46 	bl	800df34 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e0a8:	2001      	movs	r0, #1
 800e0aa:	f7fd fd1f 	bl	800baec <memp_malloc>
 800e0ae:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d111      	bne.n	800e0da <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800e0b6:	2008      	movs	r0, #8
 800e0b8:	f7ff ff3c 	bl	800df34 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e0bc:	2001      	movs	r0, #1
 800e0be:	f7fd fd15 	bl	800baec <memp_malloc>
 800e0c2:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d107      	bne.n	800e0da <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800e0ca:	79fb      	ldrb	r3, [r7, #7]
 800e0cc:	4618      	mov	r0, r3
 800e0ce:	f7ff fee3 	bl	800de98 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e0d2:	2001      	movs	r0, #1
 800e0d4:	f7fd fd0a 	bl	800baec <memp_malloc>
 800e0d8:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d03f      	beq.n	800e160 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800e0e0:	229c      	movs	r2, #156	@ 0x9c
 800e0e2:	2100      	movs	r1, #0
 800e0e4:	68f8      	ldr	r0, [r7, #12]
 800e0e6:	f007 fd7f 	bl	8015be8 <memset>
    pcb->prio = prio;
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	79fa      	ldrb	r2, [r7, #7]
 800e0ee:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800e0f6:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800e100:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	22ff      	movs	r2, #255	@ 0xff
 800e10e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800e116:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	2206      	movs	r2, #6
 800e11c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	2206      	movs	r2, #6
 800e124:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e12c:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	2201      	movs	r2, #1
 800e132:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800e136:	4b0d      	ldr	r3, [pc, #52]	@ (800e16c <tcp_alloc+0xf8>)
 800e138:	681a      	ldr	r2, [r3, #0]
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800e13e:	4b0c      	ldr	r3, [pc, #48]	@ (800e170 <tcp_alloc+0xfc>)
 800e140:	781a      	ldrb	r2, [r3, #0]
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800e14c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	4a08      	ldr	r2, [pc, #32]	@ (800e174 <tcp_alloc+0x100>)
 800e154:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	4a07      	ldr	r2, [pc, #28]	@ (800e178 <tcp_alloc+0x104>)
 800e15c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800e160:	68fb      	ldr	r3, [r7, #12]
}
 800e162:	4618      	mov	r0, r3
 800e164:	3710      	adds	r7, #16
 800e166:	46bd      	mov	sp, r7
 800e168:	bd80      	pop	{r7, pc}
 800e16a:	bf00      	nop
 800e16c:	20008a3c 	.word	0x20008a3c
 800e170:	20008a52 	.word	0x20008a52
 800e174:	0800de2d 	.word	0x0800de2d
 800e178:	006ddd00 	.word	0x006ddd00

0800e17c <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b082      	sub	sp, #8
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	2b00      	cmp	r3, #0
 800e188:	d107      	bne.n	800e19a <tcp_pcb_purge+0x1e>
 800e18a:	4b21      	ldr	r3, [pc, #132]	@ (800e210 <tcp_pcb_purge+0x94>)
 800e18c:	f640 0251 	movw	r2, #2129	@ 0x851
 800e190:	4920      	ldr	r1, [pc, #128]	@ (800e214 <tcp_pcb_purge+0x98>)
 800e192:	4821      	ldr	r0, [pc, #132]	@ (800e218 <tcp_pcb_purge+0x9c>)
 800e194:	f007 fbd0 	bl	8015938 <iprintf>
 800e198:	e037      	b.n	800e20a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	7d1b      	ldrb	r3, [r3, #20]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d033      	beq.n	800e20a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800e1a6:	2b0a      	cmp	r3, #10
 800e1a8:	d02f      	beq.n	800e20a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800e1ae:	2b01      	cmp	r3, #1
 800e1b0:	d02b      	beq.n	800e20a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d007      	beq.n	800e1ca <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e1be:	4618      	mov	r0, r3
 800e1c0:	f7fe fb7a 	bl	800c8b8 <pbuf_free>
      pcb->refused_data = NULL;
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	2200      	movs	r2, #0
 800e1c8:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d002      	beq.n	800e1d8 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800e1d2:	6878      	ldr	r0, [r7, #4]
 800e1d4:	f000 f986 	bl	800e4e4 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e1de:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e1e4:	4618      	mov	r0, r3
 800e1e6:	f7ff fdc7 	bl	800dd78 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	f7ff fdc2 	bl	800dd78 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	66da      	str	r2, [r3, #108]	@ 0x6c
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	2200      	movs	r2, #0
 800e206:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800e20a:	3708      	adds	r7, #8
 800e20c:	46bd      	mov	sp, r7
 800e20e:	bd80      	pop	{r7, pc}
 800e210:	08018c00 	.word	0x08018c00
 800e214:	0801924c 	.word	0x0801924c
 800e218:	08018c44 	.word	0x08018c44

0800e21c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b084      	sub	sp, #16
 800e220:	af00      	add	r7, sp, #0
 800e222:	6078      	str	r0, [r7, #4]
 800e224:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800e226:	683b      	ldr	r3, [r7, #0]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d106      	bne.n	800e23a <tcp_pcb_remove+0x1e>
 800e22c:	4b3e      	ldr	r3, [pc, #248]	@ (800e328 <tcp_pcb_remove+0x10c>)
 800e22e:	f640 0283 	movw	r2, #2179	@ 0x883
 800e232:	493e      	ldr	r1, [pc, #248]	@ (800e32c <tcp_pcb_remove+0x110>)
 800e234:	483e      	ldr	r0, [pc, #248]	@ (800e330 <tcp_pcb_remove+0x114>)
 800e236:	f007 fb7f 	bl	8015938 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d106      	bne.n	800e24e <tcp_pcb_remove+0x32>
 800e240:	4b39      	ldr	r3, [pc, #228]	@ (800e328 <tcp_pcb_remove+0x10c>)
 800e242:	f640 0284 	movw	r2, #2180	@ 0x884
 800e246:	493b      	ldr	r1, [pc, #236]	@ (800e334 <tcp_pcb_remove+0x118>)
 800e248:	4839      	ldr	r0, [pc, #228]	@ (800e330 <tcp_pcb_remove+0x114>)
 800e24a:	f007 fb75 	bl	8015938 <iprintf>

  TCP_RMV(pcblist, pcb);
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	683a      	ldr	r2, [r7, #0]
 800e254:	429a      	cmp	r2, r3
 800e256:	d105      	bne.n	800e264 <tcp_pcb_remove+0x48>
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	68da      	ldr	r2, [r3, #12]
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	601a      	str	r2, [r3, #0]
 800e262:	e013      	b.n	800e28c <tcp_pcb_remove+0x70>
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	60fb      	str	r3, [r7, #12]
 800e26a:	e00c      	b.n	800e286 <tcp_pcb_remove+0x6a>
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	68db      	ldr	r3, [r3, #12]
 800e270:	683a      	ldr	r2, [r7, #0]
 800e272:	429a      	cmp	r2, r3
 800e274:	d104      	bne.n	800e280 <tcp_pcb_remove+0x64>
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	68da      	ldr	r2, [r3, #12]
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	60da      	str	r2, [r3, #12]
 800e27e:	e005      	b.n	800e28c <tcp_pcb_remove+0x70>
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	68db      	ldr	r3, [r3, #12]
 800e284:	60fb      	str	r3, [r7, #12]
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d1ef      	bne.n	800e26c <tcp_pcb_remove+0x50>
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	2200      	movs	r2, #0
 800e290:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800e292:	6838      	ldr	r0, [r7, #0]
 800e294:	f7ff ff72 	bl	800e17c <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800e298:	683b      	ldr	r3, [r7, #0]
 800e29a:	7d1b      	ldrb	r3, [r3, #20]
 800e29c:	2b0a      	cmp	r3, #10
 800e29e:	d013      	beq.n	800e2c8 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800e2a0:	683b      	ldr	r3, [r7, #0]
 800e2a2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800e2a4:	2b01      	cmp	r3, #1
 800e2a6:	d00f      	beq.n	800e2c8 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800e2a8:	683b      	ldr	r3, [r7, #0]
 800e2aa:	8b5b      	ldrh	r3, [r3, #26]
 800e2ac:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d009      	beq.n	800e2c8 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800e2b4:	683b      	ldr	r3, [r7, #0]
 800e2b6:	8b5b      	ldrh	r3, [r3, #26]
 800e2b8:	f043 0302 	orr.w	r3, r3, #2
 800e2bc:	b29a      	uxth	r2, r3
 800e2be:	683b      	ldr	r3, [r7, #0]
 800e2c0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e2c2:	6838      	ldr	r0, [r7, #0]
 800e2c4:	f002 ff68 	bl	8011198 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800e2c8:	683b      	ldr	r3, [r7, #0]
 800e2ca:	7d1b      	ldrb	r3, [r3, #20]
 800e2cc:	2b01      	cmp	r3, #1
 800e2ce:	d020      	beq.n	800e312 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800e2d0:	683b      	ldr	r3, [r7, #0]
 800e2d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d006      	beq.n	800e2e6 <tcp_pcb_remove+0xca>
 800e2d8:	4b13      	ldr	r3, [pc, #76]	@ (800e328 <tcp_pcb_remove+0x10c>)
 800e2da:	f640 0293 	movw	r2, #2195	@ 0x893
 800e2de:	4916      	ldr	r1, [pc, #88]	@ (800e338 <tcp_pcb_remove+0x11c>)
 800e2e0:	4813      	ldr	r0, [pc, #76]	@ (800e330 <tcp_pcb_remove+0x114>)
 800e2e2:	f007 fb29 	bl	8015938 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800e2e6:	683b      	ldr	r3, [r7, #0]
 800e2e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d006      	beq.n	800e2fc <tcp_pcb_remove+0xe0>
 800e2ee:	4b0e      	ldr	r3, [pc, #56]	@ (800e328 <tcp_pcb_remove+0x10c>)
 800e2f0:	f640 0294 	movw	r2, #2196	@ 0x894
 800e2f4:	4911      	ldr	r1, [pc, #68]	@ (800e33c <tcp_pcb_remove+0x120>)
 800e2f6:	480e      	ldr	r0, [pc, #56]	@ (800e330 <tcp_pcb_remove+0x114>)
 800e2f8:	f007 fb1e 	bl	8015938 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800e2fc:	683b      	ldr	r3, [r7, #0]
 800e2fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e300:	2b00      	cmp	r3, #0
 800e302:	d006      	beq.n	800e312 <tcp_pcb_remove+0xf6>
 800e304:	4b08      	ldr	r3, [pc, #32]	@ (800e328 <tcp_pcb_remove+0x10c>)
 800e306:	f640 0296 	movw	r2, #2198	@ 0x896
 800e30a:	490d      	ldr	r1, [pc, #52]	@ (800e340 <tcp_pcb_remove+0x124>)
 800e30c:	4808      	ldr	r0, [pc, #32]	@ (800e330 <tcp_pcb_remove+0x114>)
 800e30e:	f007 fb13 	bl	8015938 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800e312:	683b      	ldr	r3, [r7, #0]
 800e314:	2200      	movs	r2, #0
 800e316:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800e318:	683b      	ldr	r3, [r7, #0]
 800e31a:	2200      	movs	r2, #0
 800e31c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800e31e:	bf00      	nop
 800e320:	3710      	adds	r7, #16
 800e322:	46bd      	mov	sp, r7
 800e324:	bd80      	pop	{r7, pc}
 800e326:	bf00      	nop
 800e328:	08018c00 	.word	0x08018c00
 800e32c:	08019268 	.word	0x08019268
 800e330:	08018c44 	.word	0x08018c44
 800e334:	08019284 	.word	0x08019284
 800e338:	080192a4 	.word	0x080192a4
 800e33c:	080192bc 	.word	0x080192bc
 800e340:	080192d8 	.word	0x080192d8

0800e344 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b082      	sub	sp, #8
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d106      	bne.n	800e360 <tcp_next_iss+0x1c>
 800e352:	4b0a      	ldr	r3, [pc, #40]	@ (800e37c <tcp_next_iss+0x38>)
 800e354:	f640 02af 	movw	r2, #2223	@ 0x8af
 800e358:	4909      	ldr	r1, [pc, #36]	@ (800e380 <tcp_next_iss+0x3c>)
 800e35a:	480a      	ldr	r0, [pc, #40]	@ (800e384 <tcp_next_iss+0x40>)
 800e35c:	f007 faec 	bl	8015938 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800e360:	4b09      	ldr	r3, [pc, #36]	@ (800e388 <tcp_next_iss+0x44>)
 800e362:	681a      	ldr	r2, [r3, #0]
 800e364:	4b09      	ldr	r3, [pc, #36]	@ (800e38c <tcp_next_iss+0x48>)
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	4413      	add	r3, r2
 800e36a:	4a07      	ldr	r2, [pc, #28]	@ (800e388 <tcp_next_iss+0x44>)
 800e36c:	6013      	str	r3, [r2, #0]
  return iss;
 800e36e:	4b06      	ldr	r3, [pc, #24]	@ (800e388 <tcp_next_iss+0x44>)
 800e370:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800e372:	4618      	mov	r0, r3
 800e374:	3708      	adds	r7, #8
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}
 800e37a:	bf00      	nop
 800e37c:	08018c00 	.word	0x08018c00
 800e380:	080192f0 	.word	0x080192f0
 800e384:	08018c44 	.word	0x08018c44
 800e388:	20000310 	.word	0x20000310
 800e38c:	20008a3c 	.word	0x20008a3c

0800e390 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800e390:	b580      	push	{r7, lr}
 800e392:	b086      	sub	sp, #24
 800e394:	af00      	add	r7, sp, #0
 800e396:	4603      	mov	r3, r0
 800e398:	60b9      	str	r1, [r7, #8]
 800e39a:	607a      	str	r2, [r7, #4]
 800e39c:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d106      	bne.n	800e3b2 <tcp_eff_send_mss_netif+0x22>
 800e3a4:	4b14      	ldr	r3, [pc, #80]	@ (800e3f8 <tcp_eff_send_mss_netif+0x68>)
 800e3a6:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800e3aa:	4914      	ldr	r1, [pc, #80]	@ (800e3fc <tcp_eff_send_mss_netif+0x6c>)
 800e3ac:	4814      	ldr	r0, [pc, #80]	@ (800e400 <tcp_eff_send_mss_netif+0x70>)
 800e3ae:	f007 fac3 	bl	8015938 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800e3b2:	68bb      	ldr	r3, [r7, #8]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d101      	bne.n	800e3bc <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800e3b8:	89fb      	ldrh	r3, [r7, #14]
 800e3ba:	e019      	b.n	800e3f0 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800e3bc:	68bb      	ldr	r3, [r7, #8]
 800e3be:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800e3c0:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800e3c2:	8afb      	ldrh	r3, [r7, #22]
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d012      	beq.n	800e3ee <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800e3c8:	2328      	movs	r3, #40	@ 0x28
 800e3ca:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800e3cc:	8afa      	ldrh	r2, [r7, #22]
 800e3ce:	8abb      	ldrh	r3, [r7, #20]
 800e3d0:	429a      	cmp	r2, r3
 800e3d2:	d904      	bls.n	800e3de <tcp_eff_send_mss_netif+0x4e>
 800e3d4:	8afa      	ldrh	r2, [r7, #22]
 800e3d6:	8abb      	ldrh	r3, [r7, #20]
 800e3d8:	1ad3      	subs	r3, r2, r3
 800e3da:	b29b      	uxth	r3, r3
 800e3dc:	e000      	b.n	800e3e0 <tcp_eff_send_mss_netif+0x50>
 800e3de:	2300      	movs	r3, #0
 800e3e0:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800e3e2:	8a7a      	ldrh	r2, [r7, #18]
 800e3e4:	89fb      	ldrh	r3, [r7, #14]
 800e3e6:	4293      	cmp	r3, r2
 800e3e8:	bf28      	it	cs
 800e3ea:	4613      	movcs	r3, r2
 800e3ec:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800e3ee:	89fb      	ldrh	r3, [r7, #14]
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	3718      	adds	r7, #24
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bd80      	pop	{r7, pc}
 800e3f8:	08018c00 	.word	0x08018c00
 800e3fc:	0801930c 	.word	0x0801930c
 800e400:	08018c44 	.word	0x08018c44

0800e404 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800e404:	b580      	push	{r7, lr}
 800e406:	b084      	sub	sp, #16
 800e408:	af00      	add	r7, sp, #0
 800e40a:	6078      	str	r0, [r7, #4]
 800e40c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800e40e:	683b      	ldr	r3, [r7, #0]
 800e410:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	2b00      	cmp	r3, #0
 800e416:	d119      	bne.n	800e44c <tcp_netif_ip_addr_changed_pcblist+0x48>
 800e418:	4b10      	ldr	r3, [pc, #64]	@ (800e45c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800e41a:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800e41e:	4910      	ldr	r1, [pc, #64]	@ (800e460 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800e420:	4810      	ldr	r0, [pc, #64]	@ (800e464 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800e422:	f007 fa89 	bl	8015938 <iprintf>

  while (pcb != NULL) {
 800e426:	e011      	b.n	800e44c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	681a      	ldr	r2, [r3, #0]
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	429a      	cmp	r2, r3
 800e432:	d108      	bne.n	800e446 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	68db      	ldr	r3, [r3, #12]
 800e438:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800e43a:	68f8      	ldr	r0, [r7, #12]
 800e43c:	f7fe ffc4 	bl	800d3c8 <tcp_abort>
      pcb = next;
 800e440:	68bb      	ldr	r3, [r7, #8]
 800e442:	60fb      	str	r3, [r7, #12]
 800e444:	e002      	b.n	800e44c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	68db      	ldr	r3, [r3, #12]
 800e44a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d1ea      	bne.n	800e428 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800e452:	bf00      	nop
 800e454:	bf00      	nop
 800e456:	3710      	adds	r7, #16
 800e458:	46bd      	mov	sp, r7
 800e45a:	bd80      	pop	{r7, pc}
 800e45c:	08018c00 	.word	0x08018c00
 800e460:	08019334 	.word	0x08019334
 800e464:	08018c44 	.word	0x08018c44

0800e468 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800e468:	b580      	push	{r7, lr}
 800e46a:	b084      	sub	sp, #16
 800e46c:	af00      	add	r7, sp, #0
 800e46e:	6078      	str	r0, [r7, #4]
 800e470:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d02a      	beq.n	800e4ce <tcp_netif_ip_addr_changed+0x66>
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d026      	beq.n	800e4ce <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800e480:	4b15      	ldr	r3, [pc, #84]	@ (800e4d8 <tcp_netif_ip_addr_changed+0x70>)
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	4619      	mov	r1, r3
 800e486:	6878      	ldr	r0, [r7, #4]
 800e488:	f7ff ffbc 	bl	800e404 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800e48c:	4b13      	ldr	r3, [pc, #76]	@ (800e4dc <tcp_netif_ip_addr_changed+0x74>)
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	4619      	mov	r1, r3
 800e492:	6878      	ldr	r0, [r7, #4]
 800e494:	f7ff ffb6 	bl	800e404 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d017      	beq.n	800e4ce <tcp_netif_ip_addr_changed+0x66>
 800e49e:	683b      	ldr	r3, [r7, #0]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d013      	beq.n	800e4ce <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e4a6:	4b0e      	ldr	r3, [pc, #56]	@ (800e4e0 <tcp_netif_ip_addr_changed+0x78>)
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	60fb      	str	r3, [r7, #12]
 800e4ac:	e00c      	b.n	800e4c8 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	681a      	ldr	r2, [r3, #0]
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	429a      	cmp	r2, r3
 800e4b8:	d103      	bne.n	800e4c2 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800e4ba:	683b      	ldr	r3, [r7, #0]
 800e4bc:	681a      	ldr	r2, [r3, #0]
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	68db      	ldr	r3, [r3, #12]
 800e4c6:	60fb      	str	r3, [r7, #12]
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d1ef      	bne.n	800e4ae <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800e4ce:	bf00      	nop
 800e4d0:	3710      	adds	r7, #16
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	bd80      	pop	{r7, pc}
 800e4d6:	bf00      	nop
 800e4d8:	20008a48 	.word	0x20008a48
 800e4dc:	20008a40 	.word	0x20008a40
 800e4e0:	20008a44 	.word	0x20008a44

0800e4e4 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800e4e4:	b580      	push	{r7, lr}
 800e4e6:	b082      	sub	sp, #8
 800e4e8:	af00      	add	r7, sp, #0
 800e4ea:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d007      	beq.n	800e504 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	f7ff fc3d 	bl	800dd78 <tcp_segs_free>
    pcb->ooseq = NULL;
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	2200      	movs	r2, #0
 800e502:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800e504:	bf00      	nop
 800e506:	3708      	adds	r7, #8
 800e508:	46bd      	mov	sp, r7
 800e50a:	bd80      	pop	{r7, pc}

0800e50c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800e50c:	b590      	push	{r4, r7, lr}
 800e50e:	b08d      	sub	sp, #52	@ 0x34
 800e510:	af04      	add	r7, sp, #16
 800e512:	6078      	str	r0, [r7, #4]
 800e514:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d105      	bne.n	800e528 <tcp_input+0x1c>
 800e51c:	4b9b      	ldr	r3, [pc, #620]	@ (800e78c <tcp_input+0x280>)
 800e51e:	2283      	movs	r2, #131	@ 0x83
 800e520:	499b      	ldr	r1, [pc, #620]	@ (800e790 <tcp_input+0x284>)
 800e522:	489c      	ldr	r0, [pc, #624]	@ (800e794 <tcp_input+0x288>)
 800e524:	f007 fa08 	bl	8015938 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	685b      	ldr	r3, [r3, #4]
 800e52c:	4a9a      	ldr	r2, [pc, #616]	@ (800e798 <tcp_input+0x28c>)
 800e52e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	895b      	ldrh	r3, [r3, #10]
 800e534:	2b13      	cmp	r3, #19
 800e536:	f240 83d1 	bls.w	800ecdc <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e53a:	4b98      	ldr	r3, [pc, #608]	@ (800e79c <tcp_input+0x290>)
 800e53c:	695b      	ldr	r3, [r3, #20]
 800e53e:	4a97      	ldr	r2, [pc, #604]	@ (800e79c <tcp_input+0x290>)
 800e540:	6812      	ldr	r2, [r2, #0]
 800e542:	4611      	mov	r1, r2
 800e544:	4618      	mov	r0, r3
 800e546:	f005 fd4b 	bl	8013fe0 <ip4_addr_isbroadcast_u32>
 800e54a:	4603      	mov	r3, r0
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	f040 83c7 	bne.w	800ece0 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800e552:	4b92      	ldr	r3, [pc, #584]	@ (800e79c <tcp_input+0x290>)
 800e554:	695b      	ldr	r3, [r3, #20]
 800e556:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e55a:	2be0      	cmp	r3, #224	@ 0xe0
 800e55c:	f000 83c0 	beq.w	800ece0 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800e560:	4b8d      	ldr	r3, [pc, #564]	@ (800e798 <tcp_input+0x28c>)
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	899b      	ldrh	r3, [r3, #12]
 800e566:	b29b      	uxth	r3, r3
 800e568:	4618      	mov	r0, r3
 800e56a:	f7fc fe4b 	bl	800b204 <lwip_htons>
 800e56e:	4603      	mov	r3, r0
 800e570:	0b1b      	lsrs	r3, r3, #12
 800e572:	b29b      	uxth	r3, r3
 800e574:	b2db      	uxtb	r3, r3
 800e576:	009b      	lsls	r3, r3, #2
 800e578:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800e57a:	7cbb      	ldrb	r3, [r7, #18]
 800e57c:	2b13      	cmp	r3, #19
 800e57e:	f240 83b1 	bls.w	800ece4 <tcp_input+0x7d8>
 800e582:	7cbb      	ldrb	r3, [r7, #18]
 800e584:	b29a      	uxth	r2, r3
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	891b      	ldrh	r3, [r3, #8]
 800e58a:	429a      	cmp	r2, r3
 800e58c:	f200 83aa 	bhi.w	800ece4 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800e590:	7cbb      	ldrb	r3, [r7, #18]
 800e592:	b29b      	uxth	r3, r3
 800e594:	3b14      	subs	r3, #20
 800e596:	b29a      	uxth	r2, r3
 800e598:	4b81      	ldr	r3, [pc, #516]	@ (800e7a0 <tcp_input+0x294>)
 800e59a:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800e59c:	4b81      	ldr	r3, [pc, #516]	@ (800e7a4 <tcp_input+0x298>)
 800e59e:	2200      	movs	r2, #0
 800e5a0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	895a      	ldrh	r2, [r3, #10]
 800e5a6:	7cbb      	ldrb	r3, [r7, #18]
 800e5a8:	b29b      	uxth	r3, r3
 800e5aa:	429a      	cmp	r2, r3
 800e5ac:	d309      	bcc.n	800e5c2 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800e5ae:	4b7c      	ldr	r3, [pc, #496]	@ (800e7a0 <tcp_input+0x294>)
 800e5b0:	881a      	ldrh	r2, [r3, #0]
 800e5b2:	4b7d      	ldr	r3, [pc, #500]	@ (800e7a8 <tcp_input+0x29c>)
 800e5b4:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800e5b6:	7cbb      	ldrb	r3, [r7, #18]
 800e5b8:	4619      	mov	r1, r3
 800e5ba:	6878      	ldr	r0, [r7, #4]
 800e5bc:	f7fe f8f6 	bl	800c7ac <pbuf_remove_header>
 800e5c0:	e04e      	b.n	800e660 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d105      	bne.n	800e5d6 <tcp_input+0xca>
 800e5ca:	4b70      	ldr	r3, [pc, #448]	@ (800e78c <tcp_input+0x280>)
 800e5cc:	22c2      	movs	r2, #194	@ 0xc2
 800e5ce:	4977      	ldr	r1, [pc, #476]	@ (800e7ac <tcp_input+0x2a0>)
 800e5d0:	4870      	ldr	r0, [pc, #448]	@ (800e794 <tcp_input+0x288>)
 800e5d2:	f007 f9b1 	bl	8015938 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800e5d6:	2114      	movs	r1, #20
 800e5d8:	6878      	ldr	r0, [r7, #4]
 800e5da:	f7fe f8e7 	bl	800c7ac <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	895a      	ldrh	r2, [r3, #10]
 800e5e2:	4b71      	ldr	r3, [pc, #452]	@ (800e7a8 <tcp_input+0x29c>)
 800e5e4:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800e5e6:	4b6e      	ldr	r3, [pc, #440]	@ (800e7a0 <tcp_input+0x294>)
 800e5e8:	881a      	ldrh	r2, [r3, #0]
 800e5ea:	4b6f      	ldr	r3, [pc, #444]	@ (800e7a8 <tcp_input+0x29c>)
 800e5ec:	881b      	ldrh	r3, [r3, #0]
 800e5ee:	1ad3      	subs	r3, r2, r3
 800e5f0:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800e5f2:	4b6d      	ldr	r3, [pc, #436]	@ (800e7a8 <tcp_input+0x29c>)
 800e5f4:	881b      	ldrh	r3, [r3, #0]
 800e5f6:	4619      	mov	r1, r3
 800e5f8:	6878      	ldr	r0, [r7, #4]
 800e5fa:	f7fe f8d7 	bl	800c7ac <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	895b      	ldrh	r3, [r3, #10]
 800e604:	8a3a      	ldrh	r2, [r7, #16]
 800e606:	429a      	cmp	r2, r3
 800e608:	f200 836e 	bhi.w	800ece8 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	685b      	ldr	r3, [r3, #4]
 800e612:	4a64      	ldr	r2, [pc, #400]	@ (800e7a4 <tcp_input+0x298>)
 800e614:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	8a3a      	ldrh	r2, [r7, #16]
 800e61c:	4611      	mov	r1, r2
 800e61e:	4618      	mov	r0, r3
 800e620:	f7fe f8c4 	bl	800c7ac <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	891a      	ldrh	r2, [r3, #8]
 800e628:	8a3b      	ldrh	r3, [r7, #16]
 800e62a:	1ad3      	subs	r3, r2, r3
 800e62c:	b29a      	uxth	r2, r3
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	895b      	ldrh	r3, [r3, #10]
 800e636:	2b00      	cmp	r3, #0
 800e638:	d005      	beq.n	800e646 <tcp_input+0x13a>
 800e63a:	4b54      	ldr	r3, [pc, #336]	@ (800e78c <tcp_input+0x280>)
 800e63c:	22df      	movs	r2, #223	@ 0xdf
 800e63e:	495c      	ldr	r1, [pc, #368]	@ (800e7b0 <tcp_input+0x2a4>)
 800e640:	4854      	ldr	r0, [pc, #336]	@ (800e794 <tcp_input+0x288>)
 800e642:	f007 f979 	bl	8015938 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	891a      	ldrh	r2, [r3, #8]
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	891b      	ldrh	r3, [r3, #8]
 800e650:	429a      	cmp	r2, r3
 800e652:	d005      	beq.n	800e660 <tcp_input+0x154>
 800e654:	4b4d      	ldr	r3, [pc, #308]	@ (800e78c <tcp_input+0x280>)
 800e656:	22e0      	movs	r2, #224	@ 0xe0
 800e658:	4956      	ldr	r1, [pc, #344]	@ (800e7b4 <tcp_input+0x2a8>)
 800e65a:	484e      	ldr	r0, [pc, #312]	@ (800e794 <tcp_input+0x288>)
 800e65c:	f007 f96c 	bl	8015938 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800e660:	4b4d      	ldr	r3, [pc, #308]	@ (800e798 <tcp_input+0x28c>)
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	881b      	ldrh	r3, [r3, #0]
 800e666:	b29b      	uxth	r3, r3
 800e668:	4a4b      	ldr	r2, [pc, #300]	@ (800e798 <tcp_input+0x28c>)
 800e66a:	6814      	ldr	r4, [r2, #0]
 800e66c:	4618      	mov	r0, r3
 800e66e:	f7fc fdc9 	bl	800b204 <lwip_htons>
 800e672:	4603      	mov	r3, r0
 800e674:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800e676:	4b48      	ldr	r3, [pc, #288]	@ (800e798 <tcp_input+0x28c>)
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	885b      	ldrh	r3, [r3, #2]
 800e67c:	b29b      	uxth	r3, r3
 800e67e:	4a46      	ldr	r2, [pc, #280]	@ (800e798 <tcp_input+0x28c>)
 800e680:	6814      	ldr	r4, [r2, #0]
 800e682:	4618      	mov	r0, r3
 800e684:	f7fc fdbe 	bl	800b204 <lwip_htons>
 800e688:	4603      	mov	r3, r0
 800e68a:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800e68c:	4b42      	ldr	r3, [pc, #264]	@ (800e798 <tcp_input+0x28c>)
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	685b      	ldr	r3, [r3, #4]
 800e692:	4a41      	ldr	r2, [pc, #260]	@ (800e798 <tcp_input+0x28c>)
 800e694:	6814      	ldr	r4, [r2, #0]
 800e696:	4618      	mov	r0, r3
 800e698:	f7fc fdca 	bl	800b230 <lwip_htonl>
 800e69c:	4603      	mov	r3, r0
 800e69e:	6063      	str	r3, [r4, #4]
 800e6a0:	6863      	ldr	r3, [r4, #4]
 800e6a2:	4a45      	ldr	r2, [pc, #276]	@ (800e7b8 <tcp_input+0x2ac>)
 800e6a4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800e6a6:	4b3c      	ldr	r3, [pc, #240]	@ (800e798 <tcp_input+0x28c>)
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	689b      	ldr	r3, [r3, #8]
 800e6ac:	4a3a      	ldr	r2, [pc, #232]	@ (800e798 <tcp_input+0x28c>)
 800e6ae:	6814      	ldr	r4, [r2, #0]
 800e6b0:	4618      	mov	r0, r3
 800e6b2:	f7fc fdbd 	bl	800b230 <lwip_htonl>
 800e6b6:	4603      	mov	r3, r0
 800e6b8:	60a3      	str	r3, [r4, #8]
 800e6ba:	68a3      	ldr	r3, [r4, #8]
 800e6bc:	4a3f      	ldr	r2, [pc, #252]	@ (800e7bc <tcp_input+0x2b0>)
 800e6be:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800e6c0:	4b35      	ldr	r3, [pc, #212]	@ (800e798 <tcp_input+0x28c>)
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	89db      	ldrh	r3, [r3, #14]
 800e6c6:	b29b      	uxth	r3, r3
 800e6c8:	4a33      	ldr	r2, [pc, #204]	@ (800e798 <tcp_input+0x28c>)
 800e6ca:	6814      	ldr	r4, [r2, #0]
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	f7fc fd99 	bl	800b204 <lwip_htons>
 800e6d2:	4603      	mov	r3, r0
 800e6d4:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800e6d6:	4b30      	ldr	r3, [pc, #192]	@ (800e798 <tcp_input+0x28c>)
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	899b      	ldrh	r3, [r3, #12]
 800e6dc:	b29b      	uxth	r3, r3
 800e6de:	4618      	mov	r0, r3
 800e6e0:	f7fc fd90 	bl	800b204 <lwip_htons>
 800e6e4:	4603      	mov	r3, r0
 800e6e6:	b2db      	uxtb	r3, r3
 800e6e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e6ec:	b2da      	uxtb	r2, r3
 800e6ee:	4b34      	ldr	r3, [pc, #208]	@ (800e7c0 <tcp_input+0x2b4>)
 800e6f0:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	891a      	ldrh	r2, [r3, #8]
 800e6f6:	4b33      	ldr	r3, [pc, #204]	@ (800e7c4 <tcp_input+0x2b8>)
 800e6f8:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800e6fa:	4b31      	ldr	r3, [pc, #196]	@ (800e7c0 <tcp_input+0x2b4>)
 800e6fc:	781b      	ldrb	r3, [r3, #0]
 800e6fe:	f003 0303 	and.w	r3, r3, #3
 800e702:	2b00      	cmp	r3, #0
 800e704:	d00c      	beq.n	800e720 <tcp_input+0x214>
    tcplen++;
 800e706:	4b2f      	ldr	r3, [pc, #188]	@ (800e7c4 <tcp_input+0x2b8>)
 800e708:	881b      	ldrh	r3, [r3, #0]
 800e70a:	3301      	adds	r3, #1
 800e70c:	b29a      	uxth	r2, r3
 800e70e:	4b2d      	ldr	r3, [pc, #180]	@ (800e7c4 <tcp_input+0x2b8>)
 800e710:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	891a      	ldrh	r2, [r3, #8]
 800e716:	4b2b      	ldr	r3, [pc, #172]	@ (800e7c4 <tcp_input+0x2b8>)
 800e718:	881b      	ldrh	r3, [r3, #0]
 800e71a:	429a      	cmp	r2, r3
 800e71c:	f200 82e6 	bhi.w	800ecec <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800e720:	2300      	movs	r3, #0
 800e722:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e724:	4b28      	ldr	r3, [pc, #160]	@ (800e7c8 <tcp_input+0x2bc>)
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	61fb      	str	r3, [r7, #28]
 800e72a:	e09d      	b.n	800e868 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800e72c:	69fb      	ldr	r3, [r7, #28]
 800e72e:	7d1b      	ldrb	r3, [r3, #20]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d105      	bne.n	800e740 <tcp_input+0x234>
 800e734:	4b15      	ldr	r3, [pc, #84]	@ (800e78c <tcp_input+0x280>)
 800e736:	22fb      	movs	r2, #251	@ 0xfb
 800e738:	4924      	ldr	r1, [pc, #144]	@ (800e7cc <tcp_input+0x2c0>)
 800e73a:	4816      	ldr	r0, [pc, #88]	@ (800e794 <tcp_input+0x288>)
 800e73c:	f007 f8fc 	bl	8015938 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800e740:	69fb      	ldr	r3, [r7, #28]
 800e742:	7d1b      	ldrb	r3, [r3, #20]
 800e744:	2b0a      	cmp	r3, #10
 800e746:	d105      	bne.n	800e754 <tcp_input+0x248>
 800e748:	4b10      	ldr	r3, [pc, #64]	@ (800e78c <tcp_input+0x280>)
 800e74a:	22fc      	movs	r2, #252	@ 0xfc
 800e74c:	4920      	ldr	r1, [pc, #128]	@ (800e7d0 <tcp_input+0x2c4>)
 800e74e:	4811      	ldr	r0, [pc, #68]	@ (800e794 <tcp_input+0x288>)
 800e750:	f007 f8f2 	bl	8015938 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800e754:	69fb      	ldr	r3, [r7, #28]
 800e756:	7d1b      	ldrb	r3, [r3, #20]
 800e758:	2b01      	cmp	r3, #1
 800e75a:	d105      	bne.n	800e768 <tcp_input+0x25c>
 800e75c:	4b0b      	ldr	r3, [pc, #44]	@ (800e78c <tcp_input+0x280>)
 800e75e:	22fd      	movs	r2, #253	@ 0xfd
 800e760:	491c      	ldr	r1, [pc, #112]	@ (800e7d4 <tcp_input+0x2c8>)
 800e762:	480c      	ldr	r0, [pc, #48]	@ (800e794 <tcp_input+0x288>)
 800e764:	f007 f8e8 	bl	8015938 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e768:	69fb      	ldr	r3, [r7, #28]
 800e76a:	7a1b      	ldrb	r3, [r3, #8]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d033      	beq.n	800e7d8 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e770:	69fb      	ldr	r3, [r7, #28]
 800e772:	7a1a      	ldrb	r2, [r3, #8]
 800e774:	4b09      	ldr	r3, [pc, #36]	@ (800e79c <tcp_input+0x290>)
 800e776:	685b      	ldr	r3, [r3, #4]
 800e778:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e77c:	3301      	adds	r3, #1
 800e77e:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e780:	429a      	cmp	r2, r3
 800e782:	d029      	beq.n	800e7d8 <tcp_input+0x2cc>
      prev = pcb;
 800e784:	69fb      	ldr	r3, [r7, #28]
 800e786:	61bb      	str	r3, [r7, #24]
      continue;
 800e788:	e06b      	b.n	800e862 <tcp_input+0x356>
 800e78a:	bf00      	nop
 800e78c:	08019368 	.word	0x08019368
 800e790:	0801939c 	.word	0x0801939c
 800e794:	080193b4 	.word	0x080193b4
 800e798:	20008a64 	.word	0x20008a64
 800e79c:	20005b20 	.word	0x20005b20
 800e7a0:	20008a68 	.word	0x20008a68
 800e7a4:	20008a6c 	.word	0x20008a6c
 800e7a8:	20008a6a 	.word	0x20008a6a
 800e7ac:	080193dc 	.word	0x080193dc
 800e7b0:	080193ec 	.word	0x080193ec
 800e7b4:	080193f8 	.word	0x080193f8
 800e7b8:	20008a74 	.word	0x20008a74
 800e7bc:	20008a78 	.word	0x20008a78
 800e7c0:	20008a80 	.word	0x20008a80
 800e7c4:	20008a7e 	.word	0x20008a7e
 800e7c8:	20008a48 	.word	0x20008a48
 800e7cc:	08019418 	.word	0x08019418
 800e7d0:	08019440 	.word	0x08019440
 800e7d4:	0801946c 	.word	0x0801946c
    }

    if (pcb->remote_port == tcphdr->src &&
 800e7d8:	69fb      	ldr	r3, [r7, #28]
 800e7da:	8b1a      	ldrh	r2, [r3, #24]
 800e7dc:	4b72      	ldr	r3, [pc, #456]	@ (800e9a8 <tcp_input+0x49c>)
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	881b      	ldrh	r3, [r3, #0]
 800e7e2:	b29b      	uxth	r3, r3
 800e7e4:	429a      	cmp	r2, r3
 800e7e6:	d13a      	bne.n	800e85e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800e7e8:	69fb      	ldr	r3, [r7, #28]
 800e7ea:	8ada      	ldrh	r2, [r3, #22]
 800e7ec:	4b6e      	ldr	r3, [pc, #440]	@ (800e9a8 <tcp_input+0x49c>)
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	885b      	ldrh	r3, [r3, #2]
 800e7f2:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800e7f4:	429a      	cmp	r2, r3
 800e7f6:	d132      	bne.n	800e85e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e7f8:	69fb      	ldr	r3, [r7, #28]
 800e7fa:	685a      	ldr	r2, [r3, #4]
 800e7fc:	4b6b      	ldr	r3, [pc, #428]	@ (800e9ac <tcp_input+0x4a0>)
 800e7fe:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800e800:	429a      	cmp	r2, r3
 800e802:	d12c      	bne.n	800e85e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e804:	69fb      	ldr	r3, [r7, #28]
 800e806:	681a      	ldr	r2, [r3, #0]
 800e808:	4b68      	ldr	r3, [pc, #416]	@ (800e9ac <tcp_input+0x4a0>)
 800e80a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e80c:	429a      	cmp	r2, r3
 800e80e:	d126      	bne.n	800e85e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800e810:	69fb      	ldr	r3, [r7, #28]
 800e812:	68db      	ldr	r3, [r3, #12]
 800e814:	69fa      	ldr	r2, [r7, #28]
 800e816:	429a      	cmp	r2, r3
 800e818:	d106      	bne.n	800e828 <tcp_input+0x31c>
 800e81a:	4b65      	ldr	r3, [pc, #404]	@ (800e9b0 <tcp_input+0x4a4>)
 800e81c:	f240 120d 	movw	r2, #269	@ 0x10d
 800e820:	4964      	ldr	r1, [pc, #400]	@ (800e9b4 <tcp_input+0x4a8>)
 800e822:	4865      	ldr	r0, [pc, #404]	@ (800e9b8 <tcp_input+0x4ac>)
 800e824:	f007 f888 	bl	8015938 <iprintf>
      if (prev != NULL) {
 800e828:	69bb      	ldr	r3, [r7, #24]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d00a      	beq.n	800e844 <tcp_input+0x338>
        prev->next = pcb->next;
 800e82e:	69fb      	ldr	r3, [r7, #28]
 800e830:	68da      	ldr	r2, [r3, #12]
 800e832:	69bb      	ldr	r3, [r7, #24]
 800e834:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800e836:	4b61      	ldr	r3, [pc, #388]	@ (800e9bc <tcp_input+0x4b0>)
 800e838:	681a      	ldr	r2, [r3, #0]
 800e83a:	69fb      	ldr	r3, [r7, #28]
 800e83c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800e83e:	4a5f      	ldr	r2, [pc, #380]	@ (800e9bc <tcp_input+0x4b0>)
 800e840:	69fb      	ldr	r3, [r7, #28]
 800e842:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800e844:	69fb      	ldr	r3, [r7, #28]
 800e846:	68db      	ldr	r3, [r3, #12]
 800e848:	69fa      	ldr	r2, [r7, #28]
 800e84a:	429a      	cmp	r2, r3
 800e84c:	d111      	bne.n	800e872 <tcp_input+0x366>
 800e84e:	4b58      	ldr	r3, [pc, #352]	@ (800e9b0 <tcp_input+0x4a4>)
 800e850:	f240 1215 	movw	r2, #277	@ 0x115
 800e854:	495a      	ldr	r1, [pc, #360]	@ (800e9c0 <tcp_input+0x4b4>)
 800e856:	4858      	ldr	r0, [pc, #352]	@ (800e9b8 <tcp_input+0x4ac>)
 800e858:	f007 f86e 	bl	8015938 <iprintf>
      break;
 800e85c:	e009      	b.n	800e872 <tcp_input+0x366>
    }
    prev = pcb;
 800e85e:	69fb      	ldr	r3, [r7, #28]
 800e860:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e862:	69fb      	ldr	r3, [r7, #28]
 800e864:	68db      	ldr	r3, [r3, #12]
 800e866:	61fb      	str	r3, [r7, #28]
 800e868:	69fb      	ldr	r3, [r7, #28]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	f47f af5e 	bne.w	800e72c <tcp_input+0x220>
 800e870:	e000      	b.n	800e874 <tcp_input+0x368>
      break;
 800e872:	bf00      	nop
  }

  if (pcb == NULL) {
 800e874:	69fb      	ldr	r3, [r7, #28]
 800e876:	2b00      	cmp	r3, #0
 800e878:	f040 80aa 	bne.w	800e9d0 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e87c:	4b51      	ldr	r3, [pc, #324]	@ (800e9c4 <tcp_input+0x4b8>)
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	61fb      	str	r3, [r7, #28]
 800e882:	e03f      	b.n	800e904 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e884:	69fb      	ldr	r3, [r7, #28]
 800e886:	7d1b      	ldrb	r3, [r3, #20]
 800e888:	2b0a      	cmp	r3, #10
 800e88a:	d006      	beq.n	800e89a <tcp_input+0x38e>
 800e88c:	4b48      	ldr	r3, [pc, #288]	@ (800e9b0 <tcp_input+0x4a4>)
 800e88e:	f240 121f 	movw	r2, #287	@ 0x11f
 800e892:	494d      	ldr	r1, [pc, #308]	@ (800e9c8 <tcp_input+0x4bc>)
 800e894:	4848      	ldr	r0, [pc, #288]	@ (800e9b8 <tcp_input+0x4ac>)
 800e896:	f007 f84f 	bl	8015938 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e89a:	69fb      	ldr	r3, [r7, #28]
 800e89c:	7a1b      	ldrb	r3, [r3, #8]
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d009      	beq.n	800e8b6 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e8a2:	69fb      	ldr	r3, [r7, #28]
 800e8a4:	7a1a      	ldrb	r2, [r3, #8]
 800e8a6:	4b41      	ldr	r3, [pc, #260]	@ (800e9ac <tcp_input+0x4a0>)
 800e8a8:	685b      	ldr	r3, [r3, #4]
 800e8aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e8ae:	3301      	adds	r3, #1
 800e8b0:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e8b2:	429a      	cmp	r2, r3
 800e8b4:	d122      	bne.n	800e8fc <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800e8b6:	69fb      	ldr	r3, [r7, #28]
 800e8b8:	8b1a      	ldrh	r2, [r3, #24]
 800e8ba:	4b3b      	ldr	r3, [pc, #236]	@ (800e9a8 <tcp_input+0x49c>)
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	881b      	ldrh	r3, [r3, #0]
 800e8c0:	b29b      	uxth	r3, r3
 800e8c2:	429a      	cmp	r2, r3
 800e8c4:	d11b      	bne.n	800e8fe <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800e8c6:	69fb      	ldr	r3, [r7, #28]
 800e8c8:	8ada      	ldrh	r2, [r3, #22]
 800e8ca:	4b37      	ldr	r3, [pc, #220]	@ (800e9a8 <tcp_input+0x49c>)
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	885b      	ldrh	r3, [r3, #2]
 800e8d0:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800e8d2:	429a      	cmp	r2, r3
 800e8d4:	d113      	bne.n	800e8fe <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e8d6:	69fb      	ldr	r3, [r7, #28]
 800e8d8:	685a      	ldr	r2, [r3, #4]
 800e8da:	4b34      	ldr	r3, [pc, #208]	@ (800e9ac <tcp_input+0x4a0>)
 800e8dc:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800e8de:	429a      	cmp	r2, r3
 800e8e0:	d10d      	bne.n	800e8fe <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e8e2:	69fb      	ldr	r3, [r7, #28]
 800e8e4:	681a      	ldr	r2, [r3, #0]
 800e8e6:	4b31      	ldr	r3, [pc, #196]	@ (800e9ac <tcp_input+0x4a0>)
 800e8e8:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e8ea:	429a      	cmp	r2, r3
 800e8ec:	d107      	bne.n	800e8fe <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800e8ee:	69f8      	ldr	r0, [r7, #28]
 800e8f0:	f000 fb56 	bl	800efa0 <tcp_timewait_input>
        }
        pbuf_free(p);
 800e8f4:	6878      	ldr	r0, [r7, #4]
 800e8f6:	f7fd ffdf 	bl	800c8b8 <pbuf_free>
        return;
 800e8fa:	e1fd      	b.n	800ecf8 <tcp_input+0x7ec>
        continue;
 800e8fc:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e8fe:	69fb      	ldr	r3, [r7, #28]
 800e900:	68db      	ldr	r3, [r3, #12]
 800e902:	61fb      	str	r3, [r7, #28]
 800e904:	69fb      	ldr	r3, [r7, #28]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d1bc      	bne.n	800e884 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800e90a:	2300      	movs	r3, #0
 800e90c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e90e:	4b2f      	ldr	r3, [pc, #188]	@ (800e9cc <tcp_input+0x4c0>)
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	617b      	str	r3, [r7, #20]
 800e914:	e02a      	b.n	800e96c <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e916:	697b      	ldr	r3, [r7, #20]
 800e918:	7a1b      	ldrb	r3, [r3, #8]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d00c      	beq.n	800e938 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e91e:	697b      	ldr	r3, [r7, #20]
 800e920:	7a1a      	ldrb	r2, [r3, #8]
 800e922:	4b22      	ldr	r3, [pc, #136]	@ (800e9ac <tcp_input+0x4a0>)
 800e924:	685b      	ldr	r3, [r3, #4]
 800e926:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e92a:	3301      	adds	r3, #1
 800e92c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e92e:	429a      	cmp	r2, r3
 800e930:	d002      	beq.n	800e938 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800e932:	697b      	ldr	r3, [r7, #20]
 800e934:	61bb      	str	r3, [r7, #24]
        continue;
 800e936:	e016      	b.n	800e966 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800e938:	697b      	ldr	r3, [r7, #20]
 800e93a:	8ada      	ldrh	r2, [r3, #22]
 800e93c:	4b1a      	ldr	r3, [pc, #104]	@ (800e9a8 <tcp_input+0x49c>)
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	885b      	ldrh	r3, [r3, #2]
 800e942:	b29b      	uxth	r3, r3
 800e944:	429a      	cmp	r2, r3
 800e946:	d10c      	bne.n	800e962 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e948:	697b      	ldr	r3, [r7, #20]
 800e94a:	681a      	ldr	r2, [r3, #0]
 800e94c:	4b17      	ldr	r3, [pc, #92]	@ (800e9ac <tcp_input+0x4a0>)
 800e94e:	695b      	ldr	r3, [r3, #20]
 800e950:	429a      	cmp	r2, r3
 800e952:	d00f      	beq.n	800e974 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800e954:	697b      	ldr	r3, [r7, #20]
 800e956:	2b00      	cmp	r3, #0
 800e958:	d00d      	beq.n	800e976 <tcp_input+0x46a>
 800e95a:	697b      	ldr	r3, [r7, #20]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d009      	beq.n	800e976 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800e962:	697b      	ldr	r3, [r7, #20]
 800e964:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e966:	697b      	ldr	r3, [r7, #20]
 800e968:	68db      	ldr	r3, [r3, #12]
 800e96a:	617b      	str	r3, [r7, #20]
 800e96c:	697b      	ldr	r3, [r7, #20]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d1d1      	bne.n	800e916 <tcp_input+0x40a>
 800e972:	e000      	b.n	800e976 <tcp_input+0x46a>
            break;
 800e974:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800e976:	697b      	ldr	r3, [r7, #20]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d029      	beq.n	800e9d0 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800e97c:	69bb      	ldr	r3, [r7, #24]
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d00a      	beq.n	800e998 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e982:	697b      	ldr	r3, [r7, #20]
 800e984:	68da      	ldr	r2, [r3, #12]
 800e986:	69bb      	ldr	r3, [r7, #24]
 800e988:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800e98a:	4b10      	ldr	r3, [pc, #64]	@ (800e9cc <tcp_input+0x4c0>)
 800e98c:	681a      	ldr	r2, [r3, #0]
 800e98e:	697b      	ldr	r3, [r7, #20]
 800e990:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800e992:	4a0e      	ldr	r2, [pc, #56]	@ (800e9cc <tcp_input+0x4c0>)
 800e994:	697b      	ldr	r3, [r7, #20]
 800e996:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800e998:	6978      	ldr	r0, [r7, #20]
 800e99a:	f000 fa03 	bl	800eda4 <tcp_listen_input>
      }
      pbuf_free(p);
 800e99e:	6878      	ldr	r0, [r7, #4]
 800e9a0:	f7fd ff8a 	bl	800c8b8 <pbuf_free>
      return;
 800e9a4:	e1a8      	b.n	800ecf8 <tcp_input+0x7ec>
 800e9a6:	bf00      	nop
 800e9a8:	20008a64 	.word	0x20008a64
 800e9ac:	20005b20 	.word	0x20005b20
 800e9b0:	08019368 	.word	0x08019368
 800e9b4:	08019494 	.word	0x08019494
 800e9b8:	080193b4 	.word	0x080193b4
 800e9bc:	20008a48 	.word	0x20008a48
 800e9c0:	080194c0 	.word	0x080194c0
 800e9c4:	20008a4c 	.word	0x20008a4c
 800e9c8:	080194ec 	.word	0x080194ec
 800e9cc:	20008a44 	.word	0x20008a44
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800e9d0:	69fb      	ldr	r3, [r7, #28]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	f000 8158 	beq.w	800ec88 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800e9d8:	4b95      	ldr	r3, [pc, #596]	@ (800ec30 <tcp_input+0x724>)
 800e9da:	2200      	movs	r2, #0
 800e9dc:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	891a      	ldrh	r2, [r3, #8]
 800e9e2:	4b93      	ldr	r3, [pc, #588]	@ (800ec30 <tcp_input+0x724>)
 800e9e4:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800e9e6:	4a92      	ldr	r2, [pc, #584]	@ (800ec30 <tcp_input+0x724>)
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800e9ec:	4b91      	ldr	r3, [pc, #580]	@ (800ec34 <tcp_input+0x728>)
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	4a8f      	ldr	r2, [pc, #572]	@ (800ec30 <tcp_input+0x724>)
 800e9f2:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800e9f4:	4b90      	ldr	r3, [pc, #576]	@ (800ec38 <tcp_input+0x72c>)
 800e9f6:	2200      	movs	r2, #0
 800e9f8:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800e9fa:	4b90      	ldr	r3, [pc, #576]	@ (800ec3c <tcp_input+0x730>)
 800e9fc:	2200      	movs	r2, #0
 800e9fe:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800ea00:	4b8f      	ldr	r3, [pc, #572]	@ (800ec40 <tcp_input+0x734>)
 800ea02:	2200      	movs	r2, #0
 800ea04:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800ea06:	4b8f      	ldr	r3, [pc, #572]	@ (800ec44 <tcp_input+0x738>)
 800ea08:	781b      	ldrb	r3, [r3, #0]
 800ea0a:	f003 0308 	and.w	r3, r3, #8
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d006      	beq.n	800ea20 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	7b5b      	ldrb	r3, [r3, #13]
 800ea16:	f043 0301 	orr.w	r3, r3, #1
 800ea1a:	b2da      	uxtb	r2, r3
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800ea20:	69fb      	ldr	r3, [r7, #28]
 800ea22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d017      	beq.n	800ea58 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800ea28:	69f8      	ldr	r0, [r7, #28]
 800ea2a:	f7ff f929 	bl	800dc80 <tcp_process_refused_data>
 800ea2e:	4603      	mov	r3, r0
 800ea30:	f113 0f0d 	cmn.w	r3, #13
 800ea34:	d007      	beq.n	800ea46 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800ea36:	69fb      	ldr	r3, [r7, #28]
 800ea38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d00c      	beq.n	800ea58 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800ea3e:	4b82      	ldr	r3, [pc, #520]	@ (800ec48 <tcp_input+0x73c>)
 800ea40:	881b      	ldrh	r3, [r3, #0]
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d008      	beq.n	800ea58 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800ea46:	69fb      	ldr	r3, [r7, #28]
 800ea48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	f040 80e3 	bne.w	800ec16 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800ea50:	69f8      	ldr	r0, [r7, #28]
 800ea52:	f003 f9a7 	bl	8011da4 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800ea56:	e0de      	b.n	800ec16 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 800ea58:	4a7c      	ldr	r2, [pc, #496]	@ (800ec4c <tcp_input+0x740>)
 800ea5a:	69fb      	ldr	r3, [r7, #28]
 800ea5c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800ea5e:	69f8      	ldr	r0, [r7, #28]
 800ea60:	f000 fb18 	bl	800f094 <tcp_process>
 800ea64:	4603      	mov	r3, r0
 800ea66:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800ea68:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ea6c:	f113 0f0d 	cmn.w	r3, #13
 800ea70:	f000 80d3 	beq.w	800ec1a <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 800ea74:	4b71      	ldr	r3, [pc, #452]	@ (800ec3c <tcp_input+0x730>)
 800ea76:	781b      	ldrb	r3, [r3, #0]
 800ea78:	f003 0308 	and.w	r3, r3, #8
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d015      	beq.n	800eaac <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800ea80:	69fb      	ldr	r3, [r7, #28]
 800ea82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d008      	beq.n	800ea9c <tcp_input+0x590>
 800ea8a:	69fb      	ldr	r3, [r7, #28]
 800ea8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea90:	69fa      	ldr	r2, [r7, #28]
 800ea92:	6912      	ldr	r2, [r2, #16]
 800ea94:	f06f 010d 	mvn.w	r1, #13
 800ea98:	4610      	mov	r0, r2
 800ea9a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800ea9c:	69f9      	ldr	r1, [r7, #28]
 800ea9e:	486c      	ldr	r0, [pc, #432]	@ (800ec50 <tcp_input+0x744>)
 800eaa0:	f7ff fbbc 	bl	800e21c <tcp_pcb_remove>
        tcp_free(pcb);
 800eaa4:	69f8      	ldr	r0, [r7, #28]
 800eaa6:	f7fe f9a7 	bl	800cdf8 <tcp_free>
 800eaaa:	e0da      	b.n	800ec62 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 800eaac:	2300      	movs	r3, #0
 800eaae:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800eab0:	4b63      	ldr	r3, [pc, #396]	@ (800ec40 <tcp_input+0x734>)
 800eab2:	881b      	ldrh	r3, [r3, #0]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d01d      	beq.n	800eaf4 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800eab8:	4b61      	ldr	r3, [pc, #388]	@ (800ec40 <tcp_input+0x734>)
 800eaba:	881b      	ldrh	r3, [r3, #0]
 800eabc:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800eabe:	69fb      	ldr	r3, [r7, #28]
 800eac0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d00a      	beq.n	800eade <tcp_input+0x5d2>
 800eac8:	69fb      	ldr	r3, [r7, #28]
 800eaca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eace:	69fa      	ldr	r2, [r7, #28]
 800ead0:	6910      	ldr	r0, [r2, #16]
 800ead2:	89fa      	ldrh	r2, [r7, #14]
 800ead4:	69f9      	ldr	r1, [r7, #28]
 800ead6:	4798      	blx	r3
 800ead8:	4603      	mov	r3, r0
 800eada:	74fb      	strb	r3, [r7, #19]
 800eadc:	e001      	b.n	800eae2 <tcp_input+0x5d6>
 800eade:	2300      	movs	r3, #0
 800eae0:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800eae2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800eae6:	f113 0f0d 	cmn.w	r3, #13
 800eaea:	f000 8098 	beq.w	800ec1e <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 800eaee:	4b54      	ldr	r3, [pc, #336]	@ (800ec40 <tcp_input+0x734>)
 800eaf0:	2200      	movs	r2, #0
 800eaf2:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800eaf4:	69f8      	ldr	r0, [r7, #28]
 800eaf6:	f000 f915 	bl	800ed24 <tcp_input_delayed_close>
 800eafa:	4603      	mov	r3, r0
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	f040 8090 	bne.w	800ec22 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800eb02:	4b4d      	ldr	r3, [pc, #308]	@ (800ec38 <tcp_input+0x72c>)
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d041      	beq.n	800eb8e <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800eb0a:	69fb      	ldr	r3, [r7, #28]
 800eb0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d006      	beq.n	800eb20 <tcp_input+0x614>
 800eb12:	4b50      	ldr	r3, [pc, #320]	@ (800ec54 <tcp_input+0x748>)
 800eb14:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800eb18:	494f      	ldr	r1, [pc, #316]	@ (800ec58 <tcp_input+0x74c>)
 800eb1a:	4850      	ldr	r0, [pc, #320]	@ (800ec5c <tcp_input+0x750>)
 800eb1c:	f006 ff0c 	bl	8015938 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800eb20:	69fb      	ldr	r3, [r7, #28]
 800eb22:	8b5b      	ldrh	r3, [r3, #26]
 800eb24:	f003 0310 	and.w	r3, r3, #16
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d008      	beq.n	800eb3e <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800eb2c:	4b42      	ldr	r3, [pc, #264]	@ (800ec38 <tcp_input+0x72c>)
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	4618      	mov	r0, r3
 800eb32:	f7fd fec1 	bl	800c8b8 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800eb36:	69f8      	ldr	r0, [r7, #28]
 800eb38:	f7fe fc46 	bl	800d3c8 <tcp_abort>
            goto aborted;
 800eb3c:	e091      	b.n	800ec62 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800eb3e:	69fb      	ldr	r3, [r7, #28]
 800eb40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d00c      	beq.n	800eb62 <tcp_input+0x656>
 800eb48:	69fb      	ldr	r3, [r7, #28]
 800eb4a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800eb4e:	69fb      	ldr	r3, [r7, #28]
 800eb50:	6918      	ldr	r0, [r3, #16]
 800eb52:	4b39      	ldr	r3, [pc, #228]	@ (800ec38 <tcp_input+0x72c>)
 800eb54:	681a      	ldr	r2, [r3, #0]
 800eb56:	2300      	movs	r3, #0
 800eb58:	69f9      	ldr	r1, [r7, #28]
 800eb5a:	47a0      	blx	r4
 800eb5c:	4603      	mov	r3, r0
 800eb5e:	74fb      	strb	r3, [r7, #19]
 800eb60:	e008      	b.n	800eb74 <tcp_input+0x668>
 800eb62:	4b35      	ldr	r3, [pc, #212]	@ (800ec38 <tcp_input+0x72c>)
 800eb64:	681a      	ldr	r2, [r3, #0]
 800eb66:	2300      	movs	r3, #0
 800eb68:	69f9      	ldr	r1, [r7, #28]
 800eb6a:	2000      	movs	r0, #0
 800eb6c:	f7ff f95e 	bl	800de2c <tcp_recv_null>
 800eb70:	4603      	mov	r3, r0
 800eb72:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800eb74:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800eb78:	f113 0f0d 	cmn.w	r3, #13
 800eb7c:	d053      	beq.n	800ec26 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800eb7e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d003      	beq.n	800eb8e <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800eb86:	4b2c      	ldr	r3, [pc, #176]	@ (800ec38 <tcp_input+0x72c>)
 800eb88:	681a      	ldr	r2, [r3, #0]
 800eb8a:	69fb      	ldr	r3, [r7, #28]
 800eb8c:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800eb8e:	4b2b      	ldr	r3, [pc, #172]	@ (800ec3c <tcp_input+0x730>)
 800eb90:	781b      	ldrb	r3, [r3, #0]
 800eb92:	f003 0320 	and.w	r3, r3, #32
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d030      	beq.n	800ebfc <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 800eb9a:	69fb      	ldr	r3, [r7, #28]
 800eb9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d009      	beq.n	800ebb6 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800eba2:	69fb      	ldr	r3, [r7, #28]
 800eba4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eba6:	7b5a      	ldrb	r2, [r3, #13]
 800eba8:	69fb      	ldr	r3, [r7, #28]
 800ebaa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ebac:	f042 0220 	orr.w	r2, r2, #32
 800ebb0:	b2d2      	uxtb	r2, r2
 800ebb2:	735a      	strb	r2, [r3, #13]
 800ebb4:	e022      	b.n	800ebfc <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800ebb6:	69fb      	ldr	r3, [r7, #28]
 800ebb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ebba:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800ebbe:	d005      	beq.n	800ebcc <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 800ebc0:	69fb      	ldr	r3, [r7, #28]
 800ebc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ebc4:	3301      	adds	r3, #1
 800ebc6:	b29a      	uxth	r2, r3
 800ebc8:	69fb      	ldr	r3, [r7, #28]
 800ebca:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800ebcc:	69fb      	ldr	r3, [r7, #28]
 800ebce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d00b      	beq.n	800ebee <tcp_input+0x6e2>
 800ebd6:	69fb      	ldr	r3, [r7, #28]
 800ebd8:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800ebdc:	69fb      	ldr	r3, [r7, #28]
 800ebde:	6918      	ldr	r0, [r3, #16]
 800ebe0:	2300      	movs	r3, #0
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	69f9      	ldr	r1, [r7, #28]
 800ebe6:	47a0      	blx	r4
 800ebe8:	4603      	mov	r3, r0
 800ebea:	74fb      	strb	r3, [r7, #19]
 800ebec:	e001      	b.n	800ebf2 <tcp_input+0x6e6>
 800ebee:	2300      	movs	r3, #0
 800ebf0:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800ebf2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ebf6:	f113 0f0d 	cmn.w	r3, #13
 800ebfa:	d016      	beq.n	800ec2a <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800ebfc:	4b13      	ldr	r3, [pc, #76]	@ (800ec4c <tcp_input+0x740>)
 800ebfe:	2200      	movs	r2, #0
 800ec00:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800ec02:	69f8      	ldr	r0, [r7, #28]
 800ec04:	f000 f88e 	bl	800ed24 <tcp_input_delayed_close>
 800ec08:	4603      	mov	r3, r0
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d128      	bne.n	800ec60 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800ec0e:	69f8      	ldr	r0, [r7, #28]
 800ec10:	f002 fac2 	bl	8011198 <tcp_output>
 800ec14:	e025      	b.n	800ec62 <tcp_input+0x756>
        goto aborted;
 800ec16:	bf00      	nop
 800ec18:	e023      	b.n	800ec62 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800ec1a:	bf00      	nop
 800ec1c:	e021      	b.n	800ec62 <tcp_input+0x756>
              goto aborted;
 800ec1e:	bf00      	nop
 800ec20:	e01f      	b.n	800ec62 <tcp_input+0x756>
          goto aborted;
 800ec22:	bf00      	nop
 800ec24:	e01d      	b.n	800ec62 <tcp_input+0x756>
            goto aborted;
 800ec26:	bf00      	nop
 800ec28:	e01b      	b.n	800ec62 <tcp_input+0x756>
              goto aborted;
 800ec2a:	bf00      	nop
 800ec2c:	e019      	b.n	800ec62 <tcp_input+0x756>
 800ec2e:	bf00      	nop
 800ec30:	20008a54 	.word	0x20008a54
 800ec34:	20008a64 	.word	0x20008a64
 800ec38:	20008a84 	.word	0x20008a84
 800ec3c:	20008a81 	.word	0x20008a81
 800ec40:	20008a7c 	.word	0x20008a7c
 800ec44:	20008a80 	.word	0x20008a80
 800ec48:	20008a7e 	.word	0x20008a7e
 800ec4c:	20008a88 	.word	0x20008a88
 800ec50:	20008a48 	.word	0x20008a48
 800ec54:	08019368 	.word	0x08019368
 800ec58:	0801951c 	.word	0x0801951c
 800ec5c:	080193b4 	.word	0x080193b4
          goto aborted;
 800ec60:	bf00      	nop
    tcp_input_pcb = NULL;
 800ec62:	4b27      	ldr	r3, [pc, #156]	@ (800ed00 <tcp_input+0x7f4>)
 800ec64:	2200      	movs	r2, #0
 800ec66:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800ec68:	4b26      	ldr	r3, [pc, #152]	@ (800ed04 <tcp_input+0x7f8>)
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800ec6e:	4b26      	ldr	r3, [pc, #152]	@ (800ed08 <tcp_input+0x7fc>)
 800ec70:	685b      	ldr	r3, [r3, #4]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d03f      	beq.n	800ecf6 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 800ec76:	4b24      	ldr	r3, [pc, #144]	@ (800ed08 <tcp_input+0x7fc>)
 800ec78:	685b      	ldr	r3, [r3, #4]
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	f7fd fe1c 	bl	800c8b8 <pbuf_free>
      inseg.p = NULL;
 800ec80:	4b21      	ldr	r3, [pc, #132]	@ (800ed08 <tcp_input+0x7fc>)
 800ec82:	2200      	movs	r2, #0
 800ec84:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800ec86:	e036      	b.n	800ecf6 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800ec88:	4b20      	ldr	r3, [pc, #128]	@ (800ed0c <tcp_input+0x800>)
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	899b      	ldrh	r3, [r3, #12]
 800ec8e:	b29b      	uxth	r3, r3
 800ec90:	4618      	mov	r0, r3
 800ec92:	f7fc fab7 	bl	800b204 <lwip_htons>
 800ec96:	4603      	mov	r3, r0
 800ec98:	b2db      	uxtb	r3, r3
 800ec9a:	f003 0304 	and.w	r3, r3, #4
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d118      	bne.n	800ecd4 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800eca2:	4b1b      	ldr	r3, [pc, #108]	@ (800ed10 <tcp_input+0x804>)
 800eca4:	6819      	ldr	r1, [r3, #0]
 800eca6:	4b1b      	ldr	r3, [pc, #108]	@ (800ed14 <tcp_input+0x808>)
 800eca8:	881b      	ldrh	r3, [r3, #0]
 800ecaa:	461a      	mov	r2, r3
 800ecac:	4b1a      	ldr	r3, [pc, #104]	@ (800ed18 <tcp_input+0x80c>)
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ecb2:	4b16      	ldr	r3, [pc, #88]	@ (800ed0c <tcp_input+0x800>)
 800ecb4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ecb6:	885b      	ldrh	r3, [r3, #2]
 800ecb8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ecba:	4a14      	ldr	r2, [pc, #80]	@ (800ed0c <tcp_input+0x800>)
 800ecbc:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ecbe:	8812      	ldrh	r2, [r2, #0]
 800ecc0:	b292      	uxth	r2, r2
 800ecc2:	9202      	str	r2, [sp, #8]
 800ecc4:	9301      	str	r3, [sp, #4]
 800ecc6:	4b15      	ldr	r3, [pc, #84]	@ (800ed1c <tcp_input+0x810>)
 800ecc8:	9300      	str	r3, [sp, #0]
 800ecca:	4b15      	ldr	r3, [pc, #84]	@ (800ed20 <tcp_input+0x814>)
 800eccc:	4602      	mov	r2, r0
 800ecce:	2000      	movs	r0, #0
 800ecd0:	f003 f816 	bl	8011d00 <tcp_rst>
    pbuf_free(p);
 800ecd4:	6878      	ldr	r0, [r7, #4]
 800ecd6:	f7fd fdef 	bl	800c8b8 <pbuf_free>
  return;
 800ecda:	e00c      	b.n	800ecf6 <tcp_input+0x7ea>
    goto dropped;
 800ecdc:	bf00      	nop
 800ecde:	e006      	b.n	800ecee <tcp_input+0x7e2>
    goto dropped;
 800ece0:	bf00      	nop
 800ece2:	e004      	b.n	800ecee <tcp_input+0x7e2>
    goto dropped;
 800ece4:	bf00      	nop
 800ece6:	e002      	b.n	800ecee <tcp_input+0x7e2>
      goto dropped;
 800ece8:	bf00      	nop
 800ecea:	e000      	b.n	800ecee <tcp_input+0x7e2>
      goto dropped;
 800ecec:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800ecee:	6878      	ldr	r0, [r7, #4]
 800ecf0:	f7fd fde2 	bl	800c8b8 <pbuf_free>
 800ecf4:	e000      	b.n	800ecf8 <tcp_input+0x7ec>
  return;
 800ecf6:	bf00      	nop
}
 800ecf8:	3724      	adds	r7, #36	@ 0x24
 800ecfa:	46bd      	mov	sp, r7
 800ecfc:	bd90      	pop	{r4, r7, pc}
 800ecfe:	bf00      	nop
 800ed00:	20008a88 	.word	0x20008a88
 800ed04:	20008a84 	.word	0x20008a84
 800ed08:	20008a54 	.word	0x20008a54
 800ed0c:	20008a64 	.word	0x20008a64
 800ed10:	20008a78 	.word	0x20008a78
 800ed14:	20008a7e 	.word	0x20008a7e
 800ed18:	20008a74 	.word	0x20008a74
 800ed1c:	20005b30 	.word	0x20005b30
 800ed20:	20005b34 	.word	0x20005b34

0800ed24 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800ed24:	b580      	push	{r7, lr}
 800ed26:	b082      	sub	sp, #8
 800ed28:	af00      	add	r7, sp, #0
 800ed2a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d106      	bne.n	800ed40 <tcp_input_delayed_close+0x1c>
 800ed32:	4b17      	ldr	r3, [pc, #92]	@ (800ed90 <tcp_input_delayed_close+0x6c>)
 800ed34:	f240 225a 	movw	r2, #602	@ 0x25a
 800ed38:	4916      	ldr	r1, [pc, #88]	@ (800ed94 <tcp_input_delayed_close+0x70>)
 800ed3a:	4817      	ldr	r0, [pc, #92]	@ (800ed98 <tcp_input_delayed_close+0x74>)
 800ed3c:	f006 fdfc 	bl	8015938 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800ed40:	4b16      	ldr	r3, [pc, #88]	@ (800ed9c <tcp_input_delayed_close+0x78>)
 800ed42:	781b      	ldrb	r3, [r3, #0]
 800ed44:	f003 0310 	and.w	r3, r3, #16
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d01c      	beq.n	800ed86 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	8b5b      	ldrh	r3, [r3, #26]
 800ed50:	f003 0310 	and.w	r3, r3, #16
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d10d      	bne.n	800ed74 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d008      	beq.n	800ed74 <tcp_input_delayed_close+0x50>
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ed68:	687a      	ldr	r2, [r7, #4]
 800ed6a:	6912      	ldr	r2, [r2, #16]
 800ed6c:	f06f 010e 	mvn.w	r1, #14
 800ed70:	4610      	mov	r0, r2
 800ed72:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800ed74:	6879      	ldr	r1, [r7, #4]
 800ed76:	480a      	ldr	r0, [pc, #40]	@ (800eda0 <tcp_input_delayed_close+0x7c>)
 800ed78:	f7ff fa50 	bl	800e21c <tcp_pcb_remove>
    tcp_free(pcb);
 800ed7c:	6878      	ldr	r0, [r7, #4]
 800ed7e:	f7fe f83b 	bl	800cdf8 <tcp_free>
    return 1;
 800ed82:	2301      	movs	r3, #1
 800ed84:	e000      	b.n	800ed88 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800ed86:	2300      	movs	r3, #0
}
 800ed88:	4618      	mov	r0, r3
 800ed8a:	3708      	adds	r7, #8
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	bd80      	pop	{r7, pc}
 800ed90:	08019368 	.word	0x08019368
 800ed94:	08019538 	.word	0x08019538
 800ed98:	080193b4 	.word	0x080193b4
 800ed9c:	20008a81 	.word	0x20008a81
 800eda0:	20008a48 	.word	0x20008a48

0800eda4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800eda4:	b590      	push	{r4, r7, lr}
 800eda6:	b08b      	sub	sp, #44	@ 0x2c
 800eda8:	af04      	add	r7, sp, #16
 800edaa:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800edac:	4b6f      	ldr	r3, [pc, #444]	@ (800ef6c <tcp_listen_input+0x1c8>)
 800edae:	781b      	ldrb	r3, [r3, #0]
 800edb0:	f003 0304 	and.w	r3, r3, #4
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	f040 80d2 	bne.w	800ef5e <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d106      	bne.n	800edce <tcp_listen_input+0x2a>
 800edc0:	4b6b      	ldr	r3, [pc, #428]	@ (800ef70 <tcp_listen_input+0x1cc>)
 800edc2:	f240 2281 	movw	r2, #641	@ 0x281
 800edc6:	496b      	ldr	r1, [pc, #428]	@ (800ef74 <tcp_listen_input+0x1d0>)
 800edc8:	486b      	ldr	r0, [pc, #428]	@ (800ef78 <tcp_listen_input+0x1d4>)
 800edca:	f006 fdb5 	bl	8015938 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800edce:	4b67      	ldr	r3, [pc, #412]	@ (800ef6c <tcp_listen_input+0x1c8>)
 800edd0:	781b      	ldrb	r3, [r3, #0]
 800edd2:	f003 0310 	and.w	r3, r3, #16
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d019      	beq.n	800ee0e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800edda:	4b68      	ldr	r3, [pc, #416]	@ (800ef7c <tcp_listen_input+0x1d8>)
 800eddc:	6819      	ldr	r1, [r3, #0]
 800edde:	4b68      	ldr	r3, [pc, #416]	@ (800ef80 <tcp_listen_input+0x1dc>)
 800ede0:	881b      	ldrh	r3, [r3, #0]
 800ede2:	461a      	mov	r2, r3
 800ede4:	4b67      	ldr	r3, [pc, #412]	@ (800ef84 <tcp_listen_input+0x1e0>)
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800edea:	4b67      	ldr	r3, [pc, #412]	@ (800ef88 <tcp_listen_input+0x1e4>)
 800edec:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800edee:	885b      	ldrh	r3, [r3, #2]
 800edf0:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800edf2:	4a65      	ldr	r2, [pc, #404]	@ (800ef88 <tcp_listen_input+0x1e4>)
 800edf4:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800edf6:	8812      	ldrh	r2, [r2, #0]
 800edf8:	b292      	uxth	r2, r2
 800edfa:	9202      	str	r2, [sp, #8]
 800edfc:	9301      	str	r3, [sp, #4]
 800edfe:	4b63      	ldr	r3, [pc, #396]	@ (800ef8c <tcp_listen_input+0x1e8>)
 800ee00:	9300      	str	r3, [sp, #0]
 800ee02:	4b63      	ldr	r3, [pc, #396]	@ (800ef90 <tcp_listen_input+0x1ec>)
 800ee04:	4602      	mov	r2, r0
 800ee06:	6878      	ldr	r0, [r7, #4]
 800ee08:	f002 ff7a 	bl	8011d00 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800ee0c:	e0a9      	b.n	800ef62 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800ee0e:	4b57      	ldr	r3, [pc, #348]	@ (800ef6c <tcp_listen_input+0x1c8>)
 800ee10:	781b      	ldrb	r3, [r3, #0]
 800ee12:	f003 0302 	and.w	r3, r3, #2
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	f000 80a3 	beq.w	800ef62 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	7d5b      	ldrb	r3, [r3, #21]
 800ee20:	4618      	mov	r0, r3
 800ee22:	f7ff f927 	bl	800e074 <tcp_alloc>
 800ee26:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800ee28:	697b      	ldr	r3, [r7, #20]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d111      	bne.n	800ee52 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	699b      	ldr	r3, [r3, #24]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d00a      	beq.n	800ee4c <tcp_listen_input+0xa8>
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	699b      	ldr	r3, [r3, #24]
 800ee3a:	687a      	ldr	r2, [r7, #4]
 800ee3c:	6910      	ldr	r0, [r2, #16]
 800ee3e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ee42:	2100      	movs	r1, #0
 800ee44:	4798      	blx	r3
 800ee46:	4603      	mov	r3, r0
 800ee48:	73bb      	strb	r3, [r7, #14]
      return;
 800ee4a:	e08b      	b.n	800ef64 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800ee4c:	23f0      	movs	r3, #240	@ 0xf0
 800ee4e:	73bb      	strb	r3, [r7, #14]
      return;
 800ee50:	e088      	b.n	800ef64 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800ee52:	4b50      	ldr	r3, [pc, #320]	@ (800ef94 <tcp_listen_input+0x1f0>)
 800ee54:	695a      	ldr	r2, [r3, #20]
 800ee56:	697b      	ldr	r3, [r7, #20]
 800ee58:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800ee5a:	4b4e      	ldr	r3, [pc, #312]	@ (800ef94 <tcp_listen_input+0x1f0>)
 800ee5c:	691a      	ldr	r2, [r3, #16]
 800ee5e:	697b      	ldr	r3, [r7, #20]
 800ee60:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	8ada      	ldrh	r2, [r3, #22]
 800ee66:	697b      	ldr	r3, [r7, #20]
 800ee68:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800ee6a:	4b47      	ldr	r3, [pc, #284]	@ (800ef88 <tcp_listen_input+0x1e4>)
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	881b      	ldrh	r3, [r3, #0]
 800ee70:	b29a      	uxth	r2, r3
 800ee72:	697b      	ldr	r3, [r7, #20]
 800ee74:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800ee76:	697b      	ldr	r3, [r7, #20]
 800ee78:	2203      	movs	r2, #3
 800ee7a:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800ee7c:	4b41      	ldr	r3, [pc, #260]	@ (800ef84 <tcp_listen_input+0x1e0>)
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	1c5a      	adds	r2, r3, #1
 800ee82:	697b      	ldr	r3, [r7, #20]
 800ee84:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800ee86:	697b      	ldr	r3, [r7, #20]
 800ee88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ee8a:	697b      	ldr	r3, [r7, #20]
 800ee8c:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 800ee8e:	6978      	ldr	r0, [r7, #20]
 800ee90:	f7ff fa58 	bl	800e344 <tcp_next_iss>
 800ee94:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800ee96:	697b      	ldr	r3, [r7, #20]
 800ee98:	693a      	ldr	r2, [r7, #16]
 800ee9a:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 800ee9c:	697b      	ldr	r3, [r7, #20]
 800ee9e:	693a      	ldr	r2, [r7, #16]
 800eea0:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 800eea2:	697b      	ldr	r3, [r7, #20]
 800eea4:	693a      	ldr	r2, [r7, #16]
 800eea6:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800eea8:	697b      	ldr	r3, [r7, #20]
 800eeaa:	693a      	ldr	r2, [r7, #16]
 800eeac:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800eeae:	4b35      	ldr	r3, [pc, #212]	@ (800ef84 <tcp_listen_input+0x1e0>)
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	1e5a      	subs	r2, r3, #1
 800eeb4:	697b      	ldr	r3, [r7, #20]
 800eeb6:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	691a      	ldr	r2, [r3, #16]
 800eebc:	697b      	ldr	r3, [r7, #20]
 800eebe:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800eec0:	697b      	ldr	r3, [r7, #20]
 800eec2:	687a      	ldr	r2, [r7, #4]
 800eec4:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	7a5b      	ldrb	r3, [r3, #9]
 800eeca:	f003 030c 	and.w	r3, r3, #12
 800eece:	b2da      	uxtb	r2, r3
 800eed0:	697b      	ldr	r3, [r7, #20]
 800eed2:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	7a1a      	ldrb	r2, [r3, #8]
 800eed8:	697b      	ldr	r3, [r7, #20]
 800eeda:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800eedc:	4b2e      	ldr	r3, [pc, #184]	@ (800ef98 <tcp_listen_input+0x1f4>)
 800eede:	681a      	ldr	r2, [r3, #0]
 800eee0:	697b      	ldr	r3, [r7, #20]
 800eee2:	60da      	str	r2, [r3, #12]
 800eee4:	4a2c      	ldr	r2, [pc, #176]	@ (800ef98 <tcp_listen_input+0x1f4>)
 800eee6:	697b      	ldr	r3, [r7, #20]
 800eee8:	6013      	str	r3, [r2, #0]
 800eeea:	f003 f8cb 	bl	8012084 <tcp_timer_needed>
 800eeee:	4b2b      	ldr	r3, [pc, #172]	@ (800ef9c <tcp_listen_input+0x1f8>)
 800eef0:	2201      	movs	r2, #1
 800eef2:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800eef4:	6978      	ldr	r0, [r7, #20]
 800eef6:	f001 fd8b 	bl	8010a10 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800eefa:	4b23      	ldr	r3, [pc, #140]	@ (800ef88 <tcp_listen_input+0x1e4>)
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	89db      	ldrh	r3, [r3, #14]
 800ef00:	b29a      	uxth	r2, r3
 800ef02:	697b      	ldr	r3, [r7, #20]
 800ef04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800ef08:	697b      	ldr	r3, [r7, #20]
 800ef0a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800ef0e:	697b      	ldr	r3, [r7, #20]
 800ef10:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800ef14:	697b      	ldr	r3, [r7, #20]
 800ef16:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800ef18:	697b      	ldr	r3, [r7, #20]
 800ef1a:	3304      	adds	r3, #4
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	f004 fdc9 	bl	8013ab4 <ip4_route>
 800ef22:	4601      	mov	r1, r0
 800ef24:	697b      	ldr	r3, [r7, #20]
 800ef26:	3304      	adds	r3, #4
 800ef28:	461a      	mov	r2, r3
 800ef2a:	4620      	mov	r0, r4
 800ef2c:	f7ff fa30 	bl	800e390 <tcp_eff_send_mss_netif>
 800ef30:	4603      	mov	r3, r0
 800ef32:	461a      	mov	r2, r3
 800ef34:	697b      	ldr	r3, [r7, #20]
 800ef36:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800ef38:	2112      	movs	r1, #18
 800ef3a:	6978      	ldr	r0, [r7, #20]
 800ef3c:	f002 f83e 	bl	8010fbc <tcp_enqueue_flags>
 800ef40:	4603      	mov	r3, r0
 800ef42:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800ef44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d004      	beq.n	800ef56 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800ef4c:	2100      	movs	r1, #0
 800ef4e:	6978      	ldr	r0, [r7, #20]
 800ef50:	f7fe f97c 	bl	800d24c <tcp_abandon>
      return;
 800ef54:	e006      	b.n	800ef64 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800ef56:	6978      	ldr	r0, [r7, #20]
 800ef58:	f002 f91e 	bl	8011198 <tcp_output>
  return;
 800ef5c:	e001      	b.n	800ef62 <tcp_listen_input+0x1be>
    return;
 800ef5e:	bf00      	nop
 800ef60:	e000      	b.n	800ef64 <tcp_listen_input+0x1c0>
  return;
 800ef62:	bf00      	nop
}
 800ef64:	371c      	adds	r7, #28
 800ef66:	46bd      	mov	sp, r7
 800ef68:	bd90      	pop	{r4, r7, pc}
 800ef6a:	bf00      	nop
 800ef6c:	20008a80 	.word	0x20008a80
 800ef70:	08019368 	.word	0x08019368
 800ef74:	08019560 	.word	0x08019560
 800ef78:	080193b4 	.word	0x080193b4
 800ef7c:	20008a78 	.word	0x20008a78
 800ef80:	20008a7e 	.word	0x20008a7e
 800ef84:	20008a74 	.word	0x20008a74
 800ef88:	20008a64 	.word	0x20008a64
 800ef8c:	20005b30 	.word	0x20005b30
 800ef90:	20005b34 	.word	0x20005b34
 800ef94:	20005b20 	.word	0x20005b20
 800ef98:	20008a48 	.word	0x20008a48
 800ef9c:	20008a50 	.word	0x20008a50

0800efa0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800efa0:	b580      	push	{r7, lr}
 800efa2:	b086      	sub	sp, #24
 800efa4:	af04      	add	r7, sp, #16
 800efa6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800efa8:	4b2f      	ldr	r3, [pc, #188]	@ (800f068 <tcp_timewait_input+0xc8>)
 800efaa:	781b      	ldrb	r3, [r3, #0]
 800efac:	f003 0304 	and.w	r3, r3, #4
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d153      	bne.n	800f05c <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d106      	bne.n	800efc8 <tcp_timewait_input+0x28>
 800efba:	4b2c      	ldr	r3, [pc, #176]	@ (800f06c <tcp_timewait_input+0xcc>)
 800efbc:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800efc0:	492b      	ldr	r1, [pc, #172]	@ (800f070 <tcp_timewait_input+0xd0>)
 800efc2:	482c      	ldr	r0, [pc, #176]	@ (800f074 <tcp_timewait_input+0xd4>)
 800efc4:	f006 fcb8 	bl	8015938 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800efc8:	4b27      	ldr	r3, [pc, #156]	@ (800f068 <tcp_timewait_input+0xc8>)
 800efca:	781b      	ldrb	r3, [r3, #0]
 800efcc:	f003 0302 	and.w	r3, r3, #2
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d02a      	beq.n	800f02a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800efd4:	4b28      	ldr	r3, [pc, #160]	@ (800f078 <tcp_timewait_input+0xd8>)
 800efd6:	681a      	ldr	r2, [r3, #0]
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800efdc:	1ad3      	subs	r3, r2, r3
 800efde:	2b00      	cmp	r3, #0
 800efe0:	db2d      	blt.n	800f03e <tcp_timewait_input+0x9e>
 800efe2:	4b25      	ldr	r3, [pc, #148]	@ (800f078 <tcp_timewait_input+0xd8>)
 800efe4:	681a      	ldr	r2, [r3, #0]
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800efea:	6879      	ldr	r1, [r7, #4]
 800efec:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800efee:	440b      	add	r3, r1
 800eff0:	1ad3      	subs	r3, r2, r3
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	dc23      	bgt.n	800f03e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800eff6:	4b21      	ldr	r3, [pc, #132]	@ (800f07c <tcp_timewait_input+0xdc>)
 800eff8:	6819      	ldr	r1, [r3, #0]
 800effa:	4b21      	ldr	r3, [pc, #132]	@ (800f080 <tcp_timewait_input+0xe0>)
 800effc:	881b      	ldrh	r3, [r3, #0]
 800effe:	461a      	mov	r2, r3
 800f000:	4b1d      	ldr	r3, [pc, #116]	@ (800f078 <tcp_timewait_input+0xd8>)
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f006:	4b1f      	ldr	r3, [pc, #124]	@ (800f084 <tcp_timewait_input+0xe4>)
 800f008:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f00a:	885b      	ldrh	r3, [r3, #2]
 800f00c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f00e:	4a1d      	ldr	r2, [pc, #116]	@ (800f084 <tcp_timewait_input+0xe4>)
 800f010:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f012:	8812      	ldrh	r2, [r2, #0]
 800f014:	b292      	uxth	r2, r2
 800f016:	9202      	str	r2, [sp, #8]
 800f018:	9301      	str	r3, [sp, #4]
 800f01a:	4b1b      	ldr	r3, [pc, #108]	@ (800f088 <tcp_timewait_input+0xe8>)
 800f01c:	9300      	str	r3, [sp, #0]
 800f01e:	4b1b      	ldr	r3, [pc, #108]	@ (800f08c <tcp_timewait_input+0xec>)
 800f020:	4602      	mov	r2, r0
 800f022:	6878      	ldr	r0, [r7, #4]
 800f024:	f002 fe6c 	bl	8011d00 <tcp_rst>
      return;
 800f028:	e01b      	b.n	800f062 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800f02a:	4b0f      	ldr	r3, [pc, #60]	@ (800f068 <tcp_timewait_input+0xc8>)
 800f02c:	781b      	ldrb	r3, [r3, #0]
 800f02e:	f003 0301 	and.w	r3, r3, #1
 800f032:	2b00      	cmp	r3, #0
 800f034:	d003      	beq.n	800f03e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800f036:	4b16      	ldr	r3, [pc, #88]	@ (800f090 <tcp_timewait_input+0xf0>)
 800f038:	681a      	ldr	r2, [r3, #0]
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800f03e:	4b10      	ldr	r3, [pc, #64]	@ (800f080 <tcp_timewait_input+0xe0>)
 800f040:	881b      	ldrh	r3, [r3, #0]
 800f042:	2b00      	cmp	r3, #0
 800f044:	d00c      	beq.n	800f060 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	8b5b      	ldrh	r3, [r3, #26]
 800f04a:	f043 0302 	orr.w	r3, r3, #2
 800f04e:	b29a      	uxth	r2, r3
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800f054:	6878      	ldr	r0, [r7, #4]
 800f056:	f002 f89f 	bl	8011198 <tcp_output>
  }
  return;
 800f05a:	e001      	b.n	800f060 <tcp_timewait_input+0xc0>
    return;
 800f05c:	bf00      	nop
 800f05e:	e000      	b.n	800f062 <tcp_timewait_input+0xc2>
  return;
 800f060:	bf00      	nop
}
 800f062:	3708      	adds	r7, #8
 800f064:	46bd      	mov	sp, r7
 800f066:	bd80      	pop	{r7, pc}
 800f068:	20008a80 	.word	0x20008a80
 800f06c:	08019368 	.word	0x08019368
 800f070:	08019580 	.word	0x08019580
 800f074:	080193b4 	.word	0x080193b4
 800f078:	20008a74 	.word	0x20008a74
 800f07c:	20008a78 	.word	0x20008a78
 800f080:	20008a7e 	.word	0x20008a7e
 800f084:	20008a64 	.word	0x20008a64
 800f088:	20005b30 	.word	0x20005b30
 800f08c:	20005b34 	.word	0x20005b34
 800f090:	20008a3c 	.word	0x20008a3c

0800f094 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800f094:	b590      	push	{r4, r7, lr}
 800f096:	b08d      	sub	sp, #52	@ 0x34
 800f098:	af04      	add	r7, sp, #16
 800f09a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800f09c:	2300      	movs	r3, #0
 800f09e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800f0a0:	2300      	movs	r3, #0
 800f0a2:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d106      	bne.n	800f0b8 <tcp_process+0x24>
 800f0aa:	4b9d      	ldr	r3, [pc, #628]	@ (800f320 <tcp_process+0x28c>)
 800f0ac:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800f0b0:	499c      	ldr	r1, [pc, #624]	@ (800f324 <tcp_process+0x290>)
 800f0b2:	489d      	ldr	r0, [pc, #628]	@ (800f328 <tcp_process+0x294>)
 800f0b4:	f006 fc40 	bl	8015938 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800f0b8:	4b9c      	ldr	r3, [pc, #624]	@ (800f32c <tcp_process+0x298>)
 800f0ba:	781b      	ldrb	r3, [r3, #0]
 800f0bc:	f003 0304 	and.w	r3, r3, #4
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d04e      	beq.n	800f162 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	7d1b      	ldrb	r3, [r3, #20]
 800f0c8:	2b02      	cmp	r3, #2
 800f0ca:	d108      	bne.n	800f0de <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f0d0:	4b97      	ldr	r3, [pc, #604]	@ (800f330 <tcp_process+0x29c>)
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	429a      	cmp	r2, r3
 800f0d6:	d123      	bne.n	800f120 <tcp_process+0x8c>
        acceptable = 1;
 800f0d8:	2301      	movs	r3, #1
 800f0da:	76fb      	strb	r3, [r7, #27]
 800f0dc:	e020      	b.n	800f120 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f0e2:	4b94      	ldr	r3, [pc, #592]	@ (800f334 <tcp_process+0x2a0>)
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	429a      	cmp	r2, r3
 800f0e8:	d102      	bne.n	800f0f0 <tcp_process+0x5c>
        acceptable = 1;
 800f0ea:	2301      	movs	r3, #1
 800f0ec:	76fb      	strb	r3, [r7, #27]
 800f0ee:	e017      	b.n	800f120 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800f0f0:	4b90      	ldr	r3, [pc, #576]	@ (800f334 <tcp_process+0x2a0>)
 800f0f2:	681a      	ldr	r2, [r3, #0]
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0f8:	1ad3      	subs	r3, r2, r3
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	db10      	blt.n	800f120 <tcp_process+0x8c>
 800f0fe:	4b8d      	ldr	r3, [pc, #564]	@ (800f334 <tcp_process+0x2a0>)
 800f100:	681a      	ldr	r2, [r3, #0]
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f106:	6879      	ldr	r1, [r7, #4]
 800f108:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800f10a:	440b      	add	r3, r1
 800f10c:	1ad3      	subs	r3, r2, r3
 800f10e:	2b00      	cmp	r3, #0
 800f110:	dc06      	bgt.n	800f120 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	8b5b      	ldrh	r3, [r3, #26]
 800f116:	f043 0302 	orr.w	r3, r3, #2
 800f11a:	b29a      	uxth	r2, r3
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800f120:	7efb      	ldrb	r3, [r7, #27]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d01b      	beq.n	800f15e <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	7d1b      	ldrb	r3, [r3, #20]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d106      	bne.n	800f13c <tcp_process+0xa8>
 800f12e:	4b7c      	ldr	r3, [pc, #496]	@ (800f320 <tcp_process+0x28c>)
 800f130:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800f134:	4980      	ldr	r1, [pc, #512]	@ (800f338 <tcp_process+0x2a4>)
 800f136:	487c      	ldr	r0, [pc, #496]	@ (800f328 <tcp_process+0x294>)
 800f138:	f006 fbfe 	bl	8015938 <iprintf>
      recv_flags |= TF_RESET;
 800f13c:	4b7f      	ldr	r3, [pc, #508]	@ (800f33c <tcp_process+0x2a8>)
 800f13e:	781b      	ldrb	r3, [r3, #0]
 800f140:	f043 0308 	orr.w	r3, r3, #8
 800f144:	b2da      	uxtb	r2, r3
 800f146:	4b7d      	ldr	r3, [pc, #500]	@ (800f33c <tcp_process+0x2a8>)
 800f148:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	8b5b      	ldrh	r3, [r3, #26]
 800f14e:	f023 0301 	bic.w	r3, r3, #1
 800f152:	b29a      	uxth	r2, r3
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800f158:	f06f 030d 	mvn.w	r3, #13
 800f15c:	e37a      	b.n	800f854 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800f15e:	2300      	movs	r3, #0
 800f160:	e378      	b.n	800f854 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800f162:	4b72      	ldr	r3, [pc, #456]	@ (800f32c <tcp_process+0x298>)
 800f164:	781b      	ldrb	r3, [r3, #0]
 800f166:	f003 0302 	and.w	r3, r3, #2
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d010      	beq.n	800f190 <tcp_process+0xfc>
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	7d1b      	ldrb	r3, [r3, #20]
 800f172:	2b02      	cmp	r3, #2
 800f174:	d00c      	beq.n	800f190 <tcp_process+0xfc>
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	7d1b      	ldrb	r3, [r3, #20]
 800f17a:	2b03      	cmp	r3, #3
 800f17c:	d008      	beq.n	800f190 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	8b5b      	ldrh	r3, [r3, #26]
 800f182:	f043 0302 	orr.w	r3, r3, #2
 800f186:	b29a      	uxth	r2, r3
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800f18c:	2300      	movs	r3, #0
 800f18e:	e361      	b.n	800f854 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	8b5b      	ldrh	r3, [r3, #26]
 800f194:	f003 0310 	and.w	r3, r3, #16
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d103      	bne.n	800f1a4 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800f19c:	4b68      	ldr	r3, [pc, #416]	@ (800f340 <tcp_process+0x2ac>)
 800f19e:	681a      	ldr	r2, [r3, #0]
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	2200      	movs	r2, #0
 800f1a8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	2200      	movs	r2, #0
 800f1b0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 800f1b4:	6878      	ldr	r0, [r7, #4]
 800f1b6:	f001 fc2b 	bl	8010a10 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	7d1b      	ldrb	r3, [r3, #20]
 800f1be:	3b02      	subs	r3, #2
 800f1c0:	2b07      	cmp	r3, #7
 800f1c2:	f200 8337 	bhi.w	800f834 <tcp_process+0x7a0>
 800f1c6:	a201      	add	r2, pc, #4	@ (adr r2, 800f1cc <tcp_process+0x138>)
 800f1c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1cc:	0800f1ed 	.word	0x0800f1ed
 800f1d0:	0800f41d 	.word	0x0800f41d
 800f1d4:	0800f595 	.word	0x0800f595
 800f1d8:	0800f5bf 	.word	0x0800f5bf
 800f1dc:	0800f6e3 	.word	0x0800f6e3
 800f1e0:	0800f595 	.word	0x0800f595
 800f1e4:	0800f76f 	.word	0x0800f76f
 800f1e8:	0800f7ff 	.word	0x0800f7ff
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800f1ec:	4b4f      	ldr	r3, [pc, #316]	@ (800f32c <tcp_process+0x298>)
 800f1ee:	781b      	ldrb	r3, [r3, #0]
 800f1f0:	f003 0310 	and.w	r3, r3, #16
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	f000 80e4 	beq.w	800f3c2 <tcp_process+0x32e>
 800f1fa:	4b4c      	ldr	r3, [pc, #304]	@ (800f32c <tcp_process+0x298>)
 800f1fc:	781b      	ldrb	r3, [r3, #0]
 800f1fe:	f003 0302 	and.w	r3, r3, #2
 800f202:	2b00      	cmp	r3, #0
 800f204:	f000 80dd 	beq.w	800f3c2 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f20c:	1c5a      	adds	r2, r3, #1
 800f20e:	4b48      	ldr	r3, [pc, #288]	@ (800f330 <tcp_process+0x29c>)
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	429a      	cmp	r2, r3
 800f214:	f040 80d5 	bne.w	800f3c2 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800f218:	4b46      	ldr	r3, [pc, #280]	@ (800f334 <tcp_process+0x2a0>)
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	1c5a      	adds	r2, r3, #1
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 800f22a:	4b41      	ldr	r3, [pc, #260]	@ (800f330 <tcp_process+0x29c>)
 800f22c:	681a      	ldr	r2, [r3, #0]
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800f232:	4b44      	ldr	r3, [pc, #272]	@ (800f344 <tcp_process+0x2b0>)
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	89db      	ldrh	r3, [r3, #14]
 800f238:	b29a      	uxth	r2, r3
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800f24c:	4b39      	ldr	r3, [pc, #228]	@ (800f334 <tcp_process+0x2a0>)
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	1e5a      	subs	r2, r3, #1
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	2204      	movs	r2, #4
 800f25a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	3304      	adds	r3, #4
 800f264:	4618      	mov	r0, r3
 800f266:	f004 fc25 	bl	8013ab4 <ip4_route>
 800f26a:	4601      	mov	r1, r0
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	3304      	adds	r3, #4
 800f270:	461a      	mov	r2, r3
 800f272:	4620      	mov	r0, r4
 800f274:	f7ff f88c 	bl	800e390 <tcp_eff_send_mss_netif>
 800f278:	4603      	mov	r3, r0
 800f27a:	461a      	mov	r2, r3
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f284:	009a      	lsls	r2, r3, #2
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f28a:	005b      	lsls	r3, r3, #1
 800f28c:	f241 111c 	movw	r1, #4380	@ 0x111c
 800f290:	428b      	cmp	r3, r1
 800f292:	bf38      	it	cc
 800f294:	460b      	movcc	r3, r1
 800f296:	429a      	cmp	r2, r3
 800f298:	d204      	bcs.n	800f2a4 <tcp_process+0x210>
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f29e:	009b      	lsls	r3, r3, #2
 800f2a0:	b29b      	uxth	r3, r3
 800f2a2:	e00d      	b.n	800f2c0 <tcp_process+0x22c>
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f2a8:	005b      	lsls	r3, r3, #1
 800f2aa:	f241 121c 	movw	r2, #4380	@ 0x111c
 800f2ae:	4293      	cmp	r3, r2
 800f2b0:	d904      	bls.n	800f2bc <tcp_process+0x228>
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f2b6:	005b      	lsls	r3, r3, #1
 800f2b8:	b29b      	uxth	r3, r3
 800f2ba:	e001      	b.n	800f2c0 <tcp_process+0x22c>
 800f2bc:	f241 131c 	movw	r3, #4380	@ 0x111c
 800f2c0:	687a      	ldr	r2, [r7, #4]
 800f2c2:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d106      	bne.n	800f2de <tcp_process+0x24a>
 800f2d0:	4b13      	ldr	r3, [pc, #76]	@ (800f320 <tcp_process+0x28c>)
 800f2d2:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800f2d6:	491c      	ldr	r1, [pc, #112]	@ (800f348 <tcp_process+0x2b4>)
 800f2d8:	4813      	ldr	r0, [pc, #76]	@ (800f328 <tcp_process+0x294>)
 800f2da:	f006 fb2d 	bl	8015938 <iprintf>
        --pcb->snd_queuelen;
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f2e4:	3b01      	subs	r3, #1
 800f2e6:	b29a      	uxth	r2, r3
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f2f2:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800f2f4:	69fb      	ldr	r3, [r7, #28]
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d12a      	bne.n	800f350 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f2fe:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800f300:	69fb      	ldr	r3, [r7, #28]
 800f302:	2b00      	cmp	r3, #0
 800f304:	d106      	bne.n	800f314 <tcp_process+0x280>
 800f306:	4b06      	ldr	r3, [pc, #24]	@ (800f320 <tcp_process+0x28c>)
 800f308:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800f30c:	490f      	ldr	r1, [pc, #60]	@ (800f34c <tcp_process+0x2b8>)
 800f30e:	4806      	ldr	r0, [pc, #24]	@ (800f328 <tcp_process+0x294>)
 800f310:	f006 fb12 	bl	8015938 <iprintf>
          pcb->unsent = rseg->next;
 800f314:	69fb      	ldr	r3, [r7, #28]
 800f316:	681a      	ldr	r2, [r3, #0]
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	66da      	str	r2, [r3, #108]	@ 0x6c
 800f31c:	e01c      	b.n	800f358 <tcp_process+0x2c4>
 800f31e:	bf00      	nop
 800f320:	08019368 	.word	0x08019368
 800f324:	080195a0 	.word	0x080195a0
 800f328:	080193b4 	.word	0x080193b4
 800f32c:	20008a80 	.word	0x20008a80
 800f330:	20008a78 	.word	0x20008a78
 800f334:	20008a74 	.word	0x20008a74
 800f338:	080195bc 	.word	0x080195bc
 800f33c:	20008a81 	.word	0x20008a81
 800f340:	20008a3c 	.word	0x20008a3c
 800f344:	20008a64 	.word	0x20008a64
 800f348:	080195dc 	.word	0x080195dc
 800f34c:	080195f4 	.word	0x080195f4
        } else {
          pcb->unacked = rseg->next;
 800f350:	69fb      	ldr	r3, [r7, #28]
 800f352:	681a      	ldr	r2, [r3, #0]
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 800f358:	69f8      	ldr	r0, [r7, #28]
 800f35a:	f7fe fd22 	bl	800dda2 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f362:	2b00      	cmp	r3, #0
 800f364:	d104      	bne.n	800f370 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f36c:	861a      	strh	r2, [r3, #48]	@ 0x30
 800f36e:	e006      	b.n	800f37e <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	2200      	movs	r2, #0
 800f374:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	2200      	movs	r2, #0
 800f37a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f384:	2b00      	cmp	r3, #0
 800f386:	d00a      	beq.n	800f39e <tcp_process+0x30a>
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f38e:	687a      	ldr	r2, [r7, #4]
 800f390:	6910      	ldr	r0, [r2, #16]
 800f392:	2200      	movs	r2, #0
 800f394:	6879      	ldr	r1, [r7, #4]
 800f396:	4798      	blx	r3
 800f398:	4603      	mov	r3, r0
 800f39a:	76bb      	strb	r3, [r7, #26]
 800f39c:	e001      	b.n	800f3a2 <tcp_process+0x30e>
 800f39e:	2300      	movs	r3, #0
 800f3a0:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800f3a2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f3a6:	f113 0f0d 	cmn.w	r3, #13
 800f3aa:	d102      	bne.n	800f3b2 <tcp_process+0x31e>
          return ERR_ABRT;
 800f3ac:	f06f 030c 	mvn.w	r3, #12
 800f3b0:	e250      	b.n	800f854 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	8b5b      	ldrh	r3, [r3, #26]
 800f3b6:	f043 0302 	orr.w	r3, r3, #2
 800f3ba:	b29a      	uxth	r2, r3
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800f3c0:	e23a      	b.n	800f838 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800f3c2:	4b98      	ldr	r3, [pc, #608]	@ (800f624 <tcp_process+0x590>)
 800f3c4:	781b      	ldrb	r3, [r3, #0]
 800f3c6:	f003 0310 	and.w	r3, r3, #16
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	f000 8234 	beq.w	800f838 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f3d0:	4b95      	ldr	r3, [pc, #596]	@ (800f628 <tcp_process+0x594>)
 800f3d2:	6819      	ldr	r1, [r3, #0]
 800f3d4:	4b95      	ldr	r3, [pc, #596]	@ (800f62c <tcp_process+0x598>)
 800f3d6:	881b      	ldrh	r3, [r3, #0]
 800f3d8:	461a      	mov	r2, r3
 800f3da:	4b95      	ldr	r3, [pc, #596]	@ (800f630 <tcp_process+0x59c>)
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f3e0:	4b94      	ldr	r3, [pc, #592]	@ (800f634 <tcp_process+0x5a0>)
 800f3e2:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f3e4:	885b      	ldrh	r3, [r3, #2]
 800f3e6:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f3e8:	4a92      	ldr	r2, [pc, #584]	@ (800f634 <tcp_process+0x5a0>)
 800f3ea:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f3ec:	8812      	ldrh	r2, [r2, #0]
 800f3ee:	b292      	uxth	r2, r2
 800f3f0:	9202      	str	r2, [sp, #8]
 800f3f2:	9301      	str	r3, [sp, #4]
 800f3f4:	4b90      	ldr	r3, [pc, #576]	@ (800f638 <tcp_process+0x5a4>)
 800f3f6:	9300      	str	r3, [sp, #0]
 800f3f8:	4b90      	ldr	r3, [pc, #576]	@ (800f63c <tcp_process+0x5a8>)
 800f3fa:	4602      	mov	r2, r0
 800f3fc:	6878      	ldr	r0, [r7, #4]
 800f3fe:	f002 fc7f 	bl	8011d00 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f408:	2b05      	cmp	r3, #5
 800f40a:	f200 8215 	bhi.w	800f838 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	2200      	movs	r2, #0
 800f412:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 800f414:	6878      	ldr	r0, [r7, #4]
 800f416:	f002 fa4b 	bl	80118b0 <tcp_rexmit_rto>
      break;
 800f41a:	e20d      	b.n	800f838 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800f41c:	4b81      	ldr	r3, [pc, #516]	@ (800f624 <tcp_process+0x590>)
 800f41e:	781b      	ldrb	r3, [r3, #0]
 800f420:	f003 0310 	and.w	r3, r3, #16
 800f424:	2b00      	cmp	r3, #0
 800f426:	f000 80a1 	beq.w	800f56c <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f42a:	4b7f      	ldr	r3, [pc, #508]	@ (800f628 <tcp_process+0x594>)
 800f42c:	681a      	ldr	r2, [r3, #0]
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f432:	1ad3      	subs	r3, r2, r3
 800f434:	3b01      	subs	r3, #1
 800f436:	2b00      	cmp	r3, #0
 800f438:	db7e      	blt.n	800f538 <tcp_process+0x4a4>
 800f43a:	4b7b      	ldr	r3, [pc, #492]	@ (800f628 <tcp_process+0x594>)
 800f43c:	681a      	ldr	r2, [r3, #0]
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f442:	1ad3      	subs	r3, r2, r3
 800f444:	2b00      	cmp	r3, #0
 800f446:	dc77      	bgt.n	800f538 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	2204      	movs	r2, #4
 800f44c:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f452:	2b00      	cmp	r3, #0
 800f454:	d102      	bne.n	800f45c <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800f456:	23fa      	movs	r3, #250	@ 0xfa
 800f458:	76bb      	strb	r3, [r7, #26]
 800f45a:	e01d      	b.n	800f498 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f460:	699b      	ldr	r3, [r3, #24]
 800f462:	2b00      	cmp	r3, #0
 800f464:	d106      	bne.n	800f474 <tcp_process+0x3e0>
 800f466:	4b76      	ldr	r3, [pc, #472]	@ (800f640 <tcp_process+0x5ac>)
 800f468:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 800f46c:	4975      	ldr	r1, [pc, #468]	@ (800f644 <tcp_process+0x5b0>)
 800f46e:	4876      	ldr	r0, [pc, #472]	@ (800f648 <tcp_process+0x5b4>)
 800f470:	f006 fa62 	bl	8015938 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f478:	699b      	ldr	r3, [r3, #24]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d00a      	beq.n	800f494 <tcp_process+0x400>
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f482:	699b      	ldr	r3, [r3, #24]
 800f484:	687a      	ldr	r2, [r7, #4]
 800f486:	6910      	ldr	r0, [r2, #16]
 800f488:	2200      	movs	r2, #0
 800f48a:	6879      	ldr	r1, [r7, #4]
 800f48c:	4798      	blx	r3
 800f48e:	4603      	mov	r3, r0
 800f490:	76bb      	strb	r3, [r7, #26]
 800f492:	e001      	b.n	800f498 <tcp_process+0x404>
 800f494:	23f0      	movs	r3, #240	@ 0xf0
 800f496:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800f498:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d00a      	beq.n	800f4b6 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800f4a0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f4a4:	f113 0f0d 	cmn.w	r3, #13
 800f4a8:	d002      	beq.n	800f4b0 <tcp_process+0x41c>
              tcp_abort(pcb);
 800f4aa:	6878      	ldr	r0, [r7, #4]
 800f4ac:	f7fd ff8c 	bl	800d3c8 <tcp_abort>
            }
            return ERR_ABRT;
 800f4b0:	f06f 030c 	mvn.w	r3, #12
 800f4b4:	e1ce      	b.n	800f854 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800f4b6:	6878      	ldr	r0, [r7, #4]
 800f4b8:	f000 fae0 	bl	800fa7c <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800f4bc:	4b63      	ldr	r3, [pc, #396]	@ (800f64c <tcp_process+0x5b8>)
 800f4be:	881b      	ldrh	r3, [r3, #0]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d005      	beq.n	800f4d0 <tcp_process+0x43c>
            recv_acked--;
 800f4c4:	4b61      	ldr	r3, [pc, #388]	@ (800f64c <tcp_process+0x5b8>)
 800f4c6:	881b      	ldrh	r3, [r3, #0]
 800f4c8:	3b01      	subs	r3, #1
 800f4ca:	b29a      	uxth	r2, r3
 800f4cc:	4b5f      	ldr	r3, [pc, #380]	@ (800f64c <tcp_process+0x5b8>)
 800f4ce:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f4d4:	009a      	lsls	r2, r3, #2
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f4da:	005b      	lsls	r3, r3, #1
 800f4dc:	f241 111c 	movw	r1, #4380	@ 0x111c
 800f4e0:	428b      	cmp	r3, r1
 800f4e2:	bf38      	it	cc
 800f4e4:	460b      	movcc	r3, r1
 800f4e6:	429a      	cmp	r2, r3
 800f4e8:	d204      	bcs.n	800f4f4 <tcp_process+0x460>
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f4ee:	009b      	lsls	r3, r3, #2
 800f4f0:	b29b      	uxth	r3, r3
 800f4f2:	e00d      	b.n	800f510 <tcp_process+0x47c>
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f4f8:	005b      	lsls	r3, r3, #1
 800f4fa:	f241 121c 	movw	r2, #4380	@ 0x111c
 800f4fe:	4293      	cmp	r3, r2
 800f500:	d904      	bls.n	800f50c <tcp_process+0x478>
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f506:	005b      	lsls	r3, r3, #1
 800f508:	b29b      	uxth	r3, r3
 800f50a:	e001      	b.n	800f510 <tcp_process+0x47c>
 800f50c:	f241 131c 	movw	r3, #4380	@ 0x111c
 800f510:	687a      	ldr	r2, [r7, #4]
 800f512:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800f516:	4b4e      	ldr	r3, [pc, #312]	@ (800f650 <tcp_process+0x5bc>)
 800f518:	781b      	ldrb	r3, [r3, #0]
 800f51a:	f003 0320 	and.w	r3, r3, #32
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d037      	beq.n	800f592 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	8b5b      	ldrh	r3, [r3, #26]
 800f526:	f043 0302 	orr.w	r3, r3, #2
 800f52a:	b29a      	uxth	r2, r3
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	2207      	movs	r2, #7
 800f534:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800f536:	e02c      	b.n	800f592 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f538:	4b3b      	ldr	r3, [pc, #236]	@ (800f628 <tcp_process+0x594>)
 800f53a:	6819      	ldr	r1, [r3, #0]
 800f53c:	4b3b      	ldr	r3, [pc, #236]	@ (800f62c <tcp_process+0x598>)
 800f53e:	881b      	ldrh	r3, [r3, #0]
 800f540:	461a      	mov	r2, r3
 800f542:	4b3b      	ldr	r3, [pc, #236]	@ (800f630 <tcp_process+0x59c>)
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f548:	4b3a      	ldr	r3, [pc, #232]	@ (800f634 <tcp_process+0x5a0>)
 800f54a:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f54c:	885b      	ldrh	r3, [r3, #2]
 800f54e:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f550:	4a38      	ldr	r2, [pc, #224]	@ (800f634 <tcp_process+0x5a0>)
 800f552:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f554:	8812      	ldrh	r2, [r2, #0]
 800f556:	b292      	uxth	r2, r2
 800f558:	9202      	str	r2, [sp, #8]
 800f55a:	9301      	str	r3, [sp, #4]
 800f55c:	4b36      	ldr	r3, [pc, #216]	@ (800f638 <tcp_process+0x5a4>)
 800f55e:	9300      	str	r3, [sp, #0]
 800f560:	4b36      	ldr	r3, [pc, #216]	@ (800f63c <tcp_process+0x5a8>)
 800f562:	4602      	mov	r2, r0
 800f564:	6878      	ldr	r0, [r7, #4]
 800f566:	f002 fbcb 	bl	8011d00 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800f56a:	e167      	b.n	800f83c <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800f56c:	4b2d      	ldr	r3, [pc, #180]	@ (800f624 <tcp_process+0x590>)
 800f56e:	781b      	ldrb	r3, [r3, #0]
 800f570:	f003 0302 	and.w	r3, r3, #2
 800f574:	2b00      	cmp	r3, #0
 800f576:	f000 8161 	beq.w	800f83c <tcp_process+0x7a8>
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f57e:	1e5a      	subs	r2, r3, #1
 800f580:	4b2b      	ldr	r3, [pc, #172]	@ (800f630 <tcp_process+0x59c>)
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	429a      	cmp	r2, r3
 800f586:	f040 8159 	bne.w	800f83c <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800f58a:	6878      	ldr	r0, [r7, #4]
 800f58c:	f002 f9b2 	bl	80118f4 <tcp_rexmit>
      break;
 800f590:	e154      	b.n	800f83c <tcp_process+0x7a8>
 800f592:	e153      	b.n	800f83c <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800f594:	6878      	ldr	r0, [r7, #4]
 800f596:	f000 fa71 	bl	800fa7c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800f59a:	4b2d      	ldr	r3, [pc, #180]	@ (800f650 <tcp_process+0x5bc>)
 800f59c:	781b      	ldrb	r3, [r3, #0]
 800f59e:	f003 0320 	and.w	r3, r3, #32
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	f000 814c 	beq.w	800f840 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	8b5b      	ldrh	r3, [r3, #26]
 800f5ac:	f043 0302 	orr.w	r3, r3, #2
 800f5b0:	b29a      	uxth	r2, r3
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	2207      	movs	r2, #7
 800f5ba:	751a      	strb	r2, [r3, #20]
      }
      break;
 800f5bc:	e140      	b.n	800f840 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800f5be:	6878      	ldr	r0, [r7, #4]
 800f5c0:	f000 fa5c 	bl	800fa7c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800f5c4:	4b22      	ldr	r3, [pc, #136]	@ (800f650 <tcp_process+0x5bc>)
 800f5c6:	781b      	ldrb	r3, [r3, #0]
 800f5c8:	f003 0320 	and.w	r3, r3, #32
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d071      	beq.n	800f6b4 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f5d0:	4b14      	ldr	r3, [pc, #80]	@ (800f624 <tcp_process+0x590>)
 800f5d2:	781b      	ldrb	r3, [r3, #0]
 800f5d4:	f003 0310 	and.w	r3, r3, #16
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d060      	beq.n	800f69e <tcp_process+0x60a>
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f5e0:	4b11      	ldr	r3, [pc, #68]	@ (800f628 <tcp_process+0x594>)
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	429a      	cmp	r2, r3
 800f5e6:	d15a      	bne.n	800f69e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d156      	bne.n	800f69e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	8b5b      	ldrh	r3, [r3, #26]
 800f5f4:	f043 0302 	orr.w	r3, r3, #2
 800f5f8:	b29a      	uxth	r2, r3
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800f5fe:	6878      	ldr	r0, [r7, #4]
 800f600:	f7fe fdbc 	bl	800e17c <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800f604:	4b13      	ldr	r3, [pc, #76]	@ (800f654 <tcp_process+0x5c0>)
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	687a      	ldr	r2, [r7, #4]
 800f60a:	429a      	cmp	r2, r3
 800f60c:	d105      	bne.n	800f61a <tcp_process+0x586>
 800f60e:	4b11      	ldr	r3, [pc, #68]	@ (800f654 <tcp_process+0x5c0>)
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	68db      	ldr	r3, [r3, #12]
 800f614:	4a0f      	ldr	r2, [pc, #60]	@ (800f654 <tcp_process+0x5c0>)
 800f616:	6013      	str	r3, [r2, #0]
 800f618:	e02e      	b.n	800f678 <tcp_process+0x5e4>
 800f61a:	4b0e      	ldr	r3, [pc, #56]	@ (800f654 <tcp_process+0x5c0>)
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	617b      	str	r3, [r7, #20]
 800f620:	e027      	b.n	800f672 <tcp_process+0x5de>
 800f622:	bf00      	nop
 800f624:	20008a80 	.word	0x20008a80
 800f628:	20008a78 	.word	0x20008a78
 800f62c:	20008a7e 	.word	0x20008a7e
 800f630:	20008a74 	.word	0x20008a74
 800f634:	20008a64 	.word	0x20008a64
 800f638:	20005b30 	.word	0x20005b30
 800f63c:	20005b34 	.word	0x20005b34
 800f640:	08019368 	.word	0x08019368
 800f644:	08019608 	.word	0x08019608
 800f648:	080193b4 	.word	0x080193b4
 800f64c:	20008a7c 	.word	0x20008a7c
 800f650:	20008a81 	.word	0x20008a81
 800f654:	20008a48 	.word	0x20008a48
 800f658:	697b      	ldr	r3, [r7, #20]
 800f65a:	68db      	ldr	r3, [r3, #12]
 800f65c:	687a      	ldr	r2, [r7, #4]
 800f65e:	429a      	cmp	r2, r3
 800f660:	d104      	bne.n	800f66c <tcp_process+0x5d8>
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	68da      	ldr	r2, [r3, #12]
 800f666:	697b      	ldr	r3, [r7, #20]
 800f668:	60da      	str	r2, [r3, #12]
 800f66a:	e005      	b.n	800f678 <tcp_process+0x5e4>
 800f66c:	697b      	ldr	r3, [r7, #20]
 800f66e:	68db      	ldr	r3, [r3, #12]
 800f670:	617b      	str	r3, [r7, #20]
 800f672:	697b      	ldr	r3, [r7, #20]
 800f674:	2b00      	cmp	r3, #0
 800f676:	d1ef      	bne.n	800f658 <tcp_process+0x5c4>
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	2200      	movs	r2, #0
 800f67c:	60da      	str	r2, [r3, #12]
 800f67e:	4b77      	ldr	r3, [pc, #476]	@ (800f85c <tcp_process+0x7c8>)
 800f680:	2201      	movs	r2, #1
 800f682:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	220a      	movs	r2, #10
 800f688:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800f68a:	4b75      	ldr	r3, [pc, #468]	@ (800f860 <tcp_process+0x7cc>)
 800f68c:	681a      	ldr	r2, [r3, #0]
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	60da      	str	r2, [r3, #12]
 800f692:	4a73      	ldr	r2, [pc, #460]	@ (800f860 <tcp_process+0x7cc>)
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	6013      	str	r3, [r2, #0]
 800f698:	f002 fcf4 	bl	8012084 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800f69c:	e0d2      	b.n	800f844 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	8b5b      	ldrh	r3, [r3, #26]
 800f6a2:	f043 0302 	orr.w	r3, r3, #2
 800f6a6:	b29a      	uxth	r2, r3
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	2208      	movs	r2, #8
 800f6b0:	751a      	strb	r2, [r3, #20]
      break;
 800f6b2:	e0c7      	b.n	800f844 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f6b4:	4b6b      	ldr	r3, [pc, #428]	@ (800f864 <tcp_process+0x7d0>)
 800f6b6:	781b      	ldrb	r3, [r3, #0]
 800f6b8:	f003 0310 	and.w	r3, r3, #16
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	f000 80c1 	beq.w	800f844 <tcp_process+0x7b0>
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f6c6:	4b68      	ldr	r3, [pc, #416]	@ (800f868 <tcp_process+0x7d4>)
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	429a      	cmp	r2, r3
 800f6cc:	f040 80ba 	bne.w	800f844 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	f040 80b5 	bne.w	800f844 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	2206      	movs	r2, #6
 800f6de:	751a      	strb	r2, [r3, #20]
      break;
 800f6e0:	e0b0      	b.n	800f844 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800f6e2:	6878      	ldr	r0, [r7, #4]
 800f6e4:	f000 f9ca 	bl	800fa7c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800f6e8:	4b60      	ldr	r3, [pc, #384]	@ (800f86c <tcp_process+0x7d8>)
 800f6ea:	781b      	ldrb	r3, [r3, #0]
 800f6ec:	f003 0320 	and.w	r3, r3, #32
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	f000 80a9 	beq.w	800f848 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	8b5b      	ldrh	r3, [r3, #26]
 800f6fa:	f043 0302 	orr.w	r3, r3, #2
 800f6fe:	b29a      	uxth	r2, r3
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800f704:	6878      	ldr	r0, [r7, #4]
 800f706:	f7fe fd39 	bl	800e17c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800f70a:	4b59      	ldr	r3, [pc, #356]	@ (800f870 <tcp_process+0x7dc>)
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	687a      	ldr	r2, [r7, #4]
 800f710:	429a      	cmp	r2, r3
 800f712:	d105      	bne.n	800f720 <tcp_process+0x68c>
 800f714:	4b56      	ldr	r3, [pc, #344]	@ (800f870 <tcp_process+0x7dc>)
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	68db      	ldr	r3, [r3, #12]
 800f71a:	4a55      	ldr	r2, [pc, #340]	@ (800f870 <tcp_process+0x7dc>)
 800f71c:	6013      	str	r3, [r2, #0]
 800f71e:	e013      	b.n	800f748 <tcp_process+0x6b4>
 800f720:	4b53      	ldr	r3, [pc, #332]	@ (800f870 <tcp_process+0x7dc>)
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	613b      	str	r3, [r7, #16]
 800f726:	e00c      	b.n	800f742 <tcp_process+0x6ae>
 800f728:	693b      	ldr	r3, [r7, #16]
 800f72a:	68db      	ldr	r3, [r3, #12]
 800f72c:	687a      	ldr	r2, [r7, #4]
 800f72e:	429a      	cmp	r2, r3
 800f730:	d104      	bne.n	800f73c <tcp_process+0x6a8>
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	68da      	ldr	r2, [r3, #12]
 800f736:	693b      	ldr	r3, [r7, #16]
 800f738:	60da      	str	r2, [r3, #12]
 800f73a:	e005      	b.n	800f748 <tcp_process+0x6b4>
 800f73c:	693b      	ldr	r3, [r7, #16]
 800f73e:	68db      	ldr	r3, [r3, #12]
 800f740:	613b      	str	r3, [r7, #16]
 800f742:	693b      	ldr	r3, [r7, #16]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d1ef      	bne.n	800f728 <tcp_process+0x694>
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	2200      	movs	r2, #0
 800f74c:	60da      	str	r2, [r3, #12]
 800f74e:	4b43      	ldr	r3, [pc, #268]	@ (800f85c <tcp_process+0x7c8>)
 800f750:	2201      	movs	r2, #1
 800f752:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	220a      	movs	r2, #10
 800f758:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800f75a:	4b41      	ldr	r3, [pc, #260]	@ (800f860 <tcp_process+0x7cc>)
 800f75c:	681a      	ldr	r2, [r3, #0]
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	60da      	str	r2, [r3, #12]
 800f762:	4a3f      	ldr	r2, [pc, #252]	@ (800f860 <tcp_process+0x7cc>)
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	6013      	str	r3, [r2, #0]
 800f768:	f002 fc8c 	bl	8012084 <tcp_timer_needed>
      }
      break;
 800f76c:	e06c      	b.n	800f848 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800f76e:	6878      	ldr	r0, [r7, #4]
 800f770:	f000 f984 	bl	800fa7c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f774:	4b3b      	ldr	r3, [pc, #236]	@ (800f864 <tcp_process+0x7d0>)
 800f776:	781b      	ldrb	r3, [r3, #0]
 800f778:	f003 0310 	and.w	r3, r3, #16
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d065      	beq.n	800f84c <tcp_process+0x7b8>
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f784:	4b38      	ldr	r3, [pc, #224]	@ (800f868 <tcp_process+0x7d4>)
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	429a      	cmp	r2, r3
 800f78a:	d15f      	bne.n	800f84c <tcp_process+0x7b8>
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f790:	2b00      	cmp	r3, #0
 800f792:	d15b      	bne.n	800f84c <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800f794:	6878      	ldr	r0, [r7, #4]
 800f796:	f7fe fcf1 	bl	800e17c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800f79a:	4b35      	ldr	r3, [pc, #212]	@ (800f870 <tcp_process+0x7dc>)
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	687a      	ldr	r2, [r7, #4]
 800f7a0:	429a      	cmp	r2, r3
 800f7a2:	d105      	bne.n	800f7b0 <tcp_process+0x71c>
 800f7a4:	4b32      	ldr	r3, [pc, #200]	@ (800f870 <tcp_process+0x7dc>)
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	68db      	ldr	r3, [r3, #12]
 800f7aa:	4a31      	ldr	r2, [pc, #196]	@ (800f870 <tcp_process+0x7dc>)
 800f7ac:	6013      	str	r3, [r2, #0]
 800f7ae:	e013      	b.n	800f7d8 <tcp_process+0x744>
 800f7b0:	4b2f      	ldr	r3, [pc, #188]	@ (800f870 <tcp_process+0x7dc>)
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	60fb      	str	r3, [r7, #12]
 800f7b6:	e00c      	b.n	800f7d2 <tcp_process+0x73e>
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	68db      	ldr	r3, [r3, #12]
 800f7bc:	687a      	ldr	r2, [r7, #4]
 800f7be:	429a      	cmp	r2, r3
 800f7c0:	d104      	bne.n	800f7cc <tcp_process+0x738>
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	68da      	ldr	r2, [r3, #12]
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	60da      	str	r2, [r3, #12]
 800f7ca:	e005      	b.n	800f7d8 <tcp_process+0x744>
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	68db      	ldr	r3, [r3, #12]
 800f7d0:	60fb      	str	r3, [r7, #12]
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d1ef      	bne.n	800f7b8 <tcp_process+0x724>
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	2200      	movs	r2, #0
 800f7dc:	60da      	str	r2, [r3, #12]
 800f7de:	4b1f      	ldr	r3, [pc, #124]	@ (800f85c <tcp_process+0x7c8>)
 800f7e0:	2201      	movs	r2, #1
 800f7e2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	220a      	movs	r2, #10
 800f7e8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800f7ea:	4b1d      	ldr	r3, [pc, #116]	@ (800f860 <tcp_process+0x7cc>)
 800f7ec:	681a      	ldr	r2, [r3, #0]
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	60da      	str	r2, [r3, #12]
 800f7f2:	4a1b      	ldr	r2, [pc, #108]	@ (800f860 <tcp_process+0x7cc>)
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	6013      	str	r3, [r2, #0]
 800f7f8:	f002 fc44 	bl	8012084 <tcp_timer_needed>
      }
      break;
 800f7fc:	e026      	b.n	800f84c <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800f7fe:	6878      	ldr	r0, [r7, #4]
 800f800:	f000 f93c 	bl	800fa7c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f804:	4b17      	ldr	r3, [pc, #92]	@ (800f864 <tcp_process+0x7d0>)
 800f806:	781b      	ldrb	r3, [r3, #0]
 800f808:	f003 0310 	and.w	r3, r3, #16
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d01f      	beq.n	800f850 <tcp_process+0x7bc>
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f814:	4b14      	ldr	r3, [pc, #80]	@ (800f868 <tcp_process+0x7d4>)
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	429a      	cmp	r2, r3
 800f81a:	d119      	bne.n	800f850 <tcp_process+0x7bc>
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f820:	2b00      	cmp	r3, #0
 800f822:	d115      	bne.n	800f850 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800f824:	4b11      	ldr	r3, [pc, #68]	@ (800f86c <tcp_process+0x7d8>)
 800f826:	781b      	ldrb	r3, [r3, #0]
 800f828:	f043 0310 	orr.w	r3, r3, #16
 800f82c:	b2da      	uxtb	r2, r3
 800f82e:	4b0f      	ldr	r3, [pc, #60]	@ (800f86c <tcp_process+0x7d8>)
 800f830:	701a      	strb	r2, [r3, #0]
      }
      break;
 800f832:	e00d      	b.n	800f850 <tcp_process+0x7bc>
    default:
      break;
 800f834:	bf00      	nop
 800f836:	e00c      	b.n	800f852 <tcp_process+0x7be>
      break;
 800f838:	bf00      	nop
 800f83a:	e00a      	b.n	800f852 <tcp_process+0x7be>
      break;
 800f83c:	bf00      	nop
 800f83e:	e008      	b.n	800f852 <tcp_process+0x7be>
      break;
 800f840:	bf00      	nop
 800f842:	e006      	b.n	800f852 <tcp_process+0x7be>
      break;
 800f844:	bf00      	nop
 800f846:	e004      	b.n	800f852 <tcp_process+0x7be>
      break;
 800f848:	bf00      	nop
 800f84a:	e002      	b.n	800f852 <tcp_process+0x7be>
      break;
 800f84c:	bf00      	nop
 800f84e:	e000      	b.n	800f852 <tcp_process+0x7be>
      break;
 800f850:	bf00      	nop
  }
  return ERR_OK;
 800f852:	2300      	movs	r3, #0
}
 800f854:	4618      	mov	r0, r3
 800f856:	3724      	adds	r7, #36	@ 0x24
 800f858:	46bd      	mov	sp, r7
 800f85a:	bd90      	pop	{r4, r7, pc}
 800f85c:	20008a50 	.word	0x20008a50
 800f860:	20008a4c 	.word	0x20008a4c
 800f864:	20008a80 	.word	0x20008a80
 800f868:	20008a78 	.word	0x20008a78
 800f86c:	20008a81 	.word	0x20008a81
 800f870:	20008a48 	.word	0x20008a48

0800f874 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800f874:	b590      	push	{r4, r7, lr}
 800f876:	b085      	sub	sp, #20
 800f878:	af00      	add	r7, sp, #0
 800f87a:	6078      	str	r0, [r7, #4]
 800f87c:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	2b00      	cmp	r3, #0
 800f882:	d106      	bne.n	800f892 <tcp_oos_insert_segment+0x1e>
 800f884:	4b3b      	ldr	r3, [pc, #236]	@ (800f974 <tcp_oos_insert_segment+0x100>)
 800f886:	f240 421f 	movw	r2, #1055	@ 0x41f
 800f88a:	493b      	ldr	r1, [pc, #236]	@ (800f978 <tcp_oos_insert_segment+0x104>)
 800f88c:	483b      	ldr	r0, [pc, #236]	@ (800f97c <tcp_oos_insert_segment+0x108>)
 800f88e:	f006 f853 	bl	8015938 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	68db      	ldr	r3, [r3, #12]
 800f896:	899b      	ldrh	r3, [r3, #12]
 800f898:	b29b      	uxth	r3, r3
 800f89a:	4618      	mov	r0, r3
 800f89c:	f7fb fcb2 	bl	800b204 <lwip_htons>
 800f8a0:	4603      	mov	r3, r0
 800f8a2:	b2db      	uxtb	r3, r3
 800f8a4:	f003 0301 	and.w	r3, r3, #1
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d028      	beq.n	800f8fe <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800f8ac:	6838      	ldr	r0, [r7, #0]
 800f8ae:	f7fe fa63 	bl	800dd78 <tcp_segs_free>
    next = NULL;
 800f8b2:	2300      	movs	r3, #0
 800f8b4:	603b      	str	r3, [r7, #0]
 800f8b6:	e056      	b.n	800f966 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800f8b8:	683b      	ldr	r3, [r7, #0]
 800f8ba:	68db      	ldr	r3, [r3, #12]
 800f8bc:	899b      	ldrh	r3, [r3, #12]
 800f8be:	b29b      	uxth	r3, r3
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	f7fb fc9f 	bl	800b204 <lwip_htons>
 800f8c6:	4603      	mov	r3, r0
 800f8c8:	b2db      	uxtb	r3, r3
 800f8ca:	f003 0301 	and.w	r3, r3, #1
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d00d      	beq.n	800f8ee <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	68db      	ldr	r3, [r3, #12]
 800f8d6:	899b      	ldrh	r3, [r3, #12]
 800f8d8:	b29c      	uxth	r4, r3
 800f8da:	2001      	movs	r0, #1
 800f8dc:	f7fb fc92 	bl	800b204 <lwip_htons>
 800f8e0:	4603      	mov	r3, r0
 800f8e2:	461a      	mov	r2, r3
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	68db      	ldr	r3, [r3, #12]
 800f8e8:	4322      	orrs	r2, r4
 800f8ea:	b292      	uxth	r2, r2
 800f8ec:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800f8ee:	683b      	ldr	r3, [r7, #0]
 800f8f0:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800f8f2:	683b      	ldr	r3, [r7, #0]
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800f8f8:	68f8      	ldr	r0, [r7, #12]
 800f8fa:	f7fe fa52 	bl	800dda2 <tcp_seg_free>
    while (next &&
 800f8fe:	683b      	ldr	r3, [r7, #0]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d00e      	beq.n	800f922 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	891b      	ldrh	r3, [r3, #8]
 800f908:	461a      	mov	r2, r3
 800f90a:	4b1d      	ldr	r3, [pc, #116]	@ (800f980 <tcp_oos_insert_segment+0x10c>)
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	441a      	add	r2, r3
 800f910:	683b      	ldr	r3, [r7, #0]
 800f912:	68db      	ldr	r3, [r3, #12]
 800f914:	685b      	ldr	r3, [r3, #4]
 800f916:	6839      	ldr	r1, [r7, #0]
 800f918:	8909      	ldrh	r1, [r1, #8]
 800f91a:	440b      	add	r3, r1
 800f91c:	1ad3      	subs	r3, r2, r3
    while (next &&
 800f91e:	2b00      	cmp	r3, #0
 800f920:	daca      	bge.n	800f8b8 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800f922:	683b      	ldr	r3, [r7, #0]
 800f924:	2b00      	cmp	r3, #0
 800f926:	d01e      	beq.n	800f966 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	891b      	ldrh	r3, [r3, #8]
 800f92c:	461a      	mov	r2, r3
 800f92e:	4b14      	ldr	r3, [pc, #80]	@ (800f980 <tcp_oos_insert_segment+0x10c>)
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	441a      	add	r2, r3
 800f934:	683b      	ldr	r3, [r7, #0]
 800f936:	68db      	ldr	r3, [r3, #12]
 800f938:	685b      	ldr	r3, [r3, #4]
 800f93a:	1ad3      	subs	r3, r2, r3
    if (next &&
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	dd12      	ble.n	800f966 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800f940:	683b      	ldr	r3, [r7, #0]
 800f942:	68db      	ldr	r3, [r3, #12]
 800f944:	685b      	ldr	r3, [r3, #4]
 800f946:	b29a      	uxth	r2, r3
 800f948:	4b0d      	ldr	r3, [pc, #52]	@ (800f980 <tcp_oos_insert_segment+0x10c>)
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	b29b      	uxth	r3, r3
 800f94e:	1ad3      	subs	r3, r2, r3
 800f950:	b29a      	uxth	r2, r3
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	685a      	ldr	r2, [r3, #4]
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	891b      	ldrh	r3, [r3, #8]
 800f95e:	4619      	mov	r1, r3
 800f960:	4610      	mov	r0, r2
 800f962:	f7fc fe23 	bl	800c5ac <pbuf_realloc>
    }
  }
  cseg->next = next;
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	683a      	ldr	r2, [r7, #0]
 800f96a:	601a      	str	r2, [r3, #0]
}
 800f96c:	bf00      	nop
 800f96e:	3714      	adds	r7, #20
 800f970:	46bd      	mov	sp, r7
 800f972:	bd90      	pop	{r4, r7, pc}
 800f974:	08019368 	.word	0x08019368
 800f978:	08019628 	.word	0x08019628
 800f97c:	080193b4 	.word	0x080193b4
 800f980:	20008a74 	.word	0x20008a74

0800f984 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800f984:	b5b0      	push	{r4, r5, r7, lr}
 800f986:	b086      	sub	sp, #24
 800f988:	af00      	add	r7, sp, #0
 800f98a:	60f8      	str	r0, [r7, #12]
 800f98c:	60b9      	str	r1, [r7, #8]
 800f98e:	607a      	str	r2, [r7, #4]
 800f990:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800f992:	e03e      	b.n	800fa12 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800f994:	68bb      	ldr	r3, [r7, #8]
 800f996:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800f998:	68bb      	ldr	r3, [r7, #8]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800f99e:	697b      	ldr	r3, [r7, #20]
 800f9a0:	685b      	ldr	r3, [r3, #4]
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	f7fd f810 	bl	800c9c8 <pbuf_clen>
 800f9a8:	4603      	mov	r3, r0
 800f9aa:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f9b2:	8a7a      	ldrh	r2, [r7, #18]
 800f9b4:	429a      	cmp	r2, r3
 800f9b6:	d906      	bls.n	800f9c6 <tcp_free_acked_segments+0x42>
 800f9b8:	4b2a      	ldr	r3, [pc, #168]	@ (800fa64 <tcp_free_acked_segments+0xe0>)
 800f9ba:	f240 4257 	movw	r2, #1111	@ 0x457
 800f9be:	492a      	ldr	r1, [pc, #168]	@ (800fa68 <tcp_free_acked_segments+0xe4>)
 800f9c0:	482a      	ldr	r0, [pc, #168]	@ (800fa6c <tcp_free_acked_segments+0xe8>)
 800f9c2:	f005 ffb9 	bl	8015938 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800f9c6:	68fb      	ldr	r3, [r7, #12]
 800f9c8:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 800f9cc:	8a7b      	ldrh	r3, [r7, #18]
 800f9ce:	1ad3      	subs	r3, r2, r3
 800f9d0:	b29a      	uxth	r2, r3
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800f9d8:	697b      	ldr	r3, [r7, #20]
 800f9da:	891a      	ldrh	r2, [r3, #8]
 800f9dc:	4b24      	ldr	r3, [pc, #144]	@ (800fa70 <tcp_free_acked_segments+0xec>)
 800f9de:	881b      	ldrh	r3, [r3, #0]
 800f9e0:	4413      	add	r3, r2
 800f9e2:	b29a      	uxth	r2, r3
 800f9e4:	4b22      	ldr	r3, [pc, #136]	@ (800fa70 <tcp_free_acked_segments+0xec>)
 800f9e6:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800f9e8:	6978      	ldr	r0, [r7, #20]
 800f9ea:	f7fe f9da 	bl	800dda2 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d00c      	beq.n	800fa12 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800f9f8:	68bb      	ldr	r3, [r7, #8]
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d109      	bne.n	800fa12 <tcp_free_acked_segments+0x8e>
 800f9fe:	683b      	ldr	r3, [r7, #0]
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d106      	bne.n	800fa12 <tcp_free_acked_segments+0x8e>
 800fa04:	4b17      	ldr	r3, [pc, #92]	@ (800fa64 <tcp_free_acked_segments+0xe0>)
 800fa06:	f240 4261 	movw	r2, #1121	@ 0x461
 800fa0a:	491a      	ldr	r1, [pc, #104]	@ (800fa74 <tcp_free_acked_segments+0xf0>)
 800fa0c:	4817      	ldr	r0, [pc, #92]	@ (800fa6c <tcp_free_acked_segments+0xe8>)
 800fa0e:	f005 ff93 	bl	8015938 <iprintf>
  while (seg_list != NULL &&
 800fa12:	68bb      	ldr	r3, [r7, #8]
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d020      	beq.n	800fa5a <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800fa18:	68bb      	ldr	r3, [r7, #8]
 800fa1a:	68db      	ldr	r3, [r3, #12]
 800fa1c:	685b      	ldr	r3, [r3, #4]
 800fa1e:	4618      	mov	r0, r3
 800fa20:	f7fb fc06 	bl	800b230 <lwip_htonl>
 800fa24:	4604      	mov	r4, r0
 800fa26:	68bb      	ldr	r3, [r7, #8]
 800fa28:	891b      	ldrh	r3, [r3, #8]
 800fa2a:	461d      	mov	r5, r3
 800fa2c:	68bb      	ldr	r3, [r7, #8]
 800fa2e:	68db      	ldr	r3, [r3, #12]
 800fa30:	899b      	ldrh	r3, [r3, #12]
 800fa32:	b29b      	uxth	r3, r3
 800fa34:	4618      	mov	r0, r3
 800fa36:	f7fb fbe5 	bl	800b204 <lwip_htons>
 800fa3a:	4603      	mov	r3, r0
 800fa3c:	b2db      	uxtb	r3, r3
 800fa3e:	f003 0303 	and.w	r3, r3, #3
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	d001      	beq.n	800fa4a <tcp_free_acked_segments+0xc6>
 800fa46:	2301      	movs	r3, #1
 800fa48:	e000      	b.n	800fa4c <tcp_free_acked_segments+0xc8>
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	442b      	add	r3, r5
 800fa4e:	18e2      	adds	r2, r4, r3
 800fa50:	4b09      	ldr	r3, [pc, #36]	@ (800fa78 <tcp_free_acked_segments+0xf4>)
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	dd9c      	ble.n	800f994 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800fa5a:	68bb      	ldr	r3, [r7, #8]
}
 800fa5c:	4618      	mov	r0, r3
 800fa5e:	3718      	adds	r7, #24
 800fa60:	46bd      	mov	sp, r7
 800fa62:	bdb0      	pop	{r4, r5, r7, pc}
 800fa64:	08019368 	.word	0x08019368
 800fa68:	08019650 	.word	0x08019650
 800fa6c:	080193b4 	.word	0x080193b4
 800fa70:	20008a7c 	.word	0x20008a7c
 800fa74:	08019678 	.word	0x08019678
 800fa78:	20008a78 	.word	0x20008a78

0800fa7c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800fa7c:	b5b0      	push	{r4, r5, r7, lr}
 800fa7e:	b094      	sub	sp, #80	@ 0x50
 800fa80:	af00      	add	r7, sp, #0
 800fa82:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800fa84:	2300      	movs	r3, #0
 800fa86:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d106      	bne.n	800fa9c <tcp_receive+0x20>
 800fa8e:	4b91      	ldr	r3, [pc, #580]	@ (800fcd4 <tcp_receive+0x258>)
 800fa90:	f240 427b 	movw	r2, #1147	@ 0x47b
 800fa94:	4990      	ldr	r1, [pc, #576]	@ (800fcd8 <tcp_receive+0x25c>)
 800fa96:	4891      	ldr	r0, [pc, #580]	@ (800fcdc <tcp_receive+0x260>)
 800fa98:	f005 ff4e 	bl	8015938 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	7d1b      	ldrb	r3, [r3, #20]
 800faa0:	2b03      	cmp	r3, #3
 800faa2:	d806      	bhi.n	800fab2 <tcp_receive+0x36>
 800faa4:	4b8b      	ldr	r3, [pc, #556]	@ (800fcd4 <tcp_receive+0x258>)
 800faa6:	f240 427c 	movw	r2, #1148	@ 0x47c
 800faaa:	498d      	ldr	r1, [pc, #564]	@ (800fce0 <tcp_receive+0x264>)
 800faac:	488b      	ldr	r0, [pc, #556]	@ (800fcdc <tcp_receive+0x260>)
 800faae:	f005 ff43 	bl	8015938 <iprintf>

  if (flags & TCP_ACK) {
 800fab2:	4b8c      	ldr	r3, [pc, #560]	@ (800fce4 <tcp_receive+0x268>)
 800fab4:	781b      	ldrb	r3, [r3, #0]
 800fab6:	f003 0310 	and.w	r3, r3, #16
 800faba:	2b00      	cmp	r3, #0
 800fabc:	f000 8264 	beq.w	800ff88 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fac6:	461a      	mov	r2, r3
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800facc:	4413      	add	r3, r2
 800face:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fad4:	4b84      	ldr	r3, [pc, #528]	@ (800fce8 <tcp_receive+0x26c>)
 800fad6:	681b      	ldr	r3, [r3, #0]
 800fad8:	1ad3      	subs	r3, r2, r3
 800fada:	2b00      	cmp	r3, #0
 800fadc:	db1b      	blt.n	800fb16 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fae2:	4b81      	ldr	r3, [pc, #516]	@ (800fce8 <tcp_receive+0x26c>)
 800fae4:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800fae6:	429a      	cmp	r2, r3
 800fae8:	d106      	bne.n	800faf8 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800faee:	4b7f      	ldr	r3, [pc, #508]	@ (800fcec <tcp_receive+0x270>)
 800faf0:	681b      	ldr	r3, [r3, #0]
 800faf2:	1ad3      	subs	r3, r2, r3
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	db0e      	blt.n	800fb16 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fafc:	4b7b      	ldr	r3, [pc, #492]	@ (800fcec <tcp_receive+0x270>)
 800fafe:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800fb00:	429a      	cmp	r2, r3
 800fb02:	d125      	bne.n	800fb50 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800fb04:	4b7a      	ldr	r3, [pc, #488]	@ (800fcf0 <tcp_receive+0x274>)
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	89db      	ldrh	r3, [r3, #14]
 800fb0a:	b29a      	uxth	r2, r3
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fb12:	429a      	cmp	r2, r3
 800fb14:	d91c      	bls.n	800fb50 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800fb16:	4b76      	ldr	r3, [pc, #472]	@ (800fcf0 <tcp_receive+0x274>)
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	89db      	ldrh	r3, [r3, #14]
 800fb1c:	b29a      	uxth	r2, r3
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fb30:	429a      	cmp	r2, r3
 800fb32:	d205      	bcs.n	800fb40 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 800fb40:	4b69      	ldr	r3, [pc, #420]	@ (800fce8 <tcp_receive+0x26c>)
 800fb42:	681a      	ldr	r2, [r3, #0]
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 800fb48:	4b68      	ldr	r3, [pc, #416]	@ (800fcec <tcp_receive+0x270>)
 800fb4a:	681a      	ldr	r2, [r3, #0]
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800fb50:	4b66      	ldr	r3, [pc, #408]	@ (800fcec <tcp_receive+0x270>)
 800fb52:	681a      	ldr	r2, [r3, #0]
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fb58:	1ad3      	subs	r3, r2, r3
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	dc58      	bgt.n	800fc10 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800fb5e:	4b65      	ldr	r3, [pc, #404]	@ (800fcf4 <tcp_receive+0x278>)
 800fb60:	881b      	ldrh	r3, [r3, #0]
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d14b      	bne.n	800fbfe <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb6a:	687a      	ldr	r2, [r7, #4]
 800fb6c:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 800fb70:	4413      	add	r3, r2
 800fb72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb74:	429a      	cmp	r2, r3
 800fb76:	d142      	bne.n	800fbfe <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	db3d      	blt.n	800fbfe <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fb86:	4b59      	ldr	r3, [pc, #356]	@ (800fcec <tcp_receive+0x270>)
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	429a      	cmp	r2, r3
 800fb8c:	d137      	bne.n	800fbfe <tcp_receive+0x182>
              found_dupack = 1;
 800fb8e:	2301      	movs	r3, #1
 800fb90:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fb98:	2bff      	cmp	r3, #255	@ 0xff
 800fb9a:	d007      	beq.n	800fbac <tcp_receive+0x130>
                ++pcb->dupacks;
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fba2:	3301      	adds	r3, #1
 800fba4:	b2da      	uxtb	r2, r3
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fbb2:	2b03      	cmp	r3, #3
 800fbb4:	d91b      	bls.n	800fbee <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fbc0:	4413      	add	r3, r2
 800fbc2:	b29a      	uxth	r2, r3
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fbca:	429a      	cmp	r2, r3
 800fbcc:	d30a      	bcc.n	800fbe4 <tcp_receive+0x168>
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fbd8:	4413      	add	r3, r2
 800fbda:	b29a      	uxth	r2, r3
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fbe2:	e004      	b.n	800fbee <tcp_receive+0x172>
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fbea:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fbf4:	2b02      	cmp	r3, #2
 800fbf6:	d902      	bls.n	800fbfe <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800fbf8:	6878      	ldr	r0, [r7, #4]
 800fbfa:	f001 fee7 	bl	80119cc <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800fbfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	f040 8161 	bne.w	800fec8 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	2200      	movs	r2, #0
 800fc0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800fc0e:	e15b      	b.n	800fec8 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fc10:	4b36      	ldr	r3, [pc, #216]	@ (800fcec <tcp_receive+0x270>)
 800fc12:	681a      	ldr	r2, [r3, #0]
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fc18:	1ad3      	subs	r3, r2, r3
 800fc1a:	3b01      	subs	r3, #1
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	f2c0 814e 	blt.w	800febe <tcp_receive+0x442>
 800fc22:	4b32      	ldr	r3, [pc, #200]	@ (800fcec <tcp_receive+0x270>)
 800fc24:	681a      	ldr	r2, [r3, #0]
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fc2a:	1ad3      	subs	r3, r2, r3
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	f300 8146 	bgt.w	800febe <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	8b5b      	ldrh	r3, [r3, #26]
 800fc36:	f003 0304 	and.w	r3, r3, #4
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d010      	beq.n	800fc60 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	8b5b      	ldrh	r3, [r3, #26]
 800fc42:	f023 0304 	bic.w	r3, r3, #4
 800fc46:	b29a      	uxth	r2, r3
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	2200      	movs	r2, #0
 800fc5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	2200      	movs	r2, #0
 800fc64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fc6e:	10db      	asrs	r3, r3, #3
 800fc70:	b21b      	sxth	r3, r3
 800fc72:	b29a      	uxth	r2, r3
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800fc7a:	b29b      	uxth	r3, r3
 800fc7c:	4413      	add	r3, r2
 800fc7e:	b29b      	uxth	r3, r3
 800fc80:	b21a      	sxth	r2, r3
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800fc88:	4b18      	ldr	r3, [pc, #96]	@ (800fcec <tcp_receive+0x270>)
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	b29a      	uxth	r2, r3
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fc92:	b29b      	uxth	r3, r3
 800fc94:	1ad3      	subs	r3, r2, r3
 800fc96:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 800fca0:	4b12      	ldr	r3, [pc, #72]	@ (800fcec <tcp_receive+0x270>)
 800fca2:	681a      	ldr	r2, [r3, #0]
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	7d1b      	ldrb	r3, [r3, #20]
 800fcac:	2b03      	cmp	r3, #3
 800fcae:	f240 8097 	bls.w	800fde0 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800fcbe:	429a      	cmp	r2, r3
 800fcc0:	d245      	bcs.n	800fd4e <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	8b5b      	ldrh	r3, [r3, #26]
 800fcc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d014      	beq.n	800fcf8 <tcp_receive+0x27c>
 800fcce:	2301      	movs	r3, #1
 800fcd0:	e013      	b.n	800fcfa <tcp_receive+0x27e>
 800fcd2:	bf00      	nop
 800fcd4:	08019368 	.word	0x08019368
 800fcd8:	08019698 	.word	0x08019698
 800fcdc:	080193b4 	.word	0x080193b4
 800fce0:	080196b4 	.word	0x080196b4
 800fce4:	20008a80 	.word	0x20008a80
 800fce8:	20008a74 	.word	0x20008a74
 800fcec:	20008a78 	.word	0x20008a78
 800fcf0:	20008a64 	.word	0x20008a64
 800fcf4:	20008a7e 	.word	0x20008a7e
 800fcf8:	2302      	movs	r3, #2
 800fcfa:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800fcfe:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800fd02:	b29a      	uxth	r2, r3
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd08:	fb12 f303 	smulbb	r3, r2, r3
 800fd0c:	b29b      	uxth	r3, r3
 800fd0e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800fd10:	4293      	cmp	r3, r2
 800fd12:	bf28      	it	cs
 800fd14:	4613      	movcs	r3, r2
 800fd16:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fd1e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fd20:	4413      	add	r3, r2
 800fd22:	b29a      	uxth	r2, r3
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fd2a:	429a      	cmp	r2, r3
 800fd2c:	d309      	bcc.n	800fd42 <tcp_receive+0x2c6>
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fd34:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fd36:	4413      	add	r3, r2
 800fd38:	b29a      	uxth	r2, r3
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fd40:	e04e      	b.n	800fde0 <tcp_receive+0x364>
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fd48:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fd4c:	e048      	b.n	800fde0 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fd54:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fd56:	4413      	add	r3, r2
 800fd58:	b29a      	uxth	r2, r3
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800fd60:	429a      	cmp	r2, r3
 800fd62:	d309      	bcc.n	800fd78 <tcp_receive+0x2fc>
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fd6a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fd6c:	4413      	add	r3, r2
 800fd6e:	b29a      	uxth	r2, r3
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800fd76:	e004      	b.n	800fd82 <tcp_receive+0x306>
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fd7e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fd8e:	429a      	cmp	r2, r3
 800fd90:	d326      	bcc.n	800fde0 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fd9e:	1ad3      	subs	r3, r2, r3
 800fda0:	b29a      	uxth	r2, r3
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fdb2:	4413      	add	r3, r2
 800fdb4:	b29a      	uxth	r2, r3
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fdbc:	429a      	cmp	r2, r3
 800fdbe:	d30a      	bcc.n	800fdd6 <tcp_receive+0x35a>
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fdca:	4413      	add	r3, r2
 800fdcc:	b29a      	uxth	r2, r3
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fdd4:	e004      	b.n	800fde0 <tcp_receive+0x364>
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fddc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fde8:	4a98      	ldr	r2, [pc, #608]	@ (801004c <tcp_receive+0x5d0>)
 800fdea:	6878      	ldr	r0, [r7, #4]
 800fdec:	f7ff fdca 	bl	800f984 <tcp_free_acked_segments>
 800fdf0:	4602      	mov	r2, r0
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fdfe:	4a94      	ldr	r2, [pc, #592]	@ (8010050 <tcp_receive+0x5d4>)
 800fe00:	6878      	ldr	r0, [r7, #4]
 800fe02:	f7ff fdbf 	bl	800f984 <tcp_free_acked_segments>
 800fe06:	4602      	mov	r2, r0
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d104      	bne.n	800fe1e <tcp_receive+0x3a2>
        pcb->rtime = -1;
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fe1a:	861a      	strh	r2, [r3, #48]	@ 0x30
 800fe1c:	e002      	b.n	800fe24 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	2200      	movs	r2, #0
 800fe22:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	2200      	movs	r2, #0
 800fe28:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d103      	bne.n	800fe3a <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	2200      	movs	r2, #0
 800fe36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 800fe40:	4b84      	ldr	r3, [pc, #528]	@ (8010054 <tcp_receive+0x5d8>)
 800fe42:	881b      	ldrh	r3, [r3, #0]
 800fe44:	4413      	add	r3, r2
 800fe46:	b29a      	uxth	r2, r3
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	8b5b      	ldrh	r3, [r3, #26]
 800fe52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d035      	beq.n	800fec6 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d118      	bne.n	800fe94 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d00c      	beq.n	800fe84 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fe72:	68db      	ldr	r3, [r3, #12]
 800fe74:	685b      	ldr	r3, [r3, #4]
 800fe76:	4618      	mov	r0, r3
 800fe78:	f7fb f9da 	bl	800b230 <lwip_htonl>
 800fe7c:	4603      	mov	r3, r0
 800fe7e:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	dc20      	bgt.n	800fec6 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	8b5b      	ldrh	r3, [r3, #26]
 800fe88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fe8c:	b29a      	uxth	r2, r3
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fe92:	e018      	b.n	800fec6 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe9c:	68db      	ldr	r3, [r3, #12]
 800fe9e:	685b      	ldr	r3, [r3, #4]
 800fea0:	4618      	mov	r0, r3
 800fea2:	f7fb f9c5 	bl	800b230 <lwip_htonl>
 800fea6:	4603      	mov	r3, r0
 800fea8:	1ae3      	subs	r3, r4, r3
 800feaa:	2b00      	cmp	r3, #0
 800feac:	dc0b      	bgt.n	800fec6 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	8b5b      	ldrh	r3, [r3, #26]
 800feb2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800feb6:	b29a      	uxth	r2, r3
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800febc:	e003      	b.n	800fec6 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800febe:	6878      	ldr	r0, [r7, #4]
 800fec0:	f001 ff70 	bl	8011da4 <tcp_send_empty_ack>
 800fec4:	e000      	b.n	800fec8 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fec6:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d05b      	beq.n	800ff88 <tcp_receive+0x50c>
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fed4:	4b60      	ldr	r3, [pc, #384]	@ (8010058 <tcp_receive+0x5dc>)
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	1ad3      	subs	r3, r2, r3
 800feda:	2b00      	cmp	r3, #0
 800fedc:	da54      	bge.n	800ff88 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800fede:	4b5f      	ldr	r3, [pc, #380]	@ (801005c <tcp_receive+0x5e0>)
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	b29a      	uxth	r2, r3
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fee8:	b29b      	uxth	r3, r3
 800feea:	1ad3      	subs	r3, r2, r3
 800feec:	b29b      	uxth	r3, r3
 800feee:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800fef2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fefc:	10db      	asrs	r3, r3, #3
 800fefe:	b21b      	sxth	r3, r3
 800ff00:	b29b      	uxth	r3, r3
 800ff02:	1ad3      	subs	r3, r2, r3
 800ff04:	b29b      	uxth	r3, r3
 800ff06:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800ff10:	b29a      	uxth	r2, r3
 800ff12:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ff16:	4413      	add	r3, r2
 800ff18:	b29b      	uxth	r3, r3
 800ff1a:	b21a      	sxth	r2, r3
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 800ff20:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	da05      	bge.n	800ff34 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 800ff28:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ff2c:	425b      	negs	r3, r3
 800ff2e:	b29b      	uxth	r3, r3
 800ff30:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800ff34:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800ff3e:	109b      	asrs	r3, r3, #2
 800ff40:	b21b      	sxth	r3, r3
 800ff42:	b29b      	uxth	r3, r3
 800ff44:	1ad3      	subs	r3, r2, r3
 800ff46:	b29b      	uxth	r3, r3
 800ff48:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800ff52:	b29a      	uxth	r2, r3
 800ff54:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ff58:	4413      	add	r3, r2
 800ff5a:	b29b      	uxth	r3, r3
 800ff5c:	b21a      	sxth	r2, r3
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800ff68:	10db      	asrs	r3, r3, #3
 800ff6a:	b21b      	sxth	r3, r3
 800ff6c:	b29a      	uxth	r2, r3
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800ff74:	b29b      	uxth	r3, r3
 800ff76:	4413      	add	r3, r2
 800ff78:	b29b      	uxth	r3, r3
 800ff7a:	b21a      	sxth	r2, r3
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	2200      	movs	r2, #0
 800ff86:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800ff88:	4b35      	ldr	r3, [pc, #212]	@ (8010060 <tcp_receive+0x5e4>)
 800ff8a:	881b      	ldrh	r3, [r3, #0]
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	f000 84df 	beq.w	8010950 <tcp_receive+0xed4>
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	7d1b      	ldrb	r3, [r3, #20]
 800ff96:	2b06      	cmp	r3, #6
 800ff98:	f200 84da 	bhi.w	8010950 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ffa0:	4b30      	ldr	r3, [pc, #192]	@ (8010064 <tcp_receive+0x5e8>)
 800ffa2:	681b      	ldr	r3, [r3, #0]
 800ffa4:	1ad3      	subs	r3, r2, r3
 800ffa6:	3b01      	subs	r3, #1
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	f2c0 808f 	blt.w	80100cc <tcp_receive+0x650>
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ffb2:	4b2b      	ldr	r3, [pc, #172]	@ (8010060 <tcp_receive+0x5e4>)
 800ffb4:	881b      	ldrh	r3, [r3, #0]
 800ffb6:	4619      	mov	r1, r3
 800ffb8:	4b2a      	ldr	r3, [pc, #168]	@ (8010064 <tcp_receive+0x5e8>)
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	440b      	add	r3, r1
 800ffbe:	1ad3      	subs	r3, r2, r3
 800ffc0:	3301      	adds	r3, #1
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	f300 8082 	bgt.w	80100cc <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800ffc8:	4b27      	ldr	r3, [pc, #156]	@ (8010068 <tcp_receive+0x5ec>)
 800ffca:	685b      	ldr	r3, [r3, #4]
 800ffcc:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ffd2:	4b24      	ldr	r3, [pc, #144]	@ (8010064 <tcp_receive+0x5e8>)
 800ffd4:	681b      	ldr	r3, [r3, #0]
 800ffd6:	1ad3      	subs	r3, r2, r3
 800ffd8:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800ffda:	4b23      	ldr	r3, [pc, #140]	@ (8010068 <tcp_receive+0x5ec>)
 800ffdc:	685b      	ldr	r3, [r3, #4]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d106      	bne.n	800fff0 <tcp_receive+0x574>
 800ffe2:	4b22      	ldr	r3, [pc, #136]	@ (801006c <tcp_receive+0x5f0>)
 800ffe4:	f240 5294 	movw	r2, #1428	@ 0x594
 800ffe8:	4921      	ldr	r1, [pc, #132]	@ (8010070 <tcp_receive+0x5f4>)
 800ffea:	4822      	ldr	r0, [pc, #136]	@ (8010074 <tcp_receive+0x5f8>)
 800ffec:	f005 fca4 	bl	8015938 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800fff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fff2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800fff6:	4293      	cmp	r3, r2
 800fff8:	d906      	bls.n	8010008 <tcp_receive+0x58c>
 800fffa:	4b1c      	ldr	r3, [pc, #112]	@ (801006c <tcp_receive+0x5f0>)
 800fffc:	f240 5295 	movw	r2, #1429	@ 0x595
 8010000:	491d      	ldr	r1, [pc, #116]	@ (8010078 <tcp_receive+0x5fc>)
 8010002:	481c      	ldr	r0, [pc, #112]	@ (8010074 <tcp_receive+0x5f8>)
 8010004:	f005 fc98 	bl	8015938 <iprintf>
      off = (u16_t)off32;
 8010008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801000a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801000e:	4b16      	ldr	r3, [pc, #88]	@ (8010068 <tcp_receive+0x5ec>)
 8010010:	685b      	ldr	r3, [r3, #4]
 8010012:	891b      	ldrh	r3, [r3, #8]
 8010014:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010018:	429a      	cmp	r2, r3
 801001a:	d906      	bls.n	801002a <tcp_receive+0x5ae>
 801001c:	4b13      	ldr	r3, [pc, #76]	@ (801006c <tcp_receive+0x5f0>)
 801001e:	f240 5297 	movw	r2, #1431	@ 0x597
 8010022:	4916      	ldr	r1, [pc, #88]	@ (801007c <tcp_receive+0x600>)
 8010024:	4813      	ldr	r0, [pc, #76]	@ (8010074 <tcp_receive+0x5f8>)
 8010026:	f005 fc87 	bl	8015938 <iprintf>
      inseg.len -= off;
 801002a:	4b0f      	ldr	r3, [pc, #60]	@ (8010068 <tcp_receive+0x5ec>)
 801002c:	891a      	ldrh	r2, [r3, #8]
 801002e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010032:	1ad3      	subs	r3, r2, r3
 8010034:	b29a      	uxth	r2, r3
 8010036:	4b0c      	ldr	r3, [pc, #48]	@ (8010068 <tcp_receive+0x5ec>)
 8010038:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801003a:	4b0b      	ldr	r3, [pc, #44]	@ (8010068 <tcp_receive+0x5ec>)
 801003c:	685b      	ldr	r3, [r3, #4]
 801003e:	891a      	ldrh	r2, [r3, #8]
 8010040:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010044:	1ad3      	subs	r3, r2, r3
 8010046:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8010048:	e02a      	b.n	80100a0 <tcp_receive+0x624>
 801004a:	bf00      	nop
 801004c:	080196d0 	.word	0x080196d0
 8010050:	080196d8 	.word	0x080196d8
 8010054:	20008a7c 	.word	0x20008a7c
 8010058:	20008a78 	.word	0x20008a78
 801005c:	20008a3c 	.word	0x20008a3c
 8010060:	20008a7e 	.word	0x20008a7e
 8010064:	20008a74 	.word	0x20008a74
 8010068:	20008a54 	.word	0x20008a54
 801006c:	08019368 	.word	0x08019368
 8010070:	080196e0 	.word	0x080196e0
 8010074:	080193b4 	.word	0x080193b4
 8010078:	080196f0 	.word	0x080196f0
 801007c:	08019700 	.word	0x08019700
        off -= p->len;
 8010080:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010082:	895b      	ldrh	r3, [r3, #10]
 8010084:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010088:	1ad3      	subs	r3, r2, r3
 801008a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801008e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010090:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8010092:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8010094:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010096:	2200      	movs	r2, #0
 8010098:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801009a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 80100a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80100a2:	895b      	ldrh	r3, [r3, #10]
 80100a4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80100a8:	429a      	cmp	r2, r3
 80100aa:	d8e9      	bhi.n	8010080 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80100ac:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80100b0:	4619      	mov	r1, r3
 80100b2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80100b4:	f7fc fb7a 	bl	800c7ac <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100bc:	4a90      	ldr	r2, [pc, #576]	@ (8010300 <tcp_receive+0x884>)
 80100be:	6013      	str	r3, [r2, #0]
 80100c0:	4b90      	ldr	r3, [pc, #576]	@ (8010304 <tcp_receive+0x888>)
 80100c2:	68db      	ldr	r3, [r3, #12]
 80100c4:	4a8e      	ldr	r2, [pc, #568]	@ (8010300 <tcp_receive+0x884>)
 80100c6:	6812      	ldr	r2, [r2, #0]
 80100c8:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80100ca:	e00d      	b.n	80100e8 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80100cc:	4b8c      	ldr	r3, [pc, #560]	@ (8010300 <tcp_receive+0x884>)
 80100ce:	681a      	ldr	r2, [r3, #0]
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100d4:	1ad3      	subs	r3, r2, r3
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	da06      	bge.n	80100e8 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	8b5b      	ldrh	r3, [r3, #26]
 80100de:	f043 0302 	orr.w	r3, r3, #2
 80100e2:	b29a      	uxth	r2, r3
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80100e8:	4b85      	ldr	r3, [pc, #532]	@ (8010300 <tcp_receive+0x884>)
 80100ea:	681a      	ldr	r2, [r3, #0]
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100f0:	1ad3      	subs	r3, r2, r3
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	f2c0 8427 	blt.w	8010946 <tcp_receive+0xeca>
 80100f8:	4b81      	ldr	r3, [pc, #516]	@ (8010300 <tcp_receive+0x884>)
 80100fa:	681a      	ldr	r2, [r3, #0]
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010100:	6879      	ldr	r1, [r7, #4]
 8010102:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010104:	440b      	add	r3, r1
 8010106:	1ad3      	subs	r3, r2, r3
 8010108:	3301      	adds	r3, #1
 801010a:	2b00      	cmp	r3, #0
 801010c:	f300 841b 	bgt.w	8010946 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010114:	4b7a      	ldr	r3, [pc, #488]	@ (8010300 <tcp_receive+0x884>)
 8010116:	681b      	ldr	r3, [r3, #0]
 8010118:	429a      	cmp	r2, r3
 801011a:	f040 8298 	bne.w	801064e <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801011e:	4b79      	ldr	r3, [pc, #484]	@ (8010304 <tcp_receive+0x888>)
 8010120:	891c      	ldrh	r4, [r3, #8]
 8010122:	4b78      	ldr	r3, [pc, #480]	@ (8010304 <tcp_receive+0x888>)
 8010124:	68db      	ldr	r3, [r3, #12]
 8010126:	899b      	ldrh	r3, [r3, #12]
 8010128:	b29b      	uxth	r3, r3
 801012a:	4618      	mov	r0, r3
 801012c:	f7fb f86a 	bl	800b204 <lwip_htons>
 8010130:	4603      	mov	r3, r0
 8010132:	b2db      	uxtb	r3, r3
 8010134:	f003 0303 	and.w	r3, r3, #3
 8010138:	2b00      	cmp	r3, #0
 801013a:	d001      	beq.n	8010140 <tcp_receive+0x6c4>
 801013c:	2301      	movs	r3, #1
 801013e:	e000      	b.n	8010142 <tcp_receive+0x6c6>
 8010140:	2300      	movs	r3, #0
 8010142:	4423      	add	r3, r4
 8010144:	b29a      	uxth	r2, r3
 8010146:	4b70      	ldr	r3, [pc, #448]	@ (8010308 <tcp_receive+0x88c>)
 8010148:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801014e:	4b6e      	ldr	r3, [pc, #440]	@ (8010308 <tcp_receive+0x88c>)
 8010150:	881b      	ldrh	r3, [r3, #0]
 8010152:	429a      	cmp	r2, r3
 8010154:	d274      	bcs.n	8010240 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010156:	4b6b      	ldr	r3, [pc, #428]	@ (8010304 <tcp_receive+0x888>)
 8010158:	68db      	ldr	r3, [r3, #12]
 801015a:	899b      	ldrh	r3, [r3, #12]
 801015c:	b29b      	uxth	r3, r3
 801015e:	4618      	mov	r0, r3
 8010160:	f7fb f850 	bl	800b204 <lwip_htons>
 8010164:	4603      	mov	r3, r0
 8010166:	b2db      	uxtb	r3, r3
 8010168:	f003 0301 	and.w	r3, r3, #1
 801016c:	2b00      	cmp	r3, #0
 801016e:	d01e      	beq.n	80101ae <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8010170:	4b64      	ldr	r3, [pc, #400]	@ (8010304 <tcp_receive+0x888>)
 8010172:	68db      	ldr	r3, [r3, #12]
 8010174:	899b      	ldrh	r3, [r3, #12]
 8010176:	b29b      	uxth	r3, r3
 8010178:	b21b      	sxth	r3, r3
 801017a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801017e:	b21c      	sxth	r4, r3
 8010180:	4b60      	ldr	r3, [pc, #384]	@ (8010304 <tcp_receive+0x888>)
 8010182:	68db      	ldr	r3, [r3, #12]
 8010184:	899b      	ldrh	r3, [r3, #12]
 8010186:	b29b      	uxth	r3, r3
 8010188:	4618      	mov	r0, r3
 801018a:	f7fb f83b 	bl	800b204 <lwip_htons>
 801018e:	4603      	mov	r3, r0
 8010190:	b2db      	uxtb	r3, r3
 8010192:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8010196:	b29b      	uxth	r3, r3
 8010198:	4618      	mov	r0, r3
 801019a:	f7fb f833 	bl	800b204 <lwip_htons>
 801019e:	4603      	mov	r3, r0
 80101a0:	b21b      	sxth	r3, r3
 80101a2:	4323      	orrs	r3, r4
 80101a4:	b21a      	sxth	r2, r3
 80101a6:	4b57      	ldr	r3, [pc, #348]	@ (8010304 <tcp_receive+0x888>)
 80101a8:	68db      	ldr	r3, [r3, #12]
 80101aa:	b292      	uxth	r2, r2
 80101ac:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80101b2:	4b54      	ldr	r3, [pc, #336]	@ (8010304 <tcp_receive+0x888>)
 80101b4:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80101b6:	4b53      	ldr	r3, [pc, #332]	@ (8010304 <tcp_receive+0x888>)
 80101b8:	68db      	ldr	r3, [r3, #12]
 80101ba:	899b      	ldrh	r3, [r3, #12]
 80101bc:	b29b      	uxth	r3, r3
 80101be:	4618      	mov	r0, r3
 80101c0:	f7fb f820 	bl	800b204 <lwip_htons>
 80101c4:	4603      	mov	r3, r0
 80101c6:	b2db      	uxtb	r3, r3
 80101c8:	f003 0302 	and.w	r3, r3, #2
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d005      	beq.n	80101dc <tcp_receive+0x760>
            inseg.len -= 1;
 80101d0:	4b4c      	ldr	r3, [pc, #304]	@ (8010304 <tcp_receive+0x888>)
 80101d2:	891b      	ldrh	r3, [r3, #8]
 80101d4:	3b01      	subs	r3, #1
 80101d6:	b29a      	uxth	r2, r3
 80101d8:	4b4a      	ldr	r3, [pc, #296]	@ (8010304 <tcp_receive+0x888>)
 80101da:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80101dc:	4b49      	ldr	r3, [pc, #292]	@ (8010304 <tcp_receive+0x888>)
 80101de:	685b      	ldr	r3, [r3, #4]
 80101e0:	4a48      	ldr	r2, [pc, #288]	@ (8010304 <tcp_receive+0x888>)
 80101e2:	8912      	ldrh	r2, [r2, #8]
 80101e4:	4611      	mov	r1, r2
 80101e6:	4618      	mov	r0, r3
 80101e8:	f7fc f9e0 	bl	800c5ac <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80101ec:	4b45      	ldr	r3, [pc, #276]	@ (8010304 <tcp_receive+0x888>)
 80101ee:	891c      	ldrh	r4, [r3, #8]
 80101f0:	4b44      	ldr	r3, [pc, #272]	@ (8010304 <tcp_receive+0x888>)
 80101f2:	68db      	ldr	r3, [r3, #12]
 80101f4:	899b      	ldrh	r3, [r3, #12]
 80101f6:	b29b      	uxth	r3, r3
 80101f8:	4618      	mov	r0, r3
 80101fa:	f7fb f803 	bl	800b204 <lwip_htons>
 80101fe:	4603      	mov	r3, r0
 8010200:	b2db      	uxtb	r3, r3
 8010202:	f003 0303 	and.w	r3, r3, #3
 8010206:	2b00      	cmp	r3, #0
 8010208:	d001      	beq.n	801020e <tcp_receive+0x792>
 801020a:	2301      	movs	r3, #1
 801020c:	e000      	b.n	8010210 <tcp_receive+0x794>
 801020e:	2300      	movs	r3, #0
 8010210:	4423      	add	r3, r4
 8010212:	b29a      	uxth	r2, r3
 8010214:	4b3c      	ldr	r3, [pc, #240]	@ (8010308 <tcp_receive+0x88c>)
 8010216:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010218:	4b3b      	ldr	r3, [pc, #236]	@ (8010308 <tcp_receive+0x88c>)
 801021a:	881b      	ldrh	r3, [r3, #0]
 801021c:	461a      	mov	r2, r3
 801021e:	4b38      	ldr	r3, [pc, #224]	@ (8010300 <tcp_receive+0x884>)
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	441a      	add	r2, r3
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010228:	6879      	ldr	r1, [r7, #4]
 801022a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801022c:	440b      	add	r3, r1
 801022e:	429a      	cmp	r2, r3
 8010230:	d006      	beq.n	8010240 <tcp_receive+0x7c4>
 8010232:	4b36      	ldr	r3, [pc, #216]	@ (801030c <tcp_receive+0x890>)
 8010234:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8010238:	4935      	ldr	r1, [pc, #212]	@ (8010310 <tcp_receive+0x894>)
 801023a:	4836      	ldr	r0, [pc, #216]	@ (8010314 <tcp_receive+0x898>)
 801023c:	f005 fb7c 	bl	8015938 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010244:	2b00      	cmp	r3, #0
 8010246:	f000 80e6 	beq.w	8010416 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801024a:	4b2e      	ldr	r3, [pc, #184]	@ (8010304 <tcp_receive+0x888>)
 801024c:	68db      	ldr	r3, [r3, #12]
 801024e:	899b      	ldrh	r3, [r3, #12]
 8010250:	b29b      	uxth	r3, r3
 8010252:	4618      	mov	r0, r3
 8010254:	f7fa ffd6 	bl	800b204 <lwip_htons>
 8010258:	4603      	mov	r3, r0
 801025a:	b2db      	uxtb	r3, r3
 801025c:	f003 0301 	and.w	r3, r3, #1
 8010260:	2b00      	cmp	r3, #0
 8010262:	d010      	beq.n	8010286 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8010264:	e00a      	b.n	801027c <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801026a:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010270:	681a      	ldr	r2, [r3, #0]
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8010276:	68f8      	ldr	r0, [r7, #12]
 8010278:	f7fd fd93 	bl	800dda2 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010280:	2b00      	cmp	r3, #0
 8010282:	d1f0      	bne.n	8010266 <tcp_receive+0x7ea>
 8010284:	e0c7      	b.n	8010416 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801028a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801028c:	e051      	b.n	8010332 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801028e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010290:	68db      	ldr	r3, [r3, #12]
 8010292:	899b      	ldrh	r3, [r3, #12]
 8010294:	b29b      	uxth	r3, r3
 8010296:	4618      	mov	r0, r3
 8010298:	f7fa ffb4 	bl	800b204 <lwip_htons>
 801029c:	4603      	mov	r3, r0
 801029e:	b2db      	uxtb	r3, r3
 80102a0:	f003 0301 	and.w	r3, r3, #1
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d03c      	beq.n	8010322 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80102a8:	4b16      	ldr	r3, [pc, #88]	@ (8010304 <tcp_receive+0x888>)
 80102aa:	68db      	ldr	r3, [r3, #12]
 80102ac:	899b      	ldrh	r3, [r3, #12]
 80102ae:	b29b      	uxth	r3, r3
 80102b0:	4618      	mov	r0, r3
 80102b2:	f7fa ffa7 	bl	800b204 <lwip_htons>
 80102b6:	4603      	mov	r3, r0
 80102b8:	b2db      	uxtb	r3, r3
 80102ba:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d12f      	bne.n	8010322 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80102c2:	4b10      	ldr	r3, [pc, #64]	@ (8010304 <tcp_receive+0x888>)
 80102c4:	68db      	ldr	r3, [r3, #12]
 80102c6:	899b      	ldrh	r3, [r3, #12]
 80102c8:	b29c      	uxth	r4, r3
 80102ca:	2001      	movs	r0, #1
 80102cc:	f7fa ff9a 	bl	800b204 <lwip_htons>
 80102d0:	4603      	mov	r3, r0
 80102d2:	461a      	mov	r2, r3
 80102d4:	4b0b      	ldr	r3, [pc, #44]	@ (8010304 <tcp_receive+0x888>)
 80102d6:	68db      	ldr	r3, [r3, #12]
 80102d8:	4322      	orrs	r2, r4
 80102da:	b292      	uxth	r2, r2
 80102dc:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80102de:	4b09      	ldr	r3, [pc, #36]	@ (8010304 <tcp_receive+0x888>)
 80102e0:	891c      	ldrh	r4, [r3, #8]
 80102e2:	4b08      	ldr	r3, [pc, #32]	@ (8010304 <tcp_receive+0x888>)
 80102e4:	68db      	ldr	r3, [r3, #12]
 80102e6:	899b      	ldrh	r3, [r3, #12]
 80102e8:	b29b      	uxth	r3, r3
 80102ea:	4618      	mov	r0, r3
 80102ec:	f7fa ff8a 	bl	800b204 <lwip_htons>
 80102f0:	4603      	mov	r3, r0
 80102f2:	b2db      	uxtb	r3, r3
 80102f4:	f003 0303 	and.w	r3, r3, #3
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d00d      	beq.n	8010318 <tcp_receive+0x89c>
 80102fc:	2301      	movs	r3, #1
 80102fe:	e00c      	b.n	801031a <tcp_receive+0x89e>
 8010300:	20008a74 	.word	0x20008a74
 8010304:	20008a54 	.word	0x20008a54
 8010308:	20008a7e 	.word	0x20008a7e
 801030c:	08019368 	.word	0x08019368
 8010310:	08019710 	.word	0x08019710
 8010314:	080193b4 	.word	0x080193b4
 8010318:	2300      	movs	r3, #0
 801031a:	4423      	add	r3, r4
 801031c:	b29a      	uxth	r2, r3
 801031e:	4b98      	ldr	r3, [pc, #608]	@ (8010580 <tcp_receive+0xb04>)
 8010320:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8010322:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010324:	613b      	str	r3, [r7, #16]
              next = next->next;
 8010326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 801032c:	6938      	ldr	r0, [r7, #16]
 801032e:	f7fd fd38 	bl	800dda2 <tcp_seg_free>
            while (next &&
 8010332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010334:	2b00      	cmp	r3, #0
 8010336:	d00e      	beq.n	8010356 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8010338:	4b91      	ldr	r3, [pc, #580]	@ (8010580 <tcp_receive+0xb04>)
 801033a:	881b      	ldrh	r3, [r3, #0]
 801033c:	461a      	mov	r2, r3
 801033e:	4b91      	ldr	r3, [pc, #580]	@ (8010584 <tcp_receive+0xb08>)
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	441a      	add	r2, r3
 8010344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010346:	68db      	ldr	r3, [r3, #12]
 8010348:	685b      	ldr	r3, [r3, #4]
 801034a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801034c:	8909      	ldrh	r1, [r1, #8]
 801034e:	440b      	add	r3, r1
 8010350:	1ad3      	subs	r3, r2, r3
            while (next &&
 8010352:	2b00      	cmp	r3, #0
 8010354:	da9b      	bge.n	801028e <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8010356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010358:	2b00      	cmp	r3, #0
 801035a:	d059      	beq.n	8010410 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 801035c:	4b88      	ldr	r3, [pc, #544]	@ (8010580 <tcp_receive+0xb04>)
 801035e:	881b      	ldrh	r3, [r3, #0]
 8010360:	461a      	mov	r2, r3
 8010362:	4b88      	ldr	r3, [pc, #544]	@ (8010584 <tcp_receive+0xb08>)
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	441a      	add	r2, r3
 8010368:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801036a:	68db      	ldr	r3, [r3, #12]
 801036c:	685b      	ldr	r3, [r3, #4]
 801036e:	1ad3      	subs	r3, r2, r3
            if (next &&
 8010370:	2b00      	cmp	r3, #0
 8010372:	dd4d      	ble.n	8010410 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8010374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010376:	68db      	ldr	r3, [r3, #12]
 8010378:	685b      	ldr	r3, [r3, #4]
 801037a:	b29a      	uxth	r2, r3
 801037c:	4b81      	ldr	r3, [pc, #516]	@ (8010584 <tcp_receive+0xb08>)
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	b29b      	uxth	r3, r3
 8010382:	1ad3      	subs	r3, r2, r3
 8010384:	b29a      	uxth	r2, r3
 8010386:	4b80      	ldr	r3, [pc, #512]	@ (8010588 <tcp_receive+0xb0c>)
 8010388:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801038a:	4b7f      	ldr	r3, [pc, #508]	@ (8010588 <tcp_receive+0xb0c>)
 801038c:	68db      	ldr	r3, [r3, #12]
 801038e:	899b      	ldrh	r3, [r3, #12]
 8010390:	b29b      	uxth	r3, r3
 8010392:	4618      	mov	r0, r3
 8010394:	f7fa ff36 	bl	800b204 <lwip_htons>
 8010398:	4603      	mov	r3, r0
 801039a:	b2db      	uxtb	r3, r3
 801039c:	f003 0302 	and.w	r3, r3, #2
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d005      	beq.n	80103b0 <tcp_receive+0x934>
                inseg.len -= 1;
 80103a4:	4b78      	ldr	r3, [pc, #480]	@ (8010588 <tcp_receive+0xb0c>)
 80103a6:	891b      	ldrh	r3, [r3, #8]
 80103a8:	3b01      	subs	r3, #1
 80103aa:	b29a      	uxth	r2, r3
 80103ac:	4b76      	ldr	r3, [pc, #472]	@ (8010588 <tcp_receive+0xb0c>)
 80103ae:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80103b0:	4b75      	ldr	r3, [pc, #468]	@ (8010588 <tcp_receive+0xb0c>)
 80103b2:	685b      	ldr	r3, [r3, #4]
 80103b4:	4a74      	ldr	r2, [pc, #464]	@ (8010588 <tcp_receive+0xb0c>)
 80103b6:	8912      	ldrh	r2, [r2, #8]
 80103b8:	4611      	mov	r1, r2
 80103ba:	4618      	mov	r0, r3
 80103bc:	f7fc f8f6 	bl	800c5ac <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80103c0:	4b71      	ldr	r3, [pc, #452]	@ (8010588 <tcp_receive+0xb0c>)
 80103c2:	891c      	ldrh	r4, [r3, #8]
 80103c4:	4b70      	ldr	r3, [pc, #448]	@ (8010588 <tcp_receive+0xb0c>)
 80103c6:	68db      	ldr	r3, [r3, #12]
 80103c8:	899b      	ldrh	r3, [r3, #12]
 80103ca:	b29b      	uxth	r3, r3
 80103cc:	4618      	mov	r0, r3
 80103ce:	f7fa ff19 	bl	800b204 <lwip_htons>
 80103d2:	4603      	mov	r3, r0
 80103d4:	b2db      	uxtb	r3, r3
 80103d6:	f003 0303 	and.w	r3, r3, #3
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d001      	beq.n	80103e2 <tcp_receive+0x966>
 80103de:	2301      	movs	r3, #1
 80103e0:	e000      	b.n	80103e4 <tcp_receive+0x968>
 80103e2:	2300      	movs	r3, #0
 80103e4:	4423      	add	r3, r4
 80103e6:	b29a      	uxth	r2, r3
 80103e8:	4b65      	ldr	r3, [pc, #404]	@ (8010580 <tcp_receive+0xb04>)
 80103ea:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80103ec:	4b64      	ldr	r3, [pc, #400]	@ (8010580 <tcp_receive+0xb04>)
 80103ee:	881b      	ldrh	r3, [r3, #0]
 80103f0:	461a      	mov	r2, r3
 80103f2:	4b64      	ldr	r3, [pc, #400]	@ (8010584 <tcp_receive+0xb08>)
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	441a      	add	r2, r3
 80103f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103fa:	68db      	ldr	r3, [r3, #12]
 80103fc:	685b      	ldr	r3, [r3, #4]
 80103fe:	429a      	cmp	r2, r3
 8010400:	d006      	beq.n	8010410 <tcp_receive+0x994>
 8010402:	4b62      	ldr	r3, [pc, #392]	@ (801058c <tcp_receive+0xb10>)
 8010404:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8010408:	4961      	ldr	r1, [pc, #388]	@ (8010590 <tcp_receive+0xb14>)
 801040a:	4862      	ldr	r0, [pc, #392]	@ (8010594 <tcp_receive+0xb18>)
 801040c:	f005 fa94 	bl	8015938 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010414:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8010416:	4b5a      	ldr	r3, [pc, #360]	@ (8010580 <tcp_receive+0xb04>)
 8010418:	881b      	ldrh	r3, [r3, #0]
 801041a:	461a      	mov	r2, r3
 801041c:	4b59      	ldr	r3, [pc, #356]	@ (8010584 <tcp_receive+0xb08>)
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	441a      	add	r2, r3
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801042a:	4b55      	ldr	r3, [pc, #340]	@ (8010580 <tcp_receive+0xb04>)
 801042c:	881b      	ldrh	r3, [r3, #0]
 801042e:	429a      	cmp	r2, r3
 8010430:	d206      	bcs.n	8010440 <tcp_receive+0x9c4>
 8010432:	4b56      	ldr	r3, [pc, #344]	@ (801058c <tcp_receive+0xb10>)
 8010434:	f240 6207 	movw	r2, #1543	@ 0x607
 8010438:	4957      	ldr	r1, [pc, #348]	@ (8010598 <tcp_receive+0xb1c>)
 801043a:	4856      	ldr	r0, [pc, #344]	@ (8010594 <tcp_receive+0xb18>)
 801043c:	f005 fa7c 	bl	8015938 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010444:	4b4e      	ldr	r3, [pc, #312]	@ (8010580 <tcp_receive+0xb04>)
 8010446:	881b      	ldrh	r3, [r3, #0]
 8010448:	1ad3      	subs	r3, r2, r3
 801044a:	b29a      	uxth	r2, r3
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8010450:	6878      	ldr	r0, [r7, #4]
 8010452:	f7fc ffc5 	bl	800d3e0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8010456:	4b4c      	ldr	r3, [pc, #304]	@ (8010588 <tcp_receive+0xb0c>)
 8010458:	685b      	ldr	r3, [r3, #4]
 801045a:	891b      	ldrh	r3, [r3, #8]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d006      	beq.n	801046e <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8010460:	4b49      	ldr	r3, [pc, #292]	@ (8010588 <tcp_receive+0xb0c>)
 8010462:	685b      	ldr	r3, [r3, #4]
 8010464:	4a4d      	ldr	r2, [pc, #308]	@ (801059c <tcp_receive+0xb20>)
 8010466:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8010468:	4b47      	ldr	r3, [pc, #284]	@ (8010588 <tcp_receive+0xb0c>)
 801046a:	2200      	movs	r2, #0
 801046c:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801046e:	4b46      	ldr	r3, [pc, #280]	@ (8010588 <tcp_receive+0xb0c>)
 8010470:	68db      	ldr	r3, [r3, #12]
 8010472:	899b      	ldrh	r3, [r3, #12]
 8010474:	b29b      	uxth	r3, r3
 8010476:	4618      	mov	r0, r3
 8010478:	f7fa fec4 	bl	800b204 <lwip_htons>
 801047c:	4603      	mov	r3, r0
 801047e:	b2db      	uxtb	r3, r3
 8010480:	f003 0301 	and.w	r3, r3, #1
 8010484:	2b00      	cmp	r3, #0
 8010486:	f000 80b8 	beq.w	80105fa <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801048a:	4b45      	ldr	r3, [pc, #276]	@ (80105a0 <tcp_receive+0xb24>)
 801048c:	781b      	ldrb	r3, [r3, #0]
 801048e:	f043 0320 	orr.w	r3, r3, #32
 8010492:	b2da      	uxtb	r2, r3
 8010494:	4b42      	ldr	r3, [pc, #264]	@ (80105a0 <tcp_receive+0xb24>)
 8010496:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8010498:	e0af      	b.n	80105fa <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801049e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80104a4:	68db      	ldr	r3, [r3, #12]
 80104a6:	685b      	ldr	r3, [r3, #4]
 80104a8:	4a36      	ldr	r2, [pc, #216]	@ (8010584 <tcp_receive+0xb08>)
 80104aa:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80104ac:	68bb      	ldr	r3, [r7, #8]
 80104ae:	891b      	ldrh	r3, [r3, #8]
 80104b0:	461c      	mov	r4, r3
 80104b2:	68bb      	ldr	r3, [r7, #8]
 80104b4:	68db      	ldr	r3, [r3, #12]
 80104b6:	899b      	ldrh	r3, [r3, #12]
 80104b8:	b29b      	uxth	r3, r3
 80104ba:	4618      	mov	r0, r3
 80104bc:	f7fa fea2 	bl	800b204 <lwip_htons>
 80104c0:	4603      	mov	r3, r0
 80104c2:	b2db      	uxtb	r3, r3
 80104c4:	f003 0303 	and.w	r3, r3, #3
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d001      	beq.n	80104d0 <tcp_receive+0xa54>
 80104cc:	2301      	movs	r3, #1
 80104ce:	e000      	b.n	80104d2 <tcp_receive+0xa56>
 80104d0:	2300      	movs	r3, #0
 80104d2:	191a      	adds	r2, r3, r4
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104d8:	441a      	add	r2, r3
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80104e2:	461c      	mov	r4, r3
 80104e4:	68bb      	ldr	r3, [r7, #8]
 80104e6:	891b      	ldrh	r3, [r3, #8]
 80104e8:	461d      	mov	r5, r3
 80104ea:	68bb      	ldr	r3, [r7, #8]
 80104ec:	68db      	ldr	r3, [r3, #12]
 80104ee:	899b      	ldrh	r3, [r3, #12]
 80104f0:	b29b      	uxth	r3, r3
 80104f2:	4618      	mov	r0, r3
 80104f4:	f7fa fe86 	bl	800b204 <lwip_htons>
 80104f8:	4603      	mov	r3, r0
 80104fa:	b2db      	uxtb	r3, r3
 80104fc:	f003 0303 	and.w	r3, r3, #3
 8010500:	2b00      	cmp	r3, #0
 8010502:	d001      	beq.n	8010508 <tcp_receive+0xa8c>
 8010504:	2301      	movs	r3, #1
 8010506:	e000      	b.n	801050a <tcp_receive+0xa8e>
 8010508:	2300      	movs	r3, #0
 801050a:	442b      	add	r3, r5
 801050c:	429c      	cmp	r4, r3
 801050e:	d206      	bcs.n	801051e <tcp_receive+0xaa2>
 8010510:	4b1e      	ldr	r3, [pc, #120]	@ (801058c <tcp_receive+0xb10>)
 8010512:	f240 622b 	movw	r2, #1579	@ 0x62b
 8010516:	4923      	ldr	r1, [pc, #140]	@ (80105a4 <tcp_receive+0xb28>)
 8010518:	481e      	ldr	r0, [pc, #120]	@ (8010594 <tcp_receive+0xb18>)
 801051a:	f005 fa0d 	bl	8015938 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801051e:	68bb      	ldr	r3, [r7, #8]
 8010520:	891b      	ldrh	r3, [r3, #8]
 8010522:	461c      	mov	r4, r3
 8010524:	68bb      	ldr	r3, [r7, #8]
 8010526:	68db      	ldr	r3, [r3, #12]
 8010528:	899b      	ldrh	r3, [r3, #12]
 801052a:	b29b      	uxth	r3, r3
 801052c:	4618      	mov	r0, r3
 801052e:	f7fa fe69 	bl	800b204 <lwip_htons>
 8010532:	4603      	mov	r3, r0
 8010534:	b2db      	uxtb	r3, r3
 8010536:	f003 0303 	and.w	r3, r3, #3
 801053a:	2b00      	cmp	r3, #0
 801053c:	d001      	beq.n	8010542 <tcp_receive+0xac6>
 801053e:	2301      	movs	r3, #1
 8010540:	e000      	b.n	8010544 <tcp_receive+0xac8>
 8010542:	2300      	movs	r3, #0
 8010544:	1919      	adds	r1, r3, r4
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801054a:	b28b      	uxth	r3, r1
 801054c:	1ad3      	subs	r3, r2, r3
 801054e:	b29a      	uxth	r2, r3
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8010554:	6878      	ldr	r0, [r7, #4]
 8010556:	f7fc ff43 	bl	800d3e0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801055a:	68bb      	ldr	r3, [r7, #8]
 801055c:	685b      	ldr	r3, [r3, #4]
 801055e:	891b      	ldrh	r3, [r3, #8]
 8010560:	2b00      	cmp	r3, #0
 8010562:	d028      	beq.n	80105b6 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8010564:	4b0d      	ldr	r3, [pc, #52]	@ (801059c <tcp_receive+0xb20>)
 8010566:	681b      	ldr	r3, [r3, #0]
 8010568:	2b00      	cmp	r3, #0
 801056a:	d01d      	beq.n	80105a8 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 801056c:	4b0b      	ldr	r3, [pc, #44]	@ (801059c <tcp_receive+0xb20>)
 801056e:	681a      	ldr	r2, [r3, #0]
 8010570:	68bb      	ldr	r3, [r7, #8]
 8010572:	685b      	ldr	r3, [r3, #4]
 8010574:	4619      	mov	r1, r3
 8010576:	4610      	mov	r0, r2
 8010578:	f7fc fa60 	bl	800ca3c <pbuf_cat>
 801057c:	e018      	b.n	80105b0 <tcp_receive+0xb34>
 801057e:	bf00      	nop
 8010580:	20008a7e 	.word	0x20008a7e
 8010584:	20008a74 	.word	0x20008a74
 8010588:	20008a54 	.word	0x20008a54
 801058c:	08019368 	.word	0x08019368
 8010590:	08019748 	.word	0x08019748
 8010594:	080193b4 	.word	0x080193b4
 8010598:	08019784 	.word	0x08019784
 801059c:	20008a84 	.word	0x20008a84
 80105a0:	20008a81 	.word	0x20008a81
 80105a4:	080197a4 	.word	0x080197a4
            } else {
              recv_data = cseg->p;
 80105a8:	68bb      	ldr	r3, [r7, #8]
 80105aa:	685b      	ldr	r3, [r3, #4]
 80105ac:	4a70      	ldr	r2, [pc, #448]	@ (8010770 <tcp_receive+0xcf4>)
 80105ae:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80105b0:	68bb      	ldr	r3, [r7, #8]
 80105b2:	2200      	movs	r2, #0
 80105b4:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80105b6:	68bb      	ldr	r3, [r7, #8]
 80105b8:	68db      	ldr	r3, [r3, #12]
 80105ba:	899b      	ldrh	r3, [r3, #12]
 80105bc:	b29b      	uxth	r3, r3
 80105be:	4618      	mov	r0, r3
 80105c0:	f7fa fe20 	bl	800b204 <lwip_htons>
 80105c4:	4603      	mov	r3, r0
 80105c6:	b2db      	uxtb	r3, r3
 80105c8:	f003 0301 	and.w	r3, r3, #1
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d00d      	beq.n	80105ec <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80105d0:	4b68      	ldr	r3, [pc, #416]	@ (8010774 <tcp_receive+0xcf8>)
 80105d2:	781b      	ldrb	r3, [r3, #0]
 80105d4:	f043 0320 	orr.w	r3, r3, #32
 80105d8:	b2da      	uxtb	r2, r3
 80105da:	4b66      	ldr	r3, [pc, #408]	@ (8010774 <tcp_receive+0xcf8>)
 80105dc:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	7d1b      	ldrb	r3, [r3, #20]
 80105e2:	2b04      	cmp	r3, #4
 80105e4:	d102      	bne.n	80105ec <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	2207      	movs	r2, #7
 80105ea:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80105ec:	68bb      	ldr	r3, [r7, #8]
 80105ee:	681a      	ldr	r2, [r3, #0]
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 80105f4:	68b8      	ldr	r0, [r7, #8]
 80105f6:	f7fd fbd4 	bl	800dda2 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d008      	beq.n	8010614 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010606:	68db      	ldr	r3, [r3, #12]
 8010608:	685a      	ldr	r2, [r3, #4]
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801060e:	429a      	cmp	r2, r3
 8010610:	f43f af43 	beq.w	801049a <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	8b5b      	ldrh	r3, [r3, #26]
 8010618:	f003 0301 	and.w	r3, r3, #1
 801061c:	2b00      	cmp	r3, #0
 801061e:	d00e      	beq.n	801063e <tcp_receive+0xbc2>
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	8b5b      	ldrh	r3, [r3, #26]
 8010624:	f023 0301 	bic.w	r3, r3, #1
 8010628:	b29a      	uxth	r2, r3
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	835a      	strh	r2, [r3, #26]
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	8b5b      	ldrh	r3, [r3, #26]
 8010632:	f043 0302 	orr.w	r3, r3, #2
 8010636:	b29a      	uxth	r2, r3
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801063c:	e187      	b.n	801094e <tcp_receive+0xed2>
        tcp_ack(pcb);
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	8b5b      	ldrh	r3, [r3, #26]
 8010642:	f043 0301 	orr.w	r3, r3, #1
 8010646:	b29a      	uxth	r2, r3
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801064c:	e17f      	b.n	801094e <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010652:	2b00      	cmp	r3, #0
 8010654:	d106      	bne.n	8010664 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8010656:	4848      	ldr	r0, [pc, #288]	@ (8010778 <tcp_receive+0xcfc>)
 8010658:	f7fd fbbc 	bl	800ddd4 <tcp_seg_copy>
 801065c:	4602      	mov	r2, r0
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	675a      	str	r2, [r3, #116]	@ 0x74
 8010662:	e16c      	b.n	801093e <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8010664:	2300      	movs	r3, #0
 8010666:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801066c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801066e:	e156      	b.n	801091e <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8010670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010672:	68db      	ldr	r3, [r3, #12]
 8010674:	685a      	ldr	r2, [r3, #4]
 8010676:	4b41      	ldr	r3, [pc, #260]	@ (801077c <tcp_receive+0xd00>)
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	429a      	cmp	r2, r3
 801067c:	d11d      	bne.n	80106ba <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801067e:	4b3e      	ldr	r3, [pc, #248]	@ (8010778 <tcp_receive+0xcfc>)
 8010680:	891a      	ldrh	r2, [r3, #8]
 8010682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010684:	891b      	ldrh	r3, [r3, #8]
 8010686:	429a      	cmp	r2, r3
 8010688:	f240 814e 	bls.w	8010928 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801068c:	483a      	ldr	r0, [pc, #232]	@ (8010778 <tcp_receive+0xcfc>)
 801068e:	f7fd fba1 	bl	800ddd4 <tcp_seg_copy>
 8010692:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8010694:	697b      	ldr	r3, [r7, #20]
 8010696:	2b00      	cmp	r3, #0
 8010698:	f000 8148 	beq.w	801092c <tcp_receive+0xeb0>
                  if (prev != NULL) {
 801069c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d003      	beq.n	80106aa <tcp_receive+0xc2e>
                    prev->next = cseg;
 80106a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106a4:	697a      	ldr	r2, [r7, #20]
 80106a6:	601a      	str	r2, [r3, #0]
 80106a8:	e002      	b.n	80106b0 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	697a      	ldr	r2, [r7, #20]
 80106ae:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80106b0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80106b2:	6978      	ldr	r0, [r7, #20]
 80106b4:	f7ff f8de 	bl	800f874 <tcp_oos_insert_segment>
                }
                break;
 80106b8:	e138      	b.n	801092c <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80106ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d117      	bne.n	80106f0 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80106c0:	4b2e      	ldr	r3, [pc, #184]	@ (801077c <tcp_receive+0xd00>)
 80106c2:	681a      	ldr	r2, [r3, #0]
 80106c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106c6:	68db      	ldr	r3, [r3, #12]
 80106c8:	685b      	ldr	r3, [r3, #4]
 80106ca:	1ad3      	subs	r3, r2, r3
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	da57      	bge.n	8010780 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80106d0:	4829      	ldr	r0, [pc, #164]	@ (8010778 <tcp_receive+0xcfc>)
 80106d2:	f7fd fb7f 	bl	800ddd4 <tcp_seg_copy>
 80106d6:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80106d8:	69bb      	ldr	r3, [r7, #24]
 80106da:	2b00      	cmp	r3, #0
 80106dc:	f000 8128 	beq.w	8010930 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	69ba      	ldr	r2, [r7, #24]
 80106e4:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 80106e6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80106e8:	69b8      	ldr	r0, [r7, #24]
 80106ea:	f7ff f8c3 	bl	800f874 <tcp_oos_insert_segment>
                  }
                  break;
 80106ee:	e11f      	b.n	8010930 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80106f0:	4b22      	ldr	r3, [pc, #136]	@ (801077c <tcp_receive+0xd00>)
 80106f2:	681a      	ldr	r2, [r3, #0]
 80106f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106f6:	68db      	ldr	r3, [r3, #12]
 80106f8:	685b      	ldr	r3, [r3, #4]
 80106fa:	1ad3      	subs	r3, r2, r3
 80106fc:	3b01      	subs	r3, #1
 80106fe:	2b00      	cmp	r3, #0
 8010700:	db3e      	blt.n	8010780 <tcp_receive+0xd04>
 8010702:	4b1e      	ldr	r3, [pc, #120]	@ (801077c <tcp_receive+0xd00>)
 8010704:	681a      	ldr	r2, [r3, #0]
 8010706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010708:	68db      	ldr	r3, [r3, #12]
 801070a:	685b      	ldr	r3, [r3, #4]
 801070c:	1ad3      	subs	r3, r2, r3
 801070e:	3301      	adds	r3, #1
 8010710:	2b00      	cmp	r3, #0
 8010712:	dc35      	bgt.n	8010780 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010714:	4818      	ldr	r0, [pc, #96]	@ (8010778 <tcp_receive+0xcfc>)
 8010716:	f7fd fb5d 	bl	800ddd4 <tcp_seg_copy>
 801071a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801071c:	69fb      	ldr	r3, [r7, #28]
 801071e:	2b00      	cmp	r3, #0
 8010720:	f000 8108 	beq.w	8010934 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8010724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010726:	68db      	ldr	r3, [r3, #12]
 8010728:	685b      	ldr	r3, [r3, #4]
 801072a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801072c:	8912      	ldrh	r2, [r2, #8]
 801072e:	441a      	add	r2, r3
 8010730:	4b12      	ldr	r3, [pc, #72]	@ (801077c <tcp_receive+0xd00>)
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	1ad3      	subs	r3, r2, r3
 8010736:	2b00      	cmp	r3, #0
 8010738:	dd12      	ble.n	8010760 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801073a:	4b10      	ldr	r3, [pc, #64]	@ (801077c <tcp_receive+0xd00>)
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	b29a      	uxth	r2, r3
 8010740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010742:	68db      	ldr	r3, [r3, #12]
 8010744:	685b      	ldr	r3, [r3, #4]
 8010746:	b29b      	uxth	r3, r3
 8010748:	1ad3      	subs	r3, r2, r3
 801074a:	b29a      	uxth	r2, r3
 801074c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801074e:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8010750:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010752:	685a      	ldr	r2, [r3, #4]
 8010754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010756:	891b      	ldrh	r3, [r3, #8]
 8010758:	4619      	mov	r1, r3
 801075a:	4610      	mov	r0, r2
 801075c:	f7fb ff26 	bl	800c5ac <pbuf_realloc>
                    }
                    prev->next = cseg;
 8010760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010762:	69fa      	ldr	r2, [r7, #28]
 8010764:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8010766:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010768:	69f8      	ldr	r0, [r7, #28]
 801076a:	f7ff f883 	bl	800f874 <tcp_oos_insert_segment>
                  }
                  break;
 801076e:	e0e1      	b.n	8010934 <tcp_receive+0xeb8>
 8010770:	20008a84 	.word	0x20008a84
 8010774:	20008a81 	.word	0x20008a81
 8010778:	20008a54 	.word	0x20008a54
 801077c:	20008a74 	.word	0x20008a74
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8010780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010782:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8010784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	2b00      	cmp	r3, #0
 801078a:	f040 80c5 	bne.w	8010918 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801078e:	4b7f      	ldr	r3, [pc, #508]	@ (801098c <tcp_receive+0xf10>)
 8010790:	681a      	ldr	r2, [r3, #0]
 8010792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010794:	68db      	ldr	r3, [r3, #12]
 8010796:	685b      	ldr	r3, [r3, #4]
 8010798:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801079a:	2b00      	cmp	r3, #0
 801079c:	f340 80bc 	ble.w	8010918 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80107a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107a2:	68db      	ldr	r3, [r3, #12]
 80107a4:	899b      	ldrh	r3, [r3, #12]
 80107a6:	b29b      	uxth	r3, r3
 80107a8:	4618      	mov	r0, r3
 80107aa:	f7fa fd2b 	bl	800b204 <lwip_htons>
 80107ae:	4603      	mov	r3, r0
 80107b0:	b2db      	uxtb	r3, r3
 80107b2:	f003 0301 	and.w	r3, r3, #1
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	f040 80be 	bne.w	8010938 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80107bc:	4874      	ldr	r0, [pc, #464]	@ (8010990 <tcp_receive+0xf14>)
 80107be:	f7fd fb09 	bl	800ddd4 <tcp_seg_copy>
 80107c2:	4602      	mov	r2, r0
 80107c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107c6:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80107c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	f000 80b5 	beq.w	801093c <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80107d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107d4:	68db      	ldr	r3, [r3, #12]
 80107d6:	685b      	ldr	r3, [r3, #4]
 80107d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80107da:	8912      	ldrh	r2, [r2, #8]
 80107dc:	441a      	add	r2, r3
 80107de:	4b6b      	ldr	r3, [pc, #428]	@ (801098c <tcp_receive+0xf10>)
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	1ad3      	subs	r3, r2, r3
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	dd12      	ble.n	801080e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80107e8:	4b68      	ldr	r3, [pc, #416]	@ (801098c <tcp_receive+0xf10>)
 80107ea:	681b      	ldr	r3, [r3, #0]
 80107ec:	b29a      	uxth	r2, r3
 80107ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107f0:	68db      	ldr	r3, [r3, #12]
 80107f2:	685b      	ldr	r3, [r3, #4]
 80107f4:	b29b      	uxth	r3, r3
 80107f6:	1ad3      	subs	r3, r2, r3
 80107f8:	b29a      	uxth	r2, r3
 80107fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107fc:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80107fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010800:	685a      	ldr	r2, [r3, #4]
 8010802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010804:	891b      	ldrh	r3, [r3, #8]
 8010806:	4619      	mov	r1, r3
 8010808:	4610      	mov	r0, r2
 801080a:	f7fb fecf 	bl	800c5ac <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801080e:	4b61      	ldr	r3, [pc, #388]	@ (8010994 <tcp_receive+0xf18>)
 8010810:	881b      	ldrh	r3, [r3, #0]
 8010812:	461a      	mov	r2, r3
 8010814:	4b5d      	ldr	r3, [pc, #372]	@ (801098c <tcp_receive+0xf10>)
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	441a      	add	r2, r3
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801081e:	6879      	ldr	r1, [r7, #4]
 8010820:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010822:	440b      	add	r3, r1
 8010824:	1ad3      	subs	r3, r2, r3
 8010826:	2b00      	cmp	r3, #0
 8010828:	f340 8088 	ble.w	801093c <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801082c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801082e:	681b      	ldr	r3, [r3, #0]
 8010830:	68db      	ldr	r3, [r3, #12]
 8010832:	899b      	ldrh	r3, [r3, #12]
 8010834:	b29b      	uxth	r3, r3
 8010836:	4618      	mov	r0, r3
 8010838:	f7fa fce4 	bl	800b204 <lwip_htons>
 801083c:	4603      	mov	r3, r0
 801083e:	b2db      	uxtb	r3, r3
 8010840:	f003 0301 	and.w	r3, r3, #1
 8010844:	2b00      	cmp	r3, #0
 8010846:	d021      	beq.n	801088c <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8010848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	68db      	ldr	r3, [r3, #12]
 801084e:	899b      	ldrh	r3, [r3, #12]
 8010850:	b29b      	uxth	r3, r3
 8010852:	b21b      	sxth	r3, r3
 8010854:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8010858:	b21c      	sxth	r4, r3
 801085a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	68db      	ldr	r3, [r3, #12]
 8010860:	899b      	ldrh	r3, [r3, #12]
 8010862:	b29b      	uxth	r3, r3
 8010864:	4618      	mov	r0, r3
 8010866:	f7fa fccd 	bl	800b204 <lwip_htons>
 801086a:	4603      	mov	r3, r0
 801086c:	b2db      	uxtb	r3, r3
 801086e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8010872:	b29b      	uxth	r3, r3
 8010874:	4618      	mov	r0, r3
 8010876:	f7fa fcc5 	bl	800b204 <lwip_htons>
 801087a:	4603      	mov	r3, r0
 801087c:	b21b      	sxth	r3, r3
 801087e:	4323      	orrs	r3, r4
 8010880:	b21a      	sxth	r2, r3
 8010882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010884:	681b      	ldr	r3, [r3, #0]
 8010886:	68db      	ldr	r3, [r3, #12]
 8010888:	b292      	uxth	r2, r2
 801088a:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010890:	b29a      	uxth	r2, r3
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010896:	4413      	add	r3, r2
 8010898:	b299      	uxth	r1, r3
 801089a:	4b3c      	ldr	r3, [pc, #240]	@ (801098c <tcp_receive+0xf10>)
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	b29a      	uxth	r2, r3
 80108a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	1a8a      	subs	r2, r1, r2
 80108a6:	b292      	uxth	r2, r2
 80108a8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80108aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	685a      	ldr	r2, [r3, #4]
 80108b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	891b      	ldrh	r3, [r3, #8]
 80108b6:	4619      	mov	r1, r3
 80108b8:	4610      	mov	r0, r2
 80108ba:	f7fb fe77 	bl	800c5ac <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80108be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	891c      	ldrh	r4, [r3, #8]
 80108c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	68db      	ldr	r3, [r3, #12]
 80108ca:	899b      	ldrh	r3, [r3, #12]
 80108cc:	b29b      	uxth	r3, r3
 80108ce:	4618      	mov	r0, r3
 80108d0:	f7fa fc98 	bl	800b204 <lwip_htons>
 80108d4:	4603      	mov	r3, r0
 80108d6:	b2db      	uxtb	r3, r3
 80108d8:	f003 0303 	and.w	r3, r3, #3
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d001      	beq.n	80108e4 <tcp_receive+0xe68>
 80108e0:	2301      	movs	r3, #1
 80108e2:	e000      	b.n	80108e6 <tcp_receive+0xe6a>
 80108e4:	2300      	movs	r3, #0
 80108e6:	4423      	add	r3, r4
 80108e8:	b29a      	uxth	r2, r3
 80108ea:	4b2a      	ldr	r3, [pc, #168]	@ (8010994 <tcp_receive+0xf18>)
 80108ec:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80108ee:	4b29      	ldr	r3, [pc, #164]	@ (8010994 <tcp_receive+0xf18>)
 80108f0:	881b      	ldrh	r3, [r3, #0]
 80108f2:	461a      	mov	r2, r3
 80108f4:	4b25      	ldr	r3, [pc, #148]	@ (801098c <tcp_receive+0xf10>)
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	441a      	add	r2, r3
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108fe:	6879      	ldr	r1, [r7, #4]
 8010900:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010902:	440b      	add	r3, r1
 8010904:	429a      	cmp	r2, r3
 8010906:	d019      	beq.n	801093c <tcp_receive+0xec0>
 8010908:	4b23      	ldr	r3, [pc, #140]	@ (8010998 <tcp_receive+0xf1c>)
 801090a:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801090e:	4923      	ldr	r1, [pc, #140]	@ (801099c <tcp_receive+0xf20>)
 8010910:	4823      	ldr	r0, [pc, #140]	@ (80109a0 <tcp_receive+0xf24>)
 8010912:	f005 f811 	bl	8015938 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8010916:	e011      	b.n	801093c <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8010918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801091e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010920:	2b00      	cmp	r3, #0
 8010922:	f47f aea5 	bne.w	8010670 <tcp_receive+0xbf4>
 8010926:	e00a      	b.n	801093e <tcp_receive+0xec2>
                break;
 8010928:	bf00      	nop
 801092a:	e008      	b.n	801093e <tcp_receive+0xec2>
                break;
 801092c:	bf00      	nop
 801092e:	e006      	b.n	801093e <tcp_receive+0xec2>
                  break;
 8010930:	bf00      	nop
 8010932:	e004      	b.n	801093e <tcp_receive+0xec2>
                  break;
 8010934:	bf00      	nop
 8010936:	e002      	b.n	801093e <tcp_receive+0xec2>
                  break;
 8010938:	bf00      	nop
 801093a:	e000      	b.n	801093e <tcp_receive+0xec2>
                break;
 801093c:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801093e:	6878      	ldr	r0, [r7, #4]
 8010940:	f001 fa30 	bl	8011da4 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8010944:	e003      	b.n	801094e <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8010946:	6878      	ldr	r0, [r7, #4]
 8010948:	f001 fa2c 	bl	8011da4 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801094c:	e01a      	b.n	8010984 <tcp_receive+0xf08>
 801094e:	e019      	b.n	8010984 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8010950:	4b0e      	ldr	r3, [pc, #56]	@ (801098c <tcp_receive+0xf10>)
 8010952:	681a      	ldr	r2, [r3, #0]
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010958:	1ad3      	subs	r3, r2, r3
 801095a:	2b00      	cmp	r3, #0
 801095c:	db0a      	blt.n	8010974 <tcp_receive+0xef8>
 801095e:	4b0b      	ldr	r3, [pc, #44]	@ (801098c <tcp_receive+0xf10>)
 8010960:	681a      	ldr	r2, [r3, #0]
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010966:	6879      	ldr	r1, [r7, #4]
 8010968:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801096a:	440b      	add	r3, r1
 801096c:	1ad3      	subs	r3, r2, r3
 801096e:	3301      	adds	r3, #1
 8010970:	2b00      	cmp	r3, #0
 8010972:	dd07      	ble.n	8010984 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	8b5b      	ldrh	r3, [r3, #26]
 8010978:	f043 0302 	orr.w	r3, r3, #2
 801097c:	b29a      	uxth	r2, r3
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8010982:	e7ff      	b.n	8010984 <tcp_receive+0xf08>
 8010984:	bf00      	nop
 8010986:	3750      	adds	r7, #80	@ 0x50
 8010988:	46bd      	mov	sp, r7
 801098a:	bdb0      	pop	{r4, r5, r7, pc}
 801098c:	20008a74 	.word	0x20008a74
 8010990:	20008a54 	.word	0x20008a54
 8010994:	20008a7e 	.word	0x20008a7e
 8010998:	08019368 	.word	0x08019368
 801099c:	08019710 	.word	0x08019710
 80109a0:	080193b4 	.word	0x080193b4

080109a4 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80109a4:	b480      	push	{r7}
 80109a6:	b083      	sub	sp, #12
 80109a8:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80109aa:	4b15      	ldr	r3, [pc, #84]	@ (8010a00 <tcp_get_next_optbyte+0x5c>)
 80109ac:	881b      	ldrh	r3, [r3, #0]
 80109ae:	1c5a      	adds	r2, r3, #1
 80109b0:	b291      	uxth	r1, r2
 80109b2:	4a13      	ldr	r2, [pc, #76]	@ (8010a00 <tcp_get_next_optbyte+0x5c>)
 80109b4:	8011      	strh	r1, [r2, #0]
 80109b6:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80109b8:	4b12      	ldr	r3, [pc, #72]	@ (8010a04 <tcp_get_next_optbyte+0x60>)
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d004      	beq.n	80109ca <tcp_get_next_optbyte+0x26>
 80109c0:	4b11      	ldr	r3, [pc, #68]	@ (8010a08 <tcp_get_next_optbyte+0x64>)
 80109c2:	881b      	ldrh	r3, [r3, #0]
 80109c4:	88fa      	ldrh	r2, [r7, #6]
 80109c6:	429a      	cmp	r2, r3
 80109c8:	d208      	bcs.n	80109dc <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80109ca:	4b10      	ldr	r3, [pc, #64]	@ (8010a0c <tcp_get_next_optbyte+0x68>)
 80109cc:	681b      	ldr	r3, [r3, #0]
 80109ce:	3314      	adds	r3, #20
 80109d0:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80109d2:	88fb      	ldrh	r3, [r7, #6]
 80109d4:	683a      	ldr	r2, [r7, #0]
 80109d6:	4413      	add	r3, r2
 80109d8:	781b      	ldrb	r3, [r3, #0]
 80109da:	e00b      	b.n	80109f4 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80109dc:	88fb      	ldrh	r3, [r7, #6]
 80109de:	b2da      	uxtb	r2, r3
 80109e0:	4b09      	ldr	r3, [pc, #36]	@ (8010a08 <tcp_get_next_optbyte+0x64>)
 80109e2:	881b      	ldrh	r3, [r3, #0]
 80109e4:	b2db      	uxtb	r3, r3
 80109e6:	1ad3      	subs	r3, r2, r3
 80109e8:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80109ea:	4b06      	ldr	r3, [pc, #24]	@ (8010a04 <tcp_get_next_optbyte+0x60>)
 80109ec:	681a      	ldr	r2, [r3, #0]
 80109ee:	797b      	ldrb	r3, [r7, #5]
 80109f0:	4413      	add	r3, r2
 80109f2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80109f4:	4618      	mov	r0, r3
 80109f6:	370c      	adds	r7, #12
 80109f8:	46bd      	mov	sp, r7
 80109fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109fe:	4770      	bx	lr
 8010a00:	20008a70 	.word	0x20008a70
 8010a04:	20008a6c 	.word	0x20008a6c
 8010a08:	20008a6a 	.word	0x20008a6a
 8010a0c:	20008a64 	.word	0x20008a64

08010a10 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8010a10:	b580      	push	{r7, lr}
 8010a12:	b084      	sub	sp, #16
 8010a14:	af00      	add	r7, sp, #0
 8010a16:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d106      	bne.n	8010a2c <tcp_parseopt+0x1c>
 8010a1e:	4b32      	ldr	r3, [pc, #200]	@ (8010ae8 <tcp_parseopt+0xd8>)
 8010a20:	f240 727d 	movw	r2, #1917	@ 0x77d
 8010a24:	4931      	ldr	r1, [pc, #196]	@ (8010aec <tcp_parseopt+0xdc>)
 8010a26:	4832      	ldr	r0, [pc, #200]	@ (8010af0 <tcp_parseopt+0xe0>)
 8010a28:	f004 ff86 	bl	8015938 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8010a2c:	4b31      	ldr	r3, [pc, #196]	@ (8010af4 <tcp_parseopt+0xe4>)
 8010a2e:	881b      	ldrh	r3, [r3, #0]
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d056      	beq.n	8010ae2 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010a34:	4b30      	ldr	r3, [pc, #192]	@ (8010af8 <tcp_parseopt+0xe8>)
 8010a36:	2200      	movs	r2, #0
 8010a38:	801a      	strh	r2, [r3, #0]
 8010a3a:	e046      	b.n	8010aca <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8010a3c:	f7ff ffb2 	bl	80109a4 <tcp_get_next_optbyte>
 8010a40:	4603      	mov	r3, r0
 8010a42:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8010a44:	7bfb      	ldrb	r3, [r7, #15]
 8010a46:	2b02      	cmp	r3, #2
 8010a48:	d006      	beq.n	8010a58 <tcp_parseopt+0x48>
 8010a4a:	2b02      	cmp	r3, #2
 8010a4c:	dc2a      	bgt.n	8010aa4 <tcp_parseopt+0x94>
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d042      	beq.n	8010ad8 <tcp_parseopt+0xc8>
 8010a52:	2b01      	cmp	r3, #1
 8010a54:	d038      	beq.n	8010ac8 <tcp_parseopt+0xb8>
 8010a56:	e025      	b.n	8010aa4 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8010a58:	f7ff ffa4 	bl	80109a4 <tcp_get_next_optbyte>
 8010a5c:	4603      	mov	r3, r0
 8010a5e:	2b04      	cmp	r3, #4
 8010a60:	d13c      	bne.n	8010adc <tcp_parseopt+0xcc>
 8010a62:	4b25      	ldr	r3, [pc, #148]	@ (8010af8 <tcp_parseopt+0xe8>)
 8010a64:	881b      	ldrh	r3, [r3, #0]
 8010a66:	3301      	adds	r3, #1
 8010a68:	4a22      	ldr	r2, [pc, #136]	@ (8010af4 <tcp_parseopt+0xe4>)
 8010a6a:	8812      	ldrh	r2, [r2, #0]
 8010a6c:	4293      	cmp	r3, r2
 8010a6e:	da35      	bge.n	8010adc <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8010a70:	f7ff ff98 	bl	80109a4 <tcp_get_next_optbyte>
 8010a74:	4603      	mov	r3, r0
 8010a76:	021b      	lsls	r3, r3, #8
 8010a78:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8010a7a:	f7ff ff93 	bl	80109a4 <tcp_get_next_optbyte>
 8010a7e:	4603      	mov	r3, r0
 8010a80:	461a      	mov	r2, r3
 8010a82:	89bb      	ldrh	r3, [r7, #12]
 8010a84:	4313      	orrs	r3, r2
 8010a86:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8010a88:	89bb      	ldrh	r3, [r7, #12]
 8010a8a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8010a8e:	d804      	bhi.n	8010a9a <tcp_parseopt+0x8a>
 8010a90:	89bb      	ldrh	r3, [r7, #12]
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d001      	beq.n	8010a9a <tcp_parseopt+0x8a>
 8010a96:	89ba      	ldrh	r2, [r7, #12]
 8010a98:	e001      	b.n	8010a9e <tcp_parseopt+0x8e>
 8010a9a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8010aa2:	e012      	b.n	8010aca <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8010aa4:	f7ff ff7e 	bl	80109a4 <tcp_get_next_optbyte>
 8010aa8:	4603      	mov	r3, r0
 8010aaa:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8010aac:	7afb      	ldrb	r3, [r7, #11]
 8010aae:	2b01      	cmp	r3, #1
 8010ab0:	d916      	bls.n	8010ae0 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8010ab2:	7afb      	ldrb	r3, [r7, #11]
 8010ab4:	b29a      	uxth	r2, r3
 8010ab6:	4b10      	ldr	r3, [pc, #64]	@ (8010af8 <tcp_parseopt+0xe8>)
 8010ab8:	881b      	ldrh	r3, [r3, #0]
 8010aba:	4413      	add	r3, r2
 8010abc:	b29b      	uxth	r3, r3
 8010abe:	3b02      	subs	r3, #2
 8010ac0:	b29a      	uxth	r2, r3
 8010ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8010af8 <tcp_parseopt+0xe8>)
 8010ac4:	801a      	strh	r2, [r3, #0]
 8010ac6:	e000      	b.n	8010aca <tcp_parseopt+0xba>
          break;
 8010ac8:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010aca:	4b0b      	ldr	r3, [pc, #44]	@ (8010af8 <tcp_parseopt+0xe8>)
 8010acc:	881a      	ldrh	r2, [r3, #0]
 8010ace:	4b09      	ldr	r3, [pc, #36]	@ (8010af4 <tcp_parseopt+0xe4>)
 8010ad0:	881b      	ldrh	r3, [r3, #0]
 8010ad2:	429a      	cmp	r2, r3
 8010ad4:	d3b2      	bcc.n	8010a3c <tcp_parseopt+0x2c>
 8010ad6:	e004      	b.n	8010ae2 <tcp_parseopt+0xd2>
          return;
 8010ad8:	bf00      	nop
 8010ada:	e002      	b.n	8010ae2 <tcp_parseopt+0xd2>
            return;
 8010adc:	bf00      	nop
 8010ade:	e000      	b.n	8010ae2 <tcp_parseopt+0xd2>
            return;
 8010ae0:	bf00      	nop
      }
    }
  }
}
 8010ae2:	3710      	adds	r7, #16
 8010ae4:	46bd      	mov	sp, r7
 8010ae6:	bd80      	pop	{r7, pc}
 8010ae8:	08019368 	.word	0x08019368
 8010aec:	080197cc 	.word	0x080197cc
 8010af0:	080193b4 	.word	0x080193b4
 8010af4:	20008a68 	.word	0x20008a68
 8010af8:	20008a70 	.word	0x20008a70

08010afc <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8010afc:	b480      	push	{r7}
 8010afe:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8010b00:	4b05      	ldr	r3, [pc, #20]	@ (8010b18 <tcp_trigger_input_pcb_close+0x1c>)
 8010b02:	781b      	ldrb	r3, [r3, #0]
 8010b04:	f043 0310 	orr.w	r3, r3, #16
 8010b08:	b2da      	uxtb	r2, r3
 8010b0a:	4b03      	ldr	r3, [pc, #12]	@ (8010b18 <tcp_trigger_input_pcb_close+0x1c>)
 8010b0c:	701a      	strb	r2, [r3, #0]
}
 8010b0e:	bf00      	nop
 8010b10:	46bd      	mov	sp, r7
 8010b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b16:	4770      	bx	lr
 8010b18:	20008a81 	.word	0x20008a81

08010b1c <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8010b1c:	b580      	push	{r7, lr}
 8010b1e:	b084      	sub	sp, #16
 8010b20:	af00      	add	r7, sp, #0
 8010b22:	60f8      	str	r0, [r7, #12]
 8010b24:	60b9      	str	r1, [r7, #8]
 8010b26:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d00a      	beq.n	8010b44 <tcp_route+0x28>
 8010b2e:	68fb      	ldr	r3, [r7, #12]
 8010b30:	7a1b      	ldrb	r3, [r3, #8]
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d006      	beq.n	8010b44 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	7a1b      	ldrb	r3, [r3, #8]
 8010b3a:	4618      	mov	r0, r3
 8010b3c:	f7fb fb5c 	bl	800c1f8 <netif_get_by_index>
 8010b40:	4603      	mov	r3, r0
 8010b42:	e003      	b.n	8010b4c <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8010b44:	6878      	ldr	r0, [r7, #4]
 8010b46:	f002 ffb5 	bl	8013ab4 <ip4_route>
 8010b4a:	4603      	mov	r3, r0
  }
}
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	3710      	adds	r7, #16
 8010b50:	46bd      	mov	sp, r7
 8010b52:	bd80      	pop	{r7, pc}

08010b54 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8010b54:	b590      	push	{r4, r7, lr}
 8010b56:	b087      	sub	sp, #28
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	60f8      	str	r0, [r7, #12]
 8010b5c:	60b9      	str	r1, [r7, #8]
 8010b5e:	603b      	str	r3, [r7, #0]
 8010b60:	4613      	mov	r3, r2
 8010b62:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d105      	bne.n	8010b76 <tcp_create_segment+0x22>
 8010b6a:	4b43      	ldr	r3, [pc, #268]	@ (8010c78 <tcp_create_segment+0x124>)
 8010b6c:	22a3      	movs	r2, #163	@ 0xa3
 8010b6e:	4943      	ldr	r1, [pc, #268]	@ (8010c7c <tcp_create_segment+0x128>)
 8010b70:	4843      	ldr	r0, [pc, #268]	@ (8010c80 <tcp_create_segment+0x12c>)
 8010b72:	f004 fee1 	bl	8015938 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8010b76:	68bb      	ldr	r3, [r7, #8]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d105      	bne.n	8010b88 <tcp_create_segment+0x34>
 8010b7c:	4b3e      	ldr	r3, [pc, #248]	@ (8010c78 <tcp_create_segment+0x124>)
 8010b7e:	22a4      	movs	r2, #164	@ 0xa4
 8010b80:	4940      	ldr	r1, [pc, #256]	@ (8010c84 <tcp_create_segment+0x130>)
 8010b82:	483f      	ldr	r0, [pc, #252]	@ (8010c80 <tcp_create_segment+0x12c>)
 8010b84:	f004 fed8 	bl	8015938 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010b88:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010b8c:	009b      	lsls	r3, r3, #2
 8010b8e:	b2db      	uxtb	r3, r3
 8010b90:	f003 0304 	and.w	r3, r3, #4
 8010b94:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8010b96:	2003      	movs	r0, #3
 8010b98:	f7fa ffa8 	bl	800baec <memp_malloc>
 8010b9c:	6138      	str	r0, [r7, #16]
 8010b9e:	693b      	ldr	r3, [r7, #16]
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d104      	bne.n	8010bae <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8010ba4:	68b8      	ldr	r0, [r7, #8]
 8010ba6:	f7fb fe87 	bl	800c8b8 <pbuf_free>
    return NULL;
 8010baa:	2300      	movs	r3, #0
 8010bac:	e060      	b.n	8010c70 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8010bae:	693b      	ldr	r3, [r7, #16]
 8010bb0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8010bb4:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8010bb6:	693b      	ldr	r3, [r7, #16]
 8010bb8:	2200      	movs	r2, #0
 8010bba:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8010bbc:	693b      	ldr	r3, [r7, #16]
 8010bbe:	68ba      	ldr	r2, [r7, #8]
 8010bc0:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8010bc2:	68bb      	ldr	r3, [r7, #8]
 8010bc4:	891a      	ldrh	r2, [r3, #8]
 8010bc6:	7dfb      	ldrb	r3, [r7, #23]
 8010bc8:	b29b      	uxth	r3, r3
 8010bca:	429a      	cmp	r2, r3
 8010bcc:	d205      	bcs.n	8010bda <tcp_create_segment+0x86>
 8010bce:	4b2a      	ldr	r3, [pc, #168]	@ (8010c78 <tcp_create_segment+0x124>)
 8010bd0:	22b0      	movs	r2, #176	@ 0xb0
 8010bd2:	492d      	ldr	r1, [pc, #180]	@ (8010c88 <tcp_create_segment+0x134>)
 8010bd4:	482a      	ldr	r0, [pc, #168]	@ (8010c80 <tcp_create_segment+0x12c>)
 8010bd6:	f004 feaf 	bl	8015938 <iprintf>
  seg->len = p->tot_len - optlen;
 8010bda:	68bb      	ldr	r3, [r7, #8]
 8010bdc:	891a      	ldrh	r2, [r3, #8]
 8010bde:	7dfb      	ldrb	r3, [r7, #23]
 8010be0:	b29b      	uxth	r3, r3
 8010be2:	1ad3      	subs	r3, r2, r3
 8010be4:	b29a      	uxth	r2, r3
 8010be6:	693b      	ldr	r3, [r7, #16]
 8010be8:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8010bea:	2114      	movs	r1, #20
 8010bec:	68b8      	ldr	r0, [r7, #8]
 8010bee:	f7fb fdcd 	bl	800c78c <pbuf_add_header>
 8010bf2:	4603      	mov	r3, r0
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d004      	beq.n	8010c02 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8010bf8:	6938      	ldr	r0, [r7, #16]
 8010bfa:	f7fd f8d2 	bl	800dda2 <tcp_seg_free>
    return NULL;
 8010bfe:	2300      	movs	r3, #0
 8010c00:	e036      	b.n	8010c70 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8010c02:	693b      	ldr	r3, [r7, #16]
 8010c04:	685b      	ldr	r3, [r3, #4]
 8010c06:	685a      	ldr	r2, [r3, #4]
 8010c08:	693b      	ldr	r3, [r7, #16]
 8010c0a:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	8ada      	ldrh	r2, [r3, #22]
 8010c10:	693b      	ldr	r3, [r7, #16]
 8010c12:	68dc      	ldr	r4, [r3, #12]
 8010c14:	4610      	mov	r0, r2
 8010c16:	f7fa faf5 	bl	800b204 <lwip_htons>
 8010c1a:	4603      	mov	r3, r0
 8010c1c:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	8b1a      	ldrh	r2, [r3, #24]
 8010c22:	693b      	ldr	r3, [r7, #16]
 8010c24:	68dc      	ldr	r4, [r3, #12]
 8010c26:	4610      	mov	r0, r2
 8010c28:	f7fa faec 	bl	800b204 <lwip_htons>
 8010c2c:	4603      	mov	r3, r0
 8010c2e:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8010c30:	693b      	ldr	r3, [r7, #16]
 8010c32:	68dc      	ldr	r4, [r3, #12]
 8010c34:	6838      	ldr	r0, [r7, #0]
 8010c36:	f7fa fafb 	bl	800b230 <lwip_htonl>
 8010c3a:	4603      	mov	r3, r0
 8010c3c:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8010c3e:	7dfb      	ldrb	r3, [r7, #23]
 8010c40:	089b      	lsrs	r3, r3, #2
 8010c42:	b2db      	uxtb	r3, r3
 8010c44:	3305      	adds	r3, #5
 8010c46:	b29b      	uxth	r3, r3
 8010c48:	031b      	lsls	r3, r3, #12
 8010c4a:	b29a      	uxth	r2, r3
 8010c4c:	79fb      	ldrb	r3, [r7, #7]
 8010c4e:	b29b      	uxth	r3, r3
 8010c50:	4313      	orrs	r3, r2
 8010c52:	b29a      	uxth	r2, r3
 8010c54:	693b      	ldr	r3, [r7, #16]
 8010c56:	68dc      	ldr	r4, [r3, #12]
 8010c58:	4610      	mov	r0, r2
 8010c5a:	f7fa fad3 	bl	800b204 <lwip_htons>
 8010c5e:	4603      	mov	r3, r0
 8010c60:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8010c62:	693b      	ldr	r3, [r7, #16]
 8010c64:	68db      	ldr	r3, [r3, #12]
 8010c66:	2200      	movs	r2, #0
 8010c68:	749a      	strb	r2, [r3, #18]
 8010c6a:	2200      	movs	r2, #0
 8010c6c:	74da      	strb	r2, [r3, #19]
  return seg;
 8010c6e:	693b      	ldr	r3, [r7, #16]
}
 8010c70:	4618      	mov	r0, r3
 8010c72:	371c      	adds	r7, #28
 8010c74:	46bd      	mov	sp, r7
 8010c76:	bd90      	pop	{r4, r7, pc}
 8010c78:	080197e8 	.word	0x080197e8
 8010c7c:	0801981c 	.word	0x0801981c
 8010c80:	0801983c 	.word	0x0801983c
 8010c84:	08019864 	.word	0x08019864
 8010c88:	08019888 	.word	0x08019888

08010c8c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8010c8c:	b590      	push	{r4, r7, lr}
 8010c8e:	b08b      	sub	sp, #44	@ 0x2c
 8010c90:	af02      	add	r7, sp, #8
 8010c92:	6078      	str	r0, [r7, #4]
 8010c94:	460b      	mov	r3, r1
 8010c96:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8010c98:	2300      	movs	r3, #0
 8010c9a:	61fb      	str	r3, [r7, #28]
 8010c9c:	2300      	movs	r3, #0
 8010c9e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8010ca0:	2300      	movs	r3, #0
 8010ca2:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d106      	bne.n	8010cb8 <tcp_split_unsent_seg+0x2c>
 8010caa:	4b95      	ldr	r3, [pc, #596]	@ (8010f00 <tcp_split_unsent_seg+0x274>)
 8010cac:	f240 324b 	movw	r2, #843	@ 0x34b
 8010cb0:	4994      	ldr	r1, [pc, #592]	@ (8010f04 <tcp_split_unsent_seg+0x278>)
 8010cb2:	4895      	ldr	r0, [pc, #596]	@ (8010f08 <tcp_split_unsent_seg+0x27c>)
 8010cb4:	f004 fe40 	bl	8015938 <iprintf>

  useg = pcb->unsent;
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010cbc:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8010cbe:	697b      	ldr	r3, [r7, #20]
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d102      	bne.n	8010cca <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8010cc4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010cc8:	e116      	b.n	8010ef8 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8010cca:	887b      	ldrh	r3, [r7, #2]
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d109      	bne.n	8010ce4 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8010cd0:	4b8b      	ldr	r3, [pc, #556]	@ (8010f00 <tcp_split_unsent_seg+0x274>)
 8010cd2:	f240 3253 	movw	r2, #851	@ 0x353
 8010cd6:	498d      	ldr	r1, [pc, #564]	@ (8010f0c <tcp_split_unsent_seg+0x280>)
 8010cd8:	488b      	ldr	r0, [pc, #556]	@ (8010f08 <tcp_split_unsent_seg+0x27c>)
 8010cda:	f004 fe2d 	bl	8015938 <iprintf>
    return ERR_VAL;
 8010cde:	f06f 0305 	mvn.w	r3, #5
 8010ce2:	e109      	b.n	8010ef8 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8010ce4:	697b      	ldr	r3, [r7, #20]
 8010ce6:	891b      	ldrh	r3, [r3, #8]
 8010ce8:	887a      	ldrh	r2, [r7, #2]
 8010cea:	429a      	cmp	r2, r3
 8010cec:	d301      	bcc.n	8010cf2 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8010cee:	2300      	movs	r3, #0
 8010cf0:	e102      	b.n	8010ef8 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010cf6:	887a      	ldrh	r2, [r7, #2]
 8010cf8:	429a      	cmp	r2, r3
 8010cfa:	d906      	bls.n	8010d0a <tcp_split_unsent_seg+0x7e>
 8010cfc:	4b80      	ldr	r3, [pc, #512]	@ (8010f00 <tcp_split_unsent_seg+0x274>)
 8010cfe:	f240 325b 	movw	r2, #859	@ 0x35b
 8010d02:	4983      	ldr	r1, [pc, #524]	@ (8010f10 <tcp_split_unsent_seg+0x284>)
 8010d04:	4880      	ldr	r0, [pc, #512]	@ (8010f08 <tcp_split_unsent_seg+0x27c>)
 8010d06:	f004 fe17 	bl	8015938 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8010d0a:	697b      	ldr	r3, [r7, #20]
 8010d0c:	891b      	ldrh	r3, [r3, #8]
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d106      	bne.n	8010d20 <tcp_split_unsent_seg+0x94>
 8010d12:	4b7b      	ldr	r3, [pc, #492]	@ (8010f00 <tcp_split_unsent_seg+0x274>)
 8010d14:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8010d18:	497e      	ldr	r1, [pc, #504]	@ (8010f14 <tcp_split_unsent_seg+0x288>)
 8010d1a:	487b      	ldr	r0, [pc, #492]	@ (8010f08 <tcp_split_unsent_seg+0x27c>)
 8010d1c:	f004 fe0c 	bl	8015938 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8010d20:	697b      	ldr	r3, [r7, #20]
 8010d22:	7a9b      	ldrb	r3, [r3, #10]
 8010d24:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8010d26:	7bfb      	ldrb	r3, [r7, #15]
 8010d28:	009b      	lsls	r3, r3, #2
 8010d2a:	b2db      	uxtb	r3, r3
 8010d2c:	f003 0304 	and.w	r3, r3, #4
 8010d30:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8010d32:	697b      	ldr	r3, [r7, #20]
 8010d34:	891a      	ldrh	r2, [r3, #8]
 8010d36:	887b      	ldrh	r3, [r7, #2]
 8010d38:	1ad3      	subs	r3, r2, r3
 8010d3a:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8010d3c:	7bbb      	ldrb	r3, [r7, #14]
 8010d3e:	b29a      	uxth	r2, r3
 8010d40:	89bb      	ldrh	r3, [r7, #12]
 8010d42:	4413      	add	r3, r2
 8010d44:	b29b      	uxth	r3, r3
 8010d46:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010d4a:	4619      	mov	r1, r3
 8010d4c:	2036      	movs	r0, #54	@ 0x36
 8010d4e:	f7fb facf 	bl	800c2f0 <pbuf_alloc>
 8010d52:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010d54:	693b      	ldr	r3, [r7, #16]
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	f000 80b7 	beq.w	8010eca <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8010d5c:	697b      	ldr	r3, [r7, #20]
 8010d5e:	685b      	ldr	r3, [r3, #4]
 8010d60:	891a      	ldrh	r2, [r3, #8]
 8010d62:	697b      	ldr	r3, [r7, #20]
 8010d64:	891b      	ldrh	r3, [r3, #8]
 8010d66:	1ad3      	subs	r3, r2, r3
 8010d68:	b29a      	uxth	r2, r3
 8010d6a:	887b      	ldrh	r3, [r7, #2]
 8010d6c:	4413      	add	r3, r2
 8010d6e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8010d70:	697b      	ldr	r3, [r7, #20]
 8010d72:	6858      	ldr	r0, [r3, #4]
 8010d74:	693b      	ldr	r3, [r7, #16]
 8010d76:	685a      	ldr	r2, [r3, #4]
 8010d78:	7bbb      	ldrb	r3, [r7, #14]
 8010d7a:	18d1      	adds	r1, r2, r3
 8010d7c:	897b      	ldrh	r3, [r7, #10]
 8010d7e:	89ba      	ldrh	r2, [r7, #12]
 8010d80:	f7fb ff84 	bl	800cc8c <pbuf_copy_partial>
 8010d84:	4603      	mov	r3, r0
 8010d86:	461a      	mov	r2, r3
 8010d88:	89bb      	ldrh	r3, [r7, #12]
 8010d8a:	4293      	cmp	r3, r2
 8010d8c:	f040 809f 	bne.w	8010ece <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8010d90:	697b      	ldr	r3, [r7, #20]
 8010d92:	68db      	ldr	r3, [r3, #12]
 8010d94:	899b      	ldrh	r3, [r3, #12]
 8010d96:	b29b      	uxth	r3, r3
 8010d98:	4618      	mov	r0, r3
 8010d9a:	f7fa fa33 	bl	800b204 <lwip_htons>
 8010d9e:	4603      	mov	r3, r0
 8010da0:	b2db      	uxtb	r3, r3
 8010da2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010da6:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8010da8:	2300      	movs	r3, #0
 8010daa:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8010dac:	7efb      	ldrb	r3, [r7, #27]
 8010dae:	f003 0308 	and.w	r3, r3, #8
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d007      	beq.n	8010dc6 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8010db6:	7efb      	ldrb	r3, [r7, #27]
 8010db8:	f023 0308 	bic.w	r3, r3, #8
 8010dbc:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8010dbe:	7ebb      	ldrb	r3, [r7, #26]
 8010dc0:	f043 0308 	orr.w	r3, r3, #8
 8010dc4:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8010dc6:	7efb      	ldrb	r3, [r7, #27]
 8010dc8:	f003 0301 	and.w	r3, r3, #1
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d007      	beq.n	8010de0 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8010dd0:	7efb      	ldrb	r3, [r7, #27]
 8010dd2:	f023 0301 	bic.w	r3, r3, #1
 8010dd6:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8010dd8:	7ebb      	ldrb	r3, [r7, #26]
 8010dda:	f043 0301 	orr.w	r3, r3, #1
 8010dde:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8010de0:	697b      	ldr	r3, [r7, #20]
 8010de2:	68db      	ldr	r3, [r3, #12]
 8010de4:	685b      	ldr	r3, [r3, #4]
 8010de6:	4618      	mov	r0, r3
 8010de8:	f7fa fa22 	bl	800b230 <lwip_htonl>
 8010dec:	4602      	mov	r2, r0
 8010dee:	887b      	ldrh	r3, [r7, #2]
 8010df0:	18d1      	adds	r1, r2, r3
 8010df2:	7eba      	ldrb	r2, [r7, #26]
 8010df4:	7bfb      	ldrb	r3, [r7, #15]
 8010df6:	9300      	str	r3, [sp, #0]
 8010df8:	460b      	mov	r3, r1
 8010dfa:	6939      	ldr	r1, [r7, #16]
 8010dfc:	6878      	ldr	r0, [r7, #4]
 8010dfe:	f7ff fea9 	bl	8010b54 <tcp_create_segment>
 8010e02:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8010e04:	69fb      	ldr	r3, [r7, #28]
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d063      	beq.n	8010ed2 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8010e0a:	697b      	ldr	r3, [r7, #20]
 8010e0c:	685b      	ldr	r3, [r3, #4]
 8010e0e:	4618      	mov	r0, r3
 8010e10:	f7fb fdda 	bl	800c9c8 <pbuf_clen>
 8010e14:	4603      	mov	r3, r0
 8010e16:	461a      	mov	r2, r3
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010e1e:	1a9b      	subs	r3, r3, r2
 8010e20:	b29a      	uxth	r2, r3
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8010e28:	697b      	ldr	r3, [r7, #20]
 8010e2a:	6858      	ldr	r0, [r3, #4]
 8010e2c:	697b      	ldr	r3, [r7, #20]
 8010e2e:	685b      	ldr	r3, [r3, #4]
 8010e30:	891a      	ldrh	r2, [r3, #8]
 8010e32:	89bb      	ldrh	r3, [r7, #12]
 8010e34:	1ad3      	subs	r3, r2, r3
 8010e36:	b29b      	uxth	r3, r3
 8010e38:	4619      	mov	r1, r3
 8010e3a:	f7fb fbb7 	bl	800c5ac <pbuf_realloc>
  useg->len -= remainder;
 8010e3e:	697b      	ldr	r3, [r7, #20]
 8010e40:	891a      	ldrh	r2, [r3, #8]
 8010e42:	89bb      	ldrh	r3, [r7, #12]
 8010e44:	1ad3      	subs	r3, r2, r3
 8010e46:	b29a      	uxth	r2, r3
 8010e48:	697b      	ldr	r3, [r7, #20]
 8010e4a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8010e4c:	697b      	ldr	r3, [r7, #20]
 8010e4e:	68db      	ldr	r3, [r3, #12]
 8010e50:	899b      	ldrh	r3, [r3, #12]
 8010e52:	b29c      	uxth	r4, r3
 8010e54:	7efb      	ldrb	r3, [r7, #27]
 8010e56:	b29b      	uxth	r3, r3
 8010e58:	4618      	mov	r0, r3
 8010e5a:	f7fa f9d3 	bl	800b204 <lwip_htons>
 8010e5e:	4603      	mov	r3, r0
 8010e60:	461a      	mov	r2, r3
 8010e62:	697b      	ldr	r3, [r7, #20]
 8010e64:	68db      	ldr	r3, [r3, #12]
 8010e66:	4322      	orrs	r2, r4
 8010e68:	b292      	uxth	r2, r2
 8010e6a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8010e6c:	697b      	ldr	r3, [r7, #20]
 8010e6e:	685b      	ldr	r3, [r3, #4]
 8010e70:	4618      	mov	r0, r3
 8010e72:	f7fb fda9 	bl	800c9c8 <pbuf_clen>
 8010e76:	4603      	mov	r3, r0
 8010e78:	461a      	mov	r2, r3
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010e80:	4413      	add	r3, r2
 8010e82:	b29a      	uxth	r2, r3
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8010e8a:	69fb      	ldr	r3, [r7, #28]
 8010e8c:	685b      	ldr	r3, [r3, #4]
 8010e8e:	4618      	mov	r0, r3
 8010e90:	f7fb fd9a 	bl	800c9c8 <pbuf_clen>
 8010e94:	4603      	mov	r3, r0
 8010e96:	461a      	mov	r2, r3
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010e9e:	4413      	add	r3, r2
 8010ea0:	b29a      	uxth	r2, r3
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8010ea8:	697b      	ldr	r3, [r7, #20]
 8010eaa:	681a      	ldr	r2, [r3, #0]
 8010eac:	69fb      	ldr	r3, [r7, #28]
 8010eae:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8010eb0:	697b      	ldr	r3, [r7, #20]
 8010eb2:	69fa      	ldr	r2, [r7, #28]
 8010eb4:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8010eb6:	69fb      	ldr	r3, [r7, #28]
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d103      	bne.n	8010ec6 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	2200      	movs	r2, #0
 8010ec2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8010ec6:	2300      	movs	r3, #0
 8010ec8:	e016      	b.n	8010ef8 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8010eca:	bf00      	nop
 8010ecc:	e002      	b.n	8010ed4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010ece:	bf00      	nop
 8010ed0:	e000      	b.n	8010ed4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010ed2:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8010ed4:	69fb      	ldr	r3, [r7, #28]
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d006      	beq.n	8010ee8 <tcp_split_unsent_seg+0x25c>
 8010eda:	4b09      	ldr	r3, [pc, #36]	@ (8010f00 <tcp_split_unsent_seg+0x274>)
 8010edc:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8010ee0:	490d      	ldr	r1, [pc, #52]	@ (8010f18 <tcp_split_unsent_seg+0x28c>)
 8010ee2:	4809      	ldr	r0, [pc, #36]	@ (8010f08 <tcp_split_unsent_seg+0x27c>)
 8010ee4:	f004 fd28 	bl	8015938 <iprintf>
  if (p != NULL) {
 8010ee8:	693b      	ldr	r3, [r7, #16]
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d002      	beq.n	8010ef4 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8010eee:	6938      	ldr	r0, [r7, #16]
 8010ef0:	f7fb fce2 	bl	800c8b8 <pbuf_free>
  }

  return ERR_MEM;
 8010ef4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8010ef8:	4618      	mov	r0, r3
 8010efa:	3724      	adds	r7, #36	@ 0x24
 8010efc:	46bd      	mov	sp, r7
 8010efe:	bd90      	pop	{r4, r7, pc}
 8010f00:	080197e8 	.word	0x080197e8
 8010f04:	08019b7c 	.word	0x08019b7c
 8010f08:	0801983c 	.word	0x0801983c
 8010f0c:	08019ba0 	.word	0x08019ba0
 8010f10:	08019bc4 	.word	0x08019bc4
 8010f14:	08019bd4 	.word	0x08019bd4
 8010f18:	08019be4 	.word	0x08019be4

08010f1c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8010f1c:	b590      	push	{r4, r7, lr}
 8010f1e:	b085      	sub	sp, #20
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d106      	bne.n	8010f38 <tcp_send_fin+0x1c>
 8010f2a:	4b21      	ldr	r3, [pc, #132]	@ (8010fb0 <tcp_send_fin+0x94>)
 8010f2c:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8010f30:	4920      	ldr	r1, [pc, #128]	@ (8010fb4 <tcp_send_fin+0x98>)
 8010f32:	4821      	ldr	r0, [pc, #132]	@ (8010fb8 <tcp_send_fin+0x9c>)
 8010f34:	f004 fd00 	bl	8015938 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d02e      	beq.n	8010f9e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f44:	60fb      	str	r3, [r7, #12]
 8010f46:	e002      	b.n	8010f4e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d1f8      	bne.n	8010f48 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	68db      	ldr	r3, [r3, #12]
 8010f5a:	899b      	ldrh	r3, [r3, #12]
 8010f5c:	b29b      	uxth	r3, r3
 8010f5e:	4618      	mov	r0, r3
 8010f60:	f7fa f950 	bl	800b204 <lwip_htons>
 8010f64:	4603      	mov	r3, r0
 8010f66:	b2db      	uxtb	r3, r3
 8010f68:	f003 0307 	and.w	r3, r3, #7
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d116      	bne.n	8010f9e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8010f70:	68fb      	ldr	r3, [r7, #12]
 8010f72:	68db      	ldr	r3, [r3, #12]
 8010f74:	899b      	ldrh	r3, [r3, #12]
 8010f76:	b29c      	uxth	r4, r3
 8010f78:	2001      	movs	r0, #1
 8010f7a:	f7fa f943 	bl	800b204 <lwip_htons>
 8010f7e:	4603      	mov	r3, r0
 8010f80:	461a      	mov	r2, r3
 8010f82:	68fb      	ldr	r3, [r7, #12]
 8010f84:	68db      	ldr	r3, [r3, #12]
 8010f86:	4322      	orrs	r2, r4
 8010f88:	b292      	uxth	r2, r2
 8010f8a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	8b5b      	ldrh	r3, [r3, #26]
 8010f90:	f043 0320 	orr.w	r3, r3, #32
 8010f94:	b29a      	uxth	r2, r3
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8010f9a:	2300      	movs	r3, #0
 8010f9c:	e004      	b.n	8010fa8 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8010f9e:	2101      	movs	r1, #1
 8010fa0:	6878      	ldr	r0, [r7, #4]
 8010fa2:	f000 f80b 	bl	8010fbc <tcp_enqueue_flags>
 8010fa6:	4603      	mov	r3, r0
}
 8010fa8:	4618      	mov	r0, r3
 8010faa:	3714      	adds	r7, #20
 8010fac:	46bd      	mov	sp, r7
 8010fae:	bd90      	pop	{r4, r7, pc}
 8010fb0:	080197e8 	.word	0x080197e8
 8010fb4:	08019bf0 	.word	0x08019bf0
 8010fb8:	0801983c 	.word	0x0801983c

08010fbc <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8010fbc:	b580      	push	{r7, lr}
 8010fbe:	b08a      	sub	sp, #40	@ 0x28
 8010fc0:	af02      	add	r7, sp, #8
 8010fc2:	6078      	str	r0, [r7, #4]
 8010fc4:	460b      	mov	r3, r1
 8010fc6:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8010fc8:	2300      	movs	r3, #0
 8010fca:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8010fcc:	2300      	movs	r3, #0
 8010fce:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8010fd0:	78fb      	ldrb	r3, [r7, #3]
 8010fd2:	f003 0303 	and.w	r3, r3, #3
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d106      	bne.n	8010fe8 <tcp_enqueue_flags+0x2c>
 8010fda:	4b67      	ldr	r3, [pc, #412]	@ (8011178 <tcp_enqueue_flags+0x1bc>)
 8010fdc:	f240 4211 	movw	r2, #1041	@ 0x411
 8010fe0:	4966      	ldr	r1, [pc, #408]	@ (801117c <tcp_enqueue_flags+0x1c0>)
 8010fe2:	4867      	ldr	r0, [pc, #412]	@ (8011180 <tcp_enqueue_flags+0x1c4>)
 8010fe4:	f004 fca8 	bl	8015938 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d106      	bne.n	8010ffc <tcp_enqueue_flags+0x40>
 8010fee:	4b62      	ldr	r3, [pc, #392]	@ (8011178 <tcp_enqueue_flags+0x1bc>)
 8010ff0:	f240 4213 	movw	r2, #1043	@ 0x413
 8010ff4:	4963      	ldr	r1, [pc, #396]	@ (8011184 <tcp_enqueue_flags+0x1c8>)
 8010ff6:	4862      	ldr	r0, [pc, #392]	@ (8011180 <tcp_enqueue_flags+0x1c4>)
 8010ff8:	f004 fc9e 	bl	8015938 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8010ffc:	78fb      	ldrb	r3, [r7, #3]
 8010ffe:	f003 0302 	and.w	r3, r3, #2
 8011002:	2b00      	cmp	r3, #0
 8011004:	d001      	beq.n	801100a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8011006:	2301      	movs	r3, #1
 8011008:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801100a:	7ffb      	ldrb	r3, [r7, #31]
 801100c:	009b      	lsls	r3, r3, #2
 801100e:	b2db      	uxtb	r3, r3
 8011010:	f003 0304 	and.w	r3, r3, #4
 8011014:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8011016:	7dfb      	ldrb	r3, [r7, #23]
 8011018:	b29b      	uxth	r3, r3
 801101a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801101e:	4619      	mov	r1, r3
 8011020:	2036      	movs	r0, #54	@ 0x36
 8011022:	f7fb f965 	bl	800c2f0 <pbuf_alloc>
 8011026:	6138      	str	r0, [r7, #16]
 8011028:	693b      	ldr	r3, [r7, #16]
 801102a:	2b00      	cmp	r3, #0
 801102c:	d109      	bne.n	8011042 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	8b5b      	ldrh	r3, [r3, #26]
 8011032:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011036:	b29a      	uxth	r2, r3
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801103c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011040:	e095      	b.n	801116e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8011042:	693b      	ldr	r3, [r7, #16]
 8011044:	895a      	ldrh	r2, [r3, #10]
 8011046:	7dfb      	ldrb	r3, [r7, #23]
 8011048:	b29b      	uxth	r3, r3
 801104a:	429a      	cmp	r2, r3
 801104c:	d206      	bcs.n	801105c <tcp_enqueue_flags+0xa0>
 801104e:	4b4a      	ldr	r3, [pc, #296]	@ (8011178 <tcp_enqueue_flags+0x1bc>)
 8011050:	f240 4239 	movw	r2, #1081	@ 0x439
 8011054:	494c      	ldr	r1, [pc, #304]	@ (8011188 <tcp_enqueue_flags+0x1cc>)
 8011056:	484a      	ldr	r0, [pc, #296]	@ (8011180 <tcp_enqueue_flags+0x1c4>)
 8011058:	f004 fc6e 	bl	8015938 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8011060:	78fa      	ldrb	r2, [r7, #3]
 8011062:	7ffb      	ldrb	r3, [r7, #31]
 8011064:	9300      	str	r3, [sp, #0]
 8011066:	460b      	mov	r3, r1
 8011068:	6939      	ldr	r1, [r7, #16]
 801106a:	6878      	ldr	r0, [r7, #4]
 801106c:	f7ff fd72 	bl	8010b54 <tcp_create_segment>
 8011070:	60f8      	str	r0, [r7, #12]
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d109      	bne.n	801108c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	8b5b      	ldrh	r3, [r3, #26]
 801107c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011080:	b29a      	uxth	r2, r3
 8011082:	687b      	ldr	r3, [r7, #4]
 8011084:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011086:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801108a:	e070      	b.n	801116e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801108c:	68fb      	ldr	r3, [r7, #12]
 801108e:	68db      	ldr	r3, [r3, #12]
 8011090:	f003 0303 	and.w	r3, r3, #3
 8011094:	2b00      	cmp	r3, #0
 8011096:	d006      	beq.n	80110a6 <tcp_enqueue_flags+0xea>
 8011098:	4b37      	ldr	r3, [pc, #220]	@ (8011178 <tcp_enqueue_flags+0x1bc>)
 801109a:	f240 4242 	movw	r2, #1090	@ 0x442
 801109e:	493b      	ldr	r1, [pc, #236]	@ (801118c <tcp_enqueue_flags+0x1d0>)
 80110a0:	4837      	ldr	r0, [pc, #220]	@ (8011180 <tcp_enqueue_flags+0x1c4>)
 80110a2:	f004 fc49 	bl	8015938 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	891b      	ldrh	r3, [r3, #8]
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d006      	beq.n	80110bc <tcp_enqueue_flags+0x100>
 80110ae:	4b32      	ldr	r3, [pc, #200]	@ (8011178 <tcp_enqueue_flags+0x1bc>)
 80110b0:	f240 4243 	movw	r2, #1091	@ 0x443
 80110b4:	4936      	ldr	r1, [pc, #216]	@ (8011190 <tcp_enqueue_flags+0x1d4>)
 80110b6:	4832      	ldr	r0, [pc, #200]	@ (8011180 <tcp_enqueue_flags+0x1c4>)
 80110b8:	f004 fc3e 	bl	8015938 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d103      	bne.n	80110cc <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	68fa      	ldr	r2, [r7, #12]
 80110c8:	66da      	str	r2, [r3, #108]	@ 0x6c
 80110ca:	e00d      	b.n	80110e8 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80110d0:	61bb      	str	r3, [r7, #24]
 80110d2:	e002      	b.n	80110da <tcp_enqueue_flags+0x11e>
 80110d4:	69bb      	ldr	r3, [r7, #24]
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	61bb      	str	r3, [r7, #24]
 80110da:	69bb      	ldr	r3, [r7, #24]
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d1f8      	bne.n	80110d4 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80110e2:	69bb      	ldr	r3, [r7, #24]
 80110e4:	68fa      	ldr	r2, [r7, #12]
 80110e6:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	2200      	movs	r2, #0
 80110ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80110f0:	78fb      	ldrb	r3, [r7, #3]
 80110f2:	f003 0302 	and.w	r3, r3, #2
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d104      	bne.n	8011104 <tcp_enqueue_flags+0x148>
 80110fa:	78fb      	ldrb	r3, [r7, #3]
 80110fc:	f003 0301 	and.w	r3, r3, #1
 8011100:	2b00      	cmp	r3, #0
 8011102:	d004      	beq.n	801110e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011108:	1c5a      	adds	r2, r3, #1
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801110e:	78fb      	ldrb	r3, [r7, #3]
 8011110:	f003 0301 	and.w	r3, r3, #1
 8011114:	2b00      	cmp	r3, #0
 8011116:	d006      	beq.n	8011126 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	8b5b      	ldrh	r3, [r3, #26]
 801111c:	f043 0320 	orr.w	r3, r3, #32
 8011120:	b29a      	uxth	r2, r3
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8011126:	68fb      	ldr	r3, [r7, #12]
 8011128:	685b      	ldr	r3, [r3, #4]
 801112a:	4618      	mov	r0, r3
 801112c:	f7fb fc4c 	bl	800c9c8 <pbuf_clen>
 8011130:	4603      	mov	r3, r0
 8011132:	461a      	mov	r2, r3
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801113a:	4413      	add	r3, r2
 801113c:	b29a      	uxth	r2, r3
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801114a:	2b00      	cmp	r3, #0
 801114c:	d00e      	beq.n	801116c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011152:	2b00      	cmp	r3, #0
 8011154:	d10a      	bne.n	801116c <tcp_enqueue_flags+0x1b0>
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801115a:	2b00      	cmp	r3, #0
 801115c:	d106      	bne.n	801116c <tcp_enqueue_flags+0x1b0>
 801115e:	4b06      	ldr	r3, [pc, #24]	@ (8011178 <tcp_enqueue_flags+0x1bc>)
 8011160:	f240 4265 	movw	r2, #1125	@ 0x465
 8011164:	490b      	ldr	r1, [pc, #44]	@ (8011194 <tcp_enqueue_flags+0x1d8>)
 8011166:	4806      	ldr	r0, [pc, #24]	@ (8011180 <tcp_enqueue_flags+0x1c4>)
 8011168:	f004 fbe6 	bl	8015938 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801116c:	2300      	movs	r3, #0
}
 801116e:	4618      	mov	r0, r3
 8011170:	3720      	adds	r7, #32
 8011172:	46bd      	mov	sp, r7
 8011174:	bd80      	pop	{r7, pc}
 8011176:	bf00      	nop
 8011178:	080197e8 	.word	0x080197e8
 801117c:	08019c0c 	.word	0x08019c0c
 8011180:	0801983c 	.word	0x0801983c
 8011184:	08019c64 	.word	0x08019c64
 8011188:	08019c84 	.word	0x08019c84
 801118c:	08019cc0 	.word	0x08019cc0
 8011190:	08019cd8 	.word	0x08019cd8
 8011194:	08019d04 	.word	0x08019d04

08011198 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8011198:	b5b0      	push	{r4, r5, r7, lr}
 801119a:	b08a      	sub	sp, #40	@ 0x28
 801119c:	af00      	add	r7, sp, #0
 801119e:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d106      	bne.n	80111b4 <tcp_output+0x1c>
 80111a6:	4b8a      	ldr	r3, [pc, #552]	@ (80113d0 <tcp_output+0x238>)
 80111a8:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 80111ac:	4989      	ldr	r1, [pc, #548]	@ (80113d4 <tcp_output+0x23c>)
 80111ae:	488a      	ldr	r0, [pc, #552]	@ (80113d8 <tcp_output+0x240>)
 80111b0:	f004 fbc2 	bl	8015938 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	7d1b      	ldrb	r3, [r3, #20]
 80111b8:	2b01      	cmp	r3, #1
 80111ba:	d106      	bne.n	80111ca <tcp_output+0x32>
 80111bc:	4b84      	ldr	r3, [pc, #528]	@ (80113d0 <tcp_output+0x238>)
 80111be:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 80111c2:	4986      	ldr	r1, [pc, #536]	@ (80113dc <tcp_output+0x244>)
 80111c4:	4884      	ldr	r0, [pc, #528]	@ (80113d8 <tcp_output+0x240>)
 80111c6:	f004 fbb7 	bl	8015938 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80111ca:	4b85      	ldr	r3, [pc, #532]	@ (80113e0 <tcp_output+0x248>)
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	687a      	ldr	r2, [r7, #4]
 80111d0:	429a      	cmp	r2, r3
 80111d2:	d101      	bne.n	80111d8 <tcp_output+0x40>
    return ERR_OK;
 80111d4:	2300      	movs	r3, #0
 80111d6:	e1ce      	b.n	8011576 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80111e4:	4293      	cmp	r3, r2
 80111e6:	bf28      	it	cs
 80111e8:	4613      	movcs	r3, r2
 80111ea:	b29b      	uxth	r3, r3
 80111ec:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80111f2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 80111f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d10b      	bne.n	8011212 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	8b5b      	ldrh	r3, [r3, #26]
 80111fe:	f003 0302 	and.w	r3, r3, #2
 8011202:	2b00      	cmp	r3, #0
 8011204:	f000 81aa 	beq.w	801155c <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8011208:	6878      	ldr	r0, [r7, #4]
 801120a:	f000 fdcb 	bl	8011da4 <tcp_send_empty_ack>
 801120e:	4603      	mov	r3, r0
 8011210:	e1b1      	b.n	8011576 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8011212:	6879      	ldr	r1, [r7, #4]
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	3304      	adds	r3, #4
 8011218:	461a      	mov	r2, r3
 801121a:	6878      	ldr	r0, [r7, #4]
 801121c:	f7ff fc7e 	bl	8010b1c <tcp_route>
 8011220:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8011222:	697b      	ldr	r3, [r7, #20]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d102      	bne.n	801122e <tcp_output+0x96>
    return ERR_RTE;
 8011228:	f06f 0303 	mvn.w	r3, #3
 801122c:	e1a3      	b.n	8011576 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	2b00      	cmp	r3, #0
 8011232:	d003      	beq.n	801123c <tcp_output+0xa4>
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	681b      	ldr	r3, [r3, #0]
 8011238:	2b00      	cmp	r3, #0
 801123a:	d111      	bne.n	8011260 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801123c:	697b      	ldr	r3, [r7, #20]
 801123e:	2b00      	cmp	r3, #0
 8011240:	d002      	beq.n	8011248 <tcp_output+0xb0>
 8011242:	697b      	ldr	r3, [r7, #20]
 8011244:	3304      	adds	r3, #4
 8011246:	e000      	b.n	801124a <tcp_output+0xb2>
 8011248:	2300      	movs	r3, #0
 801124a:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801124c:	693b      	ldr	r3, [r7, #16]
 801124e:	2b00      	cmp	r3, #0
 8011250:	d102      	bne.n	8011258 <tcp_output+0xc0>
      return ERR_RTE;
 8011252:	f06f 0303 	mvn.w	r3, #3
 8011256:	e18e      	b.n	8011576 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8011258:	693b      	ldr	r3, [r7, #16]
 801125a:	681a      	ldr	r2, [r3, #0]
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8011260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011262:	68db      	ldr	r3, [r3, #12]
 8011264:	685b      	ldr	r3, [r3, #4]
 8011266:	4618      	mov	r0, r3
 8011268:	f7f9 ffe2 	bl	800b230 <lwip_htonl>
 801126c:	4602      	mov	r2, r0
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011272:	1ad3      	subs	r3, r2, r3
 8011274:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011276:	8912      	ldrh	r2, [r2, #8]
 8011278:	4413      	add	r3, r2
 801127a:	69ba      	ldr	r2, [r7, #24]
 801127c:	429a      	cmp	r2, r3
 801127e:	d227      	bcs.n	80112d0 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011286:	461a      	mov	r2, r3
 8011288:	69bb      	ldr	r3, [r7, #24]
 801128a:	4293      	cmp	r3, r2
 801128c:	d114      	bne.n	80112b8 <tcp_output+0x120>
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011292:	2b00      	cmp	r3, #0
 8011294:	d110      	bne.n	80112b8 <tcp_output+0x120>
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801129c:	2b00      	cmp	r3, #0
 801129e:	d10b      	bne.n	80112b8 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	2200      	movs	r2, #0
 80112a4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	2201      	movs	r2, #1
 80112ac:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	2200      	movs	r2, #0
 80112b4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	8b5b      	ldrh	r3, [r3, #26]
 80112bc:	f003 0302 	and.w	r3, r3, #2
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	f000 814d 	beq.w	8011560 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 80112c6:	6878      	ldr	r0, [r7, #4]
 80112c8:	f000 fd6c 	bl	8011da4 <tcp_send_empty_ack>
 80112cc:	4603      	mov	r3, r0
 80112ce:	e152      	b.n	8011576 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	2200      	movs	r2, #0
 80112d4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80112dc:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80112de:	6a3b      	ldr	r3, [r7, #32]
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	f000 811c 	beq.w	801151e <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 80112e6:	e002      	b.n	80112ee <tcp_output+0x156>
 80112e8:	6a3b      	ldr	r3, [r7, #32]
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	623b      	str	r3, [r7, #32]
 80112ee:	6a3b      	ldr	r3, [r7, #32]
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d1f8      	bne.n	80112e8 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80112f6:	e112      	b.n	801151e <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80112f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112fa:	68db      	ldr	r3, [r3, #12]
 80112fc:	899b      	ldrh	r3, [r3, #12]
 80112fe:	b29b      	uxth	r3, r3
 8011300:	4618      	mov	r0, r3
 8011302:	f7f9 ff7f 	bl	800b204 <lwip_htons>
 8011306:	4603      	mov	r3, r0
 8011308:	b2db      	uxtb	r3, r3
 801130a:	f003 0304 	and.w	r3, r3, #4
 801130e:	2b00      	cmp	r3, #0
 8011310:	d006      	beq.n	8011320 <tcp_output+0x188>
 8011312:	4b2f      	ldr	r3, [pc, #188]	@ (80113d0 <tcp_output+0x238>)
 8011314:	f240 5236 	movw	r2, #1334	@ 0x536
 8011318:	4932      	ldr	r1, [pc, #200]	@ (80113e4 <tcp_output+0x24c>)
 801131a:	482f      	ldr	r0, [pc, #188]	@ (80113d8 <tcp_output+0x240>)
 801131c:	f004 fb0c 	bl	8015938 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011324:	2b00      	cmp	r3, #0
 8011326:	d01f      	beq.n	8011368 <tcp_output+0x1d0>
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	8b5b      	ldrh	r3, [r3, #26]
 801132c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8011330:	2b00      	cmp	r3, #0
 8011332:	d119      	bne.n	8011368 <tcp_output+0x1d0>
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011338:	2b00      	cmp	r3, #0
 801133a:	d00b      	beq.n	8011354 <tcp_output+0x1bc>
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	2b00      	cmp	r3, #0
 8011344:	d110      	bne.n	8011368 <tcp_output+0x1d0>
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801134a:	891a      	ldrh	r2, [r3, #8]
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011350:	429a      	cmp	r2, r3
 8011352:	d209      	bcs.n	8011368 <tcp_output+0x1d0>
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801135a:	2b00      	cmp	r3, #0
 801135c:	d004      	beq.n	8011368 <tcp_output+0x1d0>
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011364:	2b08      	cmp	r3, #8
 8011366:	d901      	bls.n	801136c <tcp_output+0x1d4>
 8011368:	2301      	movs	r3, #1
 801136a:	e000      	b.n	801136e <tcp_output+0x1d6>
 801136c:	2300      	movs	r3, #0
 801136e:	2b00      	cmp	r3, #0
 8011370:	d106      	bne.n	8011380 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	8b5b      	ldrh	r3, [r3, #26]
 8011376:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801137a:	2b00      	cmp	r3, #0
 801137c:	f000 80e4 	beq.w	8011548 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	7d1b      	ldrb	r3, [r3, #20]
 8011384:	2b02      	cmp	r3, #2
 8011386:	d00d      	beq.n	80113a4 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8011388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801138a:	68db      	ldr	r3, [r3, #12]
 801138c:	899b      	ldrh	r3, [r3, #12]
 801138e:	b29c      	uxth	r4, r3
 8011390:	2010      	movs	r0, #16
 8011392:	f7f9 ff37 	bl	800b204 <lwip_htons>
 8011396:	4603      	mov	r3, r0
 8011398:	461a      	mov	r2, r3
 801139a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801139c:	68db      	ldr	r3, [r3, #12]
 801139e:	4322      	orrs	r2, r4
 80113a0:	b292      	uxth	r2, r2
 80113a2:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80113a4:	697a      	ldr	r2, [r7, #20]
 80113a6:	6879      	ldr	r1, [r7, #4]
 80113a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80113aa:	f000 f909 	bl	80115c0 <tcp_output_segment>
 80113ae:	4603      	mov	r3, r0
 80113b0:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80113b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d016      	beq.n	80113e8 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	8b5b      	ldrh	r3, [r3, #26]
 80113be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80113c2:	b29a      	uxth	r2, r3
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	835a      	strh	r2, [r3, #26]
      return err;
 80113c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80113cc:	e0d3      	b.n	8011576 <tcp_output+0x3de>
 80113ce:	bf00      	nop
 80113d0:	080197e8 	.word	0x080197e8
 80113d4:	08019d2c 	.word	0x08019d2c
 80113d8:	0801983c 	.word	0x0801983c
 80113dc:	08019d44 	.word	0x08019d44
 80113e0:	20008a88 	.word	0x20008a88
 80113e4:	08019d6c 	.word	0x08019d6c
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80113e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113ea:	681a      	ldr	r2, [r3, #0]
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	7d1b      	ldrb	r3, [r3, #20]
 80113f4:	2b02      	cmp	r3, #2
 80113f6:	d006      	beq.n	8011406 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	8b5b      	ldrh	r3, [r3, #26]
 80113fc:	f023 0303 	bic.w	r3, r3, #3
 8011400:	b29a      	uxth	r2, r3
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011408:	68db      	ldr	r3, [r3, #12]
 801140a:	685b      	ldr	r3, [r3, #4]
 801140c:	4618      	mov	r0, r3
 801140e:	f7f9 ff0f 	bl	800b230 <lwip_htonl>
 8011412:	4604      	mov	r4, r0
 8011414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011416:	891b      	ldrh	r3, [r3, #8]
 8011418:	461d      	mov	r5, r3
 801141a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801141c:	68db      	ldr	r3, [r3, #12]
 801141e:	899b      	ldrh	r3, [r3, #12]
 8011420:	b29b      	uxth	r3, r3
 8011422:	4618      	mov	r0, r3
 8011424:	f7f9 feee 	bl	800b204 <lwip_htons>
 8011428:	4603      	mov	r3, r0
 801142a:	b2db      	uxtb	r3, r3
 801142c:	f003 0303 	and.w	r3, r3, #3
 8011430:	2b00      	cmp	r3, #0
 8011432:	d001      	beq.n	8011438 <tcp_output+0x2a0>
 8011434:	2301      	movs	r3, #1
 8011436:	e000      	b.n	801143a <tcp_output+0x2a2>
 8011438:	2300      	movs	r3, #0
 801143a:	442b      	add	r3, r5
 801143c:	4423      	add	r3, r4
 801143e:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011444:	68bb      	ldr	r3, [r7, #8]
 8011446:	1ad3      	subs	r3, r2, r3
 8011448:	2b00      	cmp	r3, #0
 801144a:	da02      	bge.n	8011452 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	68ba      	ldr	r2, [r7, #8]
 8011450:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8011452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011454:	891b      	ldrh	r3, [r3, #8]
 8011456:	461c      	mov	r4, r3
 8011458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801145a:	68db      	ldr	r3, [r3, #12]
 801145c:	899b      	ldrh	r3, [r3, #12]
 801145e:	b29b      	uxth	r3, r3
 8011460:	4618      	mov	r0, r3
 8011462:	f7f9 fecf 	bl	800b204 <lwip_htons>
 8011466:	4603      	mov	r3, r0
 8011468:	b2db      	uxtb	r3, r3
 801146a:	f003 0303 	and.w	r3, r3, #3
 801146e:	2b00      	cmp	r3, #0
 8011470:	d001      	beq.n	8011476 <tcp_output+0x2de>
 8011472:	2301      	movs	r3, #1
 8011474:	e000      	b.n	8011478 <tcp_output+0x2e0>
 8011476:	2300      	movs	r3, #0
 8011478:	4423      	add	r3, r4
 801147a:	2b00      	cmp	r3, #0
 801147c:	d049      	beq.n	8011512 <tcp_output+0x37a>
      seg->next = NULL;
 801147e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011480:	2200      	movs	r2, #0
 8011482:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011488:	2b00      	cmp	r3, #0
 801148a:	d105      	bne.n	8011498 <tcp_output+0x300>
        pcb->unacked = seg;
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011490:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8011492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011494:	623b      	str	r3, [r7, #32]
 8011496:	e03f      	b.n	8011518 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8011498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801149a:	68db      	ldr	r3, [r3, #12]
 801149c:	685b      	ldr	r3, [r3, #4]
 801149e:	4618      	mov	r0, r3
 80114a0:	f7f9 fec6 	bl	800b230 <lwip_htonl>
 80114a4:	4604      	mov	r4, r0
 80114a6:	6a3b      	ldr	r3, [r7, #32]
 80114a8:	68db      	ldr	r3, [r3, #12]
 80114aa:	685b      	ldr	r3, [r3, #4]
 80114ac:	4618      	mov	r0, r3
 80114ae:	f7f9 febf 	bl	800b230 <lwip_htonl>
 80114b2:	4603      	mov	r3, r0
 80114b4:	1ae3      	subs	r3, r4, r3
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	da24      	bge.n	8011504 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	3370      	adds	r3, #112	@ 0x70
 80114be:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80114c0:	e002      	b.n	80114c8 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80114c2:	69fb      	ldr	r3, [r7, #28]
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80114c8:	69fb      	ldr	r3, [r7, #28]
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d011      	beq.n	80114f4 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80114d0:	69fb      	ldr	r3, [r7, #28]
 80114d2:	681b      	ldr	r3, [r3, #0]
 80114d4:	68db      	ldr	r3, [r3, #12]
 80114d6:	685b      	ldr	r3, [r3, #4]
 80114d8:	4618      	mov	r0, r3
 80114da:	f7f9 fea9 	bl	800b230 <lwip_htonl>
 80114de:	4604      	mov	r4, r0
 80114e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114e2:	68db      	ldr	r3, [r3, #12]
 80114e4:	685b      	ldr	r3, [r3, #4]
 80114e6:	4618      	mov	r0, r3
 80114e8:	f7f9 fea2 	bl	800b230 <lwip_htonl>
 80114ec:	4603      	mov	r3, r0
 80114ee:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	dbe6      	blt.n	80114c2 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80114f4:	69fb      	ldr	r3, [r7, #28]
 80114f6:	681a      	ldr	r2, [r3, #0]
 80114f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114fa:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80114fc:	69fb      	ldr	r3, [r7, #28]
 80114fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011500:	601a      	str	r2, [r3, #0]
 8011502:	e009      	b.n	8011518 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8011504:	6a3b      	ldr	r3, [r7, #32]
 8011506:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011508:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801150a:	6a3b      	ldr	r3, [r7, #32]
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	623b      	str	r3, [r7, #32]
 8011510:	e002      	b.n	8011518 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8011512:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011514:	f7fc fc45 	bl	800dda2 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801151c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 801151e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011520:	2b00      	cmp	r3, #0
 8011522:	d012      	beq.n	801154a <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8011524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011526:	68db      	ldr	r3, [r3, #12]
 8011528:	685b      	ldr	r3, [r3, #4]
 801152a:	4618      	mov	r0, r3
 801152c:	f7f9 fe80 	bl	800b230 <lwip_htonl>
 8011530:	4602      	mov	r2, r0
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011536:	1ad3      	subs	r3, r2, r3
 8011538:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801153a:	8912      	ldrh	r2, [r2, #8]
 801153c:	4413      	add	r3, r2
  while (seg != NULL &&
 801153e:	69ba      	ldr	r2, [r7, #24]
 8011540:	429a      	cmp	r2, r3
 8011542:	f4bf aed9 	bcs.w	80112f8 <tcp_output+0x160>
 8011546:	e000      	b.n	801154a <tcp_output+0x3b2>
      break;
 8011548:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801154e:	2b00      	cmp	r3, #0
 8011550:	d108      	bne.n	8011564 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	2200      	movs	r2, #0
 8011556:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801155a:	e004      	b.n	8011566 <tcp_output+0x3ce>
    goto output_done;
 801155c:	bf00      	nop
 801155e:	e002      	b.n	8011566 <tcp_output+0x3ce>
    goto output_done;
 8011560:	bf00      	nop
 8011562:	e000      	b.n	8011566 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8011564:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	8b5b      	ldrh	r3, [r3, #26]
 801156a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801156e:	b29a      	uxth	r2, r3
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8011574:	2300      	movs	r3, #0
}
 8011576:	4618      	mov	r0, r3
 8011578:	3728      	adds	r7, #40	@ 0x28
 801157a:	46bd      	mov	sp, r7
 801157c:	bdb0      	pop	{r4, r5, r7, pc}
 801157e:	bf00      	nop

08011580 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8011580:	b580      	push	{r7, lr}
 8011582:	b082      	sub	sp, #8
 8011584:	af00      	add	r7, sp, #0
 8011586:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	2b00      	cmp	r3, #0
 801158c:	d106      	bne.n	801159c <tcp_output_segment_busy+0x1c>
 801158e:	4b09      	ldr	r3, [pc, #36]	@ (80115b4 <tcp_output_segment_busy+0x34>)
 8011590:	f240 529a 	movw	r2, #1434	@ 0x59a
 8011594:	4908      	ldr	r1, [pc, #32]	@ (80115b8 <tcp_output_segment_busy+0x38>)
 8011596:	4809      	ldr	r0, [pc, #36]	@ (80115bc <tcp_output_segment_busy+0x3c>)
 8011598:	f004 f9ce 	bl	8015938 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	685b      	ldr	r3, [r3, #4]
 80115a0:	7b9b      	ldrb	r3, [r3, #14]
 80115a2:	2b01      	cmp	r3, #1
 80115a4:	d001      	beq.n	80115aa <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80115a6:	2301      	movs	r3, #1
 80115a8:	e000      	b.n	80115ac <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80115aa:	2300      	movs	r3, #0
}
 80115ac:	4618      	mov	r0, r3
 80115ae:	3708      	adds	r7, #8
 80115b0:	46bd      	mov	sp, r7
 80115b2:	bd80      	pop	{r7, pc}
 80115b4:	080197e8 	.word	0x080197e8
 80115b8:	08019d84 	.word	0x08019d84
 80115bc:	0801983c 	.word	0x0801983c

080115c0 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80115c0:	b5b0      	push	{r4, r5, r7, lr}
 80115c2:	b08c      	sub	sp, #48	@ 0x30
 80115c4:	af04      	add	r7, sp, #16
 80115c6:	60f8      	str	r0, [r7, #12]
 80115c8:	60b9      	str	r1, [r7, #8]
 80115ca:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d106      	bne.n	80115e0 <tcp_output_segment+0x20>
 80115d2:	4b64      	ldr	r3, [pc, #400]	@ (8011764 <tcp_output_segment+0x1a4>)
 80115d4:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 80115d8:	4963      	ldr	r1, [pc, #396]	@ (8011768 <tcp_output_segment+0x1a8>)
 80115da:	4864      	ldr	r0, [pc, #400]	@ (801176c <tcp_output_segment+0x1ac>)
 80115dc:	f004 f9ac 	bl	8015938 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80115e0:	68bb      	ldr	r3, [r7, #8]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d106      	bne.n	80115f4 <tcp_output_segment+0x34>
 80115e6:	4b5f      	ldr	r3, [pc, #380]	@ (8011764 <tcp_output_segment+0x1a4>)
 80115e8:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 80115ec:	4960      	ldr	r1, [pc, #384]	@ (8011770 <tcp_output_segment+0x1b0>)
 80115ee:	485f      	ldr	r0, [pc, #380]	@ (801176c <tcp_output_segment+0x1ac>)
 80115f0:	f004 f9a2 	bl	8015938 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d106      	bne.n	8011608 <tcp_output_segment+0x48>
 80115fa:	4b5a      	ldr	r3, [pc, #360]	@ (8011764 <tcp_output_segment+0x1a4>)
 80115fc:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8011600:	495c      	ldr	r1, [pc, #368]	@ (8011774 <tcp_output_segment+0x1b4>)
 8011602:	485a      	ldr	r0, [pc, #360]	@ (801176c <tcp_output_segment+0x1ac>)
 8011604:	f004 f998 	bl	8015938 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8011608:	68f8      	ldr	r0, [r7, #12]
 801160a:	f7ff ffb9 	bl	8011580 <tcp_output_segment_busy>
 801160e:	4603      	mov	r3, r0
 8011610:	2b00      	cmp	r3, #0
 8011612:	d001      	beq.n	8011618 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8011614:	2300      	movs	r3, #0
 8011616:	e0a1      	b.n	801175c <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8011618:	68bb      	ldr	r3, [r7, #8]
 801161a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	68dc      	ldr	r4, [r3, #12]
 8011620:	4610      	mov	r0, r2
 8011622:	f7f9 fe05 	bl	800b230 <lwip_htonl>
 8011626:	4603      	mov	r3, r0
 8011628:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801162a:	68bb      	ldr	r3, [r7, #8]
 801162c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	68dc      	ldr	r4, [r3, #12]
 8011632:	4610      	mov	r0, r2
 8011634:	f7f9 fde6 	bl	800b204 <lwip_htons>
 8011638:	4603      	mov	r3, r0
 801163a:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801163c:	68bb      	ldr	r3, [r7, #8]
 801163e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011640:	68ba      	ldr	r2, [r7, #8]
 8011642:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8011644:	441a      	add	r2, r3
 8011646:	68bb      	ldr	r3, [r7, #8]
 8011648:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801164a:	68fb      	ldr	r3, [r7, #12]
 801164c:	68db      	ldr	r3, [r3, #12]
 801164e:	3314      	adds	r3, #20
 8011650:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	7a9b      	ldrb	r3, [r3, #10]
 8011656:	f003 0301 	and.w	r3, r3, #1
 801165a:	2b00      	cmp	r3, #0
 801165c:	d015      	beq.n	801168a <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801165e:	68bb      	ldr	r3, [r7, #8]
 8011660:	3304      	adds	r3, #4
 8011662:	461a      	mov	r2, r3
 8011664:	6879      	ldr	r1, [r7, #4]
 8011666:	f44f 7006 	mov.w	r0, #536	@ 0x218
 801166a:	f7fc fe91 	bl	800e390 <tcp_eff_send_mss_netif>
 801166e:	4603      	mov	r3, r0
 8011670:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8011672:	8b7b      	ldrh	r3, [r7, #26]
 8011674:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8011678:	4618      	mov	r0, r3
 801167a:	f7f9 fdd9 	bl	800b230 <lwip_htonl>
 801167e:	4602      	mov	r2, r0
 8011680:	69fb      	ldr	r3, [r7, #28]
 8011682:	601a      	str	r2, [r3, #0]
    opts += 1;
 8011684:	69fb      	ldr	r3, [r7, #28]
 8011686:	3304      	adds	r3, #4
 8011688:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801168a:	68bb      	ldr	r3, [r7, #8]
 801168c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8011690:	2b00      	cmp	r3, #0
 8011692:	da02      	bge.n	801169a <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8011694:	68bb      	ldr	r3, [r7, #8]
 8011696:	2200      	movs	r2, #0
 8011698:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801169a:	68bb      	ldr	r3, [r7, #8]
 801169c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801169e:	2b00      	cmp	r3, #0
 80116a0:	d10c      	bne.n	80116bc <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80116a2:	4b35      	ldr	r3, [pc, #212]	@ (8011778 <tcp_output_segment+0x1b8>)
 80116a4:	681a      	ldr	r2, [r3, #0]
 80116a6:	68bb      	ldr	r3, [r7, #8]
 80116a8:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80116aa:	68fb      	ldr	r3, [r7, #12]
 80116ac:	68db      	ldr	r3, [r3, #12]
 80116ae:	685b      	ldr	r3, [r3, #4]
 80116b0:	4618      	mov	r0, r3
 80116b2:	f7f9 fdbd 	bl	800b230 <lwip_htonl>
 80116b6:	4602      	mov	r2, r0
 80116b8:	68bb      	ldr	r3, [r7, #8]
 80116ba:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80116bc:	68fb      	ldr	r3, [r7, #12]
 80116be:	68da      	ldr	r2, [r3, #12]
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	685b      	ldr	r3, [r3, #4]
 80116c4:	685b      	ldr	r3, [r3, #4]
 80116c6:	1ad3      	subs	r3, r2, r3
 80116c8:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80116ca:	68fb      	ldr	r3, [r7, #12]
 80116cc:	685b      	ldr	r3, [r3, #4]
 80116ce:	8959      	ldrh	r1, [r3, #10]
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	685b      	ldr	r3, [r3, #4]
 80116d4:	8b3a      	ldrh	r2, [r7, #24]
 80116d6:	1a8a      	subs	r2, r1, r2
 80116d8:	b292      	uxth	r2, r2
 80116da:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80116dc:	68fb      	ldr	r3, [r7, #12]
 80116de:	685b      	ldr	r3, [r3, #4]
 80116e0:	8919      	ldrh	r1, [r3, #8]
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	685b      	ldr	r3, [r3, #4]
 80116e6:	8b3a      	ldrh	r2, [r7, #24]
 80116e8:	1a8a      	subs	r2, r1, r2
 80116ea:	b292      	uxth	r2, r2
 80116ec:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	685b      	ldr	r3, [r3, #4]
 80116f2:	68fa      	ldr	r2, [r7, #12]
 80116f4:	68d2      	ldr	r2, [r2, #12]
 80116f6:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80116f8:	68fb      	ldr	r3, [r7, #12]
 80116fa:	68db      	ldr	r3, [r3, #12]
 80116fc:	2200      	movs	r2, #0
 80116fe:	741a      	strb	r2, [r3, #16]
 8011700:	2200      	movs	r2, #0
 8011702:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8011704:	68fb      	ldr	r3, [r7, #12]
 8011706:	68da      	ldr	r2, [r3, #12]
 8011708:	68fb      	ldr	r3, [r7, #12]
 801170a:	7a9b      	ldrb	r3, [r3, #10]
 801170c:	f003 0301 	and.w	r3, r3, #1
 8011710:	2b00      	cmp	r3, #0
 8011712:	d001      	beq.n	8011718 <tcp_output_segment+0x158>
 8011714:	2318      	movs	r3, #24
 8011716:	e000      	b.n	801171a <tcp_output_segment+0x15a>
 8011718:	2314      	movs	r3, #20
 801171a:	4413      	add	r3, r2
 801171c:	69fa      	ldr	r2, [r7, #28]
 801171e:	429a      	cmp	r2, r3
 8011720:	d006      	beq.n	8011730 <tcp_output_segment+0x170>
 8011722:	4b10      	ldr	r3, [pc, #64]	@ (8011764 <tcp_output_segment+0x1a4>)
 8011724:	f240 621c 	movw	r2, #1564	@ 0x61c
 8011728:	4914      	ldr	r1, [pc, #80]	@ (801177c <tcp_output_segment+0x1bc>)
 801172a:	4810      	ldr	r0, [pc, #64]	@ (801176c <tcp_output_segment+0x1ac>)
 801172c:	f004 f904 	bl	8015938 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	6858      	ldr	r0, [r3, #4]
 8011734:	68b9      	ldr	r1, [r7, #8]
 8011736:	68bb      	ldr	r3, [r7, #8]
 8011738:	1d1c      	adds	r4, r3, #4
 801173a:	68bb      	ldr	r3, [r7, #8]
 801173c:	7add      	ldrb	r5, [r3, #11]
 801173e:	68bb      	ldr	r3, [r7, #8]
 8011740:	7a9b      	ldrb	r3, [r3, #10]
 8011742:	687a      	ldr	r2, [r7, #4]
 8011744:	9202      	str	r2, [sp, #8]
 8011746:	2206      	movs	r2, #6
 8011748:	9201      	str	r2, [sp, #4]
 801174a:	9300      	str	r3, [sp, #0]
 801174c:	462b      	mov	r3, r5
 801174e:	4622      	mov	r2, r4
 8011750:	f002 fb6e 	bl	8013e30 <ip4_output_if>
 8011754:	4603      	mov	r3, r0
 8011756:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8011758:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801175c:	4618      	mov	r0, r3
 801175e:	3720      	adds	r7, #32
 8011760:	46bd      	mov	sp, r7
 8011762:	bdb0      	pop	{r4, r5, r7, pc}
 8011764:	080197e8 	.word	0x080197e8
 8011768:	08019dac 	.word	0x08019dac
 801176c:	0801983c 	.word	0x0801983c
 8011770:	08019dcc 	.word	0x08019dcc
 8011774:	08019dec 	.word	0x08019dec
 8011778:	20008a3c 	.word	0x20008a3c
 801177c:	08019e10 	.word	0x08019e10

08011780 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8011780:	b5b0      	push	{r4, r5, r7, lr}
 8011782:	b084      	sub	sp, #16
 8011784:	af00      	add	r7, sp, #0
 8011786:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	2b00      	cmp	r3, #0
 801178c:	d106      	bne.n	801179c <tcp_rexmit_rto_prepare+0x1c>
 801178e:	4b31      	ldr	r3, [pc, #196]	@ (8011854 <tcp_rexmit_rto_prepare+0xd4>)
 8011790:	f240 6263 	movw	r2, #1635	@ 0x663
 8011794:	4930      	ldr	r1, [pc, #192]	@ (8011858 <tcp_rexmit_rto_prepare+0xd8>)
 8011796:	4831      	ldr	r0, [pc, #196]	@ (801185c <tcp_rexmit_rto_prepare+0xdc>)
 8011798:	f004 f8ce 	bl	8015938 <iprintf>

  if (pcb->unacked == NULL) {
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	d102      	bne.n	80117aa <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80117a4:	f06f 0305 	mvn.w	r3, #5
 80117a8:	e050      	b.n	801184c <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80117ae:	60fb      	str	r3, [r7, #12]
 80117b0:	e00b      	b.n	80117ca <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80117b2:	68f8      	ldr	r0, [r7, #12]
 80117b4:	f7ff fee4 	bl	8011580 <tcp_output_segment_busy>
 80117b8:	4603      	mov	r3, r0
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d002      	beq.n	80117c4 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80117be:	f06f 0305 	mvn.w	r3, #5
 80117c2:	e043      	b.n	801184c <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	60fb      	str	r3, [r7, #12]
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	681b      	ldr	r3, [r3, #0]
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d1ef      	bne.n	80117b2 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80117d2:	68f8      	ldr	r0, [r7, #12]
 80117d4:	f7ff fed4 	bl	8011580 <tcp_output_segment_busy>
 80117d8:	4603      	mov	r3, r0
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d002      	beq.n	80117e4 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80117de:	f06f 0305 	mvn.w	r3, #5
 80117e2:	e033      	b.n	801184c <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	2200      	movs	r2, #0
 80117f8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	8b5b      	ldrh	r3, [r3, #26]
 80117fe:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8011802:	b29a      	uxth	r2, r3
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011808:	68fb      	ldr	r3, [r7, #12]
 801180a:	68db      	ldr	r3, [r3, #12]
 801180c:	685b      	ldr	r3, [r3, #4]
 801180e:	4618      	mov	r0, r3
 8011810:	f7f9 fd0e 	bl	800b230 <lwip_htonl>
 8011814:	4604      	mov	r4, r0
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	891b      	ldrh	r3, [r3, #8]
 801181a:	461d      	mov	r5, r3
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	68db      	ldr	r3, [r3, #12]
 8011820:	899b      	ldrh	r3, [r3, #12]
 8011822:	b29b      	uxth	r3, r3
 8011824:	4618      	mov	r0, r3
 8011826:	f7f9 fced 	bl	800b204 <lwip_htons>
 801182a:	4603      	mov	r3, r0
 801182c:	b2db      	uxtb	r3, r3
 801182e:	f003 0303 	and.w	r3, r3, #3
 8011832:	2b00      	cmp	r3, #0
 8011834:	d001      	beq.n	801183a <tcp_rexmit_rto_prepare+0xba>
 8011836:	2301      	movs	r3, #1
 8011838:	e000      	b.n	801183c <tcp_rexmit_rto_prepare+0xbc>
 801183a:	2300      	movs	r3, #0
 801183c:	442b      	add	r3, r5
 801183e:	18e2      	adds	r2, r4, r3
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	2200      	movs	r2, #0
 8011848:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801184a:	2300      	movs	r3, #0
}
 801184c:	4618      	mov	r0, r3
 801184e:	3710      	adds	r7, #16
 8011850:	46bd      	mov	sp, r7
 8011852:	bdb0      	pop	{r4, r5, r7, pc}
 8011854:	080197e8 	.word	0x080197e8
 8011858:	08019e24 	.word	0x08019e24
 801185c:	0801983c 	.word	0x0801983c

08011860 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8011860:	b580      	push	{r7, lr}
 8011862:	b082      	sub	sp, #8
 8011864:	af00      	add	r7, sp, #0
 8011866:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	2b00      	cmp	r3, #0
 801186c:	d106      	bne.n	801187c <tcp_rexmit_rto_commit+0x1c>
 801186e:	4b0d      	ldr	r3, [pc, #52]	@ (80118a4 <tcp_rexmit_rto_commit+0x44>)
 8011870:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8011874:	490c      	ldr	r1, [pc, #48]	@ (80118a8 <tcp_rexmit_rto_commit+0x48>)
 8011876:	480d      	ldr	r0, [pc, #52]	@ (80118ac <tcp_rexmit_rto_commit+0x4c>)
 8011878:	f004 f85e 	bl	8015938 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011882:	2bff      	cmp	r3, #255	@ 0xff
 8011884:	d007      	beq.n	8011896 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801188c:	3301      	adds	r3, #1
 801188e:	b2da      	uxtb	r2, r3
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8011896:	6878      	ldr	r0, [r7, #4]
 8011898:	f7ff fc7e 	bl	8011198 <tcp_output>
}
 801189c:	bf00      	nop
 801189e:	3708      	adds	r7, #8
 80118a0:	46bd      	mov	sp, r7
 80118a2:	bd80      	pop	{r7, pc}
 80118a4:	080197e8 	.word	0x080197e8
 80118a8:	08019e48 	.word	0x08019e48
 80118ac:	0801983c 	.word	0x0801983c

080118b0 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80118b0:	b580      	push	{r7, lr}
 80118b2:	b082      	sub	sp, #8
 80118b4:	af00      	add	r7, sp, #0
 80118b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d106      	bne.n	80118cc <tcp_rexmit_rto+0x1c>
 80118be:	4b0a      	ldr	r3, [pc, #40]	@ (80118e8 <tcp_rexmit_rto+0x38>)
 80118c0:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 80118c4:	4909      	ldr	r1, [pc, #36]	@ (80118ec <tcp_rexmit_rto+0x3c>)
 80118c6:	480a      	ldr	r0, [pc, #40]	@ (80118f0 <tcp_rexmit_rto+0x40>)
 80118c8:	f004 f836 	bl	8015938 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80118cc:	6878      	ldr	r0, [r7, #4]
 80118ce:	f7ff ff57 	bl	8011780 <tcp_rexmit_rto_prepare>
 80118d2:	4603      	mov	r3, r0
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	d102      	bne.n	80118de <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80118d8:	6878      	ldr	r0, [r7, #4]
 80118da:	f7ff ffc1 	bl	8011860 <tcp_rexmit_rto_commit>
  }
}
 80118de:	bf00      	nop
 80118e0:	3708      	adds	r7, #8
 80118e2:	46bd      	mov	sp, r7
 80118e4:	bd80      	pop	{r7, pc}
 80118e6:	bf00      	nop
 80118e8:	080197e8 	.word	0x080197e8
 80118ec:	08019e6c 	.word	0x08019e6c
 80118f0:	0801983c 	.word	0x0801983c

080118f4 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 80118f4:	b590      	push	{r4, r7, lr}
 80118f6:	b085      	sub	sp, #20
 80118f8:	af00      	add	r7, sp, #0
 80118fa:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d106      	bne.n	8011910 <tcp_rexmit+0x1c>
 8011902:	4b2f      	ldr	r3, [pc, #188]	@ (80119c0 <tcp_rexmit+0xcc>)
 8011904:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8011908:	492e      	ldr	r1, [pc, #184]	@ (80119c4 <tcp_rexmit+0xd0>)
 801190a:	482f      	ldr	r0, [pc, #188]	@ (80119c8 <tcp_rexmit+0xd4>)
 801190c:	f004 f814 	bl	8015938 <iprintf>

  if (pcb->unacked == NULL) {
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011914:	2b00      	cmp	r3, #0
 8011916:	d102      	bne.n	801191e <tcp_rexmit+0x2a>
    return ERR_VAL;
 8011918:	f06f 0305 	mvn.w	r3, #5
 801191c:	e04c      	b.n	80119b8 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011922:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8011924:	68b8      	ldr	r0, [r7, #8]
 8011926:	f7ff fe2b 	bl	8011580 <tcp_output_segment_busy>
 801192a:	4603      	mov	r3, r0
 801192c:	2b00      	cmp	r3, #0
 801192e:	d002      	beq.n	8011936 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8011930:	f06f 0305 	mvn.w	r3, #5
 8011934:	e040      	b.n	80119b8 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8011936:	68bb      	ldr	r3, [r7, #8]
 8011938:	681a      	ldr	r2, [r3, #0]
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	336c      	adds	r3, #108	@ 0x6c
 8011942:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8011944:	e002      	b.n	801194c <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801194c:	68fb      	ldr	r3, [r7, #12]
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	2b00      	cmp	r3, #0
 8011952:	d011      	beq.n	8011978 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011954:	68fb      	ldr	r3, [r7, #12]
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	68db      	ldr	r3, [r3, #12]
 801195a:	685b      	ldr	r3, [r3, #4]
 801195c:	4618      	mov	r0, r3
 801195e:	f7f9 fc67 	bl	800b230 <lwip_htonl>
 8011962:	4604      	mov	r4, r0
 8011964:	68bb      	ldr	r3, [r7, #8]
 8011966:	68db      	ldr	r3, [r3, #12]
 8011968:	685b      	ldr	r3, [r3, #4]
 801196a:	4618      	mov	r0, r3
 801196c:	f7f9 fc60 	bl	800b230 <lwip_htonl>
 8011970:	4603      	mov	r3, r0
 8011972:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8011974:	2b00      	cmp	r3, #0
 8011976:	dbe6      	blt.n	8011946 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	681a      	ldr	r2, [r3, #0]
 801197c:	68bb      	ldr	r3, [r7, #8]
 801197e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8011980:	68fb      	ldr	r3, [r7, #12]
 8011982:	68ba      	ldr	r2, [r7, #8]
 8011984:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8011986:	68bb      	ldr	r3, [r7, #8]
 8011988:	681b      	ldr	r3, [r3, #0]
 801198a:	2b00      	cmp	r3, #0
 801198c:	d103      	bne.n	8011996 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	2200      	movs	r2, #0
 8011992:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801199c:	2bff      	cmp	r3, #255	@ 0xff
 801199e:	d007      	beq.n	80119b0 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80119a6:	3301      	adds	r3, #1
 80119a8:	b2da      	uxtb	r2, r3
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	2200      	movs	r2, #0
 80119b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 80119b6:	2300      	movs	r3, #0
}
 80119b8:	4618      	mov	r0, r3
 80119ba:	3714      	adds	r7, #20
 80119bc:	46bd      	mov	sp, r7
 80119be:	bd90      	pop	{r4, r7, pc}
 80119c0:	080197e8 	.word	0x080197e8
 80119c4:	08019e88 	.word	0x08019e88
 80119c8:	0801983c 	.word	0x0801983c

080119cc <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80119cc:	b580      	push	{r7, lr}
 80119ce:	b082      	sub	sp, #8
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d106      	bne.n	80119e8 <tcp_rexmit_fast+0x1c>
 80119da:	4b2a      	ldr	r3, [pc, #168]	@ (8011a84 <tcp_rexmit_fast+0xb8>)
 80119dc:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 80119e0:	4929      	ldr	r1, [pc, #164]	@ (8011a88 <tcp_rexmit_fast+0xbc>)
 80119e2:	482a      	ldr	r0, [pc, #168]	@ (8011a8c <tcp_rexmit_fast+0xc0>)
 80119e4:	f003 ffa8 	bl	8015938 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d045      	beq.n	8011a7c <tcp_rexmit_fast+0xb0>
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	8b5b      	ldrh	r3, [r3, #26]
 80119f4:	f003 0304 	and.w	r3, r3, #4
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d13f      	bne.n	8011a7c <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 80119fc:	6878      	ldr	r0, [r7, #4]
 80119fe:	f7ff ff79 	bl	80118f4 <tcp_rexmit>
 8011a02:	4603      	mov	r3, r0
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d139      	bne.n	8011a7c <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8011a14:	4293      	cmp	r3, r2
 8011a16:	bf28      	it	cs
 8011a18:	4613      	movcs	r3, r2
 8011a1a:	b29b      	uxth	r3, r3
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	da00      	bge.n	8011a22 <tcp_rexmit_fast+0x56>
 8011a20:	3301      	adds	r3, #1
 8011a22:	105b      	asrs	r3, r3, #1
 8011a24:	b29a      	uxth	r2, r3
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8011a32:	461a      	mov	r2, r3
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011a38:	005b      	lsls	r3, r3, #1
 8011a3a:	429a      	cmp	r2, r3
 8011a3c:	d206      	bcs.n	8011a4c <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011a42:	005b      	lsls	r3, r3, #1
 8011a44:	b29a      	uxth	r2, r3
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011a56:	4619      	mov	r1, r3
 8011a58:	0049      	lsls	r1, r1, #1
 8011a5a:	440b      	add	r3, r1
 8011a5c:	b29b      	uxth	r3, r3
 8011a5e:	4413      	add	r3, r2
 8011a60:	b29a      	uxth	r2, r3
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	8b5b      	ldrh	r3, [r3, #26]
 8011a6c:	f043 0304 	orr.w	r3, r3, #4
 8011a70:	b29a      	uxth	r2, r3
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	2200      	movs	r2, #0
 8011a7a:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8011a7c:	bf00      	nop
 8011a7e:	3708      	adds	r7, #8
 8011a80:	46bd      	mov	sp, r7
 8011a82:	bd80      	pop	{r7, pc}
 8011a84:	080197e8 	.word	0x080197e8
 8011a88:	08019ea0 	.word	0x08019ea0
 8011a8c:	0801983c 	.word	0x0801983c

08011a90 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8011a90:	b580      	push	{r7, lr}
 8011a92:	b086      	sub	sp, #24
 8011a94:	af00      	add	r7, sp, #0
 8011a96:	60f8      	str	r0, [r7, #12]
 8011a98:	607b      	str	r3, [r7, #4]
 8011a9a:	460b      	mov	r3, r1
 8011a9c:	817b      	strh	r3, [r7, #10]
 8011a9e:	4613      	mov	r3, r2
 8011aa0:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8011aa2:	897a      	ldrh	r2, [r7, #10]
 8011aa4:	893b      	ldrh	r3, [r7, #8]
 8011aa6:	4413      	add	r3, r2
 8011aa8:	b29b      	uxth	r3, r3
 8011aaa:	3314      	adds	r3, #20
 8011aac:	b29b      	uxth	r3, r3
 8011aae:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011ab2:	4619      	mov	r1, r3
 8011ab4:	2022      	movs	r0, #34	@ 0x22
 8011ab6:	f7fa fc1b 	bl	800c2f0 <pbuf_alloc>
 8011aba:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8011abc:	697b      	ldr	r3, [r7, #20]
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d04d      	beq.n	8011b5e <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8011ac2:	897b      	ldrh	r3, [r7, #10]
 8011ac4:	3313      	adds	r3, #19
 8011ac6:	697a      	ldr	r2, [r7, #20]
 8011ac8:	8952      	ldrh	r2, [r2, #10]
 8011aca:	4293      	cmp	r3, r2
 8011acc:	db06      	blt.n	8011adc <tcp_output_alloc_header_common+0x4c>
 8011ace:	4b26      	ldr	r3, [pc, #152]	@ (8011b68 <tcp_output_alloc_header_common+0xd8>)
 8011ad0:	f240 7223 	movw	r2, #1827	@ 0x723
 8011ad4:	4925      	ldr	r1, [pc, #148]	@ (8011b6c <tcp_output_alloc_header_common+0xdc>)
 8011ad6:	4826      	ldr	r0, [pc, #152]	@ (8011b70 <tcp_output_alloc_header_common+0xe0>)
 8011ad8:	f003 ff2e 	bl	8015938 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8011adc:	697b      	ldr	r3, [r7, #20]
 8011ade:	685b      	ldr	r3, [r3, #4]
 8011ae0:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8011ae2:	8c3b      	ldrh	r3, [r7, #32]
 8011ae4:	4618      	mov	r0, r3
 8011ae6:	f7f9 fb8d 	bl	800b204 <lwip_htons>
 8011aea:	4603      	mov	r3, r0
 8011aec:	461a      	mov	r2, r3
 8011aee:	693b      	ldr	r3, [r7, #16]
 8011af0:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8011af2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011af4:	4618      	mov	r0, r3
 8011af6:	f7f9 fb85 	bl	800b204 <lwip_htons>
 8011afa:	4603      	mov	r3, r0
 8011afc:	461a      	mov	r2, r3
 8011afe:	693b      	ldr	r3, [r7, #16]
 8011b00:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8011b02:	693b      	ldr	r3, [r7, #16]
 8011b04:	687a      	ldr	r2, [r7, #4]
 8011b06:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8011b08:	68f8      	ldr	r0, [r7, #12]
 8011b0a:	f7f9 fb91 	bl	800b230 <lwip_htonl>
 8011b0e:	4602      	mov	r2, r0
 8011b10:	693b      	ldr	r3, [r7, #16]
 8011b12:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8011b14:	897b      	ldrh	r3, [r7, #10]
 8011b16:	089b      	lsrs	r3, r3, #2
 8011b18:	b29b      	uxth	r3, r3
 8011b1a:	3305      	adds	r3, #5
 8011b1c:	b29b      	uxth	r3, r3
 8011b1e:	031b      	lsls	r3, r3, #12
 8011b20:	b29a      	uxth	r2, r3
 8011b22:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011b26:	b29b      	uxth	r3, r3
 8011b28:	4313      	orrs	r3, r2
 8011b2a:	b29b      	uxth	r3, r3
 8011b2c:	4618      	mov	r0, r3
 8011b2e:	f7f9 fb69 	bl	800b204 <lwip_htons>
 8011b32:	4603      	mov	r3, r0
 8011b34:	461a      	mov	r2, r3
 8011b36:	693b      	ldr	r3, [r7, #16]
 8011b38:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8011b3a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011b3c:	4618      	mov	r0, r3
 8011b3e:	f7f9 fb61 	bl	800b204 <lwip_htons>
 8011b42:	4603      	mov	r3, r0
 8011b44:	461a      	mov	r2, r3
 8011b46:	693b      	ldr	r3, [r7, #16]
 8011b48:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8011b4a:	693b      	ldr	r3, [r7, #16]
 8011b4c:	2200      	movs	r2, #0
 8011b4e:	741a      	strb	r2, [r3, #16]
 8011b50:	2200      	movs	r2, #0
 8011b52:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8011b54:	693b      	ldr	r3, [r7, #16]
 8011b56:	2200      	movs	r2, #0
 8011b58:	749a      	strb	r2, [r3, #18]
 8011b5a:	2200      	movs	r2, #0
 8011b5c:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8011b5e:	697b      	ldr	r3, [r7, #20]
}
 8011b60:	4618      	mov	r0, r3
 8011b62:	3718      	adds	r7, #24
 8011b64:	46bd      	mov	sp, r7
 8011b66:	bd80      	pop	{r7, pc}
 8011b68:	080197e8 	.word	0x080197e8
 8011b6c:	08019ec0 	.word	0x08019ec0
 8011b70:	0801983c 	.word	0x0801983c

08011b74 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8011b74:	b5b0      	push	{r4, r5, r7, lr}
 8011b76:	b08a      	sub	sp, #40	@ 0x28
 8011b78:	af04      	add	r7, sp, #16
 8011b7a:	60f8      	str	r0, [r7, #12]
 8011b7c:	607b      	str	r3, [r7, #4]
 8011b7e:	460b      	mov	r3, r1
 8011b80:	817b      	strh	r3, [r7, #10]
 8011b82:	4613      	mov	r3, r2
 8011b84:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d106      	bne.n	8011b9a <tcp_output_alloc_header+0x26>
 8011b8c:	4b15      	ldr	r3, [pc, #84]	@ (8011be4 <tcp_output_alloc_header+0x70>)
 8011b8e:	f240 7242 	movw	r2, #1858	@ 0x742
 8011b92:	4915      	ldr	r1, [pc, #84]	@ (8011be8 <tcp_output_alloc_header+0x74>)
 8011b94:	4815      	ldr	r0, [pc, #84]	@ (8011bec <tcp_output_alloc_header+0x78>)
 8011b96:	f003 fecf 	bl	8015938 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	8adb      	ldrh	r3, [r3, #22]
 8011ba2:	68fa      	ldr	r2, [r7, #12]
 8011ba4:	8b12      	ldrh	r2, [r2, #24]
 8011ba6:	68f9      	ldr	r1, [r7, #12]
 8011ba8:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8011baa:	893d      	ldrh	r5, [r7, #8]
 8011bac:	897c      	ldrh	r4, [r7, #10]
 8011bae:	9103      	str	r1, [sp, #12]
 8011bb0:	2110      	movs	r1, #16
 8011bb2:	9102      	str	r1, [sp, #8]
 8011bb4:	9201      	str	r2, [sp, #4]
 8011bb6:	9300      	str	r3, [sp, #0]
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	462a      	mov	r2, r5
 8011bbc:	4621      	mov	r1, r4
 8011bbe:	f7ff ff67 	bl	8011a90 <tcp_output_alloc_header_common>
 8011bc2:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8011bc4:	697b      	ldr	r3, [r7, #20]
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d006      	beq.n	8011bd8 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011bce:	68fa      	ldr	r2, [r7, #12]
 8011bd0:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8011bd2:	441a      	add	r2, r3
 8011bd4:	68fb      	ldr	r3, [r7, #12]
 8011bd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8011bd8:	697b      	ldr	r3, [r7, #20]
}
 8011bda:	4618      	mov	r0, r3
 8011bdc:	3718      	adds	r7, #24
 8011bde:	46bd      	mov	sp, r7
 8011be0:	bdb0      	pop	{r4, r5, r7, pc}
 8011be2:	bf00      	nop
 8011be4:	080197e8 	.word	0x080197e8
 8011be8:	08019ef0 	.word	0x08019ef0
 8011bec:	0801983c 	.word	0x0801983c

08011bf0 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8011bf0:	b580      	push	{r7, lr}
 8011bf2:	b088      	sub	sp, #32
 8011bf4:	af00      	add	r7, sp, #0
 8011bf6:	60f8      	str	r0, [r7, #12]
 8011bf8:	60b9      	str	r1, [r7, #8]
 8011bfa:	4611      	mov	r1, r2
 8011bfc:	461a      	mov	r2, r3
 8011bfe:	460b      	mov	r3, r1
 8011c00:	71fb      	strb	r3, [r7, #7]
 8011c02:	4613      	mov	r3, r2
 8011c04:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8011c06:	2300      	movs	r3, #0
 8011c08:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8011c0a:	68bb      	ldr	r3, [r7, #8]
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d106      	bne.n	8011c1e <tcp_output_fill_options+0x2e>
 8011c10:	4b12      	ldr	r3, [pc, #72]	@ (8011c5c <tcp_output_fill_options+0x6c>)
 8011c12:	f240 7256 	movw	r2, #1878	@ 0x756
 8011c16:	4912      	ldr	r1, [pc, #72]	@ (8011c60 <tcp_output_fill_options+0x70>)
 8011c18:	4812      	ldr	r0, [pc, #72]	@ (8011c64 <tcp_output_fill_options+0x74>)
 8011c1a:	f003 fe8d 	bl	8015938 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8011c1e:	68bb      	ldr	r3, [r7, #8]
 8011c20:	685b      	ldr	r3, [r3, #4]
 8011c22:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8011c24:	69bb      	ldr	r3, [r7, #24]
 8011c26:	3314      	adds	r3, #20
 8011c28:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8011c2a:	8bfb      	ldrh	r3, [r7, #30]
 8011c2c:	009b      	lsls	r3, r3, #2
 8011c2e:	461a      	mov	r2, r3
 8011c30:	79fb      	ldrb	r3, [r7, #7]
 8011c32:	009b      	lsls	r3, r3, #2
 8011c34:	f003 0304 	and.w	r3, r3, #4
 8011c38:	4413      	add	r3, r2
 8011c3a:	3314      	adds	r3, #20
 8011c3c:	69ba      	ldr	r2, [r7, #24]
 8011c3e:	4413      	add	r3, r2
 8011c40:	697a      	ldr	r2, [r7, #20]
 8011c42:	429a      	cmp	r2, r3
 8011c44:	d006      	beq.n	8011c54 <tcp_output_fill_options+0x64>
 8011c46:	4b05      	ldr	r3, [pc, #20]	@ (8011c5c <tcp_output_fill_options+0x6c>)
 8011c48:	f240 7275 	movw	r2, #1909	@ 0x775
 8011c4c:	4906      	ldr	r1, [pc, #24]	@ (8011c68 <tcp_output_fill_options+0x78>)
 8011c4e:	4805      	ldr	r0, [pc, #20]	@ (8011c64 <tcp_output_fill_options+0x74>)
 8011c50:	f003 fe72 	bl	8015938 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8011c54:	bf00      	nop
 8011c56:	3720      	adds	r7, #32
 8011c58:	46bd      	mov	sp, r7
 8011c5a:	bd80      	pop	{r7, pc}
 8011c5c:	080197e8 	.word	0x080197e8
 8011c60:	08019f18 	.word	0x08019f18
 8011c64:	0801983c 	.word	0x0801983c
 8011c68:	08019e10 	.word	0x08019e10

08011c6c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8011c6c:	b580      	push	{r7, lr}
 8011c6e:	b08a      	sub	sp, #40	@ 0x28
 8011c70:	af04      	add	r7, sp, #16
 8011c72:	60f8      	str	r0, [r7, #12]
 8011c74:	60b9      	str	r1, [r7, #8]
 8011c76:	607a      	str	r2, [r7, #4]
 8011c78:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8011c7a:	68bb      	ldr	r3, [r7, #8]
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d106      	bne.n	8011c8e <tcp_output_control_segment+0x22>
 8011c80:	4b1c      	ldr	r3, [pc, #112]	@ (8011cf4 <tcp_output_control_segment+0x88>)
 8011c82:	f240 7287 	movw	r2, #1927	@ 0x787
 8011c86:	491c      	ldr	r1, [pc, #112]	@ (8011cf8 <tcp_output_control_segment+0x8c>)
 8011c88:	481c      	ldr	r0, [pc, #112]	@ (8011cfc <tcp_output_control_segment+0x90>)
 8011c8a:	f003 fe55 	bl	8015938 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8011c8e:	683a      	ldr	r2, [r7, #0]
 8011c90:	6879      	ldr	r1, [r7, #4]
 8011c92:	68f8      	ldr	r0, [r7, #12]
 8011c94:	f7fe ff42 	bl	8010b1c <tcp_route>
 8011c98:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8011c9a:	693b      	ldr	r3, [r7, #16]
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d102      	bne.n	8011ca6 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8011ca0:	23fc      	movs	r3, #252	@ 0xfc
 8011ca2:	75fb      	strb	r3, [r7, #23]
 8011ca4:	e01c      	b.n	8011ce0 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d006      	beq.n	8011cba <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8011cac:	68fb      	ldr	r3, [r7, #12]
 8011cae:	7adb      	ldrb	r3, [r3, #11]
 8011cb0:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8011cb2:	68fb      	ldr	r3, [r7, #12]
 8011cb4:	7a9b      	ldrb	r3, [r3, #10]
 8011cb6:	757b      	strb	r3, [r7, #21]
 8011cb8:	e003      	b.n	8011cc2 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8011cba:	23ff      	movs	r3, #255	@ 0xff
 8011cbc:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8011cbe:	2300      	movs	r3, #0
 8011cc0:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8011cc2:	7dba      	ldrb	r2, [r7, #22]
 8011cc4:	693b      	ldr	r3, [r7, #16]
 8011cc6:	9302      	str	r3, [sp, #8]
 8011cc8:	2306      	movs	r3, #6
 8011cca:	9301      	str	r3, [sp, #4]
 8011ccc:	7d7b      	ldrb	r3, [r7, #21]
 8011cce:	9300      	str	r3, [sp, #0]
 8011cd0:	4613      	mov	r3, r2
 8011cd2:	683a      	ldr	r2, [r7, #0]
 8011cd4:	6879      	ldr	r1, [r7, #4]
 8011cd6:	68b8      	ldr	r0, [r7, #8]
 8011cd8:	f002 f8aa 	bl	8013e30 <ip4_output_if>
 8011cdc:	4603      	mov	r3, r0
 8011cde:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8011ce0:	68b8      	ldr	r0, [r7, #8]
 8011ce2:	f7fa fde9 	bl	800c8b8 <pbuf_free>
  return err;
 8011ce6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011cea:	4618      	mov	r0, r3
 8011cec:	3718      	adds	r7, #24
 8011cee:	46bd      	mov	sp, r7
 8011cf0:	bd80      	pop	{r7, pc}
 8011cf2:	bf00      	nop
 8011cf4:	080197e8 	.word	0x080197e8
 8011cf8:	08019f40 	.word	0x08019f40
 8011cfc:	0801983c 	.word	0x0801983c

08011d00 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8011d00:	b590      	push	{r4, r7, lr}
 8011d02:	b08b      	sub	sp, #44	@ 0x2c
 8011d04:	af04      	add	r7, sp, #16
 8011d06:	60f8      	str	r0, [r7, #12]
 8011d08:	60b9      	str	r1, [r7, #8]
 8011d0a:	607a      	str	r2, [r7, #4]
 8011d0c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8011d0e:	683b      	ldr	r3, [r7, #0]
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d106      	bne.n	8011d22 <tcp_rst+0x22>
 8011d14:	4b1f      	ldr	r3, [pc, #124]	@ (8011d94 <tcp_rst+0x94>)
 8011d16:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8011d1a:	491f      	ldr	r1, [pc, #124]	@ (8011d98 <tcp_rst+0x98>)
 8011d1c:	481f      	ldr	r0, [pc, #124]	@ (8011d9c <tcp_rst+0x9c>)
 8011d1e:	f003 fe0b 	bl	8015938 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8011d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d106      	bne.n	8011d36 <tcp_rst+0x36>
 8011d28:	4b1a      	ldr	r3, [pc, #104]	@ (8011d94 <tcp_rst+0x94>)
 8011d2a:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8011d2e:	491c      	ldr	r1, [pc, #112]	@ (8011da0 <tcp_rst+0xa0>)
 8011d30:	481a      	ldr	r0, [pc, #104]	@ (8011d9c <tcp_rst+0x9c>)
 8011d32:	f003 fe01 	bl	8015938 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011d36:	2300      	movs	r3, #0
 8011d38:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8011d3a:	f246 0308 	movw	r3, #24584	@ 0x6008
 8011d3e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8011d40:	7dfb      	ldrb	r3, [r7, #23]
 8011d42:	b29c      	uxth	r4, r3
 8011d44:	68b8      	ldr	r0, [r7, #8]
 8011d46:	f7f9 fa73 	bl	800b230 <lwip_htonl>
 8011d4a:	4602      	mov	r2, r0
 8011d4c:	8abb      	ldrh	r3, [r7, #20]
 8011d4e:	9303      	str	r3, [sp, #12]
 8011d50:	2314      	movs	r3, #20
 8011d52:	9302      	str	r3, [sp, #8]
 8011d54:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8011d56:	9301      	str	r3, [sp, #4]
 8011d58:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011d5a:	9300      	str	r3, [sp, #0]
 8011d5c:	4613      	mov	r3, r2
 8011d5e:	2200      	movs	r2, #0
 8011d60:	4621      	mov	r1, r4
 8011d62:	6878      	ldr	r0, [r7, #4]
 8011d64:	f7ff fe94 	bl	8011a90 <tcp_output_alloc_header_common>
 8011d68:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8011d6a:	693b      	ldr	r3, [r7, #16]
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	d00c      	beq.n	8011d8a <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011d70:	7dfb      	ldrb	r3, [r7, #23]
 8011d72:	2200      	movs	r2, #0
 8011d74:	6939      	ldr	r1, [r7, #16]
 8011d76:	68f8      	ldr	r0, [r7, #12]
 8011d78:	f7ff ff3a 	bl	8011bf0 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8011d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d7e:	683a      	ldr	r2, [r7, #0]
 8011d80:	6939      	ldr	r1, [r7, #16]
 8011d82:	68f8      	ldr	r0, [r7, #12]
 8011d84:	f7ff ff72 	bl	8011c6c <tcp_output_control_segment>
 8011d88:	e000      	b.n	8011d8c <tcp_rst+0x8c>
    return;
 8011d8a:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8011d8c:	371c      	adds	r7, #28
 8011d8e:	46bd      	mov	sp, r7
 8011d90:	bd90      	pop	{r4, r7, pc}
 8011d92:	bf00      	nop
 8011d94:	080197e8 	.word	0x080197e8
 8011d98:	08019f6c 	.word	0x08019f6c
 8011d9c:	0801983c 	.word	0x0801983c
 8011da0:	08019f88 	.word	0x08019f88

08011da4 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8011da4:	b590      	push	{r4, r7, lr}
 8011da6:	b087      	sub	sp, #28
 8011da8:	af00      	add	r7, sp, #0
 8011daa:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8011dac:	2300      	movs	r3, #0
 8011dae:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8011db0:	2300      	movs	r3, #0
 8011db2:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d106      	bne.n	8011dc8 <tcp_send_empty_ack+0x24>
 8011dba:	4b28      	ldr	r3, [pc, #160]	@ (8011e5c <tcp_send_empty_ack+0xb8>)
 8011dbc:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8011dc0:	4927      	ldr	r1, [pc, #156]	@ (8011e60 <tcp_send_empty_ack+0xbc>)
 8011dc2:	4828      	ldr	r0, [pc, #160]	@ (8011e64 <tcp_send_empty_ack+0xc0>)
 8011dc4:	f003 fdb8 	bl	8015938 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011dc8:	7dfb      	ldrb	r3, [r7, #23]
 8011dca:	009b      	lsls	r3, r3, #2
 8011dcc:	b2db      	uxtb	r3, r3
 8011dce:	f003 0304 	and.w	r3, r3, #4
 8011dd2:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8011dd4:	7d7b      	ldrb	r3, [r7, #21]
 8011dd6:	b29c      	uxth	r4, r3
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011ddc:	4618      	mov	r0, r3
 8011dde:	f7f9 fa27 	bl	800b230 <lwip_htonl>
 8011de2:	4603      	mov	r3, r0
 8011de4:	2200      	movs	r2, #0
 8011de6:	4621      	mov	r1, r4
 8011de8:	6878      	ldr	r0, [r7, #4]
 8011dea:	f7ff fec3 	bl	8011b74 <tcp_output_alloc_header>
 8011dee:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011df0:	693b      	ldr	r3, [r7, #16]
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d109      	bne.n	8011e0a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	8b5b      	ldrh	r3, [r3, #26]
 8011dfa:	f043 0303 	orr.w	r3, r3, #3
 8011dfe:	b29a      	uxth	r2, r3
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8011e04:	f06f 0301 	mvn.w	r3, #1
 8011e08:	e023      	b.n	8011e52 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8011e0a:	7dbb      	ldrb	r3, [r7, #22]
 8011e0c:	7dfa      	ldrb	r2, [r7, #23]
 8011e0e:	6939      	ldr	r1, [r7, #16]
 8011e10:	6878      	ldr	r0, [r7, #4]
 8011e12:	f7ff feed 	bl	8011bf0 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011e16:	687a      	ldr	r2, [r7, #4]
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	3304      	adds	r3, #4
 8011e1c:	6939      	ldr	r1, [r7, #16]
 8011e1e:	6878      	ldr	r0, [r7, #4]
 8011e20:	f7ff ff24 	bl	8011c6c <tcp_output_control_segment>
 8011e24:	4603      	mov	r3, r0
 8011e26:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8011e28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d007      	beq.n	8011e40 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	8b5b      	ldrh	r3, [r3, #26]
 8011e34:	f043 0303 	orr.w	r3, r3, #3
 8011e38:	b29a      	uxth	r2, r3
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	835a      	strh	r2, [r3, #26]
 8011e3e:	e006      	b.n	8011e4e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	8b5b      	ldrh	r3, [r3, #26]
 8011e44:	f023 0303 	bic.w	r3, r3, #3
 8011e48:	b29a      	uxth	r2, r3
 8011e4a:	687b      	ldr	r3, [r7, #4]
 8011e4c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8011e4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011e52:	4618      	mov	r0, r3
 8011e54:	371c      	adds	r7, #28
 8011e56:	46bd      	mov	sp, r7
 8011e58:	bd90      	pop	{r4, r7, pc}
 8011e5a:	bf00      	nop
 8011e5c:	080197e8 	.word	0x080197e8
 8011e60:	08019fa4 	.word	0x08019fa4
 8011e64:	0801983c 	.word	0x0801983c

08011e68 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8011e68:	b590      	push	{r4, r7, lr}
 8011e6a:	b087      	sub	sp, #28
 8011e6c:	af00      	add	r7, sp, #0
 8011e6e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011e70:	2300      	movs	r3, #0
 8011e72:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d106      	bne.n	8011e88 <tcp_keepalive+0x20>
 8011e7a:	4b18      	ldr	r3, [pc, #96]	@ (8011edc <tcp_keepalive+0x74>)
 8011e7c:	f640 0224 	movw	r2, #2084	@ 0x824
 8011e80:	4917      	ldr	r1, [pc, #92]	@ (8011ee0 <tcp_keepalive+0x78>)
 8011e82:	4818      	ldr	r0, [pc, #96]	@ (8011ee4 <tcp_keepalive+0x7c>)
 8011e84:	f003 fd58 	bl	8015938 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8011e88:	7dfb      	ldrb	r3, [r7, #23]
 8011e8a:	b29c      	uxth	r4, r3
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011e90:	3b01      	subs	r3, #1
 8011e92:	4618      	mov	r0, r3
 8011e94:	f7f9 f9cc 	bl	800b230 <lwip_htonl>
 8011e98:	4603      	mov	r3, r0
 8011e9a:	2200      	movs	r2, #0
 8011e9c:	4621      	mov	r1, r4
 8011e9e:	6878      	ldr	r0, [r7, #4]
 8011ea0:	f7ff fe68 	bl	8011b74 <tcp_output_alloc_header>
 8011ea4:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011ea6:	693b      	ldr	r3, [r7, #16]
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d102      	bne.n	8011eb2 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8011eac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011eb0:	e010      	b.n	8011ed4 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011eb2:	7dfb      	ldrb	r3, [r7, #23]
 8011eb4:	2200      	movs	r2, #0
 8011eb6:	6939      	ldr	r1, [r7, #16]
 8011eb8:	6878      	ldr	r0, [r7, #4]
 8011eba:	f7ff fe99 	bl	8011bf0 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011ebe:	687a      	ldr	r2, [r7, #4]
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	3304      	adds	r3, #4
 8011ec4:	6939      	ldr	r1, [r7, #16]
 8011ec6:	6878      	ldr	r0, [r7, #4]
 8011ec8:	f7ff fed0 	bl	8011c6c <tcp_output_control_segment>
 8011ecc:	4603      	mov	r3, r0
 8011ece:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8011ed0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011ed4:	4618      	mov	r0, r3
 8011ed6:	371c      	adds	r7, #28
 8011ed8:	46bd      	mov	sp, r7
 8011eda:	bd90      	pop	{r4, r7, pc}
 8011edc:	080197e8 	.word	0x080197e8
 8011ee0:	08019fc4 	.word	0x08019fc4
 8011ee4:	0801983c 	.word	0x0801983c

08011ee8 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8011ee8:	b590      	push	{r4, r7, lr}
 8011eea:	b08b      	sub	sp, #44	@ 0x2c
 8011eec:	af00      	add	r7, sp, #0
 8011eee:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011ef0:	2300      	movs	r3, #0
 8011ef2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8011ef6:	687b      	ldr	r3, [r7, #4]
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d106      	bne.n	8011f0a <tcp_zero_window_probe+0x22>
 8011efc:	4b4c      	ldr	r3, [pc, #304]	@ (8012030 <tcp_zero_window_probe+0x148>)
 8011efe:	f640 024f 	movw	r2, #2127	@ 0x84f
 8011f02:	494c      	ldr	r1, [pc, #304]	@ (8012034 <tcp_zero_window_probe+0x14c>)
 8011f04:	484c      	ldr	r0, [pc, #304]	@ (8012038 <tcp_zero_window_probe+0x150>)
 8011f06:	f003 fd17 	bl	8015938 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011f0e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8011f10:	6a3b      	ldr	r3, [r7, #32]
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d101      	bne.n	8011f1a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8011f16:	2300      	movs	r3, #0
 8011f18:	e086      	b.n	8012028 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8011f20:	2bff      	cmp	r3, #255	@ 0xff
 8011f22:	d007      	beq.n	8011f34 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8011f2a:	3301      	adds	r3, #1
 8011f2c:	b2da      	uxtb	r2, r3
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8011f34:	6a3b      	ldr	r3, [r7, #32]
 8011f36:	68db      	ldr	r3, [r3, #12]
 8011f38:	899b      	ldrh	r3, [r3, #12]
 8011f3a:	b29b      	uxth	r3, r3
 8011f3c:	4618      	mov	r0, r3
 8011f3e:	f7f9 f961 	bl	800b204 <lwip_htons>
 8011f42:	4603      	mov	r3, r0
 8011f44:	b2db      	uxtb	r3, r3
 8011f46:	f003 0301 	and.w	r3, r3, #1
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d005      	beq.n	8011f5a <tcp_zero_window_probe+0x72>
 8011f4e:	6a3b      	ldr	r3, [r7, #32]
 8011f50:	891b      	ldrh	r3, [r3, #8]
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d101      	bne.n	8011f5a <tcp_zero_window_probe+0x72>
 8011f56:	2301      	movs	r3, #1
 8011f58:	e000      	b.n	8011f5c <tcp_zero_window_probe+0x74>
 8011f5a:	2300      	movs	r3, #0
 8011f5c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8011f5e:	7ffb      	ldrb	r3, [r7, #31]
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	bf0c      	ite	eq
 8011f64:	2301      	moveq	r3, #1
 8011f66:	2300      	movne	r3, #0
 8011f68:	b2db      	uxtb	r3, r3
 8011f6a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8011f6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011f70:	b299      	uxth	r1, r3
 8011f72:	6a3b      	ldr	r3, [r7, #32]
 8011f74:	68db      	ldr	r3, [r3, #12]
 8011f76:	685b      	ldr	r3, [r3, #4]
 8011f78:	8bba      	ldrh	r2, [r7, #28]
 8011f7a:	6878      	ldr	r0, [r7, #4]
 8011f7c:	f7ff fdfa 	bl	8011b74 <tcp_output_alloc_header>
 8011f80:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8011f82:	69bb      	ldr	r3, [r7, #24]
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d102      	bne.n	8011f8e <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8011f88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011f8c:	e04c      	b.n	8012028 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8011f8e:	69bb      	ldr	r3, [r7, #24]
 8011f90:	685b      	ldr	r3, [r3, #4]
 8011f92:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8011f94:	7ffb      	ldrb	r3, [r7, #31]
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d011      	beq.n	8011fbe <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8011f9a:	697b      	ldr	r3, [r7, #20]
 8011f9c:	899b      	ldrh	r3, [r3, #12]
 8011f9e:	b29b      	uxth	r3, r3
 8011fa0:	b21b      	sxth	r3, r3
 8011fa2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8011fa6:	b21c      	sxth	r4, r3
 8011fa8:	2011      	movs	r0, #17
 8011faa:	f7f9 f92b 	bl	800b204 <lwip_htons>
 8011fae:	4603      	mov	r3, r0
 8011fb0:	b21b      	sxth	r3, r3
 8011fb2:	4323      	orrs	r3, r4
 8011fb4:	b21b      	sxth	r3, r3
 8011fb6:	b29a      	uxth	r2, r3
 8011fb8:	697b      	ldr	r3, [r7, #20]
 8011fba:	819a      	strh	r2, [r3, #12]
 8011fbc:	e010      	b.n	8011fe0 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8011fbe:	69bb      	ldr	r3, [r7, #24]
 8011fc0:	685b      	ldr	r3, [r3, #4]
 8011fc2:	3314      	adds	r3, #20
 8011fc4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8011fc6:	6a3b      	ldr	r3, [r7, #32]
 8011fc8:	6858      	ldr	r0, [r3, #4]
 8011fca:	6a3b      	ldr	r3, [r7, #32]
 8011fcc:	685b      	ldr	r3, [r3, #4]
 8011fce:	891a      	ldrh	r2, [r3, #8]
 8011fd0:	6a3b      	ldr	r3, [r7, #32]
 8011fd2:	891b      	ldrh	r3, [r3, #8]
 8011fd4:	1ad3      	subs	r3, r2, r3
 8011fd6:	b29b      	uxth	r3, r3
 8011fd8:	2201      	movs	r2, #1
 8011fda:	6939      	ldr	r1, [r7, #16]
 8011fdc:	f7fa fe56 	bl	800cc8c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8011fe0:	6a3b      	ldr	r3, [r7, #32]
 8011fe2:	68db      	ldr	r3, [r3, #12]
 8011fe4:	685b      	ldr	r3, [r3, #4]
 8011fe6:	4618      	mov	r0, r3
 8011fe8:	f7f9 f922 	bl	800b230 <lwip_htonl>
 8011fec:	4603      	mov	r3, r0
 8011fee:	3301      	adds	r3, #1
 8011ff0:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	1ad3      	subs	r3, r2, r3
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	da02      	bge.n	8012004 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	68fa      	ldr	r2, [r7, #12]
 8012002:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012004:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012008:	2200      	movs	r2, #0
 801200a:	69b9      	ldr	r1, [r7, #24]
 801200c:	6878      	ldr	r0, [r7, #4]
 801200e:	f7ff fdef 	bl	8011bf0 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012012:	687a      	ldr	r2, [r7, #4]
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	3304      	adds	r3, #4
 8012018:	69b9      	ldr	r1, [r7, #24]
 801201a:	6878      	ldr	r0, [r7, #4]
 801201c:	f7ff fe26 	bl	8011c6c <tcp_output_control_segment>
 8012020:	4603      	mov	r3, r0
 8012022:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012024:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8012028:	4618      	mov	r0, r3
 801202a:	372c      	adds	r7, #44	@ 0x2c
 801202c:	46bd      	mov	sp, r7
 801202e:	bd90      	pop	{r4, r7, pc}
 8012030:	080197e8 	.word	0x080197e8
 8012034:	08019fe0 	.word	0x08019fe0
 8012038:	0801983c 	.word	0x0801983c

0801203c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801203c:	b580      	push	{r7, lr}
 801203e:	b082      	sub	sp, #8
 8012040:	af00      	add	r7, sp, #0
 8012042:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8012044:	f7fa ff10 	bl	800ce68 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8012048:	4b0a      	ldr	r3, [pc, #40]	@ (8012074 <tcpip_tcp_timer+0x38>)
 801204a:	681b      	ldr	r3, [r3, #0]
 801204c:	2b00      	cmp	r3, #0
 801204e:	d103      	bne.n	8012058 <tcpip_tcp_timer+0x1c>
 8012050:	4b09      	ldr	r3, [pc, #36]	@ (8012078 <tcpip_tcp_timer+0x3c>)
 8012052:	681b      	ldr	r3, [r3, #0]
 8012054:	2b00      	cmp	r3, #0
 8012056:	d005      	beq.n	8012064 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012058:	2200      	movs	r2, #0
 801205a:	4908      	ldr	r1, [pc, #32]	@ (801207c <tcpip_tcp_timer+0x40>)
 801205c:	20fa      	movs	r0, #250	@ 0xfa
 801205e:	f000 f8f3 	bl	8012248 <sys_timeout>
 8012062:	e003      	b.n	801206c <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8012064:	4b06      	ldr	r3, [pc, #24]	@ (8012080 <tcpip_tcp_timer+0x44>)
 8012066:	2200      	movs	r2, #0
 8012068:	601a      	str	r2, [r3, #0]
  }
}
 801206a:	bf00      	nop
 801206c:	bf00      	nop
 801206e:	3708      	adds	r7, #8
 8012070:	46bd      	mov	sp, r7
 8012072:	bd80      	pop	{r7, pc}
 8012074:	20008a48 	.word	0x20008a48
 8012078:	20008a4c 	.word	0x20008a4c
 801207c:	0801203d 	.word	0x0801203d
 8012080:	20008a94 	.word	0x20008a94

08012084 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8012084:	b580      	push	{r7, lr}
 8012086:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8012088:	4b0a      	ldr	r3, [pc, #40]	@ (80120b4 <tcp_timer_needed+0x30>)
 801208a:	681b      	ldr	r3, [r3, #0]
 801208c:	2b00      	cmp	r3, #0
 801208e:	d10f      	bne.n	80120b0 <tcp_timer_needed+0x2c>
 8012090:	4b09      	ldr	r3, [pc, #36]	@ (80120b8 <tcp_timer_needed+0x34>)
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	2b00      	cmp	r3, #0
 8012096:	d103      	bne.n	80120a0 <tcp_timer_needed+0x1c>
 8012098:	4b08      	ldr	r3, [pc, #32]	@ (80120bc <tcp_timer_needed+0x38>)
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	2b00      	cmp	r3, #0
 801209e:	d007      	beq.n	80120b0 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 80120a0:	4b04      	ldr	r3, [pc, #16]	@ (80120b4 <tcp_timer_needed+0x30>)
 80120a2:	2201      	movs	r2, #1
 80120a4:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80120a6:	2200      	movs	r2, #0
 80120a8:	4905      	ldr	r1, [pc, #20]	@ (80120c0 <tcp_timer_needed+0x3c>)
 80120aa:	20fa      	movs	r0, #250	@ 0xfa
 80120ac:	f000 f8cc 	bl	8012248 <sys_timeout>
  }
}
 80120b0:	bf00      	nop
 80120b2:	bd80      	pop	{r7, pc}
 80120b4:	20008a94 	.word	0x20008a94
 80120b8:	20008a48 	.word	0x20008a48
 80120bc:	20008a4c 	.word	0x20008a4c
 80120c0:	0801203d 	.word	0x0801203d

080120c4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 80120c4:	b580      	push	{r7, lr}
 80120c6:	b086      	sub	sp, #24
 80120c8:	af00      	add	r7, sp, #0
 80120ca:	60f8      	str	r0, [r7, #12]
 80120cc:	60b9      	str	r1, [r7, #8]
 80120ce:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80120d0:	2006      	movs	r0, #6
 80120d2:	f7f9 fd0b 	bl	800baec <memp_malloc>
 80120d6:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 80120d8:	693b      	ldr	r3, [r7, #16]
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d109      	bne.n	80120f2 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80120de:	693b      	ldr	r3, [r7, #16]
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	d151      	bne.n	8012188 <sys_timeout_abs+0xc4>
 80120e4:	4b2a      	ldr	r3, [pc, #168]	@ (8012190 <sys_timeout_abs+0xcc>)
 80120e6:	22be      	movs	r2, #190	@ 0xbe
 80120e8:	492a      	ldr	r1, [pc, #168]	@ (8012194 <sys_timeout_abs+0xd0>)
 80120ea:	482b      	ldr	r0, [pc, #172]	@ (8012198 <sys_timeout_abs+0xd4>)
 80120ec:	f003 fc24 	bl	8015938 <iprintf>
    return;
 80120f0:	e04a      	b.n	8012188 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80120f2:	693b      	ldr	r3, [r7, #16]
 80120f4:	2200      	movs	r2, #0
 80120f6:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80120f8:	693b      	ldr	r3, [r7, #16]
 80120fa:	68ba      	ldr	r2, [r7, #8]
 80120fc:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80120fe:	693b      	ldr	r3, [r7, #16]
 8012100:	687a      	ldr	r2, [r7, #4]
 8012102:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8012104:	693b      	ldr	r3, [r7, #16]
 8012106:	68fa      	ldr	r2, [r7, #12]
 8012108:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801210a:	4b24      	ldr	r3, [pc, #144]	@ (801219c <sys_timeout_abs+0xd8>)
 801210c:	681b      	ldr	r3, [r3, #0]
 801210e:	2b00      	cmp	r3, #0
 8012110:	d103      	bne.n	801211a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8012112:	4a22      	ldr	r2, [pc, #136]	@ (801219c <sys_timeout_abs+0xd8>)
 8012114:	693b      	ldr	r3, [r7, #16]
 8012116:	6013      	str	r3, [r2, #0]
    return;
 8012118:	e037      	b.n	801218a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801211a:	693b      	ldr	r3, [r7, #16]
 801211c:	685a      	ldr	r2, [r3, #4]
 801211e:	4b1f      	ldr	r3, [pc, #124]	@ (801219c <sys_timeout_abs+0xd8>)
 8012120:	681b      	ldr	r3, [r3, #0]
 8012122:	685b      	ldr	r3, [r3, #4]
 8012124:	1ad3      	subs	r3, r2, r3
 8012126:	0fdb      	lsrs	r3, r3, #31
 8012128:	f003 0301 	and.w	r3, r3, #1
 801212c:	b2db      	uxtb	r3, r3
 801212e:	2b00      	cmp	r3, #0
 8012130:	d007      	beq.n	8012142 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8012132:	4b1a      	ldr	r3, [pc, #104]	@ (801219c <sys_timeout_abs+0xd8>)
 8012134:	681a      	ldr	r2, [r3, #0]
 8012136:	693b      	ldr	r3, [r7, #16]
 8012138:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801213a:	4a18      	ldr	r2, [pc, #96]	@ (801219c <sys_timeout_abs+0xd8>)
 801213c:	693b      	ldr	r3, [r7, #16]
 801213e:	6013      	str	r3, [r2, #0]
 8012140:	e023      	b.n	801218a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8012142:	4b16      	ldr	r3, [pc, #88]	@ (801219c <sys_timeout_abs+0xd8>)
 8012144:	681b      	ldr	r3, [r3, #0]
 8012146:	617b      	str	r3, [r7, #20]
 8012148:	e01a      	b.n	8012180 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801214a:	697b      	ldr	r3, [r7, #20]
 801214c:	681b      	ldr	r3, [r3, #0]
 801214e:	2b00      	cmp	r3, #0
 8012150:	d00b      	beq.n	801216a <sys_timeout_abs+0xa6>
 8012152:	693b      	ldr	r3, [r7, #16]
 8012154:	685a      	ldr	r2, [r3, #4]
 8012156:	697b      	ldr	r3, [r7, #20]
 8012158:	681b      	ldr	r3, [r3, #0]
 801215a:	685b      	ldr	r3, [r3, #4]
 801215c:	1ad3      	subs	r3, r2, r3
 801215e:	0fdb      	lsrs	r3, r3, #31
 8012160:	f003 0301 	and.w	r3, r3, #1
 8012164:	b2db      	uxtb	r3, r3
 8012166:	2b00      	cmp	r3, #0
 8012168:	d007      	beq.n	801217a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801216a:	697b      	ldr	r3, [r7, #20]
 801216c:	681a      	ldr	r2, [r3, #0]
 801216e:	693b      	ldr	r3, [r7, #16]
 8012170:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8012172:	697b      	ldr	r3, [r7, #20]
 8012174:	693a      	ldr	r2, [r7, #16]
 8012176:	601a      	str	r2, [r3, #0]
        break;
 8012178:	e007      	b.n	801218a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801217a:	697b      	ldr	r3, [r7, #20]
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	617b      	str	r3, [r7, #20]
 8012180:	697b      	ldr	r3, [r7, #20]
 8012182:	2b00      	cmp	r3, #0
 8012184:	d1e1      	bne.n	801214a <sys_timeout_abs+0x86>
 8012186:	e000      	b.n	801218a <sys_timeout_abs+0xc6>
    return;
 8012188:	bf00      	nop
      }
    }
  }
}
 801218a:	3718      	adds	r7, #24
 801218c:	46bd      	mov	sp, r7
 801218e:	bd80      	pop	{r7, pc}
 8012190:	0801a004 	.word	0x0801a004
 8012194:	0801a038 	.word	0x0801a038
 8012198:	0801a078 	.word	0x0801a078
 801219c:	20008a8c 	.word	0x20008a8c

080121a0 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 80121a0:	b580      	push	{r7, lr}
 80121a2:	b086      	sub	sp, #24
 80121a4:	af00      	add	r7, sp, #0
 80121a6:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 80121ac:	697b      	ldr	r3, [r7, #20]
 80121ae:	685b      	ldr	r3, [r3, #4]
 80121b0:	4798      	blx	r3

  now = sys_now();
 80121b2:	f7f8 fe1b 	bl	800adec <sys_now>
 80121b6:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 80121b8:	697b      	ldr	r3, [r7, #20]
 80121ba:	681a      	ldr	r2, [r3, #0]
 80121bc:	4b0f      	ldr	r3, [pc, #60]	@ (80121fc <lwip_cyclic_timer+0x5c>)
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	4413      	add	r3, r2
 80121c2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 80121c4:	68fa      	ldr	r2, [r7, #12]
 80121c6:	693b      	ldr	r3, [r7, #16]
 80121c8:	1ad3      	subs	r3, r2, r3
 80121ca:	0fdb      	lsrs	r3, r3, #31
 80121cc:	f003 0301 	and.w	r3, r3, #1
 80121d0:	b2db      	uxtb	r3, r3
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	d009      	beq.n	80121ea <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 80121d6:	697b      	ldr	r3, [r7, #20]
 80121d8:	681a      	ldr	r2, [r3, #0]
 80121da:	693b      	ldr	r3, [r7, #16]
 80121dc:	4413      	add	r3, r2
 80121de:	687a      	ldr	r2, [r7, #4]
 80121e0:	4907      	ldr	r1, [pc, #28]	@ (8012200 <lwip_cyclic_timer+0x60>)
 80121e2:	4618      	mov	r0, r3
 80121e4:	f7ff ff6e 	bl	80120c4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80121e8:	e004      	b.n	80121f4 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80121ea:	687a      	ldr	r2, [r7, #4]
 80121ec:	4904      	ldr	r1, [pc, #16]	@ (8012200 <lwip_cyclic_timer+0x60>)
 80121ee:	68f8      	ldr	r0, [r7, #12]
 80121f0:	f7ff ff68 	bl	80120c4 <sys_timeout_abs>
}
 80121f4:	bf00      	nop
 80121f6:	3718      	adds	r7, #24
 80121f8:	46bd      	mov	sp, r7
 80121fa:	bd80      	pop	{r7, pc}
 80121fc:	20008a90 	.word	0x20008a90
 8012200:	080121a1 	.word	0x080121a1

08012204 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8012204:	b580      	push	{r7, lr}
 8012206:	b082      	sub	sp, #8
 8012208:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801220a:	2301      	movs	r3, #1
 801220c:	607b      	str	r3, [r7, #4]
 801220e:	e00e      	b.n	801222e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8012210:	4a0b      	ldr	r2, [pc, #44]	@ (8012240 <sys_timeouts_init+0x3c>)
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	00db      	lsls	r3, r3, #3
 801221c:	4a08      	ldr	r2, [pc, #32]	@ (8012240 <sys_timeouts_init+0x3c>)
 801221e:	4413      	add	r3, r2
 8012220:	461a      	mov	r2, r3
 8012222:	4908      	ldr	r1, [pc, #32]	@ (8012244 <sys_timeouts_init+0x40>)
 8012224:	f000 f810 	bl	8012248 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	3301      	adds	r3, #1
 801222c:	607b      	str	r3, [r7, #4]
 801222e:	687b      	ldr	r3, [r7, #4]
 8012230:	2b02      	cmp	r3, #2
 8012232:	d9ed      	bls.n	8012210 <sys_timeouts_init+0xc>
  }
}
 8012234:	bf00      	nop
 8012236:	bf00      	nop
 8012238:	3708      	adds	r7, #8
 801223a:	46bd      	mov	sp, r7
 801223c:	bd80      	pop	{r7, pc}
 801223e:	bf00      	nop
 8012240:	0801ac34 	.word	0x0801ac34
 8012244:	080121a1 	.word	0x080121a1

08012248 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8012248:	b580      	push	{r7, lr}
 801224a:	b086      	sub	sp, #24
 801224c:	af00      	add	r7, sp, #0
 801224e:	60f8      	str	r0, [r7, #12]
 8012250:	60b9      	str	r1, [r7, #8]
 8012252:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801225a:	d306      	bcc.n	801226a <sys_timeout+0x22>
 801225c:	4b0a      	ldr	r3, [pc, #40]	@ (8012288 <sys_timeout+0x40>)
 801225e:	f240 1229 	movw	r2, #297	@ 0x129
 8012262:	490a      	ldr	r1, [pc, #40]	@ (801228c <sys_timeout+0x44>)
 8012264:	480a      	ldr	r0, [pc, #40]	@ (8012290 <sys_timeout+0x48>)
 8012266:	f003 fb67 	bl	8015938 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801226a:	f7f8 fdbf 	bl	800adec <sys_now>
 801226e:	4602      	mov	r2, r0
 8012270:	68fb      	ldr	r3, [r7, #12]
 8012272:	4413      	add	r3, r2
 8012274:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8012276:	687a      	ldr	r2, [r7, #4]
 8012278:	68b9      	ldr	r1, [r7, #8]
 801227a:	6978      	ldr	r0, [r7, #20]
 801227c:	f7ff ff22 	bl	80120c4 <sys_timeout_abs>
#endif
}
 8012280:	bf00      	nop
 8012282:	3718      	adds	r7, #24
 8012284:	46bd      	mov	sp, r7
 8012286:	bd80      	pop	{r7, pc}
 8012288:	0801a004 	.word	0x0801a004
 801228c:	0801a0a0 	.word	0x0801a0a0
 8012290:	0801a078 	.word	0x0801a078

08012294 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8012294:	b580      	push	{r7, lr}
 8012296:	b084      	sub	sp, #16
 8012298:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801229a:	f7f8 fda7 	bl	800adec <sys_now>
 801229e:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 80122a0:	4b1a      	ldr	r3, [pc, #104]	@ (801230c <sys_check_timeouts+0x78>)
 80122a2:	781b      	ldrb	r3, [r3, #0]
 80122a4:	b2db      	uxtb	r3, r3
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d001      	beq.n	80122ae <sys_check_timeouts+0x1a>
 80122aa:	f7f9 ffcb 	bl	800c244 <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 80122ae:	4b18      	ldr	r3, [pc, #96]	@ (8012310 <sys_check_timeouts+0x7c>)
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 80122b4:	68bb      	ldr	r3, [r7, #8]
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d022      	beq.n	8012300 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 80122ba:	68bb      	ldr	r3, [r7, #8]
 80122bc:	685b      	ldr	r3, [r3, #4]
 80122be:	68fa      	ldr	r2, [r7, #12]
 80122c0:	1ad3      	subs	r3, r2, r3
 80122c2:	0fdb      	lsrs	r3, r3, #31
 80122c4:	f003 0301 	and.w	r3, r3, #1
 80122c8:	b2db      	uxtb	r3, r3
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d11a      	bne.n	8012304 <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 80122ce:	68bb      	ldr	r3, [r7, #8]
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	4a0f      	ldr	r2, [pc, #60]	@ (8012310 <sys_check_timeouts+0x7c>)
 80122d4:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 80122d6:	68bb      	ldr	r3, [r7, #8]
 80122d8:	689b      	ldr	r3, [r3, #8]
 80122da:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 80122dc:	68bb      	ldr	r3, [r7, #8]
 80122de:	68db      	ldr	r3, [r3, #12]
 80122e0:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 80122e2:	68bb      	ldr	r3, [r7, #8]
 80122e4:	685b      	ldr	r3, [r3, #4]
 80122e6:	4a0b      	ldr	r2, [pc, #44]	@ (8012314 <sys_check_timeouts+0x80>)
 80122e8:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80122ea:	68b9      	ldr	r1, [r7, #8]
 80122ec:	2006      	movs	r0, #6
 80122ee:	f7f9 fc6d 	bl	800bbcc <memp_free>
    if (handler != NULL) {
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d0d3      	beq.n	80122a0 <sys_check_timeouts+0xc>
      handler(arg);
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	6838      	ldr	r0, [r7, #0]
 80122fc:	4798      	blx	r3
  do {
 80122fe:	e7cf      	b.n	80122a0 <sys_check_timeouts+0xc>
      return;
 8012300:	bf00      	nop
 8012302:	e000      	b.n	8012306 <sys_check_timeouts+0x72>
      return;
 8012304:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8012306:	3710      	adds	r7, #16
 8012308:	46bd      	mov	sp, r7
 801230a:	bd80      	pop	{r7, pc}
 801230c:	20008a39 	.word	0x20008a39
 8012310:	20008a8c 	.word	0x20008a8c
 8012314:	20008a90 	.word	0x20008a90

08012318 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8012318:	b580      	push	{r7, lr}
 801231a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801231c:	f002 fdb6 	bl	8014e8c <rand>
 8012320:	4603      	mov	r3, r0
 8012322:	b29b      	uxth	r3, r3
 8012324:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8012328:	b29b      	uxth	r3, r3
 801232a:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801232e:	b29a      	uxth	r2, r3
 8012330:	4b01      	ldr	r3, [pc, #4]	@ (8012338 <udp_init+0x20>)
 8012332:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8012334:	bf00      	nop
 8012336:	bd80      	pop	{r7, pc}
 8012338:	20000314 	.word	0x20000314

0801233c <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801233c:	b480      	push	{r7}
 801233e:	b083      	sub	sp, #12
 8012340:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8012342:	2300      	movs	r3, #0
 8012344:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8012346:	4b17      	ldr	r3, [pc, #92]	@ (80123a4 <udp_new_port+0x68>)
 8012348:	881b      	ldrh	r3, [r3, #0]
 801234a:	1c5a      	adds	r2, r3, #1
 801234c:	b291      	uxth	r1, r2
 801234e:	4a15      	ldr	r2, [pc, #84]	@ (80123a4 <udp_new_port+0x68>)
 8012350:	8011      	strh	r1, [r2, #0]
 8012352:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012356:	4293      	cmp	r3, r2
 8012358:	d103      	bne.n	8012362 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801235a:	4b12      	ldr	r3, [pc, #72]	@ (80123a4 <udp_new_port+0x68>)
 801235c:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8012360:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012362:	4b11      	ldr	r3, [pc, #68]	@ (80123a8 <udp_new_port+0x6c>)
 8012364:	681b      	ldr	r3, [r3, #0]
 8012366:	603b      	str	r3, [r7, #0]
 8012368:	e011      	b.n	801238e <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801236a:	683b      	ldr	r3, [r7, #0]
 801236c:	8a5a      	ldrh	r2, [r3, #18]
 801236e:	4b0d      	ldr	r3, [pc, #52]	@ (80123a4 <udp_new_port+0x68>)
 8012370:	881b      	ldrh	r3, [r3, #0]
 8012372:	429a      	cmp	r2, r3
 8012374:	d108      	bne.n	8012388 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8012376:	88fb      	ldrh	r3, [r7, #6]
 8012378:	3301      	adds	r3, #1
 801237a:	80fb      	strh	r3, [r7, #6]
 801237c:	88fb      	ldrh	r3, [r7, #6]
 801237e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012382:	d3e0      	bcc.n	8012346 <udp_new_port+0xa>
        return 0;
 8012384:	2300      	movs	r3, #0
 8012386:	e007      	b.n	8012398 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012388:	683b      	ldr	r3, [r7, #0]
 801238a:	68db      	ldr	r3, [r3, #12]
 801238c:	603b      	str	r3, [r7, #0]
 801238e:	683b      	ldr	r3, [r7, #0]
 8012390:	2b00      	cmp	r3, #0
 8012392:	d1ea      	bne.n	801236a <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8012394:	4b03      	ldr	r3, [pc, #12]	@ (80123a4 <udp_new_port+0x68>)
 8012396:	881b      	ldrh	r3, [r3, #0]
}
 8012398:	4618      	mov	r0, r3
 801239a:	370c      	adds	r7, #12
 801239c:	46bd      	mov	sp, r7
 801239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123a2:	4770      	bx	lr
 80123a4:	20000314 	.word	0x20000314
 80123a8:	20008a98 	.word	0x20008a98

080123ac <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80123ac:	b580      	push	{r7, lr}
 80123ae:	b084      	sub	sp, #16
 80123b0:	af00      	add	r7, sp, #0
 80123b2:	60f8      	str	r0, [r7, #12]
 80123b4:	60b9      	str	r1, [r7, #8]
 80123b6:	4613      	mov	r3, r2
 80123b8:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80123ba:	68fb      	ldr	r3, [r7, #12]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d105      	bne.n	80123cc <udp_input_local_match+0x20>
 80123c0:	4b27      	ldr	r3, [pc, #156]	@ (8012460 <udp_input_local_match+0xb4>)
 80123c2:	2287      	movs	r2, #135	@ 0x87
 80123c4:	4927      	ldr	r1, [pc, #156]	@ (8012464 <udp_input_local_match+0xb8>)
 80123c6:	4828      	ldr	r0, [pc, #160]	@ (8012468 <udp_input_local_match+0xbc>)
 80123c8:	f003 fab6 	bl	8015938 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80123cc:	68bb      	ldr	r3, [r7, #8]
 80123ce:	2b00      	cmp	r3, #0
 80123d0:	d105      	bne.n	80123de <udp_input_local_match+0x32>
 80123d2:	4b23      	ldr	r3, [pc, #140]	@ (8012460 <udp_input_local_match+0xb4>)
 80123d4:	2288      	movs	r2, #136	@ 0x88
 80123d6:	4925      	ldr	r1, [pc, #148]	@ (801246c <udp_input_local_match+0xc0>)
 80123d8:	4823      	ldr	r0, [pc, #140]	@ (8012468 <udp_input_local_match+0xbc>)
 80123da:	f003 faad 	bl	8015938 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80123de:	68fb      	ldr	r3, [r7, #12]
 80123e0:	7a1b      	ldrb	r3, [r3, #8]
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	d00b      	beq.n	80123fe <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80123e6:	68fb      	ldr	r3, [r7, #12]
 80123e8:	7a1a      	ldrb	r2, [r3, #8]
 80123ea:	4b21      	ldr	r3, [pc, #132]	@ (8012470 <udp_input_local_match+0xc4>)
 80123ec:	685b      	ldr	r3, [r3, #4]
 80123ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80123f2:	3301      	adds	r3, #1
 80123f4:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80123f6:	429a      	cmp	r2, r3
 80123f8:	d001      	beq.n	80123fe <udp_input_local_match+0x52>
    return 0;
 80123fa:	2300      	movs	r3, #0
 80123fc:	e02b      	b.n	8012456 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80123fe:	79fb      	ldrb	r3, [r7, #7]
 8012400:	2b00      	cmp	r3, #0
 8012402:	d018      	beq.n	8012436 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	2b00      	cmp	r3, #0
 8012408:	d013      	beq.n	8012432 <udp_input_local_match+0x86>
 801240a:	68fb      	ldr	r3, [r7, #12]
 801240c:	681b      	ldr	r3, [r3, #0]
 801240e:	2b00      	cmp	r3, #0
 8012410:	d00f      	beq.n	8012432 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8012412:	4b17      	ldr	r3, [pc, #92]	@ (8012470 <udp_input_local_match+0xc4>)
 8012414:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012416:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801241a:	d00a      	beq.n	8012432 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801241c:	68fb      	ldr	r3, [r7, #12]
 801241e:	681a      	ldr	r2, [r3, #0]
 8012420:	4b13      	ldr	r3, [pc, #76]	@ (8012470 <udp_input_local_match+0xc4>)
 8012422:	695b      	ldr	r3, [r3, #20]
 8012424:	405a      	eors	r2, r3
 8012426:	68bb      	ldr	r3, [r7, #8]
 8012428:	3308      	adds	r3, #8
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801242e:	2b00      	cmp	r3, #0
 8012430:	d110      	bne.n	8012454 <udp_input_local_match+0xa8>
          return 1;
 8012432:	2301      	movs	r3, #1
 8012434:	e00f      	b.n	8012456 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012436:	68fb      	ldr	r3, [r7, #12]
 8012438:	2b00      	cmp	r3, #0
 801243a:	d009      	beq.n	8012450 <udp_input_local_match+0xa4>
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	2b00      	cmp	r3, #0
 8012442:	d005      	beq.n	8012450 <udp_input_local_match+0xa4>
 8012444:	68fb      	ldr	r3, [r7, #12]
 8012446:	681a      	ldr	r2, [r3, #0]
 8012448:	4b09      	ldr	r3, [pc, #36]	@ (8012470 <udp_input_local_match+0xc4>)
 801244a:	695b      	ldr	r3, [r3, #20]
 801244c:	429a      	cmp	r2, r3
 801244e:	d101      	bne.n	8012454 <udp_input_local_match+0xa8>
        return 1;
 8012450:	2301      	movs	r3, #1
 8012452:	e000      	b.n	8012456 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8012454:	2300      	movs	r3, #0
}
 8012456:	4618      	mov	r0, r3
 8012458:	3710      	adds	r7, #16
 801245a:	46bd      	mov	sp, r7
 801245c:	bd80      	pop	{r7, pc}
 801245e:	bf00      	nop
 8012460:	0801a0ec 	.word	0x0801a0ec
 8012464:	0801a11c 	.word	0x0801a11c
 8012468:	0801a140 	.word	0x0801a140
 801246c:	0801a168 	.word	0x0801a168
 8012470:	20005b20 	.word	0x20005b20

08012474 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8012474:	b590      	push	{r4, r7, lr}
 8012476:	b08d      	sub	sp, #52	@ 0x34
 8012478:	af02      	add	r7, sp, #8
 801247a:	6078      	str	r0, [r7, #4]
 801247c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801247e:	2300      	movs	r3, #0
 8012480:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	2b00      	cmp	r3, #0
 8012486:	d105      	bne.n	8012494 <udp_input+0x20>
 8012488:	4b7c      	ldr	r3, [pc, #496]	@ (801267c <udp_input+0x208>)
 801248a:	22cf      	movs	r2, #207	@ 0xcf
 801248c:	497c      	ldr	r1, [pc, #496]	@ (8012680 <udp_input+0x20c>)
 801248e:	487d      	ldr	r0, [pc, #500]	@ (8012684 <udp_input+0x210>)
 8012490:	f003 fa52 	bl	8015938 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8012494:	683b      	ldr	r3, [r7, #0]
 8012496:	2b00      	cmp	r3, #0
 8012498:	d105      	bne.n	80124a6 <udp_input+0x32>
 801249a:	4b78      	ldr	r3, [pc, #480]	@ (801267c <udp_input+0x208>)
 801249c:	22d0      	movs	r2, #208	@ 0xd0
 801249e:	497a      	ldr	r1, [pc, #488]	@ (8012688 <udp_input+0x214>)
 80124a0:	4878      	ldr	r0, [pc, #480]	@ (8012684 <udp_input+0x210>)
 80124a2:	f003 fa49 	bl	8015938 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	895b      	ldrh	r3, [r3, #10]
 80124aa:	2b07      	cmp	r3, #7
 80124ac:	d803      	bhi.n	80124b6 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80124ae:	6878      	ldr	r0, [r7, #4]
 80124b0:	f7fa fa02 	bl	800c8b8 <pbuf_free>
    goto end;
 80124b4:	e0de      	b.n	8012674 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	685b      	ldr	r3, [r3, #4]
 80124ba:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80124bc:	4b73      	ldr	r3, [pc, #460]	@ (801268c <udp_input+0x218>)
 80124be:	695b      	ldr	r3, [r3, #20]
 80124c0:	4a72      	ldr	r2, [pc, #456]	@ (801268c <udp_input+0x218>)
 80124c2:	6812      	ldr	r2, [r2, #0]
 80124c4:	4611      	mov	r1, r2
 80124c6:	4618      	mov	r0, r3
 80124c8:	f001 fd8a 	bl	8013fe0 <ip4_addr_isbroadcast_u32>
 80124cc:	4603      	mov	r3, r0
 80124ce:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80124d0:	697b      	ldr	r3, [r7, #20]
 80124d2:	881b      	ldrh	r3, [r3, #0]
 80124d4:	b29b      	uxth	r3, r3
 80124d6:	4618      	mov	r0, r3
 80124d8:	f7f8 fe94 	bl	800b204 <lwip_htons>
 80124dc:	4603      	mov	r3, r0
 80124de:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80124e0:	697b      	ldr	r3, [r7, #20]
 80124e2:	885b      	ldrh	r3, [r3, #2]
 80124e4:	b29b      	uxth	r3, r3
 80124e6:	4618      	mov	r0, r3
 80124e8:	f7f8 fe8c 	bl	800b204 <lwip_htons>
 80124ec:	4603      	mov	r3, r0
 80124ee:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80124f0:	2300      	movs	r3, #0
 80124f2:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 80124f4:	2300      	movs	r3, #0
 80124f6:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80124f8:	2300      	movs	r3, #0
 80124fa:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80124fc:	4b64      	ldr	r3, [pc, #400]	@ (8012690 <udp_input+0x21c>)
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	627b      	str	r3, [r7, #36]	@ 0x24
 8012502:	e054      	b.n	80125ae <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8012504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012506:	8a5b      	ldrh	r3, [r3, #18]
 8012508:	89fa      	ldrh	r2, [r7, #14]
 801250a:	429a      	cmp	r2, r3
 801250c:	d14a      	bne.n	80125a4 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801250e:	7cfb      	ldrb	r3, [r7, #19]
 8012510:	461a      	mov	r2, r3
 8012512:	6839      	ldr	r1, [r7, #0]
 8012514:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012516:	f7ff ff49 	bl	80123ac <udp_input_local_match>
 801251a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801251c:	2b00      	cmp	r3, #0
 801251e:	d041      	beq.n	80125a4 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8012520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012522:	7c1b      	ldrb	r3, [r3, #16]
 8012524:	f003 0304 	and.w	r3, r3, #4
 8012528:	2b00      	cmp	r3, #0
 801252a:	d11d      	bne.n	8012568 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801252c:	69fb      	ldr	r3, [r7, #28]
 801252e:	2b00      	cmp	r3, #0
 8012530:	d102      	bne.n	8012538 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8012532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012534:	61fb      	str	r3, [r7, #28]
 8012536:	e017      	b.n	8012568 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8012538:	7cfb      	ldrb	r3, [r7, #19]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d014      	beq.n	8012568 <udp_input+0xf4>
 801253e:	4b53      	ldr	r3, [pc, #332]	@ (801268c <udp_input+0x218>)
 8012540:	695b      	ldr	r3, [r3, #20]
 8012542:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012546:	d10f      	bne.n	8012568 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8012548:	69fb      	ldr	r3, [r7, #28]
 801254a:	681a      	ldr	r2, [r3, #0]
 801254c:	683b      	ldr	r3, [r7, #0]
 801254e:	3304      	adds	r3, #4
 8012550:	681b      	ldr	r3, [r3, #0]
 8012552:	429a      	cmp	r2, r3
 8012554:	d008      	beq.n	8012568 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8012556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012558:	681a      	ldr	r2, [r3, #0]
 801255a:	683b      	ldr	r3, [r7, #0]
 801255c:	3304      	adds	r3, #4
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	429a      	cmp	r2, r3
 8012562:	d101      	bne.n	8012568 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8012564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012566:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8012568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801256a:	8a9b      	ldrh	r3, [r3, #20]
 801256c:	8a3a      	ldrh	r2, [r7, #16]
 801256e:	429a      	cmp	r2, r3
 8012570:	d118      	bne.n	80125a4 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8012572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012574:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8012576:	2b00      	cmp	r3, #0
 8012578:	d005      	beq.n	8012586 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801257a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801257c:	685a      	ldr	r2, [r3, #4]
 801257e:	4b43      	ldr	r3, [pc, #268]	@ (801268c <udp_input+0x218>)
 8012580:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8012582:	429a      	cmp	r2, r3
 8012584:	d10e      	bne.n	80125a4 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8012586:	6a3b      	ldr	r3, [r7, #32]
 8012588:	2b00      	cmp	r3, #0
 801258a:	d014      	beq.n	80125b6 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801258c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801258e:	68da      	ldr	r2, [r3, #12]
 8012590:	6a3b      	ldr	r3, [r7, #32]
 8012592:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8012594:	4b3e      	ldr	r3, [pc, #248]	@ (8012690 <udp_input+0x21c>)
 8012596:	681a      	ldr	r2, [r3, #0]
 8012598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801259a:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801259c:	4a3c      	ldr	r2, [pc, #240]	@ (8012690 <udp_input+0x21c>)
 801259e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125a0:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80125a2:	e008      	b.n	80125b6 <udp_input+0x142>
      }
    }

    prev = pcb;
 80125a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125a6:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80125a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125aa:	68db      	ldr	r3, [r3, #12]
 80125ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80125ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d1a7      	bne.n	8012504 <udp_input+0x90>
 80125b4:	e000      	b.n	80125b8 <udp_input+0x144>
        break;
 80125b6:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80125b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d101      	bne.n	80125c2 <udp_input+0x14e>
    pcb = uncon_pcb;
 80125be:	69fb      	ldr	r3, [r7, #28]
 80125c0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80125c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	d002      	beq.n	80125ce <udp_input+0x15a>
    for_us = 1;
 80125c8:	2301      	movs	r3, #1
 80125ca:	76fb      	strb	r3, [r7, #27]
 80125cc:	e00a      	b.n	80125e4 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80125ce:	683b      	ldr	r3, [r7, #0]
 80125d0:	3304      	adds	r3, #4
 80125d2:	681a      	ldr	r2, [r3, #0]
 80125d4:	4b2d      	ldr	r3, [pc, #180]	@ (801268c <udp_input+0x218>)
 80125d6:	695b      	ldr	r3, [r3, #20]
 80125d8:	429a      	cmp	r2, r3
 80125da:	bf0c      	ite	eq
 80125dc:	2301      	moveq	r3, #1
 80125de:	2300      	movne	r3, #0
 80125e0:	b2db      	uxtb	r3, r3
 80125e2:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80125e4:	7efb      	ldrb	r3, [r7, #27]
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d041      	beq.n	801266e <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80125ea:	2108      	movs	r1, #8
 80125ec:	6878      	ldr	r0, [r7, #4]
 80125ee:	f7fa f8dd 	bl	800c7ac <pbuf_remove_header>
 80125f2:	4603      	mov	r3, r0
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d00a      	beq.n	801260e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80125f8:	4b20      	ldr	r3, [pc, #128]	@ (801267c <udp_input+0x208>)
 80125fa:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 80125fe:	4925      	ldr	r1, [pc, #148]	@ (8012694 <udp_input+0x220>)
 8012600:	4820      	ldr	r0, [pc, #128]	@ (8012684 <udp_input+0x210>)
 8012602:	f003 f999 	bl	8015938 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8012606:	6878      	ldr	r0, [r7, #4]
 8012608:	f7fa f956 	bl	800c8b8 <pbuf_free>
      goto end;
 801260c:	e032      	b.n	8012674 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801260e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012610:	2b00      	cmp	r3, #0
 8012612:	d012      	beq.n	801263a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8012614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012616:	699b      	ldr	r3, [r3, #24]
 8012618:	2b00      	cmp	r3, #0
 801261a:	d00a      	beq.n	8012632 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801261c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801261e:	699c      	ldr	r4, [r3, #24]
 8012620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012622:	69d8      	ldr	r0, [r3, #28]
 8012624:	8a3b      	ldrh	r3, [r7, #16]
 8012626:	9300      	str	r3, [sp, #0]
 8012628:	4b1b      	ldr	r3, [pc, #108]	@ (8012698 <udp_input+0x224>)
 801262a:	687a      	ldr	r2, [r7, #4]
 801262c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801262e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8012630:	e021      	b.n	8012676 <udp_input+0x202>
        pbuf_free(p);
 8012632:	6878      	ldr	r0, [r7, #4]
 8012634:	f7fa f940 	bl	800c8b8 <pbuf_free>
        goto end;
 8012638:	e01c      	b.n	8012674 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801263a:	7cfb      	ldrb	r3, [r7, #19]
 801263c:	2b00      	cmp	r3, #0
 801263e:	d112      	bne.n	8012666 <udp_input+0x1f2>
 8012640:	4b12      	ldr	r3, [pc, #72]	@ (801268c <udp_input+0x218>)
 8012642:	695b      	ldr	r3, [r3, #20]
 8012644:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012648:	2be0      	cmp	r3, #224	@ 0xe0
 801264a:	d00c      	beq.n	8012666 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801264c:	4b0f      	ldr	r3, [pc, #60]	@ (801268c <udp_input+0x218>)
 801264e:	899b      	ldrh	r3, [r3, #12]
 8012650:	3308      	adds	r3, #8
 8012652:	b29b      	uxth	r3, r3
 8012654:	b21b      	sxth	r3, r3
 8012656:	4619      	mov	r1, r3
 8012658:	6878      	ldr	r0, [r7, #4]
 801265a:	f7fa f91a 	bl	800c892 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801265e:	2103      	movs	r1, #3
 8012660:	6878      	ldr	r0, [r7, #4]
 8012662:	f001 f99d 	bl	80139a0 <icmp_dest_unreach>
      pbuf_free(p);
 8012666:	6878      	ldr	r0, [r7, #4]
 8012668:	f7fa f926 	bl	800c8b8 <pbuf_free>
  return;
 801266c:	e003      	b.n	8012676 <udp_input+0x202>
    pbuf_free(p);
 801266e:	6878      	ldr	r0, [r7, #4]
 8012670:	f7fa f922 	bl	800c8b8 <pbuf_free>
  return;
 8012674:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8012676:	372c      	adds	r7, #44	@ 0x2c
 8012678:	46bd      	mov	sp, r7
 801267a:	bd90      	pop	{r4, r7, pc}
 801267c:	0801a0ec 	.word	0x0801a0ec
 8012680:	0801a190 	.word	0x0801a190
 8012684:	0801a140 	.word	0x0801a140
 8012688:	0801a1a8 	.word	0x0801a1a8
 801268c:	20005b20 	.word	0x20005b20
 8012690:	20008a98 	.word	0x20008a98
 8012694:	0801a1c4 	.word	0x0801a1c4
 8012698:	20005b30 	.word	0x20005b30

0801269c <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801269c:	b580      	push	{r7, lr}
 801269e:	b086      	sub	sp, #24
 80126a0:	af00      	add	r7, sp, #0
 80126a2:	60f8      	str	r0, [r7, #12]
 80126a4:	60b9      	str	r1, [r7, #8]
 80126a6:	4613      	mov	r3, r2
 80126a8:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80126aa:	68bb      	ldr	r3, [r7, #8]
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d101      	bne.n	80126b4 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 80126b0:	4b39      	ldr	r3, [pc, #228]	@ (8012798 <udp_bind+0xfc>)
 80126b2:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80126b4:	68fb      	ldr	r3, [r7, #12]
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d109      	bne.n	80126ce <udp_bind+0x32>
 80126ba:	4b38      	ldr	r3, [pc, #224]	@ (801279c <udp_bind+0x100>)
 80126bc:	f240 32b7 	movw	r2, #951	@ 0x3b7
 80126c0:	4937      	ldr	r1, [pc, #220]	@ (80127a0 <udp_bind+0x104>)
 80126c2:	4838      	ldr	r0, [pc, #224]	@ (80127a4 <udp_bind+0x108>)
 80126c4:	f003 f938 	bl	8015938 <iprintf>
 80126c8:	f06f 030f 	mvn.w	r3, #15
 80126cc:	e060      	b.n	8012790 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 80126ce:	2300      	movs	r3, #0
 80126d0:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80126d2:	4b35      	ldr	r3, [pc, #212]	@ (80127a8 <udp_bind+0x10c>)
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	617b      	str	r3, [r7, #20]
 80126d8:	e009      	b.n	80126ee <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80126da:	68fa      	ldr	r2, [r7, #12]
 80126dc:	697b      	ldr	r3, [r7, #20]
 80126de:	429a      	cmp	r2, r3
 80126e0:	d102      	bne.n	80126e8 <udp_bind+0x4c>
      rebind = 1;
 80126e2:	2301      	movs	r3, #1
 80126e4:	74fb      	strb	r3, [r7, #19]
      break;
 80126e6:	e005      	b.n	80126f4 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80126e8:	697b      	ldr	r3, [r7, #20]
 80126ea:	68db      	ldr	r3, [r3, #12]
 80126ec:	617b      	str	r3, [r7, #20]
 80126ee:	697b      	ldr	r3, [r7, #20]
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d1f2      	bne.n	80126da <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80126f4:	88fb      	ldrh	r3, [r7, #6]
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d109      	bne.n	801270e <udp_bind+0x72>
    port = udp_new_port();
 80126fa:	f7ff fe1f 	bl	801233c <udp_new_port>
 80126fe:	4603      	mov	r3, r0
 8012700:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8012702:	88fb      	ldrh	r3, [r7, #6]
 8012704:	2b00      	cmp	r3, #0
 8012706:	d12c      	bne.n	8012762 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8012708:	f06f 0307 	mvn.w	r3, #7
 801270c:	e040      	b.n	8012790 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801270e:	4b26      	ldr	r3, [pc, #152]	@ (80127a8 <udp_bind+0x10c>)
 8012710:	681b      	ldr	r3, [r3, #0]
 8012712:	617b      	str	r3, [r7, #20]
 8012714:	e022      	b.n	801275c <udp_bind+0xc0>
      if (pcb != ipcb) {
 8012716:	68fa      	ldr	r2, [r7, #12]
 8012718:	697b      	ldr	r3, [r7, #20]
 801271a:	429a      	cmp	r2, r3
 801271c:	d01b      	beq.n	8012756 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801271e:	697b      	ldr	r3, [r7, #20]
 8012720:	8a5b      	ldrh	r3, [r3, #18]
 8012722:	88fa      	ldrh	r2, [r7, #6]
 8012724:	429a      	cmp	r2, r3
 8012726:	d116      	bne.n	8012756 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8012728:	697b      	ldr	r3, [r7, #20]
 801272a:	681a      	ldr	r2, [r3, #0]
 801272c:	68bb      	ldr	r3, [r7, #8]
 801272e:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8012730:	429a      	cmp	r2, r3
 8012732:	d00d      	beq.n	8012750 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8012734:	68bb      	ldr	r3, [r7, #8]
 8012736:	2b00      	cmp	r3, #0
 8012738:	d00a      	beq.n	8012750 <udp_bind+0xb4>
 801273a:	68bb      	ldr	r3, [r7, #8]
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	2b00      	cmp	r3, #0
 8012740:	d006      	beq.n	8012750 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8012742:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8012744:	2b00      	cmp	r3, #0
 8012746:	d003      	beq.n	8012750 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8012748:	697b      	ldr	r3, [r7, #20]
 801274a:	681b      	ldr	r3, [r3, #0]
 801274c:	2b00      	cmp	r3, #0
 801274e:	d102      	bne.n	8012756 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8012750:	f06f 0307 	mvn.w	r3, #7
 8012754:	e01c      	b.n	8012790 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8012756:	697b      	ldr	r3, [r7, #20]
 8012758:	68db      	ldr	r3, [r3, #12]
 801275a:	617b      	str	r3, [r7, #20]
 801275c:	697b      	ldr	r3, [r7, #20]
 801275e:	2b00      	cmp	r3, #0
 8012760:	d1d9      	bne.n	8012716 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8012762:	68bb      	ldr	r3, [r7, #8]
 8012764:	2b00      	cmp	r3, #0
 8012766:	d002      	beq.n	801276e <udp_bind+0xd2>
 8012768:	68bb      	ldr	r3, [r7, #8]
 801276a:	681b      	ldr	r3, [r3, #0]
 801276c:	e000      	b.n	8012770 <udp_bind+0xd4>
 801276e:	2300      	movs	r3, #0
 8012770:	68fa      	ldr	r2, [r7, #12]
 8012772:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	88fa      	ldrh	r2, [r7, #6]
 8012778:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801277a:	7cfb      	ldrb	r3, [r7, #19]
 801277c:	2b00      	cmp	r3, #0
 801277e:	d106      	bne.n	801278e <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8012780:	4b09      	ldr	r3, [pc, #36]	@ (80127a8 <udp_bind+0x10c>)
 8012782:	681a      	ldr	r2, [r3, #0]
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8012788:	4a07      	ldr	r2, [pc, #28]	@ (80127a8 <udp_bind+0x10c>)
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801278e:	2300      	movs	r3, #0
}
 8012790:	4618      	mov	r0, r3
 8012792:	3718      	adds	r7, #24
 8012794:	46bd      	mov	sp, r7
 8012796:	bd80      	pop	{r7, pc}
 8012798:	0801ac4c 	.word	0x0801ac4c
 801279c:	0801a0ec 	.word	0x0801a0ec
 80127a0:	0801a3b4 	.word	0x0801a3b4
 80127a4:	0801a140 	.word	0x0801a140
 80127a8:	20008a98 	.word	0x20008a98

080127ac <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 80127ac:	b580      	push	{r7, lr}
 80127ae:	b084      	sub	sp, #16
 80127b0:	af00      	add	r7, sp, #0
 80127b2:	60f8      	str	r0, [r7, #12]
 80127b4:	60b9      	str	r1, [r7, #8]
 80127b6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 80127b8:	68fb      	ldr	r3, [r7, #12]
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d107      	bne.n	80127ce <udp_recv+0x22>
 80127be:	4b08      	ldr	r3, [pc, #32]	@ (80127e0 <udp_recv+0x34>)
 80127c0:	f240 428a 	movw	r2, #1162	@ 0x48a
 80127c4:	4907      	ldr	r1, [pc, #28]	@ (80127e4 <udp_recv+0x38>)
 80127c6:	4808      	ldr	r0, [pc, #32]	@ (80127e8 <udp_recv+0x3c>)
 80127c8:	f003 f8b6 	bl	8015938 <iprintf>
 80127cc:	e005      	b.n	80127da <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 80127ce:	68fb      	ldr	r3, [r7, #12]
 80127d0:	68ba      	ldr	r2, [r7, #8]
 80127d2:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 80127d4:	68fb      	ldr	r3, [r7, #12]
 80127d6:	687a      	ldr	r2, [r7, #4]
 80127d8:	61da      	str	r2, [r3, #28]
}
 80127da:	3710      	adds	r7, #16
 80127dc:	46bd      	mov	sp, r7
 80127de:	bd80      	pop	{r7, pc}
 80127e0:	0801a0ec 	.word	0x0801a0ec
 80127e4:	0801a420 	.word	0x0801a420
 80127e8:	0801a140 	.word	0x0801a140

080127ec <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 80127ec:	b580      	push	{r7, lr}
 80127ee:	b084      	sub	sp, #16
 80127f0:	af00      	add	r7, sp, #0
 80127f2:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d107      	bne.n	801280a <udp_remove+0x1e>
 80127fa:	4b19      	ldr	r3, [pc, #100]	@ (8012860 <udp_remove+0x74>)
 80127fc:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 8012800:	4918      	ldr	r1, [pc, #96]	@ (8012864 <udp_remove+0x78>)
 8012802:	4819      	ldr	r0, [pc, #100]	@ (8012868 <udp_remove+0x7c>)
 8012804:	f003 f898 	bl	8015938 <iprintf>
 8012808:	e026      	b.n	8012858 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801280a:	4b18      	ldr	r3, [pc, #96]	@ (801286c <udp_remove+0x80>)
 801280c:	681b      	ldr	r3, [r3, #0]
 801280e:	687a      	ldr	r2, [r7, #4]
 8012810:	429a      	cmp	r2, r3
 8012812:	d105      	bne.n	8012820 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8012814:	4b15      	ldr	r3, [pc, #84]	@ (801286c <udp_remove+0x80>)
 8012816:	681b      	ldr	r3, [r3, #0]
 8012818:	68db      	ldr	r3, [r3, #12]
 801281a:	4a14      	ldr	r2, [pc, #80]	@ (801286c <udp_remove+0x80>)
 801281c:	6013      	str	r3, [r2, #0]
 801281e:	e017      	b.n	8012850 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8012820:	4b12      	ldr	r3, [pc, #72]	@ (801286c <udp_remove+0x80>)
 8012822:	681b      	ldr	r3, [r3, #0]
 8012824:	60fb      	str	r3, [r7, #12]
 8012826:	e010      	b.n	801284a <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8012828:	68fb      	ldr	r3, [r7, #12]
 801282a:	68db      	ldr	r3, [r3, #12]
 801282c:	2b00      	cmp	r3, #0
 801282e:	d009      	beq.n	8012844 <udp_remove+0x58>
 8012830:	68fb      	ldr	r3, [r7, #12]
 8012832:	68db      	ldr	r3, [r3, #12]
 8012834:	687a      	ldr	r2, [r7, #4]
 8012836:	429a      	cmp	r2, r3
 8012838:	d104      	bne.n	8012844 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	68da      	ldr	r2, [r3, #12]
 801283e:	68fb      	ldr	r3, [r7, #12]
 8012840:	60da      	str	r2, [r3, #12]
        break;
 8012842:	e005      	b.n	8012850 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8012844:	68fb      	ldr	r3, [r7, #12]
 8012846:	68db      	ldr	r3, [r3, #12]
 8012848:	60fb      	str	r3, [r7, #12]
 801284a:	68fb      	ldr	r3, [r7, #12]
 801284c:	2b00      	cmp	r3, #0
 801284e:	d1eb      	bne.n	8012828 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8012850:	6879      	ldr	r1, [r7, #4]
 8012852:	2000      	movs	r0, #0
 8012854:	f7f9 f9ba 	bl	800bbcc <memp_free>
}
 8012858:	3710      	adds	r7, #16
 801285a:	46bd      	mov	sp, r7
 801285c:	bd80      	pop	{r7, pc}
 801285e:	bf00      	nop
 8012860:	0801a0ec 	.word	0x0801a0ec
 8012864:	0801a438 	.word	0x0801a438
 8012868:	0801a140 	.word	0x0801a140
 801286c:	20008a98 	.word	0x20008a98

08012870 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8012870:	b580      	push	{r7, lr}
 8012872:	b082      	sub	sp, #8
 8012874:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8012876:	2000      	movs	r0, #0
 8012878:	f7f9 f938 	bl	800baec <memp_malloc>
 801287c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	2b00      	cmp	r3, #0
 8012882:	d007      	beq.n	8012894 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8012884:	2220      	movs	r2, #32
 8012886:	2100      	movs	r1, #0
 8012888:	6878      	ldr	r0, [r7, #4]
 801288a:	f003 f9ad 	bl	8015be8 <memset>
    pcb->ttl = UDP_TTL;
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	22ff      	movs	r2, #255	@ 0xff
 8012892:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8012894:	687b      	ldr	r3, [r7, #4]
}
 8012896:	4618      	mov	r0, r3
 8012898:	3708      	adds	r7, #8
 801289a:	46bd      	mov	sp, r7
 801289c:	bd80      	pop	{r7, pc}
	...

080128a0 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80128a0:	b480      	push	{r7}
 80128a2:	b085      	sub	sp, #20
 80128a4:	af00      	add	r7, sp, #0
 80128a6:	6078      	str	r0, [r7, #4]
 80128a8:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	d01e      	beq.n	80128ee <udp_netif_ip_addr_changed+0x4e>
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d01a      	beq.n	80128ee <udp_netif_ip_addr_changed+0x4e>
 80128b8:	683b      	ldr	r3, [r7, #0]
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d017      	beq.n	80128ee <udp_netif_ip_addr_changed+0x4e>
 80128be:	683b      	ldr	r3, [r7, #0]
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d013      	beq.n	80128ee <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80128c6:	4b0d      	ldr	r3, [pc, #52]	@ (80128fc <udp_netif_ip_addr_changed+0x5c>)
 80128c8:	681b      	ldr	r3, [r3, #0]
 80128ca:	60fb      	str	r3, [r7, #12]
 80128cc:	e00c      	b.n	80128e8 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	681a      	ldr	r2, [r3, #0]
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	681b      	ldr	r3, [r3, #0]
 80128d6:	429a      	cmp	r2, r3
 80128d8:	d103      	bne.n	80128e2 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80128da:	683b      	ldr	r3, [r7, #0]
 80128dc:	681a      	ldr	r2, [r3, #0]
 80128de:	68fb      	ldr	r3, [r7, #12]
 80128e0:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	68db      	ldr	r3, [r3, #12]
 80128e6:	60fb      	str	r3, [r7, #12]
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	2b00      	cmp	r3, #0
 80128ec:	d1ef      	bne.n	80128ce <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80128ee:	bf00      	nop
 80128f0:	3714      	adds	r7, #20
 80128f2:	46bd      	mov	sp, r7
 80128f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128f8:	4770      	bx	lr
 80128fa:	bf00      	nop
 80128fc:	20008a98 	.word	0x20008a98

08012900 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8012900:	b580      	push	{r7, lr}
 8012902:	b082      	sub	sp, #8
 8012904:	af00      	add	r7, sp, #0
 8012906:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8012908:	4915      	ldr	r1, [pc, #84]	@ (8012960 <etharp_free_entry+0x60>)
 801290a:	687a      	ldr	r2, [r7, #4]
 801290c:	4613      	mov	r3, r2
 801290e:	005b      	lsls	r3, r3, #1
 8012910:	4413      	add	r3, r2
 8012912:	00db      	lsls	r3, r3, #3
 8012914:	440b      	add	r3, r1
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	2b00      	cmp	r3, #0
 801291a:	d013      	beq.n	8012944 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801291c:	4910      	ldr	r1, [pc, #64]	@ (8012960 <etharp_free_entry+0x60>)
 801291e:	687a      	ldr	r2, [r7, #4]
 8012920:	4613      	mov	r3, r2
 8012922:	005b      	lsls	r3, r3, #1
 8012924:	4413      	add	r3, r2
 8012926:	00db      	lsls	r3, r3, #3
 8012928:	440b      	add	r3, r1
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	4618      	mov	r0, r3
 801292e:	f7f9 ffc3 	bl	800c8b8 <pbuf_free>
    arp_table[i].q = NULL;
 8012932:	490b      	ldr	r1, [pc, #44]	@ (8012960 <etharp_free_entry+0x60>)
 8012934:	687a      	ldr	r2, [r7, #4]
 8012936:	4613      	mov	r3, r2
 8012938:	005b      	lsls	r3, r3, #1
 801293a:	4413      	add	r3, r2
 801293c:	00db      	lsls	r3, r3, #3
 801293e:	440b      	add	r3, r1
 8012940:	2200      	movs	r2, #0
 8012942:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8012944:	4906      	ldr	r1, [pc, #24]	@ (8012960 <etharp_free_entry+0x60>)
 8012946:	687a      	ldr	r2, [r7, #4]
 8012948:	4613      	mov	r3, r2
 801294a:	005b      	lsls	r3, r3, #1
 801294c:	4413      	add	r3, r2
 801294e:	00db      	lsls	r3, r3, #3
 8012950:	440b      	add	r3, r1
 8012952:	3314      	adds	r3, #20
 8012954:	2200      	movs	r2, #0
 8012956:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8012958:	bf00      	nop
 801295a:	3708      	adds	r7, #8
 801295c:	46bd      	mov	sp, r7
 801295e:	bd80      	pop	{r7, pc}
 8012960:	20008a9c 	.word	0x20008a9c

08012964 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8012964:	b580      	push	{r7, lr}
 8012966:	b082      	sub	sp, #8
 8012968:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801296a:	2300      	movs	r3, #0
 801296c:	607b      	str	r3, [r7, #4]
 801296e:	e096      	b.n	8012a9e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8012970:	494f      	ldr	r1, [pc, #316]	@ (8012ab0 <etharp_tmr+0x14c>)
 8012972:	687a      	ldr	r2, [r7, #4]
 8012974:	4613      	mov	r3, r2
 8012976:	005b      	lsls	r3, r3, #1
 8012978:	4413      	add	r3, r2
 801297a:	00db      	lsls	r3, r3, #3
 801297c:	440b      	add	r3, r1
 801297e:	3314      	adds	r3, #20
 8012980:	781b      	ldrb	r3, [r3, #0]
 8012982:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8012984:	78fb      	ldrb	r3, [r7, #3]
 8012986:	2b00      	cmp	r3, #0
 8012988:	f000 8086 	beq.w	8012a98 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801298c:	4948      	ldr	r1, [pc, #288]	@ (8012ab0 <etharp_tmr+0x14c>)
 801298e:	687a      	ldr	r2, [r7, #4]
 8012990:	4613      	mov	r3, r2
 8012992:	005b      	lsls	r3, r3, #1
 8012994:	4413      	add	r3, r2
 8012996:	00db      	lsls	r3, r3, #3
 8012998:	440b      	add	r3, r1
 801299a:	3312      	adds	r3, #18
 801299c:	881b      	ldrh	r3, [r3, #0]
 801299e:	3301      	adds	r3, #1
 80129a0:	b298      	uxth	r0, r3
 80129a2:	4943      	ldr	r1, [pc, #268]	@ (8012ab0 <etharp_tmr+0x14c>)
 80129a4:	687a      	ldr	r2, [r7, #4]
 80129a6:	4613      	mov	r3, r2
 80129a8:	005b      	lsls	r3, r3, #1
 80129aa:	4413      	add	r3, r2
 80129ac:	00db      	lsls	r3, r3, #3
 80129ae:	440b      	add	r3, r1
 80129b0:	3312      	adds	r3, #18
 80129b2:	4602      	mov	r2, r0
 80129b4:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80129b6:	493e      	ldr	r1, [pc, #248]	@ (8012ab0 <etharp_tmr+0x14c>)
 80129b8:	687a      	ldr	r2, [r7, #4]
 80129ba:	4613      	mov	r3, r2
 80129bc:	005b      	lsls	r3, r3, #1
 80129be:	4413      	add	r3, r2
 80129c0:	00db      	lsls	r3, r3, #3
 80129c2:	440b      	add	r3, r1
 80129c4:	3312      	adds	r3, #18
 80129c6:	881b      	ldrh	r3, [r3, #0]
 80129c8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80129cc:	d215      	bcs.n	80129fa <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80129ce:	4938      	ldr	r1, [pc, #224]	@ (8012ab0 <etharp_tmr+0x14c>)
 80129d0:	687a      	ldr	r2, [r7, #4]
 80129d2:	4613      	mov	r3, r2
 80129d4:	005b      	lsls	r3, r3, #1
 80129d6:	4413      	add	r3, r2
 80129d8:	00db      	lsls	r3, r3, #3
 80129da:	440b      	add	r3, r1
 80129dc:	3314      	adds	r3, #20
 80129de:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80129e0:	2b01      	cmp	r3, #1
 80129e2:	d10e      	bne.n	8012a02 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80129e4:	4932      	ldr	r1, [pc, #200]	@ (8012ab0 <etharp_tmr+0x14c>)
 80129e6:	687a      	ldr	r2, [r7, #4]
 80129e8:	4613      	mov	r3, r2
 80129ea:	005b      	lsls	r3, r3, #1
 80129ec:	4413      	add	r3, r2
 80129ee:	00db      	lsls	r3, r3, #3
 80129f0:	440b      	add	r3, r1
 80129f2:	3312      	adds	r3, #18
 80129f4:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80129f6:	2b04      	cmp	r3, #4
 80129f8:	d903      	bls.n	8012a02 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80129fa:	6878      	ldr	r0, [r7, #4]
 80129fc:	f7ff ff80 	bl	8012900 <etharp_free_entry>
 8012a00:	e04a      	b.n	8012a98 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8012a02:	492b      	ldr	r1, [pc, #172]	@ (8012ab0 <etharp_tmr+0x14c>)
 8012a04:	687a      	ldr	r2, [r7, #4]
 8012a06:	4613      	mov	r3, r2
 8012a08:	005b      	lsls	r3, r3, #1
 8012a0a:	4413      	add	r3, r2
 8012a0c:	00db      	lsls	r3, r3, #3
 8012a0e:	440b      	add	r3, r1
 8012a10:	3314      	adds	r3, #20
 8012a12:	781b      	ldrb	r3, [r3, #0]
 8012a14:	2b03      	cmp	r3, #3
 8012a16:	d10a      	bne.n	8012a2e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8012a18:	4925      	ldr	r1, [pc, #148]	@ (8012ab0 <etharp_tmr+0x14c>)
 8012a1a:	687a      	ldr	r2, [r7, #4]
 8012a1c:	4613      	mov	r3, r2
 8012a1e:	005b      	lsls	r3, r3, #1
 8012a20:	4413      	add	r3, r2
 8012a22:	00db      	lsls	r3, r3, #3
 8012a24:	440b      	add	r3, r1
 8012a26:	3314      	adds	r3, #20
 8012a28:	2204      	movs	r2, #4
 8012a2a:	701a      	strb	r2, [r3, #0]
 8012a2c:	e034      	b.n	8012a98 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8012a2e:	4920      	ldr	r1, [pc, #128]	@ (8012ab0 <etharp_tmr+0x14c>)
 8012a30:	687a      	ldr	r2, [r7, #4]
 8012a32:	4613      	mov	r3, r2
 8012a34:	005b      	lsls	r3, r3, #1
 8012a36:	4413      	add	r3, r2
 8012a38:	00db      	lsls	r3, r3, #3
 8012a3a:	440b      	add	r3, r1
 8012a3c:	3314      	adds	r3, #20
 8012a3e:	781b      	ldrb	r3, [r3, #0]
 8012a40:	2b04      	cmp	r3, #4
 8012a42:	d10a      	bne.n	8012a5a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8012a44:	491a      	ldr	r1, [pc, #104]	@ (8012ab0 <etharp_tmr+0x14c>)
 8012a46:	687a      	ldr	r2, [r7, #4]
 8012a48:	4613      	mov	r3, r2
 8012a4a:	005b      	lsls	r3, r3, #1
 8012a4c:	4413      	add	r3, r2
 8012a4e:	00db      	lsls	r3, r3, #3
 8012a50:	440b      	add	r3, r1
 8012a52:	3314      	adds	r3, #20
 8012a54:	2202      	movs	r2, #2
 8012a56:	701a      	strb	r2, [r3, #0]
 8012a58:	e01e      	b.n	8012a98 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8012a5a:	4915      	ldr	r1, [pc, #84]	@ (8012ab0 <etharp_tmr+0x14c>)
 8012a5c:	687a      	ldr	r2, [r7, #4]
 8012a5e:	4613      	mov	r3, r2
 8012a60:	005b      	lsls	r3, r3, #1
 8012a62:	4413      	add	r3, r2
 8012a64:	00db      	lsls	r3, r3, #3
 8012a66:	440b      	add	r3, r1
 8012a68:	3314      	adds	r3, #20
 8012a6a:	781b      	ldrb	r3, [r3, #0]
 8012a6c:	2b01      	cmp	r3, #1
 8012a6e:	d113      	bne.n	8012a98 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8012a70:	490f      	ldr	r1, [pc, #60]	@ (8012ab0 <etharp_tmr+0x14c>)
 8012a72:	687a      	ldr	r2, [r7, #4]
 8012a74:	4613      	mov	r3, r2
 8012a76:	005b      	lsls	r3, r3, #1
 8012a78:	4413      	add	r3, r2
 8012a7a:	00db      	lsls	r3, r3, #3
 8012a7c:	440b      	add	r3, r1
 8012a7e:	3308      	adds	r3, #8
 8012a80:	6818      	ldr	r0, [r3, #0]
 8012a82:	687a      	ldr	r2, [r7, #4]
 8012a84:	4613      	mov	r3, r2
 8012a86:	005b      	lsls	r3, r3, #1
 8012a88:	4413      	add	r3, r2
 8012a8a:	00db      	lsls	r3, r3, #3
 8012a8c:	4a08      	ldr	r2, [pc, #32]	@ (8012ab0 <etharp_tmr+0x14c>)
 8012a8e:	4413      	add	r3, r2
 8012a90:	3304      	adds	r3, #4
 8012a92:	4619      	mov	r1, r3
 8012a94:	f000 fe6e 	bl	8013774 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	3301      	adds	r3, #1
 8012a9c:	607b      	str	r3, [r7, #4]
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	2b09      	cmp	r3, #9
 8012aa2:	f77f af65 	ble.w	8012970 <etharp_tmr+0xc>
      }
    }
  }
}
 8012aa6:	bf00      	nop
 8012aa8:	bf00      	nop
 8012aaa:	3708      	adds	r7, #8
 8012aac:	46bd      	mov	sp, r7
 8012aae:	bd80      	pop	{r7, pc}
 8012ab0:	20008a9c 	.word	0x20008a9c

08012ab4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8012ab4:	b580      	push	{r7, lr}
 8012ab6:	b08a      	sub	sp, #40	@ 0x28
 8012ab8:	af00      	add	r7, sp, #0
 8012aba:	60f8      	str	r0, [r7, #12]
 8012abc:	460b      	mov	r3, r1
 8012abe:	607a      	str	r2, [r7, #4]
 8012ac0:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8012ac2:	230a      	movs	r3, #10
 8012ac4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8012ac6:	230a      	movs	r3, #10
 8012ac8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8012aca:	230a      	movs	r3, #10
 8012acc:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8012ace:	2300      	movs	r3, #0
 8012ad0:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8012ad2:	230a      	movs	r3, #10
 8012ad4:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8012ad6:	2300      	movs	r3, #0
 8012ad8:	83bb      	strh	r3, [r7, #28]
 8012ada:	2300      	movs	r3, #0
 8012adc:	837b      	strh	r3, [r7, #26]
 8012ade:	2300      	movs	r3, #0
 8012ae0:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012ae2:	2300      	movs	r3, #0
 8012ae4:	843b      	strh	r3, [r7, #32]
 8012ae6:	e0ae      	b.n	8012c46 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8012ae8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012aec:	49a6      	ldr	r1, [pc, #664]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012aee:	4613      	mov	r3, r2
 8012af0:	005b      	lsls	r3, r3, #1
 8012af2:	4413      	add	r3, r2
 8012af4:	00db      	lsls	r3, r3, #3
 8012af6:	440b      	add	r3, r1
 8012af8:	3314      	adds	r3, #20
 8012afa:	781b      	ldrb	r3, [r3, #0]
 8012afc:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8012afe:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012b02:	2b0a      	cmp	r3, #10
 8012b04:	d105      	bne.n	8012b12 <etharp_find_entry+0x5e>
 8012b06:	7dfb      	ldrb	r3, [r7, #23]
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	d102      	bne.n	8012b12 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8012b0c:	8c3b      	ldrh	r3, [r7, #32]
 8012b0e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012b10:	e095      	b.n	8012c3e <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8012b12:	7dfb      	ldrb	r3, [r7, #23]
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	f000 8092 	beq.w	8012c3e <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8012b1a:	7dfb      	ldrb	r3, [r7, #23]
 8012b1c:	2b01      	cmp	r3, #1
 8012b1e:	d009      	beq.n	8012b34 <etharp_find_entry+0x80>
 8012b20:	7dfb      	ldrb	r3, [r7, #23]
 8012b22:	2b01      	cmp	r3, #1
 8012b24:	d806      	bhi.n	8012b34 <etharp_find_entry+0x80>
 8012b26:	4b99      	ldr	r3, [pc, #612]	@ (8012d8c <etharp_find_entry+0x2d8>)
 8012b28:	f240 1223 	movw	r2, #291	@ 0x123
 8012b2c:	4998      	ldr	r1, [pc, #608]	@ (8012d90 <etharp_find_entry+0x2dc>)
 8012b2e:	4899      	ldr	r0, [pc, #612]	@ (8012d94 <etharp_find_entry+0x2e0>)
 8012b30:	f002 ff02 	bl	8015938 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8012b34:	68fb      	ldr	r3, [r7, #12]
 8012b36:	2b00      	cmp	r3, #0
 8012b38:	d020      	beq.n	8012b7c <etharp_find_entry+0xc8>
 8012b3a:	68fb      	ldr	r3, [r7, #12]
 8012b3c:	6819      	ldr	r1, [r3, #0]
 8012b3e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012b42:	4891      	ldr	r0, [pc, #580]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012b44:	4613      	mov	r3, r2
 8012b46:	005b      	lsls	r3, r3, #1
 8012b48:	4413      	add	r3, r2
 8012b4a:	00db      	lsls	r3, r3, #3
 8012b4c:	4403      	add	r3, r0
 8012b4e:	3304      	adds	r3, #4
 8012b50:	681b      	ldr	r3, [r3, #0]
 8012b52:	4299      	cmp	r1, r3
 8012b54:	d112      	bne.n	8012b7c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d00c      	beq.n	8012b76 <etharp_find_entry+0xc2>
 8012b5c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012b60:	4989      	ldr	r1, [pc, #548]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012b62:	4613      	mov	r3, r2
 8012b64:	005b      	lsls	r3, r3, #1
 8012b66:	4413      	add	r3, r2
 8012b68:	00db      	lsls	r3, r3, #3
 8012b6a:	440b      	add	r3, r1
 8012b6c:	3308      	adds	r3, #8
 8012b6e:	681b      	ldr	r3, [r3, #0]
 8012b70:	687a      	ldr	r2, [r7, #4]
 8012b72:	429a      	cmp	r2, r3
 8012b74:	d102      	bne.n	8012b7c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8012b76:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012b7a:	e100      	b.n	8012d7e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8012b7c:	7dfb      	ldrb	r3, [r7, #23]
 8012b7e:	2b01      	cmp	r3, #1
 8012b80:	d140      	bne.n	8012c04 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8012b82:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012b86:	4980      	ldr	r1, [pc, #512]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012b88:	4613      	mov	r3, r2
 8012b8a:	005b      	lsls	r3, r3, #1
 8012b8c:	4413      	add	r3, r2
 8012b8e:	00db      	lsls	r3, r3, #3
 8012b90:	440b      	add	r3, r1
 8012b92:	681b      	ldr	r3, [r3, #0]
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d01a      	beq.n	8012bce <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8012b98:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012b9c:	497a      	ldr	r1, [pc, #488]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012b9e:	4613      	mov	r3, r2
 8012ba0:	005b      	lsls	r3, r3, #1
 8012ba2:	4413      	add	r3, r2
 8012ba4:	00db      	lsls	r3, r3, #3
 8012ba6:	440b      	add	r3, r1
 8012ba8:	3312      	adds	r3, #18
 8012baa:	881b      	ldrh	r3, [r3, #0]
 8012bac:	8bba      	ldrh	r2, [r7, #28]
 8012bae:	429a      	cmp	r2, r3
 8012bb0:	d845      	bhi.n	8012c3e <etharp_find_entry+0x18a>
            old_queue = i;
 8012bb2:	8c3b      	ldrh	r3, [r7, #32]
 8012bb4:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8012bb6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012bba:	4973      	ldr	r1, [pc, #460]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012bbc:	4613      	mov	r3, r2
 8012bbe:	005b      	lsls	r3, r3, #1
 8012bc0:	4413      	add	r3, r2
 8012bc2:	00db      	lsls	r3, r3, #3
 8012bc4:	440b      	add	r3, r1
 8012bc6:	3312      	adds	r3, #18
 8012bc8:	881b      	ldrh	r3, [r3, #0]
 8012bca:	83bb      	strh	r3, [r7, #28]
 8012bcc:	e037      	b.n	8012c3e <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8012bce:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012bd2:	496d      	ldr	r1, [pc, #436]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012bd4:	4613      	mov	r3, r2
 8012bd6:	005b      	lsls	r3, r3, #1
 8012bd8:	4413      	add	r3, r2
 8012bda:	00db      	lsls	r3, r3, #3
 8012bdc:	440b      	add	r3, r1
 8012bde:	3312      	adds	r3, #18
 8012be0:	881b      	ldrh	r3, [r3, #0]
 8012be2:	8b7a      	ldrh	r2, [r7, #26]
 8012be4:	429a      	cmp	r2, r3
 8012be6:	d82a      	bhi.n	8012c3e <etharp_find_entry+0x18a>
            old_pending = i;
 8012be8:	8c3b      	ldrh	r3, [r7, #32]
 8012bea:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8012bec:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012bf0:	4965      	ldr	r1, [pc, #404]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012bf2:	4613      	mov	r3, r2
 8012bf4:	005b      	lsls	r3, r3, #1
 8012bf6:	4413      	add	r3, r2
 8012bf8:	00db      	lsls	r3, r3, #3
 8012bfa:	440b      	add	r3, r1
 8012bfc:	3312      	adds	r3, #18
 8012bfe:	881b      	ldrh	r3, [r3, #0]
 8012c00:	837b      	strh	r3, [r7, #26]
 8012c02:	e01c      	b.n	8012c3e <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8012c04:	7dfb      	ldrb	r3, [r7, #23]
 8012c06:	2b01      	cmp	r3, #1
 8012c08:	d919      	bls.n	8012c3e <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8012c0a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012c0e:	495e      	ldr	r1, [pc, #376]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012c10:	4613      	mov	r3, r2
 8012c12:	005b      	lsls	r3, r3, #1
 8012c14:	4413      	add	r3, r2
 8012c16:	00db      	lsls	r3, r3, #3
 8012c18:	440b      	add	r3, r1
 8012c1a:	3312      	adds	r3, #18
 8012c1c:	881b      	ldrh	r3, [r3, #0]
 8012c1e:	8b3a      	ldrh	r2, [r7, #24]
 8012c20:	429a      	cmp	r2, r3
 8012c22:	d80c      	bhi.n	8012c3e <etharp_find_entry+0x18a>
            old_stable = i;
 8012c24:	8c3b      	ldrh	r3, [r7, #32]
 8012c26:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8012c28:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012c2c:	4956      	ldr	r1, [pc, #344]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012c2e:	4613      	mov	r3, r2
 8012c30:	005b      	lsls	r3, r3, #1
 8012c32:	4413      	add	r3, r2
 8012c34:	00db      	lsls	r3, r3, #3
 8012c36:	440b      	add	r3, r1
 8012c38:	3312      	adds	r3, #18
 8012c3a:	881b      	ldrh	r3, [r3, #0]
 8012c3c:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012c3e:	8c3b      	ldrh	r3, [r7, #32]
 8012c40:	3301      	adds	r3, #1
 8012c42:	b29b      	uxth	r3, r3
 8012c44:	843b      	strh	r3, [r7, #32]
 8012c46:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012c4a:	2b09      	cmp	r3, #9
 8012c4c:	f77f af4c 	ble.w	8012ae8 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8012c50:	7afb      	ldrb	r3, [r7, #11]
 8012c52:	f003 0302 	and.w	r3, r3, #2
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	d108      	bne.n	8012c6c <etharp_find_entry+0x1b8>
 8012c5a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012c5e:	2b0a      	cmp	r3, #10
 8012c60:	d107      	bne.n	8012c72 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8012c62:	7afb      	ldrb	r3, [r7, #11]
 8012c64:	f003 0301 	and.w	r3, r3, #1
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	d102      	bne.n	8012c72 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8012c6c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012c70:	e085      	b.n	8012d7e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8012c72:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012c76:	2b09      	cmp	r3, #9
 8012c78:	dc02      	bgt.n	8012c80 <etharp_find_entry+0x1cc>
    i = empty;
 8012c7a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012c7c:	843b      	strh	r3, [r7, #32]
 8012c7e:	e039      	b.n	8012cf4 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8012c80:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8012c84:	2b09      	cmp	r3, #9
 8012c86:	dc14      	bgt.n	8012cb2 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8012c88:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012c8a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8012c8c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012c90:	493d      	ldr	r1, [pc, #244]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012c92:	4613      	mov	r3, r2
 8012c94:	005b      	lsls	r3, r3, #1
 8012c96:	4413      	add	r3, r2
 8012c98:	00db      	lsls	r3, r3, #3
 8012c9a:	440b      	add	r3, r1
 8012c9c:	681b      	ldr	r3, [r3, #0]
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d018      	beq.n	8012cd4 <etharp_find_entry+0x220>
 8012ca2:	4b3a      	ldr	r3, [pc, #232]	@ (8012d8c <etharp_find_entry+0x2d8>)
 8012ca4:	f240 126d 	movw	r2, #365	@ 0x16d
 8012ca8:	493b      	ldr	r1, [pc, #236]	@ (8012d98 <etharp_find_entry+0x2e4>)
 8012caa:	483a      	ldr	r0, [pc, #232]	@ (8012d94 <etharp_find_entry+0x2e0>)
 8012cac:	f002 fe44 	bl	8015938 <iprintf>
 8012cb0:	e010      	b.n	8012cd4 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8012cb2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8012cb6:	2b09      	cmp	r3, #9
 8012cb8:	dc02      	bgt.n	8012cc0 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8012cba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012cbc:	843b      	strh	r3, [r7, #32]
 8012cbe:	e009      	b.n	8012cd4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8012cc0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8012cc4:	2b09      	cmp	r3, #9
 8012cc6:	dc02      	bgt.n	8012cce <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8012cc8:	8bfb      	ldrh	r3, [r7, #30]
 8012cca:	843b      	strh	r3, [r7, #32]
 8012ccc:	e002      	b.n	8012cd4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8012cce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012cd2:	e054      	b.n	8012d7e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012cd4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012cd8:	2b09      	cmp	r3, #9
 8012cda:	dd06      	ble.n	8012cea <etharp_find_entry+0x236>
 8012cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8012d8c <etharp_find_entry+0x2d8>)
 8012cde:	f240 127f 	movw	r2, #383	@ 0x17f
 8012ce2:	492e      	ldr	r1, [pc, #184]	@ (8012d9c <etharp_find_entry+0x2e8>)
 8012ce4:	482b      	ldr	r0, [pc, #172]	@ (8012d94 <etharp_find_entry+0x2e0>)
 8012ce6:	f002 fe27 	bl	8015938 <iprintf>
    etharp_free_entry(i);
 8012cea:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012cee:	4618      	mov	r0, r3
 8012cf0:	f7ff fe06 	bl	8012900 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012cf4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012cf8:	2b09      	cmp	r3, #9
 8012cfa:	dd06      	ble.n	8012d0a <etharp_find_entry+0x256>
 8012cfc:	4b23      	ldr	r3, [pc, #140]	@ (8012d8c <etharp_find_entry+0x2d8>)
 8012cfe:	f240 1283 	movw	r2, #387	@ 0x183
 8012d02:	4926      	ldr	r1, [pc, #152]	@ (8012d9c <etharp_find_entry+0x2e8>)
 8012d04:	4823      	ldr	r0, [pc, #140]	@ (8012d94 <etharp_find_entry+0x2e0>)
 8012d06:	f002 fe17 	bl	8015938 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8012d0a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012d0e:	491e      	ldr	r1, [pc, #120]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012d10:	4613      	mov	r3, r2
 8012d12:	005b      	lsls	r3, r3, #1
 8012d14:	4413      	add	r3, r2
 8012d16:	00db      	lsls	r3, r3, #3
 8012d18:	440b      	add	r3, r1
 8012d1a:	3314      	adds	r3, #20
 8012d1c:	781b      	ldrb	r3, [r3, #0]
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	d006      	beq.n	8012d30 <etharp_find_entry+0x27c>
 8012d22:	4b1a      	ldr	r3, [pc, #104]	@ (8012d8c <etharp_find_entry+0x2d8>)
 8012d24:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8012d28:	491d      	ldr	r1, [pc, #116]	@ (8012da0 <etharp_find_entry+0x2ec>)
 8012d2a:	481a      	ldr	r0, [pc, #104]	@ (8012d94 <etharp_find_entry+0x2e0>)
 8012d2c:	f002 fe04 	bl	8015938 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	2b00      	cmp	r3, #0
 8012d34:	d00b      	beq.n	8012d4e <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8012d36:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	6819      	ldr	r1, [r3, #0]
 8012d3e:	4812      	ldr	r0, [pc, #72]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012d40:	4613      	mov	r3, r2
 8012d42:	005b      	lsls	r3, r3, #1
 8012d44:	4413      	add	r3, r2
 8012d46:	00db      	lsls	r3, r3, #3
 8012d48:	4403      	add	r3, r0
 8012d4a:	3304      	adds	r3, #4
 8012d4c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8012d4e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012d52:	490d      	ldr	r1, [pc, #52]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012d54:	4613      	mov	r3, r2
 8012d56:	005b      	lsls	r3, r3, #1
 8012d58:	4413      	add	r3, r2
 8012d5a:	00db      	lsls	r3, r3, #3
 8012d5c:	440b      	add	r3, r1
 8012d5e:	3312      	adds	r3, #18
 8012d60:	2200      	movs	r2, #0
 8012d62:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8012d64:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012d68:	4907      	ldr	r1, [pc, #28]	@ (8012d88 <etharp_find_entry+0x2d4>)
 8012d6a:	4613      	mov	r3, r2
 8012d6c:	005b      	lsls	r3, r3, #1
 8012d6e:	4413      	add	r3, r2
 8012d70:	00db      	lsls	r3, r3, #3
 8012d72:	440b      	add	r3, r1
 8012d74:	3308      	adds	r3, #8
 8012d76:	687a      	ldr	r2, [r7, #4]
 8012d78:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8012d7a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8012d7e:	4618      	mov	r0, r3
 8012d80:	3728      	adds	r7, #40	@ 0x28
 8012d82:	46bd      	mov	sp, r7
 8012d84:	bd80      	pop	{r7, pc}
 8012d86:	bf00      	nop
 8012d88:	20008a9c 	.word	0x20008a9c
 8012d8c:	0801a450 	.word	0x0801a450
 8012d90:	0801a488 	.word	0x0801a488
 8012d94:	0801a4c8 	.word	0x0801a4c8
 8012d98:	0801a4f0 	.word	0x0801a4f0
 8012d9c:	0801a508 	.word	0x0801a508
 8012da0:	0801a51c 	.word	0x0801a51c

08012da4 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8012da4:	b580      	push	{r7, lr}
 8012da6:	b088      	sub	sp, #32
 8012da8:	af02      	add	r7, sp, #8
 8012daa:	60f8      	str	r0, [r7, #12]
 8012dac:	60b9      	str	r1, [r7, #8]
 8012dae:	607a      	str	r2, [r7, #4]
 8012db0:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8012db2:	68fb      	ldr	r3, [r7, #12]
 8012db4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8012db8:	2b06      	cmp	r3, #6
 8012dba:	d006      	beq.n	8012dca <etharp_update_arp_entry+0x26>
 8012dbc:	4b48      	ldr	r3, [pc, #288]	@ (8012ee0 <etharp_update_arp_entry+0x13c>)
 8012dbe:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8012dc2:	4948      	ldr	r1, [pc, #288]	@ (8012ee4 <etharp_update_arp_entry+0x140>)
 8012dc4:	4848      	ldr	r0, [pc, #288]	@ (8012ee8 <etharp_update_arp_entry+0x144>)
 8012dc6:	f002 fdb7 	bl	8015938 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8012dca:	68bb      	ldr	r3, [r7, #8]
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d012      	beq.n	8012df6 <etharp_update_arp_entry+0x52>
 8012dd0:	68bb      	ldr	r3, [r7, #8]
 8012dd2:	681b      	ldr	r3, [r3, #0]
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d00e      	beq.n	8012df6 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012dd8:	68bb      	ldr	r3, [r7, #8]
 8012dda:	681b      	ldr	r3, [r3, #0]
 8012ddc:	68f9      	ldr	r1, [r7, #12]
 8012dde:	4618      	mov	r0, r3
 8012de0:	f001 f8fe 	bl	8013fe0 <ip4_addr_isbroadcast_u32>
 8012de4:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8012de6:	2b00      	cmp	r3, #0
 8012de8:	d105      	bne.n	8012df6 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8012dea:	68bb      	ldr	r3, [r7, #8]
 8012dec:	681b      	ldr	r3, [r3, #0]
 8012dee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012df2:	2be0      	cmp	r3, #224	@ 0xe0
 8012df4:	d102      	bne.n	8012dfc <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8012df6:	f06f 030f 	mvn.w	r3, #15
 8012dfa:	e06c      	b.n	8012ed6 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8012dfc:	78fb      	ldrb	r3, [r7, #3]
 8012dfe:	68fa      	ldr	r2, [r7, #12]
 8012e00:	4619      	mov	r1, r3
 8012e02:	68b8      	ldr	r0, [r7, #8]
 8012e04:	f7ff fe56 	bl	8012ab4 <etharp_find_entry>
 8012e08:	4603      	mov	r3, r0
 8012e0a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8012e0c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	da02      	bge.n	8012e1a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8012e14:	8afb      	ldrh	r3, [r7, #22]
 8012e16:	b25b      	sxtb	r3, r3
 8012e18:	e05d      	b.n	8012ed6 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8012e1a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012e1e:	4933      	ldr	r1, [pc, #204]	@ (8012eec <etharp_update_arp_entry+0x148>)
 8012e20:	4613      	mov	r3, r2
 8012e22:	005b      	lsls	r3, r3, #1
 8012e24:	4413      	add	r3, r2
 8012e26:	00db      	lsls	r3, r3, #3
 8012e28:	440b      	add	r3, r1
 8012e2a:	3314      	adds	r3, #20
 8012e2c:	2202      	movs	r2, #2
 8012e2e:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8012e30:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012e34:	492d      	ldr	r1, [pc, #180]	@ (8012eec <etharp_update_arp_entry+0x148>)
 8012e36:	4613      	mov	r3, r2
 8012e38:	005b      	lsls	r3, r3, #1
 8012e3a:	4413      	add	r3, r2
 8012e3c:	00db      	lsls	r3, r3, #3
 8012e3e:	440b      	add	r3, r1
 8012e40:	3308      	adds	r3, #8
 8012e42:	68fa      	ldr	r2, [r7, #12]
 8012e44:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8012e46:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012e4a:	4613      	mov	r3, r2
 8012e4c:	005b      	lsls	r3, r3, #1
 8012e4e:	4413      	add	r3, r2
 8012e50:	00db      	lsls	r3, r3, #3
 8012e52:	3308      	adds	r3, #8
 8012e54:	4a25      	ldr	r2, [pc, #148]	@ (8012eec <etharp_update_arp_entry+0x148>)
 8012e56:	4413      	add	r3, r2
 8012e58:	3304      	adds	r3, #4
 8012e5a:	2206      	movs	r2, #6
 8012e5c:	6879      	ldr	r1, [r7, #4]
 8012e5e:	4618      	mov	r0, r3
 8012e60:	f002 ff3b 	bl	8015cda <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8012e64:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012e68:	4920      	ldr	r1, [pc, #128]	@ (8012eec <etharp_update_arp_entry+0x148>)
 8012e6a:	4613      	mov	r3, r2
 8012e6c:	005b      	lsls	r3, r3, #1
 8012e6e:	4413      	add	r3, r2
 8012e70:	00db      	lsls	r3, r3, #3
 8012e72:	440b      	add	r3, r1
 8012e74:	3312      	adds	r3, #18
 8012e76:	2200      	movs	r2, #0
 8012e78:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8012e7a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012e7e:	491b      	ldr	r1, [pc, #108]	@ (8012eec <etharp_update_arp_entry+0x148>)
 8012e80:	4613      	mov	r3, r2
 8012e82:	005b      	lsls	r3, r3, #1
 8012e84:	4413      	add	r3, r2
 8012e86:	00db      	lsls	r3, r3, #3
 8012e88:	440b      	add	r3, r1
 8012e8a:	681b      	ldr	r3, [r3, #0]
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d021      	beq.n	8012ed4 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8012e90:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012e94:	4915      	ldr	r1, [pc, #84]	@ (8012eec <etharp_update_arp_entry+0x148>)
 8012e96:	4613      	mov	r3, r2
 8012e98:	005b      	lsls	r3, r3, #1
 8012e9a:	4413      	add	r3, r2
 8012e9c:	00db      	lsls	r3, r3, #3
 8012e9e:	440b      	add	r3, r1
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8012ea4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012ea8:	4910      	ldr	r1, [pc, #64]	@ (8012eec <etharp_update_arp_entry+0x148>)
 8012eaa:	4613      	mov	r3, r2
 8012eac:	005b      	lsls	r3, r3, #1
 8012eae:	4413      	add	r3, r2
 8012eb0:	00db      	lsls	r3, r3, #3
 8012eb2:	440b      	add	r3, r1
 8012eb4:	2200      	movs	r2, #0
 8012eb6:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8012eb8:	68fb      	ldr	r3, [r7, #12]
 8012eba:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8012ebe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8012ec2:	9300      	str	r3, [sp, #0]
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	6939      	ldr	r1, [r7, #16]
 8012ec8:	68f8      	ldr	r0, [r7, #12]
 8012eca:	f001 ff97 	bl	8014dfc <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8012ece:	6938      	ldr	r0, [r7, #16]
 8012ed0:	f7f9 fcf2 	bl	800c8b8 <pbuf_free>
  }
  return ERR_OK;
 8012ed4:	2300      	movs	r3, #0
}
 8012ed6:	4618      	mov	r0, r3
 8012ed8:	3718      	adds	r7, #24
 8012eda:	46bd      	mov	sp, r7
 8012edc:	bd80      	pop	{r7, pc}
 8012ede:	bf00      	nop
 8012ee0:	0801a450 	.word	0x0801a450
 8012ee4:	0801a548 	.word	0x0801a548
 8012ee8:	0801a4c8 	.word	0x0801a4c8
 8012eec:	20008a9c 	.word	0x20008a9c

08012ef0 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8012ef0:	b580      	push	{r7, lr}
 8012ef2:	b084      	sub	sp, #16
 8012ef4:	af00      	add	r7, sp, #0
 8012ef6:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012ef8:	2300      	movs	r3, #0
 8012efa:	60fb      	str	r3, [r7, #12]
 8012efc:	e01e      	b.n	8012f3c <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8012efe:	4913      	ldr	r1, [pc, #76]	@ (8012f4c <etharp_cleanup_netif+0x5c>)
 8012f00:	68fa      	ldr	r2, [r7, #12]
 8012f02:	4613      	mov	r3, r2
 8012f04:	005b      	lsls	r3, r3, #1
 8012f06:	4413      	add	r3, r2
 8012f08:	00db      	lsls	r3, r3, #3
 8012f0a:	440b      	add	r3, r1
 8012f0c:	3314      	adds	r3, #20
 8012f0e:	781b      	ldrb	r3, [r3, #0]
 8012f10:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8012f12:	7afb      	ldrb	r3, [r7, #11]
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	d00e      	beq.n	8012f36 <etharp_cleanup_netif+0x46>
 8012f18:	490c      	ldr	r1, [pc, #48]	@ (8012f4c <etharp_cleanup_netif+0x5c>)
 8012f1a:	68fa      	ldr	r2, [r7, #12]
 8012f1c:	4613      	mov	r3, r2
 8012f1e:	005b      	lsls	r3, r3, #1
 8012f20:	4413      	add	r3, r2
 8012f22:	00db      	lsls	r3, r3, #3
 8012f24:	440b      	add	r3, r1
 8012f26:	3308      	adds	r3, #8
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	687a      	ldr	r2, [r7, #4]
 8012f2c:	429a      	cmp	r2, r3
 8012f2e:	d102      	bne.n	8012f36 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8012f30:	68f8      	ldr	r0, [r7, #12]
 8012f32:	f7ff fce5 	bl	8012900 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012f36:	68fb      	ldr	r3, [r7, #12]
 8012f38:	3301      	adds	r3, #1
 8012f3a:	60fb      	str	r3, [r7, #12]
 8012f3c:	68fb      	ldr	r3, [r7, #12]
 8012f3e:	2b09      	cmp	r3, #9
 8012f40:	dddd      	ble.n	8012efe <etharp_cleanup_netif+0xe>
    }
  }
}
 8012f42:	bf00      	nop
 8012f44:	bf00      	nop
 8012f46:	3710      	adds	r7, #16
 8012f48:	46bd      	mov	sp, r7
 8012f4a:	bd80      	pop	{r7, pc}
 8012f4c:	20008a9c 	.word	0x20008a9c

08012f50 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8012f50:	b5b0      	push	{r4, r5, r7, lr}
 8012f52:	b08a      	sub	sp, #40	@ 0x28
 8012f54:	af04      	add	r7, sp, #16
 8012f56:	6078      	str	r0, [r7, #4]
 8012f58:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8012f5a:	683b      	ldr	r3, [r7, #0]
 8012f5c:	2b00      	cmp	r3, #0
 8012f5e:	d107      	bne.n	8012f70 <etharp_input+0x20>
 8012f60:	4b3d      	ldr	r3, [pc, #244]	@ (8013058 <etharp_input+0x108>)
 8012f62:	f240 228a 	movw	r2, #650	@ 0x28a
 8012f66:	493d      	ldr	r1, [pc, #244]	@ (801305c <etharp_input+0x10c>)
 8012f68:	483d      	ldr	r0, [pc, #244]	@ (8013060 <etharp_input+0x110>)
 8012f6a:	f002 fce5 	bl	8015938 <iprintf>
 8012f6e:	e06f      	b.n	8013050 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	685b      	ldr	r3, [r3, #4]
 8012f74:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012f76:	693b      	ldr	r3, [r7, #16]
 8012f78:	881b      	ldrh	r3, [r3, #0]
 8012f7a:	b29b      	uxth	r3, r3
 8012f7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012f80:	d10c      	bne.n	8012f9c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012f82:	693b      	ldr	r3, [r7, #16]
 8012f84:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012f86:	2b06      	cmp	r3, #6
 8012f88:	d108      	bne.n	8012f9c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012f8a:	693b      	ldr	r3, [r7, #16]
 8012f8c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012f8e:	2b04      	cmp	r3, #4
 8012f90:	d104      	bne.n	8012f9c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8012f92:	693b      	ldr	r3, [r7, #16]
 8012f94:	885b      	ldrh	r3, [r3, #2]
 8012f96:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012f98:	2b08      	cmp	r3, #8
 8012f9a:	d003      	beq.n	8012fa4 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8012f9c:	6878      	ldr	r0, [r7, #4]
 8012f9e:	f7f9 fc8b 	bl	800c8b8 <pbuf_free>
    return;
 8012fa2:	e055      	b.n	8013050 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8012fa4:	693b      	ldr	r3, [r7, #16]
 8012fa6:	330e      	adds	r3, #14
 8012fa8:	681b      	ldr	r3, [r3, #0]
 8012faa:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8012fac:	693b      	ldr	r3, [r7, #16]
 8012fae:	3318      	adds	r3, #24
 8012fb0:	681b      	ldr	r3, [r3, #0]
 8012fb2:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012fb4:	683b      	ldr	r3, [r7, #0]
 8012fb6:	3304      	adds	r3, #4
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	d102      	bne.n	8012fc4 <etharp_input+0x74>
    for_us = 0;
 8012fbe:	2300      	movs	r3, #0
 8012fc0:	75fb      	strb	r3, [r7, #23]
 8012fc2:	e009      	b.n	8012fd8 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8012fc4:	68ba      	ldr	r2, [r7, #8]
 8012fc6:	683b      	ldr	r3, [r7, #0]
 8012fc8:	3304      	adds	r3, #4
 8012fca:	681b      	ldr	r3, [r3, #0]
 8012fcc:	429a      	cmp	r2, r3
 8012fce:	bf0c      	ite	eq
 8012fd0:	2301      	moveq	r3, #1
 8012fd2:	2300      	movne	r3, #0
 8012fd4:	b2db      	uxtb	r3, r3
 8012fd6:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8012fd8:	693b      	ldr	r3, [r7, #16]
 8012fda:	f103 0208 	add.w	r2, r3, #8
 8012fde:	7dfb      	ldrb	r3, [r7, #23]
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d001      	beq.n	8012fe8 <etharp_input+0x98>
 8012fe4:	2301      	movs	r3, #1
 8012fe6:	e000      	b.n	8012fea <etharp_input+0x9a>
 8012fe8:	2302      	movs	r3, #2
 8012fea:	f107 010c 	add.w	r1, r7, #12
 8012fee:	6838      	ldr	r0, [r7, #0]
 8012ff0:	f7ff fed8 	bl	8012da4 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8012ff4:	693b      	ldr	r3, [r7, #16]
 8012ff6:	88db      	ldrh	r3, [r3, #6]
 8012ff8:	b29b      	uxth	r3, r3
 8012ffa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012ffe:	d003      	beq.n	8013008 <etharp_input+0xb8>
 8013000:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013004:	d01e      	beq.n	8013044 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8013006:	e020      	b.n	801304a <etharp_input+0xfa>
      if (for_us) {
 8013008:	7dfb      	ldrb	r3, [r7, #23]
 801300a:	2b00      	cmp	r3, #0
 801300c:	d01c      	beq.n	8013048 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801300e:	683b      	ldr	r3, [r7, #0]
 8013010:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8013014:	693b      	ldr	r3, [r7, #16]
 8013016:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801301a:	683b      	ldr	r3, [r7, #0]
 801301c:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 8013020:	683b      	ldr	r3, [r7, #0]
 8013022:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8013024:	693a      	ldr	r2, [r7, #16]
 8013026:	3208      	adds	r2, #8
        etharp_raw(netif,
 8013028:	2102      	movs	r1, #2
 801302a:	9103      	str	r1, [sp, #12]
 801302c:	f107 010c 	add.w	r1, r7, #12
 8013030:	9102      	str	r1, [sp, #8]
 8013032:	9201      	str	r2, [sp, #4]
 8013034:	9300      	str	r3, [sp, #0]
 8013036:	462b      	mov	r3, r5
 8013038:	4622      	mov	r2, r4
 801303a:	4601      	mov	r1, r0
 801303c:	6838      	ldr	r0, [r7, #0]
 801303e:	f000 faeb 	bl	8013618 <etharp_raw>
      break;
 8013042:	e001      	b.n	8013048 <etharp_input+0xf8>
      break;
 8013044:	bf00      	nop
 8013046:	e000      	b.n	801304a <etharp_input+0xfa>
      break;
 8013048:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801304a:	6878      	ldr	r0, [r7, #4]
 801304c:	f7f9 fc34 	bl	800c8b8 <pbuf_free>
}
 8013050:	3718      	adds	r7, #24
 8013052:	46bd      	mov	sp, r7
 8013054:	bdb0      	pop	{r4, r5, r7, pc}
 8013056:	bf00      	nop
 8013058:	0801a450 	.word	0x0801a450
 801305c:	0801a5a0 	.word	0x0801a5a0
 8013060:	0801a4c8 	.word	0x0801a4c8

08013064 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8013064:	b580      	push	{r7, lr}
 8013066:	b086      	sub	sp, #24
 8013068:	af02      	add	r7, sp, #8
 801306a:	60f8      	str	r0, [r7, #12]
 801306c:	60b9      	str	r1, [r7, #8]
 801306e:	4613      	mov	r3, r2
 8013070:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8013072:	79fa      	ldrb	r2, [r7, #7]
 8013074:	4944      	ldr	r1, [pc, #272]	@ (8013188 <etharp_output_to_arp_index+0x124>)
 8013076:	4613      	mov	r3, r2
 8013078:	005b      	lsls	r3, r3, #1
 801307a:	4413      	add	r3, r2
 801307c:	00db      	lsls	r3, r3, #3
 801307e:	440b      	add	r3, r1
 8013080:	3314      	adds	r3, #20
 8013082:	781b      	ldrb	r3, [r3, #0]
 8013084:	2b01      	cmp	r3, #1
 8013086:	d806      	bhi.n	8013096 <etharp_output_to_arp_index+0x32>
 8013088:	4b40      	ldr	r3, [pc, #256]	@ (801318c <etharp_output_to_arp_index+0x128>)
 801308a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801308e:	4940      	ldr	r1, [pc, #256]	@ (8013190 <etharp_output_to_arp_index+0x12c>)
 8013090:	4840      	ldr	r0, [pc, #256]	@ (8013194 <etharp_output_to_arp_index+0x130>)
 8013092:	f002 fc51 	bl	8015938 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8013096:	79fa      	ldrb	r2, [r7, #7]
 8013098:	493b      	ldr	r1, [pc, #236]	@ (8013188 <etharp_output_to_arp_index+0x124>)
 801309a:	4613      	mov	r3, r2
 801309c:	005b      	lsls	r3, r3, #1
 801309e:	4413      	add	r3, r2
 80130a0:	00db      	lsls	r3, r3, #3
 80130a2:	440b      	add	r3, r1
 80130a4:	3314      	adds	r3, #20
 80130a6:	781b      	ldrb	r3, [r3, #0]
 80130a8:	2b02      	cmp	r3, #2
 80130aa:	d153      	bne.n	8013154 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80130ac:	79fa      	ldrb	r2, [r7, #7]
 80130ae:	4936      	ldr	r1, [pc, #216]	@ (8013188 <etharp_output_to_arp_index+0x124>)
 80130b0:	4613      	mov	r3, r2
 80130b2:	005b      	lsls	r3, r3, #1
 80130b4:	4413      	add	r3, r2
 80130b6:	00db      	lsls	r3, r3, #3
 80130b8:	440b      	add	r3, r1
 80130ba:	3312      	adds	r3, #18
 80130bc:	881b      	ldrh	r3, [r3, #0]
 80130be:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 80130c2:	d919      	bls.n	80130f8 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80130c4:	79fa      	ldrb	r2, [r7, #7]
 80130c6:	4613      	mov	r3, r2
 80130c8:	005b      	lsls	r3, r3, #1
 80130ca:	4413      	add	r3, r2
 80130cc:	00db      	lsls	r3, r3, #3
 80130ce:	4a2e      	ldr	r2, [pc, #184]	@ (8013188 <etharp_output_to_arp_index+0x124>)
 80130d0:	4413      	add	r3, r2
 80130d2:	3304      	adds	r3, #4
 80130d4:	4619      	mov	r1, r3
 80130d6:	68f8      	ldr	r0, [r7, #12]
 80130d8:	f000 fb4c 	bl	8013774 <etharp_request>
 80130dc:	4603      	mov	r3, r0
 80130de:	2b00      	cmp	r3, #0
 80130e0:	d138      	bne.n	8013154 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80130e2:	79fa      	ldrb	r2, [r7, #7]
 80130e4:	4928      	ldr	r1, [pc, #160]	@ (8013188 <etharp_output_to_arp_index+0x124>)
 80130e6:	4613      	mov	r3, r2
 80130e8:	005b      	lsls	r3, r3, #1
 80130ea:	4413      	add	r3, r2
 80130ec:	00db      	lsls	r3, r3, #3
 80130ee:	440b      	add	r3, r1
 80130f0:	3314      	adds	r3, #20
 80130f2:	2203      	movs	r2, #3
 80130f4:	701a      	strb	r2, [r3, #0]
 80130f6:	e02d      	b.n	8013154 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80130f8:	79fa      	ldrb	r2, [r7, #7]
 80130fa:	4923      	ldr	r1, [pc, #140]	@ (8013188 <etharp_output_to_arp_index+0x124>)
 80130fc:	4613      	mov	r3, r2
 80130fe:	005b      	lsls	r3, r3, #1
 8013100:	4413      	add	r3, r2
 8013102:	00db      	lsls	r3, r3, #3
 8013104:	440b      	add	r3, r1
 8013106:	3312      	adds	r3, #18
 8013108:	881b      	ldrh	r3, [r3, #0]
 801310a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801310e:	d321      	bcc.n	8013154 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8013110:	79fa      	ldrb	r2, [r7, #7]
 8013112:	4613      	mov	r3, r2
 8013114:	005b      	lsls	r3, r3, #1
 8013116:	4413      	add	r3, r2
 8013118:	00db      	lsls	r3, r3, #3
 801311a:	4a1b      	ldr	r2, [pc, #108]	@ (8013188 <etharp_output_to_arp_index+0x124>)
 801311c:	4413      	add	r3, r2
 801311e:	1d19      	adds	r1, r3, #4
 8013120:	79fa      	ldrb	r2, [r7, #7]
 8013122:	4613      	mov	r3, r2
 8013124:	005b      	lsls	r3, r3, #1
 8013126:	4413      	add	r3, r2
 8013128:	00db      	lsls	r3, r3, #3
 801312a:	3308      	adds	r3, #8
 801312c:	4a16      	ldr	r2, [pc, #88]	@ (8013188 <etharp_output_to_arp_index+0x124>)
 801312e:	4413      	add	r3, r2
 8013130:	3304      	adds	r3, #4
 8013132:	461a      	mov	r2, r3
 8013134:	68f8      	ldr	r0, [r7, #12]
 8013136:	f000 fafb 	bl	8013730 <etharp_request_dst>
 801313a:	4603      	mov	r3, r0
 801313c:	2b00      	cmp	r3, #0
 801313e:	d109      	bne.n	8013154 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8013140:	79fa      	ldrb	r2, [r7, #7]
 8013142:	4911      	ldr	r1, [pc, #68]	@ (8013188 <etharp_output_to_arp_index+0x124>)
 8013144:	4613      	mov	r3, r2
 8013146:	005b      	lsls	r3, r3, #1
 8013148:	4413      	add	r3, r2
 801314a:	00db      	lsls	r3, r3, #3
 801314c:	440b      	add	r3, r1
 801314e:	3314      	adds	r3, #20
 8013150:	2203      	movs	r2, #3
 8013152:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801315a:	79fa      	ldrb	r2, [r7, #7]
 801315c:	4613      	mov	r3, r2
 801315e:	005b      	lsls	r3, r3, #1
 8013160:	4413      	add	r3, r2
 8013162:	00db      	lsls	r3, r3, #3
 8013164:	3308      	adds	r3, #8
 8013166:	4a08      	ldr	r2, [pc, #32]	@ (8013188 <etharp_output_to_arp_index+0x124>)
 8013168:	4413      	add	r3, r2
 801316a:	3304      	adds	r3, #4
 801316c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013170:	9200      	str	r2, [sp, #0]
 8013172:	460a      	mov	r2, r1
 8013174:	68b9      	ldr	r1, [r7, #8]
 8013176:	68f8      	ldr	r0, [r7, #12]
 8013178:	f001 fe40 	bl	8014dfc <ethernet_output>
 801317c:	4603      	mov	r3, r0
}
 801317e:	4618      	mov	r0, r3
 8013180:	3710      	adds	r7, #16
 8013182:	46bd      	mov	sp, r7
 8013184:	bd80      	pop	{r7, pc}
 8013186:	bf00      	nop
 8013188:	20008a9c 	.word	0x20008a9c
 801318c:	0801a450 	.word	0x0801a450
 8013190:	0801a5c0 	.word	0x0801a5c0
 8013194:	0801a4c8 	.word	0x0801a4c8

08013198 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8013198:	b580      	push	{r7, lr}
 801319a:	b08a      	sub	sp, #40	@ 0x28
 801319c:	af02      	add	r7, sp, #8
 801319e:	60f8      	str	r0, [r7, #12]
 80131a0:	60b9      	str	r1, [r7, #8]
 80131a2:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d106      	bne.n	80131bc <etharp_output+0x24>
 80131ae:	4b73      	ldr	r3, [pc, #460]	@ (801337c <etharp_output+0x1e4>)
 80131b0:	f240 321e 	movw	r2, #798	@ 0x31e
 80131b4:	4972      	ldr	r1, [pc, #456]	@ (8013380 <etharp_output+0x1e8>)
 80131b6:	4873      	ldr	r0, [pc, #460]	@ (8013384 <etharp_output+0x1ec>)
 80131b8:	f002 fbbe 	bl	8015938 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 80131bc:	68bb      	ldr	r3, [r7, #8]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d106      	bne.n	80131d0 <etharp_output+0x38>
 80131c2:	4b6e      	ldr	r3, [pc, #440]	@ (801337c <etharp_output+0x1e4>)
 80131c4:	f240 321f 	movw	r2, #799	@ 0x31f
 80131c8:	496f      	ldr	r1, [pc, #444]	@ (8013388 <etharp_output+0x1f0>)
 80131ca:	486e      	ldr	r0, [pc, #440]	@ (8013384 <etharp_output+0x1ec>)
 80131cc:	f002 fbb4 	bl	8015938 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d106      	bne.n	80131e4 <etharp_output+0x4c>
 80131d6:	4b69      	ldr	r3, [pc, #420]	@ (801337c <etharp_output+0x1e4>)
 80131d8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80131dc:	496b      	ldr	r1, [pc, #428]	@ (801338c <etharp_output+0x1f4>)
 80131de:	4869      	ldr	r0, [pc, #420]	@ (8013384 <etharp_output+0x1ec>)
 80131e0:	f002 fbaa 	bl	8015938 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	681b      	ldr	r3, [r3, #0]
 80131e8:	68f9      	ldr	r1, [r7, #12]
 80131ea:	4618      	mov	r0, r3
 80131ec:	f000 fef8 	bl	8013fe0 <ip4_addr_isbroadcast_u32>
 80131f0:	4603      	mov	r3, r0
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	d002      	beq.n	80131fc <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80131f6:	4b66      	ldr	r3, [pc, #408]	@ (8013390 <etharp_output+0x1f8>)
 80131f8:	61fb      	str	r3, [r7, #28]
 80131fa:	e0af      	b.n	801335c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	681b      	ldr	r3, [r3, #0]
 8013200:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013204:	2be0      	cmp	r3, #224	@ 0xe0
 8013206:	d118      	bne.n	801323a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8013208:	2301      	movs	r3, #1
 801320a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801320c:	2300      	movs	r3, #0
 801320e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8013210:	235e      	movs	r3, #94	@ 0x5e
 8013212:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	3301      	adds	r3, #1
 8013218:	781b      	ldrb	r3, [r3, #0]
 801321a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801321e:	b2db      	uxtb	r3, r3
 8013220:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	3302      	adds	r3, #2
 8013226:	781b      	ldrb	r3, [r3, #0]
 8013228:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	3303      	adds	r3, #3
 801322e:	781b      	ldrb	r3, [r3, #0]
 8013230:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8013232:	f107 0310 	add.w	r3, r7, #16
 8013236:	61fb      	str	r3, [r7, #28]
 8013238:	e090      	b.n	801335c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	681a      	ldr	r2, [r3, #0]
 801323e:	68fb      	ldr	r3, [r7, #12]
 8013240:	3304      	adds	r3, #4
 8013242:	681b      	ldr	r3, [r3, #0]
 8013244:	405a      	eors	r2, r3
 8013246:	68fb      	ldr	r3, [r7, #12]
 8013248:	3308      	adds	r3, #8
 801324a:	681b      	ldr	r3, [r3, #0]
 801324c:	4013      	ands	r3, r2
 801324e:	2b00      	cmp	r3, #0
 8013250:	d012      	beq.n	8013278 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	681b      	ldr	r3, [r3, #0]
 8013256:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8013258:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801325c:	4293      	cmp	r3, r2
 801325e:	d00b      	beq.n	8013278 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8013260:	68fb      	ldr	r3, [r7, #12]
 8013262:	330c      	adds	r3, #12
 8013264:	681b      	ldr	r3, [r3, #0]
 8013266:	2b00      	cmp	r3, #0
 8013268:	d003      	beq.n	8013272 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801326a:	68fb      	ldr	r3, [r7, #12]
 801326c:	330c      	adds	r3, #12
 801326e:	61bb      	str	r3, [r7, #24]
 8013270:	e002      	b.n	8013278 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8013272:	f06f 0303 	mvn.w	r3, #3
 8013276:	e07d      	b.n	8013374 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8013278:	4b46      	ldr	r3, [pc, #280]	@ (8013394 <etharp_output+0x1fc>)
 801327a:	781b      	ldrb	r3, [r3, #0]
 801327c:	4619      	mov	r1, r3
 801327e:	4a46      	ldr	r2, [pc, #280]	@ (8013398 <etharp_output+0x200>)
 8013280:	460b      	mov	r3, r1
 8013282:	005b      	lsls	r3, r3, #1
 8013284:	440b      	add	r3, r1
 8013286:	00db      	lsls	r3, r3, #3
 8013288:	4413      	add	r3, r2
 801328a:	3314      	adds	r3, #20
 801328c:	781b      	ldrb	r3, [r3, #0]
 801328e:	2b01      	cmp	r3, #1
 8013290:	d925      	bls.n	80132de <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8013292:	4b40      	ldr	r3, [pc, #256]	@ (8013394 <etharp_output+0x1fc>)
 8013294:	781b      	ldrb	r3, [r3, #0]
 8013296:	4619      	mov	r1, r3
 8013298:	4a3f      	ldr	r2, [pc, #252]	@ (8013398 <etharp_output+0x200>)
 801329a:	460b      	mov	r3, r1
 801329c:	005b      	lsls	r3, r3, #1
 801329e:	440b      	add	r3, r1
 80132a0:	00db      	lsls	r3, r3, #3
 80132a2:	4413      	add	r3, r2
 80132a4:	3308      	adds	r3, #8
 80132a6:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80132a8:	68fa      	ldr	r2, [r7, #12]
 80132aa:	429a      	cmp	r2, r3
 80132ac:	d117      	bne.n	80132de <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 80132ae:	69bb      	ldr	r3, [r7, #24]
 80132b0:	681a      	ldr	r2, [r3, #0]
 80132b2:	4b38      	ldr	r3, [pc, #224]	@ (8013394 <etharp_output+0x1fc>)
 80132b4:	781b      	ldrb	r3, [r3, #0]
 80132b6:	4618      	mov	r0, r3
 80132b8:	4937      	ldr	r1, [pc, #220]	@ (8013398 <etharp_output+0x200>)
 80132ba:	4603      	mov	r3, r0
 80132bc:	005b      	lsls	r3, r3, #1
 80132be:	4403      	add	r3, r0
 80132c0:	00db      	lsls	r3, r3, #3
 80132c2:	440b      	add	r3, r1
 80132c4:	3304      	adds	r3, #4
 80132c6:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 80132c8:	429a      	cmp	r2, r3
 80132ca:	d108      	bne.n	80132de <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80132cc:	4b31      	ldr	r3, [pc, #196]	@ (8013394 <etharp_output+0x1fc>)
 80132ce:	781b      	ldrb	r3, [r3, #0]
 80132d0:	461a      	mov	r2, r3
 80132d2:	68b9      	ldr	r1, [r7, #8]
 80132d4:	68f8      	ldr	r0, [r7, #12]
 80132d6:	f7ff fec5 	bl	8013064 <etharp_output_to_arp_index>
 80132da:	4603      	mov	r3, r0
 80132dc:	e04a      	b.n	8013374 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80132de:	2300      	movs	r3, #0
 80132e0:	75fb      	strb	r3, [r7, #23]
 80132e2:	e031      	b.n	8013348 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80132e4:	7dfa      	ldrb	r2, [r7, #23]
 80132e6:	492c      	ldr	r1, [pc, #176]	@ (8013398 <etharp_output+0x200>)
 80132e8:	4613      	mov	r3, r2
 80132ea:	005b      	lsls	r3, r3, #1
 80132ec:	4413      	add	r3, r2
 80132ee:	00db      	lsls	r3, r3, #3
 80132f0:	440b      	add	r3, r1
 80132f2:	3314      	adds	r3, #20
 80132f4:	781b      	ldrb	r3, [r3, #0]
 80132f6:	2b01      	cmp	r3, #1
 80132f8:	d923      	bls.n	8013342 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80132fa:	7dfa      	ldrb	r2, [r7, #23]
 80132fc:	4926      	ldr	r1, [pc, #152]	@ (8013398 <etharp_output+0x200>)
 80132fe:	4613      	mov	r3, r2
 8013300:	005b      	lsls	r3, r3, #1
 8013302:	4413      	add	r3, r2
 8013304:	00db      	lsls	r3, r3, #3
 8013306:	440b      	add	r3, r1
 8013308:	3308      	adds	r3, #8
 801330a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801330c:	68fa      	ldr	r2, [r7, #12]
 801330e:	429a      	cmp	r2, r3
 8013310:	d117      	bne.n	8013342 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8013312:	69bb      	ldr	r3, [r7, #24]
 8013314:	6819      	ldr	r1, [r3, #0]
 8013316:	7dfa      	ldrb	r2, [r7, #23]
 8013318:	481f      	ldr	r0, [pc, #124]	@ (8013398 <etharp_output+0x200>)
 801331a:	4613      	mov	r3, r2
 801331c:	005b      	lsls	r3, r3, #1
 801331e:	4413      	add	r3, r2
 8013320:	00db      	lsls	r3, r3, #3
 8013322:	4403      	add	r3, r0
 8013324:	3304      	adds	r3, #4
 8013326:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8013328:	4299      	cmp	r1, r3
 801332a:	d10a      	bne.n	8013342 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801332c:	4a19      	ldr	r2, [pc, #100]	@ (8013394 <etharp_output+0x1fc>)
 801332e:	7dfb      	ldrb	r3, [r7, #23]
 8013330:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8013332:	7dfb      	ldrb	r3, [r7, #23]
 8013334:	461a      	mov	r2, r3
 8013336:	68b9      	ldr	r1, [r7, #8]
 8013338:	68f8      	ldr	r0, [r7, #12]
 801333a:	f7ff fe93 	bl	8013064 <etharp_output_to_arp_index>
 801333e:	4603      	mov	r3, r0
 8013340:	e018      	b.n	8013374 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8013342:	7dfb      	ldrb	r3, [r7, #23]
 8013344:	3301      	adds	r3, #1
 8013346:	75fb      	strb	r3, [r7, #23]
 8013348:	7dfb      	ldrb	r3, [r7, #23]
 801334a:	2b09      	cmp	r3, #9
 801334c:	d9ca      	bls.n	80132e4 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801334e:	68ba      	ldr	r2, [r7, #8]
 8013350:	69b9      	ldr	r1, [r7, #24]
 8013352:	68f8      	ldr	r0, [r7, #12]
 8013354:	f000 f822 	bl	801339c <etharp_query>
 8013358:	4603      	mov	r3, r0
 801335a:	e00b      	b.n	8013374 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801335c:	68fb      	ldr	r3, [r7, #12]
 801335e:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8013362:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013366:	9300      	str	r3, [sp, #0]
 8013368:	69fb      	ldr	r3, [r7, #28]
 801336a:	68b9      	ldr	r1, [r7, #8]
 801336c:	68f8      	ldr	r0, [r7, #12]
 801336e:	f001 fd45 	bl	8014dfc <ethernet_output>
 8013372:	4603      	mov	r3, r0
}
 8013374:	4618      	mov	r0, r3
 8013376:	3720      	adds	r7, #32
 8013378:	46bd      	mov	sp, r7
 801337a:	bd80      	pop	{r7, pc}
 801337c:	0801a450 	.word	0x0801a450
 8013380:	0801a5a0 	.word	0x0801a5a0
 8013384:	0801a4c8 	.word	0x0801a4c8
 8013388:	0801a5f0 	.word	0x0801a5f0
 801338c:	0801a590 	.word	0x0801a590
 8013390:	0801ac50 	.word	0x0801ac50
 8013394:	20008b8c 	.word	0x20008b8c
 8013398:	20008a9c 	.word	0x20008a9c

0801339c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801339c:	b580      	push	{r7, lr}
 801339e:	b08c      	sub	sp, #48	@ 0x30
 80133a0:	af02      	add	r7, sp, #8
 80133a2:	60f8      	str	r0, [r7, #12]
 80133a4:	60b9      	str	r1, [r7, #8]
 80133a6:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80133a8:	68fb      	ldr	r3, [r7, #12]
 80133aa:	3326      	adds	r3, #38	@ 0x26
 80133ac:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80133ae:	23ff      	movs	r3, #255	@ 0xff
 80133b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 80133b4:	2300      	movs	r3, #0
 80133b6:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80133b8:	68bb      	ldr	r3, [r7, #8]
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	68f9      	ldr	r1, [r7, #12]
 80133be:	4618      	mov	r0, r3
 80133c0:	f000 fe0e 	bl	8013fe0 <ip4_addr_isbroadcast_u32>
 80133c4:	4603      	mov	r3, r0
 80133c6:	2b00      	cmp	r3, #0
 80133c8:	d10c      	bne.n	80133e4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80133ca:	68bb      	ldr	r3, [r7, #8]
 80133cc:	681b      	ldr	r3, [r3, #0]
 80133ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80133d2:	2be0      	cmp	r3, #224	@ 0xe0
 80133d4:	d006      	beq.n	80133e4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80133d6:	68bb      	ldr	r3, [r7, #8]
 80133d8:	2b00      	cmp	r3, #0
 80133da:	d003      	beq.n	80133e4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80133dc:	68bb      	ldr	r3, [r7, #8]
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d102      	bne.n	80133ea <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80133e4:	f06f 030f 	mvn.w	r3, #15
 80133e8:	e101      	b.n	80135ee <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80133ea:	68fa      	ldr	r2, [r7, #12]
 80133ec:	2101      	movs	r1, #1
 80133ee:	68b8      	ldr	r0, [r7, #8]
 80133f0:	f7ff fb60 	bl	8012ab4 <etharp_find_entry>
 80133f4:	4603      	mov	r3, r0
 80133f6:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80133f8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	da02      	bge.n	8013406 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8013400:	8a7b      	ldrh	r3, [r7, #18]
 8013402:	b25b      	sxtb	r3, r3
 8013404:	e0f3      	b.n	80135ee <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8013406:	8a7b      	ldrh	r3, [r7, #18]
 8013408:	2b7e      	cmp	r3, #126	@ 0x7e
 801340a:	d906      	bls.n	801341a <etharp_query+0x7e>
 801340c:	4b7a      	ldr	r3, [pc, #488]	@ (80135f8 <etharp_query+0x25c>)
 801340e:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8013412:	497a      	ldr	r1, [pc, #488]	@ (80135fc <etharp_query+0x260>)
 8013414:	487a      	ldr	r0, [pc, #488]	@ (8013600 <etharp_query+0x264>)
 8013416:	f002 fa8f 	bl	8015938 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801341a:	8a7b      	ldrh	r3, [r7, #18]
 801341c:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801341e:	7c7a      	ldrb	r2, [r7, #17]
 8013420:	4978      	ldr	r1, [pc, #480]	@ (8013604 <etharp_query+0x268>)
 8013422:	4613      	mov	r3, r2
 8013424:	005b      	lsls	r3, r3, #1
 8013426:	4413      	add	r3, r2
 8013428:	00db      	lsls	r3, r3, #3
 801342a:	440b      	add	r3, r1
 801342c:	3314      	adds	r3, #20
 801342e:	781b      	ldrb	r3, [r3, #0]
 8013430:	2b00      	cmp	r3, #0
 8013432:	d115      	bne.n	8013460 <etharp_query+0xc4>
    is_new_entry = 1;
 8013434:	2301      	movs	r3, #1
 8013436:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8013438:	7c7a      	ldrb	r2, [r7, #17]
 801343a:	4972      	ldr	r1, [pc, #456]	@ (8013604 <etharp_query+0x268>)
 801343c:	4613      	mov	r3, r2
 801343e:	005b      	lsls	r3, r3, #1
 8013440:	4413      	add	r3, r2
 8013442:	00db      	lsls	r3, r3, #3
 8013444:	440b      	add	r3, r1
 8013446:	3314      	adds	r3, #20
 8013448:	2201      	movs	r2, #1
 801344a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801344c:	7c7a      	ldrb	r2, [r7, #17]
 801344e:	496d      	ldr	r1, [pc, #436]	@ (8013604 <etharp_query+0x268>)
 8013450:	4613      	mov	r3, r2
 8013452:	005b      	lsls	r3, r3, #1
 8013454:	4413      	add	r3, r2
 8013456:	00db      	lsls	r3, r3, #3
 8013458:	440b      	add	r3, r1
 801345a:	3308      	adds	r3, #8
 801345c:	68fa      	ldr	r2, [r7, #12]
 801345e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8013460:	7c7a      	ldrb	r2, [r7, #17]
 8013462:	4968      	ldr	r1, [pc, #416]	@ (8013604 <etharp_query+0x268>)
 8013464:	4613      	mov	r3, r2
 8013466:	005b      	lsls	r3, r3, #1
 8013468:	4413      	add	r3, r2
 801346a:	00db      	lsls	r3, r3, #3
 801346c:	440b      	add	r3, r1
 801346e:	3314      	adds	r3, #20
 8013470:	781b      	ldrb	r3, [r3, #0]
 8013472:	2b01      	cmp	r3, #1
 8013474:	d011      	beq.n	801349a <etharp_query+0xfe>
 8013476:	7c7a      	ldrb	r2, [r7, #17]
 8013478:	4962      	ldr	r1, [pc, #392]	@ (8013604 <etharp_query+0x268>)
 801347a:	4613      	mov	r3, r2
 801347c:	005b      	lsls	r3, r3, #1
 801347e:	4413      	add	r3, r2
 8013480:	00db      	lsls	r3, r3, #3
 8013482:	440b      	add	r3, r1
 8013484:	3314      	adds	r3, #20
 8013486:	781b      	ldrb	r3, [r3, #0]
 8013488:	2b01      	cmp	r3, #1
 801348a:	d806      	bhi.n	801349a <etharp_query+0xfe>
 801348c:	4b5a      	ldr	r3, [pc, #360]	@ (80135f8 <etharp_query+0x25c>)
 801348e:	f240 32cd 	movw	r2, #973	@ 0x3cd
 8013492:	495d      	ldr	r1, [pc, #372]	@ (8013608 <etharp_query+0x26c>)
 8013494:	485a      	ldr	r0, [pc, #360]	@ (8013600 <etharp_query+0x264>)
 8013496:	f002 fa4f 	bl	8015938 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801349a:	6a3b      	ldr	r3, [r7, #32]
 801349c:	2b00      	cmp	r3, #0
 801349e:	d102      	bne.n	80134a6 <etharp_query+0x10a>
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d10c      	bne.n	80134c0 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80134a6:	68b9      	ldr	r1, [r7, #8]
 80134a8:	68f8      	ldr	r0, [r7, #12]
 80134aa:	f000 f963 	bl	8013774 <etharp_request>
 80134ae:	4603      	mov	r3, r0
 80134b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	2b00      	cmp	r3, #0
 80134b8:	d102      	bne.n	80134c0 <etharp_query+0x124>
      return result;
 80134ba:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80134be:	e096      	b.n	80135ee <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	d106      	bne.n	80134d4 <etharp_query+0x138>
 80134c6:	4b4c      	ldr	r3, [pc, #304]	@ (80135f8 <etharp_query+0x25c>)
 80134c8:	f240 32e1 	movw	r2, #993	@ 0x3e1
 80134cc:	494f      	ldr	r1, [pc, #316]	@ (801360c <etharp_query+0x270>)
 80134ce:	484c      	ldr	r0, [pc, #304]	@ (8013600 <etharp_query+0x264>)
 80134d0:	f002 fa32 	bl	8015938 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80134d4:	7c7a      	ldrb	r2, [r7, #17]
 80134d6:	494b      	ldr	r1, [pc, #300]	@ (8013604 <etharp_query+0x268>)
 80134d8:	4613      	mov	r3, r2
 80134da:	005b      	lsls	r3, r3, #1
 80134dc:	4413      	add	r3, r2
 80134de:	00db      	lsls	r3, r3, #3
 80134e0:	440b      	add	r3, r1
 80134e2:	3314      	adds	r3, #20
 80134e4:	781b      	ldrb	r3, [r3, #0]
 80134e6:	2b01      	cmp	r3, #1
 80134e8:	d917      	bls.n	801351a <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80134ea:	4a49      	ldr	r2, [pc, #292]	@ (8013610 <etharp_query+0x274>)
 80134ec:	7c7b      	ldrb	r3, [r7, #17]
 80134ee:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80134f0:	7c7a      	ldrb	r2, [r7, #17]
 80134f2:	4613      	mov	r3, r2
 80134f4:	005b      	lsls	r3, r3, #1
 80134f6:	4413      	add	r3, r2
 80134f8:	00db      	lsls	r3, r3, #3
 80134fa:	3308      	adds	r3, #8
 80134fc:	4a41      	ldr	r2, [pc, #260]	@ (8013604 <etharp_query+0x268>)
 80134fe:	4413      	add	r3, r2
 8013500:	3304      	adds	r3, #4
 8013502:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013506:	9200      	str	r2, [sp, #0]
 8013508:	697a      	ldr	r2, [r7, #20]
 801350a:	6879      	ldr	r1, [r7, #4]
 801350c:	68f8      	ldr	r0, [r7, #12]
 801350e:	f001 fc75 	bl	8014dfc <ethernet_output>
 8013512:	4603      	mov	r3, r0
 8013514:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013518:	e067      	b.n	80135ea <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801351a:	7c7a      	ldrb	r2, [r7, #17]
 801351c:	4939      	ldr	r1, [pc, #228]	@ (8013604 <etharp_query+0x268>)
 801351e:	4613      	mov	r3, r2
 8013520:	005b      	lsls	r3, r3, #1
 8013522:	4413      	add	r3, r2
 8013524:	00db      	lsls	r3, r3, #3
 8013526:	440b      	add	r3, r1
 8013528:	3314      	adds	r3, #20
 801352a:	781b      	ldrb	r3, [r3, #0]
 801352c:	2b01      	cmp	r3, #1
 801352e:	d15c      	bne.n	80135ea <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8013530:	2300      	movs	r3, #0
 8013532:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	61fb      	str	r3, [r7, #28]
    while (p) {
 8013538:	e01c      	b.n	8013574 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801353a:	69fb      	ldr	r3, [r7, #28]
 801353c:	895a      	ldrh	r2, [r3, #10]
 801353e:	69fb      	ldr	r3, [r7, #28]
 8013540:	891b      	ldrh	r3, [r3, #8]
 8013542:	429a      	cmp	r2, r3
 8013544:	d10a      	bne.n	801355c <etharp_query+0x1c0>
 8013546:	69fb      	ldr	r3, [r7, #28]
 8013548:	681b      	ldr	r3, [r3, #0]
 801354a:	2b00      	cmp	r3, #0
 801354c:	d006      	beq.n	801355c <etharp_query+0x1c0>
 801354e:	4b2a      	ldr	r3, [pc, #168]	@ (80135f8 <etharp_query+0x25c>)
 8013550:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8013554:	492f      	ldr	r1, [pc, #188]	@ (8013614 <etharp_query+0x278>)
 8013556:	482a      	ldr	r0, [pc, #168]	@ (8013600 <etharp_query+0x264>)
 8013558:	f002 f9ee 	bl	8015938 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801355c:	69fb      	ldr	r3, [r7, #28]
 801355e:	7b1b      	ldrb	r3, [r3, #12]
 8013560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013564:	2b00      	cmp	r3, #0
 8013566:	d002      	beq.n	801356e <etharp_query+0x1d2>
        copy_needed = 1;
 8013568:	2301      	movs	r3, #1
 801356a:	61bb      	str	r3, [r7, #24]
        break;
 801356c:	e005      	b.n	801357a <etharp_query+0x1de>
      }
      p = p->next;
 801356e:	69fb      	ldr	r3, [r7, #28]
 8013570:	681b      	ldr	r3, [r3, #0]
 8013572:	61fb      	str	r3, [r7, #28]
    while (p) {
 8013574:	69fb      	ldr	r3, [r7, #28]
 8013576:	2b00      	cmp	r3, #0
 8013578:	d1df      	bne.n	801353a <etharp_query+0x19e>
    }
    if (copy_needed) {
 801357a:	69bb      	ldr	r3, [r7, #24]
 801357c:	2b00      	cmp	r3, #0
 801357e:	d007      	beq.n	8013590 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8013580:	687a      	ldr	r2, [r7, #4]
 8013582:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8013586:	200e      	movs	r0, #14
 8013588:	f7f9 fbf2 	bl	800cd70 <pbuf_clone>
 801358c:	61f8      	str	r0, [r7, #28]
 801358e:	e004      	b.n	801359a <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8013594:	69f8      	ldr	r0, [r7, #28]
 8013596:	f7f9 fa2f 	bl	800c9f8 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801359a:	69fb      	ldr	r3, [r7, #28]
 801359c:	2b00      	cmp	r3, #0
 801359e:	d021      	beq.n	80135e4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80135a0:	7c7a      	ldrb	r2, [r7, #17]
 80135a2:	4918      	ldr	r1, [pc, #96]	@ (8013604 <etharp_query+0x268>)
 80135a4:	4613      	mov	r3, r2
 80135a6:	005b      	lsls	r3, r3, #1
 80135a8:	4413      	add	r3, r2
 80135aa:	00db      	lsls	r3, r3, #3
 80135ac:	440b      	add	r3, r1
 80135ae:	681b      	ldr	r3, [r3, #0]
 80135b0:	2b00      	cmp	r3, #0
 80135b2:	d00a      	beq.n	80135ca <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 80135b4:	7c7a      	ldrb	r2, [r7, #17]
 80135b6:	4913      	ldr	r1, [pc, #76]	@ (8013604 <etharp_query+0x268>)
 80135b8:	4613      	mov	r3, r2
 80135ba:	005b      	lsls	r3, r3, #1
 80135bc:	4413      	add	r3, r2
 80135be:	00db      	lsls	r3, r3, #3
 80135c0:	440b      	add	r3, r1
 80135c2:	681b      	ldr	r3, [r3, #0]
 80135c4:	4618      	mov	r0, r3
 80135c6:	f7f9 f977 	bl	800c8b8 <pbuf_free>
      }
      arp_table[i].q = p;
 80135ca:	7c7a      	ldrb	r2, [r7, #17]
 80135cc:	490d      	ldr	r1, [pc, #52]	@ (8013604 <etharp_query+0x268>)
 80135ce:	4613      	mov	r3, r2
 80135d0:	005b      	lsls	r3, r3, #1
 80135d2:	4413      	add	r3, r2
 80135d4:	00db      	lsls	r3, r3, #3
 80135d6:	440b      	add	r3, r1
 80135d8:	69fa      	ldr	r2, [r7, #28]
 80135da:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80135dc:	2300      	movs	r3, #0
 80135de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80135e2:	e002      	b.n	80135ea <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80135e4:	23ff      	movs	r3, #255	@ 0xff
 80135e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 80135ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80135ee:	4618      	mov	r0, r3
 80135f0:	3728      	adds	r7, #40	@ 0x28
 80135f2:	46bd      	mov	sp, r7
 80135f4:	bd80      	pop	{r7, pc}
 80135f6:	bf00      	nop
 80135f8:	0801a450 	.word	0x0801a450
 80135fc:	0801a5fc 	.word	0x0801a5fc
 8013600:	0801a4c8 	.word	0x0801a4c8
 8013604:	20008a9c 	.word	0x20008a9c
 8013608:	0801a60c 	.word	0x0801a60c
 801360c:	0801a5f0 	.word	0x0801a5f0
 8013610:	20008b8c 	.word	0x20008b8c
 8013614:	0801a634 	.word	0x0801a634

08013618 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8013618:	b580      	push	{r7, lr}
 801361a:	b08a      	sub	sp, #40	@ 0x28
 801361c:	af02      	add	r7, sp, #8
 801361e:	60f8      	str	r0, [r7, #12]
 8013620:	60b9      	str	r1, [r7, #8]
 8013622:	607a      	str	r2, [r7, #4]
 8013624:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8013626:	2300      	movs	r3, #0
 8013628:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801362a:	68fb      	ldr	r3, [r7, #12]
 801362c:	2b00      	cmp	r3, #0
 801362e:	d106      	bne.n	801363e <etharp_raw+0x26>
 8013630:	4b3a      	ldr	r3, [pc, #232]	@ (801371c <etharp_raw+0x104>)
 8013632:	f240 4257 	movw	r2, #1111	@ 0x457
 8013636:	493a      	ldr	r1, [pc, #232]	@ (8013720 <etharp_raw+0x108>)
 8013638:	483a      	ldr	r0, [pc, #232]	@ (8013724 <etharp_raw+0x10c>)
 801363a:	f002 f97d 	bl	8015938 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801363e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013642:	211c      	movs	r1, #28
 8013644:	200e      	movs	r0, #14
 8013646:	f7f8 fe53 	bl	800c2f0 <pbuf_alloc>
 801364a:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801364c:	69bb      	ldr	r3, [r7, #24]
 801364e:	2b00      	cmp	r3, #0
 8013650:	d102      	bne.n	8013658 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8013652:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013656:	e05d      	b.n	8013714 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8013658:	69bb      	ldr	r3, [r7, #24]
 801365a:	895b      	ldrh	r3, [r3, #10]
 801365c:	2b1b      	cmp	r3, #27
 801365e:	d806      	bhi.n	801366e <etharp_raw+0x56>
 8013660:	4b2e      	ldr	r3, [pc, #184]	@ (801371c <etharp_raw+0x104>)
 8013662:	f240 4262 	movw	r2, #1122	@ 0x462
 8013666:	4930      	ldr	r1, [pc, #192]	@ (8013728 <etharp_raw+0x110>)
 8013668:	482e      	ldr	r0, [pc, #184]	@ (8013724 <etharp_raw+0x10c>)
 801366a:	f002 f965 	bl	8015938 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801366e:	69bb      	ldr	r3, [r7, #24]
 8013670:	685b      	ldr	r3, [r3, #4]
 8013672:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8013674:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8013676:	4618      	mov	r0, r3
 8013678:	f7f7 fdc4 	bl	800b204 <lwip_htons>
 801367c:	4603      	mov	r3, r0
 801367e:	461a      	mov	r2, r3
 8013680:	697b      	ldr	r3, [r7, #20]
 8013682:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8013684:	68fb      	ldr	r3, [r7, #12]
 8013686:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801368a:	2b06      	cmp	r3, #6
 801368c:	d006      	beq.n	801369c <etharp_raw+0x84>
 801368e:	4b23      	ldr	r3, [pc, #140]	@ (801371c <etharp_raw+0x104>)
 8013690:	f240 4269 	movw	r2, #1129	@ 0x469
 8013694:	4925      	ldr	r1, [pc, #148]	@ (801372c <etharp_raw+0x114>)
 8013696:	4823      	ldr	r0, [pc, #140]	@ (8013724 <etharp_raw+0x10c>)
 8013698:	f002 f94e 	bl	8015938 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801369c:	697b      	ldr	r3, [r7, #20]
 801369e:	3308      	adds	r3, #8
 80136a0:	2206      	movs	r2, #6
 80136a2:	6839      	ldr	r1, [r7, #0]
 80136a4:	4618      	mov	r0, r3
 80136a6:	f002 fb18 	bl	8015cda <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80136aa:	697b      	ldr	r3, [r7, #20]
 80136ac:	3312      	adds	r3, #18
 80136ae:	2206      	movs	r2, #6
 80136b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80136b2:	4618      	mov	r0, r3
 80136b4:	f002 fb11 	bl	8015cda <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80136b8:	697b      	ldr	r3, [r7, #20]
 80136ba:	330e      	adds	r3, #14
 80136bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80136be:	6812      	ldr	r2, [r2, #0]
 80136c0:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80136c2:	697b      	ldr	r3, [r7, #20]
 80136c4:	3318      	adds	r3, #24
 80136c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80136c8:	6812      	ldr	r2, [r2, #0]
 80136ca:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80136cc:	697b      	ldr	r3, [r7, #20]
 80136ce:	2200      	movs	r2, #0
 80136d0:	701a      	strb	r2, [r3, #0]
 80136d2:	2200      	movs	r2, #0
 80136d4:	f042 0201 	orr.w	r2, r2, #1
 80136d8:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80136da:	697b      	ldr	r3, [r7, #20]
 80136dc:	2200      	movs	r2, #0
 80136de:	f042 0208 	orr.w	r2, r2, #8
 80136e2:	709a      	strb	r2, [r3, #2]
 80136e4:	2200      	movs	r2, #0
 80136e6:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80136e8:	697b      	ldr	r3, [r7, #20]
 80136ea:	2206      	movs	r2, #6
 80136ec:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80136ee:	697b      	ldr	r3, [r7, #20]
 80136f0:	2204      	movs	r2, #4
 80136f2:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80136f4:	f640 0306 	movw	r3, #2054	@ 0x806
 80136f8:	9300      	str	r3, [sp, #0]
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	68ba      	ldr	r2, [r7, #8]
 80136fe:	69b9      	ldr	r1, [r7, #24]
 8013700:	68f8      	ldr	r0, [r7, #12]
 8013702:	f001 fb7b 	bl	8014dfc <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8013706:	69b8      	ldr	r0, [r7, #24]
 8013708:	f7f9 f8d6 	bl	800c8b8 <pbuf_free>
  p = NULL;
 801370c:	2300      	movs	r3, #0
 801370e:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8013710:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8013714:	4618      	mov	r0, r3
 8013716:	3720      	adds	r7, #32
 8013718:	46bd      	mov	sp, r7
 801371a:	bd80      	pop	{r7, pc}
 801371c:	0801a450 	.word	0x0801a450
 8013720:	0801a5a0 	.word	0x0801a5a0
 8013724:	0801a4c8 	.word	0x0801a4c8
 8013728:	0801a650 	.word	0x0801a650
 801372c:	0801a684 	.word	0x0801a684

08013730 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8013730:	b580      	push	{r7, lr}
 8013732:	b088      	sub	sp, #32
 8013734:	af04      	add	r7, sp, #16
 8013736:	60f8      	str	r0, [r7, #12]
 8013738:	60b9      	str	r1, [r7, #8]
 801373a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801373c:	68fb      	ldr	r3, [r7, #12]
 801373e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8013742:	68fb      	ldr	r3, [r7, #12]
 8013744:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8013748:	68fb      	ldr	r3, [r7, #12]
 801374a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801374c:	2201      	movs	r2, #1
 801374e:	9203      	str	r2, [sp, #12]
 8013750:	68ba      	ldr	r2, [r7, #8]
 8013752:	9202      	str	r2, [sp, #8]
 8013754:	4a06      	ldr	r2, [pc, #24]	@ (8013770 <etharp_request_dst+0x40>)
 8013756:	9201      	str	r2, [sp, #4]
 8013758:	9300      	str	r3, [sp, #0]
 801375a:	4603      	mov	r3, r0
 801375c:	687a      	ldr	r2, [r7, #4]
 801375e:	68f8      	ldr	r0, [r7, #12]
 8013760:	f7ff ff5a 	bl	8013618 <etharp_raw>
 8013764:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8013766:	4618      	mov	r0, r3
 8013768:	3710      	adds	r7, #16
 801376a:	46bd      	mov	sp, r7
 801376c:	bd80      	pop	{r7, pc}
 801376e:	bf00      	nop
 8013770:	0801ac58 	.word	0x0801ac58

08013774 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8013774:	b580      	push	{r7, lr}
 8013776:	b082      	sub	sp, #8
 8013778:	af00      	add	r7, sp, #0
 801377a:	6078      	str	r0, [r7, #4]
 801377c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801377e:	4a05      	ldr	r2, [pc, #20]	@ (8013794 <etharp_request+0x20>)
 8013780:	6839      	ldr	r1, [r7, #0]
 8013782:	6878      	ldr	r0, [r7, #4]
 8013784:	f7ff ffd4 	bl	8013730 <etharp_request_dst>
 8013788:	4603      	mov	r3, r0
}
 801378a:	4618      	mov	r0, r3
 801378c:	3708      	adds	r7, #8
 801378e:	46bd      	mov	sp, r7
 8013790:	bd80      	pop	{r7, pc}
 8013792:	bf00      	nop
 8013794:	0801ac50 	.word	0x0801ac50

08013798 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8013798:	b580      	push	{r7, lr}
 801379a:	b08e      	sub	sp, #56	@ 0x38
 801379c:	af04      	add	r7, sp, #16
 801379e:	6078      	str	r0, [r7, #4]
 80137a0:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80137a2:	4b79      	ldr	r3, [pc, #484]	@ (8013988 <icmp_input+0x1f0>)
 80137a4:	689b      	ldr	r3, [r3, #8]
 80137a6:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80137a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137aa:	781b      	ldrb	r3, [r3, #0]
 80137ac:	f003 030f 	and.w	r3, r3, #15
 80137b0:	b2db      	uxtb	r3, r3
 80137b2:	009b      	lsls	r3, r3, #2
 80137b4:	b2db      	uxtb	r3, r3
 80137b6:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 80137b8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80137ba:	2b13      	cmp	r3, #19
 80137bc:	f240 80cd 	bls.w	801395a <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	895b      	ldrh	r3, [r3, #10]
 80137c4:	2b03      	cmp	r3, #3
 80137c6:	f240 80ca 	bls.w	801395e <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	685b      	ldr	r3, [r3, #4]
 80137ce:	781b      	ldrb	r3, [r3, #0]
 80137d0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80137d4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80137d8:	2b00      	cmp	r3, #0
 80137da:	f000 80b7 	beq.w	801394c <icmp_input+0x1b4>
 80137de:	2b08      	cmp	r3, #8
 80137e0:	f040 80b7 	bne.w	8013952 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80137e4:	4b69      	ldr	r3, [pc, #420]	@ (801398c <icmp_input+0x1f4>)
 80137e6:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80137e8:	4b67      	ldr	r3, [pc, #412]	@ (8013988 <icmp_input+0x1f0>)
 80137ea:	695b      	ldr	r3, [r3, #20]
 80137ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80137f0:	2be0      	cmp	r3, #224	@ 0xe0
 80137f2:	f000 80bb 	beq.w	801396c <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80137f6:	4b64      	ldr	r3, [pc, #400]	@ (8013988 <icmp_input+0x1f0>)
 80137f8:	695b      	ldr	r3, [r3, #20]
 80137fa:	4a63      	ldr	r2, [pc, #396]	@ (8013988 <icmp_input+0x1f0>)
 80137fc:	6812      	ldr	r2, [r2, #0]
 80137fe:	4611      	mov	r1, r2
 8013800:	4618      	mov	r0, r3
 8013802:	f000 fbed 	bl	8013fe0 <ip4_addr_isbroadcast_u32>
 8013806:	4603      	mov	r3, r0
 8013808:	2b00      	cmp	r3, #0
 801380a:	f040 80b1 	bne.w	8013970 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	891b      	ldrh	r3, [r3, #8]
 8013812:	2b07      	cmp	r3, #7
 8013814:	f240 80a5 	bls.w	8013962 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8013818:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801381a:	330e      	adds	r3, #14
 801381c:	4619      	mov	r1, r3
 801381e:	6878      	ldr	r0, [r7, #4]
 8013820:	f7f8 ffb4 	bl	800c78c <pbuf_add_header>
 8013824:	4603      	mov	r3, r0
 8013826:	2b00      	cmp	r3, #0
 8013828:	d04b      	beq.n	80138c2 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	891a      	ldrh	r2, [r3, #8]
 801382e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013830:	4413      	add	r3, r2
 8013832:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	891b      	ldrh	r3, [r3, #8]
 8013838:	8b7a      	ldrh	r2, [r7, #26]
 801383a:	429a      	cmp	r2, r3
 801383c:	f0c0 809a 	bcc.w	8013974 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8013840:	8b7b      	ldrh	r3, [r7, #26]
 8013842:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013846:	4619      	mov	r1, r3
 8013848:	200e      	movs	r0, #14
 801384a:	f7f8 fd51 	bl	800c2f0 <pbuf_alloc>
 801384e:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8013850:	697b      	ldr	r3, [r7, #20]
 8013852:	2b00      	cmp	r3, #0
 8013854:	f000 8090 	beq.w	8013978 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8013858:	697b      	ldr	r3, [r7, #20]
 801385a:	895b      	ldrh	r3, [r3, #10]
 801385c:	461a      	mov	r2, r3
 801385e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013860:	3308      	adds	r3, #8
 8013862:	429a      	cmp	r2, r3
 8013864:	d203      	bcs.n	801386e <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8013866:	6978      	ldr	r0, [r7, #20]
 8013868:	f7f9 f826 	bl	800c8b8 <pbuf_free>
          goto icmperr;
 801386c:	e085      	b.n	801397a <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801386e:	697b      	ldr	r3, [r7, #20]
 8013870:	685b      	ldr	r3, [r3, #4]
 8013872:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8013874:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013876:	4618      	mov	r0, r3
 8013878:	f002 fa2f 	bl	8015cda <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801387c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801387e:	4619      	mov	r1, r3
 8013880:	6978      	ldr	r0, [r7, #20]
 8013882:	f7f8 ff93 	bl	800c7ac <pbuf_remove_header>
 8013886:	4603      	mov	r3, r0
 8013888:	2b00      	cmp	r3, #0
 801388a:	d009      	beq.n	80138a0 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801388c:	4b40      	ldr	r3, [pc, #256]	@ (8013990 <icmp_input+0x1f8>)
 801388e:	22b6      	movs	r2, #182	@ 0xb6
 8013890:	4940      	ldr	r1, [pc, #256]	@ (8013994 <icmp_input+0x1fc>)
 8013892:	4841      	ldr	r0, [pc, #260]	@ (8013998 <icmp_input+0x200>)
 8013894:	f002 f850 	bl	8015938 <iprintf>
          pbuf_free(r);
 8013898:	6978      	ldr	r0, [r7, #20]
 801389a:	f7f9 f80d 	bl	800c8b8 <pbuf_free>
          goto icmperr;
 801389e:	e06c      	b.n	801397a <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80138a0:	6879      	ldr	r1, [r7, #4]
 80138a2:	6978      	ldr	r0, [r7, #20]
 80138a4:	f7f9 f920 	bl	800cae8 <pbuf_copy>
 80138a8:	4603      	mov	r3, r0
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d003      	beq.n	80138b6 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80138ae:	6978      	ldr	r0, [r7, #20]
 80138b0:	f7f9 f802 	bl	800c8b8 <pbuf_free>
          goto icmperr;
 80138b4:	e061      	b.n	801397a <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 80138b6:	6878      	ldr	r0, [r7, #4]
 80138b8:	f7f8 fffe 	bl	800c8b8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 80138bc:	697b      	ldr	r3, [r7, #20]
 80138be:	607b      	str	r3, [r7, #4]
 80138c0:	e00f      	b.n	80138e2 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80138c2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80138c4:	330e      	adds	r3, #14
 80138c6:	4619      	mov	r1, r3
 80138c8:	6878      	ldr	r0, [r7, #4]
 80138ca:	f7f8 ff6f 	bl	800c7ac <pbuf_remove_header>
 80138ce:	4603      	mov	r3, r0
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d006      	beq.n	80138e2 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80138d4:	4b2e      	ldr	r3, [pc, #184]	@ (8013990 <icmp_input+0x1f8>)
 80138d6:	22c7      	movs	r2, #199	@ 0xc7
 80138d8:	4930      	ldr	r1, [pc, #192]	@ (801399c <icmp_input+0x204>)
 80138da:	482f      	ldr	r0, [pc, #188]	@ (8013998 <icmp_input+0x200>)
 80138dc:	f002 f82c 	bl	8015938 <iprintf>
          goto icmperr;
 80138e0:	e04b      	b.n	801397a <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 80138e2:	687b      	ldr	r3, [r7, #4]
 80138e4:	685b      	ldr	r3, [r3, #4]
 80138e6:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 80138e8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80138ea:	4619      	mov	r1, r3
 80138ec:	6878      	ldr	r0, [r7, #4]
 80138ee:	f7f8 ff4d 	bl	800c78c <pbuf_add_header>
 80138f2:	4603      	mov	r3, r0
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	d12b      	bne.n	8013950 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	685b      	ldr	r3, [r3, #4]
 80138fc:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 80138fe:	69fb      	ldr	r3, [r7, #28]
 8013900:	681a      	ldr	r2, [r3, #0]
 8013902:	68fb      	ldr	r3, [r7, #12]
 8013904:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8013906:	4b20      	ldr	r3, [pc, #128]	@ (8013988 <icmp_input+0x1f0>)
 8013908:	691a      	ldr	r2, [r3, #16]
 801390a:	68fb      	ldr	r3, [r7, #12]
 801390c:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801390e:	693b      	ldr	r3, [r7, #16]
 8013910:	2200      	movs	r2, #0
 8013912:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8013914:	693b      	ldr	r3, [r7, #16]
 8013916:	2200      	movs	r2, #0
 8013918:	709a      	strb	r2, [r3, #2]
 801391a:	2200      	movs	r2, #0
 801391c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801391e:	68fb      	ldr	r3, [r7, #12]
 8013920:	22ff      	movs	r2, #255	@ 0xff
 8013922:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8013924:	68fb      	ldr	r3, [r7, #12]
 8013926:	2200      	movs	r2, #0
 8013928:	729a      	strb	r2, [r3, #10]
 801392a:	2200      	movs	r2, #0
 801392c:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801392e:	683b      	ldr	r3, [r7, #0]
 8013930:	9302      	str	r3, [sp, #8]
 8013932:	2301      	movs	r3, #1
 8013934:	9301      	str	r3, [sp, #4]
 8013936:	2300      	movs	r3, #0
 8013938:	9300      	str	r3, [sp, #0]
 801393a:	23ff      	movs	r3, #255	@ 0xff
 801393c:	2200      	movs	r2, #0
 801393e:	69f9      	ldr	r1, [r7, #28]
 8013940:	6878      	ldr	r0, [r7, #4]
 8013942:	f000 fa75 	bl	8013e30 <ip4_output_if>
 8013946:	4603      	mov	r3, r0
 8013948:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801394a:	e001      	b.n	8013950 <icmp_input+0x1b8>
      break;
 801394c:	bf00      	nop
 801394e:	e000      	b.n	8013952 <icmp_input+0x1ba>
      break;
 8013950:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8013952:	6878      	ldr	r0, [r7, #4]
 8013954:	f7f8 ffb0 	bl	800c8b8 <pbuf_free>
  return;
 8013958:	e013      	b.n	8013982 <icmp_input+0x1ea>
    goto lenerr;
 801395a:	bf00      	nop
 801395c:	e002      	b.n	8013964 <icmp_input+0x1cc>
    goto lenerr;
 801395e:	bf00      	nop
 8013960:	e000      	b.n	8013964 <icmp_input+0x1cc>
        goto lenerr;
 8013962:	bf00      	nop
lenerr:
  pbuf_free(p);
 8013964:	6878      	ldr	r0, [r7, #4]
 8013966:	f7f8 ffa7 	bl	800c8b8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801396a:	e00a      	b.n	8013982 <icmp_input+0x1ea>
        goto icmperr;
 801396c:	bf00      	nop
 801396e:	e004      	b.n	801397a <icmp_input+0x1e2>
        goto icmperr;
 8013970:	bf00      	nop
 8013972:	e002      	b.n	801397a <icmp_input+0x1e2>
          goto icmperr;
 8013974:	bf00      	nop
 8013976:	e000      	b.n	801397a <icmp_input+0x1e2>
          goto icmperr;
 8013978:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801397a:	6878      	ldr	r0, [r7, #4]
 801397c:	f7f8 ff9c 	bl	800c8b8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8013980:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8013982:	3728      	adds	r7, #40	@ 0x28
 8013984:	46bd      	mov	sp, r7
 8013986:	bd80      	pop	{r7, pc}
 8013988:	20005b20 	.word	0x20005b20
 801398c:	20005b34 	.word	0x20005b34
 8013990:	0801a6c8 	.word	0x0801a6c8
 8013994:	0801a700 	.word	0x0801a700
 8013998:	0801a738 	.word	0x0801a738
 801399c:	0801a760 	.word	0x0801a760

080139a0 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80139a0:	b580      	push	{r7, lr}
 80139a2:	b082      	sub	sp, #8
 80139a4:	af00      	add	r7, sp, #0
 80139a6:	6078      	str	r0, [r7, #4]
 80139a8:	460b      	mov	r3, r1
 80139aa:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 80139ac:	78fb      	ldrb	r3, [r7, #3]
 80139ae:	461a      	mov	r2, r3
 80139b0:	2103      	movs	r1, #3
 80139b2:	6878      	ldr	r0, [r7, #4]
 80139b4:	f000 f814 	bl	80139e0 <icmp_send_response>
}
 80139b8:	bf00      	nop
 80139ba:	3708      	adds	r7, #8
 80139bc:	46bd      	mov	sp, r7
 80139be:	bd80      	pop	{r7, pc}

080139c0 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 80139c0:	b580      	push	{r7, lr}
 80139c2:	b082      	sub	sp, #8
 80139c4:	af00      	add	r7, sp, #0
 80139c6:	6078      	str	r0, [r7, #4]
 80139c8:	460b      	mov	r3, r1
 80139ca:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 80139cc:	78fb      	ldrb	r3, [r7, #3]
 80139ce:	461a      	mov	r2, r3
 80139d0:	210b      	movs	r1, #11
 80139d2:	6878      	ldr	r0, [r7, #4]
 80139d4:	f000 f804 	bl	80139e0 <icmp_send_response>
}
 80139d8:	bf00      	nop
 80139da:	3708      	adds	r7, #8
 80139dc:	46bd      	mov	sp, r7
 80139de:	bd80      	pop	{r7, pc}

080139e0 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80139e0:	b580      	push	{r7, lr}
 80139e2:	b08c      	sub	sp, #48	@ 0x30
 80139e4:	af04      	add	r7, sp, #16
 80139e6:	6078      	str	r0, [r7, #4]
 80139e8:	460b      	mov	r3, r1
 80139ea:	70fb      	strb	r3, [r7, #3]
 80139ec:	4613      	mov	r3, r2
 80139ee:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80139f0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80139f4:	2124      	movs	r1, #36	@ 0x24
 80139f6:	2022      	movs	r0, #34	@ 0x22
 80139f8:	f7f8 fc7a 	bl	800c2f0 <pbuf_alloc>
 80139fc:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80139fe:	69fb      	ldr	r3, [r7, #28]
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	d04c      	beq.n	8013a9e <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8013a04:	69fb      	ldr	r3, [r7, #28]
 8013a06:	895b      	ldrh	r3, [r3, #10]
 8013a08:	2b23      	cmp	r3, #35	@ 0x23
 8013a0a:	d806      	bhi.n	8013a1a <icmp_send_response+0x3a>
 8013a0c:	4b26      	ldr	r3, [pc, #152]	@ (8013aa8 <icmp_send_response+0xc8>)
 8013a0e:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8013a12:	4926      	ldr	r1, [pc, #152]	@ (8013aac <icmp_send_response+0xcc>)
 8013a14:	4826      	ldr	r0, [pc, #152]	@ (8013ab0 <icmp_send_response+0xd0>)
 8013a16:	f001 ff8f 	bl	8015938 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	685b      	ldr	r3, [r3, #4]
 8013a1e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8013a20:	69fb      	ldr	r3, [r7, #28]
 8013a22:	685b      	ldr	r3, [r3, #4]
 8013a24:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8013a26:	697b      	ldr	r3, [r7, #20]
 8013a28:	78fa      	ldrb	r2, [r7, #3]
 8013a2a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8013a2c:	697b      	ldr	r3, [r7, #20]
 8013a2e:	78ba      	ldrb	r2, [r7, #2]
 8013a30:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8013a32:	697b      	ldr	r3, [r7, #20]
 8013a34:	2200      	movs	r2, #0
 8013a36:	711a      	strb	r2, [r3, #4]
 8013a38:	2200      	movs	r2, #0
 8013a3a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8013a3c:	697b      	ldr	r3, [r7, #20]
 8013a3e:	2200      	movs	r2, #0
 8013a40:	719a      	strb	r2, [r3, #6]
 8013a42:	2200      	movs	r2, #0
 8013a44:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8013a46:	69fb      	ldr	r3, [r7, #28]
 8013a48:	685b      	ldr	r3, [r3, #4]
 8013a4a:	f103 0008 	add.w	r0, r3, #8
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	685b      	ldr	r3, [r3, #4]
 8013a52:	221c      	movs	r2, #28
 8013a54:	4619      	mov	r1, r3
 8013a56:	f002 f940 	bl	8015cda <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8013a5a:	69bb      	ldr	r3, [r7, #24]
 8013a5c:	68db      	ldr	r3, [r3, #12]
 8013a5e:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8013a60:	f107 030c 	add.w	r3, r7, #12
 8013a64:	4618      	mov	r0, r3
 8013a66:	f000 f825 	bl	8013ab4 <ip4_route>
 8013a6a:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8013a6c:	693b      	ldr	r3, [r7, #16]
 8013a6e:	2b00      	cmp	r3, #0
 8013a70:	d011      	beq.n	8013a96 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8013a72:	697b      	ldr	r3, [r7, #20]
 8013a74:	2200      	movs	r2, #0
 8013a76:	709a      	strb	r2, [r3, #2]
 8013a78:	2200      	movs	r2, #0
 8013a7a:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8013a7c:	f107 020c 	add.w	r2, r7, #12
 8013a80:	693b      	ldr	r3, [r7, #16]
 8013a82:	9302      	str	r3, [sp, #8]
 8013a84:	2301      	movs	r3, #1
 8013a86:	9301      	str	r3, [sp, #4]
 8013a88:	2300      	movs	r3, #0
 8013a8a:	9300      	str	r3, [sp, #0]
 8013a8c:	23ff      	movs	r3, #255	@ 0xff
 8013a8e:	2100      	movs	r1, #0
 8013a90:	69f8      	ldr	r0, [r7, #28]
 8013a92:	f000 f9cd 	bl	8013e30 <ip4_output_if>
  }
  pbuf_free(q);
 8013a96:	69f8      	ldr	r0, [r7, #28]
 8013a98:	f7f8 ff0e 	bl	800c8b8 <pbuf_free>
 8013a9c:	e000      	b.n	8013aa0 <icmp_send_response+0xc0>
    return;
 8013a9e:	bf00      	nop
}
 8013aa0:	3720      	adds	r7, #32
 8013aa2:	46bd      	mov	sp, r7
 8013aa4:	bd80      	pop	{r7, pc}
 8013aa6:	bf00      	nop
 8013aa8:	0801a6c8 	.word	0x0801a6c8
 8013aac:	0801a794 	.word	0x0801a794
 8013ab0:	0801a738 	.word	0x0801a738

08013ab4 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8013ab4:	b480      	push	{r7}
 8013ab6:	b085      	sub	sp, #20
 8013ab8:	af00      	add	r7, sp, #0
 8013aba:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8013abc:	4b33      	ldr	r3, [pc, #204]	@ (8013b8c <ip4_route+0xd8>)
 8013abe:	681b      	ldr	r3, [r3, #0]
 8013ac0:	60fb      	str	r3, [r7, #12]
 8013ac2:	e036      	b.n	8013b32 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013ac4:	68fb      	ldr	r3, [r7, #12]
 8013ac6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013aca:	f003 0301 	and.w	r3, r3, #1
 8013ace:	b2db      	uxtb	r3, r3
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	d02b      	beq.n	8013b2c <ip4_route+0x78>
 8013ad4:	68fb      	ldr	r3, [r7, #12]
 8013ad6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013ada:	089b      	lsrs	r3, r3, #2
 8013adc:	f003 0301 	and.w	r3, r3, #1
 8013ae0:	b2db      	uxtb	r3, r3
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d022      	beq.n	8013b2c <ip4_route+0x78>
 8013ae6:	68fb      	ldr	r3, [r7, #12]
 8013ae8:	3304      	adds	r3, #4
 8013aea:	681b      	ldr	r3, [r3, #0]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d01d      	beq.n	8013b2c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	681a      	ldr	r2, [r3, #0]
 8013af4:	68fb      	ldr	r3, [r7, #12]
 8013af6:	3304      	adds	r3, #4
 8013af8:	681b      	ldr	r3, [r3, #0]
 8013afa:	405a      	eors	r2, r3
 8013afc:	68fb      	ldr	r3, [r7, #12]
 8013afe:	3308      	adds	r3, #8
 8013b00:	681b      	ldr	r3, [r3, #0]
 8013b02:	4013      	ands	r3, r2
 8013b04:	2b00      	cmp	r3, #0
 8013b06:	d101      	bne.n	8013b0c <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8013b08:	68fb      	ldr	r3, [r7, #12]
 8013b0a:	e038      	b.n	8013b7e <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8013b0c:	68fb      	ldr	r3, [r7, #12]
 8013b0e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013b12:	f003 0302 	and.w	r3, r3, #2
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d108      	bne.n	8013b2c <ip4_route+0x78>
 8013b1a:	687b      	ldr	r3, [r7, #4]
 8013b1c:	681a      	ldr	r2, [r3, #0]
 8013b1e:	68fb      	ldr	r3, [r7, #12]
 8013b20:	330c      	adds	r3, #12
 8013b22:	681b      	ldr	r3, [r3, #0]
 8013b24:	429a      	cmp	r2, r3
 8013b26:	d101      	bne.n	8013b2c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8013b28:	68fb      	ldr	r3, [r7, #12]
 8013b2a:	e028      	b.n	8013b7e <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	60fb      	str	r3, [r7, #12]
 8013b32:	68fb      	ldr	r3, [r7, #12]
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d1c5      	bne.n	8013ac4 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8013b38:	4b15      	ldr	r3, [pc, #84]	@ (8013b90 <ip4_route+0xdc>)
 8013b3a:	681b      	ldr	r3, [r3, #0]
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	d01a      	beq.n	8013b76 <ip4_route+0xc2>
 8013b40:	4b13      	ldr	r3, [pc, #76]	@ (8013b90 <ip4_route+0xdc>)
 8013b42:	681b      	ldr	r3, [r3, #0]
 8013b44:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013b48:	f003 0301 	and.w	r3, r3, #1
 8013b4c:	2b00      	cmp	r3, #0
 8013b4e:	d012      	beq.n	8013b76 <ip4_route+0xc2>
 8013b50:	4b0f      	ldr	r3, [pc, #60]	@ (8013b90 <ip4_route+0xdc>)
 8013b52:	681b      	ldr	r3, [r3, #0]
 8013b54:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013b58:	f003 0304 	and.w	r3, r3, #4
 8013b5c:	2b00      	cmp	r3, #0
 8013b5e:	d00a      	beq.n	8013b76 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8013b60:	4b0b      	ldr	r3, [pc, #44]	@ (8013b90 <ip4_route+0xdc>)
 8013b62:	681b      	ldr	r3, [r3, #0]
 8013b64:	3304      	adds	r3, #4
 8013b66:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d004      	beq.n	8013b76 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	681b      	ldr	r3, [r3, #0]
 8013b70:	b2db      	uxtb	r3, r3
 8013b72:	2b7f      	cmp	r3, #127	@ 0x7f
 8013b74:	d101      	bne.n	8013b7a <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8013b76:	2300      	movs	r3, #0
 8013b78:	e001      	b.n	8013b7e <ip4_route+0xca>
  }

  return netif_default;
 8013b7a:	4b05      	ldr	r3, [pc, #20]	@ (8013b90 <ip4_route+0xdc>)
 8013b7c:	681b      	ldr	r3, [r3, #0]
}
 8013b7e:	4618      	mov	r0, r3
 8013b80:	3714      	adds	r7, #20
 8013b82:	46bd      	mov	sp, r7
 8013b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b88:	4770      	bx	lr
 8013b8a:	bf00      	nop
 8013b8c:	20008a30 	.word	0x20008a30
 8013b90:	20008a34 	.word	0x20008a34

08013b94 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8013b94:	b580      	push	{r7, lr}
 8013b96:	b082      	sub	sp, #8
 8013b98:	af00      	add	r7, sp, #0
 8013b9a:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013ba2:	f003 0301 	and.w	r3, r3, #1
 8013ba6:	b2db      	uxtb	r3, r3
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	d016      	beq.n	8013bda <ip4_input_accept+0x46>
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	3304      	adds	r3, #4
 8013bb0:	681b      	ldr	r3, [r3, #0]
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	d011      	beq.n	8013bda <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8013bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8013be4 <ip4_input_accept+0x50>)
 8013bb8:	695a      	ldr	r2, [r3, #20]
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	3304      	adds	r3, #4
 8013bbe:	681b      	ldr	r3, [r3, #0]
 8013bc0:	429a      	cmp	r2, r3
 8013bc2:	d008      	beq.n	8013bd6 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8013bc4:	4b07      	ldr	r3, [pc, #28]	@ (8013be4 <ip4_input_accept+0x50>)
 8013bc6:	695b      	ldr	r3, [r3, #20]
 8013bc8:	6879      	ldr	r1, [r7, #4]
 8013bca:	4618      	mov	r0, r3
 8013bcc:	f000 fa08 	bl	8013fe0 <ip4_addr_isbroadcast_u32>
 8013bd0:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d001      	beq.n	8013bda <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8013bd6:	2301      	movs	r3, #1
 8013bd8:	e000      	b.n	8013bdc <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8013bda:	2300      	movs	r3, #0
}
 8013bdc:	4618      	mov	r0, r3
 8013bde:	3708      	adds	r7, #8
 8013be0:	46bd      	mov	sp, r7
 8013be2:	bd80      	pop	{r7, pc}
 8013be4:	20005b20 	.word	0x20005b20

08013be8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8013be8:	b580      	push	{r7, lr}
 8013bea:	b086      	sub	sp, #24
 8013bec:	af00      	add	r7, sp, #0
 8013bee:	6078      	str	r0, [r7, #4]
 8013bf0:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	685b      	ldr	r3, [r3, #4]
 8013bf6:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8013bf8:	697b      	ldr	r3, [r7, #20]
 8013bfa:	781b      	ldrb	r3, [r3, #0]
 8013bfc:	091b      	lsrs	r3, r3, #4
 8013bfe:	b2db      	uxtb	r3, r3
 8013c00:	2b04      	cmp	r3, #4
 8013c02:	d004      	beq.n	8013c0e <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8013c04:	6878      	ldr	r0, [r7, #4]
 8013c06:	f7f8 fe57 	bl	800c8b8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8013c0a:	2300      	movs	r3, #0
 8013c0c:	e107      	b.n	8013e1e <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8013c0e:	697b      	ldr	r3, [r7, #20]
 8013c10:	781b      	ldrb	r3, [r3, #0]
 8013c12:	f003 030f 	and.w	r3, r3, #15
 8013c16:	b2db      	uxtb	r3, r3
 8013c18:	009b      	lsls	r3, r3, #2
 8013c1a:	b2db      	uxtb	r3, r3
 8013c1c:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8013c1e:	697b      	ldr	r3, [r7, #20]
 8013c20:	885b      	ldrh	r3, [r3, #2]
 8013c22:	b29b      	uxth	r3, r3
 8013c24:	4618      	mov	r0, r3
 8013c26:	f7f7 faed 	bl	800b204 <lwip_htons>
 8013c2a:	4603      	mov	r3, r0
 8013c2c:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	891b      	ldrh	r3, [r3, #8]
 8013c32:	89ba      	ldrh	r2, [r7, #12]
 8013c34:	429a      	cmp	r2, r3
 8013c36:	d204      	bcs.n	8013c42 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8013c38:	89bb      	ldrh	r3, [r7, #12]
 8013c3a:	4619      	mov	r1, r3
 8013c3c:	6878      	ldr	r0, [r7, #4]
 8013c3e:	f7f8 fcb5 	bl	800c5ac <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	895b      	ldrh	r3, [r3, #10]
 8013c46:	89fa      	ldrh	r2, [r7, #14]
 8013c48:	429a      	cmp	r2, r3
 8013c4a:	d807      	bhi.n	8013c5c <ip4_input+0x74>
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	891b      	ldrh	r3, [r3, #8]
 8013c50:	89ba      	ldrh	r2, [r7, #12]
 8013c52:	429a      	cmp	r2, r3
 8013c54:	d802      	bhi.n	8013c5c <ip4_input+0x74>
 8013c56:	89fb      	ldrh	r3, [r7, #14]
 8013c58:	2b13      	cmp	r3, #19
 8013c5a:	d804      	bhi.n	8013c66 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8013c5c:	6878      	ldr	r0, [r7, #4]
 8013c5e:	f7f8 fe2b 	bl	800c8b8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8013c62:	2300      	movs	r3, #0
 8013c64:	e0db      	b.n	8013e1e <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8013c66:	697b      	ldr	r3, [r7, #20]
 8013c68:	691b      	ldr	r3, [r3, #16]
 8013c6a:	4a6f      	ldr	r2, [pc, #444]	@ (8013e28 <ip4_input+0x240>)
 8013c6c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8013c6e:	697b      	ldr	r3, [r7, #20]
 8013c70:	68db      	ldr	r3, [r3, #12]
 8013c72:	4a6d      	ldr	r2, [pc, #436]	@ (8013e28 <ip4_input+0x240>)
 8013c74:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013c76:	4b6c      	ldr	r3, [pc, #432]	@ (8013e28 <ip4_input+0x240>)
 8013c78:	695b      	ldr	r3, [r3, #20]
 8013c7a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013c7e:	2be0      	cmp	r3, #224	@ 0xe0
 8013c80:	d112      	bne.n	8013ca8 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8013c82:	683b      	ldr	r3, [r7, #0]
 8013c84:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013c88:	f003 0301 	and.w	r3, r3, #1
 8013c8c:	b2db      	uxtb	r3, r3
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d007      	beq.n	8013ca2 <ip4_input+0xba>
 8013c92:	683b      	ldr	r3, [r7, #0]
 8013c94:	3304      	adds	r3, #4
 8013c96:	681b      	ldr	r3, [r3, #0]
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	d002      	beq.n	8013ca2 <ip4_input+0xba>
      netif = inp;
 8013c9c:	683b      	ldr	r3, [r7, #0]
 8013c9e:	613b      	str	r3, [r7, #16]
 8013ca0:	e02a      	b.n	8013cf8 <ip4_input+0x110>
    } else {
      netif = NULL;
 8013ca2:	2300      	movs	r3, #0
 8013ca4:	613b      	str	r3, [r7, #16]
 8013ca6:	e027      	b.n	8013cf8 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8013ca8:	6838      	ldr	r0, [r7, #0]
 8013caa:	f7ff ff73 	bl	8013b94 <ip4_input_accept>
 8013cae:	4603      	mov	r3, r0
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	d002      	beq.n	8013cba <ip4_input+0xd2>
      netif = inp;
 8013cb4:	683b      	ldr	r3, [r7, #0]
 8013cb6:	613b      	str	r3, [r7, #16]
 8013cb8:	e01e      	b.n	8013cf8 <ip4_input+0x110>
    } else {
      netif = NULL;
 8013cba:	2300      	movs	r3, #0
 8013cbc:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8013cbe:	4b5a      	ldr	r3, [pc, #360]	@ (8013e28 <ip4_input+0x240>)
 8013cc0:	695b      	ldr	r3, [r3, #20]
 8013cc2:	b2db      	uxtb	r3, r3
 8013cc4:	2b7f      	cmp	r3, #127	@ 0x7f
 8013cc6:	d017      	beq.n	8013cf8 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8013cc8:	4b58      	ldr	r3, [pc, #352]	@ (8013e2c <ip4_input+0x244>)
 8013cca:	681b      	ldr	r3, [r3, #0]
 8013ccc:	613b      	str	r3, [r7, #16]
 8013cce:	e00e      	b.n	8013cee <ip4_input+0x106>
          if (netif == inp) {
 8013cd0:	693a      	ldr	r2, [r7, #16]
 8013cd2:	683b      	ldr	r3, [r7, #0]
 8013cd4:	429a      	cmp	r2, r3
 8013cd6:	d006      	beq.n	8013ce6 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8013cd8:	6938      	ldr	r0, [r7, #16]
 8013cda:	f7ff ff5b 	bl	8013b94 <ip4_input_accept>
 8013cde:	4603      	mov	r3, r0
 8013ce0:	2b00      	cmp	r3, #0
 8013ce2:	d108      	bne.n	8013cf6 <ip4_input+0x10e>
 8013ce4:	e000      	b.n	8013ce8 <ip4_input+0x100>
            continue;
 8013ce6:	bf00      	nop
        NETIF_FOREACH(netif) {
 8013ce8:	693b      	ldr	r3, [r7, #16]
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	613b      	str	r3, [r7, #16]
 8013cee:	693b      	ldr	r3, [r7, #16]
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	d1ed      	bne.n	8013cd0 <ip4_input+0xe8>
 8013cf4:	e000      	b.n	8013cf8 <ip4_input+0x110>
            break;
 8013cf6:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013cf8:	4b4b      	ldr	r3, [pc, #300]	@ (8013e28 <ip4_input+0x240>)
 8013cfa:	691b      	ldr	r3, [r3, #16]
 8013cfc:	6839      	ldr	r1, [r7, #0]
 8013cfe:	4618      	mov	r0, r3
 8013d00:	f000 f96e 	bl	8013fe0 <ip4_addr_isbroadcast_u32>
 8013d04:	4603      	mov	r3, r0
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d105      	bne.n	8013d16 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8013d0a:	4b47      	ldr	r3, [pc, #284]	@ (8013e28 <ip4_input+0x240>)
 8013d0c:	691b      	ldr	r3, [r3, #16]
 8013d0e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013d12:	2be0      	cmp	r3, #224	@ 0xe0
 8013d14:	d104      	bne.n	8013d20 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8013d16:	6878      	ldr	r0, [r7, #4]
 8013d18:	f7f8 fdce 	bl	800c8b8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8013d1c:	2300      	movs	r3, #0
 8013d1e:	e07e      	b.n	8013e1e <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8013d20:	693b      	ldr	r3, [r7, #16]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d104      	bne.n	8013d30 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8013d26:	6878      	ldr	r0, [r7, #4]
 8013d28:	f7f8 fdc6 	bl	800c8b8 <pbuf_free>
    return ERR_OK;
 8013d2c:	2300      	movs	r3, #0
 8013d2e:	e076      	b.n	8013e1e <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8013d30:	697b      	ldr	r3, [r7, #20]
 8013d32:	88db      	ldrh	r3, [r3, #6]
 8013d34:	b29b      	uxth	r3, r3
 8013d36:	461a      	mov	r2, r3
 8013d38:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8013d3c:	4013      	ands	r3, r2
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	d00b      	beq.n	8013d5a <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8013d42:	6878      	ldr	r0, [r7, #4]
 8013d44:	f000 fc92 	bl	801466c <ip4_reass>
 8013d48:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d101      	bne.n	8013d54 <ip4_input+0x16c>
      return ERR_OK;
 8013d50:	2300      	movs	r3, #0
 8013d52:	e064      	b.n	8013e1e <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	685b      	ldr	r3, [r3, #4]
 8013d58:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8013d5a:	4a33      	ldr	r2, [pc, #204]	@ (8013e28 <ip4_input+0x240>)
 8013d5c:	693b      	ldr	r3, [r7, #16]
 8013d5e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8013d60:	4a31      	ldr	r2, [pc, #196]	@ (8013e28 <ip4_input+0x240>)
 8013d62:	683b      	ldr	r3, [r7, #0]
 8013d64:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8013d66:	4a30      	ldr	r2, [pc, #192]	@ (8013e28 <ip4_input+0x240>)
 8013d68:	697b      	ldr	r3, [r7, #20]
 8013d6a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8013d6c:	697b      	ldr	r3, [r7, #20]
 8013d6e:	781b      	ldrb	r3, [r3, #0]
 8013d70:	f003 030f 	and.w	r3, r3, #15
 8013d74:	b2db      	uxtb	r3, r3
 8013d76:	009b      	lsls	r3, r3, #2
 8013d78:	b2db      	uxtb	r3, r3
 8013d7a:	461a      	mov	r2, r3
 8013d7c:	4b2a      	ldr	r3, [pc, #168]	@ (8013e28 <ip4_input+0x240>)
 8013d7e:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8013d80:	89fb      	ldrh	r3, [r7, #14]
 8013d82:	4619      	mov	r1, r3
 8013d84:	6878      	ldr	r0, [r7, #4]
 8013d86:	f7f8 fd11 	bl	800c7ac <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8013d8a:	697b      	ldr	r3, [r7, #20]
 8013d8c:	7a5b      	ldrb	r3, [r3, #9]
 8013d8e:	2b11      	cmp	r3, #17
 8013d90:	d006      	beq.n	8013da0 <ip4_input+0x1b8>
 8013d92:	2b11      	cmp	r3, #17
 8013d94:	dc13      	bgt.n	8013dbe <ip4_input+0x1d6>
 8013d96:	2b01      	cmp	r3, #1
 8013d98:	d00c      	beq.n	8013db4 <ip4_input+0x1cc>
 8013d9a:	2b06      	cmp	r3, #6
 8013d9c:	d005      	beq.n	8013daa <ip4_input+0x1c2>
 8013d9e:	e00e      	b.n	8013dbe <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8013da0:	6839      	ldr	r1, [r7, #0]
 8013da2:	6878      	ldr	r0, [r7, #4]
 8013da4:	f7fe fb66 	bl	8012474 <udp_input>
        break;
 8013da8:	e026      	b.n	8013df8 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8013daa:	6839      	ldr	r1, [r7, #0]
 8013dac:	6878      	ldr	r0, [r7, #4]
 8013dae:	f7fa fbad 	bl	800e50c <tcp_input>
        break;
 8013db2:	e021      	b.n	8013df8 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8013db4:	6839      	ldr	r1, [r7, #0]
 8013db6:	6878      	ldr	r0, [r7, #4]
 8013db8:	f7ff fcee 	bl	8013798 <icmp_input>
        break;
 8013dbc:	e01c      	b.n	8013df8 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8013e28 <ip4_input+0x240>)
 8013dc0:	695b      	ldr	r3, [r3, #20]
 8013dc2:	6939      	ldr	r1, [r7, #16]
 8013dc4:	4618      	mov	r0, r3
 8013dc6:	f000 f90b 	bl	8013fe0 <ip4_addr_isbroadcast_u32>
 8013dca:	4603      	mov	r3, r0
 8013dcc:	2b00      	cmp	r3, #0
 8013dce:	d10f      	bne.n	8013df0 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013dd0:	4b15      	ldr	r3, [pc, #84]	@ (8013e28 <ip4_input+0x240>)
 8013dd2:	695b      	ldr	r3, [r3, #20]
 8013dd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013dd8:	2be0      	cmp	r3, #224	@ 0xe0
 8013dda:	d009      	beq.n	8013df0 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8013ddc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8013de0:	4619      	mov	r1, r3
 8013de2:	6878      	ldr	r0, [r7, #4]
 8013de4:	f7f8 fd55 	bl	800c892 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8013de8:	2102      	movs	r1, #2
 8013dea:	6878      	ldr	r0, [r7, #4]
 8013dec:	f7ff fdd8 	bl	80139a0 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8013df0:	6878      	ldr	r0, [r7, #4]
 8013df2:	f7f8 fd61 	bl	800c8b8 <pbuf_free>
        break;
 8013df6:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8013df8:	4b0b      	ldr	r3, [pc, #44]	@ (8013e28 <ip4_input+0x240>)
 8013dfa:	2200      	movs	r2, #0
 8013dfc:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8013dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8013e28 <ip4_input+0x240>)
 8013e00:	2200      	movs	r2, #0
 8013e02:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8013e04:	4b08      	ldr	r3, [pc, #32]	@ (8013e28 <ip4_input+0x240>)
 8013e06:	2200      	movs	r2, #0
 8013e08:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8013e0a:	4b07      	ldr	r3, [pc, #28]	@ (8013e28 <ip4_input+0x240>)
 8013e0c:	2200      	movs	r2, #0
 8013e0e:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8013e10:	4b05      	ldr	r3, [pc, #20]	@ (8013e28 <ip4_input+0x240>)
 8013e12:	2200      	movs	r2, #0
 8013e14:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8013e16:	4b04      	ldr	r3, [pc, #16]	@ (8013e28 <ip4_input+0x240>)
 8013e18:	2200      	movs	r2, #0
 8013e1a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8013e1c:	2300      	movs	r3, #0
}
 8013e1e:	4618      	mov	r0, r3
 8013e20:	3718      	adds	r7, #24
 8013e22:	46bd      	mov	sp, r7
 8013e24:	bd80      	pop	{r7, pc}
 8013e26:	bf00      	nop
 8013e28:	20005b20 	.word	0x20005b20
 8013e2c:	20008a30 	.word	0x20008a30

08013e30 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8013e30:	b580      	push	{r7, lr}
 8013e32:	b08a      	sub	sp, #40	@ 0x28
 8013e34:	af04      	add	r7, sp, #16
 8013e36:	60f8      	str	r0, [r7, #12]
 8013e38:	60b9      	str	r1, [r7, #8]
 8013e3a:	607a      	str	r2, [r7, #4]
 8013e3c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8013e3e:	68bb      	ldr	r3, [r7, #8]
 8013e40:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	2b00      	cmp	r3, #0
 8013e46:	d009      	beq.n	8013e5c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8013e48:	68bb      	ldr	r3, [r7, #8]
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	d003      	beq.n	8013e56 <ip4_output_if+0x26>
 8013e4e:	68bb      	ldr	r3, [r7, #8]
 8013e50:	681b      	ldr	r3, [r3, #0]
 8013e52:	2b00      	cmp	r3, #0
 8013e54:	d102      	bne.n	8013e5c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8013e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e58:	3304      	adds	r3, #4
 8013e5a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8013e5c:	78fa      	ldrb	r2, [r7, #3]
 8013e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e60:	9302      	str	r3, [sp, #8]
 8013e62:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013e66:	9301      	str	r3, [sp, #4]
 8013e68:	f897 3020 	ldrb.w	r3, [r7, #32]
 8013e6c:	9300      	str	r3, [sp, #0]
 8013e6e:	4613      	mov	r3, r2
 8013e70:	687a      	ldr	r2, [r7, #4]
 8013e72:	6979      	ldr	r1, [r7, #20]
 8013e74:	68f8      	ldr	r0, [r7, #12]
 8013e76:	f000 f805 	bl	8013e84 <ip4_output_if_src>
 8013e7a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8013e7c:	4618      	mov	r0, r3
 8013e7e:	3718      	adds	r7, #24
 8013e80:	46bd      	mov	sp, r7
 8013e82:	bd80      	pop	{r7, pc}

08013e84 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8013e84:	b580      	push	{r7, lr}
 8013e86:	b088      	sub	sp, #32
 8013e88:	af00      	add	r7, sp, #0
 8013e8a:	60f8      	str	r0, [r7, #12]
 8013e8c:	60b9      	str	r1, [r7, #8]
 8013e8e:	607a      	str	r2, [r7, #4]
 8013e90:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	7b9b      	ldrb	r3, [r3, #14]
 8013e96:	2b01      	cmp	r3, #1
 8013e98:	d006      	beq.n	8013ea8 <ip4_output_if_src+0x24>
 8013e9a:	4b4b      	ldr	r3, [pc, #300]	@ (8013fc8 <ip4_output_if_src+0x144>)
 8013e9c:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8013ea0:	494a      	ldr	r1, [pc, #296]	@ (8013fcc <ip4_output_if_src+0x148>)
 8013ea2:	484b      	ldr	r0, [pc, #300]	@ (8013fd0 <ip4_output_if_src+0x14c>)
 8013ea4:	f001 fd48 	bl	8015938 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	2b00      	cmp	r3, #0
 8013eac:	d060      	beq.n	8013f70 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8013eae:	2314      	movs	r3, #20
 8013eb0:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8013eb2:	2114      	movs	r1, #20
 8013eb4:	68f8      	ldr	r0, [r7, #12]
 8013eb6:	f7f8 fc69 	bl	800c78c <pbuf_add_header>
 8013eba:	4603      	mov	r3, r0
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d002      	beq.n	8013ec6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8013ec0:	f06f 0301 	mvn.w	r3, #1
 8013ec4:	e07c      	b.n	8013fc0 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8013ec6:	68fb      	ldr	r3, [r7, #12]
 8013ec8:	685b      	ldr	r3, [r3, #4]
 8013eca:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8013ecc:	68fb      	ldr	r3, [r7, #12]
 8013ece:	895b      	ldrh	r3, [r3, #10]
 8013ed0:	2b13      	cmp	r3, #19
 8013ed2:	d806      	bhi.n	8013ee2 <ip4_output_if_src+0x5e>
 8013ed4:	4b3c      	ldr	r3, [pc, #240]	@ (8013fc8 <ip4_output_if_src+0x144>)
 8013ed6:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8013eda:	493e      	ldr	r1, [pc, #248]	@ (8013fd4 <ip4_output_if_src+0x150>)
 8013edc:	483c      	ldr	r0, [pc, #240]	@ (8013fd0 <ip4_output_if_src+0x14c>)
 8013ede:	f001 fd2b 	bl	8015938 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8013ee2:	69fb      	ldr	r3, [r7, #28]
 8013ee4:	78fa      	ldrb	r2, [r7, #3]
 8013ee6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8013ee8:	69fb      	ldr	r3, [r7, #28]
 8013eea:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8013eee:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	681a      	ldr	r2, [r3, #0]
 8013ef4:	69fb      	ldr	r3, [r7, #28]
 8013ef6:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8013ef8:	8b7b      	ldrh	r3, [r7, #26]
 8013efa:	089b      	lsrs	r3, r3, #2
 8013efc:	b29b      	uxth	r3, r3
 8013efe:	b2db      	uxtb	r3, r3
 8013f00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013f04:	b2da      	uxtb	r2, r3
 8013f06:	69fb      	ldr	r3, [r7, #28]
 8013f08:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8013f0a:	69fb      	ldr	r3, [r7, #28]
 8013f0c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8013f10:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8013f12:	68fb      	ldr	r3, [r7, #12]
 8013f14:	891b      	ldrh	r3, [r3, #8]
 8013f16:	4618      	mov	r0, r3
 8013f18:	f7f7 f974 	bl	800b204 <lwip_htons>
 8013f1c:	4603      	mov	r3, r0
 8013f1e:	461a      	mov	r2, r3
 8013f20:	69fb      	ldr	r3, [r7, #28]
 8013f22:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8013f24:	69fb      	ldr	r3, [r7, #28]
 8013f26:	2200      	movs	r2, #0
 8013f28:	719a      	strb	r2, [r3, #6]
 8013f2a:	2200      	movs	r2, #0
 8013f2c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8013f2e:	4b2a      	ldr	r3, [pc, #168]	@ (8013fd8 <ip4_output_if_src+0x154>)
 8013f30:	881b      	ldrh	r3, [r3, #0]
 8013f32:	4618      	mov	r0, r3
 8013f34:	f7f7 f966 	bl	800b204 <lwip_htons>
 8013f38:	4603      	mov	r3, r0
 8013f3a:	461a      	mov	r2, r3
 8013f3c:	69fb      	ldr	r3, [r7, #28]
 8013f3e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8013f40:	4b25      	ldr	r3, [pc, #148]	@ (8013fd8 <ip4_output_if_src+0x154>)
 8013f42:	881b      	ldrh	r3, [r3, #0]
 8013f44:	3301      	adds	r3, #1
 8013f46:	b29a      	uxth	r2, r3
 8013f48:	4b23      	ldr	r3, [pc, #140]	@ (8013fd8 <ip4_output_if_src+0x154>)
 8013f4a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8013f4c:	68bb      	ldr	r3, [r7, #8]
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	d104      	bne.n	8013f5c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8013f52:	4b22      	ldr	r3, [pc, #136]	@ (8013fdc <ip4_output_if_src+0x158>)
 8013f54:	681a      	ldr	r2, [r3, #0]
 8013f56:	69fb      	ldr	r3, [r7, #28]
 8013f58:	60da      	str	r2, [r3, #12]
 8013f5a:	e003      	b.n	8013f64 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8013f5c:	68bb      	ldr	r3, [r7, #8]
 8013f5e:	681a      	ldr	r2, [r3, #0]
 8013f60:	69fb      	ldr	r3, [r7, #28]
 8013f62:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8013f64:	69fb      	ldr	r3, [r7, #28]
 8013f66:	2200      	movs	r2, #0
 8013f68:	729a      	strb	r2, [r3, #10]
 8013f6a:	2200      	movs	r2, #0
 8013f6c:	72da      	strb	r2, [r3, #11]
 8013f6e:	e00f      	b.n	8013f90 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8013f70:	68fb      	ldr	r3, [r7, #12]
 8013f72:	895b      	ldrh	r3, [r3, #10]
 8013f74:	2b13      	cmp	r3, #19
 8013f76:	d802      	bhi.n	8013f7e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8013f78:	f06f 0301 	mvn.w	r3, #1
 8013f7c:	e020      	b.n	8013fc0 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8013f7e:	68fb      	ldr	r3, [r7, #12]
 8013f80:	685b      	ldr	r3, [r3, #4]
 8013f82:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8013f84:	69fb      	ldr	r3, [r7, #28]
 8013f86:	691b      	ldr	r3, [r3, #16]
 8013f88:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8013f8a:	f107 0314 	add.w	r3, r7, #20
 8013f8e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8013f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013f92:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	d00c      	beq.n	8013fb2 <ip4_output_if_src+0x12e>
 8013f98:	68fb      	ldr	r3, [r7, #12]
 8013f9a:	891a      	ldrh	r2, [r3, #8]
 8013f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013f9e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8013fa0:	429a      	cmp	r2, r3
 8013fa2:	d906      	bls.n	8013fb2 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8013fa4:	687a      	ldr	r2, [r7, #4]
 8013fa6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013fa8:	68f8      	ldr	r0, [r7, #12]
 8013faa:	f000 fd53 	bl	8014a54 <ip4_frag>
 8013fae:	4603      	mov	r3, r0
 8013fb0:	e006      	b.n	8013fc0 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8013fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013fb4:	695b      	ldr	r3, [r3, #20]
 8013fb6:	687a      	ldr	r2, [r7, #4]
 8013fb8:	68f9      	ldr	r1, [r7, #12]
 8013fba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013fbc:	4798      	blx	r3
 8013fbe:	4603      	mov	r3, r0
}
 8013fc0:	4618      	mov	r0, r3
 8013fc2:	3720      	adds	r7, #32
 8013fc4:	46bd      	mov	sp, r7
 8013fc6:	bd80      	pop	{r7, pc}
 8013fc8:	0801a7c0 	.word	0x0801a7c0
 8013fcc:	0801a7f4 	.word	0x0801a7f4
 8013fd0:	0801a800 	.word	0x0801a800
 8013fd4:	0801a828 	.word	0x0801a828
 8013fd8:	20008b8e 	.word	0x20008b8e
 8013fdc:	0801ac4c 	.word	0x0801ac4c

08013fe0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8013fe0:	b480      	push	{r7}
 8013fe2:	b085      	sub	sp, #20
 8013fe4:	af00      	add	r7, sp, #0
 8013fe6:	6078      	str	r0, [r7, #4]
 8013fe8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013ff4:	d002      	beq.n	8013ffc <ip4_addr_isbroadcast_u32+0x1c>
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	d101      	bne.n	8014000 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8013ffc:	2301      	movs	r3, #1
 8013ffe:	e02a      	b.n	8014056 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8014000:	683b      	ldr	r3, [r7, #0]
 8014002:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014006:	f003 0302 	and.w	r3, r3, #2
 801400a:	2b00      	cmp	r3, #0
 801400c:	d101      	bne.n	8014012 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801400e:	2300      	movs	r3, #0
 8014010:	e021      	b.n	8014056 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8014012:	683b      	ldr	r3, [r7, #0]
 8014014:	3304      	adds	r3, #4
 8014016:	681b      	ldr	r3, [r3, #0]
 8014018:	687a      	ldr	r2, [r7, #4]
 801401a:	429a      	cmp	r2, r3
 801401c:	d101      	bne.n	8014022 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801401e:	2300      	movs	r3, #0
 8014020:	e019      	b.n	8014056 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8014022:	68fa      	ldr	r2, [r7, #12]
 8014024:	683b      	ldr	r3, [r7, #0]
 8014026:	3304      	adds	r3, #4
 8014028:	681b      	ldr	r3, [r3, #0]
 801402a:	405a      	eors	r2, r3
 801402c:	683b      	ldr	r3, [r7, #0]
 801402e:	3308      	adds	r3, #8
 8014030:	681b      	ldr	r3, [r3, #0]
 8014032:	4013      	ands	r3, r2
 8014034:	2b00      	cmp	r3, #0
 8014036:	d10d      	bne.n	8014054 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014038:	683b      	ldr	r3, [r7, #0]
 801403a:	3308      	adds	r3, #8
 801403c:	681b      	ldr	r3, [r3, #0]
 801403e:	43da      	mvns	r2, r3
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8014044:	683b      	ldr	r3, [r7, #0]
 8014046:	3308      	adds	r3, #8
 8014048:	681b      	ldr	r3, [r3, #0]
 801404a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801404c:	429a      	cmp	r2, r3
 801404e:	d101      	bne.n	8014054 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8014050:	2301      	movs	r3, #1
 8014052:	e000      	b.n	8014056 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8014054:	2300      	movs	r3, #0
  }
}
 8014056:	4618      	mov	r0, r3
 8014058:	3714      	adds	r7, #20
 801405a:	46bd      	mov	sp, r7
 801405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014060:	4770      	bx	lr
	...

08014064 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8014064:	b580      	push	{r7, lr}
 8014066:	b084      	sub	sp, #16
 8014068:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801406a:	2300      	movs	r3, #0
 801406c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801406e:	4b12      	ldr	r3, [pc, #72]	@ (80140b8 <ip_reass_tmr+0x54>)
 8014070:	681b      	ldr	r3, [r3, #0]
 8014072:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8014074:	e018      	b.n	80140a8 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8014076:	68fb      	ldr	r3, [r7, #12]
 8014078:	7fdb      	ldrb	r3, [r3, #31]
 801407a:	2b00      	cmp	r3, #0
 801407c:	d00b      	beq.n	8014096 <ip_reass_tmr+0x32>
      r->timer--;
 801407e:	68fb      	ldr	r3, [r7, #12]
 8014080:	7fdb      	ldrb	r3, [r3, #31]
 8014082:	3b01      	subs	r3, #1
 8014084:	b2da      	uxtb	r2, r3
 8014086:	68fb      	ldr	r3, [r7, #12]
 8014088:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801408a:	68fb      	ldr	r3, [r7, #12]
 801408c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801408e:	68fb      	ldr	r3, [r7, #12]
 8014090:	681b      	ldr	r3, [r3, #0]
 8014092:	60fb      	str	r3, [r7, #12]
 8014094:	e008      	b.n	80140a8 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8014096:	68fb      	ldr	r3, [r7, #12]
 8014098:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801409a:	68fb      	ldr	r3, [r7, #12]
 801409c:	681b      	ldr	r3, [r3, #0]
 801409e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 80140a0:	68b9      	ldr	r1, [r7, #8]
 80140a2:	6878      	ldr	r0, [r7, #4]
 80140a4:	f000 f80a 	bl	80140bc <ip_reass_free_complete_datagram>
  while (r != NULL) {
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	d1e3      	bne.n	8014076 <ip_reass_tmr+0x12>
    }
  }
}
 80140ae:	bf00      	nop
 80140b0:	bf00      	nop
 80140b2:	3710      	adds	r7, #16
 80140b4:	46bd      	mov	sp, r7
 80140b6:	bd80      	pop	{r7, pc}
 80140b8:	20008b90 	.word	0x20008b90

080140bc <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80140bc:	b580      	push	{r7, lr}
 80140be:	b088      	sub	sp, #32
 80140c0:	af00      	add	r7, sp, #0
 80140c2:	6078      	str	r0, [r7, #4]
 80140c4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 80140c6:	2300      	movs	r3, #0
 80140c8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 80140ca:	683a      	ldr	r2, [r7, #0]
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	429a      	cmp	r2, r3
 80140d0:	d105      	bne.n	80140de <ip_reass_free_complete_datagram+0x22>
 80140d2:	4b45      	ldr	r3, [pc, #276]	@ (80141e8 <ip_reass_free_complete_datagram+0x12c>)
 80140d4:	22ab      	movs	r2, #171	@ 0xab
 80140d6:	4945      	ldr	r1, [pc, #276]	@ (80141ec <ip_reass_free_complete_datagram+0x130>)
 80140d8:	4845      	ldr	r0, [pc, #276]	@ (80141f0 <ip_reass_free_complete_datagram+0x134>)
 80140da:	f001 fc2d 	bl	8015938 <iprintf>
  if (prev != NULL) {
 80140de:	683b      	ldr	r3, [r7, #0]
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d00a      	beq.n	80140fa <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80140e4:	683b      	ldr	r3, [r7, #0]
 80140e6:	681b      	ldr	r3, [r3, #0]
 80140e8:	687a      	ldr	r2, [r7, #4]
 80140ea:	429a      	cmp	r2, r3
 80140ec:	d005      	beq.n	80140fa <ip_reass_free_complete_datagram+0x3e>
 80140ee:	4b3e      	ldr	r3, [pc, #248]	@ (80141e8 <ip_reass_free_complete_datagram+0x12c>)
 80140f0:	22ad      	movs	r2, #173	@ 0xad
 80140f2:	4940      	ldr	r1, [pc, #256]	@ (80141f4 <ip_reass_free_complete_datagram+0x138>)
 80140f4:	483e      	ldr	r0, [pc, #248]	@ (80141f0 <ip_reass_free_complete_datagram+0x134>)
 80140f6:	f001 fc1f 	bl	8015938 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80140fa:	687b      	ldr	r3, [r7, #4]
 80140fc:	685b      	ldr	r3, [r3, #4]
 80140fe:	685b      	ldr	r3, [r3, #4]
 8014100:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8014102:	697b      	ldr	r3, [r7, #20]
 8014104:	889b      	ldrh	r3, [r3, #4]
 8014106:	b29b      	uxth	r3, r3
 8014108:	2b00      	cmp	r3, #0
 801410a:	d12a      	bne.n	8014162 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	685b      	ldr	r3, [r3, #4]
 8014110:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8014112:	697b      	ldr	r3, [r7, #20]
 8014114:	681a      	ldr	r2, [r3, #0]
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801411a:	69bb      	ldr	r3, [r7, #24]
 801411c:	6858      	ldr	r0, [r3, #4]
 801411e:	687b      	ldr	r3, [r7, #4]
 8014120:	3308      	adds	r3, #8
 8014122:	2214      	movs	r2, #20
 8014124:	4619      	mov	r1, r3
 8014126:	f001 fdd8 	bl	8015cda <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801412a:	2101      	movs	r1, #1
 801412c:	69b8      	ldr	r0, [r7, #24]
 801412e:	f7ff fc47 	bl	80139c0 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8014132:	69b8      	ldr	r0, [r7, #24]
 8014134:	f7f8 fc48 	bl	800c9c8 <pbuf_clen>
 8014138:	4603      	mov	r3, r0
 801413a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801413c:	8bfa      	ldrh	r2, [r7, #30]
 801413e:	8a7b      	ldrh	r3, [r7, #18]
 8014140:	4413      	add	r3, r2
 8014142:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014146:	db05      	blt.n	8014154 <ip_reass_free_complete_datagram+0x98>
 8014148:	4b27      	ldr	r3, [pc, #156]	@ (80141e8 <ip_reass_free_complete_datagram+0x12c>)
 801414a:	22bc      	movs	r2, #188	@ 0xbc
 801414c:	492a      	ldr	r1, [pc, #168]	@ (80141f8 <ip_reass_free_complete_datagram+0x13c>)
 801414e:	4828      	ldr	r0, [pc, #160]	@ (80141f0 <ip_reass_free_complete_datagram+0x134>)
 8014150:	f001 fbf2 	bl	8015938 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8014154:	8bfa      	ldrh	r2, [r7, #30]
 8014156:	8a7b      	ldrh	r3, [r7, #18]
 8014158:	4413      	add	r3, r2
 801415a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801415c:	69b8      	ldr	r0, [r7, #24]
 801415e:	f7f8 fbab 	bl	800c8b8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	685b      	ldr	r3, [r3, #4]
 8014166:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8014168:	e01f      	b.n	80141aa <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801416a:	69bb      	ldr	r3, [r7, #24]
 801416c:	685b      	ldr	r3, [r3, #4]
 801416e:	617b      	str	r3, [r7, #20]
    pcur = p;
 8014170:	69bb      	ldr	r3, [r7, #24]
 8014172:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8014174:	697b      	ldr	r3, [r7, #20]
 8014176:	681b      	ldr	r3, [r3, #0]
 8014178:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801417a:	68f8      	ldr	r0, [r7, #12]
 801417c:	f7f8 fc24 	bl	800c9c8 <pbuf_clen>
 8014180:	4603      	mov	r3, r0
 8014182:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8014184:	8bfa      	ldrh	r2, [r7, #30]
 8014186:	8a7b      	ldrh	r3, [r7, #18]
 8014188:	4413      	add	r3, r2
 801418a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801418e:	db05      	blt.n	801419c <ip_reass_free_complete_datagram+0xe0>
 8014190:	4b15      	ldr	r3, [pc, #84]	@ (80141e8 <ip_reass_free_complete_datagram+0x12c>)
 8014192:	22cc      	movs	r2, #204	@ 0xcc
 8014194:	4918      	ldr	r1, [pc, #96]	@ (80141f8 <ip_reass_free_complete_datagram+0x13c>)
 8014196:	4816      	ldr	r0, [pc, #88]	@ (80141f0 <ip_reass_free_complete_datagram+0x134>)
 8014198:	f001 fbce 	bl	8015938 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801419c:	8bfa      	ldrh	r2, [r7, #30]
 801419e:	8a7b      	ldrh	r3, [r7, #18]
 80141a0:	4413      	add	r3, r2
 80141a2:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 80141a4:	68f8      	ldr	r0, [r7, #12]
 80141a6:	f7f8 fb87 	bl	800c8b8 <pbuf_free>
  while (p != NULL) {
 80141aa:	69bb      	ldr	r3, [r7, #24]
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	d1dc      	bne.n	801416a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 80141b0:	6839      	ldr	r1, [r7, #0]
 80141b2:	6878      	ldr	r0, [r7, #4]
 80141b4:	f000 f8c2 	bl	801433c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80141b8:	4b10      	ldr	r3, [pc, #64]	@ (80141fc <ip_reass_free_complete_datagram+0x140>)
 80141ba:	881b      	ldrh	r3, [r3, #0]
 80141bc:	8bfa      	ldrh	r2, [r7, #30]
 80141be:	429a      	cmp	r2, r3
 80141c0:	d905      	bls.n	80141ce <ip_reass_free_complete_datagram+0x112>
 80141c2:	4b09      	ldr	r3, [pc, #36]	@ (80141e8 <ip_reass_free_complete_datagram+0x12c>)
 80141c4:	22d2      	movs	r2, #210	@ 0xd2
 80141c6:	490e      	ldr	r1, [pc, #56]	@ (8014200 <ip_reass_free_complete_datagram+0x144>)
 80141c8:	4809      	ldr	r0, [pc, #36]	@ (80141f0 <ip_reass_free_complete_datagram+0x134>)
 80141ca:	f001 fbb5 	bl	8015938 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80141ce:	4b0b      	ldr	r3, [pc, #44]	@ (80141fc <ip_reass_free_complete_datagram+0x140>)
 80141d0:	881a      	ldrh	r2, [r3, #0]
 80141d2:	8bfb      	ldrh	r3, [r7, #30]
 80141d4:	1ad3      	subs	r3, r2, r3
 80141d6:	b29a      	uxth	r2, r3
 80141d8:	4b08      	ldr	r3, [pc, #32]	@ (80141fc <ip_reass_free_complete_datagram+0x140>)
 80141da:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80141dc:	8bfb      	ldrh	r3, [r7, #30]
}
 80141de:	4618      	mov	r0, r3
 80141e0:	3720      	adds	r7, #32
 80141e2:	46bd      	mov	sp, r7
 80141e4:	bd80      	pop	{r7, pc}
 80141e6:	bf00      	nop
 80141e8:	0801a858 	.word	0x0801a858
 80141ec:	0801a894 	.word	0x0801a894
 80141f0:	0801a8a0 	.word	0x0801a8a0
 80141f4:	0801a8c8 	.word	0x0801a8c8
 80141f8:	0801a8dc 	.word	0x0801a8dc
 80141fc:	20008b94 	.word	0x20008b94
 8014200:	0801a8fc 	.word	0x0801a8fc

08014204 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8014204:	b580      	push	{r7, lr}
 8014206:	b08a      	sub	sp, #40	@ 0x28
 8014208:	af00      	add	r7, sp, #0
 801420a:	6078      	str	r0, [r7, #4]
 801420c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801420e:	2300      	movs	r3, #0
 8014210:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8014212:	2300      	movs	r3, #0
 8014214:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8014216:	2300      	movs	r3, #0
 8014218:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801421a:	2300      	movs	r3, #0
 801421c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801421e:	2300      	movs	r3, #0
 8014220:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8014222:	4b28      	ldr	r3, [pc, #160]	@ (80142c4 <ip_reass_remove_oldest_datagram+0xc0>)
 8014224:	681b      	ldr	r3, [r3, #0]
 8014226:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8014228:	e030      	b.n	801428c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801422a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801422c:	695a      	ldr	r2, [r3, #20]
 801422e:	687b      	ldr	r3, [r7, #4]
 8014230:	68db      	ldr	r3, [r3, #12]
 8014232:	429a      	cmp	r2, r3
 8014234:	d10c      	bne.n	8014250 <ip_reass_remove_oldest_datagram+0x4c>
 8014236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014238:	699a      	ldr	r2, [r3, #24]
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	691b      	ldr	r3, [r3, #16]
 801423e:	429a      	cmp	r2, r3
 8014240:	d106      	bne.n	8014250 <ip_reass_remove_oldest_datagram+0x4c>
 8014242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014244:	899a      	ldrh	r2, [r3, #12]
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	889b      	ldrh	r3, [r3, #4]
 801424a:	b29b      	uxth	r3, r3
 801424c:	429a      	cmp	r2, r3
 801424e:	d014      	beq.n	801427a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8014250:	693b      	ldr	r3, [r7, #16]
 8014252:	3301      	adds	r3, #1
 8014254:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8014256:	6a3b      	ldr	r3, [r7, #32]
 8014258:	2b00      	cmp	r3, #0
 801425a:	d104      	bne.n	8014266 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801425c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801425e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8014260:	69fb      	ldr	r3, [r7, #28]
 8014262:	61bb      	str	r3, [r7, #24]
 8014264:	e009      	b.n	801427a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8014266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014268:	7fda      	ldrb	r2, [r3, #31]
 801426a:	6a3b      	ldr	r3, [r7, #32]
 801426c:	7fdb      	ldrb	r3, [r3, #31]
 801426e:	429a      	cmp	r2, r3
 8014270:	d803      	bhi.n	801427a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8014272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014274:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8014276:	69fb      	ldr	r3, [r7, #28]
 8014278:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801427a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801427c:	681b      	ldr	r3, [r3, #0]
 801427e:	2b00      	cmp	r3, #0
 8014280:	d001      	beq.n	8014286 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8014282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014284:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8014286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014288:	681b      	ldr	r3, [r3, #0]
 801428a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801428c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801428e:	2b00      	cmp	r3, #0
 8014290:	d1cb      	bne.n	801422a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8014292:	6a3b      	ldr	r3, [r7, #32]
 8014294:	2b00      	cmp	r3, #0
 8014296:	d008      	beq.n	80142aa <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8014298:	69b9      	ldr	r1, [r7, #24]
 801429a:	6a38      	ldr	r0, [r7, #32]
 801429c:	f7ff ff0e 	bl	80140bc <ip_reass_free_complete_datagram>
 80142a0:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 80142a2:	697a      	ldr	r2, [r7, #20]
 80142a4:	68fb      	ldr	r3, [r7, #12]
 80142a6:	4413      	add	r3, r2
 80142a8:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80142aa:	697a      	ldr	r2, [r7, #20]
 80142ac:	683b      	ldr	r3, [r7, #0]
 80142ae:	429a      	cmp	r2, r3
 80142b0:	da02      	bge.n	80142b8 <ip_reass_remove_oldest_datagram+0xb4>
 80142b2:	693b      	ldr	r3, [r7, #16]
 80142b4:	2b01      	cmp	r3, #1
 80142b6:	dcac      	bgt.n	8014212 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 80142b8:	697b      	ldr	r3, [r7, #20]
}
 80142ba:	4618      	mov	r0, r3
 80142bc:	3728      	adds	r7, #40	@ 0x28
 80142be:	46bd      	mov	sp, r7
 80142c0:	bd80      	pop	{r7, pc}
 80142c2:	bf00      	nop
 80142c4:	20008b90 	.word	0x20008b90

080142c8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 80142c8:	b580      	push	{r7, lr}
 80142ca:	b084      	sub	sp, #16
 80142cc:	af00      	add	r7, sp, #0
 80142ce:	6078      	str	r0, [r7, #4]
 80142d0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80142d2:	2004      	movs	r0, #4
 80142d4:	f7f7 fc0a 	bl	800baec <memp_malloc>
 80142d8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80142da:	68fb      	ldr	r3, [r7, #12]
 80142dc:	2b00      	cmp	r3, #0
 80142de:	d110      	bne.n	8014302 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80142e0:	6839      	ldr	r1, [r7, #0]
 80142e2:	6878      	ldr	r0, [r7, #4]
 80142e4:	f7ff ff8e 	bl	8014204 <ip_reass_remove_oldest_datagram>
 80142e8:	4602      	mov	r2, r0
 80142ea:	683b      	ldr	r3, [r7, #0]
 80142ec:	4293      	cmp	r3, r2
 80142ee:	dc03      	bgt.n	80142f8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80142f0:	2004      	movs	r0, #4
 80142f2:	f7f7 fbfb 	bl	800baec <memp_malloc>
 80142f6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80142f8:	68fb      	ldr	r3, [r7, #12]
 80142fa:	2b00      	cmp	r3, #0
 80142fc:	d101      	bne.n	8014302 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80142fe:	2300      	movs	r3, #0
 8014300:	e016      	b.n	8014330 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8014302:	2220      	movs	r2, #32
 8014304:	2100      	movs	r1, #0
 8014306:	68f8      	ldr	r0, [r7, #12]
 8014308:	f001 fc6e 	bl	8015be8 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801430c:	68fb      	ldr	r3, [r7, #12]
 801430e:	220f      	movs	r2, #15
 8014310:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8014312:	4b09      	ldr	r3, [pc, #36]	@ (8014338 <ip_reass_enqueue_new_datagram+0x70>)
 8014314:	681a      	ldr	r2, [r3, #0]
 8014316:	68fb      	ldr	r3, [r7, #12]
 8014318:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801431a:	4a07      	ldr	r2, [pc, #28]	@ (8014338 <ip_reass_enqueue_new_datagram+0x70>)
 801431c:	68fb      	ldr	r3, [r7, #12]
 801431e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8014320:	68fb      	ldr	r3, [r7, #12]
 8014322:	3308      	adds	r3, #8
 8014324:	2214      	movs	r2, #20
 8014326:	6879      	ldr	r1, [r7, #4]
 8014328:	4618      	mov	r0, r3
 801432a:	f001 fcd6 	bl	8015cda <memcpy>
  return ipr;
 801432e:	68fb      	ldr	r3, [r7, #12]
}
 8014330:	4618      	mov	r0, r3
 8014332:	3710      	adds	r7, #16
 8014334:	46bd      	mov	sp, r7
 8014336:	bd80      	pop	{r7, pc}
 8014338:	20008b90 	.word	0x20008b90

0801433c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801433c:	b580      	push	{r7, lr}
 801433e:	b082      	sub	sp, #8
 8014340:	af00      	add	r7, sp, #0
 8014342:	6078      	str	r0, [r7, #4]
 8014344:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8014346:	4b10      	ldr	r3, [pc, #64]	@ (8014388 <ip_reass_dequeue_datagram+0x4c>)
 8014348:	681b      	ldr	r3, [r3, #0]
 801434a:	687a      	ldr	r2, [r7, #4]
 801434c:	429a      	cmp	r2, r3
 801434e:	d104      	bne.n	801435a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	681b      	ldr	r3, [r3, #0]
 8014354:	4a0c      	ldr	r2, [pc, #48]	@ (8014388 <ip_reass_dequeue_datagram+0x4c>)
 8014356:	6013      	str	r3, [r2, #0]
 8014358:	e00d      	b.n	8014376 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801435a:	683b      	ldr	r3, [r7, #0]
 801435c:	2b00      	cmp	r3, #0
 801435e:	d106      	bne.n	801436e <ip_reass_dequeue_datagram+0x32>
 8014360:	4b0a      	ldr	r3, [pc, #40]	@ (801438c <ip_reass_dequeue_datagram+0x50>)
 8014362:	f240 1245 	movw	r2, #325	@ 0x145
 8014366:	490a      	ldr	r1, [pc, #40]	@ (8014390 <ip_reass_dequeue_datagram+0x54>)
 8014368:	480a      	ldr	r0, [pc, #40]	@ (8014394 <ip_reass_dequeue_datagram+0x58>)
 801436a:	f001 fae5 	bl	8015938 <iprintf>
    prev->next = ipr->next;
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	681a      	ldr	r2, [r3, #0]
 8014372:	683b      	ldr	r3, [r7, #0]
 8014374:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8014376:	6879      	ldr	r1, [r7, #4]
 8014378:	2004      	movs	r0, #4
 801437a:	f7f7 fc27 	bl	800bbcc <memp_free>
}
 801437e:	bf00      	nop
 8014380:	3708      	adds	r7, #8
 8014382:	46bd      	mov	sp, r7
 8014384:	bd80      	pop	{r7, pc}
 8014386:	bf00      	nop
 8014388:	20008b90 	.word	0x20008b90
 801438c:	0801a858 	.word	0x0801a858
 8014390:	0801a920 	.word	0x0801a920
 8014394:	0801a8a0 	.word	0x0801a8a0

08014398 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8014398:	b580      	push	{r7, lr}
 801439a:	b08c      	sub	sp, #48	@ 0x30
 801439c:	af00      	add	r7, sp, #0
 801439e:	60f8      	str	r0, [r7, #12]
 80143a0:	60b9      	str	r1, [r7, #8]
 80143a2:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 80143a4:	2300      	movs	r3, #0
 80143a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 80143a8:	2301      	movs	r3, #1
 80143aa:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 80143ac:	68bb      	ldr	r3, [r7, #8]
 80143ae:	685b      	ldr	r3, [r3, #4]
 80143b0:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80143b2:	69fb      	ldr	r3, [r7, #28]
 80143b4:	885b      	ldrh	r3, [r3, #2]
 80143b6:	b29b      	uxth	r3, r3
 80143b8:	4618      	mov	r0, r3
 80143ba:	f7f6 ff23 	bl	800b204 <lwip_htons>
 80143be:	4603      	mov	r3, r0
 80143c0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 80143c2:	69fb      	ldr	r3, [r7, #28]
 80143c4:	781b      	ldrb	r3, [r3, #0]
 80143c6:	f003 030f 	and.w	r3, r3, #15
 80143ca:	b2db      	uxtb	r3, r3
 80143cc:	009b      	lsls	r3, r3, #2
 80143ce:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 80143d0:	7e7b      	ldrb	r3, [r7, #25]
 80143d2:	b29b      	uxth	r3, r3
 80143d4:	8b7a      	ldrh	r2, [r7, #26]
 80143d6:	429a      	cmp	r2, r3
 80143d8:	d202      	bcs.n	80143e0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80143da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80143de:	e135      	b.n	801464c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80143e0:	7e7b      	ldrb	r3, [r7, #25]
 80143e2:	b29b      	uxth	r3, r3
 80143e4:	8b7a      	ldrh	r2, [r7, #26]
 80143e6:	1ad3      	subs	r3, r2, r3
 80143e8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80143ea:	69fb      	ldr	r3, [r7, #28]
 80143ec:	88db      	ldrh	r3, [r3, #6]
 80143ee:	b29b      	uxth	r3, r3
 80143f0:	4618      	mov	r0, r3
 80143f2:	f7f6 ff07 	bl	800b204 <lwip_htons>
 80143f6:	4603      	mov	r3, r0
 80143f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80143fc:	b29b      	uxth	r3, r3
 80143fe:	00db      	lsls	r3, r3, #3
 8014400:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8014402:	68bb      	ldr	r3, [r7, #8]
 8014404:	685b      	ldr	r3, [r3, #4]
 8014406:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 8014408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801440a:	2200      	movs	r2, #0
 801440c:	701a      	strb	r2, [r3, #0]
 801440e:	2200      	movs	r2, #0
 8014410:	705a      	strb	r2, [r3, #1]
 8014412:	2200      	movs	r2, #0
 8014414:	709a      	strb	r2, [r3, #2]
 8014416:	2200      	movs	r2, #0
 8014418:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801441a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801441c:	8afa      	ldrh	r2, [r7, #22]
 801441e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8014420:	8afa      	ldrh	r2, [r7, #22]
 8014422:	8b7b      	ldrh	r3, [r7, #26]
 8014424:	4413      	add	r3, r2
 8014426:	b29a      	uxth	r2, r3
 8014428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801442a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801442c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801442e:	88db      	ldrh	r3, [r3, #6]
 8014430:	b29b      	uxth	r3, r3
 8014432:	8afa      	ldrh	r2, [r7, #22]
 8014434:	429a      	cmp	r2, r3
 8014436:	d902      	bls.n	801443e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014438:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801443c:	e106      	b.n	801464c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801443e:	68fb      	ldr	r3, [r7, #12]
 8014440:	685b      	ldr	r3, [r3, #4]
 8014442:	627b      	str	r3, [r7, #36]	@ 0x24
 8014444:	e068      	b.n	8014518 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8014446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014448:	685b      	ldr	r3, [r3, #4]
 801444a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801444c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801444e:	889b      	ldrh	r3, [r3, #4]
 8014450:	b29a      	uxth	r2, r3
 8014452:	693b      	ldr	r3, [r7, #16]
 8014454:	889b      	ldrh	r3, [r3, #4]
 8014456:	b29b      	uxth	r3, r3
 8014458:	429a      	cmp	r2, r3
 801445a:	d235      	bcs.n	80144c8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801445c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801445e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014460:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8014462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014464:	2b00      	cmp	r3, #0
 8014466:	d020      	beq.n	80144aa <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8014468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801446a:	889b      	ldrh	r3, [r3, #4]
 801446c:	b29a      	uxth	r2, r3
 801446e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014470:	88db      	ldrh	r3, [r3, #6]
 8014472:	b29b      	uxth	r3, r3
 8014474:	429a      	cmp	r2, r3
 8014476:	d307      	bcc.n	8014488 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8014478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801447a:	88db      	ldrh	r3, [r3, #6]
 801447c:	b29a      	uxth	r2, r3
 801447e:	693b      	ldr	r3, [r7, #16]
 8014480:	889b      	ldrh	r3, [r3, #4]
 8014482:	b29b      	uxth	r3, r3
 8014484:	429a      	cmp	r2, r3
 8014486:	d902      	bls.n	801448e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014488:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801448c:	e0de      	b.n	801464c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801448e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014490:	68ba      	ldr	r2, [r7, #8]
 8014492:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8014494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014496:	88db      	ldrh	r3, [r3, #6]
 8014498:	b29a      	uxth	r2, r3
 801449a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801449c:	889b      	ldrh	r3, [r3, #4]
 801449e:	b29b      	uxth	r3, r3
 80144a0:	429a      	cmp	r2, r3
 80144a2:	d03d      	beq.n	8014520 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80144a4:	2300      	movs	r3, #0
 80144a6:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80144a8:	e03a      	b.n	8014520 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 80144aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144ac:	88db      	ldrh	r3, [r3, #6]
 80144ae:	b29a      	uxth	r2, r3
 80144b0:	693b      	ldr	r3, [r7, #16]
 80144b2:	889b      	ldrh	r3, [r3, #4]
 80144b4:	b29b      	uxth	r3, r3
 80144b6:	429a      	cmp	r2, r3
 80144b8:	d902      	bls.n	80144c0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80144ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80144be:	e0c5      	b.n	801464c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 80144c0:	68fb      	ldr	r3, [r7, #12]
 80144c2:	68ba      	ldr	r2, [r7, #8]
 80144c4:	605a      	str	r2, [r3, #4]
      break;
 80144c6:	e02b      	b.n	8014520 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 80144c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144ca:	889b      	ldrh	r3, [r3, #4]
 80144cc:	b29a      	uxth	r2, r3
 80144ce:	693b      	ldr	r3, [r7, #16]
 80144d0:	889b      	ldrh	r3, [r3, #4]
 80144d2:	b29b      	uxth	r3, r3
 80144d4:	429a      	cmp	r2, r3
 80144d6:	d102      	bne.n	80144de <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80144d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80144dc:	e0b6      	b.n	801464c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80144de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144e0:	889b      	ldrh	r3, [r3, #4]
 80144e2:	b29a      	uxth	r2, r3
 80144e4:	693b      	ldr	r3, [r7, #16]
 80144e6:	88db      	ldrh	r3, [r3, #6]
 80144e8:	b29b      	uxth	r3, r3
 80144ea:	429a      	cmp	r2, r3
 80144ec:	d202      	bcs.n	80144f4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80144ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80144f2:	e0ab      	b.n	801464c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80144f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d009      	beq.n	801450e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80144fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144fc:	88db      	ldrh	r3, [r3, #6]
 80144fe:	b29a      	uxth	r2, r3
 8014500:	693b      	ldr	r3, [r7, #16]
 8014502:	889b      	ldrh	r3, [r3, #4]
 8014504:	b29b      	uxth	r3, r3
 8014506:	429a      	cmp	r2, r3
 8014508:	d001      	beq.n	801450e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801450a:	2300      	movs	r3, #0
 801450c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801450e:	693b      	ldr	r3, [r7, #16]
 8014510:	681b      	ldr	r3, [r3, #0]
 8014512:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 8014514:	693b      	ldr	r3, [r7, #16]
 8014516:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 8014518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801451a:	2b00      	cmp	r3, #0
 801451c:	d193      	bne.n	8014446 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801451e:	e000      	b.n	8014522 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8014520:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8014522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014524:	2b00      	cmp	r3, #0
 8014526:	d12d      	bne.n	8014584 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8014528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801452a:	2b00      	cmp	r3, #0
 801452c:	d01c      	beq.n	8014568 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801452e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014530:	88db      	ldrh	r3, [r3, #6]
 8014532:	b29a      	uxth	r2, r3
 8014534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014536:	889b      	ldrh	r3, [r3, #4]
 8014538:	b29b      	uxth	r3, r3
 801453a:	429a      	cmp	r2, r3
 801453c:	d906      	bls.n	801454c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801453e:	4b45      	ldr	r3, [pc, #276]	@ (8014654 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014540:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 8014544:	4944      	ldr	r1, [pc, #272]	@ (8014658 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8014546:	4845      	ldr	r0, [pc, #276]	@ (801465c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014548:	f001 f9f6 	bl	8015938 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801454c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801454e:	68ba      	ldr	r2, [r7, #8]
 8014550:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8014552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014554:	88db      	ldrh	r3, [r3, #6]
 8014556:	b29a      	uxth	r2, r3
 8014558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801455a:	889b      	ldrh	r3, [r3, #4]
 801455c:	b29b      	uxth	r3, r3
 801455e:	429a      	cmp	r2, r3
 8014560:	d010      	beq.n	8014584 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8014562:	2300      	movs	r3, #0
 8014564:	623b      	str	r3, [r7, #32]
 8014566:	e00d      	b.n	8014584 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8014568:	68fb      	ldr	r3, [r7, #12]
 801456a:	685b      	ldr	r3, [r3, #4]
 801456c:	2b00      	cmp	r3, #0
 801456e:	d006      	beq.n	801457e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8014570:	4b38      	ldr	r3, [pc, #224]	@ (8014654 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014572:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 8014576:	493a      	ldr	r1, [pc, #232]	@ (8014660 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8014578:	4838      	ldr	r0, [pc, #224]	@ (801465c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801457a:	f001 f9dd 	bl	8015938 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801457e:	68fb      	ldr	r3, [r7, #12]
 8014580:	68ba      	ldr	r2, [r7, #8]
 8014582:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8014584:	687b      	ldr	r3, [r7, #4]
 8014586:	2b00      	cmp	r3, #0
 8014588:	d105      	bne.n	8014596 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801458a:	68fb      	ldr	r3, [r7, #12]
 801458c:	7f9b      	ldrb	r3, [r3, #30]
 801458e:	f003 0301 	and.w	r3, r3, #1
 8014592:	2b00      	cmp	r3, #0
 8014594:	d059      	beq.n	801464a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8014596:	6a3b      	ldr	r3, [r7, #32]
 8014598:	2b00      	cmp	r3, #0
 801459a:	d04f      	beq.n	801463c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801459c:	68fb      	ldr	r3, [r7, #12]
 801459e:	685b      	ldr	r3, [r3, #4]
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	d006      	beq.n	80145b2 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 80145a4:	68fb      	ldr	r3, [r7, #12]
 80145a6:	685b      	ldr	r3, [r3, #4]
 80145a8:	685b      	ldr	r3, [r3, #4]
 80145aa:	889b      	ldrh	r3, [r3, #4]
 80145ac:	b29b      	uxth	r3, r3
 80145ae:	2b00      	cmp	r3, #0
 80145b0:	d002      	beq.n	80145b8 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 80145b2:	2300      	movs	r3, #0
 80145b4:	623b      	str	r3, [r7, #32]
 80145b6:	e041      	b.n	801463c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80145b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145ba:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 80145bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145be:	681b      	ldr	r3, [r3, #0]
 80145c0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 80145c2:	e012      	b.n	80145ea <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 80145c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80145c6:	685b      	ldr	r3, [r3, #4]
 80145c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 80145ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145cc:	88db      	ldrh	r3, [r3, #6]
 80145ce:	b29a      	uxth	r2, r3
 80145d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145d2:	889b      	ldrh	r3, [r3, #4]
 80145d4:	b29b      	uxth	r3, r3
 80145d6:	429a      	cmp	r2, r3
 80145d8:	d002      	beq.n	80145e0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80145da:	2300      	movs	r3, #0
 80145dc:	623b      	str	r3, [r7, #32]
            break;
 80145de:	e007      	b.n	80145f0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80145e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145e2:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 80145e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145e6:	681b      	ldr	r3, [r3, #0]
 80145e8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 80145ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80145ec:	2b00      	cmp	r3, #0
 80145ee:	d1e9      	bne.n	80145c4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80145f0:	6a3b      	ldr	r3, [r7, #32]
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	d022      	beq.n	801463c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80145f6:	68fb      	ldr	r3, [r7, #12]
 80145f8:	685b      	ldr	r3, [r3, #4]
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d106      	bne.n	801460c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80145fe:	4b15      	ldr	r3, [pc, #84]	@ (8014654 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014600:	f240 12df 	movw	r2, #479	@ 0x1df
 8014604:	4917      	ldr	r1, [pc, #92]	@ (8014664 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8014606:	4815      	ldr	r0, [pc, #84]	@ (801465c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014608:	f001 f996 	bl	8015938 <iprintf>
          LWIP_ASSERT("sanity check",
 801460c:	68fb      	ldr	r3, [r7, #12]
 801460e:	685b      	ldr	r3, [r3, #4]
 8014610:	685b      	ldr	r3, [r3, #4]
 8014612:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014614:	429a      	cmp	r2, r3
 8014616:	d106      	bne.n	8014626 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8014618:	4b0e      	ldr	r3, [pc, #56]	@ (8014654 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801461a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801461e:	4911      	ldr	r1, [pc, #68]	@ (8014664 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8014620:	480e      	ldr	r0, [pc, #56]	@ (801465c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014622:	f001 f989 	bl	8015938 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8014626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014628:	681b      	ldr	r3, [r3, #0]
 801462a:	2b00      	cmp	r3, #0
 801462c:	d006      	beq.n	801463c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801462e:	4b09      	ldr	r3, [pc, #36]	@ (8014654 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014630:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8014634:	490c      	ldr	r1, [pc, #48]	@ (8014668 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8014636:	4809      	ldr	r0, [pc, #36]	@ (801465c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014638:	f001 f97e 	bl	8015938 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801463c:	6a3b      	ldr	r3, [r7, #32]
 801463e:	2b00      	cmp	r3, #0
 8014640:	bf14      	ite	ne
 8014642:	2301      	movne	r3, #1
 8014644:	2300      	moveq	r3, #0
 8014646:	b2db      	uxtb	r3, r3
 8014648:	e000      	b.n	801464c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801464a:	2300      	movs	r3, #0
}
 801464c:	4618      	mov	r0, r3
 801464e:	3730      	adds	r7, #48	@ 0x30
 8014650:	46bd      	mov	sp, r7
 8014652:	bd80      	pop	{r7, pc}
 8014654:	0801a858 	.word	0x0801a858
 8014658:	0801a93c 	.word	0x0801a93c
 801465c:	0801a8a0 	.word	0x0801a8a0
 8014660:	0801a95c 	.word	0x0801a95c
 8014664:	0801a994 	.word	0x0801a994
 8014668:	0801a9a4 	.word	0x0801a9a4

0801466c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801466c:	b580      	push	{r7, lr}
 801466e:	b08e      	sub	sp, #56	@ 0x38
 8014670:	af00      	add	r7, sp, #0
 8014672:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8014674:	687b      	ldr	r3, [r7, #4]
 8014676:	685b      	ldr	r3, [r3, #4]
 8014678:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801467a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801467c:	781b      	ldrb	r3, [r3, #0]
 801467e:	f003 030f 	and.w	r3, r3, #15
 8014682:	b2db      	uxtb	r3, r3
 8014684:	009b      	lsls	r3, r3, #2
 8014686:	b2db      	uxtb	r3, r3
 8014688:	2b14      	cmp	r3, #20
 801468a:	f040 8171 	bne.w	8014970 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801468e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014690:	88db      	ldrh	r3, [r3, #6]
 8014692:	b29b      	uxth	r3, r3
 8014694:	4618      	mov	r0, r3
 8014696:	f7f6 fdb5 	bl	800b204 <lwip_htons>
 801469a:	4603      	mov	r3, r0
 801469c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80146a0:	b29b      	uxth	r3, r3
 80146a2:	00db      	lsls	r3, r3, #3
 80146a4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80146a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146a8:	885b      	ldrh	r3, [r3, #2]
 80146aa:	b29b      	uxth	r3, r3
 80146ac:	4618      	mov	r0, r3
 80146ae:	f7f6 fda9 	bl	800b204 <lwip_htons>
 80146b2:	4603      	mov	r3, r0
 80146b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80146b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146b8:	781b      	ldrb	r3, [r3, #0]
 80146ba:	f003 030f 	and.w	r3, r3, #15
 80146be:	b2db      	uxtb	r3, r3
 80146c0:	009b      	lsls	r3, r3, #2
 80146c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 80146c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80146ca:	b29b      	uxth	r3, r3
 80146cc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80146ce:	429a      	cmp	r2, r3
 80146d0:	f0c0 8150 	bcc.w	8014974 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80146d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80146d8:	b29b      	uxth	r3, r3
 80146da:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80146dc:	1ad3      	subs	r3, r2, r3
 80146de:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80146e0:	6878      	ldr	r0, [r7, #4]
 80146e2:	f7f8 f971 	bl	800c9c8 <pbuf_clen>
 80146e6:	4603      	mov	r3, r0
 80146e8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80146ea:	4b8c      	ldr	r3, [pc, #560]	@ (801491c <ip4_reass+0x2b0>)
 80146ec:	881b      	ldrh	r3, [r3, #0]
 80146ee:	461a      	mov	r2, r3
 80146f0:	8c3b      	ldrh	r3, [r7, #32]
 80146f2:	4413      	add	r3, r2
 80146f4:	2b0a      	cmp	r3, #10
 80146f6:	dd10      	ble.n	801471a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80146f8:	8c3b      	ldrh	r3, [r7, #32]
 80146fa:	4619      	mov	r1, r3
 80146fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80146fe:	f7ff fd81 	bl	8014204 <ip_reass_remove_oldest_datagram>
 8014702:	4603      	mov	r3, r0
 8014704:	2b00      	cmp	r3, #0
 8014706:	f000 8137 	beq.w	8014978 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801470a:	4b84      	ldr	r3, [pc, #528]	@ (801491c <ip4_reass+0x2b0>)
 801470c:	881b      	ldrh	r3, [r3, #0]
 801470e:	461a      	mov	r2, r3
 8014710:	8c3b      	ldrh	r3, [r7, #32]
 8014712:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8014714:	2b0a      	cmp	r3, #10
 8014716:	f300 812f 	bgt.w	8014978 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801471a:	4b81      	ldr	r3, [pc, #516]	@ (8014920 <ip4_reass+0x2b4>)
 801471c:	681b      	ldr	r3, [r3, #0]
 801471e:	633b      	str	r3, [r7, #48]	@ 0x30
 8014720:	e015      	b.n	801474e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8014722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014724:	695a      	ldr	r2, [r3, #20]
 8014726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014728:	68db      	ldr	r3, [r3, #12]
 801472a:	429a      	cmp	r2, r3
 801472c:	d10c      	bne.n	8014748 <ip4_reass+0xdc>
 801472e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014730:	699a      	ldr	r2, [r3, #24]
 8014732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014734:	691b      	ldr	r3, [r3, #16]
 8014736:	429a      	cmp	r2, r3
 8014738:	d106      	bne.n	8014748 <ip4_reass+0xdc>
 801473a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801473c:	899a      	ldrh	r2, [r3, #12]
 801473e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014740:	889b      	ldrh	r3, [r3, #4]
 8014742:	b29b      	uxth	r3, r3
 8014744:	429a      	cmp	r2, r3
 8014746:	d006      	beq.n	8014756 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8014748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801474a:	681b      	ldr	r3, [r3, #0]
 801474c:	633b      	str	r3, [r7, #48]	@ 0x30
 801474e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014750:	2b00      	cmp	r3, #0
 8014752:	d1e6      	bne.n	8014722 <ip4_reass+0xb6>
 8014754:	e000      	b.n	8014758 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8014756:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8014758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801475a:	2b00      	cmp	r3, #0
 801475c:	d109      	bne.n	8014772 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801475e:	8c3b      	ldrh	r3, [r7, #32]
 8014760:	4619      	mov	r1, r3
 8014762:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014764:	f7ff fdb0 	bl	80142c8 <ip_reass_enqueue_new_datagram>
 8014768:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801476a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801476c:	2b00      	cmp	r3, #0
 801476e:	d11c      	bne.n	80147aa <ip4_reass+0x13e>
      goto nullreturn;
 8014770:	e105      	b.n	801497e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8014772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014774:	88db      	ldrh	r3, [r3, #6]
 8014776:	b29b      	uxth	r3, r3
 8014778:	4618      	mov	r0, r3
 801477a:	f7f6 fd43 	bl	800b204 <lwip_htons>
 801477e:	4603      	mov	r3, r0
 8014780:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014784:	2b00      	cmp	r3, #0
 8014786:	d110      	bne.n	80147aa <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8014788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801478a:	89db      	ldrh	r3, [r3, #14]
 801478c:	4618      	mov	r0, r3
 801478e:	f7f6 fd39 	bl	800b204 <lwip_htons>
 8014792:	4603      	mov	r3, r0
 8014794:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8014798:	2b00      	cmp	r3, #0
 801479a:	d006      	beq.n	80147aa <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801479c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801479e:	3308      	adds	r3, #8
 80147a0:	2214      	movs	r2, #20
 80147a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80147a4:	4618      	mov	r0, r3
 80147a6:	f001 fa98 	bl	8015cda <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80147aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147ac:	88db      	ldrh	r3, [r3, #6]
 80147ae:	b29b      	uxth	r3, r3
 80147b0:	f003 0320 	and.w	r3, r3, #32
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	bf0c      	ite	eq
 80147b8:	2301      	moveq	r3, #1
 80147ba:	2300      	movne	r3, #0
 80147bc:	b2db      	uxtb	r3, r3
 80147be:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80147c0:	69fb      	ldr	r3, [r7, #28]
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	d00e      	beq.n	80147e4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80147c6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80147c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80147ca:	4413      	add	r3, r2
 80147cc:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80147ce:	8b7a      	ldrh	r2, [r7, #26]
 80147d0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80147d2:	429a      	cmp	r2, r3
 80147d4:	f0c0 80a0 	bcc.w	8014918 <ip4_reass+0x2ac>
 80147d8:	8b7b      	ldrh	r3, [r7, #26]
 80147da:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 80147de:	4293      	cmp	r3, r2
 80147e0:	f200 809a 	bhi.w	8014918 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80147e4:	69fa      	ldr	r2, [r7, #28]
 80147e6:	6879      	ldr	r1, [r7, #4]
 80147e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80147ea:	f7ff fdd5 	bl	8014398 <ip_reass_chain_frag_into_datagram_and_validate>
 80147ee:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80147f0:	697b      	ldr	r3, [r7, #20]
 80147f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80147f6:	f000 809b 	beq.w	8014930 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80147fa:	4b48      	ldr	r3, [pc, #288]	@ (801491c <ip4_reass+0x2b0>)
 80147fc:	881a      	ldrh	r2, [r3, #0]
 80147fe:	8c3b      	ldrh	r3, [r7, #32]
 8014800:	4413      	add	r3, r2
 8014802:	b29a      	uxth	r2, r3
 8014804:	4b45      	ldr	r3, [pc, #276]	@ (801491c <ip4_reass+0x2b0>)
 8014806:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8014808:	69fb      	ldr	r3, [r7, #28]
 801480a:	2b00      	cmp	r3, #0
 801480c:	d00d      	beq.n	801482a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801480e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8014810:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014812:	4413      	add	r3, r2
 8014814:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8014816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014818:	8a7a      	ldrh	r2, [r7, #18]
 801481a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801481c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801481e:	7f9b      	ldrb	r3, [r3, #30]
 8014820:	f043 0301 	orr.w	r3, r3, #1
 8014824:	b2da      	uxtb	r2, r3
 8014826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014828:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801482a:	697b      	ldr	r3, [r7, #20]
 801482c:	2b01      	cmp	r3, #1
 801482e:	d171      	bne.n	8014914 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8014830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014832:	8b9b      	ldrh	r3, [r3, #28]
 8014834:	3314      	adds	r3, #20
 8014836:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8014838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801483a:	685b      	ldr	r3, [r3, #4]
 801483c:	685b      	ldr	r3, [r3, #4]
 801483e:	681b      	ldr	r3, [r3, #0]
 8014840:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8014842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014844:	685b      	ldr	r3, [r3, #4]
 8014846:	685b      	ldr	r3, [r3, #4]
 8014848:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801484a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801484c:	3308      	adds	r3, #8
 801484e:	2214      	movs	r2, #20
 8014850:	4619      	mov	r1, r3
 8014852:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014854:	f001 fa41 	bl	8015cda <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8014858:	8a3b      	ldrh	r3, [r7, #16]
 801485a:	4618      	mov	r0, r3
 801485c:	f7f6 fcd2 	bl	800b204 <lwip_htons>
 8014860:	4603      	mov	r3, r0
 8014862:	461a      	mov	r2, r3
 8014864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014866:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8014868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801486a:	2200      	movs	r2, #0
 801486c:	719a      	strb	r2, [r3, #6]
 801486e:	2200      	movs	r2, #0
 8014870:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8014872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014874:	2200      	movs	r2, #0
 8014876:	729a      	strb	r2, [r3, #10]
 8014878:	2200      	movs	r2, #0
 801487a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801487c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801487e:	685b      	ldr	r3, [r3, #4]
 8014880:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8014882:	e00d      	b.n	80148a0 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8014884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014886:	685b      	ldr	r3, [r3, #4]
 8014888:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801488a:	2114      	movs	r1, #20
 801488c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801488e:	f7f7 ff8d 	bl	800c7ac <pbuf_remove_header>
      pbuf_cat(p, r);
 8014892:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8014894:	6878      	ldr	r0, [r7, #4]
 8014896:	f7f8 f8d1 	bl	800ca3c <pbuf_cat>
      r = iprh->next_pbuf;
 801489a:	68fb      	ldr	r3, [r7, #12]
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 80148a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80148a2:	2b00      	cmp	r3, #0
 80148a4:	d1ee      	bne.n	8014884 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80148a6:	4b1e      	ldr	r3, [pc, #120]	@ (8014920 <ip4_reass+0x2b4>)
 80148a8:	681b      	ldr	r3, [r3, #0]
 80148aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80148ac:	429a      	cmp	r2, r3
 80148ae:	d102      	bne.n	80148b6 <ip4_reass+0x24a>
      ipr_prev = NULL;
 80148b0:	2300      	movs	r3, #0
 80148b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80148b4:	e010      	b.n	80148d8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80148b6:	4b1a      	ldr	r3, [pc, #104]	@ (8014920 <ip4_reass+0x2b4>)
 80148b8:	681b      	ldr	r3, [r3, #0]
 80148ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80148bc:	e007      	b.n	80148ce <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80148be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148c0:	681b      	ldr	r3, [r3, #0]
 80148c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80148c4:	429a      	cmp	r2, r3
 80148c6:	d006      	beq.n	80148d6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80148c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148ca:	681b      	ldr	r3, [r3, #0]
 80148cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80148ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148d0:	2b00      	cmp	r3, #0
 80148d2:	d1f4      	bne.n	80148be <ip4_reass+0x252>
 80148d4:	e000      	b.n	80148d8 <ip4_reass+0x26c>
          break;
 80148d6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80148d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80148da:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80148dc:	f7ff fd2e 	bl	801433c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80148e0:	6878      	ldr	r0, [r7, #4]
 80148e2:	f7f8 f871 	bl	800c9c8 <pbuf_clen>
 80148e6:	4603      	mov	r3, r0
 80148e8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80148ea:	4b0c      	ldr	r3, [pc, #48]	@ (801491c <ip4_reass+0x2b0>)
 80148ec:	881b      	ldrh	r3, [r3, #0]
 80148ee:	8c3a      	ldrh	r2, [r7, #32]
 80148f0:	429a      	cmp	r2, r3
 80148f2:	d906      	bls.n	8014902 <ip4_reass+0x296>
 80148f4:	4b0b      	ldr	r3, [pc, #44]	@ (8014924 <ip4_reass+0x2b8>)
 80148f6:	f240 229b 	movw	r2, #667	@ 0x29b
 80148fa:	490b      	ldr	r1, [pc, #44]	@ (8014928 <ip4_reass+0x2bc>)
 80148fc:	480b      	ldr	r0, [pc, #44]	@ (801492c <ip4_reass+0x2c0>)
 80148fe:	f001 f81b 	bl	8015938 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8014902:	4b06      	ldr	r3, [pc, #24]	@ (801491c <ip4_reass+0x2b0>)
 8014904:	881a      	ldrh	r2, [r3, #0]
 8014906:	8c3b      	ldrh	r3, [r7, #32]
 8014908:	1ad3      	subs	r3, r2, r3
 801490a:	b29a      	uxth	r2, r3
 801490c:	4b03      	ldr	r3, [pc, #12]	@ (801491c <ip4_reass+0x2b0>)
 801490e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	e038      	b.n	8014986 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8014914:	2300      	movs	r3, #0
 8014916:	e036      	b.n	8014986 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8014918:	bf00      	nop
 801491a:	e00a      	b.n	8014932 <ip4_reass+0x2c6>
 801491c:	20008b94 	.word	0x20008b94
 8014920:	20008b90 	.word	0x20008b90
 8014924:	0801a858 	.word	0x0801a858
 8014928:	0801a9c8 	.word	0x0801a9c8
 801492c:	0801a8a0 	.word	0x0801a8a0
    goto nullreturn_ipr;
 8014930:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8014932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014934:	2b00      	cmp	r3, #0
 8014936:	d106      	bne.n	8014946 <ip4_reass+0x2da>
 8014938:	4b15      	ldr	r3, [pc, #84]	@ (8014990 <ip4_reass+0x324>)
 801493a:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801493e:	4915      	ldr	r1, [pc, #84]	@ (8014994 <ip4_reass+0x328>)
 8014940:	4815      	ldr	r0, [pc, #84]	@ (8014998 <ip4_reass+0x32c>)
 8014942:	f000 fff9 	bl	8015938 <iprintf>
  if (ipr->p == NULL) {
 8014946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014948:	685b      	ldr	r3, [r3, #4]
 801494a:	2b00      	cmp	r3, #0
 801494c:	d116      	bne.n	801497c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801494e:	4b13      	ldr	r3, [pc, #76]	@ (801499c <ip4_reass+0x330>)
 8014950:	681b      	ldr	r3, [r3, #0]
 8014952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014954:	429a      	cmp	r2, r3
 8014956:	d006      	beq.n	8014966 <ip4_reass+0x2fa>
 8014958:	4b0d      	ldr	r3, [pc, #52]	@ (8014990 <ip4_reass+0x324>)
 801495a:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801495e:	4910      	ldr	r1, [pc, #64]	@ (80149a0 <ip4_reass+0x334>)
 8014960:	480d      	ldr	r0, [pc, #52]	@ (8014998 <ip4_reass+0x32c>)
 8014962:	f000 ffe9 	bl	8015938 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8014966:	2100      	movs	r1, #0
 8014968:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801496a:	f7ff fce7 	bl	801433c <ip_reass_dequeue_datagram>
 801496e:	e006      	b.n	801497e <ip4_reass+0x312>
    goto nullreturn;
 8014970:	bf00      	nop
 8014972:	e004      	b.n	801497e <ip4_reass+0x312>
    goto nullreturn;
 8014974:	bf00      	nop
 8014976:	e002      	b.n	801497e <ip4_reass+0x312>
      goto nullreturn;
 8014978:	bf00      	nop
 801497a:	e000      	b.n	801497e <ip4_reass+0x312>
  }

nullreturn:
 801497c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801497e:	6878      	ldr	r0, [r7, #4]
 8014980:	f7f7 ff9a 	bl	800c8b8 <pbuf_free>
  return NULL;
 8014984:	2300      	movs	r3, #0
}
 8014986:	4618      	mov	r0, r3
 8014988:	3738      	adds	r7, #56	@ 0x38
 801498a:	46bd      	mov	sp, r7
 801498c:	bd80      	pop	{r7, pc}
 801498e:	bf00      	nop
 8014990:	0801a858 	.word	0x0801a858
 8014994:	0801a9e4 	.word	0x0801a9e4
 8014998:	0801a8a0 	.word	0x0801a8a0
 801499c:	20008b90 	.word	0x20008b90
 80149a0:	0801a9f0 	.word	0x0801a9f0

080149a4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 80149a4:	b580      	push	{r7, lr}
 80149a6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 80149a8:	2005      	movs	r0, #5
 80149aa:	f7f7 f89f 	bl	800baec <memp_malloc>
 80149ae:	4603      	mov	r3, r0
}
 80149b0:	4618      	mov	r0, r3
 80149b2:	bd80      	pop	{r7, pc}

080149b4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 80149b4:	b580      	push	{r7, lr}
 80149b6:	b082      	sub	sp, #8
 80149b8:	af00      	add	r7, sp, #0
 80149ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	2b00      	cmp	r3, #0
 80149c0:	d106      	bne.n	80149d0 <ip_frag_free_pbuf_custom_ref+0x1c>
 80149c2:	4b07      	ldr	r3, [pc, #28]	@ (80149e0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80149c4:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 80149c8:	4906      	ldr	r1, [pc, #24]	@ (80149e4 <ip_frag_free_pbuf_custom_ref+0x30>)
 80149ca:	4807      	ldr	r0, [pc, #28]	@ (80149e8 <ip_frag_free_pbuf_custom_ref+0x34>)
 80149cc:	f000 ffb4 	bl	8015938 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80149d0:	6879      	ldr	r1, [r7, #4]
 80149d2:	2005      	movs	r0, #5
 80149d4:	f7f7 f8fa 	bl	800bbcc <memp_free>
}
 80149d8:	bf00      	nop
 80149da:	3708      	adds	r7, #8
 80149dc:	46bd      	mov	sp, r7
 80149de:	bd80      	pop	{r7, pc}
 80149e0:	0801a858 	.word	0x0801a858
 80149e4:	0801aa10 	.word	0x0801aa10
 80149e8:	0801a8a0 	.word	0x0801a8a0

080149ec <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80149ec:	b580      	push	{r7, lr}
 80149ee:	b084      	sub	sp, #16
 80149f0:	af00      	add	r7, sp, #0
 80149f2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80149f8:	68fb      	ldr	r3, [r7, #12]
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d106      	bne.n	8014a0c <ipfrag_free_pbuf_custom+0x20>
 80149fe:	4b11      	ldr	r3, [pc, #68]	@ (8014a44 <ipfrag_free_pbuf_custom+0x58>)
 8014a00:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8014a04:	4910      	ldr	r1, [pc, #64]	@ (8014a48 <ipfrag_free_pbuf_custom+0x5c>)
 8014a06:	4811      	ldr	r0, [pc, #68]	@ (8014a4c <ipfrag_free_pbuf_custom+0x60>)
 8014a08:	f000 ff96 	bl	8015938 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8014a0c:	68fa      	ldr	r2, [r7, #12]
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	429a      	cmp	r2, r3
 8014a12:	d006      	beq.n	8014a22 <ipfrag_free_pbuf_custom+0x36>
 8014a14:	4b0b      	ldr	r3, [pc, #44]	@ (8014a44 <ipfrag_free_pbuf_custom+0x58>)
 8014a16:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8014a1a:	490d      	ldr	r1, [pc, #52]	@ (8014a50 <ipfrag_free_pbuf_custom+0x64>)
 8014a1c:	480b      	ldr	r0, [pc, #44]	@ (8014a4c <ipfrag_free_pbuf_custom+0x60>)
 8014a1e:	f000 ff8b 	bl	8015938 <iprintf>
  if (pcr->original != NULL) {
 8014a22:	68fb      	ldr	r3, [r7, #12]
 8014a24:	695b      	ldr	r3, [r3, #20]
 8014a26:	2b00      	cmp	r3, #0
 8014a28:	d004      	beq.n	8014a34 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8014a2a:	68fb      	ldr	r3, [r7, #12]
 8014a2c:	695b      	ldr	r3, [r3, #20]
 8014a2e:	4618      	mov	r0, r3
 8014a30:	f7f7 ff42 	bl	800c8b8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8014a34:	68f8      	ldr	r0, [r7, #12]
 8014a36:	f7ff ffbd 	bl	80149b4 <ip_frag_free_pbuf_custom_ref>
}
 8014a3a:	bf00      	nop
 8014a3c:	3710      	adds	r7, #16
 8014a3e:	46bd      	mov	sp, r7
 8014a40:	bd80      	pop	{r7, pc}
 8014a42:	bf00      	nop
 8014a44:	0801a858 	.word	0x0801a858
 8014a48:	0801aa1c 	.word	0x0801aa1c
 8014a4c:	0801a8a0 	.word	0x0801a8a0
 8014a50:	0801aa28 	.word	0x0801aa28

08014a54 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8014a54:	b580      	push	{r7, lr}
 8014a56:	b094      	sub	sp, #80	@ 0x50
 8014a58:	af02      	add	r7, sp, #8
 8014a5a:	60f8      	str	r0, [r7, #12]
 8014a5c:	60b9      	str	r1, [r7, #8]
 8014a5e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8014a60:	2300      	movs	r3, #0
 8014a62:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8014a66:	68bb      	ldr	r3, [r7, #8]
 8014a68:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014a6a:	3b14      	subs	r3, #20
 8014a6c:	2b00      	cmp	r3, #0
 8014a6e:	da00      	bge.n	8014a72 <ip4_frag+0x1e>
 8014a70:	3307      	adds	r3, #7
 8014a72:	10db      	asrs	r3, r3, #3
 8014a74:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8014a76:	2314      	movs	r3, #20
 8014a78:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8014a7a:	68fb      	ldr	r3, [r7, #12]
 8014a7c:	685b      	ldr	r3, [r3, #4]
 8014a7e:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 8014a80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014a82:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8014a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a86:	781b      	ldrb	r3, [r3, #0]
 8014a88:	f003 030f 	and.w	r3, r3, #15
 8014a8c:	b2db      	uxtb	r3, r3
 8014a8e:	009b      	lsls	r3, r3, #2
 8014a90:	b2db      	uxtb	r3, r3
 8014a92:	2b14      	cmp	r3, #20
 8014a94:	d002      	beq.n	8014a9c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8014a96:	f06f 0305 	mvn.w	r3, #5
 8014a9a:	e110      	b.n	8014cbe <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8014a9c:	68fb      	ldr	r3, [r7, #12]
 8014a9e:	895b      	ldrh	r3, [r3, #10]
 8014aa0:	2b13      	cmp	r3, #19
 8014aa2:	d809      	bhi.n	8014ab8 <ip4_frag+0x64>
 8014aa4:	4b88      	ldr	r3, [pc, #544]	@ (8014cc8 <ip4_frag+0x274>)
 8014aa6:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8014aaa:	4988      	ldr	r1, [pc, #544]	@ (8014ccc <ip4_frag+0x278>)
 8014aac:	4888      	ldr	r0, [pc, #544]	@ (8014cd0 <ip4_frag+0x27c>)
 8014aae:	f000 ff43 	bl	8015938 <iprintf>
 8014ab2:	f06f 0305 	mvn.w	r3, #5
 8014ab6:	e102      	b.n	8014cbe <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8014ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014aba:	88db      	ldrh	r3, [r3, #6]
 8014abc:	b29b      	uxth	r3, r3
 8014abe:	4618      	mov	r0, r3
 8014ac0:	f7f6 fba0 	bl	800b204 <lwip_htons>
 8014ac4:	4603      	mov	r3, r0
 8014ac6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8014ac8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014aca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014ace:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8014ad2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014ad4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8014ada:	68fb      	ldr	r3, [r7, #12]
 8014adc:	891b      	ldrh	r3, [r3, #8]
 8014ade:	3b14      	subs	r3, #20
 8014ae0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8014ae4:	e0e1      	b.n	8014caa <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8014ae6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8014ae8:	00db      	lsls	r3, r3, #3
 8014aea:	b29b      	uxth	r3, r3
 8014aec:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014af0:	4293      	cmp	r3, r2
 8014af2:	bf28      	it	cs
 8014af4:	4613      	movcs	r3, r2
 8014af6:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8014af8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014afc:	2114      	movs	r1, #20
 8014afe:	200e      	movs	r0, #14
 8014b00:	f7f7 fbf6 	bl	800c2f0 <pbuf_alloc>
 8014b04:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 8014b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	f000 80d5 	beq.w	8014cb8 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8014b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b10:	895b      	ldrh	r3, [r3, #10]
 8014b12:	2b13      	cmp	r3, #19
 8014b14:	d806      	bhi.n	8014b24 <ip4_frag+0xd0>
 8014b16:	4b6c      	ldr	r3, [pc, #432]	@ (8014cc8 <ip4_frag+0x274>)
 8014b18:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8014b1c:	496d      	ldr	r1, [pc, #436]	@ (8014cd4 <ip4_frag+0x280>)
 8014b1e:	486c      	ldr	r0, [pc, #432]	@ (8014cd0 <ip4_frag+0x27c>)
 8014b20:	f000 ff0a 	bl	8015938 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8014b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b26:	685b      	ldr	r3, [r3, #4]
 8014b28:	2214      	movs	r2, #20
 8014b2a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8014b2c:	4618      	mov	r0, r3
 8014b2e:	f001 f8d4 	bl	8015cda <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8014b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b34:	685b      	ldr	r3, [r3, #4]
 8014b36:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8014b38:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014b3a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 8014b3e:	e064      	b.n	8014c0a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8014b40:	68fb      	ldr	r3, [r7, #12]
 8014b42:	895a      	ldrh	r2, [r3, #10]
 8014b44:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014b46:	1ad3      	subs	r3, r2, r3
 8014b48:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8014b4a:	68fb      	ldr	r3, [r7, #12]
 8014b4c:	895b      	ldrh	r3, [r3, #10]
 8014b4e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8014b50:	429a      	cmp	r2, r3
 8014b52:	d906      	bls.n	8014b62 <ip4_frag+0x10e>
 8014b54:	4b5c      	ldr	r3, [pc, #368]	@ (8014cc8 <ip4_frag+0x274>)
 8014b56:	f240 322d 	movw	r2, #813	@ 0x32d
 8014b5a:	495f      	ldr	r1, [pc, #380]	@ (8014cd8 <ip4_frag+0x284>)
 8014b5c:	485c      	ldr	r0, [pc, #368]	@ (8014cd0 <ip4_frag+0x27c>)
 8014b5e:	f000 feeb 	bl	8015938 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8014b62:	8bfa      	ldrh	r2, [r7, #30]
 8014b64:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014b68:	4293      	cmp	r3, r2
 8014b6a:	bf28      	it	cs
 8014b6c:	4613      	movcs	r3, r2
 8014b6e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8014b72:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014b76:	2b00      	cmp	r3, #0
 8014b78:	d105      	bne.n	8014b86 <ip4_frag+0x132>
        poff = 0;
 8014b7a:	2300      	movs	r3, #0
 8014b7c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8014b7e:	68fb      	ldr	r3, [r7, #12]
 8014b80:	681b      	ldr	r3, [r3, #0]
 8014b82:	60fb      	str	r3, [r7, #12]
        continue;
 8014b84:	e041      	b.n	8014c0a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8014b86:	f7ff ff0d 	bl	80149a4 <ip_frag_alloc_pbuf_custom_ref>
 8014b8a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8014b8c:	69bb      	ldr	r3, [r7, #24]
 8014b8e:	2b00      	cmp	r3, #0
 8014b90:	d103      	bne.n	8014b9a <ip4_frag+0x146>
        pbuf_free(rambuf);
 8014b92:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014b94:	f7f7 fe90 	bl	800c8b8 <pbuf_free>
        goto memerr;
 8014b98:	e08f      	b.n	8014cba <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8014b9a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8014b9c:	68fb      	ldr	r3, [r7, #12]
 8014b9e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8014ba0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014ba2:	4413      	add	r3, r2
 8014ba4:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8014ba8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8014bac:	9201      	str	r2, [sp, #4]
 8014bae:	9300      	str	r3, [sp, #0]
 8014bb0:	4603      	mov	r3, r0
 8014bb2:	2241      	movs	r2, #65	@ 0x41
 8014bb4:	2000      	movs	r0, #0
 8014bb6:	f7f7 fcc5 	bl	800c544 <pbuf_alloced_custom>
 8014bba:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8014bbc:	697b      	ldr	r3, [r7, #20]
 8014bbe:	2b00      	cmp	r3, #0
 8014bc0:	d106      	bne.n	8014bd0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8014bc2:	69b8      	ldr	r0, [r7, #24]
 8014bc4:	f7ff fef6 	bl	80149b4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8014bc8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014bca:	f7f7 fe75 	bl	800c8b8 <pbuf_free>
        goto memerr;
 8014bce:	e074      	b.n	8014cba <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8014bd0:	68f8      	ldr	r0, [r7, #12]
 8014bd2:	f7f7 ff11 	bl	800c9f8 <pbuf_ref>
      pcr->original = p;
 8014bd6:	69bb      	ldr	r3, [r7, #24]
 8014bd8:	68fa      	ldr	r2, [r7, #12]
 8014bda:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8014bdc:	69bb      	ldr	r3, [r7, #24]
 8014bde:	4a3f      	ldr	r2, [pc, #252]	@ (8014cdc <ip4_frag+0x288>)
 8014be0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8014be2:	6979      	ldr	r1, [r7, #20]
 8014be4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014be6:	f7f7 ff29 	bl	800ca3c <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8014bea:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8014bee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014bf2:	1ad3      	subs	r3, r2, r3
 8014bf4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 8014bf8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	d004      	beq.n	8014c0a <ip4_frag+0x1b6>
        poff = 0;
 8014c00:	2300      	movs	r3, #0
 8014c02:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8014c04:	68fb      	ldr	r3, [r7, #12]
 8014c06:	681b      	ldr	r3, [r3, #0]
 8014c08:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8014c0a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014c0e:	2b00      	cmp	r3, #0
 8014c10:	d196      	bne.n	8014b40 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8014c12:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8014c14:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014c18:	4413      	add	r3, r2
 8014c1a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8014c1c:	68bb      	ldr	r3, [r7, #8]
 8014c1e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014c20:	f1a3 0213 	sub.w	r2, r3, #19
 8014c24:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014c28:	429a      	cmp	r2, r3
 8014c2a:	bfcc      	ite	gt
 8014c2c:	2301      	movgt	r3, #1
 8014c2e:	2300      	movle	r3, #0
 8014c30:	b2db      	uxtb	r3, r3
 8014c32:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8014c34:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8014c38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014c3c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 8014c3e:	6a3b      	ldr	r3, [r7, #32]
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	d002      	beq.n	8014c4a <ip4_frag+0x1f6>
 8014c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c46:	2b00      	cmp	r3, #0
 8014c48:	d003      	beq.n	8014c52 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8014c4a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014c4c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8014c50:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8014c52:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014c54:	4618      	mov	r0, r3
 8014c56:	f7f6 fad5 	bl	800b204 <lwip_htons>
 8014c5a:	4603      	mov	r3, r0
 8014c5c:	461a      	mov	r2, r3
 8014c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c60:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8014c62:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014c64:	3314      	adds	r3, #20
 8014c66:	b29b      	uxth	r3, r3
 8014c68:	4618      	mov	r0, r3
 8014c6a:	f7f6 facb 	bl	800b204 <lwip_htons>
 8014c6e:	4603      	mov	r3, r0
 8014c70:	461a      	mov	r2, r3
 8014c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c74:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8014c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c78:	2200      	movs	r2, #0
 8014c7a:	729a      	strb	r2, [r3, #10]
 8014c7c:	2200      	movs	r2, #0
 8014c7e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8014c80:	68bb      	ldr	r3, [r7, #8]
 8014c82:	695b      	ldr	r3, [r3, #20]
 8014c84:	687a      	ldr	r2, [r7, #4]
 8014c86:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014c88:	68b8      	ldr	r0, [r7, #8]
 8014c8a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8014c8c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014c8e:	f7f7 fe13 	bl	800c8b8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8014c92:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014c96:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014c98:	1ad3      	subs	r3, r2, r3
 8014c9a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8014c9e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8014ca2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8014ca4:	4413      	add	r3, r2
 8014ca6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 8014caa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	f47f af19 	bne.w	8014ae6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8014cb4:	2300      	movs	r3, #0
 8014cb6:	e002      	b.n	8014cbe <ip4_frag+0x26a>
      goto memerr;
 8014cb8:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8014cba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8014cbe:	4618      	mov	r0, r3
 8014cc0:	3748      	adds	r7, #72	@ 0x48
 8014cc2:	46bd      	mov	sp, r7
 8014cc4:	bd80      	pop	{r7, pc}
 8014cc6:	bf00      	nop
 8014cc8:	0801a858 	.word	0x0801a858
 8014ccc:	0801aa34 	.word	0x0801aa34
 8014cd0:	0801a8a0 	.word	0x0801a8a0
 8014cd4:	0801aa50 	.word	0x0801aa50
 8014cd8:	0801aa70 	.word	0x0801aa70
 8014cdc:	080149ed 	.word	0x080149ed

08014ce0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8014ce0:	b580      	push	{r7, lr}
 8014ce2:	b086      	sub	sp, #24
 8014ce4:	af00      	add	r7, sp, #0
 8014ce6:	6078      	str	r0, [r7, #4]
 8014ce8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8014cea:	230e      	movs	r3, #14
 8014cec:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	895b      	ldrh	r3, [r3, #10]
 8014cf2:	2b0e      	cmp	r3, #14
 8014cf4:	d96e      	bls.n	8014dd4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	7bdb      	ldrb	r3, [r3, #15]
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	d106      	bne.n	8014d0c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8014cfe:	683b      	ldr	r3, [r7, #0]
 8014d00:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014d04:	3301      	adds	r3, #1
 8014d06:	b2da      	uxtb	r2, r3
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8014d0c:	687b      	ldr	r3, [r7, #4]
 8014d0e:	685b      	ldr	r3, [r3, #4]
 8014d10:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8014d12:	693b      	ldr	r3, [r7, #16]
 8014d14:	7b1a      	ldrb	r2, [r3, #12]
 8014d16:	7b5b      	ldrb	r3, [r3, #13]
 8014d18:	021b      	lsls	r3, r3, #8
 8014d1a:	4313      	orrs	r3, r2
 8014d1c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8014d1e:	693b      	ldr	r3, [r7, #16]
 8014d20:	781b      	ldrb	r3, [r3, #0]
 8014d22:	f003 0301 	and.w	r3, r3, #1
 8014d26:	2b00      	cmp	r3, #0
 8014d28:	d023      	beq.n	8014d72 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8014d2a:	693b      	ldr	r3, [r7, #16]
 8014d2c:	781b      	ldrb	r3, [r3, #0]
 8014d2e:	2b01      	cmp	r3, #1
 8014d30:	d10f      	bne.n	8014d52 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014d32:	693b      	ldr	r3, [r7, #16]
 8014d34:	785b      	ldrb	r3, [r3, #1]
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d11b      	bne.n	8014d72 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8014d3a:	693b      	ldr	r3, [r7, #16]
 8014d3c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014d3e:	2b5e      	cmp	r3, #94	@ 0x5e
 8014d40:	d117      	bne.n	8014d72 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	7b5b      	ldrb	r3, [r3, #13]
 8014d46:	f043 0310 	orr.w	r3, r3, #16
 8014d4a:	b2da      	uxtb	r2, r3
 8014d4c:	687b      	ldr	r3, [r7, #4]
 8014d4e:	735a      	strb	r2, [r3, #13]
 8014d50:	e00f      	b.n	8014d72 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8014d52:	693b      	ldr	r3, [r7, #16]
 8014d54:	2206      	movs	r2, #6
 8014d56:	4928      	ldr	r1, [pc, #160]	@ (8014df8 <ethernet_input+0x118>)
 8014d58:	4618      	mov	r0, r3
 8014d5a:	f000 ff35 	bl	8015bc8 <memcmp>
 8014d5e:	4603      	mov	r3, r0
 8014d60:	2b00      	cmp	r3, #0
 8014d62:	d106      	bne.n	8014d72 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8014d64:	687b      	ldr	r3, [r7, #4]
 8014d66:	7b5b      	ldrb	r3, [r3, #13]
 8014d68:	f043 0308 	orr.w	r3, r3, #8
 8014d6c:	b2da      	uxtb	r2, r3
 8014d6e:	687b      	ldr	r3, [r7, #4]
 8014d70:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8014d72:	89fb      	ldrh	r3, [r7, #14]
 8014d74:	2b08      	cmp	r3, #8
 8014d76:	d003      	beq.n	8014d80 <ethernet_input+0xa0>
 8014d78:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8014d7c:	d014      	beq.n	8014da8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8014d7e:	e032      	b.n	8014de6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014d80:	683b      	ldr	r3, [r7, #0]
 8014d82:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014d86:	f003 0308 	and.w	r3, r3, #8
 8014d8a:	2b00      	cmp	r3, #0
 8014d8c:	d024      	beq.n	8014dd8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8014d8e:	8afb      	ldrh	r3, [r7, #22]
 8014d90:	4619      	mov	r1, r3
 8014d92:	6878      	ldr	r0, [r7, #4]
 8014d94:	f7f7 fd0a 	bl	800c7ac <pbuf_remove_header>
 8014d98:	4603      	mov	r3, r0
 8014d9a:	2b00      	cmp	r3, #0
 8014d9c:	d11e      	bne.n	8014ddc <ethernet_input+0xfc>
        ip4_input(p, netif);
 8014d9e:	6839      	ldr	r1, [r7, #0]
 8014da0:	6878      	ldr	r0, [r7, #4]
 8014da2:	f7fe ff21 	bl	8013be8 <ip4_input>
      break;
 8014da6:	e013      	b.n	8014dd0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014da8:	683b      	ldr	r3, [r7, #0]
 8014daa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014dae:	f003 0308 	and.w	r3, r3, #8
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	d014      	beq.n	8014de0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8014db6:	8afb      	ldrh	r3, [r7, #22]
 8014db8:	4619      	mov	r1, r3
 8014dba:	6878      	ldr	r0, [r7, #4]
 8014dbc:	f7f7 fcf6 	bl	800c7ac <pbuf_remove_header>
 8014dc0:	4603      	mov	r3, r0
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d10e      	bne.n	8014de4 <ethernet_input+0x104>
        etharp_input(p, netif);
 8014dc6:	6839      	ldr	r1, [r7, #0]
 8014dc8:	6878      	ldr	r0, [r7, #4]
 8014dca:	f7fe f8c1 	bl	8012f50 <etharp_input>
      break;
 8014dce:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8014dd0:	2300      	movs	r3, #0
 8014dd2:	e00c      	b.n	8014dee <ethernet_input+0x10e>
    goto free_and_return;
 8014dd4:	bf00      	nop
 8014dd6:	e006      	b.n	8014de6 <ethernet_input+0x106>
        goto free_and_return;
 8014dd8:	bf00      	nop
 8014dda:	e004      	b.n	8014de6 <ethernet_input+0x106>
        goto free_and_return;
 8014ddc:	bf00      	nop
 8014dde:	e002      	b.n	8014de6 <ethernet_input+0x106>
        goto free_and_return;
 8014de0:	bf00      	nop
 8014de2:	e000      	b.n	8014de6 <ethernet_input+0x106>
        goto free_and_return;
 8014de4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8014de6:	6878      	ldr	r0, [r7, #4]
 8014de8:	f7f7 fd66 	bl	800c8b8 <pbuf_free>
  return ERR_OK;
 8014dec:	2300      	movs	r3, #0
}
 8014dee:	4618      	mov	r0, r3
 8014df0:	3718      	adds	r7, #24
 8014df2:	46bd      	mov	sp, r7
 8014df4:	bd80      	pop	{r7, pc}
 8014df6:	bf00      	nop
 8014df8:	0801ac50 	.word	0x0801ac50

08014dfc <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8014dfc:	b580      	push	{r7, lr}
 8014dfe:	b086      	sub	sp, #24
 8014e00:	af00      	add	r7, sp, #0
 8014e02:	60f8      	str	r0, [r7, #12]
 8014e04:	60b9      	str	r1, [r7, #8]
 8014e06:	607a      	str	r2, [r7, #4]
 8014e08:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8014e0a:	8c3b      	ldrh	r3, [r7, #32]
 8014e0c:	4618      	mov	r0, r3
 8014e0e:	f7f6 f9f9 	bl	800b204 <lwip_htons>
 8014e12:	4603      	mov	r3, r0
 8014e14:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8014e16:	210e      	movs	r1, #14
 8014e18:	68b8      	ldr	r0, [r7, #8]
 8014e1a:	f7f7 fcb7 	bl	800c78c <pbuf_add_header>
 8014e1e:	4603      	mov	r3, r0
 8014e20:	2b00      	cmp	r3, #0
 8014e22:	d125      	bne.n	8014e70 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8014e24:	68bb      	ldr	r3, [r7, #8]
 8014e26:	685b      	ldr	r3, [r3, #4]
 8014e28:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8014e2a:	693b      	ldr	r3, [r7, #16]
 8014e2c:	8afa      	ldrh	r2, [r7, #22]
 8014e2e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8014e30:	693b      	ldr	r3, [r7, #16]
 8014e32:	2206      	movs	r2, #6
 8014e34:	6839      	ldr	r1, [r7, #0]
 8014e36:	4618      	mov	r0, r3
 8014e38:	f000 ff4f 	bl	8015cda <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8014e3c:	693b      	ldr	r3, [r7, #16]
 8014e3e:	3306      	adds	r3, #6
 8014e40:	2206      	movs	r2, #6
 8014e42:	6879      	ldr	r1, [r7, #4]
 8014e44:	4618      	mov	r0, r3
 8014e46:	f000 ff48 	bl	8015cda <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8014e4a:	68fb      	ldr	r3, [r7, #12]
 8014e4c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8014e50:	2b06      	cmp	r3, #6
 8014e52:	d006      	beq.n	8014e62 <ethernet_output+0x66>
 8014e54:	4b0a      	ldr	r3, [pc, #40]	@ (8014e80 <ethernet_output+0x84>)
 8014e56:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8014e5a:	490a      	ldr	r1, [pc, #40]	@ (8014e84 <ethernet_output+0x88>)
 8014e5c:	480a      	ldr	r0, [pc, #40]	@ (8014e88 <ethernet_output+0x8c>)
 8014e5e:	f000 fd6b 	bl	8015938 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8014e62:	68fb      	ldr	r3, [r7, #12]
 8014e64:	699b      	ldr	r3, [r3, #24]
 8014e66:	68b9      	ldr	r1, [r7, #8]
 8014e68:	68f8      	ldr	r0, [r7, #12]
 8014e6a:	4798      	blx	r3
 8014e6c:	4603      	mov	r3, r0
 8014e6e:	e002      	b.n	8014e76 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8014e70:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8014e72:	f06f 0301 	mvn.w	r3, #1
}
 8014e76:	4618      	mov	r0, r3
 8014e78:	3718      	adds	r7, #24
 8014e7a:	46bd      	mov	sp, r7
 8014e7c:	bd80      	pop	{r7, pc}
 8014e7e:	bf00      	nop
 8014e80:	0801aa80 	.word	0x0801aa80
 8014e84:	0801aab8 	.word	0x0801aab8
 8014e88:	0801aaec 	.word	0x0801aaec

08014e8c <rand>:
 8014e8c:	4b16      	ldr	r3, [pc, #88]	@ (8014ee8 <rand+0x5c>)
 8014e8e:	b510      	push	{r4, lr}
 8014e90:	681c      	ldr	r4, [r3, #0]
 8014e92:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014e94:	b9b3      	cbnz	r3, 8014ec4 <rand+0x38>
 8014e96:	2018      	movs	r0, #24
 8014e98:	f001 fdf0 	bl	8016a7c <malloc>
 8014e9c:	4602      	mov	r2, r0
 8014e9e:	6320      	str	r0, [r4, #48]	@ 0x30
 8014ea0:	b920      	cbnz	r0, 8014eac <rand+0x20>
 8014ea2:	4b12      	ldr	r3, [pc, #72]	@ (8014eec <rand+0x60>)
 8014ea4:	4812      	ldr	r0, [pc, #72]	@ (8014ef0 <rand+0x64>)
 8014ea6:	2152      	movs	r1, #82	@ 0x52
 8014ea8:	f000 ff26 	bl	8015cf8 <__assert_func>
 8014eac:	4911      	ldr	r1, [pc, #68]	@ (8014ef4 <rand+0x68>)
 8014eae:	4b12      	ldr	r3, [pc, #72]	@ (8014ef8 <rand+0x6c>)
 8014eb0:	e9c0 1300 	strd	r1, r3, [r0]
 8014eb4:	4b11      	ldr	r3, [pc, #68]	@ (8014efc <rand+0x70>)
 8014eb6:	6083      	str	r3, [r0, #8]
 8014eb8:	230b      	movs	r3, #11
 8014eba:	8183      	strh	r3, [r0, #12]
 8014ebc:	2100      	movs	r1, #0
 8014ebe:	2001      	movs	r0, #1
 8014ec0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8014ec4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014ec6:	480e      	ldr	r0, [pc, #56]	@ (8014f00 <rand+0x74>)
 8014ec8:	690b      	ldr	r3, [r1, #16]
 8014eca:	694c      	ldr	r4, [r1, #20]
 8014ecc:	4a0d      	ldr	r2, [pc, #52]	@ (8014f04 <rand+0x78>)
 8014ece:	4358      	muls	r0, r3
 8014ed0:	fb02 0004 	mla	r0, r2, r4, r0
 8014ed4:	fba3 3202 	umull	r3, r2, r3, r2
 8014ed8:	3301      	adds	r3, #1
 8014eda:	eb40 0002 	adc.w	r0, r0, r2
 8014ede:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8014ee2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8014ee6:	bd10      	pop	{r4, pc}
 8014ee8:	20000324 	.word	0x20000324
 8014eec:	0801ac5e 	.word	0x0801ac5e
 8014ef0:	0801ac75 	.word	0x0801ac75
 8014ef4:	abcd330e 	.word	0xabcd330e
 8014ef8:	e66d1234 	.word	0xe66d1234
 8014efc:	0005deec 	.word	0x0005deec
 8014f00:	5851f42d 	.word	0x5851f42d
 8014f04:	4c957f2d 	.word	0x4c957f2d

08014f08 <__cvt>:
 8014f08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014f0c:	ec57 6b10 	vmov	r6, r7, d0
 8014f10:	2f00      	cmp	r7, #0
 8014f12:	460c      	mov	r4, r1
 8014f14:	4619      	mov	r1, r3
 8014f16:	463b      	mov	r3, r7
 8014f18:	bfbb      	ittet	lt
 8014f1a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8014f1e:	461f      	movlt	r7, r3
 8014f20:	2300      	movge	r3, #0
 8014f22:	232d      	movlt	r3, #45	@ 0x2d
 8014f24:	700b      	strb	r3, [r1, #0]
 8014f26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014f28:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8014f2c:	4691      	mov	r9, r2
 8014f2e:	f023 0820 	bic.w	r8, r3, #32
 8014f32:	bfbc      	itt	lt
 8014f34:	4632      	movlt	r2, r6
 8014f36:	4616      	movlt	r6, r2
 8014f38:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014f3c:	d005      	beq.n	8014f4a <__cvt+0x42>
 8014f3e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8014f42:	d100      	bne.n	8014f46 <__cvt+0x3e>
 8014f44:	3401      	adds	r4, #1
 8014f46:	2102      	movs	r1, #2
 8014f48:	e000      	b.n	8014f4c <__cvt+0x44>
 8014f4a:	2103      	movs	r1, #3
 8014f4c:	ab03      	add	r3, sp, #12
 8014f4e:	9301      	str	r3, [sp, #4]
 8014f50:	ab02      	add	r3, sp, #8
 8014f52:	9300      	str	r3, [sp, #0]
 8014f54:	ec47 6b10 	vmov	d0, r6, r7
 8014f58:	4653      	mov	r3, sl
 8014f5a:	4622      	mov	r2, r4
 8014f5c:	f000 ff74 	bl	8015e48 <_dtoa_r>
 8014f60:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8014f64:	4605      	mov	r5, r0
 8014f66:	d119      	bne.n	8014f9c <__cvt+0x94>
 8014f68:	f019 0f01 	tst.w	r9, #1
 8014f6c:	d00e      	beq.n	8014f8c <__cvt+0x84>
 8014f6e:	eb00 0904 	add.w	r9, r0, r4
 8014f72:	2200      	movs	r2, #0
 8014f74:	2300      	movs	r3, #0
 8014f76:	4630      	mov	r0, r6
 8014f78:	4639      	mov	r1, r7
 8014f7a:	f7eb fdc5 	bl	8000b08 <__aeabi_dcmpeq>
 8014f7e:	b108      	cbz	r0, 8014f84 <__cvt+0x7c>
 8014f80:	f8cd 900c 	str.w	r9, [sp, #12]
 8014f84:	2230      	movs	r2, #48	@ 0x30
 8014f86:	9b03      	ldr	r3, [sp, #12]
 8014f88:	454b      	cmp	r3, r9
 8014f8a:	d31e      	bcc.n	8014fca <__cvt+0xc2>
 8014f8c:	9b03      	ldr	r3, [sp, #12]
 8014f8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014f90:	1b5b      	subs	r3, r3, r5
 8014f92:	4628      	mov	r0, r5
 8014f94:	6013      	str	r3, [r2, #0]
 8014f96:	b004      	add	sp, #16
 8014f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f9c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014fa0:	eb00 0904 	add.w	r9, r0, r4
 8014fa4:	d1e5      	bne.n	8014f72 <__cvt+0x6a>
 8014fa6:	7803      	ldrb	r3, [r0, #0]
 8014fa8:	2b30      	cmp	r3, #48	@ 0x30
 8014faa:	d10a      	bne.n	8014fc2 <__cvt+0xba>
 8014fac:	2200      	movs	r2, #0
 8014fae:	2300      	movs	r3, #0
 8014fb0:	4630      	mov	r0, r6
 8014fb2:	4639      	mov	r1, r7
 8014fb4:	f7eb fda8 	bl	8000b08 <__aeabi_dcmpeq>
 8014fb8:	b918      	cbnz	r0, 8014fc2 <__cvt+0xba>
 8014fba:	f1c4 0401 	rsb	r4, r4, #1
 8014fbe:	f8ca 4000 	str.w	r4, [sl]
 8014fc2:	f8da 3000 	ldr.w	r3, [sl]
 8014fc6:	4499      	add	r9, r3
 8014fc8:	e7d3      	b.n	8014f72 <__cvt+0x6a>
 8014fca:	1c59      	adds	r1, r3, #1
 8014fcc:	9103      	str	r1, [sp, #12]
 8014fce:	701a      	strb	r2, [r3, #0]
 8014fd0:	e7d9      	b.n	8014f86 <__cvt+0x7e>

08014fd2 <__exponent>:
 8014fd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014fd4:	2900      	cmp	r1, #0
 8014fd6:	bfba      	itte	lt
 8014fd8:	4249      	neglt	r1, r1
 8014fda:	232d      	movlt	r3, #45	@ 0x2d
 8014fdc:	232b      	movge	r3, #43	@ 0x2b
 8014fde:	2909      	cmp	r1, #9
 8014fe0:	7002      	strb	r2, [r0, #0]
 8014fe2:	7043      	strb	r3, [r0, #1]
 8014fe4:	dd29      	ble.n	801503a <__exponent+0x68>
 8014fe6:	f10d 0307 	add.w	r3, sp, #7
 8014fea:	461d      	mov	r5, r3
 8014fec:	270a      	movs	r7, #10
 8014fee:	461a      	mov	r2, r3
 8014ff0:	fbb1 f6f7 	udiv	r6, r1, r7
 8014ff4:	fb07 1416 	mls	r4, r7, r6, r1
 8014ff8:	3430      	adds	r4, #48	@ 0x30
 8014ffa:	f802 4c01 	strb.w	r4, [r2, #-1]
 8014ffe:	460c      	mov	r4, r1
 8015000:	2c63      	cmp	r4, #99	@ 0x63
 8015002:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8015006:	4631      	mov	r1, r6
 8015008:	dcf1      	bgt.n	8014fee <__exponent+0x1c>
 801500a:	3130      	adds	r1, #48	@ 0x30
 801500c:	1e94      	subs	r4, r2, #2
 801500e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8015012:	1c41      	adds	r1, r0, #1
 8015014:	4623      	mov	r3, r4
 8015016:	42ab      	cmp	r3, r5
 8015018:	d30a      	bcc.n	8015030 <__exponent+0x5e>
 801501a:	f10d 0309 	add.w	r3, sp, #9
 801501e:	1a9b      	subs	r3, r3, r2
 8015020:	42ac      	cmp	r4, r5
 8015022:	bf88      	it	hi
 8015024:	2300      	movhi	r3, #0
 8015026:	3302      	adds	r3, #2
 8015028:	4403      	add	r3, r0
 801502a:	1a18      	subs	r0, r3, r0
 801502c:	b003      	add	sp, #12
 801502e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015030:	f813 6b01 	ldrb.w	r6, [r3], #1
 8015034:	f801 6f01 	strb.w	r6, [r1, #1]!
 8015038:	e7ed      	b.n	8015016 <__exponent+0x44>
 801503a:	2330      	movs	r3, #48	@ 0x30
 801503c:	3130      	adds	r1, #48	@ 0x30
 801503e:	7083      	strb	r3, [r0, #2]
 8015040:	70c1      	strb	r1, [r0, #3]
 8015042:	1d03      	adds	r3, r0, #4
 8015044:	e7f1      	b.n	801502a <__exponent+0x58>
	...

08015048 <_printf_float>:
 8015048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801504c:	b08d      	sub	sp, #52	@ 0x34
 801504e:	460c      	mov	r4, r1
 8015050:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8015054:	4616      	mov	r6, r2
 8015056:	461f      	mov	r7, r3
 8015058:	4605      	mov	r5, r0
 801505a:	f000 fdcd 	bl	8015bf8 <_localeconv_r>
 801505e:	6803      	ldr	r3, [r0, #0]
 8015060:	9304      	str	r3, [sp, #16]
 8015062:	4618      	mov	r0, r3
 8015064:	f7eb f924 	bl	80002b0 <strlen>
 8015068:	2300      	movs	r3, #0
 801506a:	930a      	str	r3, [sp, #40]	@ 0x28
 801506c:	f8d8 3000 	ldr.w	r3, [r8]
 8015070:	9005      	str	r0, [sp, #20]
 8015072:	3307      	adds	r3, #7
 8015074:	f023 0307 	bic.w	r3, r3, #7
 8015078:	f103 0208 	add.w	r2, r3, #8
 801507c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015080:	f8d4 b000 	ldr.w	fp, [r4]
 8015084:	f8c8 2000 	str.w	r2, [r8]
 8015088:	e9d3 8900 	ldrd	r8, r9, [r3]
 801508c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8015090:	9307      	str	r3, [sp, #28]
 8015092:	f8cd 8018 	str.w	r8, [sp, #24]
 8015096:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801509a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801509e:	4b9c      	ldr	r3, [pc, #624]	@ (8015310 <_printf_float+0x2c8>)
 80150a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80150a4:	f7eb fd62 	bl	8000b6c <__aeabi_dcmpun>
 80150a8:	bb70      	cbnz	r0, 8015108 <_printf_float+0xc0>
 80150aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80150ae:	4b98      	ldr	r3, [pc, #608]	@ (8015310 <_printf_float+0x2c8>)
 80150b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80150b4:	f7eb fd3c 	bl	8000b30 <__aeabi_dcmple>
 80150b8:	bb30      	cbnz	r0, 8015108 <_printf_float+0xc0>
 80150ba:	2200      	movs	r2, #0
 80150bc:	2300      	movs	r3, #0
 80150be:	4640      	mov	r0, r8
 80150c0:	4649      	mov	r1, r9
 80150c2:	f7eb fd2b 	bl	8000b1c <__aeabi_dcmplt>
 80150c6:	b110      	cbz	r0, 80150ce <_printf_float+0x86>
 80150c8:	232d      	movs	r3, #45	@ 0x2d
 80150ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80150ce:	4a91      	ldr	r2, [pc, #580]	@ (8015314 <_printf_float+0x2cc>)
 80150d0:	4b91      	ldr	r3, [pc, #580]	@ (8015318 <_printf_float+0x2d0>)
 80150d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80150d6:	bf8c      	ite	hi
 80150d8:	4690      	movhi	r8, r2
 80150da:	4698      	movls	r8, r3
 80150dc:	2303      	movs	r3, #3
 80150de:	6123      	str	r3, [r4, #16]
 80150e0:	f02b 0304 	bic.w	r3, fp, #4
 80150e4:	6023      	str	r3, [r4, #0]
 80150e6:	f04f 0900 	mov.w	r9, #0
 80150ea:	9700      	str	r7, [sp, #0]
 80150ec:	4633      	mov	r3, r6
 80150ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 80150f0:	4621      	mov	r1, r4
 80150f2:	4628      	mov	r0, r5
 80150f4:	f000 f9d2 	bl	801549c <_printf_common>
 80150f8:	3001      	adds	r0, #1
 80150fa:	f040 808d 	bne.w	8015218 <_printf_float+0x1d0>
 80150fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015102:	b00d      	add	sp, #52	@ 0x34
 8015104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015108:	4642      	mov	r2, r8
 801510a:	464b      	mov	r3, r9
 801510c:	4640      	mov	r0, r8
 801510e:	4649      	mov	r1, r9
 8015110:	f7eb fd2c 	bl	8000b6c <__aeabi_dcmpun>
 8015114:	b140      	cbz	r0, 8015128 <_printf_float+0xe0>
 8015116:	464b      	mov	r3, r9
 8015118:	2b00      	cmp	r3, #0
 801511a:	bfbc      	itt	lt
 801511c:	232d      	movlt	r3, #45	@ 0x2d
 801511e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8015122:	4a7e      	ldr	r2, [pc, #504]	@ (801531c <_printf_float+0x2d4>)
 8015124:	4b7e      	ldr	r3, [pc, #504]	@ (8015320 <_printf_float+0x2d8>)
 8015126:	e7d4      	b.n	80150d2 <_printf_float+0x8a>
 8015128:	6863      	ldr	r3, [r4, #4]
 801512a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801512e:	9206      	str	r2, [sp, #24]
 8015130:	1c5a      	adds	r2, r3, #1
 8015132:	d13b      	bne.n	80151ac <_printf_float+0x164>
 8015134:	2306      	movs	r3, #6
 8015136:	6063      	str	r3, [r4, #4]
 8015138:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801513c:	2300      	movs	r3, #0
 801513e:	6022      	str	r2, [r4, #0]
 8015140:	9303      	str	r3, [sp, #12]
 8015142:	ab0a      	add	r3, sp, #40	@ 0x28
 8015144:	e9cd a301 	strd	sl, r3, [sp, #4]
 8015148:	ab09      	add	r3, sp, #36	@ 0x24
 801514a:	9300      	str	r3, [sp, #0]
 801514c:	6861      	ldr	r1, [r4, #4]
 801514e:	ec49 8b10 	vmov	d0, r8, r9
 8015152:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8015156:	4628      	mov	r0, r5
 8015158:	f7ff fed6 	bl	8014f08 <__cvt>
 801515c:	9b06      	ldr	r3, [sp, #24]
 801515e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015160:	2b47      	cmp	r3, #71	@ 0x47
 8015162:	4680      	mov	r8, r0
 8015164:	d129      	bne.n	80151ba <_printf_float+0x172>
 8015166:	1cc8      	adds	r0, r1, #3
 8015168:	db02      	blt.n	8015170 <_printf_float+0x128>
 801516a:	6863      	ldr	r3, [r4, #4]
 801516c:	4299      	cmp	r1, r3
 801516e:	dd41      	ble.n	80151f4 <_printf_float+0x1ac>
 8015170:	f1aa 0a02 	sub.w	sl, sl, #2
 8015174:	fa5f fa8a 	uxtb.w	sl, sl
 8015178:	3901      	subs	r1, #1
 801517a:	4652      	mov	r2, sl
 801517c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8015180:	9109      	str	r1, [sp, #36]	@ 0x24
 8015182:	f7ff ff26 	bl	8014fd2 <__exponent>
 8015186:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015188:	1813      	adds	r3, r2, r0
 801518a:	2a01      	cmp	r2, #1
 801518c:	4681      	mov	r9, r0
 801518e:	6123      	str	r3, [r4, #16]
 8015190:	dc02      	bgt.n	8015198 <_printf_float+0x150>
 8015192:	6822      	ldr	r2, [r4, #0]
 8015194:	07d2      	lsls	r2, r2, #31
 8015196:	d501      	bpl.n	801519c <_printf_float+0x154>
 8015198:	3301      	adds	r3, #1
 801519a:	6123      	str	r3, [r4, #16]
 801519c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80151a0:	2b00      	cmp	r3, #0
 80151a2:	d0a2      	beq.n	80150ea <_printf_float+0xa2>
 80151a4:	232d      	movs	r3, #45	@ 0x2d
 80151a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80151aa:	e79e      	b.n	80150ea <_printf_float+0xa2>
 80151ac:	9a06      	ldr	r2, [sp, #24]
 80151ae:	2a47      	cmp	r2, #71	@ 0x47
 80151b0:	d1c2      	bne.n	8015138 <_printf_float+0xf0>
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d1c0      	bne.n	8015138 <_printf_float+0xf0>
 80151b6:	2301      	movs	r3, #1
 80151b8:	e7bd      	b.n	8015136 <_printf_float+0xee>
 80151ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80151be:	d9db      	bls.n	8015178 <_printf_float+0x130>
 80151c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80151c4:	d118      	bne.n	80151f8 <_printf_float+0x1b0>
 80151c6:	2900      	cmp	r1, #0
 80151c8:	6863      	ldr	r3, [r4, #4]
 80151ca:	dd0b      	ble.n	80151e4 <_printf_float+0x19c>
 80151cc:	6121      	str	r1, [r4, #16]
 80151ce:	b913      	cbnz	r3, 80151d6 <_printf_float+0x18e>
 80151d0:	6822      	ldr	r2, [r4, #0]
 80151d2:	07d0      	lsls	r0, r2, #31
 80151d4:	d502      	bpl.n	80151dc <_printf_float+0x194>
 80151d6:	3301      	adds	r3, #1
 80151d8:	440b      	add	r3, r1
 80151da:	6123      	str	r3, [r4, #16]
 80151dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80151de:	f04f 0900 	mov.w	r9, #0
 80151e2:	e7db      	b.n	801519c <_printf_float+0x154>
 80151e4:	b913      	cbnz	r3, 80151ec <_printf_float+0x1a4>
 80151e6:	6822      	ldr	r2, [r4, #0]
 80151e8:	07d2      	lsls	r2, r2, #31
 80151ea:	d501      	bpl.n	80151f0 <_printf_float+0x1a8>
 80151ec:	3302      	adds	r3, #2
 80151ee:	e7f4      	b.n	80151da <_printf_float+0x192>
 80151f0:	2301      	movs	r3, #1
 80151f2:	e7f2      	b.n	80151da <_printf_float+0x192>
 80151f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80151f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80151fa:	4299      	cmp	r1, r3
 80151fc:	db05      	blt.n	801520a <_printf_float+0x1c2>
 80151fe:	6823      	ldr	r3, [r4, #0]
 8015200:	6121      	str	r1, [r4, #16]
 8015202:	07d8      	lsls	r0, r3, #31
 8015204:	d5ea      	bpl.n	80151dc <_printf_float+0x194>
 8015206:	1c4b      	adds	r3, r1, #1
 8015208:	e7e7      	b.n	80151da <_printf_float+0x192>
 801520a:	2900      	cmp	r1, #0
 801520c:	bfd4      	ite	le
 801520e:	f1c1 0202 	rsble	r2, r1, #2
 8015212:	2201      	movgt	r2, #1
 8015214:	4413      	add	r3, r2
 8015216:	e7e0      	b.n	80151da <_printf_float+0x192>
 8015218:	6823      	ldr	r3, [r4, #0]
 801521a:	055a      	lsls	r2, r3, #21
 801521c:	d407      	bmi.n	801522e <_printf_float+0x1e6>
 801521e:	6923      	ldr	r3, [r4, #16]
 8015220:	4642      	mov	r2, r8
 8015222:	4631      	mov	r1, r6
 8015224:	4628      	mov	r0, r5
 8015226:	47b8      	blx	r7
 8015228:	3001      	adds	r0, #1
 801522a:	d12b      	bne.n	8015284 <_printf_float+0x23c>
 801522c:	e767      	b.n	80150fe <_printf_float+0xb6>
 801522e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8015232:	f240 80dd 	bls.w	80153f0 <_printf_float+0x3a8>
 8015236:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801523a:	2200      	movs	r2, #0
 801523c:	2300      	movs	r3, #0
 801523e:	f7eb fc63 	bl	8000b08 <__aeabi_dcmpeq>
 8015242:	2800      	cmp	r0, #0
 8015244:	d033      	beq.n	80152ae <_printf_float+0x266>
 8015246:	4a37      	ldr	r2, [pc, #220]	@ (8015324 <_printf_float+0x2dc>)
 8015248:	2301      	movs	r3, #1
 801524a:	4631      	mov	r1, r6
 801524c:	4628      	mov	r0, r5
 801524e:	47b8      	blx	r7
 8015250:	3001      	adds	r0, #1
 8015252:	f43f af54 	beq.w	80150fe <_printf_float+0xb6>
 8015256:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801525a:	4543      	cmp	r3, r8
 801525c:	db02      	blt.n	8015264 <_printf_float+0x21c>
 801525e:	6823      	ldr	r3, [r4, #0]
 8015260:	07d8      	lsls	r0, r3, #31
 8015262:	d50f      	bpl.n	8015284 <_printf_float+0x23c>
 8015264:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015268:	4631      	mov	r1, r6
 801526a:	4628      	mov	r0, r5
 801526c:	47b8      	blx	r7
 801526e:	3001      	adds	r0, #1
 8015270:	f43f af45 	beq.w	80150fe <_printf_float+0xb6>
 8015274:	f04f 0900 	mov.w	r9, #0
 8015278:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801527c:	f104 0a1a 	add.w	sl, r4, #26
 8015280:	45c8      	cmp	r8, r9
 8015282:	dc09      	bgt.n	8015298 <_printf_float+0x250>
 8015284:	6823      	ldr	r3, [r4, #0]
 8015286:	079b      	lsls	r3, r3, #30
 8015288:	f100 8103 	bmi.w	8015492 <_printf_float+0x44a>
 801528c:	68e0      	ldr	r0, [r4, #12]
 801528e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015290:	4298      	cmp	r0, r3
 8015292:	bfb8      	it	lt
 8015294:	4618      	movlt	r0, r3
 8015296:	e734      	b.n	8015102 <_printf_float+0xba>
 8015298:	2301      	movs	r3, #1
 801529a:	4652      	mov	r2, sl
 801529c:	4631      	mov	r1, r6
 801529e:	4628      	mov	r0, r5
 80152a0:	47b8      	blx	r7
 80152a2:	3001      	adds	r0, #1
 80152a4:	f43f af2b 	beq.w	80150fe <_printf_float+0xb6>
 80152a8:	f109 0901 	add.w	r9, r9, #1
 80152ac:	e7e8      	b.n	8015280 <_printf_float+0x238>
 80152ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	dc39      	bgt.n	8015328 <_printf_float+0x2e0>
 80152b4:	4a1b      	ldr	r2, [pc, #108]	@ (8015324 <_printf_float+0x2dc>)
 80152b6:	2301      	movs	r3, #1
 80152b8:	4631      	mov	r1, r6
 80152ba:	4628      	mov	r0, r5
 80152bc:	47b8      	blx	r7
 80152be:	3001      	adds	r0, #1
 80152c0:	f43f af1d 	beq.w	80150fe <_printf_float+0xb6>
 80152c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80152c8:	ea59 0303 	orrs.w	r3, r9, r3
 80152cc:	d102      	bne.n	80152d4 <_printf_float+0x28c>
 80152ce:	6823      	ldr	r3, [r4, #0]
 80152d0:	07d9      	lsls	r1, r3, #31
 80152d2:	d5d7      	bpl.n	8015284 <_printf_float+0x23c>
 80152d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80152d8:	4631      	mov	r1, r6
 80152da:	4628      	mov	r0, r5
 80152dc:	47b8      	blx	r7
 80152de:	3001      	adds	r0, #1
 80152e0:	f43f af0d 	beq.w	80150fe <_printf_float+0xb6>
 80152e4:	f04f 0a00 	mov.w	sl, #0
 80152e8:	f104 0b1a 	add.w	fp, r4, #26
 80152ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80152ee:	425b      	negs	r3, r3
 80152f0:	4553      	cmp	r3, sl
 80152f2:	dc01      	bgt.n	80152f8 <_printf_float+0x2b0>
 80152f4:	464b      	mov	r3, r9
 80152f6:	e793      	b.n	8015220 <_printf_float+0x1d8>
 80152f8:	2301      	movs	r3, #1
 80152fa:	465a      	mov	r2, fp
 80152fc:	4631      	mov	r1, r6
 80152fe:	4628      	mov	r0, r5
 8015300:	47b8      	blx	r7
 8015302:	3001      	adds	r0, #1
 8015304:	f43f aefb 	beq.w	80150fe <_printf_float+0xb6>
 8015308:	f10a 0a01 	add.w	sl, sl, #1
 801530c:	e7ee      	b.n	80152ec <_printf_float+0x2a4>
 801530e:	bf00      	nop
 8015310:	7fefffff 	.word	0x7fefffff
 8015314:	0801acd1 	.word	0x0801acd1
 8015318:	0801accd 	.word	0x0801accd
 801531c:	0801acd9 	.word	0x0801acd9
 8015320:	0801acd5 	.word	0x0801acd5
 8015324:	0801acdd 	.word	0x0801acdd
 8015328:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801532a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801532e:	4553      	cmp	r3, sl
 8015330:	bfa8      	it	ge
 8015332:	4653      	movge	r3, sl
 8015334:	2b00      	cmp	r3, #0
 8015336:	4699      	mov	r9, r3
 8015338:	dc36      	bgt.n	80153a8 <_printf_float+0x360>
 801533a:	f04f 0b00 	mov.w	fp, #0
 801533e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015342:	f104 021a 	add.w	r2, r4, #26
 8015346:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8015348:	9306      	str	r3, [sp, #24]
 801534a:	eba3 0309 	sub.w	r3, r3, r9
 801534e:	455b      	cmp	r3, fp
 8015350:	dc31      	bgt.n	80153b6 <_printf_float+0x36e>
 8015352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015354:	459a      	cmp	sl, r3
 8015356:	dc3a      	bgt.n	80153ce <_printf_float+0x386>
 8015358:	6823      	ldr	r3, [r4, #0]
 801535a:	07da      	lsls	r2, r3, #31
 801535c:	d437      	bmi.n	80153ce <_printf_float+0x386>
 801535e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015360:	ebaa 0903 	sub.w	r9, sl, r3
 8015364:	9b06      	ldr	r3, [sp, #24]
 8015366:	ebaa 0303 	sub.w	r3, sl, r3
 801536a:	4599      	cmp	r9, r3
 801536c:	bfa8      	it	ge
 801536e:	4699      	movge	r9, r3
 8015370:	f1b9 0f00 	cmp.w	r9, #0
 8015374:	dc33      	bgt.n	80153de <_printf_float+0x396>
 8015376:	f04f 0800 	mov.w	r8, #0
 801537a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801537e:	f104 0b1a 	add.w	fp, r4, #26
 8015382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015384:	ebaa 0303 	sub.w	r3, sl, r3
 8015388:	eba3 0309 	sub.w	r3, r3, r9
 801538c:	4543      	cmp	r3, r8
 801538e:	f77f af79 	ble.w	8015284 <_printf_float+0x23c>
 8015392:	2301      	movs	r3, #1
 8015394:	465a      	mov	r2, fp
 8015396:	4631      	mov	r1, r6
 8015398:	4628      	mov	r0, r5
 801539a:	47b8      	blx	r7
 801539c:	3001      	adds	r0, #1
 801539e:	f43f aeae 	beq.w	80150fe <_printf_float+0xb6>
 80153a2:	f108 0801 	add.w	r8, r8, #1
 80153a6:	e7ec      	b.n	8015382 <_printf_float+0x33a>
 80153a8:	4642      	mov	r2, r8
 80153aa:	4631      	mov	r1, r6
 80153ac:	4628      	mov	r0, r5
 80153ae:	47b8      	blx	r7
 80153b0:	3001      	adds	r0, #1
 80153b2:	d1c2      	bne.n	801533a <_printf_float+0x2f2>
 80153b4:	e6a3      	b.n	80150fe <_printf_float+0xb6>
 80153b6:	2301      	movs	r3, #1
 80153b8:	4631      	mov	r1, r6
 80153ba:	4628      	mov	r0, r5
 80153bc:	9206      	str	r2, [sp, #24]
 80153be:	47b8      	blx	r7
 80153c0:	3001      	adds	r0, #1
 80153c2:	f43f ae9c 	beq.w	80150fe <_printf_float+0xb6>
 80153c6:	9a06      	ldr	r2, [sp, #24]
 80153c8:	f10b 0b01 	add.w	fp, fp, #1
 80153cc:	e7bb      	b.n	8015346 <_printf_float+0x2fe>
 80153ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80153d2:	4631      	mov	r1, r6
 80153d4:	4628      	mov	r0, r5
 80153d6:	47b8      	blx	r7
 80153d8:	3001      	adds	r0, #1
 80153da:	d1c0      	bne.n	801535e <_printf_float+0x316>
 80153dc:	e68f      	b.n	80150fe <_printf_float+0xb6>
 80153de:	9a06      	ldr	r2, [sp, #24]
 80153e0:	464b      	mov	r3, r9
 80153e2:	4442      	add	r2, r8
 80153e4:	4631      	mov	r1, r6
 80153e6:	4628      	mov	r0, r5
 80153e8:	47b8      	blx	r7
 80153ea:	3001      	adds	r0, #1
 80153ec:	d1c3      	bne.n	8015376 <_printf_float+0x32e>
 80153ee:	e686      	b.n	80150fe <_printf_float+0xb6>
 80153f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80153f4:	f1ba 0f01 	cmp.w	sl, #1
 80153f8:	dc01      	bgt.n	80153fe <_printf_float+0x3b6>
 80153fa:	07db      	lsls	r3, r3, #31
 80153fc:	d536      	bpl.n	801546c <_printf_float+0x424>
 80153fe:	2301      	movs	r3, #1
 8015400:	4642      	mov	r2, r8
 8015402:	4631      	mov	r1, r6
 8015404:	4628      	mov	r0, r5
 8015406:	47b8      	blx	r7
 8015408:	3001      	adds	r0, #1
 801540a:	f43f ae78 	beq.w	80150fe <_printf_float+0xb6>
 801540e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015412:	4631      	mov	r1, r6
 8015414:	4628      	mov	r0, r5
 8015416:	47b8      	blx	r7
 8015418:	3001      	adds	r0, #1
 801541a:	f43f ae70 	beq.w	80150fe <_printf_float+0xb6>
 801541e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8015422:	2200      	movs	r2, #0
 8015424:	2300      	movs	r3, #0
 8015426:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801542a:	f7eb fb6d 	bl	8000b08 <__aeabi_dcmpeq>
 801542e:	b9c0      	cbnz	r0, 8015462 <_printf_float+0x41a>
 8015430:	4653      	mov	r3, sl
 8015432:	f108 0201 	add.w	r2, r8, #1
 8015436:	4631      	mov	r1, r6
 8015438:	4628      	mov	r0, r5
 801543a:	47b8      	blx	r7
 801543c:	3001      	adds	r0, #1
 801543e:	d10c      	bne.n	801545a <_printf_float+0x412>
 8015440:	e65d      	b.n	80150fe <_printf_float+0xb6>
 8015442:	2301      	movs	r3, #1
 8015444:	465a      	mov	r2, fp
 8015446:	4631      	mov	r1, r6
 8015448:	4628      	mov	r0, r5
 801544a:	47b8      	blx	r7
 801544c:	3001      	adds	r0, #1
 801544e:	f43f ae56 	beq.w	80150fe <_printf_float+0xb6>
 8015452:	f108 0801 	add.w	r8, r8, #1
 8015456:	45d0      	cmp	r8, sl
 8015458:	dbf3      	blt.n	8015442 <_printf_float+0x3fa>
 801545a:	464b      	mov	r3, r9
 801545c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8015460:	e6df      	b.n	8015222 <_printf_float+0x1da>
 8015462:	f04f 0800 	mov.w	r8, #0
 8015466:	f104 0b1a 	add.w	fp, r4, #26
 801546a:	e7f4      	b.n	8015456 <_printf_float+0x40e>
 801546c:	2301      	movs	r3, #1
 801546e:	4642      	mov	r2, r8
 8015470:	e7e1      	b.n	8015436 <_printf_float+0x3ee>
 8015472:	2301      	movs	r3, #1
 8015474:	464a      	mov	r2, r9
 8015476:	4631      	mov	r1, r6
 8015478:	4628      	mov	r0, r5
 801547a:	47b8      	blx	r7
 801547c:	3001      	adds	r0, #1
 801547e:	f43f ae3e 	beq.w	80150fe <_printf_float+0xb6>
 8015482:	f108 0801 	add.w	r8, r8, #1
 8015486:	68e3      	ldr	r3, [r4, #12]
 8015488:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801548a:	1a5b      	subs	r3, r3, r1
 801548c:	4543      	cmp	r3, r8
 801548e:	dcf0      	bgt.n	8015472 <_printf_float+0x42a>
 8015490:	e6fc      	b.n	801528c <_printf_float+0x244>
 8015492:	f04f 0800 	mov.w	r8, #0
 8015496:	f104 0919 	add.w	r9, r4, #25
 801549a:	e7f4      	b.n	8015486 <_printf_float+0x43e>

0801549c <_printf_common>:
 801549c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80154a0:	4616      	mov	r6, r2
 80154a2:	4698      	mov	r8, r3
 80154a4:	688a      	ldr	r2, [r1, #8]
 80154a6:	690b      	ldr	r3, [r1, #16]
 80154a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80154ac:	4293      	cmp	r3, r2
 80154ae:	bfb8      	it	lt
 80154b0:	4613      	movlt	r3, r2
 80154b2:	6033      	str	r3, [r6, #0]
 80154b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80154b8:	4607      	mov	r7, r0
 80154ba:	460c      	mov	r4, r1
 80154bc:	b10a      	cbz	r2, 80154c2 <_printf_common+0x26>
 80154be:	3301      	adds	r3, #1
 80154c0:	6033      	str	r3, [r6, #0]
 80154c2:	6823      	ldr	r3, [r4, #0]
 80154c4:	0699      	lsls	r1, r3, #26
 80154c6:	bf42      	ittt	mi
 80154c8:	6833      	ldrmi	r3, [r6, #0]
 80154ca:	3302      	addmi	r3, #2
 80154cc:	6033      	strmi	r3, [r6, #0]
 80154ce:	6825      	ldr	r5, [r4, #0]
 80154d0:	f015 0506 	ands.w	r5, r5, #6
 80154d4:	d106      	bne.n	80154e4 <_printf_common+0x48>
 80154d6:	f104 0a19 	add.w	sl, r4, #25
 80154da:	68e3      	ldr	r3, [r4, #12]
 80154dc:	6832      	ldr	r2, [r6, #0]
 80154de:	1a9b      	subs	r3, r3, r2
 80154e0:	42ab      	cmp	r3, r5
 80154e2:	dc26      	bgt.n	8015532 <_printf_common+0x96>
 80154e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80154e8:	6822      	ldr	r2, [r4, #0]
 80154ea:	3b00      	subs	r3, #0
 80154ec:	bf18      	it	ne
 80154ee:	2301      	movne	r3, #1
 80154f0:	0692      	lsls	r2, r2, #26
 80154f2:	d42b      	bmi.n	801554c <_printf_common+0xb0>
 80154f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80154f8:	4641      	mov	r1, r8
 80154fa:	4638      	mov	r0, r7
 80154fc:	47c8      	blx	r9
 80154fe:	3001      	adds	r0, #1
 8015500:	d01e      	beq.n	8015540 <_printf_common+0xa4>
 8015502:	6823      	ldr	r3, [r4, #0]
 8015504:	6922      	ldr	r2, [r4, #16]
 8015506:	f003 0306 	and.w	r3, r3, #6
 801550a:	2b04      	cmp	r3, #4
 801550c:	bf02      	ittt	eq
 801550e:	68e5      	ldreq	r5, [r4, #12]
 8015510:	6833      	ldreq	r3, [r6, #0]
 8015512:	1aed      	subeq	r5, r5, r3
 8015514:	68a3      	ldr	r3, [r4, #8]
 8015516:	bf0c      	ite	eq
 8015518:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801551c:	2500      	movne	r5, #0
 801551e:	4293      	cmp	r3, r2
 8015520:	bfc4      	itt	gt
 8015522:	1a9b      	subgt	r3, r3, r2
 8015524:	18ed      	addgt	r5, r5, r3
 8015526:	2600      	movs	r6, #0
 8015528:	341a      	adds	r4, #26
 801552a:	42b5      	cmp	r5, r6
 801552c:	d11a      	bne.n	8015564 <_printf_common+0xc8>
 801552e:	2000      	movs	r0, #0
 8015530:	e008      	b.n	8015544 <_printf_common+0xa8>
 8015532:	2301      	movs	r3, #1
 8015534:	4652      	mov	r2, sl
 8015536:	4641      	mov	r1, r8
 8015538:	4638      	mov	r0, r7
 801553a:	47c8      	blx	r9
 801553c:	3001      	adds	r0, #1
 801553e:	d103      	bne.n	8015548 <_printf_common+0xac>
 8015540:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015548:	3501      	adds	r5, #1
 801554a:	e7c6      	b.n	80154da <_printf_common+0x3e>
 801554c:	18e1      	adds	r1, r4, r3
 801554e:	1c5a      	adds	r2, r3, #1
 8015550:	2030      	movs	r0, #48	@ 0x30
 8015552:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8015556:	4422      	add	r2, r4
 8015558:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801555c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015560:	3302      	adds	r3, #2
 8015562:	e7c7      	b.n	80154f4 <_printf_common+0x58>
 8015564:	2301      	movs	r3, #1
 8015566:	4622      	mov	r2, r4
 8015568:	4641      	mov	r1, r8
 801556a:	4638      	mov	r0, r7
 801556c:	47c8      	blx	r9
 801556e:	3001      	adds	r0, #1
 8015570:	d0e6      	beq.n	8015540 <_printf_common+0xa4>
 8015572:	3601      	adds	r6, #1
 8015574:	e7d9      	b.n	801552a <_printf_common+0x8e>
	...

08015578 <_printf_i>:
 8015578:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801557c:	7e0f      	ldrb	r7, [r1, #24]
 801557e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8015580:	2f78      	cmp	r7, #120	@ 0x78
 8015582:	4691      	mov	r9, r2
 8015584:	4680      	mov	r8, r0
 8015586:	460c      	mov	r4, r1
 8015588:	469a      	mov	sl, r3
 801558a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801558e:	d807      	bhi.n	80155a0 <_printf_i+0x28>
 8015590:	2f62      	cmp	r7, #98	@ 0x62
 8015592:	d80a      	bhi.n	80155aa <_printf_i+0x32>
 8015594:	2f00      	cmp	r7, #0
 8015596:	f000 80d1 	beq.w	801573c <_printf_i+0x1c4>
 801559a:	2f58      	cmp	r7, #88	@ 0x58
 801559c:	f000 80b8 	beq.w	8015710 <_printf_i+0x198>
 80155a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80155a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80155a8:	e03a      	b.n	8015620 <_printf_i+0xa8>
 80155aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80155ae:	2b15      	cmp	r3, #21
 80155b0:	d8f6      	bhi.n	80155a0 <_printf_i+0x28>
 80155b2:	a101      	add	r1, pc, #4	@ (adr r1, 80155b8 <_printf_i+0x40>)
 80155b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80155b8:	08015611 	.word	0x08015611
 80155bc:	08015625 	.word	0x08015625
 80155c0:	080155a1 	.word	0x080155a1
 80155c4:	080155a1 	.word	0x080155a1
 80155c8:	080155a1 	.word	0x080155a1
 80155cc:	080155a1 	.word	0x080155a1
 80155d0:	08015625 	.word	0x08015625
 80155d4:	080155a1 	.word	0x080155a1
 80155d8:	080155a1 	.word	0x080155a1
 80155dc:	080155a1 	.word	0x080155a1
 80155e0:	080155a1 	.word	0x080155a1
 80155e4:	08015723 	.word	0x08015723
 80155e8:	0801564f 	.word	0x0801564f
 80155ec:	080156dd 	.word	0x080156dd
 80155f0:	080155a1 	.word	0x080155a1
 80155f4:	080155a1 	.word	0x080155a1
 80155f8:	08015745 	.word	0x08015745
 80155fc:	080155a1 	.word	0x080155a1
 8015600:	0801564f 	.word	0x0801564f
 8015604:	080155a1 	.word	0x080155a1
 8015608:	080155a1 	.word	0x080155a1
 801560c:	080156e5 	.word	0x080156e5
 8015610:	6833      	ldr	r3, [r6, #0]
 8015612:	1d1a      	adds	r2, r3, #4
 8015614:	681b      	ldr	r3, [r3, #0]
 8015616:	6032      	str	r2, [r6, #0]
 8015618:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801561c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015620:	2301      	movs	r3, #1
 8015622:	e09c      	b.n	801575e <_printf_i+0x1e6>
 8015624:	6833      	ldr	r3, [r6, #0]
 8015626:	6820      	ldr	r0, [r4, #0]
 8015628:	1d19      	adds	r1, r3, #4
 801562a:	6031      	str	r1, [r6, #0]
 801562c:	0606      	lsls	r6, r0, #24
 801562e:	d501      	bpl.n	8015634 <_printf_i+0xbc>
 8015630:	681d      	ldr	r5, [r3, #0]
 8015632:	e003      	b.n	801563c <_printf_i+0xc4>
 8015634:	0645      	lsls	r5, r0, #25
 8015636:	d5fb      	bpl.n	8015630 <_printf_i+0xb8>
 8015638:	f9b3 5000 	ldrsh.w	r5, [r3]
 801563c:	2d00      	cmp	r5, #0
 801563e:	da03      	bge.n	8015648 <_printf_i+0xd0>
 8015640:	232d      	movs	r3, #45	@ 0x2d
 8015642:	426d      	negs	r5, r5
 8015644:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015648:	4858      	ldr	r0, [pc, #352]	@ (80157ac <_printf_i+0x234>)
 801564a:	230a      	movs	r3, #10
 801564c:	e011      	b.n	8015672 <_printf_i+0xfa>
 801564e:	6821      	ldr	r1, [r4, #0]
 8015650:	6833      	ldr	r3, [r6, #0]
 8015652:	0608      	lsls	r0, r1, #24
 8015654:	f853 5b04 	ldr.w	r5, [r3], #4
 8015658:	d402      	bmi.n	8015660 <_printf_i+0xe8>
 801565a:	0649      	lsls	r1, r1, #25
 801565c:	bf48      	it	mi
 801565e:	b2ad      	uxthmi	r5, r5
 8015660:	2f6f      	cmp	r7, #111	@ 0x6f
 8015662:	4852      	ldr	r0, [pc, #328]	@ (80157ac <_printf_i+0x234>)
 8015664:	6033      	str	r3, [r6, #0]
 8015666:	bf14      	ite	ne
 8015668:	230a      	movne	r3, #10
 801566a:	2308      	moveq	r3, #8
 801566c:	2100      	movs	r1, #0
 801566e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8015672:	6866      	ldr	r6, [r4, #4]
 8015674:	60a6      	str	r6, [r4, #8]
 8015676:	2e00      	cmp	r6, #0
 8015678:	db05      	blt.n	8015686 <_printf_i+0x10e>
 801567a:	6821      	ldr	r1, [r4, #0]
 801567c:	432e      	orrs	r6, r5
 801567e:	f021 0104 	bic.w	r1, r1, #4
 8015682:	6021      	str	r1, [r4, #0]
 8015684:	d04b      	beq.n	801571e <_printf_i+0x1a6>
 8015686:	4616      	mov	r6, r2
 8015688:	fbb5 f1f3 	udiv	r1, r5, r3
 801568c:	fb03 5711 	mls	r7, r3, r1, r5
 8015690:	5dc7      	ldrb	r7, [r0, r7]
 8015692:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015696:	462f      	mov	r7, r5
 8015698:	42bb      	cmp	r3, r7
 801569a:	460d      	mov	r5, r1
 801569c:	d9f4      	bls.n	8015688 <_printf_i+0x110>
 801569e:	2b08      	cmp	r3, #8
 80156a0:	d10b      	bne.n	80156ba <_printf_i+0x142>
 80156a2:	6823      	ldr	r3, [r4, #0]
 80156a4:	07df      	lsls	r7, r3, #31
 80156a6:	d508      	bpl.n	80156ba <_printf_i+0x142>
 80156a8:	6923      	ldr	r3, [r4, #16]
 80156aa:	6861      	ldr	r1, [r4, #4]
 80156ac:	4299      	cmp	r1, r3
 80156ae:	bfde      	ittt	le
 80156b0:	2330      	movle	r3, #48	@ 0x30
 80156b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80156b6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80156ba:	1b92      	subs	r2, r2, r6
 80156bc:	6122      	str	r2, [r4, #16]
 80156be:	f8cd a000 	str.w	sl, [sp]
 80156c2:	464b      	mov	r3, r9
 80156c4:	aa03      	add	r2, sp, #12
 80156c6:	4621      	mov	r1, r4
 80156c8:	4640      	mov	r0, r8
 80156ca:	f7ff fee7 	bl	801549c <_printf_common>
 80156ce:	3001      	adds	r0, #1
 80156d0:	d14a      	bne.n	8015768 <_printf_i+0x1f0>
 80156d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80156d6:	b004      	add	sp, #16
 80156d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80156dc:	6823      	ldr	r3, [r4, #0]
 80156de:	f043 0320 	orr.w	r3, r3, #32
 80156e2:	6023      	str	r3, [r4, #0]
 80156e4:	4832      	ldr	r0, [pc, #200]	@ (80157b0 <_printf_i+0x238>)
 80156e6:	2778      	movs	r7, #120	@ 0x78
 80156e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80156ec:	6823      	ldr	r3, [r4, #0]
 80156ee:	6831      	ldr	r1, [r6, #0]
 80156f0:	061f      	lsls	r7, r3, #24
 80156f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80156f6:	d402      	bmi.n	80156fe <_printf_i+0x186>
 80156f8:	065f      	lsls	r7, r3, #25
 80156fa:	bf48      	it	mi
 80156fc:	b2ad      	uxthmi	r5, r5
 80156fe:	6031      	str	r1, [r6, #0]
 8015700:	07d9      	lsls	r1, r3, #31
 8015702:	bf44      	itt	mi
 8015704:	f043 0320 	orrmi.w	r3, r3, #32
 8015708:	6023      	strmi	r3, [r4, #0]
 801570a:	b11d      	cbz	r5, 8015714 <_printf_i+0x19c>
 801570c:	2310      	movs	r3, #16
 801570e:	e7ad      	b.n	801566c <_printf_i+0xf4>
 8015710:	4826      	ldr	r0, [pc, #152]	@ (80157ac <_printf_i+0x234>)
 8015712:	e7e9      	b.n	80156e8 <_printf_i+0x170>
 8015714:	6823      	ldr	r3, [r4, #0]
 8015716:	f023 0320 	bic.w	r3, r3, #32
 801571a:	6023      	str	r3, [r4, #0]
 801571c:	e7f6      	b.n	801570c <_printf_i+0x194>
 801571e:	4616      	mov	r6, r2
 8015720:	e7bd      	b.n	801569e <_printf_i+0x126>
 8015722:	6833      	ldr	r3, [r6, #0]
 8015724:	6825      	ldr	r5, [r4, #0]
 8015726:	6961      	ldr	r1, [r4, #20]
 8015728:	1d18      	adds	r0, r3, #4
 801572a:	6030      	str	r0, [r6, #0]
 801572c:	062e      	lsls	r6, r5, #24
 801572e:	681b      	ldr	r3, [r3, #0]
 8015730:	d501      	bpl.n	8015736 <_printf_i+0x1be>
 8015732:	6019      	str	r1, [r3, #0]
 8015734:	e002      	b.n	801573c <_printf_i+0x1c4>
 8015736:	0668      	lsls	r0, r5, #25
 8015738:	d5fb      	bpl.n	8015732 <_printf_i+0x1ba>
 801573a:	8019      	strh	r1, [r3, #0]
 801573c:	2300      	movs	r3, #0
 801573e:	6123      	str	r3, [r4, #16]
 8015740:	4616      	mov	r6, r2
 8015742:	e7bc      	b.n	80156be <_printf_i+0x146>
 8015744:	6833      	ldr	r3, [r6, #0]
 8015746:	1d1a      	adds	r2, r3, #4
 8015748:	6032      	str	r2, [r6, #0]
 801574a:	681e      	ldr	r6, [r3, #0]
 801574c:	6862      	ldr	r2, [r4, #4]
 801574e:	2100      	movs	r1, #0
 8015750:	4630      	mov	r0, r6
 8015752:	f7ea fd5d 	bl	8000210 <memchr>
 8015756:	b108      	cbz	r0, 801575c <_printf_i+0x1e4>
 8015758:	1b80      	subs	r0, r0, r6
 801575a:	6060      	str	r0, [r4, #4]
 801575c:	6863      	ldr	r3, [r4, #4]
 801575e:	6123      	str	r3, [r4, #16]
 8015760:	2300      	movs	r3, #0
 8015762:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015766:	e7aa      	b.n	80156be <_printf_i+0x146>
 8015768:	6923      	ldr	r3, [r4, #16]
 801576a:	4632      	mov	r2, r6
 801576c:	4649      	mov	r1, r9
 801576e:	4640      	mov	r0, r8
 8015770:	47d0      	blx	sl
 8015772:	3001      	adds	r0, #1
 8015774:	d0ad      	beq.n	80156d2 <_printf_i+0x15a>
 8015776:	6823      	ldr	r3, [r4, #0]
 8015778:	079b      	lsls	r3, r3, #30
 801577a:	d413      	bmi.n	80157a4 <_printf_i+0x22c>
 801577c:	68e0      	ldr	r0, [r4, #12]
 801577e:	9b03      	ldr	r3, [sp, #12]
 8015780:	4298      	cmp	r0, r3
 8015782:	bfb8      	it	lt
 8015784:	4618      	movlt	r0, r3
 8015786:	e7a6      	b.n	80156d6 <_printf_i+0x15e>
 8015788:	2301      	movs	r3, #1
 801578a:	4632      	mov	r2, r6
 801578c:	4649      	mov	r1, r9
 801578e:	4640      	mov	r0, r8
 8015790:	47d0      	blx	sl
 8015792:	3001      	adds	r0, #1
 8015794:	d09d      	beq.n	80156d2 <_printf_i+0x15a>
 8015796:	3501      	adds	r5, #1
 8015798:	68e3      	ldr	r3, [r4, #12]
 801579a:	9903      	ldr	r1, [sp, #12]
 801579c:	1a5b      	subs	r3, r3, r1
 801579e:	42ab      	cmp	r3, r5
 80157a0:	dcf2      	bgt.n	8015788 <_printf_i+0x210>
 80157a2:	e7eb      	b.n	801577c <_printf_i+0x204>
 80157a4:	2500      	movs	r5, #0
 80157a6:	f104 0619 	add.w	r6, r4, #25
 80157aa:	e7f5      	b.n	8015798 <_printf_i+0x220>
 80157ac:	0801acdf 	.word	0x0801acdf
 80157b0:	0801acf0 	.word	0x0801acf0

080157b4 <std>:
 80157b4:	2300      	movs	r3, #0
 80157b6:	b510      	push	{r4, lr}
 80157b8:	4604      	mov	r4, r0
 80157ba:	e9c0 3300 	strd	r3, r3, [r0]
 80157be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80157c2:	6083      	str	r3, [r0, #8]
 80157c4:	8181      	strh	r1, [r0, #12]
 80157c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80157c8:	81c2      	strh	r2, [r0, #14]
 80157ca:	6183      	str	r3, [r0, #24]
 80157cc:	4619      	mov	r1, r3
 80157ce:	2208      	movs	r2, #8
 80157d0:	305c      	adds	r0, #92	@ 0x5c
 80157d2:	f000 fa09 	bl	8015be8 <memset>
 80157d6:	4b0d      	ldr	r3, [pc, #52]	@ (801580c <std+0x58>)
 80157d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80157da:	4b0d      	ldr	r3, [pc, #52]	@ (8015810 <std+0x5c>)
 80157dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80157de:	4b0d      	ldr	r3, [pc, #52]	@ (8015814 <std+0x60>)
 80157e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80157e2:	4b0d      	ldr	r3, [pc, #52]	@ (8015818 <std+0x64>)
 80157e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80157e6:	4b0d      	ldr	r3, [pc, #52]	@ (801581c <std+0x68>)
 80157e8:	6224      	str	r4, [r4, #32]
 80157ea:	429c      	cmp	r4, r3
 80157ec:	d006      	beq.n	80157fc <std+0x48>
 80157ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80157f2:	4294      	cmp	r4, r2
 80157f4:	d002      	beq.n	80157fc <std+0x48>
 80157f6:	33d0      	adds	r3, #208	@ 0xd0
 80157f8:	429c      	cmp	r4, r3
 80157fa:	d105      	bne.n	8015808 <std+0x54>
 80157fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015800:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015804:	f000 ba66 	b.w	8015cd4 <__retarget_lock_init_recursive>
 8015808:	bd10      	pop	{r4, pc}
 801580a:	bf00      	nop
 801580c:	08015a19 	.word	0x08015a19
 8015810:	08015a3b 	.word	0x08015a3b
 8015814:	08015a73 	.word	0x08015a73
 8015818:	08015a97 	.word	0x08015a97
 801581c:	20008b98 	.word	0x20008b98

08015820 <stdio_exit_handler>:
 8015820:	4a02      	ldr	r2, [pc, #8]	@ (801582c <stdio_exit_handler+0xc>)
 8015822:	4903      	ldr	r1, [pc, #12]	@ (8015830 <stdio_exit_handler+0x10>)
 8015824:	4803      	ldr	r0, [pc, #12]	@ (8015834 <stdio_exit_handler+0x14>)
 8015826:	f000 b869 	b.w	80158fc <_fwalk_sglue>
 801582a:	bf00      	nop
 801582c:	20000318 	.word	0x20000318
 8015830:	08017669 	.word	0x08017669
 8015834:	20000328 	.word	0x20000328

08015838 <cleanup_stdio>:
 8015838:	6841      	ldr	r1, [r0, #4]
 801583a:	4b0c      	ldr	r3, [pc, #48]	@ (801586c <cleanup_stdio+0x34>)
 801583c:	4299      	cmp	r1, r3
 801583e:	b510      	push	{r4, lr}
 8015840:	4604      	mov	r4, r0
 8015842:	d001      	beq.n	8015848 <cleanup_stdio+0x10>
 8015844:	f001 ff10 	bl	8017668 <_fflush_r>
 8015848:	68a1      	ldr	r1, [r4, #8]
 801584a:	4b09      	ldr	r3, [pc, #36]	@ (8015870 <cleanup_stdio+0x38>)
 801584c:	4299      	cmp	r1, r3
 801584e:	d002      	beq.n	8015856 <cleanup_stdio+0x1e>
 8015850:	4620      	mov	r0, r4
 8015852:	f001 ff09 	bl	8017668 <_fflush_r>
 8015856:	68e1      	ldr	r1, [r4, #12]
 8015858:	4b06      	ldr	r3, [pc, #24]	@ (8015874 <cleanup_stdio+0x3c>)
 801585a:	4299      	cmp	r1, r3
 801585c:	d004      	beq.n	8015868 <cleanup_stdio+0x30>
 801585e:	4620      	mov	r0, r4
 8015860:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015864:	f001 bf00 	b.w	8017668 <_fflush_r>
 8015868:	bd10      	pop	{r4, pc}
 801586a:	bf00      	nop
 801586c:	20008b98 	.word	0x20008b98
 8015870:	20008c00 	.word	0x20008c00
 8015874:	20008c68 	.word	0x20008c68

08015878 <global_stdio_init.part.0>:
 8015878:	b510      	push	{r4, lr}
 801587a:	4b0b      	ldr	r3, [pc, #44]	@ (80158a8 <global_stdio_init.part.0+0x30>)
 801587c:	4c0b      	ldr	r4, [pc, #44]	@ (80158ac <global_stdio_init.part.0+0x34>)
 801587e:	4a0c      	ldr	r2, [pc, #48]	@ (80158b0 <global_stdio_init.part.0+0x38>)
 8015880:	601a      	str	r2, [r3, #0]
 8015882:	4620      	mov	r0, r4
 8015884:	2200      	movs	r2, #0
 8015886:	2104      	movs	r1, #4
 8015888:	f7ff ff94 	bl	80157b4 <std>
 801588c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8015890:	2201      	movs	r2, #1
 8015892:	2109      	movs	r1, #9
 8015894:	f7ff ff8e 	bl	80157b4 <std>
 8015898:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801589c:	2202      	movs	r2, #2
 801589e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80158a2:	2112      	movs	r1, #18
 80158a4:	f7ff bf86 	b.w	80157b4 <std>
 80158a8:	20008cd0 	.word	0x20008cd0
 80158ac:	20008b98 	.word	0x20008b98
 80158b0:	08015821 	.word	0x08015821

080158b4 <__sfp_lock_acquire>:
 80158b4:	4801      	ldr	r0, [pc, #4]	@ (80158bc <__sfp_lock_acquire+0x8>)
 80158b6:	f000 ba0e 	b.w	8015cd6 <__retarget_lock_acquire_recursive>
 80158ba:	bf00      	nop
 80158bc:	20008cd9 	.word	0x20008cd9

080158c0 <__sfp_lock_release>:
 80158c0:	4801      	ldr	r0, [pc, #4]	@ (80158c8 <__sfp_lock_release+0x8>)
 80158c2:	f000 ba09 	b.w	8015cd8 <__retarget_lock_release_recursive>
 80158c6:	bf00      	nop
 80158c8:	20008cd9 	.word	0x20008cd9

080158cc <__sinit>:
 80158cc:	b510      	push	{r4, lr}
 80158ce:	4604      	mov	r4, r0
 80158d0:	f7ff fff0 	bl	80158b4 <__sfp_lock_acquire>
 80158d4:	6a23      	ldr	r3, [r4, #32]
 80158d6:	b11b      	cbz	r3, 80158e0 <__sinit+0x14>
 80158d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80158dc:	f7ff bff0 	b.w	80158c0 <__sfp_lock_release>
 80158e0:	4b04      	ldr	r3, [pc, #16]	@ (80158f4 <__sinit+0x28>)
 80158e2:	6223      	str	r3, [r4, #32]
 80158e4:	4b04      	ldr	r3, [pc, #16]	@ (80158f8 <__sinit+0x2c>)
 80158e6:	681b      	ldr	r3, [r3, #0]
 80158e8:	2b00      	cmp	r3, #0
 80158ea:	d1f5      	bne.n	80158d8 <__sinit+0xc>
 80158ec:	f7ff ffc4 	bl	8015878 <global_stdio_init.part.0>
 80158f0:	e7f2      	b.n	80158d8 <__sinit+0xc>
 80158f2:	bf00      	nop
 80158f4:	08015839 	.word	0x08015839
 80158f8:	20008cd0 	.word	0x20008cd0

080158fc <_fwalk_sglue>:
 80158fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015900:	4607      	mov	r7, r0
 8015902:	4688      	mov	r8, r1
 8015904:	4614      	mov	r4, r2
 8015906:	2600      	movs	r6, #0
 8015908:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801590c:	f1b9 0901 	subs.w	r9, r9, #1
 8015910:	d505      	bpl.n	801591e <_fwalk_sglue+0x22>
 8015912:	6824      	ldr	r4, [r4, #0]
 8015914:	2c00      	cmp	r4, #0
 8015916:	d1f7      	bne.n	8015908 <_fwalk_sglue+0xc>
 8015918:	4630      	mov	r0, r6
 801591a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801591e:	89ab      	ldrh	r3, [r5, #12]
 8015920:	2b01      	cmp	r3, #1
 8015922:	d907      	bls.n	8015934 <_fwalk_sglue+0x38>
 8015924:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015928:	3301      	adds	r3, #1
 801592a:	d003      	beq.n	8015934 <_fwalk_sglue+0x38>
 801592c:	4629      	mov	r1, r5
 801592e:	4638      	mov	r0, r7
 8015930:	47c0      	blx	r8
 8015932:	4306      	orrs	r6, r0
 8015934:	3568      	adds	r5, #104	@ 0x68
 8015936:	e7e9      	b.n	801590c <_fwalk_sglue+0x10>

08015938 <iprintf>:
 8015938:	b40f      	push	{r0, r1, r2, r3}
 801593a:	b507      	push	{r0, r1, r2, lr}
 801593c:	4906      	ldr	r1, [pc, #24]	@ (8015958 <iprintf+0x20>)
 801593e:	ab04      	add	r3, sp, #16
 8015940:	6808      	ldr	r0, [r1, #0]
 8015942:	f853 2b04 	ldr.w	r2, [r3], #4
 8015946:	6881      	ldr	r1, [r0, #8]
 8015948:	9301      	str	r3, [sp, #4]
 801594a:	f001 fcf1 	bl	8017330 <_vfiprintf_r>
 801594e:	b003      	add	sp, #12
 8015950:	f85d eb04 	ldr.w	lr, [sp], #4
 8015954:	b004      	add	sp, #16
 8015956:	4770      	bx	lr
 8015958:	20000324 	.word	0x20000324

0801595c <_puts_r>:
 801595c:	6a03      	ldr	r3, [r0, #32]
 801595e:	b570      	push	{r4, r5, r6, lr}
 8015960:	6884      	ldr	r4, [r0, #8]
 8015962:	4605      	mov	r5, r0
 8015964:	460e      	mov	r6, r1
 8015966:	b90b      	cbnz	r3, 801596c <_puts_r+0x10>
 8015968:	f7ff ffb0 	bl	80158cc <__sinit>
 801596c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801596e:	07db      	lsls	r3, r3, #31
 8015970:	d405      	bmi.n	801597e <_puts_r+0x22>
 8015972:	89a3      	ldrh	r3, [r4, #12]
 8015974:	0598      	lsls	r0, r3, #22
 8015976:	d402      	bmi.n	801597e <_puts_r+0x22>
 8015978:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801597a:	f000 f9ac 	bl	8015cd6 <__retarget_lock_acquire_recursive>
 801597e:	89a3      	ldrh	r3, [r4, #12]
 8015980:	0719      	lsls	r1, r3, #28
 8015982:	d502      	bpl.n	801598a <_puts_r+0x2e>
 8015984:	6923      	ldr	r3, [r4, #16]
 8015986:	2b00      	cmp	r3, #0
 8015988:	d135      	bne.n	80159f6 <_puts_r+0x9a>
 801598a:	4621      	mov	r1, r4
 801598c:	4628      	mov	r0, r5
 801598e:	f000 f8c5 	bl	8015b1c <__swsetup_r>
 8015992:	b380      	cbz	r0, 80159f6 <_puts_r+0x9a>
 8015994:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8015998:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801599a:	07da      	lsls	r2, r3, #31
 801599c:	d405      	bmi.n	80159aa <_puts_r+0x4e>
 801599e:	89a3      	ldrh	r3, [r4, #12]
 80159a0:	059b      	lsls	r3, r3, #22
 80159a2:	d402      	bmi.n	80159aa <_puts_r+0x4e>
 80159a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80159a6:	f000 f997 	bl	8015cd8 <__retarget_lock_release_recursive>
 80159aa:	4628      	mov	r0, r5
 80159ac:	bd70      	pop	{r4, r5, r6, pc}
 80159ae:	2b00      	cmp	r3, #0
 80159b0:	da04      	bge.n	80159bc <_puts_r+0x60>
 80159b2:	69a2      	ldr	r2, [r4, #24]
 80159b4:	429a      	cmp	r2, r3
 80159b6:	dc17      	bgt.n	80159e8 <_puts_r+0x8c>
 80159b8:	290a      	cmp	r1, #10
 80159ba:	d015      	beq.n	80159e8 <_puts_r+0x8c>
 80159bc:	6823      	ldr	r3, [r4, #0]
 80159be:	1c5a      	adds	r2, r3, #1
 80159c0:	6022      	str	r2, [r4, #0]
 80159c2:	7019      	strb	r1, [r3, #0]
 80159c4:	68a3      	ldr	r3, [r4, #8]
 80159c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80159ca:	3b01      	subs	r3, #1
 80159cc:	60a3      	str	r3, [r4, #8]
 80159ce:	2900      	cmp	r1, #0
 80159d0:	d1ed      	bne.n	80159ae <_puts_r+0x52>
 80159d2:	2b00      	cmp	r3, #0
 80159d4:	da11      	bge.n	80159fa <_puts_r+0x9e>
 80159d6:	4622      	mov	r2, r4
 80159d8:	210a      	movs	r1, #10
 80159da:	4628      	mov	r0, r5
 80159dc:	f000 f85f 	bl	8015a9e <__swbuf_r>
 80159e0:	3001      	adds	r0, #1
 80159e2:	d0d7      	beq.n	8015994 <_puts_r+0x38>
 80159e4:	250a      	movs	r5, #10
 80159e6:	e7d7      	b.n	8015998 <_puts_r+0x3c>
 80159e8:	4622      	mov	r2, r4
 80159ea:	4628      	mov	r0, r5
 80159ec:	f000 f857 	bl	8015a9e <__swbuf_r>
 80159f0:	3001      	adds	r0, #1
 80159f2:	d1e7      	bne.n	80159c4 <_puts_r+0x68>
 80159f4:	e7ce      	b.n	8015994 <_puts_r+0x38>
 80159f6:	3e01      	subs	r6, #1
 80159f8:	e7e4      	b.n	80159c4 <_puts_r+0x68>
 80159fa:	6823      	ldr	r3, [r4, #0]
 80159fc:	1c5a      	adds	r2, r3, #1
 80159fe:	6022      	str	r2, [r4, #0]
 8015a00:	220a      	movs	r2, #10
 8015a02:	701a      	strb	r2, [r3, #0]
 8015a04:	e7ee      	b.n	80159e4 <_puts_r+0x88>
	...

08015a08 <puts>:
 8015a08:	4b02      	ldr	r3, [pc, #8]	@ (8015a14 <puts+0xc>)
 8015a0a:	4601      	mov	r1, r0
 8015a0c:	6818      	ldr	r0, [r3, #0]
 8015a0e:	f7ff bfa5 	b.w	801595c <_puts_r>
 8015a12:	bf00      	nop
 8015a14:	20000324 	.word	0x20000324

08015a18 <__sread>:
 8015a18:	b510      	push	{r4, lr}
 8015a1a:	460c      	mov	r4, r1
 8015a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015a20:	f000 f910 	bl	8015c44 <_read_r>
 8015a24:	2800      	cmp	r0, #0
 8015a26:	bfab      	itete	ge
 8015a28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8015a2a:	89a3      	ldrhlt	r3, [r4, #12]
 8015a2c:	181b      	addge	r3, r3, r0
 8015a2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8015a32:	bfac      	ite	ge
 8015a34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015a36:	81a3      	strhlt	r3, [r4, #12]
 8015a38:	bd10      	pop	{r4, pc}

08015a3a <__swrite>:
 8015a3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a3e:	461f      	mov	r7, r3
 8015a40:	898b      	ldrh	r3, [r1, #12]
 8015a42:	05db      	lsls	r3, r3, #23
 8015a44:	4605      	mov	r5, r0
 8015a46:	460c      	mov	r4, r1
 8015a48:	4616      	mov	r6, r2
 8015a4a:	d505      	bpl.n	8015a58 <__swrite+0x1e>
 8015a4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015a50:	2302      	movs	r3, #2
 8015a52:	2200      	movs	r2, #0
 8015a54:	f000 f8e4 	bl	8015c20 <_lseek_r>
 8015a58:	89a3      	ldrh	r3, [r4, #12]
 8015a5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015a5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015a62:	81a3      	strh	r3, [r4, #12]
 8015a64:	4632      	mov	r2, r6
 8015a66:	463b      	mov	r3, r7
 8015a68:	4628      	mov	r0, r5
 8015a6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015a6e:	f000 b8fb 	b.w	8015c68 <_write_r>

08015a72 <__sseek>:
 8015a72:	b510      	push	{r4, lr}
 8015a74:	460c      	mov	r4, r1
 8015a76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015a7a:	f000 f8d1 	bl	8015c20 <_lseek_r>
 8015a7e:	1c43      	adds	r3, r0, #1
 8015a80:	89a3      	ldrh	r3, [r4, #12]
 8015a82:	bf15      	itete	ne
 8015a84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8015a86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8015a8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8015a8e:	81a3      	strheq	r3, [r4, #12]
 8015a90:	bf18      	it	ne
 8015a92:	81a3      	strhne	r3, [r4, #12]
 8015a94:	bd10      	pop	{r4, pc}

08015a96 <__sclose>:
 8015a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015a9a:	f000 b8b1 	b.w	8015c00 <_close_r>

08015a9e <__swbuf_r>:
 8015a9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015aa0:	460e      	mov	r6, r1
 8015aa2:	4614      	mov	r4, r2
 8015aa4:	4605      	mov	r5, r0
 8015aa6:	b118      	cbz	r0, 8015ab0 <__swbuf_r+0x12>
 8015aa8:	6a03      	ldr	r3, [r0, #32]
 8015aaa:	b90b      	cbnz	r3, 8015ab0 <__swbuf_r+0x12>
 8015aac:	f7ff ff0e 	bl	80158cc <__sinit>
 8015ab0:	69a3      	ldr	r3, [r4, #24]
 8015ab2:	60a3      	str	r3, [r4, #8]
 8015ab4:	89a3      	ldrh	r3, [r4, #12]
 8015ab6:	071a      	lsls	r2, r3, #28
 8015ab8:	d501      	bpl.n	8015abe <__swbuf_r+0x20>
 8015aba:	6923      	ldr	r3, [r4, #16]
 8015abc:	b943      	cbnz	r3, 8015ad0 <__swbuf_r+0x32>
 8015abe:	4621      	mov	r1, r4
 8015ac0:	4628      	mov	r0, r5
 8015ac2:	f000 f82b 	bl	8015b1c <__swsetup_r>
 8015ac6:	b118      	cbz	r0, 8015ad0 <__swbuf_r+0x32>
 8015ac8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8015acc:	4638      	mov	r0, r7
 8015ace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015ad0:	6823      	ldr	r3, [r4, #0]
 8015ad2:	6922      	ldr	r2, [r4, #16]
 8015ad4:	1a98      	subs	r0, r3, r2
 8015ad6:	6963      	ldr	r3, [r4, #20]
 8015ad8:	b2f6      	uxtb	r6, r6
 8015ada:	4283      	cmp	r3, r0
 8015adc:	4637      	mov	r7, r6
 8015ade:	dc05      	bgt.n	8015aec <__swbuf_r+0x4e>
 8015ae0:	4621      	mov	r1, r4
 8015ae2:	4628      	mov	r0, r5
 8015ae4:	f001 fdc0 	bl	8017668 <_fflush_r>
 8015ae8:	2800      	cmp	r0, #0
 8015aea:	d1ed      	bne.n	8015ac8 <__swbuf_r+0x2a>
 8015aec:	68a3      	ldr	r3, [r4, #8]
 8015aee:	3b01      	subs	r3, #1
 8015af0:	60a3      	str	r3, [r4, #8]
 8015af2:	6823      	ldr	r3, [r4, #0]
 8015af4:	1c5a      	adds	r2, r3, #1
 8015af6:	6022      	str	r2, [r4, #0]
 8015af8:	701e      	strb	r6, [r3, #0]
 8015afa:	6962      	ldr	r2, [r4, #20]
 8015afc:	1c43      	adds	r3, r0, #1
 8015afe:	429a      	cmp	r2, r3
 8015b00:	d004      	beq.n	8015b0c <__swbuf_r+0x6e>
 8015b02:	89a3      	ldrh	r3, [r4, #12]
 8015b04:	07db      	lsls	r3, r3, #31
 8015b06:	d5e1      	bpl.n	8015acc <__swbuf_r+0x2e>
 8015b08:	2e0a      	cmp	r6, #10
 8015b0a:	d1df      	bne.n	8015acc <__swbuf_r+0x2e>
 8015b0c:	4621      	mov	r1, r4
 8015b0e:	4628      	mov	r0, r5
 8015b10:	f001 fdaa 	bl	8017668 <_fflush_r>
 8015b14:	2800      	cmp	r0, #0
 8015b16:	d0d9      	beq.n	8015acc <__swbuf_r+0x2e>
 8015b18:	e7d6      	b.n	8015ac8 <__swbuf_r+0x2a>
	...

08015b1c <__swsetup_r>:
 8015b1c:	b538      	push	{r3, r4, r5, lr}
 8015b1e:	4b29      	ldr	r3, [pc, #164]	@ (8015bc4 <__swsetup_r+0xa8>)
 8015b20:	4605      	mov	r5, r0
 8015b22:	6818      	ldr	r0, [r3, #0]
 8015b24:	460c      	mov	r4, r1
 8015b26:	b118      	cbz	r0, 8015b30 <__swsetup_r+0x14>
 8015b28:	6a03      	ldr	r3, [r0, #32]
 8015b2a:	b90b      	cbnz	r3, 8015b30 <__swsetup_r+0x14>
 8015b2c:	f7ff fece 	bl	80158cc <__sinit>
 8015b30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015b34:	0719      	lsls	r1, r3, #28
 8015b36:	d422      	bmi.n	8015b7e <__swsetup_r+0x62>
 8015b38:	06da      	lsls	r2, r3, #27
 8015b3a:	d407      	bmi.n	8015b4c <__swsetup_r+0x30>
 8015b3c:	2209      	movs	r2, #9
 8015b3e:	602a      	str	r2, [r5, #0]
 8015b40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015b44:	81a3      	strh	r3, [r4, #12]
 8015b46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015b4a:	e033      	b.n	8015bb4 <__swsetup_r+0x98>
 8015b4c:	0758      	lsls	r0, r3, #29
 8015b4e:	d512      	bpl.n	8015b76 <__swsetup_r+0x5a>
 8015b50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015b52:	b141      	cbz	r1, 8015b66 <__swsetup_r+0x4a>
 8015b54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015b58:	4299      	cmp	r1, r3
 8015b5a:	d002      	beq.n	8015b62 <__swsetup_r+0x46>
 8015b5c:	4628      	mov	r0, r5
 8015b5e:	f000 ff43 	bl	80169e8 <_free_r>
 8015b62:	2300      	movs	r3, #0
 8015b64:	6363      	str	r3, [r4, #52]	@ 0x34
 8015b66:	89a3      	ldrh	r3, [r4, #12]
 8015b68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015b6c:	81a3      	strh	r3, [r4, #12]
 8015b6e:	2300      	movs	r3, #0
 8015b70:	6063      	str	r3, [r4, #4]
 8015b72:	6923      	ldr	r3, [r4, #16]
 8015b74:	6023      	str	r3, [r4, #0]
 8015b76:	89a3      	ldrh	r3, [r4, #12]
 8015b78:	f043 0308 	orr.w	r3, r3, #8
 8015b7c:	81a3      	strh	r3, [r4, #12]
 8015b7e:	6923      	ldr	r3, [r4, #16]
 8015b80:	b94b      	cbnz	r3, 8015b96 <__swsetup_r+0x7a>
 8015b82:	89a3      	ldrh	r3, [r4, #12]
 8015b84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015b8c:	d003      	beq.n	8015b96 <__swsetup_r+0x7a>
 8015b8e:	4621      	mov	r1, r4
 8015b90:	4628      	mov	r0, r5
 8015b92:	f001 fdc9 	bl	8017728 <__smakebuf_r>
 8015b96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015b9a:	f013 0201 	ands.w	r2, r3, #1
 8015b9e:	d00a      	beq.n	8015bb6 <__swsetup_r+0x9a>
 8015ba0:	2200      	movs	r2, #0
 8015ba2:	60a2      	str	r2, [r4, #8]
 8015ba4:	6962      	ldr	r2, [r4, #20]
 8015ba6:	4252      	negs	r2, r2
 8015ba8:	61a2      	str	r2, [r4, #24]
 8015baa:	6922      	ldr	r2, [r4, #16]
 8015bac:	b942      	cbnz	r2, 8015bc0 <__swsetup_r+0xa4>
 8015bae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015bb2:	d1c5      	bne.n	8015b40 <__swsetup_r+0x24>
 8015bb4:	bd38      	pop	{r3, r4, r5, pc}
 8015bb6:	0799      	lsls	r1, r3, #30
 8015bb8:	bf58      	it	pl
 8015bba:	6962      	ldrpl	r2, [r4, #20]
 8015bbc:	60a2      	str	r2, [r4, #8]
 8015bbe:	e7f4      	b.n	8015baa <__swsetup_r+0x8e>
 8015bc0:	2000      	movs	r0, #0
 8015bc2:	e7f7      	b.n	8015bb4 <__swsetup_r+0x98>
 8015bc4:	20000324 	.word	0x20000324

08015bc8 <memcmp>:
 8015bc8:	b510      	push	{r4, lr}
 8015bca:	3901      	subs	r1, #1
 8015bcc:	4402      	add	r2, r0
 8015bce:	4290      	cmp	r0, r2
 8015bd0:	d101      	bne.n	8015bd6 <memcmp+0xe>
 8015bd2:	2000      	movs	r0, #0
 8015bd4:	e005      	b.n	8015be2 <memcmp+0x1a>
 8015bd6:	7803      	ldrb	r3, [r0, #0]
 8015bd8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8015bdc:	42a3      	cmp	r3, r4
 8015bde:	d001      	beq.n	8015be4 <memcmp+0x1c>
 8015be0:	1b18      	subs	r0, r3, r4
 8015be2:	bd10      	pop	{r4, pc}
 8015be4:	3001      	adds	r0, #1
 8015be6:	e7f2      	b.n	8015bce <memcmp+0x6>

08015be8 <memset>:
 8015be8:	4402      	add	r2, r0
 8015bea:	4603      	mov	r3, r0
 8015bec:	4293      	cmp	r3, r2
 8015bee:	d100      	bne.n	8015bf2 <memset+0xa>
 8015bf0:	4770      	bx	lr
 8015bf2:	f803 1b01 	strb.w	r1, [r3], #1
 8015bf6:	e7f9      	b.n	8015bec <memset+0x4>

08015bf8 <_localeconv_r>:
 8015bf8:	4800      	ldr	r0, [pc, #0]	@ (8015bfc <_localeconv_r+0x4>)
 8015bfa:	4770      	bx	lr
 8015bfc:	20000464 	.word	0x20000464

08015c00 <_close_r>:
 8015c00:	b538      	push	{r3, r4, r5, lr}
 8015c02:	4d06      	ldr	r5, [pc, #24]	@ (8015c1c <_close_r+0x1c>)
 8015c04:	2300      	movs	r3, #0
 8015c06:	4604      	mov	r4, r0
 8015c08:	4608      	mov	r0, r1
 8015c0a:	602b      	str	r3, [r5, #0]
 8015c0c:	f7ee fa6c 	bl	80040e8 <_close>
 8015c10:	1c43      	adds	r3, r0, #1
 8015c12:	d102      	bne.n	8015c1a <_close_r+0x1a>
 8015c14:	682b      	ldr	r3, [r5, #0]
 8015c16:	b103      	cbz	r3, 8015c1a <_close_r+0x1a>
 8015c18:	6023      	str	r3, [r4, #0]
 8015c1a:	bd38      	pop	{r3, r4, r5, pc}
 8015c1c:	20008cd4 	.word	0x20008cd4

08015c20 <_lseek_r>:
 8015c20:	b538      	push	{r3, r4, r5, lr}
 8015c22:	4d07      	ldr	r5, [pc, #28]	@ (8015c40 <_lseek_r+0x20>)
 8015c24:	4604      	mov	r4, r0
 8015c26:	4608      	mov	r0, r1
 8015c28:	4611      	mov	r1, r2
 8015c2a:	2200      	movs	r2, #0
 8015c2c:	602a      	str	r2, [r5, #0]
 8015c2e:	461a      	mov	r2, r3
 8015c30:	f7ee fa81 	bl	8004136 <_lseek>
 8015c34:	1c43      	adds	r3, r0, #1
 8015c36:	d102      	bne.n	8015c3e <_lseek_r+0x1e>
 8015c38:	682b      	ldr	r3, [r5, #0]
 8015c3a:	b103      	cbz	r3, 8015c3e <_lseek_r+0x1e>
 8015c3c:	6023      	str	r3, [r4, #0]
 8015c3e:	bd38      	pop	{r3, r4, r5, pc}
 8015c40:	20008cd4 	.word	0x20008cd4

08015c44 <_read_r>:
 8015c44:	b538      	push	{r3, r4, r5, lr}
 8015c46:	4d07      	ldr	r5, [pc, #28]	@ (8015c64 <_read_r+0x20>)
 8015c48:	4604      	mov	r4, r0
 8015c4a:	4608      	mov	r0, r1
 8015c4c:	4611      	mov	r1, r2
 8015c4e:	2200      	movs	r2, #0
 8015c50:	602a      	str	r2, [r5, #0]
 8015c52:	461a      	mov	r2, r3
 8015c54:	f7ee fa2b 	bl	80040ae <_read>
 8015c58:	1c43      	adds	r3, r0, #1
 8015c5a:	d102      	bne.n	8015c62 <_read_r+0x1e>
 8015c5c:	682b      	ldr	r3, [r5, #0]
 8015c5e:	b103      	cbz	r3, 8015c62 <_read_r+0x1e>
 8015c60:	6023      	str	r3, [r4, #0]
 8015c62:	bd38      	pop	{r3, r4, r5, pc}
 8015c64:	20008cd4 	.word	0x20008cd4

08015c68 <_write_r>:
 8015c68:	b538      	push	{r3, r4, r5, lr}
 8015c6a:	4d07      	ldr	r5, [pc, #28]	@ (8015c88 <_write_r+0x20>)
 8015c6c:	4604      	mov	r4, r0
 8015c6e:	4608      	mov	r0, r1
 8015c70:	4611      	mov	r1, r2
 8015c72:	2200      	movs	r2, #0
 8015c74:	602a      	str	r2, [r5, #0]
 8015c76:	461a      	mov	r2, r3
 8015c78:	f7ec fb2e 	bl	80022d8 <_write>
 8015c7c:	1c43      	adds	r3, r0, #1
 8015c7e:	d102      	bne.n	8015c86 <_write_r+0x1e>
 8015c80:	682b      	ldr	r3, [r5, #0]
 8015c82:	b103      	cbz	r3, 8015c86 <_write_r+0x1e>
 8015c84:	6023      	str	r3, [r4, #0]
 8015c86:	bd38      	pop	{r3, r4, r5, pc}
 8015c88:	20008cd4 	.word	0x20008cd4

08015c8c <__libc_init_array>:
 8015c8c:	b570      	push	{r4, r5, r6, lr}
 8015c8e:	4d0d      	ldr	r5, [pc, #52]	@ (8015cc4 <__libc_init_array+0x38>)
 8015c90:	4c0d      	ldr	r4, [pc, #52]	@ (8015cc8 <__libc_init_array+0x3c>)
 8015c92:	1b64      	subs	r4, r4, r5
 8015c94:	10a4      	asrs	r4, r4, #2
 8015c96:	2600      	movs	r6, #0
 8015c98:	42a6      	cmp	r6, r4
 8015c9a:	d109      	bne.n	8015cb0 <__libc_init_array+0x24>
 8015c9c:	4d0b      	ldr	r5, [pc, #44]	@ (8015ccc <__libc_init_array+0x40>)
 8015c9e:	4c0c      	ldr	r4, [pc, #48]	@ (8015cd0 <__libc_init_array+0x44>)
 8015ca0:	f001 fe6e 	bl	8017980 <_init>
 8015ca4:	1b64      	subs	r4, r4, r5
 8015ca6:	10a4      	asrs	r4, r4, #2
 8015ca8:	2600      	movs	r6, #0
 8015caa:	42a6      	cmp	r6, r4
 8015cac:	d105      	bne.n	8015cba <__libc_init_array+0x2e>
 8015cae:	bd70      	pop	{r4, r5, r6, pc}
 8015cb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8015cb4:	4798      	blx	r3
 8015cb6:	3601      	adds	r6, #1
 8015cb8:	e7ee      	b.n	8015c98 <__libc_init_array+0xc>
 8015cba:	f855 3b04 	ldr.w	r3, [r5], #4
 8015cbe:	4798      	blx	r3
 8015cc0:	3601      	adds	r6, #1
 8015cc2:	e7f2      	b.n	8015caa <__libc_init_array+0x1e>
 8015cc4:	0801b038 	.word	0x0801b038
 8015cc8:	0801b038 	.word	0x0801b038
 8015ccc:	0801b038 	.word	0x0801b038
 8015cd0:	0801b03c 	.word	0x0801b03c

08015cd4 <__retarget_lock_init_recursive>:
 8015cd4:	4770      	bx	lr

08015cd6 <__retarget_lock_acquire_recursive>:
 8015cd6:	4770      	bx	lr

08015cd8 <__retarget_lock_release_recursive>:
 8015cd8:	4770      	bx	lr

08015cda <memcpy>:
 8015cda:	440a      	add	r2, r1
 8015cdc:	4291      	cmp	r1, r2
 8015cde:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8015ce2:	d100      	bne.n	8015ce6 <memcpy+0xc>
 8015ce4:	4770      	bx	lr
 8015ce6:	b510      	push	{r4, lr}
 8015ce8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015cec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015cf0:	4291      	cmp	r1, r2
 8015cf2:	d1f9      	bne.n	8015ce8 <memcpy+0xe>
 8015cf4:	bd10      	pop	{r4, pc}
	...

08015cf8 <__assert_func>:
 8015cf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015cfa:	4614      	mov	r4, r2
 8015cfc:	461a      	mov	r2, r3
 8015cfe:	4b09      	ldr	r3, [pc, #36]	@ (8015d24 <__assert_func+0x2c>)
 8015d00:	681b      	ldr	r3, [r3, #0]
 8015d02:	4605      	mov	r5, r0
 8015d04:	68d8      	ldr	r0, [r3, #12]
 8015d06:	b14c      	cbz	r4, 8015d1c <__assert_func+0x24>
 8015d08:	4b07      	ldr	r3, [pc, #28]	@ (8015d28 <__assert_func+0x30>)
 8015d0a:	9100      	str	r1, [sp, #0]
 8015d0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015d10:	4906      	ldr	r1, [pc, #24]	@ (8015d2c <__assert_func+0x34>)
 8015d12:	462b      	mov	r3, r5
 8015d14:	f001 fcd0 	bl	80176b8 <fiprintf>
 8015d18:	f001 fd74 	bl	8017804 <abort>
 8015d1c:	4b04      	ldr	r3, [pc, #16]	@ (8015d30 <__assert_func+0x38>)
 8015d1e:	461c      	mov	r4, r3
 8015d20:	e7f3      	b.n	8015d0a <__assert_func+0x12>
 8015d22:	bf00      	nop
 8015d24:	20000324 	.word	0x20000324
 8015d28:	0801ad01 	.word	0x0801ad01
 8015d2c:	0801ad0e 	.word	0x0801ad0e
 8015d30:	0801ad3c 	.word	0x0801ad3c

08015d34 <quorem>:
 8015d34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d38:	6903      	ldr	r3, [r0, #16]
 8015d3a:	690c      	ldr	r4, [r1, #16]
 8015d3c:	42a3      	cmp	r3, r4
 8015d3e:	4607      	mov	r7, r0
 8015d40:	db7e      	blt.n	8015e40 <quorem+0x10c>
 8015d42:	3c01      	subs	r4, #1
 8015d44:	f101 0814 	add.w	r8, r1, #20
 8015d48:	00a3      	lsls	r3, r4, #2
 8015d4a:	f100 0514 	add.w	r5, r0, #20
 8015d4e:	9300      	str	r3, [sp, #0]
 8015d50:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015d54:	9301      	str	r3, [sp, #4]
 8015d56:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015d5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015d5e:	3301      	adds	r3, #1
 8015d60:	429a      	cmp	r2, r3
 8015d62:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015d66:	fbb2 f6f3 	udiv	r6, r2, r3
 8015d6a:	d32e      	bcc.n	8015dca <quorem+0x96>
 8015d6c:	f04f 0a00 	mov.w	sl, #0
 8015d70:	46c4      	mov	ip, r8
 8015d72:	46ae      	mov	lr, r5
 8015d74:	46d3      	mov	fp, sl
 8015d76:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015d7a:	b298      	uxth	r0, r3
 8015d7c:	fb06 a000 	mla	r0, r6, r0, sl
 8015d80:	0c02      	lsrs	r2, r0, #16
 8015d82:	0c1b      	lsrs	r3, r3, #16
 8015d84:	fb06 2303 	mla	r3, r6, r3, r2
 8015d88:	f8de 2000 	ldr.w	r2, [lr]
 8015d8c:	b280      	uxth	r0, r0
 8015d8e:	b292      	uxth	r2, r2
 8015d90:	1a12      	subs	r2, r2, r0
 8015d92:	445a      	add	r2, fp
 8015d94:	f8de 0000 	ldr.w	r0, [lr]
 8015d98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015d9c:	b29b      	uxth	r3, r3
 8015d9e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8015da2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8015da6:	b292      	uxth	r2, r2
 8015da8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8015dac:	45e1      	cmp	r9, ip
 8015dae:	f84e 2b04 	str.w	r2, [lr], #4
 8015db2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8015db6:	d2de      	bcs.n	8015d76 <quorem+0x42>
 8015db8:	9b00      	ldr	r3, [sp, #0]
 8015dba:	58eb      	ldr	r3, [r5, r3]
 8015dbc:	b92b      	cbnz	r3, 8015dca <quorem+0x96>
 8015dbe:	9b01      	ldr	r3, [sp, #4]
 8015dc0:	3b04      	subs	r3, #4
 8015dc2:	429d      	cmp	r5, r3
 8015dc4:	461a      	mov	r2, r3
 8015dc6:	d32f      	bcc.n	8015e28 <quorem+0xf4>
 8015dc8:	613c      	str	r4, [r7, #16]
 8015dca:	4638      	mov	r0, r7
 8015dcc:	f001 f97e 	bl	80170cc <__mcmp>
 8015dd0:	2800      	cmp	r0, #0
 8015dd2:	db25      	blt.n	8015e20 <quorem+0xec>
 8015dd4:	4629      	mov	r1, r5
 8015dd6:	2000      	movs	r0, #0
 8015dd8:	f858 2b04 	ldr.w	r2, [r8], #4
 8015ddc:	f8d1 c000 	ldr.w	ip, [r1]
 8015de0:	fa1f fe82 	uxth.w	lr, r2
 8015de4:	fa1f f38c 	uxth.w	r3, ip
 8015de8:	eba3 030e 	sub.w	r3, r3, lr
 8015dec:	4403      	add	r3, r0
 8015dee:	0c12      	lsrs	r2, r2, #16
 8015df0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015df4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015df8:	b29b      	uxth	r3, r3
 8015dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015dfe:	45c1      	cmp	r9, r8
 8015e00:	f841 3b04 	str.w	r3, [r1], #4
 8015e04:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015e08:	d2e6      	bcs.n	8015dd8 <quorem+0xa4>
 8015e0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015e0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015e12:	b922      	cbnz	r2, 8015e1e <quorem+0xea>
 8015e14:	3b04      	subs	r3, #4
 8015e16:	429d      	cmp	r5, r3
 8015e18:	461a      	mov	r2, r3
 8015e1a:	d30b      	bcc.n	8015e34 <quorem+0x100>
 8015e1c:	613c      	str	r4, [r7, #16]
 8015e1e:	3601      	adds	r6, #1
 8015e20:	4630      	mov	r0, r6
 8015e22:	b003      	add	sp, #12
 8015e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e28:	6812      	ldr	r2, [r2, #0]
 8015e2a:	3b04      	subs	r3, #4
 8015e2c:	2a00      	cmp	r2, #0
 8015e2e:	d1cb      	bne.n	8015dc8 <quorem+0x94>
 8015e30:	3c01      	subs	r4, #1
 8015e32:	e7c6      	b.n	8015dc2 <quorem+0x8e>
 8015e34:	6812      	ldr	r2, [r2, #0]
 8015e36:	3b04      	subs	r3, #4
 8015e38:	2a00      	cmp	r2, #0
 8015e3a:	d1ef      	bne.n	8015e1c <quorem+0xe8>
 8015e3c:	3c01      	subs	r4, #1
 8015e3e:	e7ea      	b.n	8015e16 <quorem+0xe2>
 8015e40:	2000      	movs	r0, #0
 8015e42:	e7ee      	b.n	8015e22 <quorem+0xee>
 8015e44:	0000      	movs	r0, r0
	...

08015e48 <_dtoa_r>:
 8015e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e4c:	69c7      	ldr	r7, [r0, #28]
 8015e4e:	b097      	sub	sp, #92	@ 0x5c
 8015e50:	ed8d 0b04 	vstr	d0, [sp, #16]
 8015e54:	ec55 4b10 	vmov	r4, r5, d0
 8015e58:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8015e5a:	9107      	str	r1, [sp, #28]
 8015e5c:	4681      	mov	r9, r0
 8015e5e:	920c      	str	r2, [sp, #48]	@ 0x30
 8015e60:	9311      	str	r3, [sp, #68]	@ 0x44
 8015e62:	b97f      	cbnz	r7, 8015e84 <_dtoa_r+0x3c>
 8015e64:	2010      	movs	r0, #16
 8015e66:	f000 fe09 	bl	8016a7c <malloc>
 8015e6a:	4602      	mov	r2, r0
 8015e6c:	f8c9 001c 	str.w	r0, [r9, #28]
 8015e70:	b920      	cbnz	r0, 8015e7c <_dtoa_r+0x34>
 8015e72:	4ba9      	ldr	r3, [pc, #676]	@ (8016118 <_dtoa_r+0x2d0>)
 8015e74:	21ef      	movs	r1, #239	@ 0xef
 8015e76:	48a9      	ldr	r0, [pc, #676]	@ (801611c <_dtoa_r+0x2d4>)
 8015e78:	f7ff ff3e 	bl	8015cf8 <__assert_func>
 8015e7c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8015e80:	6007      	str	r7, [r0, #0]
 8015e82:	60c7      	str	r7, [r0, #12]
 8015e84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015e88:	6819      	ldr	r1, [r3, #0]
 8015e8a:	b159      	cbz	r1, 8015ea4 <_dtoa_r+0x5c>
 8015e8c:	685a      	ldr	r2, [r3, #4]
 8015e8e:	604a      	str	r2, [r1, #4]
 8015e90:	2301      	movs	r3, #1
 8015e92:	4093      	lsls	r3, r2
 8015e94:	608b      	str	r3, [r1, #8]
 8015e96:	4648      	mov	r0, r9
 8015e98:	f000 fee6 	bl	8016c68 <_Bfree>
 8015e9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015ea0:	2200      	movs	r2, #0
 8015ea2:	601a      	str	r2, [r3, #0]
 8015ea4:	1e2b      	subs	r3, r5, #0
 8015ea6:	bfb9      	ittee	lt
 8015ea8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8015eac:	9305      	strlt	r3, [sp, #20]
 8015eae:	2300      	movge	r3, #0
 8015eb0:	6033      	strge	r3, [r6, #0]
 8015eb2:	9f05      	ldr	r7, [sp, #20]
 8015eb4:	4b9a      	ldr	r3, [pc, #616]	@ (8016120 <_dtoa_r+0x2d8>)
 8015eb6:	bfbc      	itt	lt
 8015eb8:	2201      	movlt	r2, #1
 8015eba:	6032      	strlt	r2, [r6, #0]
 8015ebc:	43bb      	bics	r3, r7
 8015ebe:	d112      	bne.n	8015ee6 <_dtoa_r+0x9e>
 8015ec0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015ec2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8015ec6:	6013      	str	r3, [r2, #0]
 8015ec8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015ecc:	4323      	orrs	r3, r4
 8015ece:	f000 855a 	beq.w	8016986 <_dtoa_r+0xb3e>
 8015ed2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015ed4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8016134 <_dtoa_r+0x2ec>
 8015ed8:	2b00      	cmp	r3, #0
 8015eda:	f000 855c 	beq.w	8016996 <_dtoa_r+0xb4e>
 8015ede:	f10a 0303 	add.w	r3, sl, #3
 8015ee2:	f000 bd56 	b.w	8016992 <_dtoa_r+0xb4a>
 8015ee6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8015eea:	2200      	movs	r2, #0
 8015eec:	ec51 0b17 	vmov	r0, r1, d7
 8015ef0:	2300      	movs	r3, #0
 8015ef2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8015ef6:	f7ea fe07 	bl	8000b08 <__aeabi_dcmpeq>
 8015efa:	4680      	mov	r8, r0
 8015efc:	b158      	cbz	r0, 8015f16 <_dtoa_r+0xce>
 8015efe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015f00:	2301      	movs	r3, #1
 8015f02:	6013      	str	r3, [r2, #0]
 8015f04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015f06:	b113      	cbz	r3, 8015f0e <_dtoa_r+0xc6>
 8015f08:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015f0a:	4b86      	ldr	r3, [pc, #536]	@ (8016124 <_dtoa_r+0x2dc>)
 8015f0c:	6013      	str	r3, [r2, #0]
 8015f0e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8016138 <_dtoa_r+0x2f0>
 8015f12:	f000 bd40 	b.w	8016996 <_dtoa_r+0xb4e>
 8015f16:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8015f1a:	aa14      	add	r2, sp, #80	@ 0x50
 8015f1c:	a915      	add	r1, sp, #84	@ 0x54
 8015f1e:	4648      	mov	r0, r9
 8015f20:	f001 f984 	bl	801722c <__d2b>
 8015f24:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8015f28:	9002      	str	r0, [sp, #8]
 8015f2a:	2e00      	cmp	r6, #0
 8015f2c:	d078      	beq.n	8016020 <_dtoa_r+0x1d8>
 8015f2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015f30:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8015f34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015f38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015f3c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8015f40:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8015f44:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8015f48:	4619      	mov	r1, r3
 8015f4a:	2200      	movs	r2, #0
 8015f4c:	4b76      	ldr	r3, [pc, #472]	@ (8016128 <_dtoa_r+0x2e0>)
 8015f4e:	f7ea f9bb 	bl	80002c8 <__aeabi_dsub>
 8015f52:	a36b      	add	r3, pc, #428	@ (adr r3, 8016100 <_dtoa_r+0x2b8>)
 8015f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f58:	f7ea fb6e 	bl	8000638 <__aeabi_dmul>
 8015f5c:	a36a      	add	r3, pc, #424	@ (adr r3, 8016108 <_dtoa_r+0x2c0>)
 8015f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f62:	f7ea f9b3 	bl	80002cc <__adddf3>
 8015f66:	4604      	mov	r4, r0
 8015f68:	4630      	mov	r0, r6
 8015f6a:	460d      	mov	r5, r1
 8015f6c:	f7ea fafa 	bl	8000564 <__aeabi_i2d>
 8015f70:	a367      	add	r3, pc, #412	@ (adr r3, 8016110 <_dtoa_r+0x2c8>)
 8015f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f76:	f7ea fb5f 	bl	8000638 <__aeabi_dmul>
 8015f7a:	4602      	mov	r2, r0
 8015f7c:	460b      	mov	r3, r1
 8015f7e:	4620      	mov	r0, r4
 8015f80:	4629      	mov	r1, r5
 8015f82:	f7ea f9a3 	bl	80002cc <__adddf3>
 8015f86:	4604      	mov	r4, r0
 8015f88:	460d      	mov	r5, r1
 8015f8a:	f7ea fe05 	bl	8000b98 <__aeabi_d2iz>
 8015f8e:	2200      	movs	r2, #0
 8015f90:	4607      	mov	r7, r0
 8015f92:	2300      	movs	r3, #0
 8015f94:	4620      	mov	r0, r4
 8015f96:	4629      	mov	r1, r5
 8015f98:	f7ea fdc0 	bl	8000b1c <__aeabi_dcmplt>
 8015f9c:	b140      	cbz	r0, 8015fb0 <_dtoa_r+0x168>
 8015f9e:	4638      	mov	r0, r7
 8015fa0:	f7ea fae0 	bl	8000564 <__aeabi_i2d>
 8015fa4:	4622      	mov	r2, r4
 8015fa6:	462b      	mov	r3, r5
 8015fa8:	f7ea fdae 	bl	8000b08 <__aeabi_dcmpeq>
 8015fac:	b900      	cbnz	r0, 8015fb0 <_dtoa_r+0x168>
 8015fae:	3f01      	subs	r7, #1
 8015fb0:	2f16      	cmp	r7, #22
 8015fb2:	d852      	bhi.n	801605a <_dtoa_r+0x212>
 8015fb4:	4b5d      	ldr	r3, [pc, #372]	@ (801612c <_dtoa_r+0x2e4>)
 8015fb6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fbe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015fc2:	f7ea fdab 	bl	8000b1c <__aeabi_dcmplt>
 8015fc6:	2800      	cmp	r0, #0
 8015fc8:	d049      	beq.n	801605e <_dtoa_r+0x216>
 8015fca:	3f01      	subs	r7, #1
 8015fcc:	2300      	movs	r3, #0
 8015fce:	9310      	str	r3, [sp, #64]	@ 0x40
 8015fd0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8015fd2:	1b9b      	subs	r3, r3, r6
 8015fd4:	1e5a      	subs	r2, r3, #1
 8015fd6:	bf45      	ittet	mi
 8015fd8:	f1c3 0301 	rsbmi	r3, r3, #1
 8015fdc:	9300      	strmi	r3, [sp, #0]
 8015fde:	2300      	movpl	r3, #0
 8015fe0:	2300      	movmi	r3, #0
 8015fe2:	9206      	str	r2, [sp, #24]
 8015fe4:	bf54      	ite	pl
 8015fe6:	9300      	strpl	r3, [sp, #0]
 8015fe8:	9306      	strmi	r3, [sp, #24]
 8015fea:	2f00      	cmp	r7, #0
 8015fec:	db39      	blt.n	8016062 <_dtoa_r+0x21a>
 8015fee:	9b06      	ldr	r3, [sp, #24]
 8015ff0:	970d      	str	r7, [sp, #52]	@ 0x34
 8015ff2:	443b      	add	r3, r7
 8015ff4:	9306      	str	r3, [sp, #24]
 8015ff6:	2300      	movs	r3, #0
 8015ff8:	9308      	str	r3, [sp, #32]
 8015ffa:	9b07      	ldr	r3, [sp, #28]
 8015ffc:	2b09      	cmp	r3, #9
 8015ffe:	d863      	bhi.n	80160c8 <_dtoa_r+0x280>
 8016000:	2b05      	cmp	r3, #5
 8016002:	bfc4      	itt	gt
 8016004:	3b04      	subgt	r3, #4
 8016006:	9307      	strgt	r3, [sp, #28]
 8016008:	9b07      	ldr	r3, [sp, #28]
 801600a:	f1a3 0302 	sub.w	r3, r3, #2
 801600e:	bfcc      	ite	gt
 8016010:	2400      	movgt	r4, #0
 8016012:	2401      	movle	r4, #1
 8016014:	2b03      	cmp	r3, #3
 8016016:	d863      	bhi.n	80160e0 <_dtoa_r+0x298>
 8016018:	e8df f003 	tbb	[pc, r3]
 801601c:	2b375452 	.word	0x2b375452
 8016020:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8016024:	441e      	add	r6, r3
 8016026:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801602a:	2b20      	cmp	r3, #32
 801602c:	bfc1      	itttt	gt
 801602e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8016032:	409f      	lslgt	r7, r3
 8016034:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8016038:	fa24 f303 	lsrgt.w	r3, r4, r3
 801603c:	bfd6      	itet	le
 801603e:	f1c3 0320 	rsble	r3, r3, #32
 8016042:	ea47 0003 	orrgt.w	r0, r7, r3
 8016046:	fa04 f003 	lslle.w	r0, r4, r3
 801604a:	f7ea fa7b 	bl	8000544 <__aeabi_ui2d>
 801604e:	2201      	movs	r2, #1
 8016050:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8016054:	3e01      	subs	r6, #1
 8016056:	9212      	str	r2, [sp, #72]	@ 0x48
 8016058:	e776      	b.n	8015f48 <_dtoa_r+0x100>
 801605a:	2301      	movs	r3, #1
 801605c:	e7b7      	b.n	8015fce <_dtoa_r+0x186>
 801605e:	9010      	str	r0, [sp, #64]	@ 0x40
 8016060:	e7b6      	b.n	8015fd0 <_dtoa_r+0x188>
 8016062:	9b00      	ldr	r3, [sp, #0]
 8016064:	1bdb      	subs	r3, r3, r7
 8016066:	9300      	str	r3, [sp, #0]
 8016068:	427b      	negs	r3, r7
 801606a:	9308      	str	r3, [sp, #32]
 801606c:	2300      	movs	r3, #0
 801606e:	930d      	str	r3, [sp, #52]	@ 0x34
 8016070:	e7c3      	b.n	8015ffa <_dtoa_r+0x1b2>
 8016072:	2301      	movs	r3, #1
 8016074:	9309      	str	r3, [sp, #36]	@ 0x24
 8016076:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016078:	eb07 0b03 	add.w	fp, r7, r3
 801607c:	f10b 0301 	add.w	r3, fp, #1
 8016080:	2b01      	cmp	r3, #1
 8016082:	9303      	str	r3, [sp, #12]
 8016084:	bfb8      	it	lt
 8016086:	2301      	movlt	r3, #1
 8016088:	e006      	b.n	8016098 <_dtoa_r+0x250>
 801608a:	2301      	movs	r3, #1
 801608c:	9309      	str	r3, [sp, #36]	@ 0x24
 801608e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016090:	2b00      	cmp	r3, #0
 8016092:	dd28      	ble.n	80160e6 <_dtoa_r+0x29e>
 8016094:	469b      	mov	fp, r3
 8016096:	9303      	str	r3, [sp, #12]
 8016098:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801609c:	2100      	movs	r1, #0
 801609e:	2204      	movs	r2, #4
 80160a0:	f102 0514 	add.w	r5, r2, #20
 80160a4:	429d      	cmp	r5, r3
 80160a6:	d926      	bls.n	80160f6 <_dtoa_r+0x2ae>
 80160a8:	6041      	str	r1, [r0, #4]
 80160aa:	4648      	mov	r0, r9
 80160ac:	f000 fd9c 	bl	8016be8 <_Balloc>
 80160b0:	4682      	mov	sl, r0
 80160b2:	2800      	cmp	r0, #0
 80160b4:	d142      	bne.n	801613c <_dtoa_r+0x2f4>
 80160b6:	4b1e      	ldr	r3, [pc, #120]	@ (8016130 <_dtoa_r+0x2e8>)
 80160b8:	4602      	mov	r2, r0
 80160ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80160be:	e6da      	b.n	8015e76 <_dtoa_r+0x2e>
 80160c0:	2300      	movs	r3, #0
 80160c2:	e7e3      	b.n	801608c <_dtoa_r+0x244>
 80160c4:	2300      	movs	r3, #0
 80160c6:	e7d5      	b.n	8016074 <_dtoa_r+0x22c>
 80160c8:	2401      	movs	r4, #1
 80160ca:	2300      	movs	r3, #0
 80160cc:	9307      	str	r3, [sp, #28]
 80160ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80160d0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80160d4:	2200      	movs	r2, #0
 80160d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80160da:	2312      	movs	r3, #18
 80160dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80160de:	e7db      	b.n	8016098 <_dtoa_r+0x250>
 80160e0:	2301      	movs	r3, #1
 80160e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80160e4:	e7f4      	b.n	80160d0 <_dtoa_r+0x288>
 80160e6:	f04f 0b01 	mov.w	fp, #1
 80160ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80160ee:	465b      	mov	r3, fp
 80160f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80160f4:	e7d0      	b.n	8016098 <_dtoa_r+0x250>
 80160f6:	3101      	adds	r1, #1
 80160f8:	0052      	lsls	r2, r2, #1
 80160fa:	e7d1      	b.n	80160a0 <_dtoa_r+0x258>
 80160fc:	f3af 8000 	nop.w
 8016100:	636f4361 	.word	0x636f4361
 8016104:	3fd287a7 	.word	0x3fd287a7
 8016108:	8b60c8b3 	.word	0x8b60c8b3
 801610c:	3fc68a28 	.word	0x3fc68a28
 8016110:	509f79fb 	.word	0x509f79fb
 8016114:	3fd34413 	.word	0x3fd34413
 8016118:	0801ac5e 	.word	0x0801ac5e
 801611c:	0801ad4a 	.word	0x0801ad4a
 8016120:	7ff00000 	.word	0x7ff00000
 8016124:	0801acde 	.word	0x0801acde
 8016128:	3ff80000 	.word	0x3ff80000
 801612c:	0801af60 	.word	0x0801af60
 8016130:	0801ada2 	.word	0x0801ada2
 8016134:	0801ad46 	.word	0x0801ad46
 8016138:	0801acdd 	.word	0x0801acdd
 801613c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8016140:	6018      	str	r0, [r3, #0]
 8016142:	9b03      	ldr	r3, [sp, #12]
 8016144:	2b0e      	cmp	r3, #14
 8016146:	f200 80a1 	bhi.w	801628c <_dtoa_r+0x444>
 801614a:	2c00      	cmp	r4, #0
 801614c:	f000 809e 	beq.w	801628c <_dtoa_r+0x444>
 8016150:	2f00      	cmp	r7, #0
 8016152:	dd33      	ble.n	80161bc <_dtoa_r+0x374>
 8016154:	4b9c      	ldr	r3, [pc, #624]	@ (80163c8 <_dtoa_r+0x580>)
 8016156:	f007 020f 	and.w	r2, r7, #15
 801615a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801615e:	ed93 7b00 	vldr	d7, [r3]
 8016162:	05f8      	lsls	r0, r7, #23
 8016164:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8016168:	ea4f 1427 	mov.w	r4, r7, asr #4
 801616c:	d516      	bpl.n	801619c <_dtoa_r+0x354>
 801616e:	4b97      	ldr	r3, [pc, #604]	@ (80163cc <_dtoa_r+0x584>)
 8016170:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8016174:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8016178:	f7ea fb88 	bl	800088c <__aeabi_ddiv>
 801617c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016180:	f004 040f 	and.w	r4, r4, #15
 8016184:	2603      	movs	r6, #3
 8016186:	4d91      	ldr	r5, [pc, #580]	@ (80163cc <_dtoa_r+0x584>)
 8016188:	b954      	cbnz	r4, 80161a0 <_dtoa_r+0x358>
 801618a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801618e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016192:	f7ea fb7b 	bl	800088c <__aeabi_ddiv>
 8016196:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801619a:	e028      	b.n	80161ee <_dtoa_r+0x3a6>
 801619c:	2602      	movs	r6, #2
 801619e:	e7f2      	b.n	8016186 <_dtoa_r+0x33e>
 80161a0:	07e1      	lsls	r1, r4, #31
 80161a2:	d508      	bpl.n	80161b6 <_dtoa_r+0x36e>
 80161a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80161a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80161ac:	f7ea fa44 	bl	8000638 <__aeabi_dmul>
 80161b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80161b4:	3601      	adds	r6, #1
 80161b6:	1064      	asrs	r4, r4, #1
 80161b8:	3508      	adds	r5, #8
 80161ba:	e7e5      	b.n	8016188 <_dtoa_r+0x340>
 80161bc:	f000 80af 	beq.w	801631e <_dtoa_r+0x4d6>
 80161c0:	427c      	negs	r4, r7
 80161c2:	4b81      	ldr	r3, [pc, #516]	@ (80163c8 <_dtoa_r+0x580>)
 80161c4:	4d81      	ldr	r5, [pc, #516]	@ (80163cc <_dtoa_r+0x584>)
 80161c6:	f004 020f 	and.w	r2, r4, #15
 80161ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80161ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80161d6:	f7ea fa2f 	bl	8000638 <__aeabi_dmul>
 80161da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80161de:	1124      	asrs	r4, r4, #4
 80161e0:	2300      	movs	r3, #0
 80161e2:	2602      	movs	r6, #2
 80161e4:	2c00      	cmp	r4, #0
 80161e6:	f040 808f 	bne.w	8016308 <_dtoa_r+0x4c0>
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	d1d3      	bne.n	8016196 <_dtoa_r+0x34e>
 80161ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80161f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80161f4:	2b00      	cmp	r3, #0
 80161f6:	f000 8094 	beq.w	8016322 <_dtoa_r+0x4da>
 80161fa:	4b75      	ldr	r3, [pc, #468]	@ (80163d0 <_dtoa_r+0x588>)
 80161fc:	2200      	movs	r2, #0
 80161fe:	4620      	mov	r0, r4
 8016200:	4629      	mov	r1, r5
 8016202:	f7ea fc8b 	bl	8000b1c <__aeabi_dcmplt>
 8016206:	2800      	cmp	r0, #0
 8016208:	f000 808b 	beq.w	8016322 <_dtoa_r+0x4da>
 801620c:	9b03      	ldr	r3, [sp, #12]
 801620e:	2b00      	cmp	r3, #0
 8016210:	f000 8087 	beq.w	8016322 <_dtoa_r+0x4da>
 8016214:	f1bb 0f00 	cmp.w	fp, #0
 8016218:	dd34      	ble.n	8016284 <_dtoa_r+0x43c>
 801621a:	4620      	mov	r0, r4
 801621c:	4b6d      	ldr	r3, [pc, #436]	@ (80163d4 <_dtoa_r+0x58c>)
 801621e:	2200      	movs	r2, #0
 8016220:	4629      	mov	r1, r5
 8016222:	f7ea fa09 	bl	8000638 <__aeabi_dmul>
 8016226:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801622a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 801622e:	3601      	adds	r6, #1
 8016230:	465c      	mov	r4, fp
 8016232:	4630      	mov	r0, r6
 8016234:	f7ea f996 	bl	8000564 <__aeabi_i2d>
 8016238:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801623c:	f7ea f9fc 	bl	8000638 <__aeabi_dmul>
 8016240:	4b65      	ldr	r3, [pc, #404]	@ (80163d8 <_dtoa_r+0x590>)
 8016242:	2200      	movs	r2, #0
 8016244:	f7ea f842 	bl	80002cc <__adddf3>
 8016248:	4605      	mov	r5, r0
 801624a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801624e:	2c00      	cmp	r4, #0
 8016250:	d16a      	bne.n	8016328 <_dtoa_r+0x4e0>
 8016252:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016256:	4b61      	ldr	r3, [pc, #388]	@ (80163dc <_dtoa_r+0x594>)
 8016258:	2200      	movs	r2, #0
 801625a:	f7ea f835 	bl	80002c8 <__aeabi_dsub>
 801625e:	4602      	mov	r2, r0
 8016260:	460b      	mov	r3, r1
 8016262:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016266:	462a      	mov	r2, r5
 8016268:	4633      	mov	r3, r6
 801626a:	f7ea fc75 	bl	8000b58 <__aeabi_dcmpgt>
 801626e:	2800      	cmp	r0, #0
 8016270:	f040 8298 	bne.w	80167a4 <_dtoa_r+0x95c>
 8016274:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016278:	462a      	mov	r2, r5
 801627a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801627e:	f7ea fc4d 	bl	8000b1c <__aeabi_dcmplt>
 8016282:	bb38      	cbnz	r0, 80162d4 <_dtoa_r+0x48c>
 8016284:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8016288:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801628c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801628e:	2b00      	cmp	r3, #0
 8016290:	f2c0 8157 	blt.w	8016542 <_dtoa_r+0x6fa>
 8016294:	2f0e      	cmp	r7, #14
 8016296:	f300 8154 	bgt.w	8016542 <_dtoa_r+0x6fa>
 801629a:	4b4b      	ldr	r3, [pc, #300]	@ (80163c8 <_dtoa_r+0x580>)
 801629c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80162a0:	ed93 7b00 	vldr	d7, [r3]
 80162a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80162a6:	2b00      	cmp	r3, #0
 80162a8:	ed8d 7b00 	vstr	d7, [sp]
 80162ac:	f280 80e5 	bge.w	801647a <_dtoa_r+0x632>
 80162b0:	9b03      	ldr	r3, [sp, #12]
 80162b2:	2b00      	cmp	r3, #0
 80162b4:	f300 80e1 	bgt.w	801647a <_dtoa_r+0x632>
 80162b8:	d10c      	bne.n	80162d4 <_dtoa_r+0x48c>
 80162ba:	4b48      	ldr	r3, [pc, #288]	@ (80163dc <_dtoa_r+0x594>)
 80162bc:	2200      	movs	r2, #0
 80162be:	ec51 0b17 	vmov	r0, r1, d7
 80162c2:	f7ea f9b9 	bl	8000638 <__aeabi_dmul>
 80162c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80162ca:	f7ea fc3b 	bl	8000b44 <__aeabi_dcmpge>
 80162ce:	2800      	cmp	r0, #0
 80162d0:	f000 8266 	beq.w	80167a0 <_dtoa_r+0x958>
 80162d4:	2400      	movs	r4, #0
 80162d6:	4625      	mov	r5, r4
 80162d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80162da:	4656      	mov	r6, sl
 80162dc:	ea6f 0803 	mvn.w	r8, r3
 80162e0:	2700      	movs	r7, #0
 80162e2:	4621      	mov	r1, r4
 80162e4:	4648      	mov	r0, r9
 80162e6:	f000 fcbf 	bl	8016c68 <_Bfree>
 80162ea:	2d00      	cmp	r5, #0
 80162ec:	f000 80bd 	beq.w	801646a <_dtoa_r+0x622>
 80162f0:	b12f      	cbz	r7, 80162fe <_dtoa_r+0x4b6>
 80162f2:	42af      	cmp	r7, r5
 80162f4:	d003      	beq.n	80162fe <_dtoa_r+0x4b6>
 80162f6:	4639      	mov	r1, r7
 80162f8:	4648      	mov	r0, r9
 80162fa:	f000 fcb5 	bl	8016c68 <_Bfree>
 80162fe:	4629      	mov	r1, r5
 8016300:	4648      	mov	r0, r9
 8016302:	f000 fcb1 	bl	8016c68 <_Bfree>
 8016306:	e0b0      	b.n	801646a <_dtoa_r+0x622>
 8016308:	07e2      	lsls	r2, r4, #31
 801630a:	d505      	bpl.n	8016318 <_dtoa_r+0x4d0>
 801630c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016310:	f7ea f992 	bl	8000638 <__aeabi_dmul>
 8016314:	3601      	adds	r6, #1
 8016316:	2301      	movs	r3, #1
 8016318:	1064      	asrs	r4, r4, #1
 801631a:	3508      	adds	r5, #8
 801631c:	e762      	b.n	80161e4 <_dtoa_r+0x39c>
 801631e:	2602      	movs	r6, #2
 8016320:	e765      	b.n	80161ee <_dtoa_r+0x3a6>
 8016322:	9c03      	ldr	r4, [sp, #12]
 8016324:	46b8      	mov	r8, r7
 8016326:	e784      	b.n	8016232 <_dtoa_r+0x3ea>
 8016328:	4b27      	ldr	r3, [pc, #156]	@ (80163c8 <_dtoa_r+0x580>)
 801632a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801632c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016330:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8016334:	4454      	add	r4, sl
 8016336:	2900      	cmp	r1, #0
 8016338:	d054      	beq.n	80163e4 <_dtoa_r+0x59c>
 801633a:	4929      	ldr	r1, [pc, #164]	@ (80163e0 <_dtoa_r+0x598>)
 801633c:	2000      	movs	r0, #0
 801633e:	f7ea faa5 	bl	800088c <__aeabi_ddiv>
 8016342:	4633      	mov	r3, r6
 8016344:	462a      	mov	r2, r5
 8016346:	f7e9 ffbf 	bl	80002c8 <__aeabi_dsub>
 801634a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801634e:	4656      	mov	r6, sl
 8016350:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016354:	f7ea fc20 	bl	8000b98 <__aeabi_d2iz>
 8016358:	4605      	mov	r5, r0
 801635a:	f7ea f903 	bl	8000564 <__aeabi_i2d>
 801635e:	4602      	mov	r2, r0
 8016360:	460b      	mov	r3, r1
 8016362:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016366:	f7e9 ffaf 	bl	80002c8 <__aeabi_dsub>
 801636a:	3530      	adds	r5, #48	@ 0x30
 801636c:	4602      	mov	r2, r0
 801636e:	460b      	mov	r3, r1
 8016370:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016374:	f806 5b01 	strb.w	r5, [r6], #1
 8016378:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801637c:	f7ea fbce 	bl	8000b1c <__aeabi_dcmplt>
 8016380:	2800      	cmp	r0, #0
 8016382:	d172      	bne.n	801646a <_dtoa_r+0x622>
 8016384:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016388:	4911      	ldr	r1, [pc, #68]	@ (80163d0 <_dtoa_r+0x588>)
 801638a:	2000      	movs	r0, #0
 801638c:	f7e9 ff9c 	bl	80002c8 <__aeabi_dsub>
 8016390:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8016394:	f7ea fbc2 	bl	8000b1c <__aeabi_dcmplt>
 8016398:	2800      	cmp	r0, #0
 801639a:	f040 80b4 	bne.w	8016506 <_dtoa_r+0x6be>
 801639e:	42a6      	cmp	r6, r4
 80163a0:	f43f af70 	beq.w	8016284 <_dtoa_r+0x43c>
 80163a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80163a8:	4b0a      	ldr	r3, [pc, #40]	@ (80163d4 <_dtoa_r+0x58c>)
 80163aa:	2200      	movs	r2, #0
 80163ac:	f7ea f944 	bl	8000638 <__aeabi_dmul>
 80163b0:	4b08      	ldr	r3, [pc, #32]	@ (80163d4 <_dtoa_r+0x58c>)
 80163b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80163b6:	2200      	movs	r2, #0
 80163b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80163bc:	f7ea f93c 	bl	8000638 <__aeabi_dmul>
 80163c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80163c4:	e7c4      	b.n	8016350 <_dtoa_r+0x508>
 80163c6:	bf00      	nop
 80163c8:	0801af60 	.word	0x0801af60
 80163cc:	0801af38 	.word	0x0801af38
 80163d0:	3ff00000 	.word	0x3ff00000
 80163d4:	40240000 	.word	0x40240000
 80163d8:	401c0000 	.word	0x401c0000
 80163dc:	40140000 	.word	0x40140000
 80163e0:	3fe00000 	.word	0x3fe00000
 80163e4:	4631      	mov	r1, r6
 80163e6:	4628      	mov	r0, r5
 80163e8:	f7ea f926 	bl	8000638 <__aeabi_dmul>
 80163ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80163f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80163f2:	4656      	mov	r6, sl
 80163f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80163f8:	f7ea fbce 	bl	8000b98 <__aeabi_d2iz>
 80163fc:	4605      	mov	r5, r0
 80163fe:	f7ea f8b1 	bl	8000564 <__aeabi_i2d>
 8016402:	4602      	mov	r2, r0
 8016404:	460b      	mov	r3, r1
 8016406:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801640a:	f7e9 ff5d 	bl	80002c8 <__aeabi_dsub>
 801640e:	3530      	adds	r5, #48	@ 0x30
 8016410:	f806 5b01 	strb.w	r5, [r6], #1
 8016414:	4602      	mov	r2, r0
 8016416:	460b      	mov	r3, r1
 8016418:	42a6      	cmp	r6, r4
 801641a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801641e:	f04f 0200 	mov.w	r2, #0
 8016422:	d124      	bne.n	801646e <_dtoa_r+0x626>
 8016424:	4baf      	ldr	r3, [pc, #700]	@ (80166e4 <_dtoa_r+0x89c>)
 8016426:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801642a:	f7e9 ff4f 	bl	80002cc <__adddf3>
 801642e:	4602      	mov	r2, r0
 8016430:	460b      	mov	r3, r1
 8016432:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016436:	f7ea fb8f 	bl	8000b58 <__aeabi_dcmpgt>
 801643a:	2800      	cmp	r0, #0
 801643c:	d163      	bne.n	8016506 <_dtoa_r+0x6be>
 801643e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8016442:	49a8      	ldr	r1, [pc, #672]	@ (80166e4 <_dtoa_r+0x89c>)
 8016444:	2000      	movs	r0, #0
 8016446:	f7e9 ff3f 	bl	80002c8 <__aeabi_dsub>
 801644a:	4602      	mov	r2, r0
 801644c:	460b      	mov	r3, r1
 801644e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016452:	f7ea fb63 	bl	8000b1c <__aeabi_dcmplt>
 8016456:	2800      	cmp	r0, #0
 8016458:	f43f af14 	beq.w	8016284 <_dtoa_r+0x43c>
 801645c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801645e:	1e73      	subs	r3, r6, #1
 8016460:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016462:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8016466:	2b30      	cmp	r3, #48	@ 0x30
 8016468:	d0f8      	beq.n	801645c <_dtoa_r+0x614>
 801646a:	4647      	mov	r7, r8
 801646c:	e03b      	b.n	80164e6 <_dtoa_r+0x69e>
 801646e:	4b9e      	ldr	r3, [pc, #632]	@ (80166e8 <_dtoa_r+0x8a0>)
 8016470:	f7ea f8e2 	bl	8000638 <__aeabi_dmul>
 8016474:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016478:	e7bc      	b.n	80163f4 <_dtoa_r+0x5ac>
 801647a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801647e:	4656      	mov	r6, sl
 8016480:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016484:	4620      	mov	r0, r4
 8016486:	4629      	mov	r1, r5
 8016488:	f7ea fa00 	bl	800088c <__aeabi_ddiv>
 801648c:	f7ea fb84 	bl	8000b98 <__aeabi_d2iz>
 8016490:	4680      	mov	r8, r0
 8016492:	f7ea f867 	bl	8000564 <__aeabi_i2d>
 8016496:	e9dd 2300 	ldrd	r2, r3, [sp]
 801649a:	f7ea f8cd 	bl	8000638 <__aeabi_dmul>
 801649e:	4602      	mov	r2, r0
 80164a0:	460b      	mov	r3, r1
 80164a2:	4620      	mov	r0, r4
 80164a4:	4629      	mov	r1, r5
 80164a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80164aa:	f7e9 ff0d 	bl	80002c8 <__aeabi_dsub>
 80164ae:	f806 4b01 	strb.w	r4, [r6], #1
 80164b2:	9d03      	ldr	r5, [sp, #12]
 80164b4:	eba6 040a 	sub.w	r4, r6, sl
 80164b8:	42a5      	cmp	r5, r4
 80164ba:	4602      	mov	r2, r0
 80164bc:	460b      	mov	r3, r1
 80164be:	d133      	bne.n	8016528 <_dtoa_r+0x6e0>
 80164c0:	f7e9 ff04 	bl	80002cc <__adddf3>
 80164c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80164c8:	4604      	mov	r4, r0
 80164ca:	460d      	mov	r5, r1
 80164cc:	f7ea fb44 	bl	8000b58 <__aeabi_dcmpgt>
 80164d0:	b9c0      	cbnz	r0, 8016504 <_dtoa_r+0x6bc>
 80164d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80164d6:	4620      	mov	r0, r4
 80164d8:	4629      	mov	r1, r5
 80164da:	f7ea fb15 	bl	8000b08 <__aeabi_dcmpeq>
 80164de:	b110      	cbz	r0, 80164e6 <_dtoa_r+0x69e>
 80164e0:	f018 0f01 	tst.w	r8, #1
 80164e4:	d10e      	bne.n	8016504 <_dtoa_r+0x6bc>
 80164e6:	9902      	ldr	r1, [sp, #8]
 80164e8:	4648      	mov	r0, r9
 80164ea:	f000 fbbd 	bl	8016c68 <_Bfree>
 80164ee:	2300      	movs	r3, #0
 80164f0:	7033      	strb	r3, [r6, #0]
 80164f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80164f4:	3701      	adds	r7, #1
 80164f6:	601f      	str	r7, [r3, #0]
 80164f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80164fa:	2b00      	cmp	r3, #0
 80164fc:	f000 824b 	beq.w	8016996 <_dtoa_r+0xb4e>
 8016500:	601e      	str	r6, [r3, #0]
 8016502:	e248      	b.n	8016996 <_dtoa_r+0xb4e>
 8016504:	46b8      	mov	r8, r7
 8016506:	4633      	mov	r3, r6
 8016508:	461e      	mov	r6, r3
 801650a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801650e:	2a39      	cmp	r2, #57	@ 0x39
 8016510:	d106      	bne.n	8016520 <_dtoa_r+0x6d8>
 8016512:	459a      	cmp	sl, r3
 8016514:	d1f8      	bne.n	8016508 <_dtoa_r+0x6c0>
 8016516:	2230      	movs	r2, #48	@ 0x30
 8016518:	f108 0801 	add.w	r8, r8, #1
 801651c:	f88a 2000 	strb.w	r2, [sl]
 8016520:	781a      	ldrb	r2, [r3, #0]
 8016522:	3201      	adds	r2, #1
 8016524:	701a      	strb	r2, [r3, #0]
 8016526:	e7a0      	b.n	801646a <_dtoa_r+0x622>
 8016528:	4b6f      	ldr	r3, [pc, #444]	@ (80166e8 <_dtoa_r+0x8a0>)
 801652a:	2200      	movs	r2, #0
 801652c:	f7ea f884 	bl	8000638 <__aeabi_dmul>
 8016530:	2200      	movs	r2, #0
 8016532:	2300      	movs	r3, #0
 8016534:	4604      	mov	r4, r0
 8016536:	460d      	mov	r5, r1
 8016538:	f7ea fae6 	bl	8000b08 <__aeabi_dcmpeq>
 801653c:	2800      	cmp	r0, #0
 801653e:	d09f      	beq.n	8016480 <_dtoa_r+0x638>
 8016540:	e7d1      	b.n	80164e6 <_dtoa_r+0x69e>
 8016542:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016544:	2a00      	cmp	r2, #0
 8016546:	f000 80ea 	beq.w	801671e <_dtoa_r+0x8d6>
 801654a:	9a07      	ldr	r2, [sp, #28]
 801654c:	2a01      	cmp	r2, #1
 801654e:	f300 80cd 	bgt.w	80166ec <_dtoa_r+0x8a4>
 8016552:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8016554:	2a00      	cmp	r2, #0
 8016556:	f000 80c1 	beq.w	80166dc <_dtoa_r+0x894>
 801655a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801655e:	9c08      	ldr	r4, [sp, #32]
 8016560:	9e00      	ldr	r6, [sp, #0]
 8016562:	9a00      	ldr	r2, [sp, #0]
 8016564:	441a      	add	r2, r3
 8016566:	9200      	str	r2, [sp, #0]
 8016568:	9a06      	ldr	r2, [sp, #24]
 801656a:	2101      	movs	r1, #1
 801656c:	441a      	add	r2, r3
 801656e:	4648      	mov	r0, r9
 8016570:	9206      	str	r2, [sp, #24]
 8016572:	f000 fc2d 	bl	8016dd0 <__i2b>
 8016576:	4605      	mov	r5, r0
 8016578:	b166      	cbz	r6, 8016594 <_dtoa_r+0x74c>
 801657a:	9b06      	ldr	r3, [sp, #24]
 801657c:	2b00      	cmp	r3, #0
 801657e:	dd09      	ble.n	8016594 <_dtoa_r+0x74c>
 8016580:	42b3      	cmp	r3, r6
 8016582:	9a00      	ldr	r2, [sp, #0]
 8016584:	bfa8      	it	ge
 8016586:	4633      	movge	r3, r6
 8016588:	1ad2      	subs	r2, r2, r3
 801658a:	9200      	str	r2, [sp, #0]
 801658c:	9a06      	ldr	r2, [sp, #24]
 801658e:	1af6      	subs	r6, r6, r3
 8016590:	1ad3      	subs	r3, r2, r3
 8016592:	9306      	str	r3, [sp, #24]
 8016594:	9b08      	ldr	r3, [sp, #32]
 8016596:	b30b      	cbz	r3, 80165dc <_dtoa_r+0x794>
 8016598:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801659a:	2b00      	cmp	r3, #0
 801659c:	f000 80c6 	beq.w	801672c <_dtoa_r+0x8e4>
 80165a0:	2c00      	cmp	r4, #0
 80165a2:	f000 80c0 	beq.w	8016726 <_dtoa_r+0x8de>
 80165a6:	4629      	mov	r1, r5
 80165a8:	4622      	mov	r2, r4
 80165aa:	4648      	mov	r0, r9
 80165ac:	f000 fcc8 	bl	8016f40 <__pow5mult>
 80165b0:	9a02      	ldr	r2, [sp, #8]
 80165b2:	4601      	mov	r1, r0
 80165b4:	4605      	mov	r5, r0
 80165b6:	4648      	mov	r0, r9
 80165b8:	f000 fc20 	bl	8016dfc <__multiply>
 80165bc:	9902      	ldr	r1, [sp, #8]
 80165be:	4680      	mov	r8, r0
 80165c0:	4648      	mov	r0, r9
 80165c2:	f000 fb51 	bl	8016c68 <_Bfree>
 80165c6:	9b08      	ldr	r3, [sp, #32]
 80165c8:	1b1b      	subs	r3, r3, r4
 80165ca:	9308      	str	r3, [sp, #32]
 80165cc:	f000 80b1 	beq.w	8016732 <_dtoa_r+0x8ea>
 80165d0:	9a08      	ldr	r2, [sp, #32]
 80165d2:	4641      	mov	r1, r8
 80165d4:	4648      	mov	r0, r9
 80165d6:	f000 fcb3 	bl	8016f40 <__pow5mult>
 80165da:	9002      	str	r0, [sp, #8]
 80165dc:	2101      	movs	r1, #1
 80165de:	4648      	mov	r0, r9
 80165e0:	f000 fbf6 	bl	8016dd0 <__i2b>
 80165e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80165e6:	4604      	mov	r4, r0
 80165e8:	2b00      	cmp	r3, #0
 80165ea:	f000 81d8 	beq.w	801699e <_dtoa_r+0xb56>
 80165ee:	461a      	mov	r2, r3
 80165f0:	4601      	mov	r1, r0
 80165f2:	4648      	mov	r0, r9
 80165f4:	f000 fca4 	bl	8016f40 <__pow5mult>
 80165f8:	9b07      	ldr	r3, [sp, #28]
 80165fa:	2b01      	cmp	r3, #1
 80165fc:	4604      	mov	r4, r0
 80165fe:	f300 809f 	bgt.w	8016740 <_dtoa_r+0x8f8>
 8016602:	9b04      	ldr	r3, [sp, #16]
 8016604:	2b00      	cmp	r3, #0
 8016606:	f040 8097 	bne.w	8016738 <_dtoa_r+0x8f0>
 801660a:	9b05      	ldr	r3, [sp, #20]
 801660c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016610:	2b00      	cmp	r3, #0
 8016612:	f040 8093 	bne.w	801673c <_dtoa_r+0x8f4>
 8016616:	9b05      	ldr	r3, [sp, #20]
 8016618:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801661c:	0d1b      	lsrs	r3, r3, #20
 801661e:	051b      	lsls	r3, r3, #20
 8016620:	b133      	cbz	r3, 8016630 <_dtoa_r+0x7e8>
 8016622:	9b00      	ldr	r3, [sp, #0]
 8016624:	3301      	adds	r3, #1
 8016626:	9300      	str	r3, [sp, #0]
 8016628:	9b06      	ldr	r3, [sp, #24]
 801662a:	3301      	adds	r3, #1
 801662c:	9306      	str	r3, [sp, #24]
 801662e:	2301      	movs	r3, #1
 8016630:	9308      	str	r3, [sp, #32]
 8016632:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016634:	2b00      	cmp	r3, #0
 8016636:	f000 81b8 	beq.w	80169aa <_dtoa_r+0xb62>
 801663a:	6923      	ldr	r3, [r4, #16]
 801663c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016640:	6918      	ldr	r0, [r3, #16]
 8016642:	f000 fb79 	bl	8016d38 <__hi0bits>
 8016646:	f1c0 0020 	rsb	r0, r0, #32
 801664a:	9b06      	ldr	r3, [sp, #24]
 801664c:	4418      	add	r0, r3
 801664e:	f010 001f 	ands.w	r0, r0, #31
 8016652:	f000 8082 	beq.w	801675a <_dtoa_r+0x912>
 8016656:	f1c0 0320 	rsb	r3, r0, #32
 801665a:	2b04      	cmp	r3, #4
 801665c:	dd73      	ble.n	8016746 <_dtoa_r+0x8fe>
 801665e:	9b00      	ldr	r3, [sp, #0]
 8016660:	f1c0 001c 	rsb	r0, r0, #28
 8016664:	4403      	add	r3, r0
 8016666:	9300      	str	r3, [sp, #0]
 8016668:	9b06      	ldr	r3, [sp, #24]
 801666a:	4403      	add	r3, r0
 801666c:	4406      	add	r6, r0
 801666e:	9306      	str	r3, [sp, #24]
 8016670:	9b00      	ldr	r3, [sp, #0]
 8016672:	2b00      	cmp	r3, #0
 8016674:	dd05      	ble.n	8016682 <_dtoa_r+0x83a>
 8016676:	9902      	ldr	r1, [sp, #8]
 8016678:	461a      	mov	r2, r3
 801667a:	4648      	mov	r0, r9
 801667c:	f000 fcba 	bl	8016ff4 <__lshift>
 8016680:	9002      	str	r0, [sp, #8]
 8016682:	9b06      	ldr	r3, [sp, #24]
 8016684:	2b00      	cmp	r3, #0
 8016686:	dd05      	ble.n	8016694 <_dtoa_r+0x84c>
 8016688:	4621      	mov	r1, r4
 801668a:	461a      	mov	r2, r3
 801668c:	4648      	mov	r0, r9
 801668e:	f000 fcb1 	bl	8016ff4 <__lshift>
 8016692:	4604      	mov	r4, r0
 8016694:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016696:	2b00      	cmp	r3, #0
 8016698:	d061      	beq.n	801675e <_dtoa_r+0x916>
 801669a:	9802      	ldr	r0, [sp, #8]
 801669c:	4621      	mov	r1, r4
 801669e:	f000 fd15 	bl	80170cc <__mcmp>
 80166a2:	2800      	cmp	r0, #0
 80166a4:	da5b      	bge.n	801675e <_dtoa_r+0x916>
 80166a6:	2300      	movs	r3, #0
 80166a8:	9902      	ldr	r1, [sp, #8]
 80166aa:	220a      	movs	r2, #10
 80166ac:	4648      	mov	r0, r9
 80166ae:	f000 fafd 	bl	8016cac <__multadd>
 80166b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80166b4:	9002      	str	r0, [sp, #8]
 80166b6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80166ba:	2b00      	cmp	r3, #0
 80166bc:	f000 8177 	beq.w	80169ae <_dtoa_r+0xb66>
 80166c0:	4629      	mov	r1, r5
 80166c2:	2300      	movs	r3, #0
 80166c4:	220a      	movs	r2, #10
 80166c6:	4648      	mov	r0, r9
 80166c8:	f000 faf0 	bl	8016cac <__multadd>
 80166cc:	f1bb 0f00 	cmp.w	fp, #0
 80166d0:	4605      	mov	r5, r0
 80166d2:	dc6f      	bgt.n	80167b4 <_dtoa_r+0x96c>
 80166d4:	9b07      	ldr	r3, [sp, #28]
 80166d6:	2b02      	cmp	r3, #2
 80166d8:	dc49      	bgt.n	801676e <_dtoa_r+0x926>
 80166da:	e06b      	b.n	80167b4 <_dtoa_r+0x96c>
 80166dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80166de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80166e2:	e73c      	b.n	801655e <_dtoa_r+0x716>
 80166e4:	3fe00000 	.word	0x3fe00000
 80166e8:	40240000 	.word	0x40240000
 80166ec:	9b03      	ldr	r3, [sp, #12]
 80166ee:	1e5c      	subs	r4, r3, #1
 80166f0:	9b08      	ldr	r3, [sp, #32]
 80166f2:	42a3      	cmp	r3, r4
 80166f4:	db09      	blt.n	801670a <_dtoa_r+0x8c2>
 80166f6:	1b1c      	subs	r4, r3, r4
 80166f8:	9b03      	ldr	r3, [sp, #12]
 80166fa:	2b00      	cmp	r3, #0
 80166fc:	f6bf af30 	bge.w	8016560 <_dtoa_r+0x718>
 8016700:	9b00      	ldr	r3, [sp, #0]
 8016702:	9a03      	ldr	r2, [sp, #12]
 8016704:	1a9e      	subs	r6, r3, r2
 8016706:	2300      	movs	r3, #0
 8016708:	e72b      	b.n	8016562 <_dtoa_r+0x71a>
 801670a:	9b08      	ldr	r3, [sp, #32]
 801670c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801670e:	9408      	str	r4, [sp, #32]
 8016710:	1ae3      	subs	r3, r4, r3
 8016712:	441a      	add	r2, r3
 8016714:	9e00      	ldr	r6, [sp, #0]
 8016716:	9b03      	ldr	r3, [sp, #12]
 8016718:	920d      	str	r2, [sp, #52]	@ 0x34
 801671a:	2400      	movs	r4, #0
 801671c:	e721      	b.n	8016562 <_dtoa_r+0x71a>
 801671e:	9c08      	ldr	r4, [sp, #32]
 8016720:	9e00      	ldr	r6, [sp, #0]
 8016722:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8016724:	e728      	b.n	8016578 <_dtoa_r+0x730>
 8016726:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801672a:	e751      	b.n	80165d0 <_dtoa_r+0x788>
 801672c:	9a08      	ldr	r2, [sp, #32]
 801672e:	9902      	ldr	r1, [sp, #8]
 8016730:	e750      	b.n	80165d4 <_dtoa_r+0x78c>
 8016732:	f8cd 8008 	str.w	r8, [sp, #8]
 8016736:	e751      	b.n	80165dc <_dtoa_r+0x794>
 8016738:	2300      	movs	r3, #0
 801673a:	e779      	b.n	8016630 <_dtoa_r+0x7e8>
 801673c:	9b04      	ldr	r3, [sp, #16]
 801673e:	e777      	b.n	8016630 <_dtoa_r+0x7e8>
 8016740:	2300      	movs	r3, #0
 8016742:	9308      	str	r3, [sp, #32]
 8016744:	e779      	b.n	801663a <_dtoa_r+0x7f2>
 8016746:	d093      	beq.n	8016670 <_dtoa_r+0x828>
 8016748:	9a00      	ldr	r2, [sp, #0]
 801674a:	331c      	adds	r3, #28
 801674c:	441a      	add	r2, r3
 801674e:	9200      	str	r2, [sp, #0]
 8016750:	9a06      	ldr	r2, [sp, #24]
 8016752:	441a      	add	r2, r3
 8016754:	441e      	add	r6, r3
 8016756:	9206      	str	r2, [sp, #24]
 8016758:	e78a      	b.n	8016670 <_dtoa_r+0x828>
 801675a:	4603      	mov	r3, r0
 801675c:	e7f4      	b.n	8016748 <_dtoa_r+0x900>
 801675e:	9b03      	ldr	r3, [sp, #12]
 8016760:	2b00      	cmp	r3, #0
 8016762:	46b8      	mov	r8, r7
 8016764:	dc20      	bgt.n	80167a8 <_dtoa_r+0x960>
 8016766:	469b      	mov	fp, r3
 8016768:	9b07      	ldr	r3, [sp, #28]
 801676a:	2b02      	cmp	r3, #2
 801676c:	dd1e      	ble.n	80167ac <_dtoa_r+0x964>
 801676e:	f1bb 0f00 	cmp.w	fp, #0
 8016772:	f47f adb1 	bne.w	80162d8 <_dtoa_r+0x490>
 8016776:	4621      	mov	r1, r4
 8016778:	465b      	mov	r3, fp
 801677a:	2205      	movs	r2, #5
 801677c:	4648      	mov	r0, r9
 801677e:	f000 fa95 	bl	8016cac <__multadd>
 8016782:	4601      	mov	r1, r0
 8016784:	4604      	mov	r4, r0
 8016786:	9802      	ldr	r0, [sp, #8]
 8016788:	f000 fca0 	bl	80170cc <__mcmp>
 801678c:	2800      	cmp	r0, #0
 801678e:	f77f ada3 	ble.w	80162d8 <_dtoa_r+0x490>
 8016792:	4656      	mov	r6, sl
 8016794:	2331      	movs	r3, #49	@ 0x31
 8016796:	f806 3b01 	strb.w	r3, [r6], #1
 801679a:	f108 0801 	add.w	r8, r8, #1
 801679e:	e59f      	b.n	80162e0 <_dtoa_r+0x498>
 80167a0:	9c03      	ldr	r4, [sp, #12]
 80167a2:	46b8      	mov	r8, r7
 80167a4:	4625      	mov	r5, r4
 80167a6:	e7f4      	b.n	8016792 <_dtoa_r+0x94a>
 80167a8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80167ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80167ae:	2b00      	cmp	r3, #0
 80167b0:	f000 8101 	beq.w	80169b6 <_dtoa_r+0xb6e>
 80167b4:	2e00      	cmp	r6, #0
 80167b6:	dd05      	ble.n	80167c4 <_dtoa_r+0x97c>
 80167b8:	4629      	mov	r1, r5
 80167ba:	4632      	mov	r2, r6
 80167bc:	4648      	mov	r0, r9
 80167be:	f000 fc19 	bl	8016ff4 <__lshift>
 80167c2:	4605      	mov	r5, r0
 80167c4:	9b08      	ldr	r3, [sp, #32]
 80167c6:	2b00      	cmp	r3, #0
 80167c8:	d05c      	beq.n	8016884 <_dtoa_r+0xa3c>
 80167ca:	6869      	ldr	r1, [r5, #4]
 80167cc:	4648      	mov	r0, r9
 80167ce:	f000 fa0b 	bl	8016be8 <_Balloc>
 80167d2:	4606      	mov	r6, r0
 80167d4:	b928      	cbnz	r0, 80167e2 <_dtoa_r+0x99a>
 80167d6:	4b82      	ldr	r3, [pc, #520]	@ (80169e0 <_dtoa_r+0xb98>)
 80167d8:	4602      	mov	r2, r0
 80167da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80167de:	f7ff bb4a 	b.w	8015e76 <_dtoa_r+0x2e>
 80167e2:	692a      	ldr	r2, [r5, #16]
 80167e4:	3202      	adds	r2, #2
 80167e6:	0092      	lsls	r2, r2, #2
 80167e8:	f105 010c 	add.w	r1, r5, #12
 80167ec:	300c      	adds	r0, #12
 80167ee:	f7ff fa74 	bl	8015cda <memcpy>
 80167f2:	2201      	movs	r2, #1
 80167f4:	4631      	mov	r1, r6
 80167f6:	4648      	mov	r0, r9
 80167f8:	f000 fbfc 	bl	8016ff4 <__lshift>
 80167fc:	f10a 0301 	add.w	r3, sl, #1
 8016800:	9300      	str	r3, [sp, #0]
 8016802:	eb0a 030b 	add.w	r3, sl, fp
 8016806:	9308      	str	r3, [sp, #32]
 8016808:	9b04      	ldr	r3, [sp, #16]
 801680a:	f003 0301 	and.w	r3, r3, #1
 801680e:	462f      	mov	r7, r5
 8016810:	9306      	str	r3, [sp, #24]
 8016812:	4605      	mov	r5, r0
 8016814:	9b00      	ldr	r3, [sp, #0]
 8016816:	9802      	ldr	r0, [sp, #8]
 8016818:	4621      	mov	r1, r4
 801681a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 801681e:	f7ff fa89 	bl	8015d34 <quorem>
 8016822:	4603      	mov	r3, r0
 8016824:	3330      	adds	r3, #48	@ 0x30
 8016826:	9003      	str	r0, [sp, #12]
 8016828:	4639      	mov	r1, r7
 801682a:	9802      	ldr	r0, [sp, #8]
 801682c:	9309      	str	r3, [sp, #36]	@ 0x24
 801682e:	f000 fc4d 	bl	80170cc <__mcmp>
 8016832:	462a      	mov	r2, r5
 8016834:	9004      	str	r0, [sp, #16]
 8016836:	4621      	mov	r1, r4
 8016838:	4648      	mov	r0, r9
 801683a:	f000 fc63 	bl	8017104 <__mdiff>
 801683e:	68c2      	ldr	r2, [r0, #12]
 8016840:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016842:	4606      	mov	r6, r0
 8016844:	bb02      	cbnz	r2, 8016888 <_dtoa_r+0xa40>
 8016846:	4601      	mov	r1, r0
 8016848:	9802      	ldr	r0, [sp, #8]
 801684a:	f000 fc3f 	bl	80170cc <__mcmp>
 801684e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016850:	4602      	mov	r2, r0
 8016852:	4631      	mov	r1, r6
 8016854:	4648      	mov	r0, r9
 8016856:	920c      	str	r2, [sp, #48]	@ 0x30
 8016858:	9309      	str	r3, [sp, #36]	@ 0x24
 801685a:	f000 fa05 	bl	8016c68 <_Bfree>
 801685e:	9b07      	ldr	r3, [sp, #28]
 8016860:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016862:	9e00      	ldr	r6, [sp, #0]
 8016864:	ea42 0103 	orr.w	r1, r2, r3
 8016868:	9b06      	ldr	r3, [sp, #24]
 801686a:	4319      	orrs	r1, r3
 801686c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801686e:	d10d      	bne.n	801688c <_dtoa_r+0xa44>
 8016870:	2b39      	cmp	r3, #57	@ 0x39
 8016872:	d027      	beq.n	80168c4 <_dtoa_r+0xa7c>
 8016874:	9a04      	ldr	r2, [sp, #16]
 8016876:	2a00      	cmp	r2, #0
 8016878:	dd01      	ble.n	801687e <_dtoa_r+0xa36>
 801687a:	9b03      	ldr	r3, [sp, #12]
 801687c:	3331      	adds	r3, #49	@ 0x31
 801687e:	f88b 3000 	strb.w	r3, [fp]
 8016882:	e52e      	b.n	80162e2 <_dtoa_r+0x49a>
 8016884:	4628      	mov	r0, r5
 8016886:	e7b9      	b.n	80167fc <_dtoa_r+0x9b4>
 8016888:	2201      	movs	r2, #1
 801688a:	e7e2      	b.n	8016852 <_dtoa_r+0xa0a>
 801688c:	9904      	ldr	r1, [sp, #16]
 801688e:	2900      	cmp	r1, #0
 8016890:	db04      	blt.n	801689c <_dtoa_r+0xa54>
 8016892:	9807      	ldr	r0, [sp, #28]
 8016894:	4301      	orrs	r1, r0
 8016896:	9806      	ldr	r0, [sp, #24]
 8016898:	4301      	orrs	r1, r0
 801689a:	d120      	bne.n	80168de <_dtoa_r+0xa96>
 801689c:	2a00      	cmp	r2, #0
 801689e:	ddee      	ble.n	801687e <_dtoa_r+0xa36>
 80168a0:	9902      	ldr	r1, [sp, #8]
 80168a2:	9300      	str	r3, [sp, #0]
 80168a4:	2201      	movs	r2, #1
 80168a6:	4648      	mov	r0, r9
 80168a8:	f000 fba4 	bl	8016ff4 <__lshift>
 80168ac:	4621      	mov	r1, r4
 80168ae:	9002      	str	r0, [sp, #8]
 80168b0:	f000 fc0c 	bl	80170cc <__mcmp>
 80168b4:	2800      	cmp	r0, #0
 80168b6:	9b00      	ldr	r3, [sp, #0]
 80168b8:	dc02      	bgt.n	80168c0 <_dtoa_r+0xa78>
 80168ba:	d1e0      	bne.n	801687e <_dtoa_r+0xa36>
 80168bc:	07da      	lsls	r2, r3, #31
 80168be:	d5de      	bpl.n	801687e <_dtoa_r+0xa36>
 80168c0:	2b39      	cmp	r3, #57	@ 0x39
 80168c2:	d1da      	bne.n	801687a <_dtoa_r+0xa32>
 80168c4:	2339      	movs	r3, #57	@ 0x39
 80168c6:	f88b 3000 	strb.w	r3, [fp]
 80168ca:	4633      	mov	r3, r6
 80168cc:	461e      	mov	r6, r3
 80168ce:	3b01      	subs	r3, #1
 80168d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80168d4:	2a39      	cmp	r2, #57	@ 0x39
 80168d6:	d04e      	beq.n	8016976 <_dtoa_r+0xb2e>
 80168d8:	3201      	adds	r2, #1
 80168da:	701a      	strb	r2, [r3, #0]
 80168dc:	e501      	b.n	80162e2 <_dtoa_r+0x49a>
 80168de:	2a00      	cmp	r2, #0
 80168e0:	dd03      	ble.n	80168ea <_dtoa_r+0xaa2>
 80168e2:	2b39      	cmp	r3, #57	@ 0x39
 80168e4:	d0ee      	beq.n	80168c4 <_dtoa_r+0xa7c>
 80168e6:	3301      	adds	r3, #1
 80168e8:	e7c9      	b.n	801687e <_dtoa_r+0xa36>
 80168ea:	9a00      	ldr	r2, [sp, #0]
 80168ec:	9908      	ldr	r1, [sp, #32]
 80168ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 80168f2:	428a      	cmp	r2, r1
 80168f4:	d028      	beq.n	8016948 <_dtoa_r+0xb00>
 80168f6:	9902      	ldr	r1, [sp, #8]
 80168f8:	2300      	movs	r3, #0
 80168fa:	220a      	movs	r2, #10
 80168fc:	4648      	mov	r0, r9
 80168fe:	f000 f9d5 	bl	8016cac <__multadd>
 8016902:	42af      	cmp	r7, r5
 8016904:	9002      	str	r0, [sp, #8]
 8016906:	f04f 0300 	mov.w	r3, #0
 801690a:	f04f 020a 	mov.w	r2, #10
 801690e:	4639      	mov	r1, r7
 8016910:	4648      	mov	r0, r9
 8016912:	d107      	bne.n	8016924 <_dtoa_r+0xadc>
 8016914:	f000 f9ca 	bl	8016cac <__multadd>
 8016918:	4607      	mov	r7, r0
 801691a:	4605      	mov	r5, r0
 801691c:	9b00      	ldr	r3, [sp, #0]
 801691e:	3301      	adds	r3, #1
 8016920:	9300      	str	r3, [sp, #0]
 8016922:	e777      	b.n	8016814 <_dtoa_r+0x9cc>
 8016924:	f000 f9c2 	bl	8016cac <__multadd>
 8016928:	4629      	mov	r1, r5
 801692a:	4607      	mov	r7, r0
 801692c:	2300      	movs	r3, #0
 801692e:	220a      	movs	r2, #10
 8016930:	4648      	mov	r0, r9
 8016932:	f000 f9bb 	bl	8016cac <__multadd>
 8016936:	4605      	mov	r5, r0
 8016938:	e7f0      	b.n	801691c <_dtoa_r+0xad4>
 801693a:	f1bb 0f00 	cmp.w	fp, #0
 801693e:	bfcc      	ite	gt
 8016940:	465e      	movgt	r6, fp
 8016942:	2601      	movle	r6, #1
 8016944:	4456      	add	r6, sl
 8016946:	2700      	movs	r7, #0
 8016948:	9902      	ldr	r1, [sp, #8]
 801694a:	9300      	str	r3, [sp, #0]
 801694c:	2201      	movs	r2, #1
 801694e:	4648      	mov	r0, r9
 8016950:	f000 fb50 	bl	8016ff4 <__lshift>
 8016954:	4621      	mov	r1, r4
 8016956:	9002      	str	r0, [sp, #8]
 8016958:	f000 fbb8 	bl	80170cc <__mcmp>
 801695c:	2800      	cmp	r0, #0
 801695e:	dcb4      	bgt.n	80168ca <_dtoa_r+0xa82>
 8016960:	d102      	bne.n	8016968 <_dtoa_r+0xb20>
 8016962:	9b00      	ldr	r3, [sp, #0]
 8016964:	07db      	lsls	r3, r3, #31
 8016966:	d4b0      	bmi.n	80168ca <_dtoa_r+0xa82>
 8016968:	4633      	mov	r3, r6
 801696a:	461e      	mov	r6, r3
 801696c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016970:	2a30      	cmp	r2, #48	@ 0x30
 8016972:	d0fa      	beq.n	801696a <_dtoa_r+0xb22>
 8016974:	e4b5      	b.n	80162e2 <_dtoa_r+0x49a>
 8016976:	459a      	cmp	sl, r3
 8016978:	d1a8      	bne.n	80168cc <_dtoa_r+0xa84>
 801697a:	2331      	movs	r3, #49	@ 0x31
 801697c:	f108 0801 	add.w	r8, r8, #1
 8016980:	f88a 3000 	strb.w	r3, [sl]
 8016984:	e4ad      	b.n	80162e2 <_dtoa_r+0x49a>
 8016986:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016988:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80169e4 <_dtoa_r+0xb9c>
 801698c:	b11b      	cbz	r3, 8016996 <_dtoa_r+0xb4e>
 801698e:	f10a 0308 	add.w	r3, sl, #8
 8016992:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8016994:	6013      	str	r3, [r2, #0]
 8016996:	4650      	mov	r0, sl
 8016998:	b017      	add	sp, #92	@ 0x5c
 801699a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801699e:	9b07      	ldr	r3, [sp, #28]
 80169a0:	2b01      	cmp	r3, #1
 80169a2:	f77f ae2e 	ble.w	8016602 <_dtoa_r+0x7ba>
 80169a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80169a8:	9308      	str	r3, [sp, #32]
 80169aa:	2001      	movs	r0, #1
 80169ac:	e64d      	b.n	801664a <_dtoa_r+0x802>
 80169ae:	f1bb 0f00 	cmp.w	fp, #0
 80169b2:	f77f aed9 	ble.w	8016768 <_dtoa_r+0x920>
 80169b6:	4656      	mov	r6, sl
 80169b8:	9802      	ldr	r0, [sp, #8]
 80169ba:	4621      	mov	r1, r4
 80169bc:	f7ff f9ba 	bl	8015d34 <quorem>
 80169c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80169c4:	f806 3b01 	strb.w	r3, [r6], #1
 80169c8:	eba6 020a 	sub.w	r2, r6, sl
 80169cc:	4593      	cmp	fp, r2
 80169ce:	ddb4      	ble.n	801693a <_dtoa_r+0xaf2>
 80169d0:	9902      	ldr	r1, [sp, #8]
 80169d2:	2300      	movs	r3, #0
 80169d4:	220a      	movs	r2, #10
 80169d6:	4648      	mov	r0, r9
 80169d8:	f000 f968 	bl	8016cac <__multadd>
 80169dc:	9002      	str	r0, [sp, #8]
 80169de:	e7eb      	b.n	80169b8 <_dtoa_r+0xb70>
 80169e0:	0801ada2 	.word	0x0801ada2
 80169e4:	0801ad3d 	.word	0x0801ad3d

080169e8 <_free_r>:
 80169e8:	b538      	push	{r3, r4, r5, lr}
 80169ea:	4605      	mov	r5, r0
 80169ec:	2900      	cmp	r1, #0
 80169ee:	d041      	beq.n	8016a74 <_free_r+0x8c>
 80169f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80169f4:	1f0c      	subs	r4, r1, #4
 80169f6:	2b00      	cmp	r3, #0
 80169f8:	bfb8      	it	lt
 80169fa:	18e4      	addlt	r4, r4, r3
 80169fc:	f000 f8e8 	bl	8016bd0 <__malloc_lock>
 8016a00:	4a1d      	ldr	r2, [pc, #116]	@ (8016a78 <_free_r+0x90>)
 8016a02:	6813      	ldr	r3, [r2, #0]
 8016a04:	b933      	cbnz	r3, 8016a14 <_free_r+0x2c>
 8016a06:	6063      	str	r3, [r4, #4]
 8016a08:	6014      	str	r4, [r2, #0]
 8016a0a:	4628      	mov	r0, r5
 8016a0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016a10:	f000 b8e4 	b.w	8016bdc <__malloc_unlock>
 8016a14:	42a3      	cmp	r3, r4
 8016a16:	d908      	bls.n	8016a2a <_free_r+0x42>
 8016a18:	6820      	ldr	r0, [r4, #0]
 8016a1a:	1821      	adds	r1, r4, r0
 8016a1c:	428b      	cmp	r3, r1
 8016a1e:	bf01      	itttt	eq
 8016a20:	6819      	ldreq	r1, [r3, #0]
 8016a22:	685b      	ldreq	r3, [r3, #4]
 8016a24:	1809      	addeq	r1, r1, r0
 8016a26:	6021      	streq	r1, [r4, #0]
 8016a28:	e7ed      	b.n	8016a06 <_free_r+0x1e>
 8016a2a:	461a      	mov	r2, r3
 8016a2c:	685b      	ldr	r3, [r3, #4]
 8016a2e:	b10b      	cbz	r3, 8016a34 <_free_r+0x4c>
 8016a30:	42a3      	cmp	r3, r4
 8016a32:	d9fa      	bls.n	8016a2a <_free_r+0x42>
 8016a34:	6811      	ldr	r1, [r2, #0]
 8016a36:	1850      	adds	r0, r2, r1
 8016a38:	42a0      	cmp	r0, r4
 8016a3a:	d10b      	bne.n	8016a54 <_free_r+0x6c>
 8016a3c:	6820      	ldr	r0, [r4, #0]
 8016a3e:	4401      	add	r1, r0
 8016a40:	1850      	adds	r0, r2, r1
 8016a42:	4283      	cmp	r3, r0
 8016a44:	6011      	str	r1, [r2, #0]
 8016a46:	d1e0      	bne.n	8016a0a <_free_r+0x22>
 8016a48:	6818      	ldr	r0, [r3, #0]
 8016a4a:	685b      	ldr	r3, [r3, #4]
 8016a4c:	6053      	str	r3, [r2, #4]
 8016a4e:	4408      	add	r0, r1
 8016a50:	6010      	str	r0, [r2, #0]
 8016a52:	e7da      	b.n	8016a0a <_free_r+0x22>
 8016a54:	d902      	bls.n	8016a5c <_free_r+0x74>
 8016a56:	230c      	movs	r3, #12
 8016a58:	602b      	str	r3, [r5, #0]
 8016a5a:	e7d6      	b.n	8016a0a <_free_r+0x22>
 8016a5c:	6820      	ldr	r0, [r4, #0]
 8016a5e:	1821      	adds	r1, r4, r0
 8016a60:	428b      	cmp	r3, r1
 8016a62:	bf04      	itt	eq
 8016a64:	6819      	ldreq	r1, [r3, #0]
 8016a66:	685b      	ldreq	r3, [r3, #4]
 8016a68:	6063      	str	r3, [r4, #4]
 8016a6a:	bf04      	itt	eq
 8016a6c:	1809      	addeq	r1, r1, r0
 8016a6e:	6021      	streq	r1, [r4, #0]
 8016a70:	6054      	str	r4, [r2, #4]
 8016a72:	e7ca      	b.n	8016a0a <_free_r+0x22>
 8016a74:	bd38      	pop	{r3, r4, r5, pc}
 8016a76:	bf00      	nop
 8016a78:	20008ce0 	.word	0x20008ce0

08016a7c <malloc>:
 8016a7c:	4b02      	ldr	r3, [pc, #8]	@ (8016a88 <malloc+0xc>)
 8016a7e:	4601      	mov	r1, r0
 8016a80:	6818      	ldr	r0, [r3, #0]
 8016a82:	f000 b825 	b.w	8016ad0 <_malloc_r>
 8016a86:	bf00      	nop
 8016a88:	20000324 	.word	0x20000324

08016a8c <sbrk_aligned>:
 8016a8c:	b570      	push	{r4, r5, r6, lr}
 8016a8e:	4e0f      	ldr	r6, [pc, #60]	@ (8016acc <sbrk_aligned+0x40>)
 8016a90:	460c      	mov	r4, r1
 8016a92:	6831      	ldr	r1, [r6, #0]
 8016a94:	4605      	mov	r5, r0
 8016a96:	b911      	cbnz	r1, 8016a9e <sbrk_aligned+0x12>
 8016a98:	f000 fea4 	bl	80177e4 <_sbrk_r>
 8016a9c:	6030      	str	r0, [r6, #0]
 8016a9e:	4621      	mov	r1, r4
 8016aa0:	4628      	mov	r0, r5
 8016aa2:	f000 fe9f 	bl	80177e4 <_sbrk_r>
 8016aa6:	1c43      	adds	r3, r0, #1
 8016aa8:	d103      	bne.n	8016ab2 <sbrk_aligned+0x26>
 8016aaa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8016aae:	4620      	mov	r0, r4
 8016ab0:	bd70      	pop	{r4, r5, r6, pc}
 8016ab2:	1cc4      	adds	r4, r0, #3
 8016ab4:	f024 0403 	bic.w	r4, r4, #3
 8016ab8:	42a0      	cmp	r0, r4
 8016aba:	d0f8      	beq.n	8016aae <sbrk_aligned+0x22>
 8016abc:	1a21      	subs	r1, r4, r0
 8016abe:	4628      	mov	r0, r5
 8016ac0:	f000 fe90 	bl	80177e4 <_sbrk_r>
 8016ac4:	3001      	adds	r0, #1
 8016ac6:	d1f2      	bne.n	8016aae <sbrk_aligned+0x22>
 8016ac8:	e7ef      	b.n	8016aaa <sbrk_aligned+0x1e>
 8016aca:	bf00      	nop
 8016acc:	20008cdc 	.word	0x20008cdc

08016ad0 <_malloc_r>:
 8016ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016ad4:	1ccd      	adds	r5, r1, #3
 8016ad6:	f025 0503 	bic.w	r5, r5, #3
 8016ada:	3508      	adds	r5, #8
 8016adc:	2d0c      	cmp	r5, #12
 8016ade:	bf38      	it	cc
 8016ae0:	250c      	movcc	r5, #12
 8016ae2:	2d00      	cmp	r5, #0
 8016ae4:	4606      	mov	r6, r0
 8016ae6:	db01      	blt.n	8016aec <_malloc_r+0x1c>
 8016ae8:	42a9      	cmp	r1, r5
 8016aea:	d904      	bls.n	8016af6 <_malloc_r+0x26>
 8016aec:	230c      	movs	r3, #12
 8016aee:	6033      	str	r3, [r6, #0]
 8016af0:	2000      	movs	r0, #0
 8016af2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016af6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016bcc <_malloc_r+0xfc>
 8016afa:	f000 f869 	bl	8016bd0 <__malloc_lock>
 8016afe:	f8d8 3000 	ldr.w	r3, [r8]
 8016b02:	461c      	mov	r4, r3
 8016b04:	bb44      	cbnz	r4, 8016b58 <_malloc_r+0x88>
 8016b06:	4629      	mov	r1, r5
 8016b08:	4630      	mov	r0, r6
 8016b0a:	f7ff ffbf 	bl	8016a8c <sbrk_aligned>
 8016b0e:	1c43      	adds	r3, r0, #1
 8016b10:	4604      	mov	r4, r0
 8016b12:	d158      	bne.n	8016bc6 <_malloc_r+0xf6>
 8016b14:	f8d8 4000 	ldr.w	r4, [r8]
 8016b18:	4627      	mov	r7, r4
 8016b1a:	2f00      	cmp	r7, #0
 8016b1c:	d143      	bne.n	8016ba6 <_malloc_r+0xd6>
 8016b1e:	2c00      	cmp	r4, #0
 8016b20:	d04b      	beq.n	8016bba <_malloc_r+0xea>
 8016b22:	6823      	ldr	r3, [r4, #0]
 8016b24:	4639      	mov	r1, r7
 8016b26:	4630      	mov	r0, r6
 8016b28:	eb04 0903 	add.w	r9, r4, r3
 8016b2c:	f000 fe5a 	bl	80177e4 <_sbrk_r>
 8016b30:	4581      	cmp	r9, r0
 8016b32:	d142      	bne.n	8016bba <_malloc_r+0xea>
 8016b34:	6821      	ldr	r1, [r4, #0]
 8016b36:	1a6d      	subs	r5, r5, r1
 8016b38:	4629      	mov	r1, r5
 8016b3a:	4630      	mov	r0, r6
 8016b3c:	f7ff ffa6 	bl	8016a8c <sbrk_aligned>
 8016b40:	3001      	adds	r0, #1
 8016b42:	d03a      	beq.n	8016bba <_malloc_r+0xea>
 8016b44:	6823      	ldr	r3, [r4, #0]
 8016b46:	442b      	add	r3, r5
 8016b48:	6023      	str	r3, [r4, #0]
 8016b4a:	f8d8 3000 	ldr.w	r3, [r8]
 8016b4e:	685a      	ldr	r2, [r3, #4]
 8016b50:	bb62      	cbnz	r2, 8016bac <_malloc_r+0xdc>
 8016b52:	f8c8 7000 	str.w	r7, [r8]
 8016b56:	e00f      	b.n	8016b78 <_malloc_r+0xa8>
 8016b58:	6822      	ldr	r2, [r4, #0]
 8016b5a:	1b52      	subs	r2, r2, r5
 8016b5c:	d420      	bmi.n	8016ba0 <_malloc_r+0xd0>
 8016b5e:	2a0b      	cmp	r2, #11
 8016b60:	d917      	bls.n	8016b92 <_malloc_r+0xc2>
 8016b62:	1961      	adds	r1, r4, r5
 8016b64:	42a3      	cmp	r3, r4
 8016b66:	6025      	str	r5, [r4, #0]
 8016b68:	bf18      	it	ne
 8016b6a:	6059      	strne	r1, [r3, #4]
 8016b6c:	6863      	ldr	r3, [r4, #4]
 8016b6e:	bf08      	it	eq
 8016b70:	f8c8 1000 	streq.w	r1, [r8]
 8016b74:	5162      	str	r2, [r4, r5]
 8016b76:	604b      	str	r3, [r1, #4]
 8016b78:	4630      	mov	r0, r6
 8016b7a:	f000 f82f 	bl	8016bdc <__malloc_unlock>
 8016b7e:	f104 000b 	add.w	r0, r4, #11
 8016b82:	1d23      	adds	r3, r4, #4
 8016b84:	f020 0007 	bic.w	r0, r0, #7
 8016b88:	1ac2      	subs	r2, r0, r3
 8016b8a:	bf1c      	itt	ne
 8016b8c:	1a1b      	subne	r3, r3, r0
 8016b8e:	50a3      	strne	r3, [r4, r2]
 8016b90:	e7af      	b.n	8016af2 <_malloc_r+0x22>
 8016b92:	6862      	ldr	r2, [r4, #4]
 8016b94:	42a3      	cmp	r3, r4
 8016b96:	bf0c      	ite	eq
 8016b98:	f8c8 2000 	streq.w	r2, [r8]
 8016b9c:	605a      	strne	r2, [r3, #4]
 8016b9e:	e7eb      	b.n	8016b78 <_malloc_r+0xa8>
 8016ba0:	4623      	mov	r3, r4
 8016ba2:	6864      	ldr	r4, [r4, #4]
 8016ba4:	e7ae      	b.n	8016b04 <_malloc_r+0x34>
 8016ba6:	463c      	mov	r4, r7
 8016ba8:	687f      	ldr	r7, [r7, #4]
 8016baa:	e7b6      	b.n	8016b1a <_malloc_r+0x4a>
 8016bac:	461a      	mov	r2, r3
 8016bae:	685b      	ldr	r3, [r3, #4]
 8016bb0:	42a3      	cmp	r3, r4
 8016bb2:	d1fb      	bne.n	8016bac <_malloc_r+0xdc>
 8016bb4:	2300      	movs	r3, #0
 8016bb6:	6053      	str	r3, [r2, #4]
 8016bb8:	e7de      	b.n	8016b78 <_malloc_r+0xa8>
 8016bba:	230c      	movs	r3, #12
 8016bbc:	6033      	str	r3, [r6, #0]
 8016bbe:	4630      	mov	r0, r6
 8016bc0:	f000 f80c 	bl	8016bdc <__malloc_unlock>
 8016bc4:	e794      	b.n	8016af0 <_malloc_r+0x20>
 8016bc6:	6005      	str	r5, [r0, #0]
 8016bc8:	e7d6      	b.n	8016b78 <_malloc_r+0xa8>
 8016bca:	bf00      	nop
 8016bcc:	20008ce0 	.word	0x20008ce0

08016bd0 <__malloc_lock>:
 8016bd0:	4801      	ldr	r0, [pc, #4]	@ (8016bd8 <__malloc_lock+0x8>)
 8016bd2:	f7ff b880 	b.w	8015cd6 <__retarget_lock_acquire_recursive>
 8016bd6:	bf00      	nop
 8016bd8:	20008cd8 	.word	0x20008cd8

08016bdc <__malloc_unlock>:
 8016bdc:	4801      	ldr	r0, [pc, #4]	@ (8016be4 <__malloc_unlock+0x8>)
 8016bde:	f7ff b87b 	b.w	8015cd8 <__retarget_lock_release_recursive>
 8016be2:	bf00      	nop
 8016be4:	20008cd8 	.word	0x20008cd8

08016be8 <_Balloc>:
 8016be8:	b570      	push	{r4, r5, r6, lr}
 8016bea:	69c6      	ldr	r6, [r0, #28]
 8016bec:	4604      	mov	r4, r0
 8016bee:	460d      	mov	r5, r1
 8016bf0:	b976      	cbnz	r6, 8016c10 <_Balloc+0x28>
 8016bf2:	2010      	movs	r0, #16
 8016bf4:	f7ff ff42 	bl	8016a7c <malloc>
 8016bf8:	4602      	mov	r2, r0
 8016bfa:	61e0      	str	r0, [r4, #28]
 8016bfc:	b920      	cbnz	r0, 8016c08 <_Balloc+0x20>
 8016bfe:	4b18      	ldr	r3, [pc, #96]	@ (8016c60 <_Balloc+0x78>)
 8016c00:	4818      	ldr	r0, [pc, #96]	@ (8016c64 <_Balloc+0x7c>)
 8016c02:	216b      	movs	r1, #107	@ 0x6b
 8016c04:	f7ff f878 	bl	8015cf8 <__assert_func>
 8016c08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016c0c:	6006      	str	r6, [r0, #0]
 8016c0e:	60c6      	str	r6, [r0, #12]
 8016c10:	69e6      	ldr	r6, [r4, #28]
 8016c12:	68f3      	ldr	r3, [r6, #12]
 8016c14:	b183      	cbz	r3, 8016c38 <_Balloc+0x50>
 8016c16:	69e3      	ldr	r3, [r4, #28]
 8016c18:	68db      	ldr	r3, [r3, #12]
 8016c1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016c1e:	b9b8      	cbnz	r0, 8016c50 <_Balloc+0x68>
 8016c20:	2101      	movs	r1, #1
 8016c22:	fa01 f605 	lsl.w	r6, r1, r5
 8016c26:	1d72      	adds	r2, r6, #5
 8016c28:	0092      	lsls	r2, r2, #2
 8016c2a:	4620      	mov	r0, r4
 8016c2c:	f000 fdf1 	bl	8017812 <_calloc_r>
 8016c30:	b160      	cbz	r0, 8016c4c <_Balloc+0x64>
 8016c32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016c36:	e00e      	b.n	8016c56 <_Balloc+0x6e>
 8016c38:	2221      	movs	r2, #33	@ 0x21
 8016c3a:	2104      	movs	r1, #4
 8016c3c:	4620      	mov	r0, r4
 8016c3e:	f000 fde8 	bl	8017812 <_calloc_r>
 8016c42:	69e3      	ldr	r3, [r4, #28]
 8016c44:	60f0      	str	r0, [r6, #12]
 8016c46:	68db      	ldr	r3, [r3, #12]
 8016c48:	2b00      	cmp	r3, #0
 8016c4a:	d1e4      	bne.n	8016c16 <_Balloc+0x2e>
 8016c4c:	2000      	movs	r0, #0
 8016c4e:	bd70      	pop	{r4, r5, r6, pc}
 8016c50:	6802      	ldr	r2, [r0, #0]
 8016c52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016c56:	2300      	movs	r3, #0
 8016c58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016c5c:	e7f7      	b.n	8016c4e <_Balloc+0x66>
 8016c5e:	bf00      	nop
 8016c60:	0801ac5e 	.word	0x0801ac5e
 8016c64:	0801adb3 	.word	0x0801adb3

08016c68 <_Bfree>:
 8016c68:	b570      	push	{r4, r5, r6, lr}
 8016c6a:	69c6      	ldr	r6, [r0, #28]
 8016c6c:	4605      	mov	r5, r0
 8016c6e:	460c      	mov	r4, r1
 8016c70:	b976      	cbnz	r6, 8016c90 <_Bfree+0x28>
 8016c72:	2010      	movs	r0, #16
 8016c74:	f7ff ff02 	bl	8016a7c <malloc>
 8016c78:	4602      	mov	r2, r0
 8016c7a:	61e8      	str	r0, [r5, #28]
 8016c7c:	b920      	cbnz	r0, 8016c88 <_Bfree+0x20>
 8016c7e:	4b09      	ldr	r3, [pc, #36]	@ (8016ca4 <_Bfree+0x3c>)
 8016c80:	4809      	ldr	r0, [pc, #36]	@ (8016ca8 <_Bfree+0x40>)
 8016c82:	218f      	movs	r1, #143	@ 0x8f
 8016c84:	f7ff f838 	bl	8015cf8 <__assert_func>
 8016c88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016c8c:	6006      	str	r6, [r0, #0]
 8016c8e:	60c6      	str	r6, [r0, #12]
 8016c90:	b13c      	cbz	r4, 8016ca2 <_Bfree+0x3a>
 8016c92:	69eb      	ldr	r3, [r5, #28]
 8016c94:	6862      	ldr	r2, [r4, #4]
 8016c96:	68db      	ldr	r3, [r3, #12]
 8016c98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016c9c:	6021      	str	r1, [r4, #0]
 8016c9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016ca2:	bd70      	pop	{r4, r5, r6, pc}
 8016ca4:	0801ac5e 	.word	0x0801ac5e
 8016ca8:	0801adb3 	.word	0x0801adb3

08016cac <__multadd>:
 8016cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016cb0:	690d      	ldr	r5, [r1, #16]
 8016cb2:	4607      	mov	r7, r0
 8016cb4:	460c      	mov	r4, r1
 8016cb6:	461e      	mov	r6, r3
 8016cb8:	f101 0c14 	add.w	ip, r1, #20
 8016cbc:	2000      	movs	r0, #0
 8016cbe:	f8dc 3000 	ldr.w	r3, [ip]
 8016cc2:	b299      	uxth	r1, r3
 8016cc4:	fb02 6101 	mla	r1, r2, r1, r6
 8016cc8:	0c1e      	lsrs	r6, r3, #16
 8016cca:	0c0b      	lsrs	r3, r1, #16
 8016ccc:	fb02 3306 	mla	r3, r2, r6, r3
 8016cd0:	b289      	uxth	r1, r1
 8016cd2:	3001      	adds	r0, #1
 8016cd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016cd8:	4285      	cmp	r5, r0
 8016cda:	f84c 1b04 	str.w	r1, [ip], #4
 8016cde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8016ce2:	dcec      	bgt.n	8016cbe <__multadd+0x12>
 8016ce4:	b30e      	cbz	r6, 8016d2a <__multadd+0x7e>
 8016ce6:	68a3      	ldr	r3, [r4, #8]
 8016ce8:	42ab      	cmp	r3, r5
 8016cea:	dc19      	bgt.n	8016d20 <__multadd+0x74>
 8016cec:	6861      	ldr	r1, [r4, #4]
 8016cee:	4638      	mov	r0, r7
 8016cf0:	3101      	adds	r1, #1
 8016cf2:	f7ff ff79 	bl	8016be8 <_Balloc>
 8016cf6:	4680      	mov	r8, r0
 8016cf8:	b928      	cbnz	r0, 8016d06 <__multadd+0x5a>
 8016cfa:	4602      	mov	r2, r0
 8016cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8016d30 <__multadd+0x84>)
 8016cfe:	480d      	ldr	r0, [pc, #52]	@ (8016d34 <__multadd+0x88>)
 8016d00:	21ba      	movs	r1, #186	@ 0xba
 8016d02:	f7fe fff9 	bl	8015cf8 <__assert_func>
 8016d06:	6922      	ldr	r2, [r4, #16]
 8016d08:	3202      	adds	r2, #2
 8016d0a:	f104 010c 	add.w	r1, r4, #12
 8016d0e:	0092      	lsls	r2, r2, #2
 8016d10:	300c      	adds	r0, #12
 8016d12:	f7fe ffe2 	bl	8015cda <memcpy>
 8016d16:	4621      	mov	r1, r4
 8016d18:	4638      	mov	r0, r7
 8016d1a:	f7ff ffa5 	bl	8016c68 <_Bfree>
 8016d1e:	4644      	mov	r4, r8
 8016d20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016d24:	3501      	adds	r5, #1
 8016d26:	615e      	str	r6, [r3, #20]
 8016d28:	6125      	str	r5, [r4, #16]
 8016d2a:	4620      	mov	r0, r4
 8016d2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d30:	0801ada2 	.word	0x0801ada2
 8016d34:	0801adb3 	.word	0x0801adb3

08016d38 <__hi0bits>:
 8016d38:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8016d3c:	4603      	mov	r3, r0
 8016d3e:	bf36      	itet	cc
 8016d40:	0403      	lslcc	r3, r0, #16
 8016d42:	2000      	movcs	r0, #0
 8016d44:	2010      	movcc	r0, #16
 8016d46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016d4a:	bf3c      	itt	cc
 8016d4c:	021b      	lslcc	r3, r3, #8
 8016d4e:	3008      	addcc	r0, #8
 8016d50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016d54:	bf3c      	itt	cc
 8016d56:	011b      	lslcc	r3, r3, #4
 8016d58:	3004      	addcc	r0, #4
 8016d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016d5e:	bf3c      	itt	cc
 8016d60:	009b      	lslcc	r3, r3, #2
 8016d62:	3002      	addcc	r0, #2
 8016d64:	2b00      	cmp	r3, #0
 8016d66:	db05      	blt.n	8016d74 <__hi0bits+0x3c>
 8016d68:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8016d6c:	f100 0001 	add.w	r0, r0, #1
 8016d70:	bf08      	it	eq
 8016d72:	2020      	moveq	r0, #32
 8016d74:	4770      	bx	lr

08016d76 <__lo0bits>:
 8016d76:	6803      	ldr	r3, [r0, #0]
 8016d78:	4602      	mov	r2, r0
 8016d7a:	f013 0007 	ands.w	r0, r3, #7
 8016d7e:	d00b      	beq.n	8016d98 <__lo0bits+0x22>
 8016d80:	07d9      	lsls	r1, r3, #31
 8016d82:	d421      	bmi.n	8016dc8 <__lo0bits+0x52>
 8016d84:	0798      	lsls	r0, r3, #30
 8016d86:	bf49      	itett	mi
 8016d88:	085b      	lsrmi	r3, r3, #1
 8016d8a:	089b      	lsrpl	r3, r3, #2
 8016d8c:	2001      	movmi	r0, #1
 8016d8e:	6013      	strmi	r3, [r2, #0]
 8016d90:	bf5c      	itt	pl
 8016d92:	6013      	strpl	r3, [r2, #0]
 8016d94:	2002      	movpl	r0, #2
 8016d96:	4770      	bx	lr
 8016d98:	b299      	uxth	r1, r3
 8016d9a:	b909      	cbnz	r1, 8016da0 <__lo0bits+0x2a>
 8016d9c:	0c1b      	lsrs	r3, r3, #16
 8016d9e:	2010      	movs	r0, #16
 8016da0:	b2d9      	uxtb	r1, r3
 8016da2:	b909      	cbnz	r1, 8016da8 <__lo0bits+0x32>
 8016da4:	3008      	adds	r0, #8
 8016da6:	0a1b      	lsrs	r3, r3, #8
 8016da8:	0719      	lsls	r1, r3, #28
 8016daa:	bf04      	itt	eq
 8016dac:	091b      	lsreq	r3, r3, #4
 8016dae:	3004      	addeq	r0, #4
 8016db0:	0799      	lsls	r1, r3, #30
 8016db2:	bf04      	itt	eq
 8016db4:	089b      	lsreq	r3, r3, #2
 8016db6:	3002      	addeq	r0, #2
 8016db8:	07d9      	lsls	r1, r3, #31
 8016dba:	d403      	bmi.n	8016dc4 <__lo0bits+0x4e>
 8016dbc:	085b      	lsrs	r3, r3, #1
 8016dbe:	f100 0001 	add.w	r0, r0, #1
 8016dc2:	d003      	beq.n	8016dcc <__lo0bits+0x56>
 8016dc4:	6013      	str	r3, [r2, #0]
 8016dc6:	4770      	bx	lr
 8016dc8:	2000      	movs	r0, #0
 8016dca:	4770      	bx	lr
 8016dcc:	2020      	movs	r0, #32
 8016dce:	4770      	bx	lr

08016dd0 <__i2b>:
 8016dd0:	b510      	push	{r4, lr}
 8016dd2:	460c      	mov	r4, r1
 8016dd4:	2101      	movs	r1, #1
 8016dd6:	f7ff ff07 	bl	8016be8 <_Balloc>
 8016dda:	4602      	mov	r2, r0
 8016ddc:	b928      	cbnz	r0, 8016dea <__i2b+0x1a>
 8016dde:	4b05      	ldr	r3, [pc, #20]	@ (8016df4 <__i2b+0x24>)
 8016de0:	4805      	ldr	r0, [pc, #20]	@ (8016df8 <__i2b+0x28>)
 8016de2:	f240 1145 	movw	r1, #325	@ 0x145
 8016de6:	f7fe ff87 	bl	8015cf8 <__assert_func>
 8016dea:	2301      	movs	r3, #1
 8016dec:	6144      	str	r4, [r0, #20]
 8016dee:	6103      	str	r3, [r0, #16]
 8016df0:	bd10      	pop	{r4, pc}
 8016df2:	bf00      	nop
 8016df4:	0801ada2 	.word	0x0801ada2
 8016df8:	0801adb3 	.word	0x0801adb3

08016dfc <__multiply>:
 8016dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e00:	4617      	mov	r7, r2
 8016e02:	690a      	ldr	r2, [r1, #16]
 8016e04:	693b      	ldr	r3, [r7, #16]
 8016e06:	429a      	cmp	r2, r3
 8016e08:	bfa8      	it	ge
 8016e0a:	463b      	movge	r3, r7
 8016e0c:	4689      	mov	r9, r1
 8016e0e:	bfa4      	itt	ge
 8016e10:	460f      	movge	r7, r1
 8016e12:	4699      	movge	r9, r3
 8016e14:	693d      	ldr	r5, [r7, #16]
 8016e16:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8016e1a:	68bb      	ldr	r3, [r7, #8]
 8016e1c:	6879      	ldr	r1, [r7, #4]
 8016e1e:	eb05 060a 	add.w	r6, r5, sl
 8016e22:	42b3      	cmp	r3, r6
 8016e24:	b085      	sub	sp, #20
 8016e26:	bfb8      	it	lt
 8016e28:	3101      	addlt	r1, #1
 8016e2a:	f7ff fedd 	bl	8016be8 <_Balloc>
 8016e2e:	b930      	cbnz	r0, 8016e3e <__multiply+0x42>
 8016e30:	4602      	mov	r2, r0
 8016e32:	4b41      	ldr	r3, [pc, #260]	@ (8016f38 <__multiply+0x13c>)
 8016e34:	4841      	ldr	r0, [pc, #260]	@ (8016f3c <__multiply+0x140>)
 8016e36:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8016e3a:	f7fe ff5d 	bl	8015cf8 <__assert_func>
 8016e3e:	f100 0414 	add.w	r4, r0, #20
 8016e42:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8016e46:	4623      	mov	r3, r4
 8016e48:	2200      	movs	r2, #0
 8016e4a:	4573      	cmp	r3, lr
 8016e4c:	d320      	bcc.n	8016e90 <__multiply+0x94>
 8016e4e:	f107 0814 	add.w	r8, r7, #20
 8016e52:	f109 0114 	add.w	r1, r9, #20
 8016e56:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8016e5a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8016e5e:	9302      	str	r3, [sp, #8]
 8016e60:	1beb      	subs	r3, r5, r7
 8016e62:	3b15      	subs	r3, #21
 8016e64:	f023 0303 	bic.w	r3, r3, #3
 8016e68:	3304      	adds	r3, #4
 8016e6a:	3715      	adds	r7, #21
 8016e6c:	42bd      	cmp	r5, r7
 8016e6e:	bf38      	it	cc
 8016e70:	2304      	movcc	r3, #4
 8016e72:	9301      	str	r3, [sp, #4]
 8016e74:	9b02      	ldr	r3, [sp, #8]
 8016e76:	9103      	str	r1, [sp, #12]
 8016e78:	428b      	cmp	r3, r1
 8016e7a:	d80c      	bhi.n	8016e96 <__multiply+0x9a>
 8016e7c:	2e00      	cmp	r6, #0
 8016e7e:	dd03      	ble.n	8016e88 <__multiply+0x8c>
 8016e80:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d055      	beq.n	8016f34 <__multiply+0x138>
 8016e88:	6106      	str	r6, [r0, #16]
 8016e8a:	b005      	add	sp, #20
 8016e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e90:	f843 2b04 	str.w	r2, [r3], #4
 8016e94:	e7d9      	b.n	8016e4a <__multiply+0x4e>
 8016e96:	f8b1 a000 	ldrh.w	sl, [r1]
 8016e9a:	f1ba 0f00 	cmp.w	sl, #0
 8016e9e:	d01f      	beq.n	8016ee0 <__multiply+0xe4>
 8016ea0:	46c4      	mov	ip, r8
 8016ea2:	46a1      	mov	r9, r4
 8016ea4:	2700      	movs	r7, #0
 8016ea6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8016eaa:	f8d9 3000 	ldr.w	r3, [r9]
 8016eae:	fa1f fb82 	uxth.w	fp, r2
 8016eb2:	b29b      	uxth	r3, r3
 8016eb4:	fb0a 330b 	mla	r3, sl, fp, r3
 8016eb8:	443b      	add	r3, r7
 8016eba:	f8d9 7000 	ldr.w	r7, [r9]
 8016ebe:	0c12      	lsrs	r2, r2, #16
 8016ec0:	0c3f      	lsrs	r7, r7, #16
 8016ec2:	fb0a 7202 	mla	r2, sl, r2, r7
 8016ec6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8016eca:	b29b      	uxth	r3, r3
 8016ecc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016ed0:	4565      	cmp	r5, ip
 8016ed2:	f849 3b04 	str.w	r3, [r9], #4
 8016ed6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8016eda:	d8e4      	bhi.n	8016ea6 <__multiply+0xaa>
 8016edc:	9b01      	ldr	r3, [sp, #4]
 8016ede:	50e7      	str	r7, [r4, r3]
 8016ee0:	9b03      	ldr	r3, [sp, #12]
 8016ee2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8016ee6:	3104      	adds	r1, #4
 8016ee8:	f1b9 0f00 	cmp.w	r9, #0
 8016eec:	d020      	beq.n	8016f30 <__multiply+0x134>
 8016eee:	6823      	ldr	r3, [r4, #0]
 8016ef0:	4647      	mov	r7, r8
 8016ef2:	46a4      	mov	ip, r4
 8016ef4:	f04f 0a00 	mov.w	sl, #0
 8016ef8:	f8b7 b000 	ldrh.w	fp, [r7]
 8016efc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8016f00:	fb09 220b 	mla	r2, r9, fp, r2
 8016f04:	4452      	add	r2, sl
 8016f06:	b29b      	uxth	r3, r3
 8016f08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016f0c:	f84c 3b04 	str.w	r3, [ip], #4
 8016f10:	f857 3b04 	ldr.w	r3, [r7], #4
 8016f14:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016f18:	f8bc 3000 	ldrh.w	r3, [ip]
 8016f1c:	fb09 330a 	mla	r3, r9, sl, r3
 8016f20:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8016f24:	42bd      	cmp	r5, r7
 8016f26:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016f2a:	d8e5      	bhi.n	8016ef8 <__multiply+0xfc>
 8016f2c:	9a01      	ldr	r2, [sp, #4]
 8016f2e:	50a3      	str	r3, [r4, r2]
 8016f30:	3404      	adds	r4, #4
 8016f32:	e79f      	b.n	8016e74 <__multiply+0x78>
 8016f34:	3e01      	subs	r6, #1
 8016f36:	e7a1      	b.n	8016e7c <__multiply+0x80>
 8016f38:	0801ada2 	.word	0x0801ada2
 8016f3c:	0801adb3 	.word	0x0801adb3

08016f40 <__pow5mult>:
 8016f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016f44:	4615      	mov	r5, r2
 8016f46:	f012 0203 	ands.w	r2, r2, #3
 8016f4a:	4607      	mov	r7, r0
 8016f4c:	460e      	mov	r6, r1
 8016f4e:	d007      	beq.n	8016f60 <__pow5mult+0x20>
 8016f50:	4c25      	ldr	r4, [pc, #148]	@ (8016fe8 <__pow5mult+0xa8>)
 8016f52:	3a01      	subs	r2, #1
 8016f54:	2300      	movs	r3, #0
 8016f56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016f5a:	f7ff fea7 	bl	8016cac <__multadd>
 8016f5e:	4606      	mov	r6, r0
 8016f60:	10ad      	asrs	r5, r5, #2
 8016f62:	d03d      	beq.n	8016fe0 <__pow5mult+0xa0>
 8016f64:	69fc      	ldr	r4, [r7, #28]
 8016f66:	b97c      	cbnz	r4, 8016f88 <__pow5mult+0x48>
 8016f68:	2010      	movs	r0, #16
 8016f6a:	f7ff fd87 	bl	8016a7c <malloc>
 8016f6e:	4602      	mov	r2, r0
 8016f70:	61f8      	str	r0, [r7, #28]
 8016f72:	b928      	cbnz	r0, 8016f80 <__pow5mult+0x40>
 8016f74:	4b1d      	ldr	r3, [pc, #116]	@ (8016fec <__pow5mult+0xac>)
 8016f76:	481e      	ldr	r0, [pc, #120]	@ (8016ff0 <__pow5mult+0xb0>)
 8016f78:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8016f7c:	f7fe febc 	bl	8015cf8 <__assert_func>
 8016f80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016f84:	6004      	str	r4, [r0, #0]
 8016f86:	60c4      	str	r4, [r0, #12]
 8016f88:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8016f8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016f90:	b94c      	cbnz	r4, 8016fa6 <__pow5mult+0x66>
 8016f92:	f240 2171 	movw	r1, #625	@ 0x271
 8016f96:	4638      	mov	r0, r7
 8016f98:	f7ff ff1a 	bl	8016dd0 <__i2b>
 8016f9c:	2300      	movs	r3, #0
 8016f9e:	f8c8 0008 	str.w	r0, [r8, #8]
 8016fa2:	4604      	mov	r4, r0
 8016fa4:	6003      	str	r3, [r0, #0]
 8016fa6:	f04f 0900 	mov.w	r9, #0
 8016faa:	07eb      	lsls	r3, r5, #31
 8016fac:	d50a      	bpl.n	8016fc4 <__pow5mult+0x84>
 8016fae:	4631      	mov	r1, r6
 8016fb0:	4622      	mov	r2, r4
 8016fb2:	4638      	mov	r0, r7
 8016fb4:	f7ff ff22 	bl	8016dfc <__multiply>
 8016fb8:	4631      	mov	r1, r6
 8016fba:	4680      	mov	r8, r0
 8016fbc:	4638      	mov	r0, r7
 8016fbe:	f7ff fe53 	bl	8016c68 <_Bfree>
 8016fc2:	4646      	mov	r6, r8
 8016fc4:	106d      	asrs	r5, r5, #1
 8016fc6:	d00b      	beq.n	8016fe0 <__pow5mult+0xa0>
 8016fc8:	6820      	ldr	r0, [r4, #0]
 8016fca:	b938      	cbnz	r0, 8016fdc <__pow5mult+0x9c>
 8016fcc:	4622      	mov	r2, r4
 8016fce:	4621      	mov	r1, r4
 8016fd0:	4638      	mov	r0, r7
 8016fd2:	f7ff ff13 	bl	8016dfc <__multiply>
 8016fd6:	6020      	str	r0, [r4, #0]
 8016fd8:	f8c0 9000 	str.w	r9, [r0]
 8016fdc:	4604      	mov	r4, r0
 8016fde:	e7e4      	b.n	8016faa <__pow5mult+0x6a>
 8016fe0:	4630      	mov	r0, r6
 8016fe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016fe6:	bf00      	nop
 8016fe8:	0801af28 	.word	0x0801af28
 8016fec:	0801ac5e 	.word	0x0801ac5e
 8016ff0:	0801adb3 	.word	0x0801adb3

08016ff4 <__lshift>:
 8016ff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016ff8:	460c      	mov	r4, r1
 8016ffa:	6849      	ldr	r1, [r1, #4]
 8016ffc:	6923      	ldr	r3, [r4, #16]
 8016ffe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8017002:	68a3      	ldr	r3, [r4, #8]
 8017004:	4607      	mov	r7, r0
 8017006:	4691      	mov	r9, r2
 8017008:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801700c:	f108 0601 	add.w	r6, r8, #1
 8017010:	42b3      	cmp	r3, r6
 8017012:	db0b      	blt.n	801702c <__lshift+0x38>
 8017014:	4638      	mov	r0, r7
 8017016:	f7ff fde7 	bl	8016be8 <_Balloc>
 801701a:	4605      	mov	r5, r0
 801701c:	b948      	cbnz	r0, 8017032 <__lshift+0x3e>
 801701e:	4602      	mov	r2, r0
 8017020:	4b28      	ldr	r3, [pc, #160]	@ (80170c4 <__lshift+0xd0>)
 8017022:	4829      	ldr	r0, [pc, #164]	@ (80170c8 <__lshift+0xd4>)
 8017024:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8017028:	f7fe fe66 	bl	8015cf8 <__assert_func>
 801702c:	3101      	adds	r1, #1
 801702e:	005b      	lsls	r3, r3, #1
 8017030:	e7ee      	b.n	8017010 <__lshift+0x1c>
 8017032:	2300      	movs	r3, #0
 8017034:	f100 0114 	add.w	r1, r0, #20
 8017038:	f100 0210 	add.w	r2, r0, #16
 801703c:	4618      	mov	r0, r3
 801703e:	4553      	cmp	r3, sl
 8017040:	db33      	blt.n	80170aa <__lshift+0xb6>
 8017042:	6920      	ldr	r0, [r4, #16]
 8017044:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8017048:	f104 0314 	add.w	r3, r4, #20
 801704c:	f019 091f 	ands.w	r9, r9, #31
 8017050:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017054:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8017058:	d02b      	beq.n	80170b2 <__lshift+0xbe>
 801705a:	f1c9 0e20 	rsb	lr, r9, #32
 801705e:	468a      	mov	sl, r1
 8017060:	2200      	movs	r2, #0
 8017062:	6818      	ldr	r0, [r3, #0]
 8017064:	fa00 f009 	lsl.w	r0, r0, r9
 8017068:	4310      	orrs	r0, r2
 801706a:	f84a 0b04 	str.w	r0, [sl], #4
 801706e:	f853 2b04 	ldr.w	r2, [r3], #4
 8017072:	459c      	cmp	ip, r3
 8017074:	fa22 f20e 	lsr.w	r2, r2, lr
 8017078:	d8f3      	bhi.n	8017062 <__lshift+0x6e>
 801707a:	ebac 0304 	sub.w	r3, ip, r4
 801707e:	3b15      	subs	r3, #21
 8017080:	f023 0303 	bic.w	r3, r3, #3
 8017084:	3304      	adds	r3, #4
 8017086:	f104 0015 	add.w	r0, r4, #21
 801708a:	4560      	cmp	r0, ip
 801708c:	bf88      	it	hi
 801708e:	2304      	movhi	r3, #4
 8017090:	50ca      	str	r2, [r1, r3]
 8017092:	b10a      	cbz	r2, 8017098 <__lshift+0xa4>
 8017094:	f108 0602 	add.w	r6, r8, #2
 8017098:	3e01      	subs	r6, #1
 801709a:	4638      	mov	r0, r7
 801709c:	612e      	str	r6, [r5, #16]
 801709e:	4621      	mov	r1, r4
 80170a0:	f7ff fde2 	bl	8016c68 <_Bfree>
 80170a4:	4628      	mov	r0, r5
 80170a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80170aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80170ae:	3301      	adds	r3, #1
 80170b0:	e7c5      	b.n	801703e <__lshift+0x4a>
 80170b2:	3904      	subs	r1, #4
 80170b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80170b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80170bc:	459c      	cmp	ip, r3
 80170be:	d8f9      	bhi.n	80170b4 <__lshift+0xc0>
 80170c0:	e7ea      	b.n	8017098 <__lshift+0xa4>
 80170c2:	bf00      	nop
 80170c4:	0801ada2 	.word	0x0801ada2
 80170c8:	0801adb3 	.word	0x0801adb3

080170cc <__mcmp>:
 80170cc:	690a      	ldr	r2, [r1, #16]
 80170ce:	4603      	mov	r3, r0
 80170d0:	6900      	ldr	r0, [r0, #16]
 80170d2:	1a80      	subs	r0, r0, r2
 80170d4:	b530      	push	{r4, r5, lr}
 80170d6:	d10e      	bne.n	80170f6 <__mcmp+0x2a>
 80170d8:	3314      	adds	r3, #20
 80170da:	3114      	adds	r1, #20
 80170dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80170e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80170e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80170e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80170ec:	4295      	cmp	r5, r2
 80170ee:	d003      	beq.n	80170f8 <__mcmp+0x2c>
 80170f0:	d205      	bcs.n	80170fe <__mcmp+0x32>
 80170f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80170f6:	bd30      	pop	{r4, r5, pc}
 80170f8:	42a3      	cmp	r3, r4
 80170fa:	d3f3      	bcc.n	80170e4 <__mcmp+0x18>
 80170fc:	e7fb      	b.n	80170f6 <__mcmp+0x2a>
 80170fe:	2001      	movs	r0, #1
 8017100:	e7f9      	b.n	80170f6 <__mcmp+0x2a>
	...

08017104 <__mdiff>:
 8017104:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017108:	4689      	mov	r9, r1
 801710a:	4606      	mov	r6, r0
 801710c:	4611      	mov	r1, r2
 801710e:	4648      	mov	r0, r9
 8017110:	4614      	mov	r4, r2
 8017112:	f7ff ffdb 	bl	80170cc <__mcmp>
 8017116:	1e05      	subs	r5, r0, #0
 8017118:	d112      	bne.n	8017140 <__mdiff+0x3c>
 801711a:	4629      	mov	r1, r5
 801711c:	4630      	mov	r0, r6
 801711e:	f7ff fd63 	bl	8016be8 <_Balloc>
 8017122:	4602      	mov	r2, r0
 8017124:	b928      	cbnz	r0, 8017132 <__mdiff+0x2e>
 8017126:	4b3f      	ldr	r3, [pc, #252]	@ (8017224 <__mdiff+0x120>)
 8017128:	f240 2137 	movw	r1, #567	@ 0x237
 801712c:	483e      	ldr	r0, [pc, #248]	@ (8017228 <__mdiff+0x124>)
 801712e:	f7fe fde3 	bl	8015cf8 <__assert_func>
 8017132:	2301      	movs	r3, #1
 8017134:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8017138:	4610      	mov	r0, r2
 801713a:	b003      	add	sp, #12
 801713c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017140:	bfbc      	itt	lt
 8017142:	464b      	movlt	r3, r9
 8017144:	46a1      	movlt	r9, r4
 8017146:	4630      	mov	r0, r6
 8017148:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801714c:	bfba      	itte	lt
 801714e:	461c      	movlt	r4, r3
 8017150:	2501      	movlt	r5, #1
 8017152:	2500      	movge	r5, #0
 8017154:	f7ff fd48 	bl	8016be8 <_Balloc>
 8017158:	4602      	mov	r2, r0
 801715a:	b918      	cbnz	r0, 8017164 <__mdiff+0x60>
 801715c:	4b31      	ldr	r3, [pc, #196]	@ (8017224 <__mdiff+0x120>)
 801715e:	f240 2145 	movw	r1, #581	@ 0x245
 8017162:	e7e3      	b.n	801712c <__mdiff+0x28>
 8017164:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8017168:	6926      	ldr	r6, [r4, #16]
 801716a:	60c5      	str	r5, [r0, #12]
 801716c:	f109 0310 	add.w	r3, r9, #16
 8017170:	f109 0514 	add.w	r5, r9, #20
 8017174:	f104 0e14 	add.w	lr, r4, #20
 8017178:	f100 0b14 	add.w	fp, r0, #20
 801717c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8017180:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8017184:	9301      	str	r3, [sp, #4]
 8017186:	46d9      	mov	r9, fp
 8017188:	f04f 0c00 	mov.w	ip, #0
 801718c:	9b01      	ldr	r3, [sp, #4]
 801718e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8017192:	f853 af04 	ldr.w	sl, [r3, #4]!
 8017196:	9301      	str	r3, [sp, #4]
 8017198:	fa1f f38a 	uxth.w	r3, sl
 801719c:	4619      	mov	r1, r3
 801719e:	b283      	uxth	r3, r0
 80171a0:	1acb      	subs	r3, r1, r3
 80171a2:	0c00      	lsrs	r0, r0, #16
 80171a4:	4463      	add	r3, ip
 80171a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80171aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80171ae:	b29b      	uxth	r3, r3
 80171b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80171b4:	4576      	cmp	r6, lr
 80171b6:	f849 3b04 	str.w	r3, [r9], #4
 80171ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80171be:	d8e5      	bhi.n	801718c <__mdiff+0x88>
 80171c0:	1b33      	subs	r3, r6, r4
 80171c2:	3b15      	subs	r3, #21
 80171c4:	f023 0303 	bic.w	r3, r3, #3
 80171c8:	3415      	adds	r4, #21
 80171ca:	3304      	adds	r3, #4
 80171cc:	42a6      	cmp	r6, r4
 80171ce:	bf38      	it	cc
 80171d0:	2304      	movcc	r3, #4
 80171d2:	441d      	add	r5, r3
 80171d4:	445b      	add	r3, fp
 80171d6:	461e      	mov	r6, r3
 80171d8:	462c      	mov	r4, r5
 80171da:	4544      	cmp	r4, r8
 80171dc:	d30e      	bcc.n	80171fc <__mdiff+0xf8>
 80171de:	f108 0103 	add.w	r1, r8, #3
 80171e2:	1b49      	subs	r1, r1, r5
 80171e4:	f021 0103 	bic.w	r1, r1, #3
 80171e8:	3d03      	subs	r5, #3
 80171ea:	45a8      	cmp	r8, r5
 80171ec:	bf38      	it	cc
 80171ee:	2100      	movcc	r1, #0
 80171f0:	440b      	add	r3, r1
 80171f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80171f6:	b191      	cbz	r1, 801721e <__mdiff+0x11a>
 80171f8:	6117      	str	r7, [r2, #16]
 80171fa:	e79d      	b.n	8017138 <__mdiff+0x34>
 80171fc:	f854 1b04 	ldr.w	r1, [r4], #4
 8017200:	46e6      	mov	lr, ip
 8017202:	0c08      	lsrs	r0, r1, #16
 8017204:	fa1c fc81 	uxtah	ip, ip, r1
 8017208:	4471      	add	r1, lr
 801720a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801720e:	b289      	uxth	r1, r1
 8017210:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8017214:	f846 1b04 	str.w	r1, [r6], #4
 8017218:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801721c:	e7dd      	b.n	80171da <__mdiff+0xd6>
 801721e:	3f01      	subs	r7, #1
 8017220:	e7e7      	b.n	80171f2 <__mdiff+0xee>
 8017222:	bf00      	nop
 8017224:	0801ada2 	.word	0x0801ada2
 8017228:	0801adb3 	.word	0x0801adb3

0801722c <__d2b>:
 801722c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017230:	460f      	mov	r7, r1
 8017232:	2101      	movs	r1, #1
 8017234:	ec59 8b10 	vmov	r8, r9, d0
 8017238:	4616      	mov	r6, r2
 801723a:	f7ff fcd5 	bl	8016be8 <_Balloc>
 801723e:	4604      	mov	r4, r0
 8017240:	b930      	cbnz	r0, 8017250 <__d2b+0x24>
 8017242:	4602      	mov	r2, r0
 8017244:	4b23      	ldr	r3, [pc, #140]	@ (80172d4 <__d2b+0xa8>)
 8017246:	4824      	ldr	r0, [pc, #144]	@ (80172d8 <__d2b+0xac>)
 8017248:	f240 310f 	movw	r1, #783	@ 0x30f
 801724c:	f7fe fd54 	bl	8015cf8 <__assert_func>
 8017250:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8017254:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017258:	b10d      	cbz	r5, 801725e <__d2b+0x32>
 801725a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801725e:	9301      	str	r3, [sp, #4]
 8017260:	f1b8 0300 	subs.w	r3, r8, #0
 8017264:	d023      	beq.n	80172ae <__d2b+0x82>
 8017266:	4668      	mov	r0, sp
 8017268:	9300      	str	r3, [sp, #0]
 801726a:	f7ff fd84 	bl	8016d76 <__lo0bits>
 801726e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8017272:	b1d0      	cbz	r0, 80172aa <__d2b+0x7e>
 8017274:	f1c0 0320 	rsb	r3, r0, #32
 8017278:	fa02 f303 	lsl.w	r3, r2, r3
 801727c:	430b      	orrs	r3, r1
 801727e:	40c2      	lsrs	r2, r0
 8017280:	6163      	str	r3, [r4, #20]
 8017282:	9201      	str	r2, [sp, #4]
 8017284:	9b01      	ldr	r3, [sp, #4]
 8017286:	61a3      	str	r3, [r4, #24]
 8017288:	2b00      	cmp	r3, #0
 801728a:	bf0c      	ite	eq
 801728c:	2201      	moveq	r2, #1
 801728e:	2202      	movne	r2, #2
 8017290:	6122      	str	r2, [r4, #16]
 8017292:	b1a5      	cbz	r5, 80172be <__d2b+0x92>
 8017294:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8017298:	4405      	add	r5, r0
 801729a:	603d      	str	r5, [r7, #0]
 801729c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80172a0:	6030      	str	r0, [r6, #0]
 80172a2:	4620      	mov	r0, r4
 80172a4:	b003      	add	sp, #12
 80172a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80172aa:	6161      	str	r1, [r4, #20]
 80172ac:	e7ea      	b.n	8017284 <__d2b+0x58>
 80172ae:	a801      	add	r0, sp, #4
 80172b0:	f7ff fd61 	bl	8016d76 <__lo0bits>
 80172b4:	9b01      	ldr	r3, [sp, #4]
 80172b6:	6163      	str	r3, [r4, #20]
 80172b8:	3020      	adds	r0, #32
 80172ba:	2201      	movs	r2, #1
 80172bc:	e7e8      	b.n	8017290 <__d2b+0x64>
 80172be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80172c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80172c6:	6038      	str	r0, [r7, #0]
 80172c8:	6918      	ldr	r0, [r3, #16]
 80172ca:	f7ff fd35 	bl	8016d38 <__hi0bits>
 80172ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80172d2:	e7e5      	b.n	80172a0 <__d2b+0x74>
 80172d4:	0801ada2 	.word	0x0801ada2
 80172d8:	0801adb3 	.word	0x0801adb3

080172dc <__sfputc_r>:
 80172dc:	6893      	ldr	r3, [r2, #8]
 80172de:	3b01      	subs	r3, #1
 80172e0:	2b00      	cmp	r3, #0
 80172e2:	b410      	push	{r4}
 80172e4:	6093      	str	r3, [r2, #8]
 80172e6:	da08      	bge.n	80172fa <__sfputc_r+0x1e>
 80172e8:	6994      	ldr	r4, [r2, #24]
 80172ea:	42a3      	cmp	r3, r4
 80172ec:	db01      	blt.n	80172f2 <__sfputc_r+0x16>
 80172ee:	290a      	cmp	r1, #10
 80172f0:	d103      	bne.n	80172fa <__sfputc_r+0x1e>
 80172f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80172f6:	f7fe bbd2 	b.w	8015a9e <__swbuf_r>
 80172fa:	6813      	ldr	r3, [r2, #0]
 80172fc:	1c58      	adds	r0, r3, #1
 80172fe:	6010      	str	r0, [r2, #0]
 8017300:	7019      	strb	r1, [r3, #0]
 8017302:	4608      	mov	r0, r1
 8017304:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017308:	4770      	bx	lr

0801730a <__sfputs_r>:
 801730a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801730c:	4606      	mov	r6, r0
 801730e:	460f      	mov	r7, r1
 8017310:	4614      	mov	r4, r2
 8017312:	18d5      	adds	r5, r2, r3
 8017314:	42ac      	cmp	r4, r5
 8017316:	d101      	bne.n	801731c <__sfputs_r+0x12>
 8017318:	2000      	movs	r0, #0
 801731a:	e007      	b.n	801732c <__sfputs_r+0x22>
 801731c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017320:	463a      	mov	r2, r7
 8017322:	4630      	mov	r0, r6
 8017324:	f7ff ffda 	bl	80172dc <__sfputc_r>
 8017328:	1c43      	adds	r3, r0, #1
 801732a:	d1f3      	bne.n	8017314 <__sfputs_r+0xa>
 801732c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017330 <_vfiprintf_r>:
 8017330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017334:	460d      	mov	r5, r1
 8017336:	b09d      	sub	sp, #116	@ 0x74
 8017338:	4614      	mov	r4, r2
 801733a:	4698      	mov	r8, r3
 801733c:	4606      	mov	r6, r0
 801733e:	b118      	cbz	r0, 8017348 <_vfiprintf_r+0x18>
 8017340:	6a03      	ldr	r3, [r0, #32]
 8017342:	b90b      	cbnz	r3, 8017348 <_vfiprintf_r+0x18>
 8017344:	f7fe fac2 	bl	80158cc <__sinit>
 8017348:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801734a:	07d9      	lsls	r1, r3, #31
 801734c:	d405      	bmi.n	801735a <_vfiprintf_r+0x2a>
 801734e:	89ab      	ldrh	r3, [r5, #12]
 8017350:	059a      	lsls	r2, r3, #22
 8017352:	d402      	bmi.n	801735a <_vfiprintf_r+0x2a>
 8017354:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017356:	f7fe fcbe 	bl	8015cd6 <__retarget_lock_acquire_recursive>
 801735a:	89ab      	ldrh	r3, [r5, #12]
 801735c:	071b      	lsls	r3, r3, #28
 801735e:	d501      	bpl.n	8017364 <_vfiprintf_r+0x34>
 8017360:	692b      	ldr	r3, [r5, #16]
 8017362:	b99b      	cbnz	r3, 801738c <_vfiprintf_r+0x5c>
 8017364:	4629      	mov	r1, r5
 8017366:	4630      	mov	r0, r6
 8017368:	f7fe fbd8 	bl	8015b1c <__swsetup_r>
 801736c:	b170      	cbz	r0, 801738c <_vfiprintf_r+0x5c>
 801736e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017370:	07dc      	lsls	r4, r3, #31
 8017372:	d504      	bpl.n	801737e <_vfiprintf_r+0x4e>
 8017374:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017378:	b01d      	add	sp, #116	@ 0x74
 801737a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801737e:	89ab      	ldrh	r3, [r5, #12]
 8017380:	0598      	lsls	r0, r3, #22
 8017382:	d4f7      	bmi.n	8017374 <_vfiprintf_r+0x44>
 8017384:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017386:	f7fe fca7 	bl	8015cd8 <__retarget_lock_release_recursive>
 801738a:	e7f3      	b.n	8017374 <_vfiprintf_r+0x44>
 801738c:	2300      	movs	r3, #0
 801738e:	9309      	str	r3, [sp, #36]	@ 0x24
 8017390:	2320      	movs	r3, #32
 8017392:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017396:	f8cd 800c 	str.w	r8, [sp, #12]
 801739a:	2330      	movs	r3, #48	@ 0x30
 801739c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801754c <_vfiprintf_r+0x21c>
 80173a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80173a4:	f04f 0901 	mov.w	r9, #1
 80173a8:	4623      	mov	r3, r4
 80173aa:	469a      	mov	sl, r3
 80173ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80173b0:	b10a      	cbz	r2, 80173b6 <_vfiprintf_r+0x86>
 80173b2:	2a25      	cmp	r2, #37	@ 0x25
 80173b4:	d1f9      	bne.n	80173aa <_vfiprintf_r+0x7a>
 80173b6:	ebba 0b04 	subs.w	fp, sl, r4
 80173ba:	d00b      	beq.n	80173d4 <_vfiprintf_r+0xa4>
 80173bc:	465b      	mov	r3, fp
 80173be:	4622      	mov	r2, r4
 80173c0:	4629      	mov	r1, r5
 80173c2:	4630      	mov	r0, r6
 80173c4:	f7ff ffa1 	bl	801730a <__sfputs_r>
 80173c8:	3001      	adds	r0, #1
 80173ca:	f000 80a7 	beq.w	801751c <_vfiprintf_r+0x1ec>
 80173ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80173d0:	445a      	add	r2, fp
 80173d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80173d4:	f89a 3000 	ldrb.w	r3, [sl]
 80173d8:	2b00      	cmp	r3, #0
 80173da:	f000 809f 	beq.w	801751c <_vfiprintf_r+0x1ec>
 80173de:	2300      	movs	r3, #0
 80173e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80173e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80173e8:	f10a 0a01 	add.w	sl, sl, #1
 80173ec:	9304      	str	r3, [sp, #16]
 80173ee:	9307      	str	r3, [sp, #28]
 80173f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80173f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80173f6:	4654      	mov	r4, sl
 80173f8:	2205      	movs	r2, #5
 80173fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80173fe:	4853      	ldr	r0, [pc, #332]	@ (801754c <_vfiprintf_r+0x21c>)
 8017400:	f7e8 ff06 	bl	8000210 <memchr>
 8017404:	9a04      	ldr	r2, [sp, #16]
 8017406:	b9d8      	cbnz	r0, 8017440 <_vfiprintf_r+0x110>
 8017408:	06d1      	lsls	r1, r2, #27
 801740a:	bf44      	itt	mi
 801740c:	2320      	movmi	r3, #32
 801740e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017412:	0713      	lsls	r3, r2, #28
 8017414:	bf44      	itt	mi
 8017416:	232b      	movmi	r3, #43	@ 0x2b
 8017418:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801741c:	f89a 3000 	ldrb.w	r3, [sl]
 8017420:	2b2a      	cmp	r3, #42	@ 0x2a
 8017422:	d015      	beq.n	8017450 <_vfiprintf_r+0x120>
 8017424:	9a07      	ldr	r2, [sp, #28]
 8017426:	4654      	mov	r4, sl
 8017428:	2000      	movs	r0, #0
 801742a:	f04f 0c0a 	mov.w	ip, #10
 801742e:	4621      	mov	r1, r4
 8017430:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017434:	3b30      	subs	r3, #48	@ 0x30
 8017436:	2b09      	cmp	r3, #9
 8017438:	d94b      	bls.n	80174d2 <_vfiprintf_r+0x1a2>
 801743a:	b1b0      	cbz	r0, 801746a <_vfiprintf_r+0x13a>
 801743c:	9207      	str	r2, [sp, #28]
 801743e:	e014      	b.n	801746a <_vfiprintf_r+0x13a>
 8017440:	eba0 0308 	sub.w	r3, r0, r8
 8017444:	fa09 f303 	lsl.w	r3, r9, r3
 8017448:	4313      	orrs	r3, r2
 801744a:	9304      	str	r3, [sp, #16]
 801744c:	46a2      	mov	sl, r4
 801744e:	e7d2      	b.n	80173f6 <_vfiprintf_r+0xc6>
 8017450:	9b03      	ldr	r3, [sp, #12]
 8017452:	1d19      	adds	r1, r3, #4
 8017454:	681b      	ldr	r3, [r3, #0]
 8017456:	9103      	str	r1, [sp, #12]
 8017458:	2b00      	cmp	r3, #0
 801745a:	bfbb      	ittet	lt
 801745c:	425b      	neglt	r3, r3
 801745e:	f042 0202 	orrlt.w	r2, r2, #2
 8017462:	9307      	strge	r3, [sp, #28]
 8017464:	9307      	strlt	r3, [sp, #28]
 8017466:	bfb8      	it	lt
 8017468:	9204      	strlt	r2, [sp, #16]
 801746a:	7823      	ldrb	r3, [r4, #0]
 801746c:	2b2e      	cmp	r3, #46	@ 0x2e
 801746e:	d10a      	bne.n	8017486 <_vfiprintf_r+0x156>
 8017470:	7863      	ldrb	r3, [r4, #1]
 8017472:	2b2a      	cmp	r3, #42	@ 0x2a
 8017474:	d132      	bne.n	80174dc <_vfiprintf_r+0x1ac>
 8017476:	9b03      	ldr	r3, [sp, #12]
 8017478:	1d1a      	adds	r2, r3, #4
 801747a:	681b      	ldr	r3, [r3, #0]
 801747c:	9203      	str	r2, [sp, #12]
 801747e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017482:	3402      	adds	r4, #2
 8017484:	9305      	str	r3, [sp, #20]
 8017486:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801755c <_vfiprintf_r+0x22c>
 801748a:	7821      	ldrb	r1, [r4, #0]
 801748c:	2203      	movs	r2, #3
 801748e:	4650      	mov	r0, sl
 8017490:	f7e8 febe 	bl	8000210 <memchr>
 8017494:	b138      	cbz	r0, 80174a6 <_vfiprintf_r+0x176>
 8017496:	9b04      	ldr	r3, [sp, #16]
 8017498:	eba0 000a 	sub.w	r0, r0, sl
 801749c:	2240      	movs	r2, #64	@ 0x40
 801749e:	4082      	lsls	r2, r0
 80174a0:	4313      	orrs	r3, r2
 80174a2:	3401      	adds	r4, #1
 80174a4:	9304      	str	r3, [sp, #16]
 80174a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80174aa:	4829      	ldr	r0, [pc, #164]	@ (8017550 <_vfiprintf_r+0x220>)
 80174ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80174b0:	2206      	movs	r2, #6
 80174b2:	f7e8 fead 	bl	8000210 <memchr>
 80174b6:	2800      	cmp	r0, #0
 80174b8:	d03f      	beq.n	801753a <_vfiprintf_r+0x20a>
 80174ba:	4b26      	ldr	r3, [pc, #152]	@ (8017554 <_vfiprintf_r+0x224>)
 80174bc:	bb1b      	cbnz	r3, 8017506 <_vfiprintf_r+0x1d6>
 80174be:	9b03      	ldr	r3, [sp, #12]
 80174c0:	3307      	adds	r3, #7
 80174c2:	f023 0307 	bic.w	r3, r3, #7
 80174c6:	3308      	adds	r3, #8
 80174c8:	9303      	str	r3, [sp, #12]
 80174ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80174cc:	443b      	add	r3, r7
 80174ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80174d0:	e76a      	b.n	80173a8 <_vfiprintf_r+0x78>
 80174d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80174d6:	460c      	mov	r4, r1
 80174d8:	2001      	movs	r0, #1
 80174da:	e7a8      	b.n	801742e <_vfiprintf_r+0xfe>
 80174dc:	2300      	movs	r3, #0
 80174de:	3401      	adds	r4, #1
 80174e0:	9305      	str	r3, [sp, #20]
 80174e2:	4619      	mov	r1, r3
 80174e4:	f04f 0c0a 	mov.w	ip, #10
 80174e8:	4620      	mov	r0, r4
 80174ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80174ee:	3a30      	subs	r2, #48	@ 0x30
 80174f0:	2a09      	cmp	r2, #9
 80174f2:	d903      	bls.n	80174fc <_vfiprintf_r+0x1cc>
 80174f4:	2b00      	cmp	r3, #0
 80174f6:	d0c6      	beq.n	8017486 <_vfiprintf_r+0x156>
 80174f8:	9105      	str	r1, [sp, #20]
 80174fa:	e7c4      	b.n	8017486 <_vfiprintf_r+0x156>
 80174fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8017500:	4604      	mov	r4, r0
 8017502:	2301      	movs	r3, #1
 8017504:	e7f0      	b.n	80174e8 <_vfiprintf_r+0x1b8>
 8017506:	ab03      	add	r3, sp, #12
 8017508:	9300      	str	r3, [sp, #0]
 801750a:	462a      	mov	r2, r5
 801750c:	4b12      	ldr	r3, [pc, #72]	@ (8017558 <_vfiprintf_r+0x228>)
 801750e:	a904      	add	r1, sp, #16
 8017510:	4630      	mov	r0, r6
 8017512:	f7fd fd99 	bl	8015048 <_printf_float>
 8017516:	4607      	mov	r7, r0
 8017518:	1c78      	adds	r0, r7, #1
 801751a:	d1d6      	bne.n	80174ca <_vfiprintf_r+0x19a>
 801751c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801751e:	07d9      	lsls	r1, r3, #31
 8017520:	d405      	bmi.n	801752e <_vfiprintf_r+0x1fe>
 8017522:	89ab      	ldrh	r3, [r5, #12]
 8017524:	059a      	lsls	r2, r3, #22
 8017526:	d402      	bmi.n	801752e <_vfiprintf_r+0x1fe>
 8017528:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801752a:	f7fe fbd5 	bl	8015cd8 <__retarget_lock_release_recursive>
 801752e:	89ab      	ldrh	r3, [r5, #12]
 8017530:	065b      	lsls	r3, r3, #25
 8017532:	f53f af1f 	bmi.w	8017374 <_vfiprintf_r+0x44>
 8017536:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017538:	e71e      	b.n	8017378 <_vfiprintf_r+0x48>
 801753a:	ab03      	add	r3, sp, #12
 801753c:	9300      	str	r3, [sp, #0]
 801753e:	462a      	mov	r2, r5
 8017540:	4b05      	ldr	r3, [pc, #20]	@ (8017558 <_vfiprintf_r+0x228>)
 8017542:	a904      	add	r1, sp, #16
 8017544:	4630      	mov	r0, r6
 8017546:	f7fe f817 	bl	8015578 <_printf_i>
 801754a:	e7e4      	b.n	8017516 <_vfiprintf_r+0x1e6>
 801754c:	0801ae0c 	.word	0x0801ae0c
 8017550:	0801ae16 	.word	0x0801ae16
 8017554:	08015049 	.word	0x08015049
 8017558:	0801730b 	.word	0x0801730b
 801755c:	0801ae12 	.word	0x0801ae12

08017560 <__sflush_r>:
 8017560:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017568:	0716      	lsls	r6, r2, #28
 801756a:	4605      	mov	r5, r0
 801756c:	460c      	mov	r4, r1
 801756e:	d454      	bmi.n	801761a <__sflush_r+0xba>
 8017570:	684b      	ldr	r3, [r1, #4]
 8017572:	2b00      	cmp	r3, #0
 8017574:	dc02      	bgt.n	801757c <__sflush_r+0x1c>
 8017576:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017578:	2b00      	cmp	r3, #0
 801757a:	dd48      	ble.n	801760e <__sflush_r+0xae>
 801757c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801757e:	2e00      	cmp	r6, #0
 8017580:	d045      	beq.n	801760e <__sflush_r+0xae>
 8017582:	2300      	movs	r3, #0
 8017584:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017588:	682f      	ldr	r7, [r5, #0]
 801758a:	6a21      	ldr	r1, [r4, #32]
 801758c:	602b      	str	r3, [r5, #0]
 801758e:	d030      	beq.n	80175f2 <__sflush_r+0x92>
 8017590:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8017592:	89a3      	ldrh	r3, [r4, #12]
 8017594:	0759      	lsls	r1, r3, #29
 8017596:	d505      	bpl.n	80175a4 <__sflush_r+0x44>
 8017598:	6863      	ldr	r3, [r4, #4]
 801759a:	1ad2      	subs	r2, r2, r3
 801759c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801759e:	b10b      	cbz	r3, 80175a4 <__sflush_r+0x44>
 80175a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80175a2:	1ad2      	subs	r2, r2, r3
 80175a4:	2300      	movs	r3, #0
 80175a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80175a8:	6a21      	ldr	r1, [r4, #32]
 80175aa:	4628      	mov	r0, r5
 80175ac:	47b0      	blx	r6
 80175ae:	1c43      	adds	r3, r0, #1
 80175b0:	89a3      	ldrh	r3, [r4, #12]
 80175b2:	d106      	bne.n	80175c2 <__sflush_r+0x62>
 80175b4:	6829      	ldr	r1, [r5, #0]
 80175b6:	291d      	cmp	r1, #29
 80175b8:	d82b      	bhi.n	8017612 <__sflush_r+0xb2>
 80175ba:	4a2a      	ldr	r2, [pc, #168]	@ (8017664 <__sflush_r+0x104>)
 80175bc:	40ca      	lsrs	r2, r1
 80175be:	07d6      	lsls	r6, r2, #31
 80175c0:	d527      	bpl.n	8017612 <__sflush_r+0xb2>
 80175c2:	2200      	movs	r2, #0
 80175c4:	6062      	str	r2, [r4, #4]
 80175c6:	04d9      	lsls	r1, r3, #19
 80175c8:	6922      	ldr	r2, [r4, #16]
 80175ca:	6022      	str	r2, [r4, #0]
 80175cc:	d504      	bpl.n	80175d8 <__sflush_r+0x78>
 80175ce:	1c42      	adds	r2, r0, #1
 80175d0:	d101      	bne.n	80175d6 <__sflush_r+0x76>
 80175d2:	682b      	ldr	r3, [r5, #0]
 80175d4:	b903      	cbnz	r3, 80175d8 <__sflush_r+0x78>
 80175d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80175d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80175da:	602f      	str	r7, [r5, #0]
 80175dc:	b1b9      	cbz	r1, 801760e <__sflush_r+0xae>
 80175de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80175e2:	4299      	cmp	r1, r3
 80175e4:	d002      	beq.n	80175ec <__sflush_r+0x8c>
 80175e6:	4628      	mov	r0, r5
 80175e8:	f7ff f9fe 	bl	80169e8 <_free_r>
 80175ec:	2300      	movs	r3, #0
 80175ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80175f0:	e00d      	b.n	801760e <__sflush_r+0xae>
 80175f2:	2301      	movs	r3, #1
 80175f4:	4628      	mov	r0, r5
 80175f6:	47b0      	blx	r6
 80175f8:	4602      	mov	r2, r0
 80175fa:	1c50      	adds	r0, r2, #1
 80175fc:	d1c9      	bne.n	8017592 <__sflush_r+0x32>
 80175fe:	682b      	ldr	r3, [r5, #0]
 8017600:	2b00      	cmp	r3, #0
 8017602:	d0c6      	beq.n	8017592 <__sflush_r+0x32>
 8017604:	2b1d      	cmp	r3, #29
 8017606:	d001      	beq.n	801760c <__sflush_r+0xac>
 8017608:	2b16      	cmp	r3, #22
 801760a:	d11e      	bne.n	801764a <__sflush_r+0xea>
 801760c:	602f      	str	r7, [r5, #0]
 801760e:	2000      	movs	r0, #0
 8017610:	e022      	b.n	8017658 <__sflush_r+0xf8>
 8017612:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017616:	b21b      	sxth	r3, r3
 8017618:	e01b      	b.n	8017652 <__sflush_r+0xf2>
 801761a:	690f      	ldr	r7, [r1, #16]
 801761c:	2f00      	cmp	r7, #0
 801761e:	d0f6      	beq.n	801760e <__sflush_r+0xae>
 8017620:	0793      	lsls	r3, r2, #30
 8017622:	680e      	ldr	r6, [r1, #0]
 8017624:	bf08      	it	eq
 8017626:	694b      	ldreq	r3, [r1, #20]
 8017628:	600f      	str	r7, [r1, #0]
 801762a:	bf18      	it	ne
 801762c:	2300      	movne	r3, #0
 801762e:	eba6 0807 	sub.w	r8, r6, r7
 8017632:	608b      	str	r3, [r1, #8]
 8017634:	f1b8 0f00 	cmp.w	r8, #0
 8017638:	dde9      	ble.n	801760e <__sflush_r+0xae>
 801763a:	6a21      	ldr	r1, [r4, #32]
 801763c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801763e:	4643      	mov	r3, r8
 8017640:	463a      	mov	r2, r7
 8017642:	4628      	mov	r0, r5
 8017644:	47b0      	blx	r6
 8017646:	2800      	cmp	r0, #0
 8017648:	dc08      	bgt.n	801765c <__sflush_r+0xfc>
 801764a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801764e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017652:	81a3      	strh	r3, [r4, #12]
 8017654:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801765c:	4407      	add	r7, r0
 801765e:	eba8 0800 	sub.w	r8, r8, r0
 8017662:	e7e7      	b.n	8017634 <__sflush_r+0xd4>
 8017664:	20400001 	.word	0x20400001

08017668 <_fflush_r>:
 8017668:	b538      	push	{r3, r4, r5, lr}
 801766a:	690b      	ldr	r3, [r1, #16]
 801766c:	4605      	mov	r5, r0
 801766e:	460c      	mov	r4, r1
 8017670:	b913      	cbnz	r3, 8017678 <_fflush_r+0x10>
 8017672:	2500      	movs	r5, #0
 8017674:	4628      	mov	r0, r5
 8017676:	bd38      	pop	{r3, r4, r5, pc}
 8017678:	b118      	cbz	r0, 8017682 <_fflush_r+0x1a>
 801767a:	6a03      	ldr	r3, [r0, #32]
 801767c:	b90b      	cbnz	r3, 8017682 <_fflush_r+0x1a>
 801767e:	f7fe f925 	bl	80158cc <__sinit>
 8017682:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017686:	2b00      	cmp	r3, #0
 8017688:	d0f3      	beq.n	8017672 <_fflush_r+0xa>
 801768a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801768c:	07d0      	lsls	r0, r2, #31
 801768e:	d404      	bmi.n	801769a <_fflush_r+0x32>
 8017690:	0599      	lsls	r1, r3, #22
 8017692:	d402      	bmi.n	801769a <_fflush_r+0x32>
 8017694:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017696:	f7fe fb1e 	bl	8015cd6 <__retarget_lock_acquire_recursive>
 801769a:	4628      	mov	r0, r5
 801769c:	4621      	mov	r1, r4
 801769e:	f7ff ff5f 	bl	8017560 <__sflush_r>
 80176a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80176a4:	07da      	lsls	r2, r3, #31
 80176a6:	4605      	mov	r5, r0
 80176a8:	d4e4      	bmi.n	8017674 <_fflush_r+0xc>
 80176aa:	89a3      	ldrh	r3, [r4, #12]
 80176ac:	059b      	lsls	r3, r3, #22
 80176ae:	d4e1      	bmi.n	8017674 <_fflush_r+0xc>
 80176b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80176b2:	f7fe fb11 	bl	8015cd8 <__retarget_lock_release_recursive>
 80176b6:	e7dd      	b.n	8017674 <_fflush_r+0xc>

080176b8 <fiprintf>:
 80176b8:	b40e      	push	{r1, r2, r3}
 80176ba:	b503      	push	{r0, r1, lr}
 80176bc:	4601      	mov	r1, r0
 80176be:	ab03      	add	r3, sp, #12
 80176c0:	4805      	ldr	r0, [pc, #20]	@ (80176d8 <fiprintf+0x20>)
 80176c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80176c6:	6800      	ldr	r0, [r0, #0]
 80176c8:	9301      	str	r3, [sp, #4]
 80176ca:	f7ff fe31 	bl	8017330 <_vfiprintf_r>
 80176ce:	b002      	add	sp, #8
 80176d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80176d4:	b003      	add	sp, #12
 80176d6:	4770      	bx	lr
 80176d8:	20000324 	.word	0x20000324

080176dc <__swhatbuf_r>:
 80176dc:	b570      	push	{r4, r5, r6, lr}
 80176de:	460c      	mov	r4, r1
 80176e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80176e4:	2900      	cmp	r1, #0
 80176e6:	b096      	sub	sp, #88	@ 0x58
 80176e8:	4615      	mov	r5, r2
 80176ea:	461e      	mov	r6, r3
 80176ec:	da0d      	bge.n	801770a <__swhatbuf_r+0x2e>
 80176ee:	89a3      	ldrh	r3, [r4, #12]
 80176f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80176f4:	f04f 0100 	mov.w	r1, #0
 80176f8:	bf14      	ite	ne
 80176fa:	2340      	movne	r3, #64	@ 0x40
 80176fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017700:	2000      	movs	r0, #0
 8017702:	6031      	str	r1, [r6, #0]
 8017704:	602b      	str	r3, [r5, #0]
 8017706:	b016      	add	sp, #88	@ 0x58
 8017708:	bd70      	pop	{r4, r5, r6, pc}
 801770a:	466a      	mov	r2, sp
 801770c:	f000 f848 	bl	80177a0 <_fstat_r>
 8017710:	2800      	cmp	r0, #0
 8017712:	dbec      	blt.n	80176ee <__swhatbuf_r+0x12>
 8017714:	9901      	ldr	r1, [sp, #4]
 8017716:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801771a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801771e:	4259      	negs	r1, r3
 8017720:	4159      	adcs	r1, r3
 8017722:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017726:	e7eb      	b.n	8017700 <__swhatbuf_r+0x24>

08017728 <__smakebuf_r>:
 8017728:	898b      	ldrh	r3, [r1, #12]
 801772a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801772c:	079d      	lsls	r5, r3, #30
 801772e:	4606      	mov	r6, r0
 8017730:	460c      	mov	r4, r1
 8017732:	d507      	bpl.n	8017744 <__smakebuf_r+0x1c>
 8017734:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017738:	6023      	str	r3, [r4, #0]
 801773a:	6123      	str	r3, [r4, #16]
 801773c:	2301      	movs	r3, #1
 801773e:	6163      	str	r3, [r4, #20]
 8017740:	b003      	add	sp, #12
 8017742:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017744:	ab01      	add	r3, sp, #4
 8017746:	466a      	mov	r2, sp
 8017748:	f7ff ffc8 	bl	80176dc <__swhatbuf_r>
 801774c:	9f00      	ldr	r7, [sp, #0]
 801774e:	4605      	mov	r5, r0
 8017750:	4639      	mov	r1, r7
 8017752:	4630      	mov	r0, r6
 8017754:	f7ff f9bc 	bl	8016ad0 <_malloc_r>
 8017758:	b948      	cbnz	r0, 801776e <__smakebuf_r+0x46>
 801775a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801775e:	059a      	lsls	r2, r3, #22
 8017760:	d4ee      	bmi.n	8017740 <__smakebuf_r+0x18>
 8017762:	f023 0303 	bic.w	r3, r3, #3
 8017766:	f043 0302 	orr.w	r3, r3, #2
 801776a:	81a3      	strh	r3, [r4, #12]
 801776c:	e7e2      	b.n	8017734 <__smakebuf_r+0xc>
 801776e:	89a3      	ldrh	r3, [r4, #12]
 8017770:	6020      	str	r0, [r4, #0]
 8017772:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017776:	81a3      	strh	r3, [r4, #12]
 8017778:	9b01      	ldr	r3, [sp, #4]
 801777a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801777e:	b15b      	cbz	r3, 8017798 <__smakebuf_r+0x70>
 8017780:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017784:	4630      	mov	r0, r6
 8017786:	f000 f81d 	bl	80177c4 <_isatty_r>
 801778a:	b128      	cbz	r0, 8017798 <__smakebuf_r+0x70>
 801778c:	89a3      	ldrh	r3, [r4, #12]
 801778e:	f023 0303 	bic.w	r3, r3, #3
 8017792:	f043 0301 	orr.w	r3, r3, #1
 8017796:	81a3      	strh	r3, [r4, #12]
 8017798:	89a3      	ldrh	r3, [r4, #12]
 801779a:	431d      	orrs	r5, r3
 801779c:	81a5      	strh	r5, [r4, #12]
 801779e:	e7cf      	b.n	8017740 <__smakebuf_r+0x18>

080177a0 <_fstat_r>:
 80177a0:	b538      	push	{r3, r4, r5, lr}
 80177a2:	4d07      	ldr	r5, [pc, #28]	@ (80177c0 <_fstat_r+0x20>)
 80177a4:	2300      	movs	r3, #0
 80177a6:	4604      	mov	r4, r0
 80177a8:	4608      	mov	r0, r1
 80177aa:	4611      	mov	r1, r2
 80177ac:	602b      	str	r3, [r5, #0]
 80177ae:	f7ec fca7 	bl	8004100 <_fstat>
 80177b2:	1c43      	adds	r3, r0, #1
 80177b4:	d102      	bne.n	80177bc <_fstat_r+0x1c>
 80177b6:	682b      	ldr	r3, [r5, #0]
 80177b8:	b103      	cbz	r3, 80177bc <_fstat_r+0x1c>
 80177ba:	6023      	str	r3, [r4, #0]
 80177bc:	bd38      	pop	{r3, r4, r5, pc}
 80177be:	bf00      	nop
 80177c0:	20008cd4 	.word	0x20008cd4

080177c4 <_isatty_r>:
 80177c4:	b538      	push	{r3, r4, r5, lr}
 80177c6:	4d06      	ldr	r5, [pc, #24]	@ (80177e0 <_isatty_r+0x1c>)
 80177c8:	2300      	movs	r3, #0
 80177ca:	4604      	mov	r4, r0
 80177cc:	4608      	mov	r0, r1
 80177ce:	602b      	str	r3, [r5, #0]
 80177d0:	f7ec fca6 	bl	8004120 <_isatty>
 80177d4:	1c43      	adds	r3, r0, #1
 80177d6:	d102      	bne.n	80177de <_isatty_r+0x1a>
 80177d8:	682b      	ldr	r3, [r5, #0]
 80177da:	b103      	cbz	r3, 80177de <_isatty_r+0x1a>
 80177dc:	6023      	str	r3, [r4, #0]
 80177de:	bd38      	pop	{r3, r4, r5, pc}
 80177e0:	20008cd4 	.word	0x20008cd4

080177e4 <_sbrk_r>:
 80177e4:	b538      	push	{r3, r4, r5, lr}
 80177e6:	4d06      	ldr	r5, [pc, #24]	@ (8017800 <_sbrk_r+0x1c>)
 80177e8:	2300      	movs	r3, #0
 80177ea:	4604      	mov	r4, r0
 80177ec:	4608      	mov	r0, r1
 80177ee:	602b      	str	r3, [r5, #0]
 80177f0:	f7ec fcae 	bl	8004150 <_sbrk>
 80177f4:	1c43      	adds	r3, r0, #1
 80177f6:	d102      	bne.n	80177fe <_sbrk_r+0x1a>
 80177f8:	682b      	ldr	r3, [r5, #0]
 80177fa:	b103      	cbz	r3, 80177fe <_sbrk_r+0x1a>
 80177fc:	6023      	str	r3, [r4, #0]
 80177fe:	bd38      	pop	{r3, r4, r5, pc}
 8017800:	20008cd4 	.word	0x20008cd4

08017804 <abort>:
 8017804:	b508      	push	{r3, lr}
 8017806:	2006      	movs	r0, #6
 8017808:	f000 f85e 	bl	80178c8 <raise>
 801780c:	2001      	movs	r0, #1
 801780e:	f7ec fc43 	bl	8004098 <_exit>

08017812 <_calloc_r>:
 8017812:	b570      	push	{r4, r5, r6, lr}
 8017814:	fba1 5402 	umull	r5, r4, r1, r2
 8017818:	b934      	cbnz	r4, 8017828 <_calloc_r+0x16>
 801781a:	4629      	mov	r1, r5
 801781c:	f7ff f958 	bl	8016ad0 <_malloc_r>
 8017820:	4606      	mov	r6, r0
 8017822:	b928      	cbnz	r0, 8017830 <_calloc_r+0x1e>
 8017824:	4630      	mov	r0, r6
 8017826:	bd70      	pop	{r4, r5, r6, pc}
 8017828:	220c      	movs	r2, #12
 801782a:	6002      	str	r2, [r0, #0]
 801782c:	2600      	movs	r6, #0
 801782e:	e7f9      	b.n	8017824 <_calloc_r+0x12>
 8017830:	462a      	mov	r2, r5
 8017832:	4621      	mov	r1, r4
 8017834:	f7fe f9d8 	bl	8015be8 <memset>
 8017838:	e7f4      	b.n	8017824 <_calloc_r+0x12>

0801783a <__ascii_mbtowc>:
 801783a:	b082      	sub	sp, #8
 801783c:	b901      	cbnz	r1, 8017840 <__ascii_mbtowc+0x6>
 801783e:	a901      	add	r1, sp, #4
 8017840:	b142      	cbz	r2, 8017854 <__ascii_mbtowc+0x1a>
 8017842:	b14b      	cbz	r3, 8017858 <__ascii_mbtowc+0x1e>
 8017844:	7813      	ldrb	r3, [r2, #0]
 8017846:	600b      	str	r3, [r1, #0]
 8017848:	7812      	ldrb	r2, [r2, #0]
 801784a:	1e10      	subs	r0, r2, #0
 801784c:	bf18      	it	ne
 801784e:	2001      	movne	r0, #1
 8017850:	b002      	add	sp, #8
 8017852:	4770      	bx	lr
 8017854:	4610      	mov	r0, r2
 8017856:	e7fb      	b.n	8017850 <__ascii_mbtowc+0x16>
 8017858:	f06f 0001 	mvn.w	r0, #1
 801785c:	e7f8      	b.n	8017850 <__ascii_mbtowc+0x16>

0801785e <__ascii_wctomb>:
 801785e:	4603      	mov	r3, r0
 8017860:	4608      	mov	r0, r1
 8017862:	b141      	cbz	r1, 8017876 <__ascii_wctomb+0x18>
 8017864:	2aff      	cmp	r2, #255	@ 0xff
 8017866:	d904      	bls.n	8017872 <__ascii_wctomb+0x14>
 8017868:	228a      	movs	r2, #138	@ 0x8a
 801786a:	601a      	str	r2, [r3, #0]
 801786c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017870:	4770      	bx	lr
 8017872:	700a      	strb	r2, [r1, #0]
 8017874:	2001      	movs	r0, #1
 8017876:	4770      	bx	lr

08017878 <_raise_r>:
 8017878:	291f      	cmp	r1, #31
 801787a:	b538      	push	{r3, r4, r5, lr}
 801787c:	4605      	mov	r5, r0
 801787e:	460c      	mov	r4, r1
 8017880:	d904      	bls.n	801788c <_raise_r+0x14>
 8017882:	2316      	movs	r3, #22
 8017884:	6003      	str	r3, [r0, #0]
 8017886:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801788a:	bd38      	pop	{r3, r4, r5, pc}
 801788c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801788e:	b112      	cbz	r2, 8017896 <_raise_r+0x1e>
 8017890:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017894:	b94b      	cbnz	r3, 80178aa <_raise_r+0x32>
 8017896:	4628      	mov	r0, r5
 8017898:	f000 f830 	bl	80178fc <_getpid_r>
 801789c:	4622      	mov	r2, r4
 801789e:	4601      	mov	r1, r0
 80178a0:	4628      	mov	r0, r5
 80178a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80178a6:	f000 b817 	b.w	80178d8 <_kill_r>
 80178aa:	2b01      	cmp	r3, #1
 80178ac:	d00a      	beq.n	80178c4 <_raise_r+0x4c>
 80178ae:	1c59      	adds	r1, r3, #1
 80178b0:	d103      	bne.n	80178ba <_raise_r+0x42>
 80178b2:	2316      	movs	r3, #22
 80178b4:	6003      	str	r3, [r0, #0]
 80178b6:	2001      	movs	r0, #1
 80178b8:	e7e7      	b.n	801788a <_raise_r+0x12>
 80178ba:	2100      	movs	r1, #0
 80178bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80178c0:	4620      	mov	r0, r4
 80178c2:	4798      	blx	r3
 80178c4:	2000      	movs	r0, #0
 80178c6:	e7e0      	b.n	801788a <_raise_r+0x12>

080178c8 <raise>:
 80178c8:	4b02      	ldr	r3, [pc, #8]	@ (80178d4 <raise+0xc>)
 80178ca:	4601      	mov	r1, r0
 80178cc:	6818      	ldr	r0, [r3, #0]
 80178ce:	f7ff bfd3 	b.w	8017878 <_raise_r>
 80178d2:	bf00      	nop
 80178d4:	20000324 	.word	0x20000324

080178d8 <_kill_r>:
 80178d8:	b538      	push	{r3, r4, r5, lr}
 80178da:	4d07      	ldr	r5, [pc, #28]	@ (80178f8 <_kill_r+0x20>)
 80178dc:	2300      	movs	r3, #0
 80178de:	4604      	mov	r4, r0
 80178e0:	4608      	mov	r0, r1
 80178e2:	4611      	mov	r1, r2
 80178e4:	602b      	str	r3, [r5, #0]
 80178e6:	f7ec fbc5 	bl	8004074 <_kill>
 80178ea:	1c43      	adds	r3, r0, #1
 80178ec:	d102      	bne.n	80178f4 <_kill_r+0x1c>
 80178ee:	682b      	ldr	r3, [r5, #0]
 80178f0:	b103      	cbz	r3, 80178f4 <_kill_r+0x1c>
 80178f2:	6023      	str	r3, [r4, #0]
 80178f4:	bd38      	pop	{r3, r4, r5, pc}
 80178f6:	bf00      	nop
 80178f8:	20008cd4 	.word	0x20008cd4

080178fc <_getpid_r>:
 80178fc:	f7ec bbb2 	b.w	8004064 <_getpid>

08017900 <lrintf>:
 8017900:	ee10 3a10 	vmov	r3, s0
 8017904:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8017908:	f1a2 007f 	sub.w	r0, r2, #127	@ 0x7f
 801790c:	281e      	cmp	r0, #30
 801790e:	b082      	sub	sp, #8
 8017910:	dc2c      	bgt.n	801796c <lrintf+0x6c>
 8017912:	2816      	cmp	r0, #22
 8017914:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 8017918:	dd09      	ble.n	801792e <lrintf+0x2e>
 801791a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801791e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8017922:	3a96      	subs	r2, #150	@ 0x96
 8017924:	fa03 f002 	lsl.w	r0, r3, r2
 8017928:	b321      	cbz	r1, 8017974 <lrintf+0x74>
 801792a:	4240      	negs	r0, r0
 801792c:	e022      	b.n	8017974 <lrintf+0x74>
 801792e:	4b13      	ldr	r3, [pc, #76]	@ (801797c <lrintf+0x7c>)
 8017930:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8017934:	ed93 7a00 	vldr	s14, [r3]
 8017938:	ee37 0a00 	vadd.f32	s0, s14, s0
 801793c:	ed8d 0a01 	vstr	s0, [sp, #4]
 8017940:	eddd 7a01 	vldr	s15, [sp, #4]
 8017944:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017948:	ee17 3a90 	vmov	r3, s15
 801794c:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8017950:	d010      	beq.n	8017974 <lrintf+0x74>
 8017952:	f3c3 50c7 	ubfx	r0, r3, #23, #8
 8017956:	387f      	subs	r0, #127	@ 0x7f
 8017958:	d40e      	bmi.n	8017978 <lrintf+0x78>
 801795a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801795e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8017962:	f1c0 0017 	rsb	r0, r0, #23
 8017966:	fa23 f000 	lsr.w	r0, r3, r0
 801796a:	e7dd      	b.n	8017928 <lrintf+0x28>
 801796c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8017970:	ee17 0a90 	vmov	r0, s15
 8017974:	b002      	add	sp, #8
 8017976:	4770      	bx	lr
 8017978:	2000      	movs	r0, #0
 801797a:	e7d5      	b.n	8017928 <lrintf+0x28>
 801797c:	0801b028 	.word	0x0801b028

08017980 <_init>:
 8017980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017982:	bf00      	nop
 8017984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017986:	bc08      	pop	{r3}
 8017988:	469e      	mov	lr, r3
 801798a:	4770      	bx	lr

0801798c <_fini>:
 801798c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801798e:	bf00      	nop
 8017990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017992:	bc08      	pop	{r3}
 8017994:	469e      	mov	lr, r3
 8017996:	4770      	bx	lr
