

================================================================
== Vitis HLS Report for 'covariance'
================================================================
* Date:           Sat Mar  9 22:41:23 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     4711|    12391|  94.220 us|  0.248 ms|  4712|  12392|       no|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_covariance_Pipeline_VITIS_LOOP_41_1_fu_102                  |covariance_Pipeline_VITIS_LOOP_41_1                  |      288|      288|   5.760 us|   5.760 us|   288|   288|       no|
        |grp_covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4_fu_112  |covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4  |     3843|     3843|  76.860 us|  76.860 us|  3843|  3843|       no|
        |grp_covariance_Pipeline_VITIS_LOOP_60_6_fu_120                  |covariance_Pipeline_VITIS_LOOP_60_6                  |       34|      514|   0.680 us|  10.280 us|    34|   514|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_5  |      576|     8256|  36 ~ 516|          -|          -|    16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      23|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    52|    5236|    8156|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     225|    -|
|Register         |        -|     -|     276|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    52|    5512|    8404|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     4|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                 |control_s_axi                                        |        0|   0|   240|   424|    0|
    |grp_covariance_Pipeline_VITIS_LOOP_41_1_fu_102                  |covariance_Pipeline_VITIS_LOOP_41_1                  |        0|   0|  1839|  2083|    0|
    |grp_covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4_fu_112  |covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4  |        0|   0|   259|   486|    0|
    |grp_covariance_Pipeline_VITIS_LOOP_60_6_fu_120                  |covariance_Pipeline_VITIS_LOOP_60_6                  |        0|  52|  2188|  3887|    0|
    |gmem_m_axi_U                                                    |gmem_m_axi                                           |        0|   0|   710|  1276|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                     |        0|  52|  5236|  8156|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |indvars_iv_next18_fu_155_p2  |         +|   0|  0|  13|           5|           1|
    |exitcond264_fu_149_p2        |      icmp|   0|  0|  10|           5|           6|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|  23|          10|           7|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  29|          7|    1|          7|
    |gmem_ARADDR         |  17|          4|   64|        256|
    |gmem_ARLEN          |  17|          4|   32|        128|
    |gmem_ARVALID        |  17|          4|    1|          4|
    |gmem_AWADDR         |  17|          4|   64|        256|
    |gmem_AWLEN          |  17|          4|   32|        128|
    |gmem_AWVALID        |  17|          4|    1|          4|
    |gmem_BREADY         |  17|          4|    1|          4|
    |gmem_RREADY         |  17|          4|    1|          4|
    |gmem_WDATA          |  17|          4|   32|        128|
    |gmem_WSTRB          |  17|          4|    4|         16|
    |gmem_WVALID         |  17|          4|    1|          4|
    |indvars_iv17_fu_80  |   9|          2|    5|         10|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 225|         53|  239|        949|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   6|   0|    6|          0|
    |cov_read_reg_193                                                             |  64|   0|   64|          0|
    |data_read_reg_198                                                            |  64|   0|   64|          0|
    |empty_117_reg_213                                                            |   4|   0|    4|          0|
    |grp_covariance_Pipeline_VITIS_LOOP_41_1_fu_102_ap_start_reg                  |   1|   0|    1|          0|
    |grp_covariance_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_53_4_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |grp_covariance_Pipeline_VITIS_LOOP_60_6_fu_120_ap_start_reg                  |   1|   0|    1|          0|
    |indvars_iv17_fu_80                                                           |   5|   0|    5|          0|
    |mean_read_reg_188                                                            |  64|   0|   64|          0|
    |p_cast_reg_205                                                               |  62|   0|   62|          0|
    |tmp_s_reg_219                                                                |   4|   0|    8|          4|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 276|   0|  280|          4|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    covariance|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

