var classAxiRam =
[
    [ "structure", "classAxiRam_1_1structure.html", "classAxiRam_1_1structure" ],
    [ "TPD_G", "classAxiRam.html#a59467ecbd6f1ac4678f88367afa9f2bd", null ],
    [ "SYNTH_MODE_G", "classAxiRam.html#afcd34963a3c7ab959bb3d4ee93d06de1", null ],
    [ "MEMORY_TYPE_G", "classAxiRam.html#a9e7ed5ac5b0e17768010cf27a043e692", null ],
    [ "READ_LATENCY_G", "classAxiRam.html#aae62ede64b86b103ee76ebc0792320d2", null ],
    [ "AXI_CONFIG_G", "classAxiRam.html#a4b8cc687be8cf49c633e3992397c1112", null ],
    [ "axiClk", "classAxiRam.html#a4a2f476a4fc068ebeebed7cecdfb9823", null ],
    [ "axiRst", "classAxiRam.html#a9864bc09ab85023bbf6c4fbe526d60be", null ],
    [ "sAxiWriteMaster", "classAxiRam.html#a1a5cfd0cafc7620e35129240ebbd0661", null ],
    [ "sAxiWriteSlave", "classAxiRam.html#a3ea0680d668c6b182833383353f3162d", null ],
    [ "sAxiReadMaster", "classAxiRam.html#a11de6576caa731e65bc2b15a2c47cd12", null ],
    [ "sAxiReadSlave", "classAxiRam.html#a2e6853a5eb3217eb9ce345dea6cfacc0", null ],
    [ "ieee", "classAxiRam.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classAxiRam.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "std_logic_arith", "classAxiRam.html#a0f5ecc6613f63d07f7963a97b1b26095", null ],
    [ "std_logic_unsigned", "classAxiRam.html#a598da929e807d58939b47499e8bc9fa8", null ],
    [ "surf", "classAxiRam.html#acabf3ea45bb9ea54f778c194fc238b6d", null ],
    [ "StdRtlPkg", "classAxiRam.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "AxiPkg", "classAxiRam.html#a2265afb78be50b98531f22e9da258a54", null ]
];