#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed Mar 29 20:58:24 2017
# Process ID: 1952
# Current directory: /home/bma/git/fpga_design/redpitaya/pid_only
# Command line: vivado pid_only.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/pid_only/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/pid_only/vivado.jou
#-----------------------------------------------------------
start_gui
open_project pid_only.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/gitlab/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:vga:1.0'. The one found in location '/home/bma/git/gitlab/oimp/fpga_ip/interfaces/vga_v1_0/vga.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2016.4/data/ip/interfaces/vga_v1_0/vga.xml'
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 5929.047 ; gain = 152.172 ; free physical = 5411 ; free virtual = 14941
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd}
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_1
Adding cell -- ggm:cogen:add_const:1.0 - add_const_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_3
Adding cell -- ggm:cogen:add_const:1.0 - add_const_4
Adding cell -- ggm:cogen:add_const:1.0 - add_const_5
Adding cell -- ggm:cogen:add_const:1.0 - add_const_6
Adding cell -- ggm:cogen:add_const:1.0 - add_const_7
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- user.org:user:red_pitaya_pidv3:1.0 - red_pitaya_pidv3_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/interconnect_aresetn(rst) and /ltc2145_0/resetn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /ltc2145_0/processing_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /redpitaya_adc_dac_clk_0/adc_rst_i(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <pid_only_wrapper> from BD file </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6044.172 ; gain = 101.973 ; free physical = 5245 ; free virtual = 14811
delete_bd_objs [get_bd_nets add_const_6_data_o]
delete_bd_objs [get_bd_nets add_const_7_data_o]
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ui/bd_b65e1414.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/red_pitaya_pidv3_0/sign_i
/red_pitaya_pidv3_0/int_rst_i

Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_only_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 10.086 MB.
[Wed Mar 29 21:03:53 2017] Launched synth_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/synth_1/runme.log
[Wed Mar 29 21:03:53 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 6215.152 ; gain = 165.012 ; free physical = 5079 ; free virtual = 14681
reset_run synth_1
connect_bd_net [get_bd_pins red_pitaya_pidv3_0/sign_i] [get_bd_pins xlconstant_1/dout]
WARNING: [BD 41-1306] The connection to interface pin /red_pitaya_pidv3_0/sign_i is being overridden by the user. This pin will not be connected as a part of interface connection coeffs
connect_bd_net [get_bd_pins red_pitaya_pidv3_0/int_rst_i] [get_bd_pins xlconstant_1/dout]
WARNING: [BD 41-1306] The connection to interface pin /red_pitaya_pidv3_0/int_rst_i is being overridden by the user. This pin will not be connected as a part of interface connection coeffs
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ui/bd_b65e1414.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_only_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 10.086 MB.
[Wed Mar 29 21:04:53 2017] Launched synth_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/synth_1/runme.log
[Wed Mar 29 21:04:53 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 6252.547 ; gain = 31.523 ; free physical = 5034 ; free virtual = 14638
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/gitlab/oimp/fpga_ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:vga:1.0'. The one found in location '/home/bma/git/gitlab/oimp/fpga_ip/interfaces/vga_v1_0/vga.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2016.4/data/ip/interfaces/vga_v1_0/vga.xml'
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6497.477 ; gain = 88.336 ; free physical = 4477 ; free virtual = 14390
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:red_pitaya_pidv3:1.0 [get_ips  pid_only_wrapper_red_pitaya_pidv3_0_0] -log ip_upgrade.log
Upgrading '/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd'
INFO: [IP_Flow 19-1972] Upgraded pid_only_wrapper_red_pitaya_pidv3_0_0 from red_pitaya_pidv3_v1_0 1.0 to red_pitaya_pidv3_v1_0 1.0
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ui/bd_b65e1414.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/bma/git/fpga_design/redpitaya/pid_only/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips pid_only_wrapper_red_pitaya_pidv3_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
close_bd_design [get_bd_designs pid_only_wrapper]
close_project
open_project /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/gitlab/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:vga:1.0'. The one found in location '/home/bma/git/gitlab/oimp/fpga_ip/interfaces/vga_v1_0/vga.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2016.4/data/ip/interfaces/vga_v1_0/vga.xml'
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6508.508 ; gain = 0.000 ; free physical = 4447 ; free virtual = 14367
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd}
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_1
Adding cell -- ggm:cogen:add_const:1.0 - add_const_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_3
Adding cell -- ggm:cogen:add_const:1.0 - add_const_4
Adding cell -- ggm:cogen:add_const:1.0 - add_const_5
Adding cell -- ggm:cogen:add_const:1.0 - add_const_6
Adding cell -- ggm:cogen:add_const:1.0 - add_const_7
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- user.org:user:red_pitaya_pidv3:1.0 - red_pitaya_pidv3_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/interconnect_aresetn(rst) and /ltc2145_0/resetn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /ltc2145_0/processing_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /redpitaya_adc_dac_clk_0/adc_rst_i(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <pid_only_wrapper> from BD file </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6531.520 ; gain = 23.012 ; free physical = 4407 ; free virtual = 14326
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/gitlab/oimp/fpga_ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:vga:1.0'. The one found in location '/home/bma/git/gitlab/oimp/fpga_ip/interfaces/vga_v1_0/vga.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2016.4/data/ip/interfaces/vga_v1_0/vga.xml'
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:red_pitaya_pidv3:1.0 [get_ips  pid_only_wrapper_red_pitaya_pidv3_0_0] -log ip_upgrade.log
Upgrading '/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd'
INFO: [IP_Flow 19-1972] Upgraded pid_only_wrapper_red_pitaya_pidv3_0_0 from red_pitaya_pidv3_v1_0 1.0 to red_pitaya_pidv3_v1_0 1.0
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ui/bd_b65e1414.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/bma/git/fpga_design/redpitaya/pid_only/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips pid_only_wrapper_red_pitaya_pidv3_0_0] -no_script -sync -force -quiet
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv user.org:user:red_pitaya_pidv3:1.0 red_pitaya_pidv3_1
endgroup
delete_bd_objs [get_bd_cells red_pitaya_pidv3_1]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_pins add_const_6/data_o] [get_bd_pins red_pitaya_pidv3_0/sign_i]
WARNING: [BD 41-1306] The connection to interface pin /add_const_6/data_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /red_pitaya_pidv3_0/sign_i is being overridden by the user. This pin will not be connected as a part of interface connection coeffs
connect_bd_net [get_bd_pins add_const_7/data_o] [get_bd_pins red_pitaya_pidv3_0/int_rst_i]
WARNING: [BD 41-1306] The connection to interface pin /add_const_7/data_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /red_pitaya_pidv3_0/int_rst_i is being overridden by the user. This pin will not be connected as a part of interface connection coeffs
connect_bd_net [get_bd_pins add_const_6/data_i] [get_bd_pins xlconstant_1/dout]
WARNING: [BD 41-1306] The connection to interface pin /add_const_6/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins add_const_7/data_i] [get_bd_pins xlconstant_1/dout]
WARNING: [BD 41-1306] The connection to interface pin /add_const_7/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
regenerate_bd_layout
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ui/bd_b65e1414.ui> 
report_ip_status -name ip_status 
reset_run synth_1
reset_run pid_only_wrapper_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_only_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 10.086 MB.
[Wed Mar 29 21:30:12 2017] Launched pid_only_wrapper_xbar_0_synth_1, pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1, synth_1...
Run output will be captured here:
pid_only_wrapper_xbar_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/pid_only_wrapper_xbar_0_synth_1/runme.log
pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/synth_1/runme.log
[Wed Mar 29 21:30:12 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 6854.707 ; gain = 42.000 ; free physical = 4108 ; free virtual = 14017
startgroup
set_property -dict [list CONFIG.PSR {28} CONFIG.ISR {28} CONFIG.DSR {28}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ui/bd_b65e1414.ui> 
reset_run synth_1
reset_run pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_only_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 10.086 MB.
[Wed Mar 29 22:03:37 2017] Launched pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1, synth_1...
Run output will be captured here:
pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/synth_1/runme.log
[Wed Mar 29 22:03:37 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6919.496 ; gain = 0.000 ; free physical = 3641 ; free virtual = 13751
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/gitlab/oimp/fpga_ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:vga:1.0'. The one found in location '/home/bma/git/gitlab/oimp/fpga_ip/interfaces/vga_v1_0/vga.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2016.4/data/ip/interfaces/vga_v1_0/vga.xml'
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:red_pitaya_pidv3:1.0 [get_ips  pid_only_wrapper_red_pitaya_pidv3_0_0] -log ip_upgrade.log
Upgrading '/home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd'
INFO: [IP_Flow 19-1972] Upgraded pid_only_wrapper_red_pitaya_pidv3_0_0 from red_pitaya_pidv3_v1_0 1.0 to red_pitaya_pidv3_v1_0 1.0
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/bma/git/fpga_design/redpitaya/pid_only/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips pid_only_wrapper_red_pitaya_pidv3_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.PSR {12} CONFIG.ISR {16} CONFIG.DSR {8}] [get_bd_cells red_pitaya_pidv3_0]
endgroup
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_only_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 10.086 MB.
[Wed Mar 29 22:08:18 2017] Launched pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1, synth_1...
Run output will be captured here:
pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/pid_only_wrapper_red_pitaya_pidv3_0_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/synth_1/runme.log
[Wed Mar 29 22:08:18 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7260.406 ; gain = 17.000 ; free physical = 3310 ; free virtual = 13419
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {16} CONFIG.DATA_IN_SIZE {16}] [get_bd_cells add_const_3]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14} CONFIG.DATA_IN_SIZE {14}] [get_bd_cells add_const_3]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {16} CONFIG.DATA_IN_SIZE {16}] [get_bd_cells add_const_4]
endgroup
delete_bd_objs [get_bd_nets add_const_4_data_o]
connect_bd_net [get_bd_pins add_const_4/data_o] [get_bd_pins xlslice_0/Din]
WARNING: [BD 41-1306] The connection to interface pin /add_const_4/data_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins red_pitaya_pidv3_0/ki_i]
WARNING: [BD 41-1306] The connection to interface pin /red_pitaya_pidv3_0/ki_i is being overridden by the user. This pin will not be connected as a part of interface connection coeffs
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {16} CONFIG.DIN_TO {2} CONFIG.DIN_FROM {15} CONFIG.DIN_FROM {15} CONFIG.DOUT_WIDTH {14}] [get_bd_cells xlslice_0]
endgroup
regenerate_bd_layout
set_property location {3.5 1225 503} [get_bd_cells xlslice_0]
regenerate_bd_layout
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ui/bd_b65e1414.ui> 
reset_run synth_1
reset_run pid_only_wrapper_add_const_3_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/add_const_4/data_i'(16) to net 'xlconstant_0_dout'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_only_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 10.086 MB.
[Wed Mar 29 22:19:50 2017] Launched pid_only_wrapper_add_const_3_0_synth_1, pid_only_wrapper_xlslice_0_0_synth_1, synth_1...
Run output will be captured here:
pid_only_wrapper_add_const_3_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/pid_only_wrapper_add_const_3_0_synth_1/runme.log
pid_only_wrapper_xlslice_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/pid_only_wrapper_xlslice_0_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/synth_1/runme.log
[Wed Mar 29 22:19:50 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7333.027 ; gain = 0.000 ; free physical = 3209 ; free virtual = 13320
reset_run synth_1
reset_run pid_only_wrapper_add_const_3_0_synth_1
reset_run pid_only_wrapper_xlslice_0_0_synth_1
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {14}] [get_bd_cells add_const_4]
endgroup
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ui/bd_b65e1414.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_only_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 10.086 MB.
[Wed Mar 29 22:21:30 2017] Launched pid_only_wrapper_add_const_3_0_synth_1, pid_only_wrapper_xlslice_0_0_synth_1, synth_1...
Run output will be captured here:
pid_only_wrapper_add_const_3_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/pid_only_wrapper_add_const_3_0_synth_1/runme.log
pid_only_wrapper_xlslice_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/pid_only_wrapper_xlslice_0_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/synth_1/runme.log
[Wed Mar 29 22:21:30 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 7333.027 ; gain = 0.000 ; free physical = 3207 ; free virtual = 13318
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {16}] [get_bd_cells add_const_4]
endgroup
delete_bd_objs [get_bd_nets xlconstant_0_dout]
set_property location {3 925 1347} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins add_const_5/data_i]
WARNING: [BD 41-1306] The connection to interface pin /add_const_5/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins add_const_3/data_i] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /add_const_3/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
regenerate_bd_layout
connect_bd_net [get_bd_pins add_const_2/data_i] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /add_const_2/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins add_const_4/data_i]
WARNING: [BD 41-1306] The connection to interface pin /add_const_4/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {16}] [get_bd_cells xlconstant_2]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ui/bd_b65e1414.ui> 
reset_run synth_1
reset_run pid_only_wrapper_add_const_3_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_only_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 10.107 MB.
[Wed Mar 29 22:26:52 2017] Launched pid_only_wrapper_add_const_3_0_synth_1, pid_only_wrapper_xlconstant_0_2_synth_1, synth_1...
Run output will be captured here:
pid_only_wrapper_add_const_3_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/pid_only_wrapper_add_const_3_0_synth_1/runme.log
pid_only_wrapper_xlconstant_0_2_synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/pid_only_wrapper_xlconstant_0_2_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/synth_1/runme.log
[Wed Mar 29 22:26:52 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7376.105 ; gain = 0.000 ; free physical = 3162 ; free virtual = 13274
delete_bd_objs [get_bd_nets xlconstant_2_dout]
delete_bd_objs [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins add_const_4/data_i] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /add_const_4/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
delete_bd_objs [get_bd_nets add_const_4_data_o] [get_bd_nets xlslice_0_Dout] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins add_const_4/data_o] [get_bd_pins red_pitaya_pidv3_0/ki_i]
WARNING: [BD 41-1306] The connection to interface pin /add_const_4/data_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /red_pitaya_pidv3_0/ki_i is being overridden by the user. This pin will not be connected as a part of interface connection coeffs
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14} CONFIG.DATA_IN_SIZE {14}] [get_bd_cells add_const_4]
endgroup
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/ui/bd_b65e1414.ui> 
reset_run synth_1
reset_run pid_only_wrapper_add_const_3_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/pid_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hw_handoff/pid_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.srcs/sources_1/bd/pid_only_wrapper/hdl/pid_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pid_only_wrapper_auto_pc_0, cache-ID = 2ca33e44931973c6; cache size = 10.127 MB.
[Wed Mar 29 22:42:27 2017] Launched pid_only_wrapper_add_const_3_0_synth_1, synth_1...
Run output will be captured here:
pid_only_wrapper_add_const_3_0_synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/pid_only_wrapper_add_const_3_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/synth_1/runme.log
[Wed Mar 29 22:42:27 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/pid_only/pid_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7419.184 ; gain = 0.004 ; free physical = 3302 ; free virtual = 13354
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 22:48:04 2017...
