// Seed: 1264048562
module module_0 (
    input supply1 id_0
    , id_8,
    input supply0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wire id_4,
    input wire id_5,
    input wor id_6
);
  wire id_9;
endmodule
macromodule module_1 (
    output tri1 id_0,
    output supply0 id_1,
    output wire id_2,
    input wand id_3,
    output supply1 id_4,
    input tri1 id_5,
    output logic id_6,
    input wor id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri0 id_10
);
  always @(id_9) begin
    id_6 <= 1;
  end
  module_0(
      id_3, id_7, id_7, id_2, id_4, id_3, id_8
  );
  wor id_12 = (id_3);
endmodule
