{"vcs1":{"timestamp_begin":1682293926.479357056, "rt":0.84, "ut":0.23, "st":0.12}}
{"vcselab":{"timestamp_begin":1682293927.349637845, "rt":1.32, "ut":0.21, "st":0.23}}
{"link":{"timestamp_begin":1682293928.698668525, "rt":1.81, "ut":0.06, "st":1.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682293926.192048184}
{"VCS_COMP_START_TIME": 1682293926.192048184}
{"VCS_COMP_END_TIME": 1682293931.176293858}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340716}}
{"stitch_vcselab": {"peak_mem": 238984}}
