/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Mar 23 10:14:19 2009
 *                 MD5 Checksum         39db7382cfc6d56476b4578f59380093
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_mcif_intr2.h $
 * 
 * Hydra_Software_Devel/2   3/23/09 12:58p yuxiaz
 * PR53430: Update RDB header files.
 *
 ***************************************************************************/

#ifndef BCHP_MCIF_INTR2_H__
#define BCHP_MCIF_INTR2_H__

/***************************************************************************
 *MCIF_INTR2 - MCIF Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_MCIF_INTR2_CPU_STATUS               0x00406c40 /* CPU interrupt Status Register */
#define BCHP_MCIF_INTR2_CPU_SET                  0x00406c44 /* CPU interrupt Set Register */
#define BCHP_MCIF_INTR2_CPU_CLEAR                0x00406c48 /* CPU interrupt Clear Register */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS          0x00406c4c /* CPU interrupt Mask Status Register */
#define BCHP_MCIF_INTR2_CPU_MASK_SET             0x00406c50 /* CPU interrupt Mask Set Register */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR           0x00406c54 /* CPU interrupt Mask Clear Register */
#define BCHP_MCIF_INTR2_PCI_STATUS               0x00406c58 /* PCI interrupt Status Register */
#define BCHP_MCIF_INTR2_PCI_SET                  0x00406c5c /* PCI interrupt Set Register */
#define BCHP_MCIF_INTR2_PCI_CLEAR                0x00406c60 /* PCI interrupt Clear Register */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS          0x00406c64 /* PCI interrupt Mask Status Register */
#define BCHP_MCIF_INTR2_PCI_MASK_SET             0x00406c68 /* PCI interrupt Mask Set Register */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR           0x00406c6c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_STATUS :: reserved0 [31:21] */
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved0_MASK                  0xffe00000
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved0_SHIFT                 21

/* MCIF_INTR2 :: CPU_STATUS :: reserved_for_eco1 [20:20] */
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved_for_eco1_MASK          0x00100000
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved_for_eco1_SHIFT         20

/* MCIF_INTR2 :: CPU_STATUS :: BICAP_FIFO_OF_INTR [19:19] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_FIFO_OF_INTR_MASK         0x00080000
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_FIFO_OF_INTR_SHIFT        19

/* MCIF_INTR2 :: CPU_STATUS :: BICAP_FIFO_LVL_INTR [18:18] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_FIFO_LVL_INTR_MASK        0x00040000
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_FIFO_LVL_INTR_SHIFT       18

/* MCIF_INTR2 :: CPU_STATUS :: BICAP_FIFO_INACT_INTR [17:17] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_FIFO_INACT_INTR_MASK      0x00020000
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_FIFO_INACT_INTR_SHIFT     17

/* MCIF_INTR2 :: CPU_STATUS :: BICAP_TIMEOUT3_INTR [16:16] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_TIMEOUT3_INTR_MASK        0x00010000
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_TIMEOUT3_INTR_SHIFT       16

/* MCIF_INTR2 :: CPU_STATUS :: BICAP_TIMEOUT2_INTR [15:15] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_TIMEOUT2_INTR_MASK        0x00008000
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_TIMEOUT2_INTR_SHIFT       15

/* MCIF_INTR2 :: CPU_STATUS :: BICAP_TIMEOUT1_INTR [14:14] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_TIMEOUT1_INTR_MASK        0x00004000
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_TIMEOUT1_INTR_SHIFT       14

/* MCIF_INTR2 :: CPU_STATUS :: BICAP_TIMEOUT0_INTR [13:13] */
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_TIMEOUT0_INTR_MASK        0x00002000
#define BCHP_MCIF_INTR2_CPU_STATUS_BICAP_TIMEOUT0_INTR_SHIFT       13

/* MCIF_INTR2 :: CPU_STATUS :: WKTMR_ALARM_INTR [12:12] */
#define BCHP_MCIF_INTR2_CPU_STATUS_WKTMR_ALARM_INTR_MASK           0x00001000
#define BCHP_MCIF_INTR2_CPU_STATUS_WKTMR_ALARM_INTR_SHIFT          12

/* MCIF_INTR2 :: CPU_STATUS :: TMON_DATA_READY [11:11] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TMON_DATA_READY_MASK            0x00000800
#define BCHP_MCIF_INTR2_CPU_STATUS_TMON_DATA_READY_SHIFT           11

/* MCIF_INTR2 :: CPU_STATUS :: TMON_OVER_TEMPERATURE [10:10] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TMON_OVER_TEMPERATURE_MASK      0x00000400
#define BCHP_MCIF_INTR2_CPU_STATUS_TMON_OVER_TEMPERATURE_SHIFT     10

/* MCIF_INTR2 :: CPU_STATUS :: reserved2 [09:00] */
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved2_MASK                  0x000003ff
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved2_SHIFT                 0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_SET :: reserved0 [31:21] */
#define BCHP_MCIF_INTR2_CPU_SET_reserved0_MASK                     0xffe00000
#define BCHP_MCIF_INTR2_CPU_SET_reserved0_SHIFT                    21

/* MCIF_INTR2 :: CPU_SET :: reserved_for_eco1 [20:20] */
#define BCHP_MCIF_INTR2_CPU_SET_reserved_for_eco1_MASK             0x00100000
#define BCHP_MCIF_INTR2_CPU_SET_reserved_for_eco1_SHIFT            20

/* MCIF_INTR2 :: CPU_SET :: BICAP_FIFO_OF_INTR [19:19] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_FIFO_OF_INTR_MASK            0x00080000
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_FIFO_OF_INTR_SHIFT           19

/* MCIF_INTR2 :: CPU_SET :: BICAP_FIFO_LVL_INTR [18:18] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_FIFO_LVL_INTR_MASK           0x00040000
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_FIFO_LVL_INTR_SHIFT          18

/* MCIF_INTR2 :: CPU_SET :: BICAP_FIFO_INACT_INTR [17:17] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_FIFO_INACT_INTR_MASK         0x00020000
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_FIFO_INACT_INTR_SHIFT        17

/* MCIF_INTR2 :: CPU_SET :: BICAP_TIMEOUT3_INTR [16:16] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_TIMEOUT3_INTR_MASK           0x00010000
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_TIMEOUT3_INTR_SHIFT          16

/* MCIF_INTR2 :: CPU_SET :: BICAP_TIMEOUT2_INTR [15:15] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_TIMEOUT2_INTR_MASK           0x00008000
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_TIMEOUT2_INTR_SHIFT          15

/* MCIF_INTR2 :: CPU_SET :: BICAP_TIMEOUT1_INTR [14:14] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_TIMEOUT1_INTR_MASK           0x00004000
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_TIMEOUT1_INTR_SHIFT          14

/* MCIF_INTR2 :: CPU_SET :: BICAP_TIMEOUT0_INTR [13:13] */
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_TIMEOUT0_INTR_MASK           0x00002000
#define BCHP_MCIF_INTR2_CPU_SET_BICAP_TIMEOUT0_INTR_SHIFT          13

/* MCIF_INTR2 :: CPU_SET :: WKTMR_ALARM_INTR [12:12] */
#define BCHP_MCIF_INTR2_CPU_SET_WKTMR_ALARM_INTR_MASK              0x00001000
#define BCHP_MCIF_INTR2_CPU_SET_WKTMR_ALARM_INTR_SHIFT             12

/* MCIF_INTR2 :: CPU_SET :: TMON_DATA_READY [11:11] */
#define BCHP_MCIF_INTR2_CPU_SET_TMON_DATA_READY_MASK               0x00000800
#define BCHP_MCIF_INTR2_CPU_SET_TMON_DATA_READY_SHIFT              11

/* MCIF_INTR2 :: CPU_SET :: TMON_OVER_TEMPERATURE [10:10] */
#define BCHP_MCIF_INTR2_CPU_SET_TMON_OVER_TEMPERATURE_MASK         0x00000400
#define BCHP_MCIF_INTR2_CPU_SET_TMON_OVER_TEMPERATURE_SHIFT        10

/* MCIF_INTR2 :: CPU_SET :: reserved2 [09:00] */
#define BCHP_MCIF_INTR2_CPU_SET_reserved2_MASK                     0x000003ff
#define BCHP_MCIF_INTR2_CPU_SET_reserved2_SHIFT                    0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_CLEAR :: reserved0 [31:21] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved0_MASK                   0xffe00000
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved0_SHIFT                  21

/* MCIF_INTR2 :: CPU_CLEAR :: reserved_for_eco1 [20:20] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved_for_eco1_MASK           0x00100000
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved_for_eco1_SHIFT          20

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP_FIFO_OF_INTR [19:19] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_FIFO_OF_INTR_MASK          0x00080000
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_FIFO_OF_INTR_SHIFT         19

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP_FIFO_LVL_INTR [18:18] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_FIFO_LVL_INTR_MASK         0x00040000
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_FIFO_LVL_INTR_SHIFT        18

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP_FIFO_INACT_INTR [17:17] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_FIFO_INACT_INTR_MASK       0x00020000
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_FIFO_INACT_INTR_SHIFT      17

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP_TIMEOUT3_INTR [16:16] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_TIMEOUT3_INTR_MASK         0x00010000
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_TIMEOUT3_INTR_SHIFT        16

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP_TIMEOUT2_INTR [15:15] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_TIMEOUT2_INTR_MASK         0x00008000
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_TIMEOUT2_INTR_SHIFT        15

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP_TIMEOUT1_INTR [14:14] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_TIMEOUT1_INTR_MASK         0x00004000
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_TIMEOUT1_INTR_SHIFT        14

/* MCIF_INTR2 :: CPU_CLEAR :: BICAP_TIMEOUT0_INTR [13:13] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_TIMEOUT0_INTR_MASK         0x00002000
#define BCHP_MCIF_INTR2_CPU_CLEAR_BICAP_TIMEOUT0_INTR_SHIFT        13

/* MCIF_INTR2 :: CPU_CLEAR :: WKTMR_ALARM_INTR [12:12] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_WKTMR_ALARM_INTR_MASK            0x00001000
#define BCHP_MCIF_INTR2_CPU_CLEAR_WKTMR_ALARM_INTR_SHIFT           12

/* MCIF_INTR2 :: CPU_CLEAR :: TMON_DATA_READY [11:11] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TMON_DATA_READY_MASK             0x00000800
#define BCHP_MCIF_INTR2_CPU_CLEAR_TMON_DATA_READY_SHIFT            11

/* MCIF_INTR2 :: CPU_CLEAR :: TMON_OVER_TEMPERATURE [10:10] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TMON_OVER_TEMPERATURE_MASK       0x00000400
#define BCHP_MCIF_INTR2_CPU_CLEAR_TMON_OVER_TEMPERATURE_SHIFT      10

/* MCIF_INTR2 :: CPU_CLEAR :: reserved2 [09:00] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved2_MASK                   0x000003ff
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved2_SHIFT                  0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:21] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved0_MASK             0xffe00000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            21

/* MCIF_INTR2 :: CPU_MASK_STATUS :: reserved_for_eco1 [20:20] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved_for_eco1_MASK     0x00100000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved_for_eco1_SHIFT    20

/* MCIF_INTR2 :: CPU_MASK_STATUS :: BICAP_FIFO_OF_INTR [19:19] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP_FIFO_OF_INTR_MASK    0x00080000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP_FIFO_OF_INTR_SHIFT   19

/* MCIF_INTR2 :: CPU_MASK_STATUS :: BICAP_FIFO_IRQ_INTR [18:18] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP_FIFO_IRQ_INTR_MASK   0x00040000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP_FIFO_IRQ_INTR_SHIFT  18

/* MCIF_INTR2 :: CPU_MASK_STATUS :: BICAP_CPU_TIMEOUT_INTR [17:17] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP_CPU_TIMEOUT_INTR_MASK 0x00020000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP_CPU_TIMEOUT_INTR_SHIFT 17

/* MCIF_INTR2 :: CPU_MASK_STATUS :: BICAP_EDGE_TIMEOUT_INTR [16:13] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP_EDGE_TIMEOUT_INTR_MASK 0x0001e000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_BICAP_EDGE_TIMEOUT_INTR_SHIFT 13

/* MCIF_INTR2 :: CPU_MASK_STATUS :: WKTMR_ALARM_INTR [12:12] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_WKTMR_ALARM_INTR_MASK      0x00001000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_WKTMR_ALARM_INTR_SHIFT     12

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TMON_DATA_READY [11:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TMON_DATA_READY_MASK       0x00000800
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TMON_DATA_READY_SHIFT      11

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TMON_OVER_TEMPERATURE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TMON_OVER_TEMPERATURE_MASK 0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TMON_OVER_TEMPERATURE_SHIFT 10

/* MCIF_INTR2 :: CPU_MASK_STATUS :: reserved2 [09:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved2_MASK             0x000003ff
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved2_SHIFT            0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_SET :: reserved0 [31:21] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved0_MASK                0xffe00000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved0_SHIFT               21

/* MCIF_INTR2 :: CPU_MASK_SET :: reserved_for_eco1 [20:20] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved_for_eco1_MASK        0x00100000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved_for_eco1_SHIFT       20

/* MCIF_INTR2 :: CPU_MASK_SET :: BICAP_FIFO_OF_INTR [19:19] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP_FIFO_OF_INTR_MASK       0x00080000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP_FIFO_OF_INTR_SHIFT      19

/* MCIF_INTR2 :: CPU_MASK_SET :: BICAP_FIFO_IRQ_INTR [18:18] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP_FIFO_IRQ_INTR_MASK      0x00040000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP_FIFO_IRQ_INTR_SHIFT     18

/* MCIF_INTR2 :: CPU_MASK_SET :: BICAP_CPU_TIMEOUT_INTR [17:17] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP_CPU_TIMEOUT_INTR_MASK   0x00020000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP_CPU_TIMEOUT_INTR_SHIFT  17

/* MCIF_INTR2 :: CPU_MASK_SET :: BICAP_EDGE_TIMEOUT_INTR [16:13] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP_EDGE_TIMEOUT_INTR_MASK  0x0001e000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_BICAP_EDGE_TIMEOUT_INTR_SHIFT 13

/* MCIF_INTR2 :: CPU_MASK_SET :: WKTMR_ALARM_INTR [12:12] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_WKTMR_ALARM_INTR_MASK         0x00001000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_WKTMR_ALARM_INTR_SHIFT        12

/* MCIF_INTR2 :: CPU_MASK_SET :: TMON_DATA_READY [11:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TMON_DATA_READY_MASK          0x00000800
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TMON_DATA_READY_SHIFT         11

/* MCIF_INTR2 :: CPU_MASK_SET :: TMON_OVER_TEMPERATURE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TMON_OVER_TEMPERATURE_MASK    0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TMON_OVER_TEMPERATURE_SHIFT   10

/* MCIF_INTR2 :: CPU_MASK_SET :: reserved2 [09:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved2_MASK                0x000003ff
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved2_SHIFT               0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:21] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0xffe00000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             21

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: reserved_for_eco1 [20:20] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved_for_eco1_MASK      0x00100000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved_for_eco1_SHIFT     20

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: BICAP_FIFO_OF_INTR [19:19] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP_FIFO_OF_INTR_MASK     0x00080000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP_FIFO_OF_INTR_SHIFT    19

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: BICAP_FIFO_IRQ_INTR [18:18] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP_FIFO_IRQ_INTR_MASK    0x00040000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP_FIFO_IRQ_INTR_SHIFT   18

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: BICAP_CPU_TIMEOUT_INTR [17:17] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP_CPU_TIMEOUT_INTR_MASK 0x00020000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP_CPU_TIMEOUT_INTR_SHIFT 17

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: BICAP_EDGE_TIMEOUT_INTR [16:13] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP_EDGE_TIMEOUT_INTR_MASK 0x0001e000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_BICAP_EDGE_TIMEOUT_INTR_SHIFT 13

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: WKTMR_ALARM_INTR [12:12] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_WKTMR_ALARM_INTR_MASK       0x00001000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_WKTMR_ALARM_INTR_SHIFT      12

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TMON_DATA_READY [11:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TMON_DATA_READY_MASK        0x00000800
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TMON_DATA_READY_SHIFT       11

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TMON_OVER_TEMPERATURE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TMON_OVER_TEMPERATURE_MASK  0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TMON_OVER_TEMPERATURE_SHIFT 10

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: reserved2 [09:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved2_MASK              0x000003ff
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved2_SHIFT             0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_STATUS :: reserved0 [31:21] */
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved0_MASK                  0xffe00000
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved0_SHIFT                 21

/* MCIF_INTR2 :: PCI_STATUS :: reserved_for_eco1 [20:20] */
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved_for_eco1_MASK          0x00100000
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved_for_eco1_SHIFT         20

/* MCIF_INTR2 :: PCI_STATUS :: BICAP_FIFO_OF_INTR [19:19] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_FIFO_OF_INTR_MASK         0x00080000
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_FIFO_OF_INTR_SHIFT        19

/* MCIF_INTR2 :: PCI_STATUS :: BICAP_FIFO_LVL_INTR [18:18] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_FIFO_LVL_INTR_MASK        0x00040000
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_FIFO_LVL_INTR_SHIFT       18

/* MCIF_INTR2 :: PCI_STATUS :: BICAP_FIFO_INACT_INTR [17:17] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_FIFO_INACT_INTR_MASK      0x00020000
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_FIFO_INACT_INTR_SHIFT     17

/* MCIF_INTR2 :: PCI_STATUS :: BICAP_TIMEOUT3_INTR [16:16] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_TIMEOUT3_INTR_MASK        0x00010000
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_TIMEOUT3_INTR_SHIFT       16

/* MCIF_INTR2 :: PCI_STATUS :: BICAP_TIMEOUT2_INTR [15:15] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_TIMEOUT2_INTR_MASK        0x00008000
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_TIMEOUT2_INTR_SHIFT       15

/* MCIF_INTR2 :: PCI_STATUS :: BICAP_TIMEOUT1_INTR [14:14] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_TIMEOUT1_INTR_MASK        0x00004000
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_TIMEOUT1_INTR_SHIFT       14

/* MCIF_INTR2 :: PCI_STATUS :: BICAP_TIMEOUT0_INTR [13:13] */
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_TIMEOUT0_INTR_MASK        0x00002000
#define BCHP_MCIF_INTR2_PCI_STATUS_BICAP_TIMEOUT0_INTR_SHIFT       13

/* MCIF_INTR2 :: PCI_STATUS :: WKTMR_ALARM_INTR [12:12] */
#define BCHP_MCIF_INTR2_PCI_STATUS_WKTMR_ALARM_INTR_MASK           0x00001000
#define BCHP_MCIF_INTR2_PCI_STATUS_WKTMR_ALARM_INTR_SHIFT          12

/* MCIF_INTR2 :: PCI_STATUS :: TMON_DATA_READY [11:11] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TMON_DATA_READY_MASK            0x00000800
#define BCHP_MCIF_INTR2_PCI_STATUS_TMON_DATA_READY_SHIFT           11

/* MCIF_INTR2 :: PCI_STATUS :: TMON_OVER_TEMPERATURE [10:10] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TMON_OVER_TEMPERATURE_MASK      0x00000400
#define BCHP_MCIF_INTR2_PCI_STATUS_TMON_OVER_TEMPERATURE_SHIFT     10

/* MCIF_INTR2 :: PCI_STATUS :: reserved2 [09:00] */
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved2_MASK                  0x000003ff
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved2_SHIFT                 0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_SET :: reserved0 [31:21] */
#define BCHP_MCIF_INTR2_PCI_SET_reserved0_MASK                     0xffe00000
#define BCHP_MCIF_INTR2_PCI_SET_reserved0_SHIFT                    21

/* MCIF_INTR2 :: PCI_SET :: reserved_for_eco1 [20:20] */
#define BCHP_MCIF_INTR2_PCI_SET_reserved_for_eco1_MASK             0x00100000
#define BCHP_MCIF_INTR2_PCI_SET_reserved_for_eco1_SHIFT            20

/* MCIF_INTR2 :: PCI_SET :: BICAP_FIFO_OF_INTR [19:19] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_FIFO_OF_INTR_MASK            0x00080000
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_FIFO_OF_INTR_SHIFT           19

/* MCIF_INTR2 :: PCI_SET :: BICAP_FIFO_LVL_INTR [18:18] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_FIFO_LVL_INTR_MASK           0x00040000
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_FIFO_LVL_INTR_SHIFT          18

/* MCIF_INTR2 :: PCI_SET :: BICAP_FIFO_INACT_INTR [17:17] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_FIFO_INACT_INTR_MASK         0x00020000
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_FIFO_INACT_INTR_SHIFT        17

/* MCIF_INTR2 :: PCI_SET :: BICAP_TIMEOUT3_INTR [16:16] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_TIMEOUT3_INTR_MASK           0x00010000
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_TIMEOUT3_INTR_SHIFT          16

/* MCIF_INTR2 :: PCI_SET :: BICAP_TIMEOUT2_INTR [15:15] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_TIMEOUT2_INTR_MASK           0x00008000
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_TIMEOUT2_INTR_SHIFT          15

/* MCIF_INTR2 :: PCI_SET :: BICAP_TIMEOUT1_INTR [14:14] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_TIMEOUT1_INTR_MASK           0x00004000
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_TIMEOUT1_INTR_SHIFT          14

/* MCIF_INTR2 :: PCI_SET :: BICAP_TIMEOUT0_INTR [13:13] */
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_TIMEOUT0_INTR_MASK           0x00002000
#define BCHP_MCIF_INTR2_PCI_SET_BICAP_TIMEOUT0_INTR_SHIFT          13

/* MCIF_INTR2 :: PCI_SET :: WKTMR_ALARM_INTR [12:12] */
#define BCHP_MCIF_INTR2_PCI_SET_WKTMR_ALARM_INTR_MASK              0x00001000
#define BCHP_MCIF_INTR2_PCI_SET_WKTMR_ALARM_INTR_SHIFT             12

/* MCIF_INTR2 :: PCI_SET :: TMON_DATA_READY [11:11] */
#define BCHP_MCIF_INTR2_PCI_SET_TMON_DATA_READY_MASK               0x00000800
#define BCHP_MCIF_INTR2_PCI_SET_TMON_DATA_READY_SHIFT              11

/* MCIF_INTR2 :: PCI_SET :: TMON_OVER_TEMPERATURE [10:10] */
#define BCHP_MCIF_INTR2_PCI_SET_TMON_OVER_TEMPERATURE_MASK         0x00000400
#define BCHP_MCIF_INTR2_PCI_SET_TMON_OVER_TEMPERATURE_SHIFT        10

/* MCIF_INTR2 :: PCI_SET :: reserved2 [09:00] */
#define BCHP_MCIF_INTR2_PCI_SET_reserved2_MASK                     0x000003ff
#define BCHP_MCIF_INTR2_PCI_SET_reserved2_SHIFT                    0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_CLEAR :: reserved0 [31:21] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved0_MASK                   0xffe00000
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved0_SHIFT                  21

/* MCIF_INTR2 :: PCI_CLEAR :: reserved_for_eco1 [20:20] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved_for_eco1_MASK           0x00100000
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved_for_eco1_SHIFT          20

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP_FIFO_OF_INTR [19:19] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_FIFO_OF_INTR_MASK          0x00080000
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_FIFO_OF_INTR_SHIFT         19

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP_FIFO_LVL_INTR [18:18] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_FIFO_LVL_INTR_MASK         0x00040000
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_FIFO_LVL_INTR_SHIFT        18

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP_FIFO_INACT_INTR [17:17] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_FIFO_INACT_INTR_MASK       0x00020000
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_FIFO_INACT_INTR_SHIFT      17

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP_TIMEOUT3_INTR [16:16] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_TIMEOUT3_INTR_MASK         0x00010000
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_TIMEOUT3_INTR_SHIFT        16

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP_TIMEOUT2_INTR [15:15] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_TIMEOUT2_INTR_MASK         0x00008000
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_TIMEOUT2_INTR_SHIFT        15

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP_TIMEOUT1_INTR [14:14] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_TIMEOUT1_INTR_MASK         0x00004000
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_TIMEOUT1_INTR_SHIFT        14

/* MCIF_INTR2 :: PCI_CLEAR :: BICAP_TIMEOUT0_INTR [13:13] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_TIMEOUT0_INTR_MASK         0x00002000
#define BCHP_MCIF_INTR2_PCI_CLEAR_BICAP_TIMEOUT0_INTR_SHIFT        13

/* MCIF_INTR2 :: PCI_CLEAR :: WKTMR_ALARM_INTR [12:12] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_WKTMR_ALARM_INTR_MASK            0x00001000
#define BCHP_MCIF_INTR2_PCI_CLEAR_WKTMR_ALARM_INTR_SHIFT           12

/* MCIF_INTR2 :: PCI_CLEAR :: TMON_DATA_READY [11:11] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TMON_DATA_READY_MASK             0x00000800
#define BCHP_MCIF_INTR2_PCI_CLEAR_TMON_DATA_READY_SHIFT            11

/* MCIF_INTR2 :: PCI_CLEAR :: TMON_OVER_TEMPERATURE [10:10] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TMON_OVER_TEMPERATURE_MASK       0x00000400
#define BCHP_MCIF_INTR2_PCI_CLEAR_TMON_OVER_TEMPERATURE_SHIFT      10

/* MCIF_INTR2 :: PCI_CLEAR :: reserved2 [09:00] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved2_MASK                   0x000003ff
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved2_SHIFT                  0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:21] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved0_MASK             0xffe00000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            21

/* MCIF_INTR2 :: PCI_MASK_STATUS :: reserved_for_eco1 [20:20] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved_for_eco1_MASK     0x00100000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved_for_eco1_SHIFT    20

/* MCIF_INTR2 :: PCI_MASK_STATUS :: BICAP_FIFO_OF_INTR [19:19] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP_FIFO_OF_INTR_MASK    0x00080000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP_FIFO_OF_INTR_SHIFT   19

/* MCIF_INTR2 :: PCI_MASK_STATUS :: BICAP_FIFO_IRQ_INTR [18:18] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP_FIFO_IRQ_INTR_MASK   0x00040000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP_FIFO_IRQ_INTR_SHIFT  18

/* MCIF_INTR2 :: PCI_MASK_STATUS :: BICAP_CPU_TIMEOUT_INTR [17:17] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP_CPU_TIMEOUT_INTR_MASK 0x00020000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP_CPU_TIMEOUT_INTR_SHIFT 17

/* MCIF_INTR2 :: PCI_MASK_STATUS :: BICAP_EDGE_TIMEOUT_INTR [16:13] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP_EDGE_TIMEOUT_INTR_MASK 0x0001e000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_BICAP_EDGE_TIMEOUT_INTR_SHIFT 13

/* MCIF_INTR2 :: PCI_MASK_STATUS :: WKTMR_ALARM_INTR [12:12] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_WKTMR_ALARM_INTR_MASK      0x00001000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_WKTMR_ALARM_INTR_SHIFT     12

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TMON_DATA_READY [11:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TMON_DATA_READY_MASK       0x00000800
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TMON_DATA_READY_SHIFT      11

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TMON_OVER_TEMPERATURE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TMON_OVER_TEMPERATURE_MASK 0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TMON_OVER_TEMPERATURE_SHIFT 10

/* MCIF_INTR2 :: PCI_MASK_STATUS :: reserved2 [09:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved2_MASK             0x000003ff
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved2_SHIFT            0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_SET :: reserved0 [31:21] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved0_MASK                0xffe00000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved0_SHIFT               21

/* MCIF_INTR2 :: PCI_MASK_SET :: reserved_for_eco1 [20:20] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved_for_eco1_MASK        0x00100000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved_for_eco1_SHIFT       20

/* MCIF_INTR2 :: PCI_MASK_SET :: BICAP_FIFO_OF_INTR [19:19] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP_FIFO_OF_INTR_MASK       0x00080000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP_FIFO_OF_INTR_SHIFT      19

/* MCIF_INTR2 :: PCI_MASK_SET :: BICAP_FIFO_IRQ_INTR [18:18] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP_FIFO_IRQ_INTR_MASK      0x00040000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP_FIFO_IRQ_INTR_SHIFT     18

/* MCIF_INTR2 :: PCI_MASK_SET :: BICAP_CPU_TIMEOUT_INTR [17:17] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP_CPU_TIMEOUT_INTR_MASK   0x00020000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP_CPU_TIMEOUT_INTR_SHIFT  17

/* MCIF_INTR2 :: PCI_MASK_SET :: BICAP_EDGE_TIMEOUT_INTR [16:13] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP_EDGE_TIMEOUT_INTR_MASK  0x0001e000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_BICAP_EDGE_TIMEOUT_INTR_SHIFT 13

/* MCIF_INTR2 :: PCI_MASK_SET :: WKTMR_ALARM_INTR [12:12] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_WKTMR_ALARM_INTR_MASK         0x00001000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_WKTMR_ALARM_INTR_SHIFT        12

/* MCIF_INTR2 :: PCI_MASK_SET :: TMON_DATA_READY [11:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TMON_DATA_READY_MASK          0x00000800
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TMON_DATA_READY_SHIFT         11

/* MCIF_INTR2 :: PCI_MASK_SET :: TMON_OVER_TEMPERATURE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TMON_OVER_TEMPERATURE_MASK    0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TMON_OVER_TEMPERATURE_SHIFT   10

/* MCIF_INTR2 :: PCI_MASK_SET :: reserved2 [09:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved2_MASK                0x000003ff
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved2_SHIFT               0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:21] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0xffe00000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             21

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: reserved_for_eco1 [20:20] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved_for_eco1_MASK      0x00100000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved_for_eco1_SHIFT     20

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: BICAP_FIFO_OF_INTR [19:19] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP_FIFO_OF_INTR_MASK     0x00080000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP_FIFO_OF_INTR_SHIFT    19

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: BICAP_FIFO_IRQ_INTR [18:18] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP_FIFO_IRQ_INTR_MASK    0x00040000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP_FIFO_IRQ_INTR_SHIFT   18

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: BICAP_CPU_TIMEOUT_INTR [17:17] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP_CPU_TIMEOUT_INTR_MASK 0x00020000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP_CPU_TIMEOUT_INTR_SHIFT 17

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: BICAP_EDGE_TIMEOUT_INTR [16:13] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP_EDGE_TIMEOUT_INTR_MASK 0x0001e000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_BICAP_EDGE_TIMEOUT_INTR_SHIFT 13

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: WKTMR_ALARM_INTR [12:12] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_WKTMR_ALARM_INTR_MASK       0x00001000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_WKTMR_ALARM_INTR_SHIFT      12

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TMON_DATA_READY [11:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TMON_DATA_READY_MASK        0x00000800
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TMON_DATA_READY_SHIFT       11

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TMON_OVER_TEMPERATURE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TMON_OVER_TEMPERATURE_MASK  0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TMON_OVER_TEMPERATURE_SHIFT 10

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: reserved2 [09:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved2_MASK              0x000003ff
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved2_SHIFT             0

#endif /* #ifndef BCHP_MCIF_INTR2_H__ */

/* End of File */
