`timescale 1ns / 1ps

module and_gate(input wire x, input wire y, output wire z);

//input x, y;
//output z;

assign z = x & y;

endmodule
