This folder contains all the design and simulation Verilog files for a Universal Asynchronous Receiver-Transmitter (UART) as well as a wrapper
for testing functionality on a Zybo Z7 board.
