#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Mar 27 19:40:32 2022
# Process ID: 972
# Log file: C:/Users/eoyoes/myClock/myClock/planAhead_run_1/planAhead.log
# Journal file: C:/Users/eoyoes/myClock/myClock/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1912 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/eoyoes/myClock/myClock/pa.fromNetlist.tcl
# create_project -name myClock -dir "C:/Users/eoyoes/myClock/myClock/planAhead_run_1" -part xc7a100tcsg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/eoyoes/myClock/myClock/myClock.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/eoyoes/myClock/myClock} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "myClock.ucf" [current_fileset -constrset]
Adding file 'C:/Users/eoyoes/myClock/myClock/myClock.ucf' to fileset 'constrs_1'
# add_files [list {myClock.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design myClock.ngc ...
WARNING:NetListWriters:298 - No output is written to myClock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Line<2 : 0> on block myClock is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SEG7<6 : 2> on block myClock is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file myClock.edif ...
ngc2edif: Total memory usage is 83592 kilobytes

Parsing EDIF File [./planAhead_run_1/myClock.data/cache/myClock_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/myClock.data/cache/myClock_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/Users/eoyoes/myClock/myClock/myClock.ucf]
Finished Parsing UCF File [C:/Users/eoyoes/myClock/myClock/myClock.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FDC => FDCE: 61 instances
  FDE => FDCE: 1 instances
  FDP => FDPE: 13 instances
  LDC => LDCE: 12 instances

Phase 0 | Netlist Checksum: 312babb9
link_design: Time (s): elapsed = 00:00:21 . Memory (MB): peak = 869.016 ; gain = 379.066
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/eoyoes/myClock/myClock\planAhead_pid972.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Mar 27 19:41:29 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
