INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MOMIJI/Documents/VIVADO_FPGA_Project/FW/FW.srcs/sources_1/new/FW.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FW'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MOMIJI/Documents/VIVADO_FPGA_Project/FW/FW.srcs/sources_1/imports/lib/timer1us.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer1us'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MOMIJI/Documents/VIVADO_FPGA_Project/FW/FW.srcs/sim_1/new/FW_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FW_TB'
