==============================================================
File generated on Sun Oct 06 17:14:09 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:14:10 2019...
==============================================================
File generated on Sun Oct 06 17:15:19 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from kernel.cpp:1:
kernel.cpp:72:27: error: use of undeclared identifier 'min'
   for(trr = row_b; trr < min(row_b+3, R); trr++){
                          ^
kernel.cpp:73:22: error: use of undeclared identifier 'min'
  for(tcc=col_b; tcc<min(col_b+3, C); tcc++){
                     ^
kernel.cpp:74:25: error: use of undeclared identifier 'min'
    for(too =to_b; too< min(to_b+3, M);too++){
                        ^
kernel.cpp:75:26: error: use of undeclared identifier 'min'
   for(tii = ti_b; tii < min(ti_b+3, N);tii++){
                         ^
4 errors generated.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:15:28 2019...
==============================================================
File generated on Sun Oct 06 17:21:08 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.699 ; gain = 17.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.699 ; gain = 17.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.016 ; gain = 19.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.273 ; gain = 19.465
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 126.027 ; gain = 41.219
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 126.027 ; gain = 41.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufw_load_2', kernel.cpp:84) on array 'bufw' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufw'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.528 seconds; current allocated memory: 78.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 79.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 80.587 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 132.844 ; gain = 48.035
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 17.818 seconds; peak allocated memory: 80.587 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:21:25 2019...
==============================================================
File generated on Sun Oct 06 17:21:29 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.777 ; gain = 17.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.777 ; gain = 17.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.234 ; gain = 19.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.488 ; gain = 19.398
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.930 ; gain = 41.840
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.930 ; gain = 41.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufi_load_2', kernel.cpp:84) on array 'bufi' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.235 seconds; current allocated memory: 78.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 79.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 80.415 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 131.746 ; gain = 46.656
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 8.113 seconds; peak allocated memory: 80.415 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:21:36 2019...
==============================================================
File generated on Sun Oct 06 17:21:39 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.777 ; gain = 17.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.777 ; gain = 17.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.121 ; gain = 19.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.375 ; gain = 19.496
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.223 ; gain = 41.344
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[3 x [3 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[3 x ' (aesl_mux_load.5[3 x [3 x [5 x float]]]P.i3.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.980 ; gain = 42.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_3_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.122 seconds; current allocated memory: 87.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 87.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_24', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_24', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_24', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_25', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('tmp_25', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 88.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 88.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_3_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 89.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 90.680 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 142.758 ; gain = 57.879
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 9.847 seconds; peak allocated memory: 90.680 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:21:48 2019...
==============================================================
File generated on Sun Oct 06 17:21:51 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.695 ; gain = 17.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.695 ; gain = 17.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 103.984 ; gain = 19.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.242 ; gain = 19.438
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.918 ; gain = 41.113
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.7[3 x [7 x float]]P.i3.i64.i64' to 'aesl_mux_load.7[3 x ' (aesl_mux_load.7[3 x [7 x float]]P.i3.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.266 ; gain = 42.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_7_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_7_3_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.039 seconds; current allocated memory: 87.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 87.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s' and 'call' operation ('tmp_30', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s' and 'call' operation ('tmp_30', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_31', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s' and 'call' operation ('tmp_30', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_32', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s' and 'call' operation ('tmp_30', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('tmp_32', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s' and 'call' operation ('tmp_30', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 88.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 89.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_7_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_7_3_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 89.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 91.071 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 144.168 ; gain = 59.363
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 9.577 seconds; peak allocated memory: 91.071 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:22:00 2019...
==============================================================
File generated on Sun Oct 06 17:22:05 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.754 ; gain = 32.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.754 ; gain = 32.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.004 ; gain = 33.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.258 ; gain = 34.039
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.496 ; gain = 56.277
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.7[3 x [7 x float]]P.i3.i64.i64' to 'aesl_mux_load.7[3 x ' (aesl_mux_load.7[3 x [7 x float]]P.i3.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.840 ; gain = 56.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_7_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_7_3_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.785 seconds; current allocated memory: 87.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 87.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s' and 'call' operation ('tmp_21', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s' and 'call' operation ('tmp_21', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_22', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s' and 'call' operation ('tmp_21', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s' and 'call' operation ('tmp_21', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s' and 'call' operation ('tmp_21', kernel.cpp:84) to 'aesl_mux_load_7_3_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 88.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 89.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_7_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_7_3_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 89.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 90.844 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 143.035 ; gain = 72.816
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 11.418 seconds; peak allocated memory: 90.844 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:22:13 2019...
==============================================================
File generated on Sun Oct 06 17:22:15 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.938 ; gain = 18.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.938 ; gain = 18.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.137 ; gain = 19.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.137 ; gain = 19.340
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.594 ; gain = 41.797
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.7[3 x [7 x float]]P.i3.i64.i64' to 'aesl_mux_load.7[3 x ' (aesl_mux_load.7[3 x [7 x float]]P.i3.i64.i64:1)
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[3 x [3 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[3 x ' (aesl_mux_load.5[3 x [3 x [5 x float]]]P.i3.i64.i64.i64:23)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 136.832 ; gain = 52.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_3_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.731 seconds; current allocated memory: 97.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 97.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_7_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_7_3_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 97.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 97.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_18', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_15', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_18', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_15', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_18', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_15', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_15', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_15', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 98.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 99.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_3_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 99.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_7_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_7_3_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 99.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 101.235 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 154.090 ; gain = 69.293
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 10.171 seconds; peak allocated memory: 101.235 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:22:24 2019...
==============================================================
File generated on Sun Oct 06 17:22:26 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.641 ; gain = 17.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.641 ; gain = 17.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.137 ; gain = 19.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.391 ; gain = 19.699
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.133 ; gain = 41.441
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.133 ; gain = 41.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufw_load_2', kernel.cpp:84) on array 'bufw' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufw'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.705 seconds; current allocated memory: 78.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 79.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 80.595 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 132.402 ; gain = 47.711
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 8.372 seconds; peak allocated memory: 80.595 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:22:33 2019...
==============================================================
File generated on Sun Oct 06 17:22:35 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.852 ; gain = 18.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.852 ; gain = 18.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.133 ; gain = 19.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.387 ; gain = 19.734
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.809 ; gain = 42.156
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.809 ; gain = 42.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 41.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.396 seconds; current allocated memory: 78.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 78.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 80.550 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 132.035 ; gain = 47.383
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 8.128 seconds; peak allocated memory: 80.550 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:22:42 2019...
==============================================================
File generated on Sun Oct 06 17:22:44 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.793 ; gain = 17.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.793 ; gain = 17.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 103.977 ; gain = 18.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.230 ; gain = 19.004
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.875 ; gain = 40.648
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[3 x [3 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[3 x ' (aesl_mux_load.5[3 x [3 x [5 x float]]]P.i3.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.637 ; gain = 41.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_3_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.009 seconds; current allocated memory: 87.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 87.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 88.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 88.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_3_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 89.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 90.607 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 142.723 ; gain = 57.496
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 8.119 seconds; peak allocated memory: 90.607 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:22:51 2019...
==============================================================
File generated on Sun Oct 06 17:28:05 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Oct 06 17:28:22 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 103.805 ; gain = 19.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 103.805 ; gain = 19.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 105.258 ; gain = 20.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 105.512 ; gain = 20.785
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.668 ; gain = 42.941
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[3 x [3 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[3 x ' (aesl_mux_load.5[3 x [3 x [5 x float]]]P.i3.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.922 ; gain = 43.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_3_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.176 seconds; current allocated memory: 87.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 88.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s' and 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_3_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 88.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 89.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_3_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_3_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 89.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 90.955 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 144.188 ; gain = 59.461
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 8.374 seconds; peak allocated memory: 90.955 MB.
==============================================================
File generated on Sun Oct 06 17:30:12 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Oct 06 17:30:58 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 103.707 ; gain = 18.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 103.707 ; gain = 18.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 105.246 ; gain = 20.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 105.504 ; gain = 20.578
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.281 ; gain = 42.355
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[48 x' (aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 130.465 ; gain = 45.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.847 seconds; current allocated memory: 89.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 89.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'call' operation ('tmp_51', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'call' operation ('tmp_63', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 94, distance = 1, offset = 1)
   between 'call' operation ('tmp_65', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 95, distance = 1, offset = 1)
   between 'call' operation ('tmp_65', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 96, Depth = 406.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.322 seconds; current allocated memory: 91.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.6694ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) (5.67 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.069 seconds; current allocated memory: 95.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_48_x'.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 96.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 101.491 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 167.438 ; gain = 82.512
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 16.115 seconds; peak allocated memory: 101.491 MB.
==============================================================
File generated on Sun Oct 06 17:32:47 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.578 ; gain = 17.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.578 ; gain = 17.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 103.953 ; gain = 19.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.207 ; gain = 19.547
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.934 ; gain = 41.273
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 126.391 ; gain = 41.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufw_load_2', kernel.cpp:84) on array 'bufw' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufw'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 407.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.883 seconds; current allocated memory: 86.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.5953ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1_6', kernel.cpp:84) (5.6 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.913 seconds; current allocated memory: 91.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.682 seconds; current allocated memory: 98.800 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 167.941 ; gain = 83.281
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 18.272 seconds; peak allocated memory: 98.800 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:33:05 2019...
==============================================================
File generated on Sun Oct 06 17:33:07 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.809 ; gain = 17.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.809 ; gain = 17.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.168 ; gain = 19.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.168 ; gain = 19.352
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.832 ; gain = 42.016
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 127.750 ; gain = 42.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufi_load_2', kernel.cpp:84) on array 'bufi' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 407.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.55 seconds; current allocated memory: 83.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.5953ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1_6', kernel.cpp:84) (5.6 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 87.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.297 seconds; current allocated memory: 92.956 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 159.746 ; gain = 74.930
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 17.323 seconds; peak allocated memory: 92.956 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:33:23 2019...
==============================================================
File generated on Sun Oct 06 17:33:25 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.699 ; gain = 17.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.699 ; gain = 17.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 104.266 ; gain = 19.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.523 ; gain = 19.664
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.395 ; gain = 42.535
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[48 x' (aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 130.242 ; gain = 45.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.255 seconds; current allocated memory: 89.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 89.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_115', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_115', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_115', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_116', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'call' operation ('tmp_147', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'call' operation ('tmp_155', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'call' operation ('tmp_159', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 94, distance = 1, offset = 1)
   between 'call' operation ('tmp_161', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 95, distance = 1, offset = 1)
   between 'call' operation ('tmp_161', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 96, Depth = 406.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.934 seconds; current allocated memory: 92.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.7929ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'and' operation ('exitcond_flatten_mid', kernel.cpp:78) (0 ns)
	'and' operation ('exitcond_flatten_mid_2', kernel.cpp:78) (0.331 ns)
	'xor' operation ('not_exitcond_flatten_2', kernel.cpp:78) (0 ns)
	'and' operation ('tmp_11_mid2', kernel.cpp:78) (0.331 ns)
	'or' operation ('tmp_58', kernel.cpp:78) (0 ns)
	'or' operation ('tmp_59', kernel.cpp:78) (0 ns)
	'select' operation ('to_b_mid2', kernel.cpp:78) (0.44 ns)
	'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x' (4.69 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.156 seconds; current allocated memory: 96.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_48_x'.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 96.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 102.594 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 166.621 ; gain = 81.762
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 16.463 seconds; peak allocated memory: 102.594 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:33:40 2019...
==============================================================
File generated on Sun Oct 06 17:33:42 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.883 ; gain = 17.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.883 ; gain = 17.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.094 ; gain = 19.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.352 ; gain = 19.465
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
WARNING: [XFORM 203-104] Completely partitioning array 'bufi' (kernel.cpp:57) accessed through non-constant indices on dimension 2 (kernel.cpp:84:14), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 128.078 ; gain = 43.191
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.35[48 x [35 x float]]P.i6.i64.i64' to 'aesl_mux_load.35[48 ' (aesl_mux_load.35[48 x [35 x float]]P.i6.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 135.926 ; gain = 51.039
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_35_48_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_35_48_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.121 seconds; current allocated memory: 95.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 96.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_316', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_315', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_316', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_315', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_316', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_315', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_317', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_315', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'call' operation ('tmp_348', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_315', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'call' operation ('tmp_356', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_315', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'call' operation ('tmp_360', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_315', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 94, distance = 1, offset = 1)
   between 'call' operation ('tmp_362', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_315', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 95, distance = 1, offset = 1)
   between 'call' operation ('tmp_362', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_315', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 96, Depth = 406.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.721 seconds; current allocated memory: 98.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.6694ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) (5.67 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.167 seconds; current allocated memory: 104.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_35_48_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_35_48_s'.
INFO: [HLS 200-111]  Elapsed time: 1.196 seconds; current allocated memory: 105.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 4.561 seconds; current allocated memory: 113.383 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 190.984 ; gain = 106.098
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 34.147 seconds; peak allocated memory: 113.383 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:34:15 2019...
==============================================================
File generated on Sun Oct 06 17:34:17 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.781 ; gain = 17.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.781 ; gain = 17.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.328 ; gain = 19.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.582 ; gain = 19.727
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
WARNING: [XFORM 203-104] Completely partitioning array 'bufi' (kernel.cpp:57) accessed through non-constant indices on dimension 2 (kernel.cpp:84:14), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 127.023 ; gain = 42.168
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.35[48 x [35 x float]]P.i6.i64.i64' to 'aesl_mux_load.35[48 ' (aesl_mux_load.35[48 x [35 x float]]P.i6.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 133.793 ; gain = 48.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_35_48_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_35_48_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.829 seconds; current allocated memory: 93.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 94.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_24', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_24', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_24', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_25', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'call' operation ('tmp_56', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'call' operation ('tmp_64', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'call' operation ('tmp_68', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 94, distance = 1, offset = 1)
   between 'call' operation ('tmp_70', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 95, distance = 1, offset = 1)
   between 'call' operation ('tmp_70', kernel.cpp:84) to 'aesl_mux_load_35_48_s' and 'call' operation ('tmp_23', kernel.cpp:84) to 'aesl_mux_load_35_48_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 96, Depth = 406.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.135 seconds; current allocated memory: 96.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.6694ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) (5.67 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 101.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_35_48_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_35_48_s'.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 101.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.243 seconds; current allocated memory: 107.804 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 183.734 ; gain = 98.879
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 23.707 seconds; peak allocated memory: 107.804 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:34:40 2019...
==============================================================
File generated on Sun Oct 06 17:34:42 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.801 ; gain = 17.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.801 ; gain = 17.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 103.996 ; gain = 19.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.254 ; gain = 19.426
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
WARNING: [XFORM 203-104] Completely partitioning array 'bufi' (kernel.cpp:57) accessed through non-constant indices on dimension 2 (kernel.cpp:84:14), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 127.211 ; gain = 42.383
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[48 x' (aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64:107)
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.35[48 x [35 x float]]P.i6.i64.i64' to 'aesl_mux_load.35[48 ' (aesl_mux_load.35[48 x [35 x float]]P.i6.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 143.199 ; gain = 58.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.522 seconds; current allocated memory: 102.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 102.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_35_48_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_35_48_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 102.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 103.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_16', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_16', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_16', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_21', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_16', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'call' operation ('tmp_83', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_16', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'call' operation ('tmp_99', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_16', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'call' operation ('tmp_107', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_16', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 94, distance = 1, offset = 1)
   between 'call' operation ('tmp_111', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_16', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 95, distance = 1, offset = 1)
   between 'call' operation ('tmp_111', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_16', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 96, Depth = 406.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 105.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.7124ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'add' operation ('j_1', kernel.cpp:72) (0.746 ns)
	'select' operation ('j_cast5_mid2', kernel.cpp:72) (0.275 ns)
	'call' operation ('tmp_16', kernel.cpp:84) to 'aesl_mux_load_5_48_x' (4.69 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.113 seconds; current allocated memory: 110.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_48_x'.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 110.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_35_48_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_35_48_s'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 111.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.432 seconds; current allocated memory: 117.362 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 189.109 ; gain = 104.281
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 21.23 seconds; peak allocated memory: 117.362 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:35:02 2019...
==============================================================
File generated on Sun Oct 06 17:35:04 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.926 ; gain = 18.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.926 ; gain = 18.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.293 ; gain = 19.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.547 ; gain = 19.727
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.051 ; gain = 42.230
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 127.480 ; gain = 42.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufw_load_2', kernel.cpp:84) on array 'bufw' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufw'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 407.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.581 seconds; current allocated memory: 85.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.5953ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1_6', kernel.cpp:84) (5.6 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.154 seconds; current allocated memory: 90.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.623 seconds; current allocated memory: 97.302 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 168.145 ; gain = 83.324
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 18.956 seconds; peak allocated memory: 97.302 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:35:22 2019...
==============================================================
File generated on Sun Oct 06 17:35:24 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.805 ; gain = 18.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.805 ; gain = 18.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.020 ; gain = 19.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.277 ; gain = 19.605
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 128.402 ; gain = 43.730
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 128.629 ; gain = 43.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 402.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.455 seconds; current allocated memory: 82.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 87.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 54767 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.011 seconds; current allocated memory: 100.609 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 173.980 ; gain = 89.309
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 21.55 seconds; peak allocated memory: 100.609 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:35:44 2019...
==============================================================
File generated on Sun Oct 06 17:35:46 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.957 ; gain = 18.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.957 ; gain = 18.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.133 ; gain = 19.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.387 ; gain = 19.539
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.488 ; gain = 41.641
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[48 x' (aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 129.590 ; gain = 44.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.509 seconds; current allocated memory: 89.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 89.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'call' operation ('tmp_51', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'call' operation ('tmp_63', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 94, distance = 1, offset = 1)
   between 'call' operation ('tmp_65', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 95, distance = 1, offset = 1)
   between 'call' operation ('tmp_65', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 96, Depth = 406.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.307 seconds; current allocated memory: 91.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.6694ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) (5.67 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.056 seconds; current allocated memory: 95.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_48_x'.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 95.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 101.163 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 166.359 ; gain = 81.512
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 15.363 seconds; peak allocated memory: 101.163 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:36:01 2019...
==============================================================
File generated on Sun Oct 06 17:39:05 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.637 ; gain = 17.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.637 ; gain = 17.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.176 ; gain = 19.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.176 ; gain = 19.523
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.508 ; gain = 40.855
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 125.559 ; gain = 40.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufw_load_2', kernel.cpp:84) on array 'bufw' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufw'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 610.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.84 seconds; current allocated memory: 87.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.031ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) (3.03 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.678 seconds; current allocated memory: 94.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_12_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_8_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.989 seconds; current allocated memory: 101.866 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 172.898 ; gain = 88.246
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 18.073 seconds; peak allocated memory: 101.866 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:39:22 2019...
==============================================================
File generated on Sun Oct 06 17:39:24 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Oct 06 17:39:30 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.602 ; gain = 18.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.602 ; gain = 18.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 103.961 ; gain = 19.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.215 ; gain = 19.641
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.395 ; gain = 41.820
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 126.395 ; gain = 41.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufw_load_2', kernel.cpp:84) on array 'bufw' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufw'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 610.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.12 seconds; current allocated memory: 87.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.031ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) (3.03 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.613 seconds; current allocated memory: 94.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_12_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_8_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.066 seconds; current allocated memory: 101.866 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 172.477 ; gain = 87.902
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 17.899 seconds; peak allocated memory: 101.866 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:39:47 2019...
==============================================================
File generated on Sun Oct 06 17:39:49 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.820 ; gain = 17.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.820 ; gain = 17.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.160 ; gain = 18.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.414 ; gain = 19.250
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.027 ; gain = 41.863
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 127.027 ; gain = 41.863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufi_load_2', kernel.cpp:84) on array 'bufi' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 610.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.984 seconds; current allocated memory: 84.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.031ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) (3.03 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 89.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_12_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_8_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.484 seconds; current allocated memory: 95.840 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 164.355 ; gain = 79.191
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 17.633 seconds; peak allocated memory: 95.840 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:40:06 2019...
==============================================================
File generated on Sun Oct 06 17:40:07 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.844 ; gain = 17.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.844 ; gain = 17.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.074 ; gain = 18.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.074 ; gain = 18.992
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.516 ; gain = 40.434
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[48 x' (aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 129.727 ; gain = 44.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.724 seconds; current allocated memory: 89.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 89.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_115', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_115', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_115', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_115', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'call' operation ('tmp_157', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1)
   between 'call' operation ('tmp_159', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1)
   between 'call' operation ('tmp_161', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'call' operation ('tmp_161', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 144, Depth = 606.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.752 seconds; current allocated memory: 92.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.0624ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) (4.06 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.534 seconds; current allocated memory: 98.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_48_x'.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 98.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_12_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_8_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 106.107 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 171.520 ; gain = 86.438
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 17.274 seconds; peak allocated memory: 106.107 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:40:24 2019...
==============================================================
File generated on Sun Oct 06 17:40:26 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.828 ; gain = 18.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.828 ; gain = 18.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.008 ; gain = 19.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.262 ; gain = 19.535
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.324 ; gain = 41.598
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 126.582 ; gain = 41.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufw_load_2', kernel.cpp:84) on array 'bufw' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufw'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 610.
WARNING: [SCHED 204-21] Estimated clock period (2.846ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'convolve_kernel' consists of the following:
	'mul' operation of DSP[186] ('tmp_3', kernel.cpp:84) [171]  (0.638 ns)
	'add' operation of DSP[186] ('tmp_7', kernel.cpp:84) [186]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.43 seconds; current allocated memory: 86.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.031ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) (3.03 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.612 seconds; current allocated memory: 93.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_12_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_8_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.862 seconds; current allocated memory: 100.392 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 173.953 ; gain = 89.227
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 21.08 seconds; peak allocated memory: 100.392 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:40:46 2019...
==============================================================
File generated on Sun Oct 06 17:40:47 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.852 ; gain = 18.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.852 ; gain = 18.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.227 ; gain = 19.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.480 ; gain = 19.840
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.313 ; gain = 42.672
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 128.023 ; gain = 43.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 603.
WARNING: [SCHED 204-21] Estimated clock period (2.846ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'convolve_kernel' consists of the following:
	'mul' operation of DSP[279] ('tmp_3', kernel.cpp:84) [264]  (0.638 ns)
	'add' operation of DSP[279] ('tmp_7', kernel.cpp:84) [279]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.22 seconds; current allocated memory: 83.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 89.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_12_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_8_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 82263 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.785 seconds; current allocated memory: 110.140 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 188.598 ; gain = 103.957
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 20.962 seconds; peak allocated memory: 110.140 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:41:08 2019...
==============================================================
File generated on Sun Oct 06 17:41:09 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.719 ; gain = 17.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.719 ; gain = 17.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.023 ; gain = 19.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.277 ; gain = 19.445
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.445 ; gain = 41.613
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[48 x' (aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 129.367 ; gain = 44.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.516 seconds; current allocated memory: 89.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 89.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'call' operation ('tmp_61', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1)
   between 'call' operation ('tmp_63', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1)
   between 'call' operation ('tmp_65', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1)
   between 'call' operation ('tmp_65', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 144, Depth = 606.
WARNING: [SCHED 204-21] Estimated clock period (2.846ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'convolve_kernel' consists of the following:
	'mul' operation of DSP[191] ('tmp_2', kernel.cpp:84) [176]  (0.638 ns)
	'add' operation of DSP[191] ('tmp_7', kernel.cpp:84) [191]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 92.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.0624ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) (4.06 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.451 seconds; current allocated memory: 97.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_48_x'.
INFO: [HLS 200-111]  Elapsed time: 0.987 seconds; current allocated memory: 97.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_12_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_8_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.761 seconds; current allocated memory: 104.509 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 171.688 ; gain = 86.855
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 16.405 seconds; peak allocated memory: 104.509 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:41:25 2019...
==============================================================
File generated on Sun Oct 06 17:41:27 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.723 ; gain = 17.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.723 ; gain = 17.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.035 ; gain = 19.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.309 ; gain = 19.574
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.055 ; gain = 41.320
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 126.055 ; gain = 41.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufw_load_2', kernel.cpp:84) on array 'bufw' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufw'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 502.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.712 seconds; current allocated memory: 86.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.02455ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1_11', kernel.cpp:84) (4.02 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.429 seconds; current allocated memory: 92.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_10_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_6_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.901 seconds; current allocated memory: 100.063 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 169.992 ; gain = 85.258
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 19.75 seconds; peak allocated memory: 100.063 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:41:46 2019...
==============================================================
File generated on Sun Oct 06 17:41:47 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.652 ; gain = 17.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.652 ; gain = 17.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.035 ; gain = 19.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.293 ; gain = 19.531
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.832 ; gain = 42.070
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.832 ; gain = 42.070
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufi_load_2', kernel.cpp:84) on array 'bufi' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 502.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.484 seconds; current allocated memory: 83.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.02455ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1_11', kernel.cpp:84) (4.02 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.052 seconds; current allocated memory: 88.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_mem==============================================================
File generated on Sun Oct 06 17:41:59 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
ory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_10_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_6_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.545 seconds; current allocated memory: 94.154 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 161.449 ; gain = 76.688
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 16.657 seconds; peak allocated memory: 94.154 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:42:03 2019...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Oct 06 17:42:05 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.781 ; gain = 17.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.781 ; gain = 17.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.023 ; gain = 18.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.277 ; gain = 19.008
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.156 ; gain = 40.887
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[48 x' (aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 129.961 ; gain = 44.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.622 seconds; current allocated memory: 89.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 89.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_115', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_115', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_115', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_116', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'call' operation ('tmp_147', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'call' operation ('tmp_155', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'call' operation ('tmp_159', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 94, distance = 1, offset = 1)
   between 'call' operation ('tmp_161', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 95, distance = 1, offset = 1)
   between 'call' operation ('tmp_161', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 96, Depth = 502.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.731 seconds; current allocated memory: 92.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.9659ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'select' operation ('i_cast7_mid2', kernel.cpp:70) (0.275 ns)
	'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x' (4.69 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.283 seconds; current allocated memory: 97.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_48_x'.
INFO: [HLS 200-111]  Elapsed time: 1.337 seconds; current allocated memory: 97.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_10_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_6_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 103.727 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 168.023 ; gain = 82.754
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 17.368 seconds; peak allocated memory: 103.727 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:42:21 2019...
==============================================================
File generated on Sun Oct 06 17:42:23 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.887 ; gain = 17.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.887 ; gain = 17.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.129 ; gain = 19.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.383 ; gain = 19.480
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.684 ; gain = 41.781
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 126.758 ; gain = 41.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufw_load_2', kernel.cpp:84) on array 'bufw' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufw'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 503.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.038 seconds; current allocated memory: 86.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.02455ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1_11', kernel.cpp:84) (4.02 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 91.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_10_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_6_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.615 seconds; current allocated memory: 98.575 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 171.406 ; gain = 86.504
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 20.158 seconds; peak allocated memory: 98.575 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:42:43 2019...
==============================================================
File generated on Sun Oct 06 17:42:44 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.715 ; gain = 18.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.715 ; gain = 18.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.039 ; gain = 19.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.070 ; gain = 19.500
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.516 ; gain = 42.945
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 127.516 ; gain = 42.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 502.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.17 seconds; current allocated memory: 83.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.005 seconds; current allocated memory: 88.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_10_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_6_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 68499 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.364 seconds; current allocated memory: 105.015 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 179.750 ; gain = 95.180
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 20.692 seconds; peak allocated memory: 105.015 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:43:04 2019...
==============================================================
File generated on Sun Oct 06 17:43:06 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.805 ; gain = 17.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.805 ; gain = 17.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.020 ; gain = 18.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.273 ; gain = 18.902
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.980 ; gain = 41.609
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[48 x' (aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 129.531 ; gain = 44.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.988 seconds; current allocated memory: 89.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 89.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'call' operation ('tmp_51', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'call' operation ('tmp_63', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 94, distance = 1, offset = 1)
   between 'call' operation ('tmp_65', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 95, distance = 1, offset = 1)
   between 'call' operation ('tmp_65', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 96, Depth = 503.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.996 seconds; current allocated memory: 91.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.9659ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'select' operation ('i_cast7_mid2', kernel.cpp:70) (0.275 ns)
	'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x' (4.69 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.227 seconds; current allocated memory: 96.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_48_x'.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 96.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_10_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_6_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 102.193 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 168.758 ; gain = 83.387
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 16.85 seconds; peak allocated memory: 102.193 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:43:22 2019...
==============================================================
File generated on Sun Oct 06 17:43:24 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.688 ; gain = 17.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.688 ; gain = 17.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.008 ; gain = 19.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.262 ; gain = 19.313
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 125.883 ; gain = 40.934
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 125.996 ; gain = 41.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufw_load_2', kernel.cpp:84) on array 'bufw' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufw'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 407.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.868 seconds; current allocated memory: 86.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.5953ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1_6', kernel.cpp:84) (5.6 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.404 seconds; current allocated memory: 91.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.028 seconds; current allocated memory: 98.769 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 168.531 ; gain = 83.582
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 18.333 seconds; peak allocated memory: 98.769 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:43:41 2019...
==============================================================
File generated on Sun Oct 06 17:43:43 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.852 ; gain = 18.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.852 ; gain = 18.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.258 ; gain = 19.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.512 ; gain = 19.777
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.559 ; gain = 41.824
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.559 ; gain = 41.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufi_load_2', kernel.cpp:84) on array 'bufi' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 407.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.78 seconds; current allocated memory: 83.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.5953ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1_6', kernel.cpp:84) (5.6 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.937 seconds; current allocated memory: 87.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.817 seconds; current allocated memory: 92.956 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 159.473 ; gain = 74.738
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 17.65 seconds; peak allocated memory: 92.956 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:44:00 2019...
==============================================================
File generated on Sun Oct 06 17:44:02 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.691 ; gain = 17.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.691 ; gain = 17.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.031 ; gain = 19.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.285 ; gain = 19.285
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.746 ; gain = 40.746
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[48 x' (aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 129.805 ; gain = 44.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.982 seconds; current allocated memory: 89.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 89.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_115', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_115', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_115', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_116', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'call' operation ('tmp_147', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'call' operation ('tmp_155', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'call' operation ('tmp_159', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 94, distance = 1, offset = 1)
   between 'call' operation ('tmp_161', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 95, distance = 1, offset = 1)
   between 'call' operation ('tmp_161', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 96, Depth = 406.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.008 seconds; current allocated memory: 92.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.7929ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'and' operation ('exitcond_flatten_mid', kernel.cpp:78) (0 ns)
	'and' operation ('exitcond_flatten_mid_2', kernel.cpp:78) (0.331 ns)
	'xor' operation ('not_exitcond_flatten_2', kernel.cpp:78) (0 ns)
	'and' operation ('tmp_11_mid2', kernel.cpp:78) (0.331 ns)
	'or' operation ('tmp_58', kernel.cpp:78) (0 ns)
	'or' operation ('tmp_59', kernel.cpp:78) (0 ns)
	'select' operation ('to_b_mid2', kernel.cpp:78) (0.44 ns)
	'call' operation ('tmp_114', kernel.cpp:84) to 'aesl_mux_load_5_48_x' (4.69 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.157 seconds; current allocated memory: 96.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_48_x'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 96.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 102.579 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 165.727 ; gain = 80.727
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 17.252 seconds; peak allocated memory: 102.579 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:44:18 2019...
==============================================================
File generated on Sun Oct 06 17:44:20 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.836 ; gain = 18.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.836 ; gain = 18.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.035 ; gain = 19.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.289 ; gain = 19.477
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.871 ; gain = 42.059
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 127.305 ; gain = 42.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufw_load_2', kernel.cpp:84) on array 'bufw' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufw'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 407.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.423 seconds; current allocated memory: 85.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.5953ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1_6', kernel.cpp:84) (5.6 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.617 seconds; current allocated memory: 90.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.593 seconds; current allocated memory: 97.302 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 168.117 ; gain = 83.305
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 19.465 seconds; peak allocated memory: 97.302 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:44:38 2019...
==============================================================
File generated on Sun Oct 06 17:44:40 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.637 ; gain = 17.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.637 ; gain = 17.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.105 ; gain = 19.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.363 ; gain = 19.434
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.352 ; gain = 42.422
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 127.727 ; gain = 42.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 402.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.345 seconds; current allocated memory: 82.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.977 seconds; current allocated memory: 87.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 54767 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.077 seconds; current allocated memory: 100.609 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 174.086 ; gain = 89.156
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 20.018 seconds; peak allocated memory: 100.609 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:44:59 2019...
==============================================================
File generated on Sun Oct 06 17:45:01 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.656 ; gain = 17.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.656 ; gain = 17.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.168 ; gain = 19.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.168 ; gain = 19.273
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.797 ; gain = 41.902
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64' to 'aesl_mux_load.5[48 x' (aesl_mux_load.5[48 x [48 x [5 x float]]]P.i3.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 129.492 ; gain = 44.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.524 seconds; current allocated memory: 89.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 89.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_19', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_20', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'call' operation ('tmp_51', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'call' operation ('tmp_59', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'call' operation ('tmp_63', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 94, distance = 1, offset = 1)
   between 'call' operation ('tmp_65', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 95, distance = 1, offset = 1)
   between 'call' operation ('tmp_65', kernel.cpp:84) to 'aesl_mux_load_5_48_x' and 'call' operation ('tmp_17', kernel.cpp:84) to 'aesl_mux_load_5_48_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 96, Depth = 406.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.182 seconds; current allocated memory: 91.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.6694ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) (5.67 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.035 seconds; current allocated memory: 95.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_5_48_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_5_48_x'.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 95.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 101.179 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 166.383 ; gain = 81.488
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 15.504 seconds; peak allocated memory: 101.179 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:45:16 2019...
==============================================================
File generated on Sun Oct 06 17:46:07 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.629 ; gain = 17.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.629 ; gain = 17.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 103.941 ; gain = 18.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.195 ; gain = 19.230
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.711 ; gain = 42.746
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 127.910 ; gain = 42.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (2.13ns) of 'fadd' operation ('temp_1', kernel.cpp:84) exceeds the target cycle time (target cycle time: 2ns, clock uncertainty: 0.25ns, effective cycle time: 1.75ns).
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('indvar_flatten_next1', kernel.cpp:78) and 'icmp' operation ('exitcond_flatten2', kernel.cpp:78).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 707.
WARNING: [SCHED 204-21] Estimated clock period (2.131ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.25ns, effective delay budget: 1.75ns).
WARNING: [SCHED 204-21] The critical path in module 'convolve_kernel' consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) [408]  (2.13 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.534 seconds; current allocated memory: 83.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.374 seconds; current allocated memory: 90.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_14_no_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_10_full_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_3_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 190823 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 3.727 seconds; current allocated memory: 111.636 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 194.578 ; gain = 109.613
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 23.614 seconds; peak allocated memory: 111.636 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:46:30 2019...
==============================================================
File generated on Sun Oct 06 17:46:32 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.746 ; gain = 17.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.746 ; gain = 17.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.047 ; gain = 19.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.301 ; gain = 19.434
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.785 ; gain = 42.918
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 128.156 ; gain = 43.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 603.
WARNING: [SCHED 204-21] Estimated clock period (2.846ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'convolve_kernel' consists of the following:
	'mul' operation of DSP[279] ('tmp_3', kernel.cpp:84) [264]  (0.638 ns)
	'add' operation of DSP[279] ('tmp_7', kernel.cpp:84) [279]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.215 seconds; current allocated memory: 83.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.195 seconds; current allocated memory: 89.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_12_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_8_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 82263 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.822 seconds; current allocated memory: 110.140 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 188.348 ; gain = 103.480
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 21.384 seconds; peak allocated memory: 110.140 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:46:53 2019...
==============================================================
File generated on Sun Oct 06 17:46:54 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.691 ; gain = 17.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.691 ; gain = 17.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.418 ; gain = 19.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.418 ; gain = 19.469
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.602 ; gain = 42.652
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 127.621 ; gain = 42.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 502.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.099 seconds; current allocated memory: 83.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.015 seconds; current allocated memory: 88.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_10_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_6_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 68499 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.347 seconds; current allocated memory: 105.015 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 180.113 ; gain = 95.164
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 20.023 seconds; peak allocated memory: 105.015 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:47:13 2019...
==============================================================
File generated on Sun Oct 06 17:47:52 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.773 ; gain = 17.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.773 ; gain = 17.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.090 ; gain = 19.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.344 ; gain = 19.426
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.773 ; gain = 42.855
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 127.809 ; gain = 42.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (2.13ns) of 'fadd' operation ('temp_1', kernel.cpp:84) exceeds the target cycle time (target cycle time: 2ns, clock uncertainty: 0.25ns, effective cycle time: 1.75ns).
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-68] The II Violation in module 'convolve_kernel': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('indvar_flatten_next1', kernel.cpp:78) and 'icmp' operation ('exitcond_flatten2', kernel.cpp:78).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 707.
WARNING: [SCHED 204-21] Estimated clock period (2.131ns) exceeds the target (target clock period: 2ns, clock uncertainty: 0.25ns, effective delay budget: 1.75ns).
WARNING: [SCHED 204-21] The critical path in module 'convolve_kernel' consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) [408]  (2.13 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.64 seconds; current allocated memory: 83.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.404 seconds; current allocated memory: 90.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_14_no_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_10_full_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_3_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 190823 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 3.852 seconds; current allocated memory: 111.636 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 194.965 ; gain = 110.047
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 24.295 seconds; peak allocated memory: 111.636 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:48:16 2019...
==============================================================
File generated on Sun Oct 06 17:48:18 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.711 ; gain = 17.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.711 ; gain = 17.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 103.945 ; gain = 19.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.203 ; gain = 19.383
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.754 ; gain = 42.934
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 127.934 ; gain = 43.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 603.
WARNING: [SCHED 204-21] Estimated clock period (2.846ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'convolve_kernel' consists of the following:
	'mul' operation of DSP[279] ('tmp_3', kernel.cpp:84) [264]  (0.638 ns)
	'add' operation of DSP[279] ('tmp_7', kernel.cpp:84) [279]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.082 seconds; current allocated memory: 83.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.215 seconds; current allocated memory: 89.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_12_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_8_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 82263 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.793 seconds; current allocated memory: 110.140 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 187.969 ; gain = 103.148
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 22.629 seconds; peak allocated memory: 110.140 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:48:39 2019...
==============================================================
File generated on Sun Oct 06 17:50:38 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Oct 06 17:51:06 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 103.852 ; gain = 19.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 103.852 ; gain = 19.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 105.285 ; gain = 20.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 105.539 ; gain = 20.816
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.359 ; gain = 42.637
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.832 ; gain = 43.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufi_load_2', kernel.cpp:84) on array 'bufi' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 407.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.789 seconds; current allocated memory: 83.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.5953ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1_6', kernel.cpp:84) (5.6 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.958 seconds; current allocated memory: 88.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_8_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_5_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 93.297 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 160.242 ; gain = 75.520
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 16.483 seconds; peak allocated memory: 93.297 MB.
==============================================================
File generated on Sun Oct 06 17:53:35 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 104.910 ; gain = 20.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 104.910 ; gain = 20.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 106.223 ; gain = 21.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 106.477 ; gain = 21.770
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'convolve_kernel' (kernel.cpp:56)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 128.336 ; gain = 43.629
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'i_section' (kernel.cpp:71:4) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 128.336 ; gain = 43.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_section_row_b_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufi_load_3', kernel.cpp:84) on array 'bufi' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 99.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.634 seconds; current allocated memory: 83.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.485 seconds; current allocated memory: 86.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 89.719 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 155.395 ; gain = 70.688
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 16.666 seconds; peak allocated memory: 89.719 MB.
==============================================================
File generated on Sun Oct 06 17:54:18 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 105.199 ; gain = 20.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 105.199 ; gain = 20.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 106.195 ; gain = 21.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 106.449 ; gain = 21.750
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'i_section' (kernel.cpp:71) in function 'convolve_kernel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'to_b_section' (kernel.cpp:79) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'j_section' (kernel.cpp:73) in function 'convolve_kernel' completely with a factor of 5.
ERROR: [XFORM 203-504] Stop unrolling loop 'j_section' (kernel.cpp:73) in function 'convolve_kernel' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Sun Oct 06 17:54:59 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 105.328 ; gain = 20.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 105.328 ; gain = 20.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 106.395 ; gain = 21.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 106.652 ; gain = 21.746
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'i_section' (kernel.cpp:71) in function 'convolve_kernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'convolve_kernel' (kernel.cpp:56)...240 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 136.176 ; gain = 51.270
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 139.152 ; gain = 54.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufi_load_3', kernel.cpp:84) on array 'bufi' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 98.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufi_load_51', kernel.cpp:84) on array 'bufi' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 99.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufi_load_99', kernel.cpp:84) on array 'bufi' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 99.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufi_load_147', kernel.cpp:84) on array 'bufi' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 99.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('bufi_load_195', kernel.cpp:84) on array 'bufi' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'bufi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 99.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.324 seconds; current allocated memory: 102.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.337 seconds; current allocated memory: 114.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_3ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_11ns_6ns_17_1_1' to 'convolve_kernel_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_4ns_11_1_1' to 'convolve_kernel_mfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_5ns_11_1_1' to 'convolve_kernel_mg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_6ns_11_1_1' to 'convolve_kernel_mhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_meOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 5.17 seconds; current allocated memory: 130.024 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 233.719 ; gain = 148.813
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 41.2 seconds; peak allocated memory: 130.024 MB.
==============================================================
File generated on Sun Oct 06 17:56:31 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.805 ; gain = 18.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.805 ; gain = 18.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.051 ; gain = 19.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.309 ; gain = 19.609
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'i_section' (kernel.cpp:71) in function 'convolve_kernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 132.863 ; gain = 48.164
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 132.863 ; gain = 48.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 603.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 603.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 603.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 603.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 603.
WARNING: [SCHED 204-21] Estimated clock period (2.846ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'convolve_kernel' consists of the following:
	'mul' operation of DSP[255] ('tmp_8', kernel.cpp:84) [239]  (0.638 ns)
	'add' operation of DSP[255] ('tmp_5', kernel.cpp:84) [255]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.322 seconds; current allocated memory: 101.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.80455ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) (3.8 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.141 seconds; current allocated memory: 164.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_12_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_8_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_5ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_3ns_11_1_1' to 'convolve_kernel_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_4ns_11_1_1' to 'convolve_kernel_mfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_5ns_11_1_1' to 'convolve_kernel_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_6ns_11_1_1' to 'convolve_kernel_mibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 82254, found 4 HDL expressions with this fanout: (1'b0 == ap_block_pp2_stage0_11001), (1'b0 == ap_block_pp3_stage0_11001), (1'b0 == ap_block_pp1_stage0_11001), (1'b0 == ap_block_pp4_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_meOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mg8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 14.652 seconds; current allocated memory: 259.510 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 411.922 ; gain = 327.223
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 55.178 seconds; peak allocated memory: 259.510 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:57:26 2019...
==============================================================
File generated on Sun Oct 06 17:57:41 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.887 ; gain = 18.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.887 ; gain = 18.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.262 ; gain = 19.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.516 ; gain = 19.699
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'i_section' (kernel.cpp:71) in function 'convolve_kernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 132.891 ; gain = 48.074
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 133.477 ; gain = 48.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 502.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 502.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 502.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 502.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 502.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.212 seconds; current allocated memory: 99.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.49655ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp_22', kernel.cpp:84) (4.5 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.103 seconds; current allocated memory: 146.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_10_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_6_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_5ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_3ns_11_1_1' to 'convolve_kernel_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_4ns_11_1_1' to 'convolve_kernel_mfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_5ns_11_1_1' to 'convolve_kernel_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_6ns_11_1_1' to 'convolve_kernel_mibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 68502, found 4 HDL expressions with this fanout: (1'b0 == ap_block_pp1_stage0_11001), (1'b0 == ap_block_pp2_stage0_11001), (1'b0 == ap_block_pp4_stage0_11001), (1'b0 == ap_block_pp3_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_meOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mg8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 11.905 seconds; current allocated memory: 221.109 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 359.332 ; gain = 274.516
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 52.529 seconds; peak allocated memory: 221.109 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:58:32 2019...
==============================================================
File generated on Sun Oct 06 17:58:34 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.887 ; gain = 17.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.887 ; gain = 17.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.133 ; gain = 19.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.387 ; gain = 19.355
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'i_section' (kernel.cpp:71) in function 'convolve_kernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 130.941 ; gain = 45.910
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 133.113 ; gain = 48.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 351.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 351.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 351.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 351.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 351.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.786 seconds; current allocated memory: 98.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (6.19655ns) exceeds the target (target clock period: 6ns, clock uncertainty: 0.75ns, effective delay budget: 5.25ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('temp_1', kernel.cpp:84) (6.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.311 seconds; current allocated memory: 125.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_7_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_5ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_3ns_11_1_1' to 'convolve_kernel_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_4ns_11_1_1' to 'convolve_kernel_mfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_5ns_11_1_1' to 'convolve_kernel_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_6ns_11_1_1' to 'convolve_kernel_mibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 47900, found 5 HDL expressions with this fanout: (1'b0 == ap_block_pp1_stage0_11001), (1'b0 == ap_block_pp0_stage0_11001), (1'b0 == ap_block_pp2_stage0_11001), (1'b0 == ap_block_pp3_stage0_11001), (1'b0 == ap_block_pp4_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_meOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mg8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 9.09 seconds; current allocated memory: 174.486 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 297.848 ; gain = 212.816
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 43.516 seconds; peak allocated memory: 174.486 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:59:16 2019...
==============================================================
File generated on Sun Oct 06 17:59:18 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.539 ; gain = 17.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.539 ; gain = 17.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.359 ; gain = 19.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.617 ; gain = 19.785
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'to_b_section' (kernel.cpp:79) in function 'convolve_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'i_section' (kernel.cpp:71) in function 'convolve_kernel' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ti_b_section' (kernel.cpp:83) in function 'convolve_kernel' completely with a factor of 48.
INFO: [XFORM 203-101] Partitioning array 'bufi' (kernel.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bufw' (kernel.cpp:56) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 131.785 ; gain = 46.953
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_b_section' (kernel.cpp:77:10) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_b_section' (kernel.cpp:75:8) in function 'convolve_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'j_section' (kernel.cpp:73:6) in function 'convolve_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 133.363 ; gain = 48.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 252.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 252.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 252.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 252.
INFO: [SCHED 204-61] Pipelining loop 'j_section_col_b_section_to_b_section'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 252.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.181 seconds; current allocated memory: 97.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.564 seconds; current allocated memory: 116.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufw_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufi_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve_kernel/bufo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fadd_32ns_32ns_32_5_full_dsp_1' to 'convolve_kernel_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_fmul_32ns_32ns_32_4_max_dsp_1' to 'convolve_kernel_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_5ns_6ns_11_1_1' to 'convolve_kernel_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_3ns_11_1_1' to 'convolve_kernel_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_4ns_11_1_1' to 'convolve_kernel_mfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_7ns_6ns_6ns_11_1_1' to 'convolve_kernel_mg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_5ns_11_1_1' to 'convolve_kernel_mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_kernel_mac_muladd_6ns_6ns_6ns_11_1_1' to 'convolve_kernel_mibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'convolve_kernel' is 34169, found 5 HDL expressions with this fanout: (1'b0 == ap_block_pp2_stage0_11001), (1'b0 == ap_block_pp3_stage0_11001), (1'b0 == ap_block_pp4_stage0_11001), (1'b0 == ap_block_pp1_stage0_11001), (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fbkb': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_fcud': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_meOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mg8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_kernel_mibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve_kernel'.
INFO: [HLS 200-111]  Elapsed time: 7.286 seconds; current allocated memory: 153.377 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 269.816 ; gain = 184.984
INFO: [SYSC 207-301] Generating SystemC RTL for convolve_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve_kernel.
INFO: [HLS 200-112] Total elapsed time: 40.527 seconds; peak allocated memory: 153.377 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Oct  6 17:59:58 2019...
