{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767092580178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767092580179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 30 08:03:00 2025 " "Processing started: Tue Dec 30 08:03:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767092580179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092580179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Compressor42_16bits_mais -c Compressor42_16bits_mais " "Command: quartus_map --read_settings_files=on --write_settings_files=off Compressor42_16bits_mais -c Compressor42_16bits_mais" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092580179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767092580354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767092580354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_compressor_42_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_compressor_42_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_compressor_42_16b-Behavioral " "Found design unit 1: top_level_compressor_42_16b-Behavioral" {  } { { "top_level_compressor_42_16b.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/top_level_compressor_42_16b.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585988 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_compressor_42_16b " "Found entity 1: top_level_compressor_42_16b" {  } { { "top_level_compressor_42_16b.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/top_level_compressor_42_16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092585988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D2-rtl " "Found design unit 1: FF_D2-rtl" {  } { { "FF_D2.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/FF_D2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585990 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D2 " "Found entity 1: FF_D2" {  } { { "FF_D2.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/FF_D2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092585990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D16-rtl " "Found design unit 1: FF_D16-rtl" {  } { { "FF_D16.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/FF_D16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585991 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D16 " "Found entity 1: FF_D16" {  } { { "FF_D16.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/FF_D16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092585991 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux compressor42_16b_mais.vhd " "Entity \"mux\" obtained from \"compressor42_16b_mais.vhd\" instead of from Quartus Prime megafunction library" {  } { { "compressor42_16b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/compressor42_16b_mais.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1767092585999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor42_16b_mais.vhd 8 3 " "Found 8 design units, including 3 entities, in source file compressor42_16b_mais.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-comportamento " "Found design unit 1: mux-comportamento" {  } { { "compressor42_16b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/compressor42_16b_mais.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585999 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_components1 " "Found design unit 2: my_components1" {  } { { "compressor42_16b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/compressor42_16b_mais.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585999 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 compressor42-comportamento " "Found design unit 3: compressor42-comportamento" {  } { { "compressor42_16b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/compressor42_16b_mais.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585999 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 my_components2 " "Found design unit 4: my_components2" {  } { { "compressor42_16b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/compressor42_16b_mais.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585999 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 compressor42_16b_mais-behavior " "Found design unit 5: compressor42_16b_mais-behavior" {  } { { "compressor42_16b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/compressor42_16b_mais.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585999 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "compressor42_16b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/compressor42_16b_mais.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585999 ""} { "Info" "ISGN_ENTITY_NAME" "2 compressor42 " "Found entity 2: compressor42" {  } { { "compressor42_16b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/compressor42_16b_mais.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585999 ""} { "Info" "ISGN_ENTITY_NAME" "3 compressor42_16b_mais " "Found entity 3: compressor42_16b_mais" {  } { { "compressor42_16b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/compressor42_16b_mais.vhd" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767092585999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092585999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_compressor_42_16b " "Elaborating entity \"top_level_compressor_42_16b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767092586017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D16 FF_D16:ff_a " "Elaborating entity \"FF_D16\" for hierarchy \"FF_D16:ff_a\"" {  } { { "top_level_compressor_42_16b.vhd" "ff_a" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/top_level_compressor_42_16b.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767092586027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor42_16b_mais compressor42_16b_mais:u_compressor " "Elaborating entity \"compressor42_16b_mais\" for hierarchy \"compressor42_16b_mais:u_compressor\"" {  } { { "top_level_compressor_42_16b.vhd" "u_compressor" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/top_level_compressor_42_16b.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767092586032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor42 compressor42_16b_mais:u_compressor\|compressor42:S0 " "Elaborating entity \"compressor42\" for hierarchy \"compressor42_16b_mais:u_compressor\|compressor42:S0\"" {  } { { "compressor42_16b_mais.vhd" "S0" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/compressor42_16b_mais.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767092586038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux compressor42_16b_mais:u_compressor\|compressor42:S0\|mux:s0 " "Elaborating entity \"mux\" for hierarchy \"compressor42_16b_mais:u_compressor\|compressor42:S0\|mux:s0\"" {  } { { "compressor42_16b_mais.vhd" "s0" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/compressor42_16b_mais.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767092586042 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a compressor42_16b_mais.vhd(19) " "VHDL Process Statement warning at compressor42_16b_mais.vhd(19): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compressor42_16b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/compressor42_16b_mais.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1767092586042 "|top_level_compressor_42_16b|compressor42_16b_mais:u_compressor|compressor42:S0|mux:s0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b compressor42_16b_mais.vhd(21) " "VHDL Process Statement warning at compressor42_16b_mais.vhd(21): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compressor42_16b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/compressor42_16b_mais.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1767092586042 "|top_level_compressor_42_16b|compressor42_16b_mais:u_compressor|compressor42:S0|mux:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D2 FF_D2:ff_c_out " "Elaborating entity \"FF_D2\" for hierarchy \"FF_D2:ff_c_out\"" {  } { { "top_level_compressor_42_16b.vhd" "ff_c_out" { Text "F:/github_projects/New JICS/Compressor42_16bits/compressor_mais/top_level_compressor_42_16b.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767092586055 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767092586382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767092586666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767092586666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "228 " "Implemented 228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767092586693 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767092586693 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767092586693 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767092586693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767092586706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 30 08:03:06 2025 " "Processing ended: Tue Dec 30 08:03:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767092586706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767092586706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767092586706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767092586706 ""}
