static int T_1 F_1 ( void )\r\n{\r\nint V_1 ;\r\nF_2 ( V_2 ,\r\nV_2 + V_3 ) ;\r\nif ( V_4 == F_3 ( F_4 ( V_5 ) ) ) {\r\nunsigned short V_6 = F_4 ( V_7 ) ;\r\nF_5 ( V_7 , ~ V_6 ) ;\r\nif ( F_4 ( V_7 ) != V_6 ) {\r\nF_5 ( V_7 , V_6 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nF_2 ( V_8 ,\r\nV_8 + V_9 ) ;\r\nV_1 = F_3 ( F_4 ( V_5 ) ) ;\r\nif ( ( V_1 == V_10 ) ||\r\n( V_1 == V_11 ) ) {\r\nunsigned short V_6 = F_4 ( V_7 ) ;\r\nF_5 ( V_7 , ~ V_6 ) ;\r\nif ( F_4 ( V_7 ) != V_6 ) {\r\nF_5 ( V_7 , V_6 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nreturn 1 ;\r\n}\r\nint T_1 F_6 ( void )\r\n{\r\nunsigned short V_12 ;\r\nif ( F_1 () )\r\nreturn - V_13 ;\r\nV_12 = F_4 ( V_5 ) ;\r\nswitch ( F_3 ( V_12 ) ) {\r\ncase V_10 :\r\ncase V_11 :\r\ncase V_4 :\r\nbreak;\r\ndefault:\r\nreturn - V_13 ;\r\n}\r\nF_7 ( V_14 L_1\r\nL_2 , F_8 () ,\r\n( V_12 >> 4 ) & 0xf , ( V_12 >> 8 ) & 0xf , V_12 & 0xf ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_9 ( struct V_15 * V_16 , int V_17 ,\r\nunsigned int V_18 )\r\n{\r\nstruct V_19 * V_20 = V_16 -> V_21 ;\r\nunsigned long V_22 = ( unsigned long ) V_20 -> V_23 ;\r\nV_22 &= 0xffffff00 ;\r\nif ( V_18 & V_24 ) {\r\nV_22 += V_25 ;\r\n} else if ( V_18 & V_26 ) {\r\nV_22 += V_27 ;\r\n} else {\r\nV_22 += V_28 ;\r\n}\r\nV_20 -> V_29 = V_20 -> V_23 = ( void V_30 * ) V_22 ;\r\nif ( V_17 != V_31 ) {\r\nF_10 ( V_17 , V_20 -> V_23 ) ;\r\nF_11 () ;\r\n}\r\n}\r\nstatic int F_12 ( struct V_15 * V_16 )\r\n{\r\nreturn F_13 ( V_32 ) & 1 ;\r\n}\r\nstatic T_2 F_14 ( int V_33 , void * V_34 )\r\n{\r\nvoid (* F_15)( struct V_35 * , unsigned long );\r\nif ( V_33 == V_36 ) {\r\nF_16 ( V_36 ) ;\r\nF_17 ( V_37 ) ;\r\n} else {\r\nF_16 ( V_37 ) ;\r\nF_17 ( V_36 ) ;\r\n}\r\nF_15 = F_18 ( V_38 ) ;\r\nif ( F_15 ) {\r\nF_15 ( V_34 , F_19 ( 500 ) ) ;\r\nF_20 ( V_38 ) ;\r\n}\r\nreturn V_39 ;\r\n}\r\nstatic int F_21 ( void * V_35 , int V_40 )\r\n{\r\nint V_41 ;\r\nif ( V_40 ) {\r\nV_41 = F_22 ( V_36 , F_14 ,\r\n0 , L_3 , V_35 ) ;\r\nif ( V_41 )\r\ngoto V_42;\r\nV_41 = F_22 ( V_37 , F_14 ,\r\n0 , L_4 , V_35 ) ;\r\nif ( V_41 ) {\r\nF_23 ( V_36 , V_35 ) ;\r\ngoto V_42;\r\n}\r\nif ( F_4 ( V_43 ) & V_44 )\r\nF_17 ( V_37 ) ;\r\nelse\r\nF_17 ( V_36 ) ;\r\n} else {\r\nF_23 ( V_36 , V_35 ) ;\r\nF_23 ( V_37 , V_35 ) ;\r\n}\r\nV_41 = 0 ;\r\nV_42:\r\nreturn V_41 ;\r\n}\r\nstatic void F_24 ( void * V_35 , int V_45 )\r\n{\r\nif ( V_45 ) {\r\nF_25 ( V_46 , 0 , V_47 ) ;\r\nF_26 ( 400 ) ;\r\n} else\r\nF_25 ( V_46 , V_47 , 0 ) ;\r\n}\r\nstatic int F_27 ( void * V_35 )\r\n{\r\nreturn ( F_4 ( V_48 ) & V_49 ) ? 1 : 0 ;\r\n}\r\nstatic int F_28 ( void * V_35 )\r\n{\r\nreturn ( F_4 ( V_43 ) & V_44 ) ? 1 : 0 ;\r\n}\r\nstatic void F_29 ( struct V_50 * V_51 ,\r\nenum V_52 V_53 )\r\n{\r\nif ( V_53 != V_54 )\r\nF_25 ( V_55 , V_56 , 0 ) ;\r\nelse\r\nF_25 ( V_55 , 0 , V_56 ) ;\r\n}\r\nstatic T_2 F_30 ( int V_33 , void * V_34 )\r\n{\r\nvoid (* F_15)( struct V_35 * , unsigned long );\r\nif ( V_33 == V_57 ) {\r\nF_16 ( V_57 ) ;\r\nF_17 ( V_58 ) ;\r\n} else {\r\nF_16 ( V_58 ) ;\r\nF_17 ( V_57 ) ;\r\n}\r\nF_15 = F_18 ( V_38 ) ;\r\nif ( F_15 ) {\r\nF_15 ( V_34 , F_19 ( 500 ) ) ;\r\nF_20 ( V_38 ) ;\r\n}\r\nreturn V_39 ;\r\n}\r\nstatic int F_31 ( void * V_35 , int V_40 )\r\n{\r\nint V_41 ;\r\nif ( V_40 ) {\r\nV_41 = F_22 ( V_57 , F_30 , 0 ,\r\nL_5 , V_35 ) ;\r\nif ( V_41 )\r\ngoto V_42;\r\nV_41 = F_22 ( V_58 , F_30 , 0 ,\r\nL_6 , V_35 ) ;\r\nif ( V_41 ) {\r\nF_23 ( V_57 , V_35 ) ;\r\ngoto V_42;\r\n}\r\nif ( F_4 ( V_43 ) & V_59 )\r\nF_17 ( V_58 ) ;\r\nelse\r\nF_17 ( V_57 ) ;\r\n} else {\r\nF_23 ( V_57 , V_35 ) ;\r\nF_23 ( V_58 , V_35 ) ;\r\n}\r\nV_41 = 0 ;\r\nV_42:\r\nreturn V_41 ;\r\n}\r\nstatic void F_32 ( struct V_50 * V_51 ,\r\nenum V_52 V_53 )\r\n{\r\nif ( V_53 != V_54 )\r\nF_25 ( V_55 , V_60 , 0 ) ;\r\nelse\r\nF_25 ( V_55 , 0 , V_60 ) ;\r\n}\r\nstatic void F_33 ( void * V_35 , int V_45 )\r\n{\r\nif ( V_45 ) {\r\nF_25 ( V_46 , 0 , V_61 ) ;\r\nF_26 ( 400 ) ;\r\n} else\r\nF_25 ( V_46 , V_61 , 0 ) ;\r\n}\r\nstatic int F_34 ( void * V_35 )\r\n{\r\nreturn ( F_4 ( V_48 ) & V_62 ) ? 1 : 0 ;\r\n}\r\nstatic int F_35 ( void * V_35 )\r\n{\r\nreturn ( F_4 ( V_43 ) & V_59 ) ? 1 : 0 ;\r\n}\r\nstatic int F_36 ( void )\r\n{\r\nreturn ( F_4 ( V_63 ) >> 8 ) & 0x0f ;\r\n}\r\nstatic int F_37 ( void )\r\n{\r\nF_25 ( V_46 , 0 , V_64 | V_65 |\r\nV_66 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_38 ( void )\r\n{\r\nF_25 ( V_46 , V_64 | V_65 |\r\nV_66 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_39 ( struct V_67 * V_68 , int V_69 , int V_70 )\r\n{\r\nif ( V_69 )\r\nF_25 ( V_71 , 0 , V_72 ) ;\r\nelse\r\nF_25 ( V_71 , V_72 , 0 ) ;\r\n}\r\nstatic int T_1 F_40 ( void )\r\n{\r\nif ( F_41 ( F_4 ( V_5 ) ) <= 3 ) {\r\nF_7 ( V_73 L_7 ) ;\r\nF_7 ( V_73 L_7 ) ;\r\nF_7 ( V_73 L_8 ) ;\r\nF_7 ( V_73 L_9 ) ;\r\nF_7 ( V_73 L_10 ) ;\r\nF_7 ( V_73 L_11 ) ;\r\nF_7 ( V_73 L_7 ) ;\r\nF_7 ( V_73 L_7 ) ;\r\nreturn 1 ;\r\n}\r\nV_74 [ 0 ] . V_75 = V_76 ;\r\nV_74 [ 0 ] . V_77 = V_76 + 0xff ;\r\nV_78 [ 0 ] . V_75 = V_79 ;\r\nV_78 [ 0 ] . V_77 = V_79 + V_80 - 1 ;\r\nV_81 [ 0 ] . V_75 = V_82 ;\r\nV_81 [ 0 ] . V_77 = V_82 + 0xff ;\r\nreturn 0 ;\r\n}\r\nint T_1 F_42 ( void )\r\n{\r\nunsigned long V_83 ;\r\nunsigned short V_84 ;\r\nint V_85 , V_1 ;\r\nstruct V_86 * V_87 ;\r\nV_1 = F_3 ( F_4 ( V_5 ) ) ;\r\nif ( ( V_1 == V_10 ) ||\r\n( V_1 == V_11 ) ) {\r\nif ( F_40 () )\r\nreturn - V_13 ;\r\n}\r\nF_43 ( V_88 , V_89 ) ;\r\nF_44 ( V_90 , V_91 , V_88 ) ;\r\nV_83 = F_45 ( V_92 ) ;\r\nV_83 &= ~ ( V_93 | V_94 ) ;\r\nV_83 &= ~ ( V_95 | V_96 | V_97 ) ;\r\nV_83 |= V_98 ;\r\nF_46 ( V_83 , V_92 ) ;\r\nV_87 = F_47 ( NULL , L_12 ) ;\r\nif ( ! F_48 ( V_87 ) ) {\r\nV_83 = F_49 ( V_87 , 50000000 ) ;\r\nif ( ( V_83 < 1 ) || ( abs ( 50000000 - V_83 ) > 2500000 ) )\r\nF_50 ( L_13 ) ;\r\nelse\r\nF_51 ( V_87 , V_83 ) ;\r\nF_52 ( V_87 ) ;\r\nF_53 ( V_87 ) ;\r\n}\r\nF_54 ( V_36 , V_99 ) ;\r\nF_54 ( V_37 , V_99 ) ;\r\nF_54 ( V_100 , V_99 ) ;\r\nF_54 ( V_101 , V_99 ) ;\r\nF_54 ( V_102 , V_99 ) ;\r\nF_54 ( V_103 , V_99 ) ;\r\nF_55 ( 0 , V_104 ,\r\nF_56 ( V_104 ) ) ;\r\nF_57 ( V_105 ,\r\nF_56 ( V_104 ) ) ;\r\nV_83 = F_45 ( V_92 ) & ~ V_93 ;\r\nF_58 ( 215 , L_14 ) ;\r\nF_59 ( 215 , 1 ) ;\r\nF_7 ( V_14 L_15 , F_8 () ) ;\r\nV_84 = F_4 ( V_63 ) ;\r\nif ( V_84 & V_106 ) {\r\nV_107 [ 0 ] = & V_108 ;\r\nF_25 ( V_71 , V_109 , 0 ) ;\r\nV_83 |= ( 2 << 17 ) ;\r\nF_7 ( V_14 L_16 ) ;\r\nF_7 ( V_14 L_17 ) ;\r\n} else {\r\nV_107 [ 0 ] = & V_110 ;\r\nF_25 ( V_71 , 0 , V_109 ) ;\r\nV_83 |= ( 1 << 17 ) ;\r\nF_7 ( V_14 L_18 ) ;\r\nF_7 ( V_14 L_19 ) ;\r\n}\r\nF_46 ( V_83 , V_92 ) ;\r\nV_84 &= V_106 | V_111 ;\r\nif ( V_84 == V_106 ) {\r\nF_25 ( V_71 , 0 , V_112 ) ;\r\nV_113 . V_114 = L_20 ;\r\nV_115 . V_114 = L_21 ;\r\nF_7 ( V_14 L_22 ) ;\r\n} else {\r\nF_25 ( V_71 , V_112 , 0 ) ;\r\nV_113 . V_114 = L_23 ;\r\nV_115 . V_114 = L_24 ;\r\nF_7 ( V_14 L_25 ) ;\r\n}\r\nF_60 ( V_116 ,\r\n( void V_30 * ) F_61 ( V_117 ) + V_118 ) ;\r\nF_11 () ;\r\nF_62 (\r\nV_119 ,\r\nV_119 + 0x000400000 - 1 ,\r\nV_120 ,\r\nV_120 + 0x000400000 - 1 ,\r\nV_121 ,\r\nV_121 + 0x000010000 - 1 ,\r\nV_122 , V_100 ,\r\n0 , V_101 , 0 ) ;\r\nF_62 (\r\nV_119 + 0x004000000 ,\r\nV_119 + 0x004400000 - 1 ,\r\nV_120 + 0x004000000 ,\r\nV_120 + 0x004400000 - 1 ,\r\nV_121 + 0x004000000 ,\r\nV_121 + 0x004010000 - 1 ,\r\nV_123 , V_102 ,\r\n0 , V_103 , 1 ) ;\r\nV_85 = F_4 ( V_48 ) & V_124 ;\r\nF_63 ( 64 << 20 , 2 , V_85 ) ;\r\nF_64 ( V_107 , F_56 ( V_107 ) ) ;\r\nif ( ( V_1 == V_10 ) ||\r\n( V_1 == V_11 ) )\r\nF_64 ( V_125 , F_56 ( V_125 ) ) ;\r\nreturn 0 ;\r\n}
