{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1473452049293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473452049293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 09 17:14:09 2016 " "Processing started: Fri Sep 09 17:14:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473452049293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452049293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM -c SRAM_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM -c SRAM_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452049293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1473452049585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1473452049585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_top " "Found entity 1: SRAM_top" {  } { { "SRAM_top.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/SRAM_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pelele.v 1 1 " "Found 1 design units, including 1 entities, in source file pelele.v" { { "Info" "ISGN_ENTITY_NAME" "1 pelele " "Found entity 1: pelele" {  } { { "pelele.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/pelele.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_control " "Found entity 1: sram_control" {  } { { "sram_control.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/sram_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_prototype.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_prototype.v" { { "Info" "ISGN_ENTITY_NAME" "1 spriter_prototype " "Found entity 1: spriter_prototype" {  } { { "spriter_prototype.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/spriter_prototype.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_megafunction.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_megafunction.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_megafunction " "Found entity 1: ram_megafunction" {  } { { "ram_megafunction.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/ram_megafunction.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_addr_decoder " "Found entity 1: sram_addr_decoder" {  } { { "sram_addr_decoder.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/sram_addr_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_fsm " "Found entity 1: sram_fsm" {  } { { "SRAM_control_fsm.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/SRAM_control_fsm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_led_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_led_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_led_tester " "Found entity 1: sram_led_tester" {  } { { "sram_led_tester.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/sram_led_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_fsm_quartus.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_fsm_quartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_fsm_quartus " "Found entity 1: sram_fsm_quartus" {  } { { "SRAM_fsm_quartus.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/SRAM_fsm_quartus.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2_module.v 1 1 " "Found 1 design units, including 1 entities, in source file s2_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 S2_module " "Found entity 1: S2_module" {  } { { "S2_module.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_prototype.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_prototype.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_prototype " "Found entity 1: fsm_prototype" {  } { { "fsm_prototype.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/fsm_prototype.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ip " "Found entity 1: mux_ip" {  } { { "mux_ip.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/mux_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ip4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_ip4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ip4 " "Found entity 1: mux_ip4" {  } { { "mux_ip4.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/mux_ip4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetgen.v 1 1 " "Found 1 design units, including 1 entities, in source file resetgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetGenerator " "Found entity 1: resetGenerator" {  } { { "resetGen.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/resetGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 splitter " "Found entity 1: splitter" {  } { { "splitter.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/splitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_shapes.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_shapes.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_shapes " "Found entity 1: demux_shapes" {  } { { "demux_shapes.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/demux_shapes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_module2.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_module2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_module " "Found entity 1: SRAM_module" {  } { { "SRAM_module2.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/SRAM_module2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2_pipeline_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file s2_pipeline_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 S2_pipeline_buffer " "Found entity 1: S2_pipeline_buffer" {  } { { "s2_pipeline_buffer.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/s2_pipeline_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datashifter.v 1 1 " "Found 1 design units, including 1 entities, in source file datashifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataShifter " "Found entity 1: dataShifter" {  } { { "dataShifter.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/dataShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_offset.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_offset.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_offset " "Found entity 1: mux_offset" {  } { { "mux_offset.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/mux_offset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2_interno.v 1 1 " "Found 1 design units, including 1 entities, in source file s2_interno.v" { { "Info" "ISGN_ENTITY_NAME" "1 S2_interno " "Found entity 1: S2_interno" {  } { { "S2_interno.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_interno.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1_module.v 1 1 " "Found 1 design units, including 1 entities, in source file s1_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 S1_module " "Found entity 1: S1_module" {  } { { "S1_module.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S1_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_module.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 spriter_module " "Found entity 1: spriter_module" {  } { { "spriter_module.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/spriter_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spritestage1.v 1 1 " "Found 1 design units, including 1 entities, in source file spritestage1.v" { { "Info" "ISGN_ENTITY_NAME" "1 spriteStage1 " "Found entity 1: spriteStage1" {  } { { "spriteStage1.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/spriteStage1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anchormemory.v 1 1 " "Found 1 design units, including 1 entities, in source file anchormemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 anchorMemory " "Found entity 1: anchorMemory" {  } { { "anchorMemory.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/anchorMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057473 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "t5_t6.v(51) " "Verilog HDL warning at t5_t6.v(51): extended using \"x\" or \"z\"" {  } { { "t5_t6.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/t5_t6.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1473452057473 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "t5_t6.v(136) " "Verilog HDL information at t5_t6.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "t5_t6.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/t5_t6.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1473452057473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t5_t6.v 1 1 " "Found 1 design units, including 1 entities, in source file t5_t6.v" { { "Info" "ISGN_ENTITY_NAME" "1 t5_t6 " "Found entity 1: t5_t6" {  } { { "t5_t6.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/t5_t6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t7.v 1 1 " "Found 1 design units, including 1 entities, in source file t7.v" { { "Info" "ISGN_ENTITY_NAME" "1 t7 " "Found entity 1: t7" {  } { { "t7.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/t7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2pluss3.v 1 1 " "Found 1 design units, including 1 entities, in source file s2pluss3.v" { { "Info" "ISGN_ENTITY_NAME" "1 S2plusS3 " "Found entity 1: S2plusS3" {  } { { "S2plusS3.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2plusS3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "S2plusS3 " "Elaborating entity \"S2plusS3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1473452057510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2_module S2_module:S2 " "Elaborating entity \"S2_module\" for hierarchy \"S2_module:S2\"" {  } { { "S2plusS3.v" "S2" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2plusS3.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splitter S2_module:S2\|splitter:wires " "Elaborating entity \"splitter\" for hierarchy \"S2_module:S2\|splitter:wires\"" {  } { { "S2_module.v" "wires" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_module.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2_pipeline_buffer S2_module:S2\|S2_pipeline_buffer:saida " "Elaborating entity \"S2_pipeline_buffer\" for hierarchy \"S2_module:S2\|S2_pipeline_buffer:saida\"" {  } { { "S2_module.v" "saida" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2_interno S2_module:S2\|S2_interno:async_s2 " "Elaborating entity \"S2_interno\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\"" {  } { { "S2_module.v" "async_s2" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_module.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_shapes S2_module:S2\|S2_interno:async_s2\|demux_shapes:demux " "Elaborating entity \"demux_shapes\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|demux_shapes:demux\"" {  } { { "S2_interno.v" "demux" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_interno.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ip S2_module:S2\|S2_interno:async_s2\|mux_ip:MUX_spnum " "Elaborating entity \"mux_ip\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|mux_ip:MUX_spnum\"" {  } { { "S2_interno.v" "MUX_spnum" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_interno.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux S2_module:S2\|S2_interno:async_s2\|mux_ip:MUX_spnum\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|mux_ip:MUX_spnum\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_ip.v" "LPM_MUX_component" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/mux_ip.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S2_module:S2\|S2_interno:async_s2\|mux_ip:MUX_spnum\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"S2_module:S2\|S2_interno:async_s2\|mux_ip:MUX_spnum\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_ip.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/mux_ip.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S2_module:S2\|S2_interno:async_s2\|mux_ip:MUX_spnum\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"S2_module:S2\|S2_interno:async_s2\|mux_ip:MUX_spnum\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057542 ""}  } { { "mux_ip.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/mux_ip.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473452057542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc S2_module:S2\|S2_interno:async_s2\|mux_ip:MUX_spnum\|lpm_mux:LPM_MUX_component\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|mux_ip:MUX_spnum\|lpm_mux:LPM_MUX_component\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ip4 S2_module:S2\|S2_interno:async_s2\|mux_ip4:MUX_spline " "Elaborating entity \"mux_ip4\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|mux_ip4:MUX_spline\"" {  } { { "S2_interno.v" "MUX_spline" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_interno.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux S2_module:S2\|S2_interno:async_s2\|mux_ip4:MUX_spline\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|mux_ip4:MUX_spline\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_ip4.v" "LPM_MUX_component" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/mux_ip4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S2_module:S2\|S2_interno:async_s2\|mux_ip4:MUX_spline\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"S2_module:S2\|S2_interno:async_s2\|mux_ip4:MUX_spline\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_ip4.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/mux_ip4.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S2_module:S2\|S2_interno:async_s2\|mux_ip4:MUX_spline\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"S2_module:S2\|S2_interno:async_s2\|mux_ip4:MUX_spline\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057591 ""}  } { { "mux_ip4.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/mux_ip4.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473452057591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_drc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_drc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_drc " "Found entity 1: mux_drc" {  } { { "db/mux_drc.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/db/mux_drc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_drc S2_module:S2\|S2_interno:async_s2\|mux_ip4:MUX_spline\|lpm_mux:LPM_MUX_component\|mux_drc:auto_generated " "Elaborating entity \"mux_drc\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|mux_ip4:MUX_spline\|lpm_mux:LPM_MUX_component\|mux_drc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_module S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM " "Elaborating entity \"SRAM_module\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\"" {  } { { "S2_interno.v" "SRAM" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_interno.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_fsm_quartus S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|sram_fsm_quartus:controller " "Elaborating entity \"sram_fsm_quartus\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|sram_fsm_quartus:controller\"" {  } { { "SRAM_module2.v" "controller" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/SRAM_module2.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_megafunction S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram " "Elaborating entity \"ram_megafunction\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\"" {  } { { "SRAM_module2.v" "sram" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/SRAM_module2.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component\"" {  } { { "ram_megafunction.v" "altsyncram_component" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/ram_megafunction.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component\"" {  } { { "ram_megafunction.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/ram_megafunction.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component " "Instantiated megafunction \"S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file F:/Downloads/sprite.mif " "Parameter \"init_file\" = \"F:/Downloads/sprite.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473452057642 ""}  } { { "ram_megafunction.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/ram_megafunction.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473452057642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rfj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rfj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rfj1 " "Found entity 1: altsyncram_rfj1" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/db/altsyncram_rfj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452057691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rfj1 S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated " "Elaborating entity \"altsyncram_rfj1\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_addr_decoder S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|sram_addr_decoder:dec " "Elaborating entity \"sram_addr_decoder\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|sram_addr_decoder:dec\"" {  } { { "SRAM_module2.v" "dec" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/SRAM_module2.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataShifter S2_module:S2\|S2_interno:async_s2\|dataShifter:offsetter " "Elaborating entity \"dataShifter\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|dataShifter:offsetter\"" {  } { { "S2_interno.v" "offsetter" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_interno.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_offset S2_module:S2\|S2_interno:async_s2\|mux_offset:MUX_spoffset " "Elaborating entity \"mux_offset\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|mux_offset:MUX_spoffset\"" {  } { { "S2_interno.v" "MUX_spoffset" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_interno.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057695 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s2_controller.v 1 1 " "Using design file s2_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s2_controller " "Found entity 1: s2_controller" {  } { { "s2_controller.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/s2_controller.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473452057695 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1473452057695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2_controller S2_module:S2\|S2_interno:async_s2\|s2_controller:fsm " "Elaborating entity \"s2_controller\" for hierarchy \"S2_module:S2\|S2_interno:async_s2\|s2_controller:fsm\"" {  } { { "S2_interno.v" "fsm" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_interno.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t5_t6 t5_t6:S3 " "Elaborating entity \"t5_t6\" for hierarchy \"t5_t6:S3\"" {  } { { "S2plusS3.v" "S3" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2plusS3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t7 t7:exibicao " "Elaborating entity \"t7\" for hierarchy \"t7:exibicao\"" {  } { { "S2plusS3.v" "exibicao" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2plusS3.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452057710 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1473452059061 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1473452059763 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1473452060617 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"S2_module:S2\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/db/altsyncram_rfj1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_megafunction.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/ram_megafunction.v" 89 0 0 } } { "SRAM_module2.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/SRAM_module2.v" 13 0 0 } } { "S2_interno.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_interno.v" 39 0 0 } } { "S2_module.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2_module.v" 26 0 0 } } { "S2plusS3.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/S2plusS3.v" 24 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452060633 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_ftw 24 " "Ignored 24 assignments for entity \"VGA_ftw\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity VGA_ftw -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGA_ftw -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGA_ftw -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1473452060664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "symbol_top_inst 24 " "Ignored 24 assignments for entity \"symbol_top_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity symbol_top_inst -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity symbol_top_inst -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity symbol_top_inst -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473452060664 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1473452060664 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/output_files/SRAM_top.map.smsg " "Generated suppressed messages file C:/Users/Rafael Ferrari/Documents/Quartus/SRAM/output_files/SRAM_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452060718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1473452060880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473452060880 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2022 " "Implemented 2022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "112 " "Implemented 112 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1473452061018 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1473452061018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1870 " "Implemented 1870 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1473452061018 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1473452061018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1473452061018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "893 " "Peak virtual memory: 893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473452061034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 09 17:14:21 2016 " "Processing ended: Fri Sep 09 17:14:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473452061034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473452061034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473452061034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1473452061034 ""}
