Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 19 14:40:07 2025
| Host         : NB-TJ-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-16  Warning           Large setup violation                                             176         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (10)
7. checking multiple_clock (196)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (196)
--------------------------------
 There are 196 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.525     -234.339                    202                  485        0.123        0.000                      0                  485        2.867        0.000                       0                   202  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -1.525     -234.339                    202                  485        0.237        0.000                      0                  485        2.867        0.000                       0                   198  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -1.523     -233.974                    202                  485        0.237        0.000                      0                  485        2.867        0.000                       0                   198  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.525     -234.339                    202                  485        0.123        0.000                      0                  485  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -1.525     -234.339                    202                  485        0.123        0.000                      0                  485  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          202  Failing Endpoints,  Worst Slack       -1.525ns,  Total Violation     -234.339ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.525ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 3.232ns (39.829%)  route 4.883ns (60.171%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 5.215 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.222     5.089    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     5.213 r  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           0.650     5.863    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.987 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          1.155     7.143    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  game_inst/ball_vx[16]_i_1/O
                         net (fo=1, routed)           0.000     7.267    game_inst/p_1_in[16]
    SLICE_X10Y86         FDRE                                         r  game_inst/ball_vx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.433     5.215    game_inst/clk_out1
    SLICE_X10Y86         FDRE                                         r  game_inst/ball_vx_reg[16]/C
                         clock pessimism              0.564     5.779    
                         clock uncertainty           -0.114     5.665    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)        0.077     5.742    game_inst/ball_vx_reg[16]
  -------------------------------------------------------------------
                         required time                          5.742    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                 -1.525    

Slack (VIOLATED) :        -1.517ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 3.108ns (41.396%)  route 4.400ns (58.604%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 5.217 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.554     6.660    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  game_inst/ball_x_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.435     5.217    game_inst/clk_out1
    SLICE_X10Y88         FDRE                                         r  game_inst/ball_x_reg_reg[27]/C
                         clock pessimism              0.564     5.781    
                         clock uncertainty           -0.114     5.667    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524     5.143    game_inst/ball_x_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                 -1.517    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 3.232ns (40.384%)  route 4.771ns (59.616%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.222     5.089    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     5.213 r  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           0.650     5.863    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.987 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.854     6.841    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.965 r  game_inst/ball_vx[15]_i_1/O
                         net (fo=1, routed)           0.190     7.155    game_inst/p_1_in[15]
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[15]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)       -0.030     5.640    game_inst/ball_vx_reg[15]
  -------------------------------------------------------------------
                         required time                          5.640    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 3.108ns (41.408%)  route 4.398ns (58.592%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 5.218 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.552     6.658    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  game_inst/ball_x_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.436     5.218    game_inst/clk_out1
    SLICE_X10Y90         FDRE                                         r  game_inst/ball_x_reg_reg[26]/C
                         clock pessimism              0.564     5.782    
                         clock uncertainty           -0.114     5.668    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524     5.144    game_inst/ball_x_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.108ns (41.432%)  route 4.393ns (58.568%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 5.216 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.547     6.653    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y87         FDSE                                         r  game_inst/ball_x_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.434     5.216    game_inst/clk_out1
    SLICE_X10Y87         FDSE                                         r  game_inst/ball_x_reg_reg[0]/C
                         clock pessimism              0.564     5.780    
                         clock uncertainty           -0.114     5.666    
    SLICE_X10Y87         FDSE (Setup_fdse_C_S)       -0.524     5.142    game_inst/ball_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.142    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.108ns (41.432%)  route 4.393ns (58.568%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 5.216 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.547     6.653    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y87         FDRE                                         r  game_inst/ball_x_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.434     5.216    game_inst/clk_out1
    SLICE_X10Y87         FDRE                                         r  game_inst/ball_x_reg_reg[23]/C
                         clock pessimism              0.564     5.780    
                         clock uncertainty           -0.114     5.666    
    SLICE_X10Y87         FDRE (Setup_fdre_C_R)       -0.524     5.142    game_inst/ball_x_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          5.142    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (VIOLATED) :        -1.497ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.232ns (40.407%)  route 4.767ns (59.593%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.222     5.089    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     5.213 r  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           0.650     5.863    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.987 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.850     6.837    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.961 r  game_inst/ball_vx[12]_i_1/O
                         net (fo=1, routed)           0.189     7.151    game_inst/p_1_in[12]
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[12]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)       -0.016     5.654    game_inst/ball_vx_reg[12]
  -------------------------------------------------------------------
                         required time                          5.654    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                 -1.497    

Slack (VIOLATED) :        -1.465ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 3.108ns (41.671%)  route 4.350ns (58.329%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 f  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.555     5.926    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.050 r  game_inst/ball_vy[31]_i_1_comp/O
                         net (fo=31, routed)          0.560     6.610    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  game_inst/ball_vy_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X10Y96         FDRE                                         r  game_inst/ball_vy_reg[8]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     5.146    game_inst/ball_vy_reg[8]
  -------------------------------------------------------------------
                         required time                          5.146    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 -1.465    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 3.108ns (40.009%)  route 4.660ns (59.991%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.694     6.065    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.189 r  game_inst/ball_vy[31]_i_2/O
                         net (fo=32, routed)          0.732     6.920    game_inst/ball_vy
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[0]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.465    game_inst/ball_vy_reg[0]
  -------------------------------------------------------------------
                         required time                          5.465    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 -1.456    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 3.108ns (40.009%)  route 4.660ns (59.991%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.694     6.065    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.189 r  game_inst/ball_vy[31]_i_2/O
                         net (fo=32, routed)          0.732     6.920    game_inst/ball_vy
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[1]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.465    game_inst/ball_vy_reg[1]
  -------------------------------------------------------------------
                         required time                          5.465    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 -1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 game_inst/ball_vx_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.561    -0.586    game_inst/clk_out1
    SLICE_X10Y92         FDRE                                         r  game_inst/ball_vx_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  game_inst/ball_vx_reg[22]/Q
                         net (fo=6, routed)           0.149    -0.273    game_inst/ball_vx__0[22]
    SLICE_X10Y92         LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  game_inst/ball_vx[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    game_inst/p_1_in[22]
    SLICE_X10Y92         FDRE                                         r  game_inst/ball_vx_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.824    game_inst/clk_out1
    SLICE_X10Y92         FDRE                                         r  game_inst/ball_vx_reg[22]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.121    -0.465    game_inst/ball_vx_reg[22]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/game_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y93          FDRE                                         r  game_inst/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.353    game_inst/tick_counter_reg[5]
    SLICE_X1Y93          LUT4 (Prop_lut4_I3_O)        0.045    -0.308 r  game_inst/tick_counter[0]_i_7/O
                         net (fo=2, routed)           0.063    -0.246    game_inst/tick_counter[0]_i_7_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  game_inst/game_tick_i_1/O
                         net (fo=1, routed)           0.000    -0.201    game_inst/game_tick_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  game_inst/game_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.861    -0.793    game_inst/clk_out1
    SLICE_X1Y93          FDRE                                         r  game_inst/game_tick_reg/C
                         clock pessimism              0.250    -0.543    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091    -0.452    game_inst/game_tick_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 game_inst/ball_vx_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.082%)  route 0.164ns (43.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.562    -0.585    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  game_inst/ball_vx_reg[14]/Q
                         net (fo=6, routed)           0.164    -0.257    game_inst/ball_vx__0[14]
    SLICE_X10Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.212 r  game_inst/ball_vx[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    game_inst/p_1_in[14]
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.823    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[14]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.121    -0.464    game_inst/ball_vx_reg[14]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 game_inst/ball_vx_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.256ns (63.982%)  route 0.144ns (36.018%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.561    -0.586    game_inst/clk_out1
    SLICE_X9Y92          FDRE                                         r  game_inst/ball_vx_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  game_inst/ball_vx_reg[28]/Q
                         net (fo=6, routed)           0.144    -0.301    game_inst/ball_vx__0[28]
    SLICE_X11Y93         LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  game_inst/ball_x_reg0_carry__6_i_4/O
                         net (fo=1, routed)           0.000    -0.256    game_inst/ball_x_reg0_carry__6_i_4_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.186 r  game_inst/ball_x_reg0_carry__6/O[0]
                         net (fo=1, routed)           0.000    -0.186    game_inst/ball_x_reg0_carry__6_n_7
    SLICE_X11Y93         FDRE                                         r  game_inst/ball_x_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.823    game_inst/clk_out1
    SLICE_X11Y93         FDRE                                         r  game_inst/ball_x_reg_reg[28]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.105    -0.444    game_inst/ball_x_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.585    -0.562    game_inst/clk_out1
    SLICE_X7Y86          FDRE                                         r  game_inst/ball_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  game_inst/ball_x_reg_reg[8]/Q
                         net (fo=11, routed)          0.168    -0.253    game_inst/ball_x_reg_reg[31]_0[8]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.045    -0.208 r  game_inst/ball_x_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    game_inst/ball_x_reg[8]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  game_inst/ball_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.855    -0.800    game_inst/clk_out1
    SLICE_X7Y86          FDRE                                         r  game_inst/ball_x_reg_reg[8]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.091    -0.471    game_inst/ball_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_inst/paddle_left_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.266%)  route 0.170ns (47.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.581    -0.566    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  game_inst/paddle_left_y_reg_reg[5]/Q
                         net (fo=17, routed)          0.170    -0.255    game_inst/Q[3]
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.045    -0.210 r  game_inst/paddle_left_y_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    game_inst/paddle_left_y_reg[5]
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.092    -0.474    game_inst/paddle_left_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_inst/paddle_left_y_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.236%)  route 0.170ns (47.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.581    -0.566    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  game_inst/paddle_left_y_reg_reg[9]/Q
                         net (fo=13, routed)          0.170    -0.255    game_inst/paddle_left_y[9]
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.045    -0.210 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    game_inst/paddle_left_y_reg[9]
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.849    -0.806    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.092    -0.474    game_inst/paddle_left_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.265ns (71.474%)  route 0.106ns (28.526%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.561    -0.586    game_inst/clk_out1
    SLICE_X11Y90         FDRE                                         r  game_inst/ball_x_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  game_inst/ball_x_reg_reg[16]/Q
                         net (fo=9, routed)           0.106    -0.339    game_inst/ball_x[16]
    SLICE_X11Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.215 r  game_inst/ball_x_reg0_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.215    game_inst/ball_x_reg0_carry__3_n_6
    SLICE_X11Y90         FDRE                                         r  game_inst/ball_x_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.824    game_inst/clk_out1
    SLICE_X11Y90         FDRE                                         r  game_inst/ball_x_reg_reg[17]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.105    -0.481    game_inst/ball_x_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.268ns (72.146%)  route 0.103ns (27.854%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.560    -0.587    game_inst/clk_out1
    SLICE_X11Y89         FDRE                                         r  game_inst/ball_x_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  game_inst/ball_x_reg_reg[14]/Q
                         net (fo=9, routed)           0.103    -0.343    game_inst/ball_x[14]
    SLICE_X11Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.216 r  game_inst/ball_x_reg0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.216    game_inst/ball_x_reg0_carry__2_n_4
    SLICE_X11Y89         FDRE                                         r  game_inst/ball_x_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.830    -0.825    game_inst/clk_out1
    SLICE_X11Y89         FDRE                                         r  game_inst/ball_x_reg_reg[15]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.105    -0.482    game_inst/ball_x_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 game_inst/paddle_left_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.388%)  route 0.176ns (48.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.581    -0.566    game_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  game_inst/paddle_left_y_reg_reg[2]/Q
                         net (fo=21, routed)          0.176    -0.249    game_inst/Q[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.204 r  game_inst/paddle_left_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    game_inst/paddle_left_y_reg[2]
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.092    -0.474    game_inst/paddle_left_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X8Y88      game_inst/ball_vx_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X10Y91     game_inst/ball_vx_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X10Y94     game_inst/ball_vx_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y91      game_inst/ball_vx_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X10Y94     game_inst/ball_vx_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X10Y94     game_inst/ball_vx_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X10Y86     game_inst/ball_vx_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X10Y94     game_inst/ball_vx_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y88      game_inst/ball_vx_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y88      game_inst/ball_vx_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y91     game_inst/ball_vx_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y91     game_inst/ball_vx_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y91      game_inst/ball_vx_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y91      game_inst/ball_vx_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y88      game_inst/ball_vx_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y88      game_inst/ball_vx_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y91     game_inst/ball_vx_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y91     game_inst/ball_vx_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y91      game_inst/ball_vx_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y91      game_inst/ball_vx_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          202  Failing Endpoints,  Worst Slack       -1.523ns,  Total Violation     -233.974ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.523ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 3.232ns (39.829%)  route 4.883ns (60.171%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 5.215 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.222     5.089    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     5.213 r  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           0.650     5.863    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.987 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          1.155     7.143    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  game_inst/ball_vx[16]_i_1/O
                         net (fo=1, routed)           0.000     7.267    game_inst/p_1_in[16]
    SLICE_X10Y86         FDRE                                         r  game_inst/ball_vx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.433     5.215    game_inst/clk_out1
    SLICE_X10Y86         FDRE                                         r  game_inst/ball_vx_reg[16]/C
                         clock pessimism              0.564     5.779    
                         clock uncertainty           -0.113     5.666    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)        0.077     5.743    game_inst/ball_vx_reg[16]
  -------------------------------------------------------------------
                         required time                          5.743    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                 -1.523    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 3.108ns (41.396%)  route 4.400ns (58.604%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 5.217 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.554     6.660    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  game_inst/ball_x_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.435     5.217    game_inst/clk_out1
    SLICE_X10Y88         FDRE                                         r  game_inst/ball_x_reg_reg[27]/C
                         clock pessimism              0.564     5.781    
                         clock uncertainty           -0.113     5.668    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524     5.144    game_inst/ball_x_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 3.232ns (40.384%)  route 4.771ns (59.616%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.222     5.089    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     5.213 r  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           0.650     5.863    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.987 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.854     6.841    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.965 r  game_inst/ball_vx[15]_i_1/O
                         net (fo=1, routed)           0.190     7.155    game_inst/p_1_in[15]
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[15]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.113     5.671    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)       -0.030     5.641    game_inst/ball_vx_reg[15]
  -------------------------------------------------------------------
                         required time                          5.641    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 3.108ns (41.408%)  route 4.398ns (58.592%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 5.218 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.552     6.658    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  game_inst/ball_x_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.436     5.218    game_inst/clk_out1
    SLICE_X10Y90         FDRE                                         r  game_inst/ball_x_reg_reg[26]/C
                         clock pessimism              0.564     5.782    
                         clock uncertainty           -0.113     5.669    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524     5.145    game_inst/ball_x_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          5.145    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (VIOLATED) :        -1.510ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.108ns (41.432%)  route 4.393ns (58.568%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 5.216 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.547     6.653    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y87         FDSE                                         r  game_inst/ball_x_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.434     5.216    game_inst/clk_out1
    SLICE_X10Y87         FDSE                                         r  game_inst/ball_x_reg_reg[0]/C
                         clock pessimism              0.564     5.780    
                         clock uncertainty           -0.113     5.667    
    SLICE_X10Y87         FDSE (Setup_fdse_C_S)       -0.524     5.143    game_inst/ball_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 -1.510    

Slack (VIOLATED) :        -1.510ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.108ns (41.432%)  route 4.393ns (58.568%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 5.216 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.547     6.653    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y87         FDRE                                         r  game_inst/ball_x_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.434     5.216    game_inst/clk_out1
    SLICE_X10Y87         FDRE                                         r  game_inst/ball_x_reg_reg[23]/C
                         clock pessimism              0.564     5.780    
                         clock uncertainty           -0.113     5.667    
    SLICE_X10Y87         FDRE (Setup_fdre_C_R)       -0.524     5.143    game_inst/ball_x_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 -1.510    

Slack (VIOLATED) :        -1.495ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.232ns (40.407%)  route 4.767ns (59.593%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.222     5.089    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     5.213 r  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           0.650     5.863    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.987 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.850     6.837    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.961 r  game_inst/ball_vx[12]_i_1/O
                         net (fo=1, routed)           0.189     7.151    game_inst/p_1_in[12]
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[12]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.113     5.671    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)       -0.016     5.655    game_inst/ball_vx_reg[12]
  -------------------------------------------------------------------
                         required time                          5.655    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                 -1.495    

Slack (VIOLATED) :        -1.463ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 3.108ns (41.671%)  route 4.350ns (58.329%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 f  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.555     5.926    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.050 r  game_inst/ball_vy[31]_i_1_comp/O
                         net (fo=31, routed)          0.560     6.610    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  game_inst/ball_vy_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X10Y96         FDRE                                         r  game_inst/ball_vy_reg[8]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.113     5.671    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     5.147    game_inst/ball_vy_reg[8]
  -------------------------------------------------------------------
                         required time                          5.147    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 -1.463    

Slack (VIOLATED) :        -1.454ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 3.108ns (40.009%)  route 4.660ns (59.991%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.694     6.065    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.189 r  game_inst/ball_vy[31]_i_2/O
                         net (fo=32, routed)          0.732     6.920    game_inst/ball_vy
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[0]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.113     5.671    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.466    game_inst/ball_vy_reg[0]
  -------------------------------------------------------------------
                         required time                          5.466    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 -1.454    

Slack (VIOLATED) :        -1.454ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 3.108ns (40.009%)  route 4.660ns (59.991%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.694     6.065    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.189 r  game_inst/ball_vy[31]_i_2/O
                         net (fo=32, routed)          0.732     6.920    game_inst/ball_vy
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[1]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.113     5.671    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.466    game_inst/ball_vy_reg[1]
  -------------------------------------------------------------------
                         required time                          5.466    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 -1.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 game_inst/ball_vx_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.561    -0.586    game_inst/clk_out1
    SLICE_X10Y92         FDRE                                         r  game_inst/ball_vx_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  game_inst/ball_vx_reg[22]/Q
                         net (fo=6, routed)           0.149    -0.273    game_inst/ball_vx__0[22]
    SLICE_X10Y92         LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  game_inst/ball_vx[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    game_inst/p_1_in[22]
    SLICE_X10Y92         FDRE                                         r  game_inst/ball_vx_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.824    game_inst/clk_out1
    SLICE_X10Y92         FDRE                                         r  game_inst/ball_vx_reg[22]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.121    -0.465    game_inst/ball_vx_reg[22]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/game_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y93          FDRE                                         r  game_inst/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.353    game_inst/tick_counter_reg[5]
    SLICE_X1Y93          LUT4 (Prop_lut4_I3_O)        0.045    -0.308 r  game_inst/tick_counter[0]_i_7/O
                         net (fo=2, routed)           0.063    -0.246    game_inst/tick_counter[0]_i_7_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  game_inst/game_tick_i_1/O
                         net (fo=1, routed)           0.000    -0.201    game_inst/game_tick_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  game_inst/game_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.861    -0.793    game_inst/clk_out1
    SLICE_X1Y93          FDRE                                         r  game_inst/game_tick_reg/C
                         clock pessimism              0.250    -0.543    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091    -0.452    game_inst/game_tick_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 game_inst/ball_vx_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.082%)  route 0.164ns (43.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.562    -0.585    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  game_inst/ball_vx_reg[14]/Q
                         net (fo=6, routed)           0.164    -0.257    game_inst/ball_vx__0[14]
    SLICE_X10Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.212 r  game_inst/ball_vx[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    game_inst/p_1_in[14]
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.823    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[14]/C
                         clock pessimism              0.238    -0.585    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.121    -0.464    game_inst/ball_vx_reg[14]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 game_inst/ball_vx_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.256ns (63.982%)  route 0.144ns (36.018%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.561    -0.586    game_inst/clk_out1
    SLICE_X9Y92          FDRE                                         r  game_inst/ball_vx_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  game_inst/ball_vx_reg[28]/Q
                         net (fo=6, routed)           0.144    -0.301    game_inst/ball_vx__0[28]
    SLICE_X11Y93         LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  game_inst/ball_x_reg0_carry__6_i_4/O
                         net (fo=1, routed)           0.000    -0.256    game_inst/ball_x_reg0_carry__6_i_4_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.186 r  game_inst/ball_x_reg0_carry__6/O[0]
                         net (fo=1, routed)           0.000    -0.186    game_inst/ball_x_reg0_carry__6_n_7
    SLICE_X11Y93         FDRE                                         r  game_inst/ball_x_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.823    game_inst/clk_out1
    SLICE_X11Y93         FDRE                                         r  game_inst/ball_x_reg_reg[28]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.105    -0.444    game_inst/ball_x_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.585    -0.562    game_inst/clk_out1
    SLICE_X7Y86          FDRE                                         r  game_inst/ball_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  game_inst/ball_x_reg_reg[8]/Q
                         net (fo=11, routed)          0.168    -0.253    game_inst/ball_x_reg_reg[31]_0[8]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.045    -0.208 r  game_inst/ball_x_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    game_inst/ball_x_reg[8]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  game_inst/ball_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.855    -0.800    game_inst/clk_out1
    SLICE_X7Y86          FDRE                                         r  game_inst/ball_x_reg_reg[8]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.091    -0.471    game_inst/ball_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_inst/paddle_left_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.266%)  route 0.170ns (47.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.581    -0.566    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  game_inst/paddle_left_y_reg_reg[5]/Q
                         net (fo=17, routed)          0.170    -0.255    game_inst/Q[3]
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.045    -0.210 r  game_inst/paddle_left_y_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    game_inst/paddle_left_y_reg[5]
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.092    -0.474    game_inst/paddle_left_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_inst/paddle_left_y_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.236%)  route 0.170ns (47.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.581    -0.566    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  game_inst/paddle_left_y_reg_reg[9]/Q
                         net (fo=13, routed)          0.170    -0.255    game_inst/paddle_left_y[9]
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.045    -0.210 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    game_inst/paddle_left_y_reg[9]
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.849    -0.806    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.092    -0.474    game_inst/paddle_left_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.265ns (71.474%)  route 0.106ns (28.526%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.561    -0.586    game_inst/clk_out1
    SLICE_X11Y90         FDRE                                         r  game_inst/ball_x_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  game_inst/ball_x_reg_reg[16]/Q
                         net (fo=9, routed)           0.106    -0.339    game_inst/ball_x[16]
    SLICE_X11Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.215 r  game_inst/ball_x_reg0_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.215    game_inst/ball_x_reg0_carry__3_n_6
    SLICE_X11Y90         FDRE                                         r  game_inst/ball_x_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.824    game_inst/clk_out1
    SLICE_X11Y90         FDRE                                         r  game_inst/ball_x_reg_reg[17]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.105    -0.481    game_inst/ball_x_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.268ns (72.146%)  route 0.103ns (27.854%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.560    -0.587    game_inst/clk_out1
    SLICE_X11Y89         FDRE                                         r  game_inst/ball_x_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  game_inst/ball_x_reg_reg[14]/Q
                         net (fo=9, routed)           0.103    -0.343    game_inst/ball_x[14]
    SLICE_X11Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.216 r  game_inst/ball_x_reg0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.216    game_inst/ball_x_reg0_carry__2_n_4
    SLICE_X11Y89         FDRE                                         r  game_inst/ball_x_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.830    -0.825    game_inst/clk_out1
    SLICE_X11Y89         FDRE                                         r  game_inst/ball_x_reg_reg[15]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.105    -0.482    game_inst/ball_x_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 game_inst/paddle_left_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.388%)  route 0.176ns (48.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.581    -0.566    game_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  game_inst/paddle_left_y_reg_reg[2]/Q
                         net (fo=21, routed)          0.176    -0.249    game_inst/Q[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.204 r  game_inst/paddle_left_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    game_inst/paddle_left_y_reg[2]
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.092    -0.474    game_inst/paddle_left_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X8Y88      game_inst/ball_vx_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X10Y91     game_inst/ball_vx_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X10Y94     game_inst/ball_vx_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X9Y91      game_inst/ball_vx_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X10Y94     game_inst/ball_vx_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X10Y94     game_inst/ball_vx_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X10Y86     game_inst/ball_vx_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X10Y94     game_inst/ball_vx_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y88      game_inst/ball_vx_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y88      game_inst/ball_vx_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y91     game_inst/ball_vx_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y91     game_inst/ball_vx_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y91      game_inst/ball_vx_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y91      game_inst/ball_vx_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y88      game_inst/ball_vx_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y88      game_inst/ball_vx_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y91     game_inst/ball_vx_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y91     game_inst/ball_vx_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y91      game_inst/ball_vx_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y91      game_inst/ball_vx_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y94     game_inst/ball_vx_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          202  Failing Endpoints,  Worst Slack       -1.525ns,  Total Violation     -234.339ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.525ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 3.232ns (39.829%)  route 4.883ns (60.171%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 5.215 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.222     5.089    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     5.213 r  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           0.650     5.863    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.987 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          1.155     7.143    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  game_inst/ball_vx[16]_i_1/O
                         net (fo=1, routed)           0.000     7.267    game_inst/p_1_in[16]
    SLICE_X10Y86         FDRE                                         r  game_inst/ball_vx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.433     5.215    game_inst/clk_out1
    SLICE_X10Y86         FDRE                                         r  game_inst/ball_vx_reg[16]/C
                         clock pessimism              0.564     5.779    
                         clock uncertainty           -0.114     5.665    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)        0.077     5.742    game_inst/ball_vx_reg[16]
  -------------------------------------------------------------------
                         required time                          5.742    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                 -1.525    

Slack (VIOLATED) :        -1.517ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 3.108ns (41.396%)  route 4.400ns (58.604%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 5.217 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.554     6.660    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  game_inst/ball_x_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.435     5.217    game_inst/clk_out1
    SLICE_X10Y88         FDRE                                         r  game_inst/ball_x_reg_reg[27]/C
                         clock pessimism              0.564     5.781    
                         clock uncertainty           -0.114     5.667    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524     5.143    game_inst/ball_x_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                 -1.517    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 3.232ns (40.384%)  route 4.771ns (59.616%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.222     5.089    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     5.213 r  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           0.650     5.863    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.987 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.854     6.841    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.965 r  game_inst/ball_vx[15]_i_1/O
                         net (fo=1, routed)           0.190     7.155    game_inst/p_1_in[15]
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[15]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)       -0.030     5.640    game_inst/ball_vx_reg[15]
  -------------------------------------------------------------------
                         required time                          5.640    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 3.108ns (41.408%)  route 4.398ns (58.592%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 5.218 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.552     6.658    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  game_inst/ball_x_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.436     5.218    game_inst/clk_out1
    SLICE_X10Y90         FDRE                                         r  game_inst/ball_x_reg_reg[26]/C
                         clock pessimism              0.564     5.782    
                         clock uncertainty           -0.114     5.668    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524     5.144    game_inst/ball_x_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.108ns (41.432%)  route 4.393ns (58.568%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 5.216 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.547     6.653    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y87         FDSE                                         r  game_inst/ball_x_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.434     5.216    game_inst/clk_out1
    SLICE_X10Y87         FDSE                                         r  game_inst/ball_x_reg_reg[0]/C
                         clock pessimism              0.564     5.780    
                         clock uncertainty           -0.114     5.666    
    SLICE_X10Y87         FDSE (Setup_fdse_C_S)       -0.524     5.142    game_inst/ball_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.142    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.108ns (41.432%)  route 4.393ns (58.568%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 5.216 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.547     6.653    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y87         FDRE                                         r  game_inst/ball_x_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.434     5.216    game_inst/clk_out1
    SLICE_X10Y87         FDRE                                         r  game_inst/ball_x_reg_reg[23]/C
                         clock pessimism              0.564     5.780    
                         clock uncertainty           -0.114     5.666    
    SLICE_X10Y87         FDRE (Setup_fdre_C_R)       -0.524     5.142    game_inst/ball_x_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          5.142    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (VIOLATED) :        -1.497ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.232ns (40.407%)  route 4.767ns (59.593%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.222     5.089    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     5.213 r  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           0.650     5.863    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.987 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.850     6.837    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.961 r  game_inst/ball_vx[12]_i_1/O
                         net (fo=1, routed)           0.189     7.151    game_inst/p_1_in[12]
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[12]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)       -0.016     5.654    game_inst/ball_vx_reg[12]
  -------------------------------------------------------------------
                         required time                          5.654    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                 -1.497    

Slack (VIOLATED) :        -1.465ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 3.108ns (41.671%)  route 4.350ns (58.329%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 f  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.555     5.926    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.050 r  game_inst/ball_vy[31]_i_1_comp/O
                         net (fo=31, routed)          0.560     6.610    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  game_inst/ball_vy_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X10Y96         FDRE                                         r  game_inst/ball_vy_reg[8]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     5.146    game_inst/ball_vy_reg[8]
  -------------------------------------------------------------------
                         required time                          5.146    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 -1.465    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 3.108ns (40.009%)  route 4.660ns (59.991%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.694     6.065    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.189 r  game_inst/ball_vy[31]_i_2/O
                         net (fo=32, routed)          0.732     6.920    game_inst/ball_vy
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[0]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.465    game_inst/ball_vy_reg[0]
  -------------------------------------------------------------------
                         required time                          5.465    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 -1.456    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 3.108ns (40.009%)  route 4.660ns (59.991%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.694     6.065    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.189 r  game_inst/ball_vy[31]_i_2/O
                         net (fo=32, routed)          0.732     6.920    game_inst/ball_vy
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[1]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.465    game_inst/ball_vy_reg[1]
  -------------------------------------------------------------------
                         required time                          5.465    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 -1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 game_inst/ball_vx_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.561    -0.586    game_inst/clk_out1
    SLICE_X10Y92         FDRE                                         r  game_inst/ball_vx_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  game_inst/ball_vx_reg[22]/Q
                         net (fo=6, routed)           0.149    -0.273    game_inst/ball_vx__0[22]
    SLICE_X10Y92         LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  game_inst/ball_vx[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    game_inst/p_1_in[22]
    SLICE_X10Y92         FDRE                                         r  game_inst/ball_vx_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.824    game_inst/clk_out1
    SLICE_X10Y92         FDRE                                         r  game_inst/ball_vx_reg[22]/C
                         clock pessimism              0.238    -0.586    
                         clock uncertainty            0.114    -0.472    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.121    -0.351    game_inst/ball_vx_reg[22]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/game_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y93          FDRE                                         r  game_inst/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.353    game_inst/tick_counter_reg[5]
    SLICE_X1Y93          LUT4 (Prop_lut4_I3_O)        0.045    -0.308 r  game_inst/tick_counter[0]_i_7/O
                         net (fo=2, routed)           0.063    -0.246    game_inst/tick_counter[0]_i_7_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  game_inst/game_tick_i_1/O
                         net (fo=1, routed)           0.000    -0.201    game_inst/game_tick_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  game_inst/game_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.861    -0.793    game_inst/clk_out1
    SLICE_X1Y93          FDRE                                         r  game_inst/game_tick_reg/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.114    -0.429    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091    -0.338    game_inst/game_tick_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 game_inst/ball_vx_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.082%)  route 0.164ns (43.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.562    -0.585    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  game_inst/ball_vx_reg[14]/Q
                         net (fo=6, routed)           0.164    -0.257    game_inst/ball_vx__0[14]
    SLICE_X10Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.212 r  game_inst/ball_vx[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    game_inst/p_1_in[14]
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.823    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[14]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.114    -0.471    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.121    -0.350    game_inst/ball_vx_reg[14]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 game_inst/ball_vx_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.256ns (63.982%)  route 0.144ns (36.018%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.561    -0.586    game_inst/clk_out1
    SLICE_X9Y92          FDRE                                         r  game_inst/ball_vx_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  game_inst/ball_vx_reg[28]/Q
                         net (fo=6, routed)           0.144    -0.301    game_inst/ball_vx__0[28]
    SLICE_X11Y93         LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  game_inst/ball_x_reg0_carry__6_i_4/O
                         net (fo=1, routed)           0.000    -0.256    game_inst/ball_x_reg0_carry__6_i_4_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.186 r  game_inst/ball_x_reg0_carry__6/O[0]
                         net (fo=1, routed)           0.000    -0.186    game_inst/ball_x_reg0_carry__6_n_7
    SLICE_X11Y93         FDRE                                         r  game_inst/ball_x_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.823    game_inst/clk_out1
    SLICE_X11Y93         FDRE                                         r  game_inst/ball_x_reg_reg[28]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.114    -0.435    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.105    -0.330    game_inst/ball_x_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.585    -0.562    game_inst/clk_out1
    SLICE_X7Y86          FDRE                                         r  game_inst/ball_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  game_inst/ball_x_reg_reg[8]/Q
                         net (fo=11, routed)          0.168    -0.253    game_inst/ball_x_reg_reg[31]_0[8]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.045    -0.208 r  game_inst/ball_x_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    game_inst/ball_x_reg[8]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  game_inst/ball_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.855    -0.800    game_inst/clk_out1
    SLICE_X7Y86          FDRE                                         r  game_inst/ball_x_reg_reg[8]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.091    -0.357    game_inst/ball_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 game_inst/paddle_left_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.266%)  route 0.170ns (47.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.581    -0.566    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  game_inst/paddle_left_y_reg_reg[5]/Q
                         net (fo=17, routed)          0.170    -0.255    game_inst/Q[3]
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.045    -0.210 r  game_inst/paddle_left_y_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    game_inst/paddle_left_y_reg[5]
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.114    -0.452    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.092    -0.360    game_inst/paddle_left_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game_inst/paddle_left_y_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.236%)  route 0.170ns (47.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.581    -0.566    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  game_inst/paddle_left_y_reg_reg[9]/Q
                         net (fo=13, routed)          0.170    -0.255    game_inst/paddle_left_y[9]
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.045    -0.210 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    game_inst/paddle_left_y_reg[9]
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.849    -0.806    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C
                         clock pessimism              0.240    -0.566    
                         clock uncertainty            0.114    -0.452    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.092    -0.360    game_inst/paddle_left_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.265ns (71.474%)  route 0.106ns (28.526%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.561    -0.586    game_inst/clk_out1
    SLICE_X11Y90         FDRE                                         r  game_inst/ball_x_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  game_inst/ball_x_reg_reg[16]/Q
                         net (fo=9, routed)           0.106    -0.339    game_inst/ball_x[16]
    SLICE_X11Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.215 r  game_inst/ball_x_reg0_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.215    game_inst/ball_x_reg0_carry__3_n_6
    SLICE_X11Y90         FDRE                                         r  game_inst/ball_x_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.824    game_inst/clk_out1
    SLICE_X11Y90         FDRE                                         r  game_inst/ball_x_reg_reg[17]/C
                         clock pessimism              0.238    -0.586    
                         clock uncertainty            0.114    -0.472    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.105    -0.367    game_inst/ball_x_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.268ns (72.146%)  route 0.103ns (27.854%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.560    -0.587    game_inst/clk_out1
    SLICE_X11Y89         FDRE                                         r  game_inst/ball_x_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  game_inst/ball_x_reg_reg[14]/Q
                         net (fo=9, routed)           0.103    -0.343    game_inst/ball_x[14]
    SLICE_X11Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.216 r  game_inst/ball_x_reg0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.216    game_inst/ball_x_reg0_carry__2_n_4
    SLICE_X11Y89         FDRE                                         r  game_inst/ball_x_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.830    -0.825    game_inst/clk_out1
    SLICE_X11Y89         FDRE                                         r  game_inst/ball_x_reg_reg[15]/C
                         clock pessimism              0.238    -0.587    
                         clock uncertainty            0.114    -0.473    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.105    -0.368    game_inst/ball_x_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 game_inst/paddle_left_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.388%)  route 0.176ns (48.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.581    -0.566    game_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  game_inst/paddle_left_y_reg_reg[2]/Q
                         net (fo=21, routed)          0.176    -0.249    game_inst/Q[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.204 r  game_inst/paddle_left_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    game_inst/paddle_left_y_reg[2]
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.114    -0.452    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.092    -0.360    game_inst/paddle_left_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          202  Failing Endpoints,  Worst Slack       -1.525ns,  Total Violation     -234.339ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.525ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 3.232ns (39.829%)  route 4.883ns (60.171%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 5.215 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.222     5.089    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     5.213 r  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           0.650     5.863    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.987 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          1.155     7.143    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  game_inst/ball_vx[16]_i_1/O
                         net (fo=1, routed)           0.000     7.267    game_inst/p_1_in[16]
    SLICE_X10Y86         FDRE                                         r  game_inst/ball_vx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.433     5.215    game_inst/clk_out1
    SLICE_X10Y86         FDRE                                         r  game_inst/ball_vx_reg[16]/C
                         clock pessimism              0.564     5.779    
                         clock uncertainty           -0.114     5.665    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)        0.077     5.742    game_inst/ball_vx_reg[16]
  -------------------------------------------------------------------
                         required time                          5.742    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                 -1.525    

Slack (VIOLATED) :        -1.517ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 3.108ns (41.396%)  route 4.400ns (58.604%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 5.217 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.554     6.660    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  game_inst/ball_x_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.435     5.217    game_inst/clk_out1
    SLICE_X10Y88         FDRE                                         r  game_inst/ball_x_reg_reg[27]/C
                         clock pessimism              0.564     5.781    
                         clock uncertainty           -0.114     5.667    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524     5.143    game_inst/ball_x_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                 -1.517    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 3.232ns (40.384%)  route 4.771ns (59.616%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.222     5.089    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     5.213 r  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           0.650     5.863    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.987 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.854     6.841    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.965 r  game_inst/ball_vx[15]_i_1/O
                         net (fo=1, routed)           0.190     7.155    game_inst/p_1_in[15]
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[15]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)       -0.030     5.640    game_inst/ball_vx_reg[15]
  -------------------------------------------------------------------
                         required time                          5.640    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 3.108ns (41.408%)  route 4.398ns (58.592%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 5.218 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.552     6.658    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  game_inst/ball_x_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.436     5.218    game_inst/clk_out1
    SLICE_X10Y90         FDRE                                         r  game_inst/ball_x_reg_reg[26]/C
                         clock pessimism              0.564     5.782    
                         clock uncertainty           -0.114     5.668    
    SLICE_X10Y90         FDRE (Setup_fdre_C_R)       -0.524     5.144    game_inst/ball_x_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.108ns (41.432%)  route 4.393ns (58.568%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 5.216 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.547     6.653    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y87         FDSE                                         r  game_inst/ball_x_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.434     5.216    game_inst/clk_out1
    SLICE_X10Y87         FDSE                                         r  game_inst/ball_x_reg_reg[0]/C
                         clock pessimism              0.564     5.780    
                         clock uncertainty           -0.114     5.666    
    SLICE_X10Y87         FDSE (Setup_fdse_C_S)       -0.524     5.142    game_inst/ball_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.142    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.108ns (41.432%)  route 4.393ns (58.568%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 5.216 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.611     5.982    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  game_inst/ball_x_reg[31]_i_1/O
                         net (fo=23, routed)          0.547     6.653    game_inst/ball_x_reg[31]_i_1_n_0
    SLICE_X10Y87         FDRE                                         r  game_inst/ball_x_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.434     5.216    game_inst/clk_out1
    SLICE_X10Y87         FDRE                                         r  game_inst/ball_x_reg_reg[23]/C
                         clock pessimism              0.564     5.780    
                         clock uncertainty           -0.114     5.666    
    SLICE_X10Y87         FDRE (Setup_fdre_C_R)       -0.524     5.142    game_inst/ball_x_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          5.142    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (VIOLATED) :        -1.497ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.232ns (40.407%)  route 4.767ns (59.593%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.222     5.089    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     5.213 r  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           0.650     5.863    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X7Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.987 r  game_inst/ball_vx[30]_i_5/O
                         net (fo=28, routed)          0.850     6.837    game_inst/ball_vx[30]_i_5_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.961 r  game_inst/ball_vx[12]_i_1/O
                         net (fo=1, routed)           0.189     7.151    game_inst/p_1_in[12]
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[12]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)       -0.016     5.654    game_inst/ball_vx_reg[12]
  -------------------------------------------------------------------
                         required time                          5.654    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                 -1.497    

Slack (VIOLATED) :        -1.465ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 3.108ns (41.671%)  route 4.350ns (58.329%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 f  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 f  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.555     5.926    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     6.050 r  game_inst/ball_vy[31]_i_1_comp/O
                         net (fo=31, routed)          0.560     6.610    game_inst/ball_vy[31]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  game_inst/ball_vy_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X10Y96         FDRE                                         r  game_inst/ball_vy_reg[8]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X10Y96         FDRE (Setup_fdre_C_R)       -0.524     5.146    game_inst/ball_vy_reg[8]
  -------------------------------------------------------------------
                         required time                          5.146    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 -1.465    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 3.108ns (40.009%)  route 4.660ns (59.991%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.694     6.065    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.189 r  game_inst/ball_vy[31]_i_2/O
                         net (fo=32, routed)          0.732     6.920    game_inst/ball_vy
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[0]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.465    game_inst/ball_vy_reg[0]
  -------------------------------------------------------------------
                         required time                          5.465    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 -1.456    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 game_inst/ball_y_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vy_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 3.108ns (40.009%)  route 4.660ns (59.991%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 5.220 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X0Y85          FDSE                                         r  game_inst/ball_y_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[0]_replica/Q
                         net (fo=4, routed)           0.328    -0.064    game_inst/ball_y_reg_reg[31]_0[0]_repN
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.573 r  game_inst/ball_y_reg1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.573    game_inst/ball_y_reg1_carry_i_8_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.690 r  game_inst/ball_y_reg1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     0.690    game_inst/ball_y_reg1_carry_i_7_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.807 r  game_inst/ball_y_reg1_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.807    game_inst/ball_y_reg1_carry__0_i_3_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.924 r  game_inst/ball_y_reg1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.924    game_inst/ball_y_reg1_carry__0_i_9_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.041 r  game_inst/ball_y_reg1_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.041    game_inst/ball_y_reg1_carry__1_i_10_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.158 r  game_inst/ball_y_reg1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.158    game_inst/ball_y_reg1_carry__1_i_9_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.275 r  game_inst/ball_y_reg1_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.275    game_inst/ball_y_reg1_carry__2_i_10_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.514 r  game_inst/ball_y_reg1_carry__2_i_9/O[2]
                         net (fo=6, routed)           1.167     2.680    game_inst/ball_y_reg1_carry__2_i_9_n_5
    SLICE_X3Y82          LUT3 (Prop_lut3_I2_O)        0.301     2.981 r  game_inst/ball_x_reg3_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.981    game_inst/ball_x_reg3_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.382 r  game_inst/ball_x_reg3_carry__2/CO[3]
                         net (fo=4, routed)           1.361     4.743    game_inst/ball_x_reg33_in
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.124     4.867 f  game_inst/ball_vx[2]_i_3/O
                         net (fo=14, routed)          0.380     5.247    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.371 r  game_inst/ball_x_reg[31]_i_2/O
                         net (fo=39, routed)          0.694     6.065    game_inst/ball_x_reg[31]_i_2_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.189 r  game_inst/ball_vy[31]_i_2/O
                         net (fo=32, routed)          0.732     6.920    game_inst/ball_vy
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.438     5.220    game_inst/clk_out1
    SLICE_X11Y96         FDRE                                         r  game_inst/ball_vy_reg[1]/C
                         clock pessimism              0.564     5.784    
                         clock uncertainty           -0.114     5.670    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205     5.465    game_inst/ball_vy_reg[1]
  -------------------------------------------------------------------
                         required time                          5.465    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 -1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 game_inst/ball_vx_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.561    -0.586    game_inst/clk_out1
    SLICE_X10Y92         FDRE                                         r  game_inst/ball_vx_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  game_inst/ball_vx_reg[22]/Q
                         net (fo=6, routed)           0.149    -0.273    game_inst/ball_vx__0[22]
    SLICE_X10Y92         LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  game_inst/ball_vx[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    game_inst/p_1_in[22]
    SLICE_X10Y92         FDRE                                         r  game_inst/ball_vx_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.824    game_inst/clk_out1
    SLICE_X10Y92         FDRE                                         r  game_inst/ball_vx_reg[22]/C
                         clock pessimism              0.238    -0.586    
                         clock uncertainty            0.114    -0.472    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.121    -0.351    game_inst/ball_vx_reg[22]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 game_inst/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/game_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.591    -0.556    game_inst/clk_out1
    SLICE_X0Y93          FDRE                                         r  game_inst/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  game_inst/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.353    game_inst/tick_counter_reg[5]
    SLICE_X1Y93          LUT4 (Prop_lut4_I3_O)        0.045    -0.308 r  game_inst/tick_counter[0]_i_7/O
                         net (fo=2, routed)           0.063    -0.246    game_inst/tick_counter[0]_i_7_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  game_inst/game_tick_i_1/O
                         net (fo=1, routed)           0.000    -0.201    game_inst/game_tick_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  game_inst/game_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.861    -0.793    game_inst/clk_out1
    SLICE_X1Y93          FDRE                                         r  game_inst/game_tick_reg/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.114    -0.429    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091    -0.338    game_inst/game_tick_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 game_inst/ball_vx_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.082%)  route 0.164ns (43.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.562    -0.585    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  game_inst/ball_vx_reg[14]/Q
                         net (fo=6, routed)           0.164    -0.257    game_inst/ball_vx__0[14]
    SLICE_X10Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.212 r  game_inst/ball_vx[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    game_inst/p_1_in[14]
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.823    game_inst/clk_out1
    SLICE_X10Y94         FDRE                                         r  game_inst/ball_vx_reg[14]/C
                         clock pessimism              0.238    -0.585    
                         clock uncertainty            0.114    -0.471    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.121    -0.350    game_inst/ball_vx_reg[14]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 game_inst/ball_vx_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.256ns (63.982%)  route 0.144ns (36.018%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.561    -0.586    game_inst/clk_out1
    SLICE_X9Y92          FDRE                                         r  game_inst/ball_vx_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  game_inst/ball_vx_reg[28]/Q
                         net (fo=6, routed)           0.144    -0.301    game_inst/ball_vx__0[28]
    SLICE_X11Y93         LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  game_inst/ball_x_reg0_carry__6_i_4/O
                         net (fo=1, routed)           0.000    -0.256    game_inst/ball_x_reg0_carry__6_i_4_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.186 r  game_inst/ball_x_reg0_carry__6/O[0]
                         net (fo=1, routed)           0.000    -0.186    game_inst/ball_x_reg0_carry__6_n_7
    SLICE_X11Y93         FDRE                                         r  game_inst/ball_x_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.823    game_inst/clk_out1
    SLICE_X11Y93         FDRE                                         r  game_inst/ball_x_reg_reg[28]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.114    -0.435    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.105    -0.330    game_inst/ball_x_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.585    -0.562    game_inst/clk_out1
    SLICE_X7Y86          FDRE                                         r  game_inst/ball_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  game_inst/ball_x_reg_reg[8]/Q
                         net (fo=11, routed)          0.168    -0.253    game_inst/ball_x_reg_reg[31]_0[8]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.045    -0.208 r  game_inst/ball_x_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    game_inst/ball_x_reg[8]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  game_inst/ball_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.855    -0.800    game_inst/clk_out1
    SLICE_X7Y86          FDRE                                         r  game_inst/ball_x_reg_reg[8]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.091    -0.357    game_inst/ball_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 game_inst/paddle_left_y_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.266%)  route 0.170ns (47.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.581    -0.566    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  game_inst/paddle_left_y_reg_reg[5]/Q
                         net (fo=17, routed)          0.170    -0.255    game_inst/Q[3]
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.045    -0.210 r  game_inst/paddle_left_y_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    game_inst/paddle_left_y_reg[5]
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.114    -0.452    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.092    -0.360    game_inst/paddle_left_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game_inst/paddle_left_y_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.236%)  route 0.170ns (47.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.581    -0.566    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  game_inst/paddle_left_y_reg_reg[9]/Q
                         net (fo=13, routed)          0.170    -0.255    game_inst/paddle_left_y[9]
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.045    -0.210 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    game_inst/paddle_left_y_reg[9]
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.849    -0.806    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C
                         clock pessimism              0.240    -0.566    
                         clock uncertainty            0.114    -0.452    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.092    -0.360    game_inst/paddle_left_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.265ns (71.474%)  route 0.106ns (28.526%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.561    -0.586    game_inst/clk_out1
    SLICE_X11Y90         FDRE                                         r  game_inst/ball_x_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  game_inst/ball_x_reg_reg[16]/Q
                         net (fo=9, routed)           0.106    -0.339    game_inst/ball_x[16]
    SLICE_X11Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.215 r  game_inst/ball_x_reg0_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.215    game_inst/ball_x_reg0_carry__3_n_6
    SLICE_X11Y90         FDRE                                         r  game_inst/ball_x_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.824    game_inst/clk_out1
    SLICE_X11Y90         FDRE                                         r  game_inst/ball_x_reg_reg[17]/C
                         clock pessimism              0.238    -0.586    
                         clock uncertainty            0.114    -0.472    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.105    -0.367    game_inst/ball_x_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_inst/ball_x_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_x_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.268ns (72.146%)  route 0.103ns (27.854%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.560    -0.587    game_inst/clk_out1
    SLICE_X11Y89         FDRE                                         r  game_inst/ball_x_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  game_inst/ball_x_reg_reg[14]/Q
                         net (fo=9, routed)           0.103    -0.343    game_inst/ball_x[14]
    SLICE_X11Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.216 r  game_inst/ball_x_reg0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.216    game_inst/ball_x_reg0_carry__2_n_4
    SLICE_X11Y89         FDRE                                         r  game_inst/ball_x_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.830    -0.825    game_inst/clk_out1
    SLICE_X11Y89         FDRE                                         r  game_inst/ball_x_reg_reg[15]/C
                         clock pessimism              0.238    -0.587    
                         clock uncertainty            0.114    -0.473    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.105    -0.368    game_inst/ball_x_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 game_inst/paddle_left_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/paddle_left_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.388%)  route 0.176ns (48.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.581    -0.566    game_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  game_inst/paddle_left_y_reg_reg[2]/Q
                         net (fo=21, routed)          0.176    -0.249    game_inst/Q[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.204 r  game_inst/paddle_left_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    game_inst/paddle_left_y_reg[2]
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.114    -0.452    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.092    -0.360    game_inst/paddle_left_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.156    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.391ns  (logic 6.371ns (41.392%)  route 9.020ns (58.608%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.612    -0.855    game_inst/clk_out1
    SLICE_X1Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  game_inst/paddle_left_y_reg_reg[31]/Q
                         net (fo=154, routed)         2.595     2.196    game_inst/Q[6]
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.721 r  game_inst/i__carry__1_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.721    game_inst/i__carry__1_i_5__4_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  game_inst/i__carry__2_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.835    game_inst/i__carry__2_i_5__4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  game_inst/i__carry__3_i_5__4/CO[3]
                         net (fo=1, routed)           0.009     2.958    game_inst/i__carry__3_i_5__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  game_inst/i__carry__4_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     3.072    game_inst/i__carry__4_i_5__4_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.406 f  game_inst/i__carry__5_i_5__4/O[1]
                         net (fo=1, routed)           0.983     4.389    game_inst/pixel_in_paddle_left2[27]
    SLICE_X10Y76         LUT1 (Prop_lut1_I0_O)        0.303     4.692 r  game_inst/i__carry__5_i_1__4/O
                         net (fo=1, routed)           0.000     4.692    renderer_inst/_inferred__6/i__carry__6_0[3]
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.068 r  renderer_inst/_inferred__6/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.068    renderer_inst/_inferred__6/i__carry__5_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.185 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           1.502     6.687    vga_inst/VGA_B_OBUF[3]_inst_i_3_2[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.811 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.159     6.970    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.804     7.898    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.968    10.990    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.546    14.536 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.536    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.248ns  (logic 6.368ns (41.762%)  route 8.880ns (58.238%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.612    -0.855    game_inst/clk_out1
    SLICE_X1Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  game_inst/paddle_left_y_reg_reg[31]/Q
                         net (fo=154, routed)         2.595     2.196    game_inst/Q[6]
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.721 r  game_inst/i__carry__1_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.721    game_inst/i__carry__1_i_5__4_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  game_inst/i__carry__2_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.835    game_inst/i__carry__2_i_5__4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  game_inst/i__carry__3_i_5__4/CO[3]
                         net (fo=1, routed)           0.009     2.958    game_inst/i__carry__3_i_5__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  game_inst/i__carry__4_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     3.072    game_inst/i__carry__4_i_5__4_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.406 f  game_inst/i__carry__5_i_5__4/O[1]
                         net (fo=1, routed)           0.983     4.389    game_inst/pixel_in_paddle_left2[27]
    SLICE_X10Y76         LUT1 (Prop_lut1_I0_O)        0.303     4.692 r  game_inst/i__carry__5_i_1__4/O
                         net (fo=1, routed)           0.000     4.692    renderer_inst/_inferred__6/i__carry__6_0[3]
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.068 r  renderer_inst/_inferred__6/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.068    renderer_inst/_inferred__6/i__carry__5_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.185 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           1.502     6.687    vga_inst/VGA_B_OBUF[3]_inst_i_3_2[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.811 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.159     6.970    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.804     7.898    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.828    10.850    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.543    14.393 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.393    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.111ns  (logic 6.380ns (42.224%)  route 8.730ns (57.776%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.612    -0.855    game_inst/clk_out1
    SLICE_X1Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  game_inst/paddle_left_y_reg_reg[31]/Q
                         net (fo=154, routed)         2.595     2.196    game_inst/Q[6]
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.721 r  game_inst/i__carry__1_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.721    game_inst/i__carry__1_i_5__4_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  game_inst/i__carry__2_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.835    game_inst/i__carry__2_i_5__4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  game_inst/i__carry__3_i_5__4/CO[3]
                         net (fo=1, routed)           0.009     2.958    game_inst/i__carry__3_i_5__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  game_inst/i__carry__4_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     3.072    game_inst/i__carry__4_i_5__4_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.406 f  game_inst/i__carry__5_i_5__4/O[1]
                         net (fo=1, routed)           0.983     4.389    game_inst/pixel_in_paddle_left2[27]
    SLICE_X10Y76         LUT1 (Prop_lut1_I0_O)        0.303     4.692 r  game_inst/i__carry__5_i_1__4/O
                         net (fo=1, routed)           0.000     4.692    renderer_inst/_inferred__6/i__carry__6_0[3]
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.068 r  renderer_inst/_inferred__6/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.068    renderer_inst/_inferred__6/i__carry__5_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.185 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           1.502     6.687    vga_inst/VGA_B_OBUF[3]_inst_i_3_2[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.811 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.159     6.970    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.804     7.898    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.678    10.700    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.555    14.256 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.256    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.944ns  (logic 6.372ns (42.635%)  route 8.573ns (57.365%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.612    -0.855    game_inst/clk_out1
    SLICE_X1Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  game_inst/paddle_left_y_reg_reg[31]/Q
                         net (fo=154, routed)         2.595     2.196    game_inst/Q[6]
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.721 r  game_inst/i__carry__1_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.721    game_inst/i__carry__1_i_5__4_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  game_inst/i__carry__2_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.835    game_inst/i__carry__2_i_5__4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  game_inst/i__carry__3_i_5__4/CO[3]
                         net (fo=1, routed)           0.009     2.958    game_inst/i__carry__3_i_5__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  game_inst/i__carry__4_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     3.072    game_inst/i__carry__4_i_5__4_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.406 f  game_inst/i__carry__5_i_5__4/O[1]
                         net (fo=1, routed)           0.983     4.389    game_inst/pixel_in_paddle_left2[27]
    SLICE_X10Y76         LUT1 (Prop_lut1_I0_O)        0.303     4.692 r  game_inst/i__carry__5_i_1__4/O
                         net (fo=1, routed)           0.000     4.692    renderer_inst/_inferred__6/i__carry__6_0[3]
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.068 r  renderer_inst/_inferred__6/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.068    renderer_inst/_inferred__6/i__carry__5_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.185 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           1.502     6.687    vga_inst/VGA_B_OBUF[3]_inst_i_3_2[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.811 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.159     6.970    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.804     7.898    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.521    10.543    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.547    14.089 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.089    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ball_y_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.192ns  (logic 6.526ns (49.468%)  route 6.666ns (50.532%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X3Y85          FDSE                                         r  game_inst/ball_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[1]/Q
                         net (fo=15, routed)          1.885     1.493    game_inst/ball_y_reg_reg[31]_0[1]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.013 r  game_inst/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.013    game_inst/i__carry_i_5__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.130 r  game_inst/i__carry__0_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.130    game_inst/i__carry__0_i_5__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.247 r  game_inst/i__carry__1_i_5__2/CO[3]
                         net (fo=1, routed)           0.009     2.256    game_inst/i__carry__1_i_5__2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.373 r  game_inst/i__carry__2_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.373    game_inst/i__carry__2_i_5__2_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.490 r  game_inst/i__carry__3_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    game_inst/i__carry__3_i_5__2_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.813 f  game_inst/i__carry__4_i_5__2/O[1]
                         net (fo=1, routed)           1.113     3.926    game_inst/pixel_in_ball2[21]
    SLICE_X12Y77         LUT1 (Prop_lut1_I0_O)        0.306     4.232 r  game_inst/i__carry__4_i_3__2/O
                         net (fo=1, routed)           0.000     4.232    renderer_inst/_inferred__2/i__carry__5_0[1]
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  renderer_inst/_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.765    renderer_inst/_inferred__2/i__carry__4_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.882 r  renderer_inst/_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.882    renderer_inst/_inferred__2/i__carry__5_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 f  renderer_inst/_inferred__2/i__carry__6/CO[3]
                         net (fo=2, routed)           1.546     6.546    game_inst/VGA_R[0]_2[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     6.670 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.113     8.782    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         3.562    12.344 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.344    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ball_y_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.053ns  (logic 6.526ns (50.001%)  route 6.526ns (49.999%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X3Y85          FDSE                                         r  game_inst/ball_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[1]/Q
                         net (fo=15, routed)          1.885     1.493    game_inst/ball_y_reg_reg[31]_0[1]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.013 r  game_inst/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.013    game_inst/i__carry_i_5__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.130 r  game_inst/i__carry__0_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.130    game_inst/i__carry__0_i_5__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.247 r  game_inst/i__carry__1_i_5__2/CO[3]
                         net (fo=1, routed)           0.009     2.256    game_inst/i__carry__1_i_5__2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.373 r  game_inst/i__carry__2_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.373    game_inst/i__carry__2_i_5__2_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.490 r  game_inst/i__carry__3_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    game_inst/i__carry__3_i_5__2_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.813 f  game_inst/i__carry__4_i_5__2/O[1]
                         net (fo=1, routed)           1.113     3.926    game_inst/pixel_in_ball2[21]
    SLICE_X12Y77         LUT1 (Prop_lut1_I0_O)        0.306     4.232 r  game_inst/i__carry__4_i_3__2/O
                         net (fo=1, routed)           0.000     4.232    renderer_inst/_inferred__2/i__carry__5_0[1]
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  renderer_inst/_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.765    renderer_inst/_inferred__2/i__carry__4_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.882 r  renderer_inst/_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.882    renderer_inst/_inferred__2/i__carry__5_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 f  renderer_inst/_inferred__2/i__carry__6/CO[3]
                         net (fo=2, routed)           1.546     6.546    game_inst/VGA_R[0]_2[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     6.670 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.973     8.642    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         3.562    12.205 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.205    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ball_y_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.905ns  (logic 6.529ns (50.590%)  route 6.376ns (49.410%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X3Y85          FDSE                                         r  game_inst/ball_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[1]/Q
                         net (fo=15, routed)          1.885     1.493    game_inst/ball_y_reg_reg[31]_0[1]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.013 r  game_inst/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.013    game_inst/i__carry_i_5__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.130 r  game_inst/i__carry__0_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.130    game_inst/i__carry__0_i_5__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.247 r  game_inst/i__carry__1_i_5__2/CO[3]
                         net (fo=1, routed)           0.009     2.256    game_inst/i__carry__1_i_5__2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.373 r  game_inst/i__carry__2_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.373    game_inst/i__carry__2_i_5__2_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.490 r  game_inst/i__carry__3_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    game_inst/i__carry__3_i_5__2_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.813 f  game_inst/i__carry__4_i_5__2/O[1]
                         net (fo=1, routed)           1.113     3.926    game_inst/pixel_in_ball2[21]
    SLICE_X12Y77         LUT1 (Prop_lut1_I0_O)        0.306     4.232 r  game_inst/i__carry__4_i_3__2/O
                         net (fo=1, routed)           0.000     4.232    renderer_inst/_inferred__2/i__carry__5_0[1]
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  renderer_inst/_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.765    renderer_inst/_inferred__2/i__carry__4_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.882 r  renderer_inst/_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.882    renderer_inst/_inferred__2/i__carry__5_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 f  renderer_inst/_inferred__2/i__carry__6/CO[3]
                         net (fo=2, routed)           1.546     6.546    game_inst/VGA_R[0]_2[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     6.670 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.823     8.492    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.565    12.057 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.057    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ball_y_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.752ns  (logic 6.527ns (51.180%)  route 6.226ns (48.820%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X3Y85          FDSE                                         r  game_inst/ball_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[1]/Q
                         net (fo=15, routed)          1.885     1.493    game_inst/ball_y_reg_reg[31]_0[1]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.013 r  game_inst/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.013    game_inst/i__carry_i_5__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.130 r  game_inst/i__carry__0_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.130    game_inst/i__carry__0_i_5__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.247 r  game_inst/i__carry__1_i_5__2/CO[3]
                         net (fo=1, routed)           0.009     2.256    game_inst/i__carry__1_i_5__2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.373 r  game_inst/i__carry__2_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.373    game_inst/i__carry__2_i_5__2_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.490 r  game_inst/i__carry__3_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    game_inst/i__carry__3_i_5__2_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.813 f  game_inst/i__carry__4_i_5__2/O[1]
                         net (fo=1, routed)           1.113     3.926    game_inst/pixel_in_ball2[21]
    SLICE_X12Y77         LUT1 (Prop_lut1_I0_O)        0.306     4.232 r  game_inst/i__carry__4_i_3__2/O
                         net (fo=1, routed)           0.000     4.232    renderer_inst/_inferred__2/i__carry__5_0[1]
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  renderer_inst/_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.765    renderer_inst/_inferred__2/i__carry__4_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.882 r  renderer_inst/_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.882    renderer_inst/_inferred__2/i__carry__5_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 f  renderer_inst/_inferred__2/i__carry__6/CO[3]
                         net (fo=2, routed)           1.546     6.546    game_inst/VGA_R[0]_2[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     6.670 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.672     8.342    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         3.563    11.904 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.904    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.704ns  (logic 4.469ns (41.749%)  route 6.235ns (58.251%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.610    -0.857    vga_inst/clk_out1
    SLICE_X5Y81          FDRE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  vga_inst/h_count_reg[3]/Q
                         net (fo=10, routed)          0.985     0.584    vga_inst/out[3]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.152     0.736 r  vga_inst/VGA_HS_O_OBUF_inst_i_5/O
                         net (fo=3, routed)           1.025     1.761    vga_inst/VGA_HS_O_OBUF_inst_i_5_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.326     2.087 r  vga_inst/VGA_HS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.225     6.312    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.535     9.847 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     9.847    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.282ns  (logic 4.300ns (41.822%)  route 5.982ns (58.178%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.608    -0.859    vga_inst/clk_out1
    SLICE_X6Y70          FDRE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  vga_inst/v_count_reg[3]/Q
                         net (fo=18, routed)          1.056     0.715    vga_inst/v_count[3]
    SLICE_X7Y72          LUT6 (Prop_lut6_I3_O)        0.124     0.839 r  vga_inst/VGA_VS_O_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.797     1.636    vga_inst/VGA_VS_O_OBUF_inst_i_2_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.760 r  vga_inst/VGA_VS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.129     5.889    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.534     9.423 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     9.423    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.789ns (69.514%)  route 0.785ns (30.486%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.579    -0.568    vga_inst/clk_out1
    SLICE_X6Y71          FDRE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  vga_inst/v_count_reg[8]/Q
                         net (fo=15, routed)          0.239    -0.165    vga_inst/v_count[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.120 r  vga_inst/active1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.120    vga_inst/active1_carry_i_3_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.005 r  vga_inst/active1_carry/CO[3]
                         net (fo=1, routed)           0.009     0.004    vga_inst/active1_carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.080 r  vga_inst/active1_carry__0/CO[0]
                         net (fo=2, routed)           0.200     0.280    game_inst/CO[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.126     0.406 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.336     0.743    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         1.263     2.006 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.006    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.433ns (55.474%)  route 1.150ns (44.526%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.584    -0.563    vga_inst/clk_out1
    SLICE_X5Y83          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  vga_inst/h_count_reg[11]/Q
                         net (fo=15, routed)          0.437     0.015    vga_inst/out[11]
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.060 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.714     0.773    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     2.021 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.021    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.791ns (68.094%)  route 0.839ns (31.906%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.579    -0.568    vga_inst/clk_out1
    SLICE_X6Y71          FDRE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  vga_inst/v_count_reg[8]/Q
                         net (fo=15, routed)          0.239    -0.165    vga_inst/v_count[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.120 r  vga_inst/active1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.120    vga_inst/active1_carry_i_3_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.005 r  vga_inst/active1_carry/CO[3]
                         net (fo=1, routed)           0.009     0.004    vga_inst/active1_carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.080 r  vga_inst/active1_carry__0/CO[0]
                         net (fo=2, routed)           0.200     0.280    game_inst/CO[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.126     0.406 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.391     0.797    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         1.265     2.062 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.062    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.442ns (54.397%)  route 1.209ns (45.603%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.584    -0.563    vga_inst/clk_out1
    SLICE_X5Y83          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  vga_inst/h_count_reg[11]/Q
                         net (fo=15, routed)          0.437     0.015    vga_inst/out[11]
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.060 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.772     0.832    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.256     2.088 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.088    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.789ns (66.476%)  route 0.902ns (33.524%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.579    -0.568    vga_inst/clk_out1
    SLICE_X6Y71          FDRE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  vga_inst/v_count_reg[8]/Q
                         net (fo=15, routed)          0.239    -0.165    vga_inst/v_count[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.120 r  vga_inst/active1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.120    vga_inst/active1_carry_i_3_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.005 r  vga_inst/active1_carry/CO[3]
                         net (fo=1, routed)           0.009     0.004    vga_inst/active1_carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.080 r  vga_inst/active1_carry__0/CO[0]
                         net (fo=2, routed)           0.200     0.280    game_inst/CO[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.126     0.406 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.454     0.860    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         1.263     2.123 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.123    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.430ns (52.924%)  route 1.272ns (47.076%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.584    -0.563    vga_inst/clk_out1
    SLICE_X5Y83          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  vga_inst/h_count_reg[11]/Q
                         net (fo=15, routed)          0.437     0.015    vga_inst/out[11]
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.060 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.835     0.895    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         1.244     2.138 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.138    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.788ns (65.185%)  route 0.955ns (34.815%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.579    -0.568    vga_inst/clk_out1
    SLICE_X6Y71          FDRE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  vga_inst/v_count_reg[8]/Q
                         net (fo=15, routed)          0.239    -0.165    vga_inst/v_count[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.120 r  vga_inst/active1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.120    vga_inst/active1_carry_i_3_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.005 r  vga_inst/active1_carry/CO[3]
                         net (fo=1, routed)           0.009     0.004    vga_inst/active1_carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.080 r  vga_inst/active1_carry__0/CO[0]
                         net (fo=2, routed)           0.200     0.280    game_inst/CO[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.126     0.406 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.507     0.913    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         1.262     2.176 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.176    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.432ns (51.951%)  route 1.325ns (48.049%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.584    -0.563    vga_inst/clk_out1
    SLICE_X5Y83          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  vga_inst/h_count_reg[11]/Q
                         net (fo=15, routed)          0.437     0.015    vga_inst/out[11]
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.060 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.888     0.948    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.246     2.194 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.194    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.001ns  (logic 1.444ns (48.128%)  route 1.556ns (51.872%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.580    -0.567    vga_inst/clk_out1
    SLICE_X6Y70          FDRE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  vga_inst/v_count_reg[3]/Q
                         net (fo=18, routed)          0.182    -0.221    vga_inst/v_count[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  vga_inst/VGA_VS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.375     1.198    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.235     2.433 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     2.433    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.330ns  (logic 1.422ns (42.691%)  route 1.908ns (57.309%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.584    -0.563    vga_inst/clk_out1
    SLICE_X5Y83          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  vga_inst/h_count_reg[11]/Q
                         net (fo=15, routed)          0.467     0.045    vga_inst/out[11]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.045     0.090 r  vga_inst/VGA_HS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.441     1.531    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.236     2.767 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     2.767    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.391ns  (logic 6.371ns (41.392%)  route 9.020ns (58.608%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.612    -0.855    game_inst/clk_out1
    SLICE_X1Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  game_inst/paddle_left_y_reg_reg[31]/Q
                         net (fo=154, routed)         2.595     2.196    game_inst/Q[6]
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.721 r  game_inst/i__carry__1_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.721    game_inst/i__carry__1_i_5__4_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  game_inst/i__carry__2_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.835    game_inst/i__carry__2_i_5__4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  game_inst/i__carry__3_i_5__4/CO[3]
                         net (fo=1, routed)           0.009     2.958    game_inst/i__carry__3_i_5__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  game_inst/i__carry__4_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     3.072    game_inst/i__carry__4_i_5__4_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.406 f  game_inst/i__carry__5_i_5__4/O[1]
                         net (fo=1, routed)           0.983     4.389    game_inst/pixel_in_paddle_left2[27]
    SLICE_X10Y76         LUT1 (Prop_lut1_I0_O)        0.303     4.692 r  game_inst/i__carry__5_i_1__4/O
                         net (fo=1, routed)           0.000     4.692    renderer_inst/_inferred__6/i__carry__6_0[3]
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.068 r  renderer_inst/_inferred__6/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.068    renderer_inst/_inferred__6/i__carry__5_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.185 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           1.502     6.687    vga_inst/VGA_B_OBUF[3]_inst_i_3_2[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.811 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.159     6.970    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.804     7.898    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.968    10.990    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.546    14.536 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.536    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.248ns  (logic 6.368ns (41.762%)  route 8.880ns (58.238%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.612    -0.855    game_inst/clk_out1
    SLICE_X1Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  game_inst/paddle_left_y_reg_reg[31]/Q
                         net (fo=154, routed)         2.595     2.196    game_inst/Q[6]
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.721 r  game_inst/i__carry__1_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.721    game_inst/i__carry__1_i_5__4_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  game_inst/i__carry__2_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.835    game_inst/i__carry__2_i_5__4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  game_inst/i__carry__3_i_5__4/CO[3]
                         net (fo=1, routed)           0.009     2.958    game_inst/i__carry__3_i_5__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  game_inst/i__carry__4_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     3.072    game_inst/i__carry__4_i_5__4_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.406 f  game_inst/i__carry__5_i_5__4/O[1]
                         net (fo=1, routed)           0.983     4.389    game_inst/pixel_in_paddle_left2[27]
    SLICE_X10Y76         LUT1 (Prop_lut1_I0_O)        0.303     4.692 r  game_inst/i__carry__5_i_1__4/O
                         net (fo=1, routed)           0.000     4.692    renderer_inst/_inferred__6/i__carry__6_0[3]
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.068 r  renderer_inst/_inferred__6/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.068    renderer_inst/_inferred__6/i__carry__5_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.185 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           1.502     6.687    vga_inst/VGA_B_OBUF[3]_inst_i_3_2[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.811 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.159     6.970    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.804     7.898    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.828    10.850    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.543    14.393 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.393    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.111ns  (logic 6.380ns (42.224%)  route 8.730ns (57.776%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.612    -0.855    game_inst/clk_out1
    SLICE_X1Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  game_inst/paddle_left_y_reg_reg[31]/Q
                         net (fo=154, routed)         2.595     2.196    game_inst/Q[6]
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.721 r  game_inst/i__carry__1_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.721    game_inst/i__carry__1_i_5__4_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  game_inst/i__carry__2_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.835    game_inst/i__carry__2_i_5__4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  game_inst/i__carry__3_i_5__4/CO[3]
                         net (fo=1, routed)           0.009     2.958    game_inst/i__carry__3_i_5__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  game_inst/i__carry__4_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     3.072    game_inst/i__carry__4_i_5__4_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.406 f  game_inst/i__carry__5_i_5__4/O[1]
                         net (fo=1, routed)           0.983     4.389    game_inst/pixel_in_paddle_left2[27]
    SLICE_X10Y76         LUT1 (Prop_lut1_I0_O)        0.303     4.692 r  game_inst/i__carry__5_i_1__4/O
                         net (fo=1, routed)           0.000     4.692    renderer_inst/_inferred__6/i__carry__6_0[3]
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.068 r  renderer_inst/_inferred__6/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.068    renderer_inst/_inferred__6/i__carry__5_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.185 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           1.502     6.687    vga_inst/VGA_B_OBUF[3]_inst_i_3_2[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.811 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.159     6.970    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.804     7.898    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.678    10.700    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.555    14.256 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.256    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/paddle_left_y_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.944ns  (logic 6.372ns (42.635%)  route 8.573ns (57.365%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.612    -0.855    game_inst/clk_out1
    SLICE_X1Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  game_inst/paddle_left_y_reg_reg[31]/Q
                         net (fo=154, routed)         2.595     2.196    game_inst/Q[6]
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     2.721 r  game_inst/i__carry__1_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.721    game_inst/i__carry__1_i_5__4_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  game_inst/i__carry__2_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     2.835    game_inst/i__carry__2_i_5__4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  game_inst/i__carry__3_i_5__4/CO[3]
                         net (fo=1, routed)           0.009     2.958    game_inst/i__carry__3_i_5__4_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.072 r  game_inst/i__carry__4_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     3.072    game_inst/i__carry__4_i_5__4_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.406 f  game_inst/i__carry__5_i_5__4/O[1]
                         net (fo=1, routed)           0.983     4.389    game_inst/pixel_in_paddle_left2[27]
    SLICE_X10Y76         LUT1 (Prop_lut1_I0_O)        0.303     4.692 r  game_inst/i__carry__5_i_1__4/O
                         net (fo=1, routed)           0.000     4.692    renderer_inst/_inferred__6/i__carry__6_0[3]
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.068 r  renderer_inst/_inferred__6/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.068    renderer_inst/_inferred__6/i__carry__5_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.185 f  renderer_inst/_inferred__6/i__carry__6/CO[3]
                         net (fo=1, routed)           1.502     6.687    vga_inst/VGA_B_OBUF[3]_inst_i_3_2[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.811 r  vga_inst/VGA_B_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.159     6.970    vga_inst/VGA_B_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  vga_inst/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.804     7.898    vga_inst/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.022 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.521    10.543    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.547    14.089 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.089    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ball_y_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.192ns  (logic 6.526ns (49.468%)  route 6.666ns (50.532%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X3Y85          FDSE                                         r  game_inst/ball_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[1]/Q
                         net (fo=15, routed)          1.885     1.493    game_inst/ball_y_reg_reg[31]_0[1]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.013 r  game_inst/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.013    game_inst/i__carry_i_5__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.130 r  game_inst/i__carry__0_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.130    game_inst/i__carry__0_i_5__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.247 r  game_inst/i__carry__1_i_5__2/CO[3]
                         net (fo=1, routed)           0.009     2.256    game_inst/i__carry__1_i_5__2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.373 r  game_inst/i__carry__2_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.373    game_inst/i__carry__2_i_5__2_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.490 r  game_inst/i__carry__3_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    game_inst/i__carry__3_i_5__2_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.813 f  game_inst/i__carry__4_i_5__2/O[1]
                         net (fo=1, routed)           1.113     3.926    game_inst/pixel_in_ball2[21]
    SLICE_X12Y77         LUT1 (Prop_lut1_I0_O)        0.306     4.232 r  game_inst/i__carry__4_i_3__2/O
                         net (fo=1, routed)           0.000     4.232    renderer_inst/_inferred__2/i__carry__5_0[1]
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  renderer_inst/_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.765    renderer_inst/_inferred__2/i__carry__4_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.882 r  renderer_inst/_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.882    renderer_inst/_inferred__2/i__carry__5_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 f  renderer_inst/_inferred__2/i__carry__6/CO[3]
                         net (fo=2, routed)           1.546     6.546    game_inst/VGA_R[0]_2[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     6.670 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.113     8.782    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         3.562    12.344 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.344    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ball_y_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.053ns  (logic 6.526ns (50.001%)  route 6.526ns (49.999%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X3Y85          FDSE                                         r  game_inst/ball_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[1]/Q
                         net (fo=15, routed)          1.885     1.493    game_inst/ball_y_reg_reg[31]_0[1]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.013 r  game_inst/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.013    game_inst/i__carry_i_5__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.130 r  game_inst/i__carry__0_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.130    game_inst/i__carry__0_i_5__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.247 r  game_inst/i__carry__1_i_5__2/CO[3]
                         net (fo=1, routed)           0.009     2.256    game_inst/i__carry__1_i_5__2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.373 r  game_inst/i__carry__2_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.373    game_inst/i__carry__2_i_5__2_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.490 r  game_inst/i__carry__3_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    game_inst/i__carry__3_i_5__2_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.813 f  game_inst/i__carry__4_i_5__2/O[1]
                         net (fo=1, routed)           1.113     3.926    game_inst/pixel_in_ball2[21]
    SLICE_X12Y77         LUT1 (Prop_lut1_I0_O)        0.306     4.232 r  game_inst/i__carry__4_i_3__2/O
                         net (fo=1, routed)           0.000     4.232    renderer_inst/_inferred__2/i__carry__5_0[1]
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  renderer_inst/_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.765    renderer_inst/_inferred__2/i__carry__4_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.882 r  renderer_inst/_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.882    renderer_inst/_inferred__2/i__carry__5_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 f  renderer_inst/_inferred__2/i__carry__6/CO[3]
                         net (fo=2, routed)           1.546     6.546    game_inst/VGA_R[0]_2[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     6.670 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.973     8.642    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         3.562    12.205 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.205    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ball_y_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.905ns  (logic 6.529ns (50.590%)  route 6.376ns (49.410%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X3Y85          FDSE                                         r  game_inst/ball_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[1]/Q
                         net (fo=15, routed)          1.885     1.493    game_inst/ball_y_reg_reg[31]_0[1]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.013 r  game_inst/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.013    game_inst/i__carry_i_5__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.130 r  game_inst/i__carry__0_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.130    game_inst/i__carry__0_i_5__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.247 r  game_inst/i__carry__1_i_5__2/CO[3]
                         net (fo=1, routed)           0.009     2.256    game_inst/i__carry__1_i_5__2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.373 r  game_inst/i__carry__2_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.373    game_inst/i__carry__2_i_5__2_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.490 r  game_inst/i__carry__3_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    game_inst/i__carry__3_i_5__2_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.813 f  game_inst/i__carry__4_i_5__2/O[1]
                         net (fo=1, routed)           1.113     3.926    game_inst/pixel_in_ball2[21]
    SLICE_X12Y77         LUT1 (Prop_lut1_I0_O)        0.306     4.232 r  game_inst/i__carry__4_i_3__2/O
                         net (fo=1, routed)           0.000     4.232    renderer_inst/_inferred__2/i__carry__5_0[1]
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  renderer_inst/_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.765    renderer_inst/_inferred__2/i__carry__4_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.882 r  renderer_inst/_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.882    renderer_inst/_inferred__2/i__carry__5_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 f  renderer_inst/_inferred__2/i__carry__6/CO[3]
                         net (fo=2, routed)           1.546     6.546    game_inst/VGA_R[0]_2[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     6.670 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.823     8.492    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.565    12.057 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.057    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ball_y_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.752ns  (logic 6.527ns (51.180%)  route 6.226ns (48.820%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.848    game_inst/clk_out1
    SLICE_X3Y85          FDSE                                         r  game_inst/ball_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456    -0.392 r  game_inst/ball_y_reg_reg[1]/Q
                         net (fo=15, routed)          1.885     1.493    game_inst/ball_y_reg_reg[31]_0[1]
    SLICE_X8Y72          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.013 r  game_inst/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.013    game_inst/i__carry_i_5__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.130 r  game_inst/i__carry__0_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.130    game_inst/i__carry__0_i_5__2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.247 r  game_inst/i__carry__1_i_5__2/CO[3]
                         net (fo=1, routed)           0.009     2.256    game_inst/i__carry__1_i_5__2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.373 r  game_inst/i__carry__2_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.373    game_inst/i__carry__2_i_5__2_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.490 r  game_inst/i__carry__3_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     2.490    game_inst/i__carry__3_i_5__2_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.813 f  game_inst/i__carry__4_i_5__2/O[1]
                         net (fo=1, routed)           1.113     3.926    game_inst/pixel_in_ball2[21]
    SLICE_X12Y77         LUT1 (Prop_lut1_I0_O)        0.306     4.232 r  game_inst/i__carry__4_i_3__2/O
                         net (fo=1, routed)           0.000     4.232    renderer_inst/_inferred__2/i__carry__5_0[1]
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  renderer_inst/_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.765    renderer_inst/_inferred__2/i__carry__4_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.882 r  renderer_inst/_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.882    renderer_inst/_inferred__2/i__carry__5_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 f  renderer_inst/_inferred__2/i__carry__6/CO[3]
                         net (fo=2, routed)           1.546     6.546    game_inst/VGA_R[0]_2[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     6.670 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.672     8.342    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         3.563    11.904 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.904    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.704ns  (logic 4.469ns (41.749%)  route 6.235ns (58.251%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.610    -0.857    vga_inst/clk_out1
    SLICE_X5Y81          FDRE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  vga_inst/h_count_reg[3]/Q
                         net (fo=10, routed)          0.985     0.584    vga_inst/out[3]
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.152     0.736 r  vga_inst/VGA_HS_O_OBUF_inst_i_5/O
                         net (fo=3, routed)           1.025     1.761    vga_inst/VGA_HS_O_OBUF_inst_i_5_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.326     2.087 r  vga_inst/VGA_HS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.225     6.312    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.535     9.847 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     9.847    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.282ns  (logic 4.300ns (41.822%)  route 5.982ns (58.178%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.608    -0.859    vga_inst/clk_out1
    SLICE_X6Y70          FDRE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  vga_inst/v_count_reg[3]/Q
                         net (fo=18, routed)          1.056     0.715    vga_inst/v_count[3]
    SLICE_X7Y72          LUT6 (Prop_lut6_I3_O)        0.124     0.839 r  vga_inst/VGA_VS_O_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.797     1.636    vga_inst/VGA_VS_O_OBUF_inst_i_2_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124     1.760 r  vga_inst/VGA_VS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.129     5.889    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.534     9.423 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     9.423    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.789ns (69.514%)  route 0.785ns (30.486%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.579    -0.568    vga_inst/clk_out1
    SLICE_X6Y71          FDRE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  vga_inst/v_count_reg[8]/Q
                         net (fo=15, routed)          0.239    -0.165    vga_inst/v_count[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.120 r  vga_inst/active1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.120    vga_inst/active1_carry_i_3_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.005 r  vga_inst/active1_carry/CO[3]
                         net (fo=1, routed)           0.009     0.004    vga_inst/active1_carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.080 r  vga_inst/active1_carry__0/CO[0]
                         net (fo=2, routed)           0.200     0.280    game_inst/CO[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.126     0.406 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.336     0.743    VGA_R_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         1.263     2.006 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.006    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.433ns (55.474%)  route 1.150ns (44.526%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.584    -0.563    vga_inst/clk_out1
    SLICE_X5Y83          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  vga_inst/h_count_reg[11]/Q
                         net (fo=15, routed)          0.437     0.015    vga_inst/out[11]
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.060 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.714     0.773    VGA_B_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     2.021 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.021    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.791ns (68.094%)  route 0.839ns (31.906%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.579    -0.568    vga_inst/clk_out1
    SLICE_X6Y71          FDRE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  vga_inst/v_count_reg[8]/Q
                         net (fo=15, routed)          0.239    -0.165    vga_inst/v_count[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.120 r  vga_inst/active1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.120    vga_inst/active1_carry_i_3_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.005 r  vga_inst/active1_carry/CO[3]
                         net (fo=1, routed)           0.009     0.004    vga_inst/active1_carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.080 r  vga_inst/active1_carry__0/CO[0]
                         net (fo=2, routed)           0.200     0.280    game_inst/CO[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.126     0.406 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.391     0.797    VGA_R_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         1.265     2.062 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.062    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.442ns (54.397%)  route 1.209ns (45.603%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.584    -0.563    vga_inst/clk_out1
    SLICE_X5Y83          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  vga_inst/h_count_reg[11]/Q
                         net (fo=15, routed)          0.437     0.015    vga_inst/out[11]
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.060 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.772     0.832    VGA_B_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.256     2.088 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.088    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.789ns (66.476%)  route 0.902ns (33.524%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.579    -0.568    vga_inst/clk_out1
    SLICE_X6Y71          FDRE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  vga_inst/v_count_reg[8]/Q
                         net (fo=15, routed)          0.239    -0.165    vga_inst/v_count[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.120 r  vga_inst/active1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.120    vga_inst/active1_carry_i_3_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.005 r  vga_inst/active1_carry/CO[3]
                         net (fo=1, routed)           0.009     0.004    vga_inst/active1_carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.080 r  vga_inst/active1_carry__0/CO[0]
                         net (fo=2, routed)           0.200     0.280    game_inst/CO[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.126     0.406 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.454     0.860    VGA_R_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         1.263     2.123 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.123    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.430ns (52.924%)  route 1.272ns (47.076%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.584    -0.563    vga_inst/clk_out1
    SLICE_X5Y83          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  vga_inst/h_count_reg[11]/Q
                         net (fo=15, routed)          0.437     0.015    vga_inst/out[11]
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.060 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.835     0.895    VGA_B_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         1.244     2.138 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.138    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.788ns (65.185%)  route 0.955ns (34.815%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.579    -0.568    vga_inst/clk_out1
    SLICE_X6Y71          FDRE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  vga_inst/v_count_reg[8]/Q
                         net (fo=15, routed)          0.239    -0.165    vga_inst/v_count[8]
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.045    -0.120 r  vga_inst/active1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.120    vga_inst/active1_carry_i_3_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.005 r  vga_inst/active1_carry/CO[3]
                         net (fo=1, routed)           0.009     0.004    vga_inst/active1_carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.080 r  vga_inst/active1_carry__0/CO[0]
                         net (fo=2, routed)           0.200     0.280    game_inst/CO[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.126     0.406 r  game_inst/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.507     0.913    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         1.262     2.176 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.176    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.432ns (51.951%)  route 1.325ns (48.049%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.584    -0.563    vga_inst/clk_out1
    SLICE_X5Y83          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  vga_inst/h_count_reg[11]/Q
                         net (fo=15, routed)          0.437     0.015    vga_inst/out[11]
    SLICE_X3Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.060 r  vga_inst/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.888     0.948    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.246     2.194 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.194    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.001ns  (logic 1.444ns (48.128%)  route 1.556ns (51.872%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.580    -0.567    vga_inst/clk_out1
    SLICE_X6Y70          FDRE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  vga_inst/v_count_reg[3]/Q
                         net (fo=18, routed)          0.182    -0.221    vga_inst/v_count[3]
    SLICE_X7Y71          LUT6 (Prop_lut6_I3_O)        0.045    -0.176 r  vga_inst/VGA_VS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.375     1.198    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.235     2.433 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     2.433    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.330ns  (logic 1.422ns (42.691%)  route 1.908ns (57.309%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.584    -0.563    vga_inst/clk_out1
    SLICE_X5Y83          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  vga_inst/h_count_reg[11]/Q
                         net (fo=15, routed)          0.467     0.045    vga_inst/out[11]
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.045     0.090 r  vga_inst/VGA_HS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.441     1.531    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.236     2.767 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     2.767    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           223 Endpoints
Min Delay           223 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.367ns  (logic 1.665ns (22.600%)  route 5.702ns (77.400%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          3.888     5.429    game_inst/SW_IBUF[0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=10, routed)          1.814     7.367    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.492    -1.460    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.367ns  (logic 1.665ns (22.600%)  route 5.702ns (77.400%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          3.888     5.429    game_inst/SW_IBUF[0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=10, routed)          1.814     7.367    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.492    -1.460    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.335ns  (logic 1.778ns (24.244%)  route 5.556ns (75.756%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         1.530     1.530 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          4.054     5.584    game_inst/BTN_IBUF[2]
    SLICE_X12Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.708 r  game_inst/paddle_left_y_reg[8]_i_2/O
                         net (fo=1, routed)           1.503     7.211    game_inst/paddle_left_y_reg[8]_i_2_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I2_O)        0.124     7.335 r  game_inst/paddle_left_y_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.335    game_inst/paddle_left_y_reg[8]
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.492    -1.460    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.321ns  (logic 1.665ns (22.743%)  route 5.656ns (77.257%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          3.888     5.429    game_inst/SW_IBUF[0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=10, routed)          1.767     7.321    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X0Y70          FDRE                                         r  game_inst/paddle_left_y_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.495    -1.457    game_inst/clk_out1
    SLICE_X0Y70          FDRE                                         r  game_inst/paddle_left_y_reg_reg[1]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.115ns  (logic 1.778ns (24.991%)  route 5.337ns (75.009%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         1.530     1.530 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          3.882     5.412    game_inst/BTN_IBUF[2]
    SLICE_X12Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  game_inst/paddle_left_y_reg[9]_i_2/O
                         net (fo=1, routed)           1.456     6.991    game_inst/paddle_left_y_reg[9]_i_2_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.124     7.115 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.115    game_inst/paddle_left_y_reg[9]
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.492    -1.460    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.077ns  (logic 1.665ns (23.527%)  route 5.412ns (76.473%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          4.175     5.716    game_inst/SW_IBUF[0]
    SLICE_X13Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.840 r  game_inst/paddle_left_y_reg[31]_i_2/O
                         net (fo=1, routed)           1.237     7.077    game_inst/paddle_left_y_reg[11]
    SLICE_X1Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.495    -1.457    game_inst/clk_out1
    SLICE_X1Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.044ns  (logic 1.665ns (23.637%)  route 5.379ns (76.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          3.888     5.429    game_inst/SW_IBUF[0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=10, routed)          1.490     7.044    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.494    -1.458    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.044ns  (logic 1.665ns (23.637%)  route 5.379ns (76.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          3.888     5.429    game_inst/SW_IBUF[0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=10, routed)          1.490     7.044    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.494    -1.458    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.044ns  (logic 1.665ns (23.637%)  route 5.379ns (76.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          3.888     5.429    game_inst/SW_IBUF[0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=10, routed)          1.490     7.044    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.494    -1.458    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.021ns  (logic 1.665ns (23.715%)  route 5.356ns (76.285%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          5.356     6.897    game_inst/SW_IBUF[0]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.021 r  game_inst/paddle_right_y_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.021    game_inst/paddle_right_y_reg__0[1]
    SLICE_X3Y78          FDRE                                         r  game_inst/paddle_right_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.494    -1.458    game_inst/clk_out1
    SLICE_X3Y78          FDRE                                         r  game_inst/paddle_right_y_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_x_reg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.308ns (25.480%)  route 0.901ns (74.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          0.901     1.209    game_inst/SW_IBUF[0]
    SLICE_X4Y95          FDSE                                         r  game_inst/ball_x_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.860    -0.795    game_inst/clk_out1
    SLICE_X4Y95          FDSE                                         r  game_inst/ball_x_reg_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_x_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.308ns (24.342%)  route 0.958ns (75.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          0.958     1.266    game_inst/SW_IBUF[0]
    SLICE_X7Y95          FDRE                                         r  game_inst/ball_x_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.860    -0.795    game_inst/clk_out1
    SLICE_X7Y95          FDRE                                         r  game_inst/ball_x_reg_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.353ns (25.099%)  route 1.054ns (74.901%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 f  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          1.054     1.362    game_inst/SW_IBUF[0]
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.045     1.407 r  game_inst/ball_vy[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.407    game_inst/ball_vy[2]_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  game_inst/ball_vy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.861    -0.794    game_inst/clk_out1
    SLICE_X6Y97          FDRE                                         r  game_inst/ball_vy_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/game_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.353ns (22.762%)  route 1.198ns (77.238%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 f  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          1.198     1.507    game_inst/SW_IBUF[0]
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.552 r  game_inst/game_tick_i_1/O
                         net (fo=1, routed)           0.000     1.552    game_inst/game_tick_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  game_inst/game_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.861    -0.793    game_inst/clk_out1
    SLICE_X1Y93          FDRE                                         r  game_inst/game_tick_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_x_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.308ns (19.791%)  route 1.249ns (80.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          1.249     1.557    game_inst/SW_IBUF[0]
    SLICE_X6Y86          FDSE                                         r  game_inst/ball_x_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.855    -0.800    game_inst/clk_out1
    SLICE_X6Y86          FDSE                                         r  game_inst/ball_x_reg_reg[2]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.343ns (21.816%)  route 1.228ns (78.184%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          1.228     1.525    game_inst/BTN_IBUF[2]
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.570 r  game_inst/paddle_left_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.570    game_inst/paddle_left_y_reg[3]
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.343ns (21.602%)  route 1.243ns (78.398%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          1.243     1.541    game_inst/BTN_IBUF[2]
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.045     1.586 r  game_inst/paddle_left_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.586    game_inst/paddle_left_y_reg[7]
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.343ns (21.103%)  route 1.281ns (78.897%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          1.281     1.578    game_inst/BTN_IBUF[2]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.623 r  game_inst/paddle_left_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.623    game_inst/paddle_left_y_reg[2]
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.353ns (20.964%)  route 1.331ns (79.036%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          1.197     1.506    game_inst/SW_IBUF[0]
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.551 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=22, routed)          0.134     1.685    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  game_inst/tick_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.860    -0.794    game_inst/clk_out1
    SLICE_X0Y92          FDRE                                         r  game_inst/tick_counter_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.353ns (20.964%)  route 1.331ns (79.036%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          1.197     1.506    game_inst/SW_IBUF[0]
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.551 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=22, routed)          0.134     1.685    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  game_inst/tick_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.860    -0.794    game_inst/clk_out1
    SLICE_X0Y92          FDRE                                         r  game_inst/tick_counter_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           223 Endpoints
Min Delay           223 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.367ns  (logic 1.665ns (22.600%)  route 5.702ns (77.400%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          3.888     5.429    game_inst/SW_IBUF[0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=10, routed)          1.814     7.367    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.492    -1.460    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.367ns  (logic 1.665ns (22.600%)  route 5.702ns (77.400%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          3.888     5.429    game_inst/SW_IBUF[0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=10, routed)          1.814     7.367    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.492    -1.460    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.335ns  (logic 1.778ns (24.244%)  route 5.556ns (75.756%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         1.530     1.530 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          4.054     5.584    game_inst/BTN_IBUF[2]
    SLICE_X12Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.708 r  game_inst/paddle_left_y_reg[8]_i_2/O
                         net (fo=1, routed)           1.503     7.211    game_inst/paddle_left_y_reg[8]_i_2_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I2_O)        0.124     7.335 r  game_inst/paddle_left_y_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.335    game_inst/paddle_left_y_reg[8]
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.492    -1.460    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.321ns  (logic 1.665ns (22.743%)  route 5.656ns (77.257%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          3.888     5.429    game_inst/SW_IBUF[0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=10, routed)          1.767     7.321    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X0Y70          FDRE                                         r  game_inst/paddle_left_y_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.495    -1.457    game_inst/clk_out1
    SLICE_X0Y70          FDRE                                         r  game_inst/paddle_left_y_reg_reg[1]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.115ns  (logic 1.778ns (24.991%)  route 5.337ns (75.009%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         1.530     1.530 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          3.882     5.412    game_inst/BTN_IBUF[2]
    SLICE_X12Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.536 r  game_inst/paddle_left_y_reg[9]_i_2/O
                         net (fo=1, routed)           1.456     6.991    game_inst/paddle_left_y_reg[9]_i_2_n_0
    SLICE_X0Y72          LUT5 (Prop_lut5_I1_O)        0.124     7.115 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.115    game_inst/paddle_left_y_reg[9]
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.492    -1.460    game_inst/clk_out1
    SLICE_X0Y72          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.077ns  (logic 1.665ns (23.527%)  route 5.412ns (76.473%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          4.175     5.716    game_inst/SW_IBUF[0]
    SLICE_X13Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.840 r  game_inst/paddle_left_y_reg[31]_i_2/O
                         net (fo=1, routed)           1.237     7.077    game_inst/paddle_left_y_reg[11]
    SLICE_X1Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.495    -1.457    game_inst/clk_out1
    SLICE_X1Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.044ns  (logic 1.665ns (23.637%)  route 5.379ns (76.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          3.888     5.429    game_inst/SW_IBUF[0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=10, routed)          1.490     7.044    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.494    -1.458    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.044ns  (logic 1.665ns (23.637%)  route 5.379ns (76.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          3.888     5.429    game_inst/SW_IBUF[0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=10, routed)          1.490     7.044    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.494    -1.458    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.044ns  (logic 1.665ns (23.637%)  route 5.379ns (76.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          3.888     5.429    game_inst/SW_IBUF[0]
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.553 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=10, routed)          1.490     7.044    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.494    -1.458    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_right_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.021ns  (logic 1.665ns (23.715%)  route 5.356ns (76.285%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 f  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          5.356     6.897    game_inst/SW_IBUF[0]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.021 r  game_inst/paddle_right_y_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.021    game_inst/paddle_right_y_reg__0[1]
    SLICE_X3Y78          FDRE                                         r  game_inst/paddle_right_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         1.494    -1.458    game_inst/clk_out1
    SLICE_X3Y78          FDRE                                         r  game_inst/paddle_right_y_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_x_reg_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.308ns (25.480%)  route 0.901ns (74.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          0.901     1.209    game_inst/SW_IBUF[0]
    SLICE_X4Y95          FDSE                                         r  game_inst/ball_x_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.860    -0.795    game_inst/clk_out1
    SLICE_X4Y95          FDSE                                         r  game_inst/ball_x_reg_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_x_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.308ns (24.342%)  route 0.958ns (75.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          0.958     1.266    game_inst/SW_IBUF[0]
    SLICE_X7Y95          FDRE                                         r  game_inst/ball_x_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.860    -0.795    game_inst/clk_out1
    SLICE_X7Y95          FDRE                                         r  game_inst/ball_x_reg_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.353ns (25.099%)  route 1.054ns (74.901%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 f  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          1.054     1.362    game_inst/SW_IBUF[0]
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.045     1.407 r  game_inst/ball_vy[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.407    game_inst/ball_vy[2]_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  game_inst/ball_vy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.861    -0.794    game_inst/clk_out1
    SLICE_X6Y97          FDRE                                         r  game_inst/ball_vy_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/game_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.353ns (22.762%)  route 1.198ns (77.238%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 f  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          1.198     1.507    game_inst/SW_IBUF[0]
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.552 r  game_inst/game_tick_i_1/O
                         net (fo=1, routed)           0.000     1.552    game_inst/game_tick_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  game_inst/game_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.861    -0.793    game_inst/clk_out1
    SLICE_X1Y93          FDRE                                         r  game_inst/game_tick_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_x_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.308ns (19.791%)  route 1.249ns (80.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          1.249     1.557    game_inst/SW_IBUF[0]
    SLICE_X6Y86          FDSE                                         r  game_inst/ball_x_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.855    -0.800    game_inst/clk_out1
    SLICE_X6Y86          FDSE                                         r  game_inst/ball_x_reg_reg[2]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.343ns (21.816%)  route 1.228ns (78.184%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          1.228     1.525    game_inst/BTN_IBUF[2]
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.570 r  game_inst/paddle_left_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.570    game_inst/paddle_left_y_reg[3]
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.343ns (21.602%)  route 1.243ns (78.398%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          1.243     1.541    game_inst/BTN_IBUF[2]
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.045     1.586 r  game_inst/paddle_left_y_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.586    game_inst/paddle_left_y_reg[7]
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X0Y71          FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.343ns (21.103%)  route 1.281ns (78.897%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=10, routed)          1.281     1.578    game_inst/BTN_IBUF[2]
    SLICE_X1Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.623 r  game_inst/paddle_left_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.623    game_inst/paddle_left_y_reg[2]
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.850    -0.805    game_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.353ns (20.964%)  route 1.331ns (79.036%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          1.197     1.506    game_inst/SW_IBUF[0]
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.551 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=22, routed)          0.134     1.685    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  game_inst/tick_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.860    -0.794    game_inst/clk_out1
    SLICE_X0Y92          FDRE                                         r  game_inst/tick_counter_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/tick_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.353ns (20.964%)  route 1.331ns (79.036%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=42, routed)          1.197     1.506    game_inst/SW_IBUF[0]
    SLICE_X1Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.551 r  game_inst/tick_counter[0]_i_1/O
                         net (fo=22, routed)          0.134     1.685    game_inst/tick_counter[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  game_inst/tick_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=196, routed)         0.860    -0.794    game_inst/clk_out1
    SLICE_X0Y92          FDRE                                         r  game_inst/tick_counter_reg[1]/C





