<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="schelet.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="signal_generation_unit_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="unitTest.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="unitTest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="unitTest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="unitTest.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="unitTest.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="unitTest.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="unitTest.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="unitTest.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="unitTest.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="unitTest.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="unitTest.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="unitTest.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="unitTest.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="unitTest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="unitTest.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="unitTest.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="unitTest.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="unitTest.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="unitTest.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="unitTestCpu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="unitTestCpu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="unitTestCpu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="unitTest_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="unitTest_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="unitTest_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="unitTest_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="unitTest_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="unitTest_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="unitTest_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="unitTest_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="unitTest_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="unitTest_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="unitTest_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="unitTest_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="unitTest_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1635835383" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1635835383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635838452" xil_pn:in_ck="-2123398552328272486" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1635838452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="bus_interface_unit.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="decode_unit.v"/>
      <outfile xil_pn:name="defines.vh"/>
      <outfile xil_pn:name="reg_file_interface_unit.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="rom.v"/>
      <outfile xil_pn:name="signal_generation_unit.v"/>
      <outfile xil_pn:name="sram.v"/>
      <outfile xil_pn:name="state_machine.v"/>
      <outfile xil_pn:name="unitTest.v"/>
      <outfile xil_pn:name="unitTestCpu.v"/>
    </transform>
    <transform xil_pn:end_ts="1635838505" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4241186935714953471" xil_pn:start_ts="1635838505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635838505" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4754538325300440765" xil_pn:start_ts="1635838505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635835383" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5030975620450769956" xil_pn:start_ts="1635835383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635838452" xil_pn:in_ck="-2123398552328272486" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1635838452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="bus_interface_unit.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="decode_unit.v"/>
      <outfile xil_pn:name="defines.vh"/>
      <outfile xil_pn:name="reg_file_interface_unit.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="rom.v"/>
      <outfile xil_pn:name="signal_generation_unit.v"/>
      <outfile xil_pn:name="sram.v"/>
      <outfile xil_pn:name="state_machine.v"/>
      <outfile xil_pn:name="unitTest.v"/>
      <outfile xil_pn:name="unitTestCpu.v"/>
    </transform>
    <transform xil_pn:end_ts="1635838507" xil_pn:in_ck="-2123398552328272486" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6484784756752295805" xil_pn:start_ts="1635838505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="unitTestCpu_beh.prj"/>
      <outfile xil_pn:name="unitTestCpu_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1635838507" xil_pn:in_ck="-531744702543044690" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1529531909315264480" xil_pn:start_ts="1635838507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="unitTestCpu_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1635835329" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1635835329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635835329" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7537986798835291733" xil_pn:start_ts="1635835329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635835329" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5030975620450769956" xil_pn:start_ts="1635835329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635835329" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1635835329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635835329" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1016715184912058281" xil_pn:start_ts="1635835329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635835329" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1635835329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635835329" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6974193735527594286" xil_pn:start_ts="1635835329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635835337" xil_pn:in_ck="8396574567202556814" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="569035381480396403" xil_pn:start_ts="1635835329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="unitTest.lso"/>
      <outfile xil_pn:name="unitTest.ngc"/>
      <outfile xil_pn:name="unitTest.ngr"/>
      <outfile xil_pn:name="unitTest.prj"/>
      <outfile xil_pn:name="unitTest.stx"/>
      <outfile xil_pn:name="unitTest.syr"/>
      <outfile xil_pn:name="unitTest.xst"/>
      <outfile xil_pn:name="unitTest_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1635835337" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894273439518850" xil_pn:start_ts="1635835337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635835341" xil_pn:in_ck="6086940214774436358" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1669699322808362811" xil_pn:start_ts="1635835337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="unitTest.bld"/>
      <outfile xil_pn:name="unitTest.ngd"/>
      <outfile xil_pn:name="unitTest_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1635835349" xil_pn:in_ck="6086940214774436359" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1635835341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="unitTest.pcf"/>
      <outfile xil_pn:name="unitTest_map.map"/>
      <outfile xil_pn:name="unitTest_map.mrp"/>
      <outfile xil_pn:name="unitTest_map.ncd"/>
      <outfile xil_pn:name="unitTest_map.ngm"/>
      <outfile xil_pn:name="unitTest_map.xrpt"/>
      <outfile xil_pn:name="unitTest_summary.xml"/>
      <outfile xil_pn:name="unitTest_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1635835360" xil_pn:in_ck="-5004708641732293472" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1635835349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="unitTest.ncd"/>
      <outfile xil_pn:name="unitTest.pad"/>
      <outfile xil_pn:name="unitTest.par"/>
      <outfile xil_pn:name="unitTest.ptwx"/>
      <outfile xil_pn:name="unitTest.unroutes"/>
      <outfile xil_pn:name="unitTest.xpi"/>
      <outfile xil_pn:name="unitTest_pad.csv"/>
      <outfile xil_pn:name="unitTest_pad.txt"/>
      <outfile xil_pn:name="unitTest_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1635835360" xil_pn:in_ck="6086940214774436227" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1635835355">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="unitTest.twr"/>
      <outfile xil_pn:name="unitTest.twx"/>
    </transform>
  </transforms>

</generated_project>
