module counter_test;

	reg clk;
	reg rst;

	wire [23:0] out;


	block uut
(
	.clk(clk), 
	.rst(rst), 
	.out(out)
);
	
	initial begin
		clk = 0;
			forever begin
			#10
			clk = ~clk;
			end
 	end 

	initial begin
		rst = 0;
		#10
		rst = 1;
		#10
		rst = 0;
		#100
		rst = 1;
		#20
		rst = 0;
	end
      
endmodule
