#ifndef __MX7D_IOMUX_H__
#define __MX7D_IOMUX_H__

#include "iomux_def.h"
#include "iomux_setting.h"


/*=========== USDHC pin mux and pad settings ===========*/
#define USDHC_PAD_CTRL  (PAD_CTL_DSE_3P3V_32OHM | PAD_CTL_SRE_EN | \
                         PAD_CTL_HYS_EN | PAD_CTL_PUE_EN | PAD_CTL_PUS_PU47KOHM)

#define MX7D_PAD_SD2_CLK   IOMUX_PAD_CFG(0x0428, USDHC_PAD_CTRL, 0x01B8, 0, 0x0000, 0)
#define MX7D_PAD_SD2_CMD   IOMUX_PAD_CFG(0x042C, USDHC_PAD_CTRL, 0x01BC, 0, 0x0000, 0)
#define MX7D_PAD_SD2_DAT0  IOMUX_PAD_CFG(0x0430, USDHC_PAD_CTRL, 0x01C0, 0, 0x0000, 0)
#define MX7D_PAD_SD2_DAT1  IOMUX_PAD_CFG(0x0434, USDHC_PAD_CTRL, 0x01C4, 0, 0x0000, 0)
#define MX7D_PAD_SD2_DAT2  IOMUX_PAD_CFG(0x0438, USDHC_PAD_CTRL, 0x01C8, 0, 0x0000, 0)
#define MX7D_PAD_SD2_DAT3  IOMUX_PAD_CFG(0x043C, USDHC_PAD_CTRL, 0x01CC, 0, 0x0000, 0)

#define MX7D_PAD_SD3_CLK   IOMUX_PAD_CFG(0x0440, USDHC_PAD_CTRL, 0x01D0, 0, 0x0000, 0)
#define MX7D_PAD_SD3_CMD   IOMUX_PAD_CFG(0x0444, USDHC_PAD_CTRL, 0x01D4, 0, 0x0000, 0)
#define MX7D_PAD_SD3_DAT0  IOMUX_PAD_CFG(0x0448, USDHC_PAD_CTRL, 0x01D8, 0, 0x0000, 0)
#define MX7D_PAD_SD3_DAT1  IOMUX_PAD_CFG(0x044C, USDHC_PAD_CTRL, 0x01DC, 0, 0x0000, 0)
#define MX7D_PAD_SD3_DAT2  IOMUX_PAD_CFG(0x0450, USDHC_PAD_CTRL, 0x01E0, 0, 0x0000, 0)
#define MX7D_PAD_SD3_DAT3  IOMUX_PAD_CFG(0x0454, USDHC_PAD_CTRL, 0x01E4, 0, 0x0000, 0)

/*=========== QSPI pin mux and pad settings ===========*/
/*======= QSPI pad settings =======*/
#define QSPI_PAD_CTRL	(PAD_CTL_DSE_3P3V_49OHM | PAD_CTL_PUE_EN | PAD_CTL_PUS_PU47KOHM)

/*======= QSPI1 =======*/
#define MX7D_PAD_QSPI1A_DAT0   IOMUX_PAD_CFG(0x02A4, QSPI_PAD_CTRL, 0x0034, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1A_DAT1   IOMUX_PAD_CFG(0x02A8, QSPI_PAD_CTRL, 0x0038, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1A_DAT2   IOMUX_PAD_CFG(0x02AC, QSPI_PAD_CTRL, 0x003C, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1A_DAT3   IOMUX_PAD_CFG(0x02B0, QSPI_PAD_CTRL, 0x0040, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1A_DQS    IOMUX_PAD_CFG(0x02B4, QSPI_PAD_CTRL, 0x0044, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1A_CLK    IOMUX_PAD_CFG(0x02B8, QSPI_PAD_CTRL, 0x0048, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1A_CS0    IOMUX_PAD_CFG(0x02BC, QSPI_PAD_CTRL, 0x004C, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1A_CS1    IOMUX_PAD_CFG(0x02C0, QSPI_PAD_CTRL, 0x0050, 2, 0x0000, 0)

#define MX7D_PAD_QSPI1B_DAT0   IOMUX_PAD_CFG(0x02C4, QSPI_PAD_CTRL, 0x0054, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1B_DAT1   IOMUX_PAD_CFG(0x02C8, QSPI_PAD_CTRL, 0x0058, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1B_DAT2   IOMUX_PAD_CFG(0x02CC, QSPI_PAD_CTRL, 0x005C, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1B_DAT3   IOMUX_PAD_CFG(0x02D0, QSPI_PAD_CTRL, 0x0060, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1B_DQS    IOMUX_PAD_CFG(0x02D4, QSPI_PAD_CTRL, 0x0064, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1B_CLK    IOMUX_PAD_CFG(0x02D8, QSPI_PAD_CTRL, 0x0068, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1B_CS0    IOMUX_PAD_CFG(0x02DC, QSPI_PAD_CTRL, 0x006C, 2, 0x0000, 0)
#define MX7D_PAD_QSPI1B_CS1    IOMUX_PAD_CFG(0x02E0, QSPI_PAD_CTRL, 0x0070, 2, 0x0000, 0)

/*=========== NAND pin mux and pad settings ===========*/
#define NAND_PAD_CTRL	(PAD_CTL_DSE_3P3V_49OHM | PAD_CTL_SRE_EN | PAD_CTL_HYS_EN)
#define NAND_PAD_WPB_CTRL	(PAD_CTL_PUS_PU5KOHM | PAD_CTL_DSE_3P3V_49OHM | PAD_CTL_SRE_EN | PAD_CTL_HYS_EN)

#define MX7D_PAD_CE0_B 		IOMUX_PAD_CFG(0x0474, NAND_PAD_CTRL, 0x0204, 1, 0x0000, 0)
#define MX7D_PAD_CE1_B 		IOMUX_PAD_CFG(0x0470, NAND_PAD_CTRL, 0x0200, 1, 0x0000, 0)
#define MX7D_PAD_CE2_B 		IOMUX_PAD_CFG(0x0480, NAND_PAD_CTRL, 0x0210, 1, 0x0000, 0)
#define MX7D_PAD_CE3_B 		IOMUX_PAD_CFG(0x0484, NAND_PAD_CTRL, 0x0214, 1, 0x0000, 0)
#define MX7D_PAD_WP_B       IOMUX_PAD_CFG(0x0488, NAND_PAD_CTRL, 0x0218, 1, 0x0000, 0)

#endif

