

Implementation tool: Xilinx Vivado v.2017.4
Project:             canny
Solution:            solution1
Device target:       xc7z020clg400-1
Report date:         Thu Jul 26 12:38:19 +0200 2018

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2737
FF:            2398
DSP:             14
BRAM:            14
SRL:             31
#=== Final timing ===
CP required:    6.000
CP achieved post-synthesis:    6.454
Timing not met
