--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DEA.twx DEA.ncd -o DEA.twr DEA.pcf -ucf DEA.ucf

Design file:              DEA.ncd
Physical constraint file: DEA.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5352 paths analyzed, 919 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.033ns.
--------------------------------------------------------------------------------

Paths for end point Mram_result5_RAMA (SLICE_X6Y70.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_6 (FF)
  Destination:          Mram_result5_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.631 - 0.617)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_6 to Mram_result5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y85.CQ      Tcko                  0.393   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_6
    SLICE_X9Y79.A2       net (fanout=10)       0.809   sizeOfDataInByte<6>
    SLICE_X9Y79.A        Tilo                  0.097   N27
                                                       index[7]_sizeOfDataInByte[7]_LessThan_54_o1_SW3
    SLICE_X9Y79.C1       net (fanout=2)        0.498   N28
    SLICE_X9Y79.CMUX     Tilo                  0.415   N27
                                                       index[7]_encrypt_Ready_AND_4_o31_G
                                                       index[7]_encrypt_Ready_AND_4_o31
    SLICE_X9Y78.A2       net (fanout=3)        0.607   index[7]_encrypt_Ready_AND_4_o3
    SLICE_X9Y78.A        Tilo                  0.097   _n0183_inv1
                                                       write_ctrl3
    SLICE_X6Y70.CE       net (fanout=3)        0.712   write_ctrl3
    SLICE_X6Y70.CLK      Tceck                 0.384   Mram_result5_RAMD_O
                                                       Mram_result5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (1.386ns logic, 2.626ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_7 (FF)
  Destination:          Mram_result5_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.010ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.631 - 0.617)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_7 to Mram_result5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y85.DQ      Tcko                  0.393   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_7
    SLICE_X9Y79.B3       net (fanout=8)        0.696   sizeOfDataInByte<7>
    SLICE_X9Y79.B        Tilo                  0.097   N27
                                                       index[7]_sizeOfDataInByte[7]_LessThan_54_o1_SW2
    SLICE_X9Y79.D2       net (fanout=2)        0.616   N27
    SLICE_X9Y79.CMUX     Topdc                 0.408   N27
                                                       index[7]_encrypt_Ready_AND_4_o31_F
                                                       index[7]_encrypt_Ready_AND_4_o31
    SLICE_X9Y78.A2       net (fanout=3)        0.607   index[7]_encrypt_Ready_AND_4_o3
    SLICE_X9Y78.A        Tilo                  0.097   _n0183_inv1
                                                       write_ctrl3
    SLICE_X6Y70.CE       net (fanout=3)        0.712   write_ctrl3
    SLICE_X6Y70.CLK      Tceck                 0.384   Mram_result5_RAMD_O
                                                       Mram_result5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (1.379ns logic, 2.631ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_6 (FF)
  Destination:          Mram_result5_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.008ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.631 - 0.617)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_6 to Mram_result5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y85.CQ      Tcko                  0.393   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_6
    SLICE_X9Y79.A2       net (fanout=10)       0.809   sizeOfDataInByte<6>
    SLICE_X9Y79.A        Tilo                  0.097   N27
                                                       index[7]_sizeOfDataInByte[7]_LessThan_54_o1_SW3
    SLICE_X9Y79.D1       net (fanout=2)        0.501   N28
    SLICE_X9Y79.CMUX     Topdc                 0.408   N27
                                                       index[7]_encrypt_Ready_AND_4_o31_F
                                                       index[7]_encrypt_Ready_AND_4_o31
    SLICE_X9Y78.A2       net (fanout=3)        0.607   index[7]_encrypt_Ready_AND_4_o3
    SLICE_X9Y78.A        Tilo                  0.097   _n0183_inv1
                                                       write_ctrl3
    SLICE_X6Y70.CE       net (fanout=3)        0.712   write_ctrl3
    SLICE_X6Y70.CLK      Tceck                 0.384   Mram_result5_RAMD_O
                                                       Mram_result5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (1.379ns logic, 2.629ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result5_RAMB (SLICE_X6Y70.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_6 (FF)
  Destination:          Mram_result5_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.631 - 0.617)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_6 to Mram_result5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y85.CQ      Tcko                  0.393   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_6
    SLICE_X9Y79.A2       net (fanout=10)       0.809   sizeOfDataInByte<6>
    SLICE_X9Y79.A        Tilo                  0.097   N27
                                                       index[7]_sizeOfDataInByte[7]_LessThan_54_o1_SW3
    SLICE_X9Y79.C1       net (fanout=2)        0.498   N28
    SLICE_X9Y79.CMUX     Tilo                  0.415   N27
                                                       index[7]_encrypt_Ready_AND_4_o31_G
                                                       index[7]_encrypt_Ready_AND_4_o31
    SLICE_X9Y78.A2       net (fanout=3)        0.607   index[7]_encrypt_Ready_AND_4_o3
    SLICE_X9Y78.A        Tilo                  0.097   _n0183_inv1
                                                       write_ctrl3
    SLICE_X6Y70.CE       net (fanout=3)        0.712   write_ctrl3
    SLICE_X6Y70.CLK      Tceck                 0.384   Mram_result5_RAMD_O
                                                       Mram_result5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (1.386ns logic, 2.626ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_7 (FF)
  Destination:          Mram_result5_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.010ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.631 - 0.617)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_7 to Mram_result5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y85.DQ      Tcko                  0.393   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_7
    SLICE_X9Y79.B3       net (fanout=8)        0.696   sizeOfDataInByte<7>
    SLICE_X9Y79.B        Tilo                  0.097   N27
                                                       index[7]_sizeOfDataInByte[7]_LessThan_54_o1_SW2
    SLICE_X9Y79.D2       net (fanout=2)        0.616   N27
    SLICE_X9Y79.CMUX     Topdc                 0.408   N27
                                                       index[7]_encrypt_Ready_AND_4_o31_F
                                                       index[7]_encrypt_Ready_AND_4_o31
    SLICE_X9Y78.A2       net (fanout=3)        0.607   index[7]_encrypt_Ready_AND_4_o3
    SLICE_X9Y78.A        Tilo                  0.097   _n0183_inv1
                                                       write_ctrl3
    SLICE_X6Y70.CE       net (fanout=3)        0.712   write_ctrl3
    SLICE_X6Y70.CLK      Tceck                 0.384   Mram_result5_RAMD_O
                                                       Mram_result5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (1.379ns logic, 2.631ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_6 (FF)
  Destination:          Mram_result5_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.008ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.631 - 0.617)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_6 to Mram_result5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y85.CQ      Tcko                  0.393   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_6
    SLICE_X9Y79.A2       net (fanout=10)       0.809   sizeOfDataInByte<6>
    SLICE_X9Y79.A        Tilo                  0.097   N27
                                                       index[7]_sizeOfDataInByte[7]_LessThan_54_o1_SW3
    SLICE_X9Y79.D1       net (fanout=2)        0.501   N28
    SLICE_X9Y79.CMUX     Topdc                 0.408   N27
                                                       index[7]_encrypt_Ready_AND_4_o31_F
                                                       index[7]_encrypt_Ready_AND_4_o31
    SLICE_X9Y78.A2       net (fanout=3)        0.607   index[7]_encrypt_Ready_AND_4_o3
    SLICE_X9Y78.A        Tilo                  0.097   _n0183_inv1
                                                       write_ctrl3
    SLICE_X6Y70.CE       net (fanout=3)        0.712   write_ctrl3
    SLICE_X6Y70.CLK      Tceck                 0.384   Mram_result5_RAMD_O
                                                       Mram_result5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (1.379ns logic, 2.629ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result5_RAMC (SLICE_X6Y70.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_6 (FF)
  Destination:          Mram_result5_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.631 - 0.617)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_6 to Mram_result5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y85.CQ      Tcko                  0.393   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_6
    SLICE_X9Y79.A2       net (fanout=10)       0.809   sizeOfDataInByte<6>
    SLICE_X9Y79.A        Tilo                  0.097   N27
                                                       index[7]_sizeOfDataInByte[7]_LessThan_54_o1_SW3
    SLICE_X9Y79.C1       net (fanout=2)        0.498   N28
    SLICE_X9Y79.CMUX     Tilo                  0.415   N27
                                                       index[7]_encrypt_Ready_AND_4_o31_G
                                                       index[7]_encrypt_Ready_AND_4_o31
    SLICE_X9Y78.A2       net (fanout=3)        0.607   index[7]_encrypt_Ready_AND_4_o3
    SLICE_X9Y78.A        Tilo                  0.097   _n0183_inv1
                                                       write_ctrl3
    SLICE_X6Y70.CE       net (fanout=3)        0.712   write_ctrl3
    SLICE_X6Y70.CLK      Tceck                 0.384   Mram_result5_RAMD_O
                                                       Mram_result5_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (1.386ns logic, 2.626ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_7 (FF)
  Destination:          Mram_result5_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.010ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.631 - 0.617)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_7 to Mram_result5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y85.DQ      Tcko                  0.393   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_7
    SLICE_X9Y79.B3       net (fanout=8)        0.696   sizeOfDataInByte<7>
    SLICE_X9Y79.B        Tilo                  0.097   N27
                                                       index[7]_sizeOfDataInByte[7]_LessThan_54_o1_SW2
    SLICE_X9Y79.D2       net (fanout=2)        0.616   N27
    SLICE_X9Y79.CMUX     Topdc                 0.408   N27
                                                       index[7]_encrypt_Ready_AND_4_o31_F
                                                       index[7]_encrypt_Ready_AND_4_o31
    SLICE_X9Y78.A2       net (fanout=3)        0.607   index[7]_encrypt_Ready_AND_4_o3
    SLICE_X9Y78.A        Tilo                  0.097   _n0183_inv1
                                                       write_ctrl3
    SLICE_X6Y70.CE       net (fanout=3)        0.712   write_ctrl3
    SLICE_X6Y70.CLK      Tceck                 0.384   Mram_result5_RAMD_O
                                                       Mram_result5_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (1.379ns logic, 2.631ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_6 (FF)
  Destination:          Mram_result5_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.008ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.631 - 0.617)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_6 to Mram_result5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y85.CQ      Tcko                  0.393   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_6
    SLICE_X9Y79.A2       net (fanout=10)       0.809   sizeOfDataInByte<6>
    SLICE_X9Y79.A        Tilo                  0.097   N27
                                                       index[7]_sizeOfDataInByte[7]_LessThan_54_o1_SW3
    SLICE_X9Y79.D1       net (fanout=2)        0.501   N28
    SLICE_X9Y79.CMUX     Topdc                 0.408   N27
                                                       index[7]_encrypt_Ready_AND_4_o31_F
                                                       index[7]_encrypt_Ready_AND_4_o31
    SLICE_X9Y78.A2       net (fanout=3)        0.607   index[7]_encrypt_Ready_AND_4_o3
    SLICE_X9Y78.A        Tilo                  0.097   _n0183_inv1
                                                       write_ctrl3
    SLICE_X6Y70.CE       net (fanout=3)        0.712   write_ctrl3
    SLICE_X6Y70.CLK      Tceck                 0.384   Mram_result5_RAMD_O
                                                       Mram_result5_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (1.379ns logic, 2.629ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point receiver/Count_11 (SLICE_X37Y100.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Count_10 (FF)
  Destination:          receiver/Count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.835 - 0.570)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Count_10 to receiver/Count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y99.DQ      Tcko                  0.141   receiver/Count<10>
                                                       receiver/Count_10
    SLICE_X37Y100.A6     net (fanout=5)        0.180   receiver/Count<10>
    SLICE_X37Y100.CLK    Tah         (-Th)     0.046   receiver/Count<13>
                                                       receiver/Mcount_Count_eqn_111
                                                       receiver/Count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.095ns logic, 0.180ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point Mram_userData12_RAMA (SLICE_X8Y85.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               charCount_0 (FF)
  Destination:          Mram_userData12_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.079ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: charCount_0 to Mram_userData12_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y85.AQ       Tcko                  0.141   charCount<3>
                                                       charCount_0
    SLICE_X8Y85.D1       net (fanout=11)       0.248   charCount<0>
    SLICE_X8Y85.CLK      Tah         (-Th)     0.310   Mram_userData12_RAMD_O
                                                       Mram_userData12_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.079ns (-0.169ns logic, 0.248ns route)
                                                       (-213.9% logic, 313.9% route)

--------------------------------------------------------------------------------

Paths for end point Mram_userData12_RAMB (SLICE_X8Y85.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               charCount_0 (FF)
  Destination:          Mram_userData12_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.079ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: charCount_0 to Mram_userData12_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y85.AQ       Tcko                  0.141   charCount<3>
                                                       charCount_0
    SLICE_X8Y85.D1       net (fanout=11)       0.248   charCount<0>
    SLICE_X8Y85.CLK      Tah         (-Th)     0.310   Mram_userData12_RAMD_O
                                                       Mram_userData12_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.079ns (-0.169ns logic, 0.248ns route)
                                                       (-213.9% logic, 313.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: Mram_userData/CLKARDCLK
  Logical resource: Mram_userData/CLKARDCLK
  Location pin: RAMB18_X0Y32.RDCLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: Mram_result2_RAMD_O/CLK
  Logical resource: Mram_result2_RAMA/CLK
  Location pin: SLICE_X6Y69.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.050ns (Tmpw)
  Physical resource: Mram_result2_RAMD_O/CLK
  Logical resource: Mram_result2_RAMA/CLK
  Location pin: SLICE_X6Y69.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    4.033|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5352 paths, 0 nets, and 963 connections

Design statistics:
   Minimum period:   4.033ns{1}   (Maximum frequency: 247.954MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 18 11:29:11 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 775 MB



