{
  "design": {
    "design_info": {
      "boundary_crc": "0x865818F3C9113116",
      "device": "xc7z045ffg900-2",
      "gen_directory": "../../../../SoC_p2_zc706.gen/sources_1/bd/p2_ddr3",
      "name": "p2_ddr3",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "mig_7series_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_0_bram": "",
      "axi_clock_converter_0": "",
      "axi_uart16550_0": "",
      "smartconnect_0": "",
      "xilinx_jtag_0": "",
      "mkP2_Core_1": "",
      "system_ila_0": "",
      "rst_p2_ddr3_50M": "",
      "external_interrupts_0": "",
      "axi_uart16550_1": "",
      "xlconstant_0": ""
    },
    "interface_ports": {
      "ddr3_sdram": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "UART_0_txd": {
        "direction": "O"
      },
      "UART_0_rxd": {
        "direction": "I"
      },
      "UART_0_cts": {
        "direction": "I"
      },
      "UART_0_dtr": {
        "direction": "O"
      },
      "UART_1_txd": {
        "direction": "O"
      },
      "UART_1_dtr": {
        "direction": "O"
      },
      "UART_1_rxd": {
        "direction": "I"
      },
      "UART_1_cts": {
        "direction": "I"
      }
    },
    "components": {
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "p2_ddr3_mig_7series_0_0",
        "xci_path": "ip/p2_ddr3_mig_7series_0_0/p2_ddr3_mig_7series_0_0.xci",
        "inst_hier_path": "mig_7series_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "ddr3_sdram"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "XML_INPUT_FILE": {
            "value": "mig_b.prj"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "p2_ddr3_axi_bram_ctrl_0_0",
        "xci_path": "ip/p2_ddr3_axi_bram_ctrl_0_0/p2_ddr3_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "p2_ddr3_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip/p2_ddr3_axi_bram_ctrl_0_bram_0/p2_ddr3_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../../BESSPIN-GFE_2/bootrom/bootrom.coe"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          }
        }
      },
      "axi_clock_converter_0": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "p2_ddr3_axi_clock_converter_0_0",
        "xci_path": "ip/p2_ddr3_axi_clock_converter_0_0/p2_ddr3_axi_clock_converter_0_0.xci",
        "inst_hier_path": "axi_clock_converter_0",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_uart16550_0": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "p2_ddr3_axi_uart16550_0_0",
        "xci_path": "ip/p2_ddr3_axi_uart16550_0_0/p2_ddr3_axi_uart16550_0_0.xci",
        "inst_hier_path": "axi_uart16550_0",
        "parameters": {
          "C_S_AXI_ACLK_FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "p2_ddr3_smartconnect_0_0",
        "xci_path": "ip/p2_ddr3_smartconnect_0_0/p2_ddr3_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "32"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "xilinx_jtag_0": {
        "vlnv": "ssith:user:xilinx_jtag:1.0",
        "xci_name": "p2_ddr3_xilinx_jtag_0_0",
        "xci_path": "ip/p2_ddr3_xilinx_jtag_0_0/p2_ddr3_xilinx_jtag_0_0.xci",
        "inst_hier_path": "xilinx_jtag_0"
      },
      "mkP2_Core_1": {
        "vlnv": "xilinx.com:module_ref:mkP2_Core:1.0",
        "xci_name": "p2_ddr3_mkP2_Core_1_0",
        "xci_path": "ip/p2_ddr3_mkP2_Core_1_0/p2_ddr3_mkP2_Core_1_0.xci",
        "inst_hier_path": "mkP2_Core_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mkP2_Core",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "master0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "5",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "p2_ddr3_mig_7series_0_0_ui_clk",
                "value_src": "ip_prop"
              },
              "master_id": {
                "value": "1"
              }
            },
            "address_space_ref": "master0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "master0_awid",
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "master0_awaddr",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "master0_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "master0_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "master0_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "master0_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "master0_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "master0_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "master0_awregion",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "master0_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "master0_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "master0_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "master0_wdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "master0_wstrb",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "master0_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "master0_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "master0_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "master0_bid",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "master0_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "master0_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "master0_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "master0_arid",
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "master0_araddr",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "master0_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "master0_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "master0_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "master0_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "master0_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "master0_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "master0_arregion",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "master0_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "master0_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "master0_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "master0_rid",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "master0_rdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "master0_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "master0_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "master0_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "master0_rready",
                "direction": "O"
              }
            }
          },
          "master1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "6",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "p2_ddr3_mig_7series_0_0_ui_clk",
                "value_src": "ip_prop"
              },
              "master_id": {
                "value": "2"
              }
            },
            "address_space_ref": "master1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "master1_awid",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "master1_awaddr",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "master1_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "master1_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "master1_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "master1_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "master1_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "master1_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "master1_awregion",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "master1_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "master1_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "master1_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "master1_wdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "master1_wstrb",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "master1_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "master1_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "master1_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "master1_bid",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "master1_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "master1_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "master1_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "master1_arid",
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "master1_araddr",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "master1_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "master1_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "master1_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "master1_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "master1_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "master1_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "master1_arregion",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "master1_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "master1_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "master1_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "master1_rid",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "master1_rdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "master1_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "master1_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "master1_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "master1_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "master0:master1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "p2_ddr3_mig_7series_0_0_ui_clk",
                "value_src": "ip_prop"
              }
            }
          },
          "RST_N": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "cpu_external_interrupt_req": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "const_prop"
              },
              "PortWidth": {
                "value": "16",
                "value_src": "ip_prop"
              },
              "PortType": {
                "value": "intr",
                "value_src": "ip_prop"
              }
            }
          },
          "jtag_tdi": {
            "direction": "I"
          },
          "jtag_tms": {
            "direction": "I"
          },
          "jtag_tclk": {
            "direction": "I"
          },
          "jtag_tdo": {
            "direction": "O"
          },
          "CLK_jtag_tclk_out": {
            "direction": "O"
          },
          "CLK_GATE_jtag_tclk_out": {
            "direction": "O"
          }
        },
        "addressing": {
          "address_spaces": {
            "master0": {
              "range": "16E",
              "width": "64"
            },
            "master1": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "p2_ddr3_system_ila_0_1",
        "xci_path": "ip/p2_ddr3_system_ila_0_1/p2_ddr3_system_ila_0_1.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "MIX"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "4"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_SLOT_0_APC_EN": {
            "value": "0"
          },
          "C_SLOT_0_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "C_SLOT_1_APC_EN": {
            "value": "0"
          },
          "C_SLOT_1_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "C_SLOT_2_APC_EN": {
            "value": "0"
          },
          "C_SLOT_2_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_2_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_2_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_2_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_2_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_2_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_2_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_2_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_2_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_2_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_2_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "C_SLOT_3_APC_EN": {
            "value": "0"
          },
          "C_SLOT_3_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_3_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_3_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_3_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_3_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_3_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_3_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_3_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_3_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_3_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_3_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SLOT_1_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SLOT_2_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SLOT_3_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "rst_p2_ddr3_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "p2_ddr3_rst_p2_ddr3_50M_0",
        "xci_path": "ip/p2_ddr3_rst_p2_ddr3_50M_0/p2_ddr3_rst_p2_ddr3_50M_0.xci",
        "inst_hier_path": "rst_p2_ddr3_50M"
      },
      "external_interrupts_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "p2_ddr3_xlconcat_0_0",
        "xci_path": "ip/p2_ddr3_xlconcat_0_0/p2_ddr3_xlconcat_0_0.xci",
        "inst_hier_path": "external_interrupts_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          }
        }
      },
      "axi_uart16550_1": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "p2_ddr3_axi_uart16550_1_0",
        "xci_path": "ip/p2_ddr3_axi_uart16550_1_0/p2_ddr3_axi_uart16550_1_0.xci",
        "inst_hier_path": "axi_uart16550_1"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "p2_ddr3_xlconstant_0_0",
        "xci_path": "ip/p2_ddr3_xlconstant_0_0/p2_ddr3_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_clock_converter_0_M_AXI": {
        "interface_ports": [
          "axi_clock_converter_0/M_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "ddr3_sdram",
          "mig_7series_0/DDR3"
        ]
      },
      "mkP2_Core_0_master0": {
        "interface_ports": [
          "smartconnect_0/S00_AXI",
          "mkP2_Core_1/master0",
          "system_ila_0/SLOT_0_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "mkP2_Core_0_master1": {
        "interface_ports": [
          "smartconnect_0/S01_AXI",
          "mkP2_Core_1/master1",
          "system_ila_0/SLOT_1_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_clock_converter_0/S_AXI",
          "smartconnect_0/M01_AXI"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "smartconnect_0/M02_AXI",
          "axi_uart16550_0/S_AXI",
          "system_ila_0/SLOT_2_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "smartconnect_0_M03_AXI": {
        "interface_ports": [
          "smartconnect_0/M03_AXI",
          "axi_uart16550_1/S_AXI",
          "system_ila_0/SLOT_3_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "sys_diff_clock_1": {
        "interface_ports": [
          "sys_diff_clock",
          "mig_7series_0/SYS_CLK"
        ]
      }
    },
    "nets": {
      "Net1": {
        "ports": [
          "mig_7series_0/ui_addn_clk_0",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_clock_converter_0/s_axi_aclk",
          "smartconnect_0/aclk",
          "xilinx_jtag_0/clk",
          "mkP2_Core_1/CLK",
          "axi_uart16550_0/s_axi_aclk",
          "system_ila_0/clk",
          "rst_p2_ddr3_50M/slowest_sync_clk",
          "axi_uart16550_1/s_axi_aclk"
        ]
      },
      "UART_0_cts_1": {
        "ports": [
          "UART_0_cts",
          "axi_uart16550_0/ctsn"
        ]
      },
      "UART_0_rxd_1": {
        "ports": [
          "UART_0_rxd",
          "axi_uart16550_0/sin"
        ]
      },
      "UART_1_cts_1": {
        "ports": [
          "UART_1_cts",
          "axi_uart16550_1/ctsn"
        ]
      },
      "UART_1_rxd_1": {
        "ports": [
          "UART_1_rxd",
          "axi_uart16550_1/sin"
        ]
      },
      "axi_uart16550_0_dtrn": {
        "ports": [
          "axi_uart16550_0/dtrn",
          "UART_0_dtr"
        ]
      },
      "axi_uart16550_0_ip2intc_irpt": {
        "ports": [
          "axi_uart16550_0/ip2intc_irpt",
          "system_ila_0/probe0",
          "external_interrupts_0/In0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_uart16550_0_sout": {
        "ports": [
          "axi_uart16550_0/sout",
          "UART_0_txd"
        ]
      },
      "axi_uart16550_1_dtrn": {
        "ports": [
          "axi_uart16550_1/dtrn",
          "UART_1_dtr"
        ]
      },
      "axi_uart16550_1_ip2intc_irpt": {
        "ports": [
          "axi_uart16550_1/ip2intc_irpt",
          "external_interrupts_0/In5",
          "system_ila_0/probe1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_uart16550_1_sout": {
        "ports": [
          "axi_uart16550_1/sout",
          "UART_1_txd"
        ]
      },
      "jtag_clk_1": {
        "ports": [
          "xilinx_jtag_0/tck",
          "mkP2_Core_1/jtag_tclk"
        ]
      },
      "jtag_tms_1": {
        "ports": [
          "xilinx_jtag_0/tms",
          "mkP2_Core_1/jtag_tms"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "axi_clock_converter_0/m_axi_aclk"
        ]
      },
      "mkP2_Core_1_jtag_tdo": {
        "ports": [
          "mkP2_Core_1/jtag_tdo",
          "xilinx_jtag_0/tdo"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "mig_7series_0/sys_rst",
          "rst_p2_ddr3_50M/ext_reset_in"
        ]
      },
      "rst_p2_ddr3_50M_interconnect_aresetn": {
        "ports": [
          "rst_p2_ddr3_50M/interconnect_aresetn",
          "mig_7series_0/aresetn",
          "axi_clock_converter_0/m_axi_aresetn"
        ]
      },
      "rst_p2_ddr3_50M_peripheral_aresetn": {
        "ports": [
          "rst_p2_ddr3_50M/peripheral_aresetn",
          "system_ila_0/resetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "xilinx_jtag_0/rst_n",
          "mkP2_Core_1/RST_N",
          "smartconnect_0/aresetn",
          "axi_uart16550_0/s_axi_aresetn",
          "axi_clock_converter_0/s_axi_aresetn",
          "axi_uart16550_1/s_axi_aresetn"
        ]
      },
      "xilinx_jtag_0_tdi": {
        "ports": [
          "xilinx_jtag_0/tdi",
          "mkP2_Core_1/jtag_tdi"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "external_interrupts_0/dout",
          "mkP2_Core_1/cpu_external_interrupt_req"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "external_interrupts_0/In1",
          "external_interrupts_0/In2",
          "external_interrupts_0/In3",
          "external_interrupts_0/In4",
          "external_interrupts_0/In6",
          "external_interrupts_0/In7",
          "external_interrupts_0/In8",
          "external_interrupts_0/In9",
          "external_interrupts_0/In10",
          "external_interrupts_0/In11",
          "external_interrupts_0/In12",
          "external_interrupts_0/In13",
          "external_interrupts_0/In14",
          "external_interrupts_0/In15"
        ]
      }
    },
    "addressing": {
      "/mkP2_Core_1": {
        "address_spaces": {
          "master0": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000000070000000",
                "range": "4K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_0/S_AXI/Reg",
                "offset": "0x0000000062300000",
                "range": "4K"
              },
              "SEG_axi_uart16550_1_Reg": {
                "address_block": "/axi_uart16550_1/S_AXI/Reg",
                "offset": "0x0000000062340000",
                "range": "4K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x00000000C0000000",
                "range": "1G"
              }
            }
          },
          "master1": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000000070000000",
                "range": "4K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_0/S_AXI/Reg",
                "offset": "0x0000000062300000",
                "range": "4K"
              },
              "SEG_axi_uart16550_1_Reg": {
                "address_block": "/axi_uart16550_1/S_AXI/Reg",
                "offset": "0x0000000062340000",
                "range": "4K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x00000000C0000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}