From 9120f1247e415b5f070828060d132c3511bacbfc Mon Sep 17 00:00:00 2001
From: Yongsheng Chen <yongsheng.chen@intel.com>
Date: Fri, 21 Sep 2018 18:17:57 -0700
Subject: [PATCH 53/54] media: intel-ipu4: ox03a10: Use LCG as main gain.

Message for Open Source:
- Use LCG as main gain.

Message for Internal:
- Use LCG as main gain to resolve purple artifacts, which
  can be seen under low light condition.
- Use the correct line periods and pixel rates.

Change-Id: I28e5300677a986215c82392de8ca50833616fd28
Signed-off-by: Chen, Yongsheng <yongsheng.chen@intel.com>
Signed-off-by: Meng Wei <wei.meng@intel.com>
---
 drivers/media/i2c/crlmodule/crl_ox03a10_configuration.h | 16 ++++++----------
 1 file changed, 6 insertions(+), 10 deletions(-)

diff --git a/drivers/media/i2c/crlmodule/crl_ox03a10_configuration.h b/drivers/media/i2c/crlmodule/crl_ox03a10_configuration.h
index 4b44afe..aabe6b7 100644
--- a/drivers/media/i2c/crlmodule/crl_ox03a10_configuration.h
+++ b/drivers/media/i2c/crlmodule/crl_ox03a10_configuration.h
@@ -242,8 +242,6 @@ struct crl_subdev_rect_rep ox03a10_1920_1088_rects[] = {
 	{ 0x3809, CRL_REG_LEN_08BIT, 0x80 },
 	{ 0x380a, CRL_REG_LEN_08BIT, 0x04 },
 	{ 0x380b, CRL_REG_LEN_08BIT, 0x40 },
-	{ 0x380c, CRL_REG_LEN_08BIT, 0x02 },
-	{ 0x380d, CRL_REG_LEN_08BIT, 0x14 },
 	{ 0x380e, CRL_REG_LEN_08BIT, 0x05 },
 	{ 0x380f, CRL_REG_LEN_08BIT, 0x40 },
 	{ 0x3810, CRL_REG_LEN_08BIT, 0x00 },
@@ -698,8 +696,6 @@ struct crl_subdev_rect_rep ox03a10_1920_1088_rects[] = {
 	{ 0x3809, CRL_REG_LEN_08BIT, 0x80 },
 	{ 0x380a, CRL_REG_LEN_08BIT, 0x04 },
 	{ 0x380b, CRL_REG_LEN_08BIT, 0x40 },
-	{ 0x380c, CRL_REG_LEN_08BIT, 0x02 },
-	{ 0x380d, CRL_REG_LEN_08BIT, 0x14 },
 	{ 0x380e, CRL_REG_LEN_08BIT, 0x05 },
 	{ 0x380f, CRL_REG_LEN_08BIT, 0x40 },
 	{ 0x3810, CRL_REG_LEN_08BIT, 0x00 },
@@ -1280,7 +1276,7 @@ struct crl_v4l2_ctrl ox03a10_v4l2_ctrls[] = {
 		.flags = V4L2_CTRL_FLAG_UPDATE,
 		.impact = CRL_IMPACTS_NO_IMPACT,
 		.regs_items = ARRAY_SIZE(ox03a10_lcg_digital_gain),
-		.regs = ox03a10_hcg_digital_gain,
+		.regs = ox03a10_lcg_digital_gain,
 		.v4l2_type = V4L2_CTRL_TYPE_INTEGER,
 	},
 	{
@@ -1297,7 +1293,7 @@ struct crl_v4l2_ctrl ox03a10_v4l2_ctrls[] = {
 		.flags = V4L2_CTRL_FLAG_UPDATE,
 		.impact = CRL_IMPACTS_NO_IMPACT,
 		.regs_items = ARRAY_SIZE(ox03a10_lcg_real_gain),
-		.regs = ox03a10_hcg_real_gain,
+		.regs = ox03a10_lcg_real_gain,
 		.v4l2_type = V4L2_CTRL_TYPE_INTEGER,
 	},
 	{
@@ -1464,7 +1460,7 @@ struct crl_v4l2_ctrl ox03a10_v4l2_ctrls[] = {
 		.data.std_data.min = 1920,
 		.data.std_data.max = 65535,
 		.data.std_data.step = 1,
-		.data.std_data.def = 1978,
+		.data.std_data.def = 2168,
 		.flags = V4L2_CTRL_FLAG_UPDATE,
 		.impact = CRL_IMPACTS_NO_IMPACT,
 		.ctrl = 0,
@@ -1565,10 +1561,10 @@ struct crl_csi_data_fmt ox03a10_crl_csi_data_fmt[] = {
 struct crl_pll_configuration ox03a10_pll_configurations[] = {
 	{
 		.input_clk = 27000000,
-		.op_sys_clk = 87750000,
+		.op_sys_clk = 108000000,
 		.bitsperpixel = 12,
-		.pixel_rate_csi = 176000000,
-		.pixel_rate_pa = 176000000, /* pixel_rate = op_sys_clk*2 *csi_lanes/bitsperpixel */
+		.pixel_rate_csi = 108000000,
+		.pixel_rate_pa = 108000000, /* pixel_rate = op_sys_clk*2 *csi_lanes/bitsperpixel */
 		.csi_lanes = 4,
 		.comp_items = 0,
 		.ctrl_data = 0,
-- 
1.9.1

