

================================================================
== Vitis HLS Report for 'local_memset'
================================================================
* Date:           Wed Jul  9 04:09:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.825 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|       15|  8.000 ns|  0.120 us|    1|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- local_memset_label1  |        0|       14|         1|          -|          -|  0 ~ 14|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 3 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7" [data/benchmarks/sha/sha.c:58]   --->   Operation 4 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%e_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %e" [data/benchmarks/sha/sha.c:58]   --->   Operation 5 'read' 'e_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %n" [data/benchmarks/sha/sha.c:58]   --->   Operation 6 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %n_read, i32 6" [data/benchmarks/sha/sha.c:58]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.70ns)   --->   "%sub_ln58 = sub i7 0, i7 %n_read" [data/benchmarks/sha/sha.c:58]   --->   Operation 8 'sub' 'sub_ln58' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %sub_ln58, i32 2, i32 6" [data/benchmarks/sha/sha.c:58]   --->   Operation 9 'partselect' 'trunc_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i5 %trunc_ln58_1" [data/benchmarks/sha/sha.c:58]   --->   Operation 10 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i30 %sext_ln58" [data/benchmarks/sha/sha.c:58]   --->   Operation 11 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.86ns)   --->   "%sub_ln58_1 = sub i31 0, i31 %zext_ln58" [data/benchmarks/sha/sha.c:58]   --->   Operation 12 'sub' 'sub_ln58_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %n_read, i32 2, i32 6" [data/benchmarks/sha/sha.c:58]   --->   Operation 13 'partselect' 'trunc_ln58_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i5 %trunc_ln58_2" [data/benchmarks/sha/sha.c:58]   --->   Operation 14 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i30 %sext_ln58_1" [data/benchmarks/sha/sha.c:58]   --->   Operation 15 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.25ns)   --->   "%m = select i1 %tmp, i31 %sub_ln58_1, i31 %zext_ln58_1" [data/benchmarks/sha/sha.c:58]   --->   Operation 16 'select' 'm' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i30 0, i30 %idx"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln65 = br void %while.body4" [data/benchmarks/sha/sha.c:65]   --->   Operation 18 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.57>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%idx_load = load i30 %idx" [data/benchmarks/sha/sha.c:65]   --->   Operation 19 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i30 %idx_load" [data/benchmarks/sha/sha.c:65]   --->   Operation 20 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.87ns)   --->   "%icmp_ln65 = icmp_slt  i31 %zext_ln65, i31 %m" [data/benchmarks/sha/sha.c:65]   --->   Operation 21 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.86ns)   --->   "%add_ln65 = add i30 %idx_load, i30 1" [data/benchmarks/sha/sha.c:65]   --->   Operation 22 'add' 'add_ln65' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %while.end6.loopexit, void %while.body4.split" [data/benchmarks/sha/sha.c:65]   --->   Operation 23 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i30 %idx_load" [data/benchmarks/sha/sha.c:65]   --->   Operation 24 'trunc' 'trunc_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 14, i64 7" [data/benchmarks/sha/sha.c:66]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [data/benchmarks/sha/sha.c:68]   --->   Operation 26 'specloopname' 'specloopname_ln68' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln57 = add i4 %trunc_ln65, i4 %e_read" [data/benchmarks/sha/sha.c:57]   --->   Operation 27 'add' 'add_ln57' <Predicate = (icmp_ln65)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i4 %add_ln57" [data/benchmarks/sha/sha.c:57]   --->   Operation 28 'zext' 'zext_ln57' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln57" [data/benchmarks/sha/sha.c:57]   --->   Operation 29 'getelementptr' 'p' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.69ns)   --->   "%store_ln67 = store i32 0, i4 %p" [data/benchmarks/sha/sha.c:67]   --->   Operation 30 'store' 'store_ln67' <Predicate = (icmp_ln65)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln65 = store i30 %add_ln65, i30 %idx" [data/benchmarks/sha/sha.c:65]   --->   Operation 31 'store' 'store_ln65' <Predicate = (icmp_ln65)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln65 = br void %while.body4" [data/benchmarks/sha/sha.c:65]   --->   Operation 32 'br' 'br_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [data/benchmarks/sha/sha.c:69]   --->   Operation 33 'ret' 'ret_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.825ns
The critical path consists of the following:
	wire read operation ('n_read', data/benchmarks/sha/sha.c:58) on port 'n' (data/benchmarks/sha/sha.c:58) [7]  (0.000 ns)
	'sub' operation 7 bit ('sub_ln58', data/benchmarks/sha/sha.c:58) [9]  (0.706 ns)
	'sub' operation 31 bit ('sub_ln58_1', data/benchmarks/sha/sha.c:58) [13]  (0.868 ns)
	'select' operation 31 bit ('m', data/benchmarks/sha/sha.c:58) [17]  (0.251 ns)

 <State 2>: 1.573ns
The critical path consists of the following:
	'load' operation 30 bit ('idx_load', data/benchmarks/sha/sha.c:65) on local variable 'idx' [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln65', data/benchmarks/sha/sha.c:65) [23]  (0.874 ns)
	'store' operation 0 bit ('store_ln67', data/benchmarks/sha/sha.c:67) of constant 0 on array 'sha_info_data' [33]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
