
*** Running vivado
    with args -log design_1_systolic_array_2x2_s_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_systolic_array_2x2_s_0_1.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Jul 31 01:48:20 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_systolic_array_2x2_s_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 672.523 ; gain = 196.570
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2024.1/Vivado/2024.1/data/ip'.
Command: synth_design -top design_1_systolic_array_2x2_s_0_1 -part xczu7ev-ffvc1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2228.832 ; gain = 404.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_systolic_array_2x2_s_0_1' [c:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.gen/sources_1/bd/design_1/ip/design_1_systolic_array_2x2_s_0_1/synth/design_1_systolic_array_2x2_s_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'systolic_array_2x2_syn' [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2_syn.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'integer_mac_pe' [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/integer_mac_pe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'integer_mac_pe' (0#1) [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/integer_mac_pe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'systolic_array_2x2_syn' (0#1) [C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.srcs/sources_1/new/systolic_array_2x2_syn.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_systolic_array_2x2_s_0_1' (0#1) [c:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.gen/sources_1/bd/design_1/ip/design_1_systolic_array_2x2_s_0_1/synth/design_1_systolic_array_2x2_s_0_1.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2340.301 ; gain = 515.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2340.301 ; gain = 515.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2340.301 ; gain = 515.703
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2340.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2413.398 ; gain = 19.332
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2413.398 ; gain = 588.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2413.398 ; gain = 588.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2413.398 ; gain = 588.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "fifo:/fifo_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2413.398 ; gain = 588.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 16    
+---RAMs : 
	              128 Bit	(8 X 16 bit)          RAMs := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "design_1_systolic_array_2x2_s_0_1/inst/weight_fifo0/fifo_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_systolic_array_2x2_s_0_1/inst/ifmap_fifo0/fifo_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP inst/pe00/out_ofmap_reg, operation Mode is: (P+A*B)'.
DSP Report: register inst/pe00/out_ofmap_reg is absorbed into DSP inst/pe00/out_ofmap_reg.
DSP Report: operator inst/pe00/out_ofmap0 is absorbed into DSP inst/pe00/out_ofmap_reg.
DSP Report: operator inst/pe00/out_ofmap1 is absorbed into DSP inst/pe00/out_ofmap_reg.
INFO: [Synth 8-6904] The RAM "design_1_systolic_array_2x2_s_0_1/inst/weight_fifo1/fifo_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP inst/pe01/out_ofmap_reg, operation Mode is: (P+A*B2)'.
DSP Report: register inst/pe00/out_ifmap_reg is absorbed into DSP inst/pe01/out_ofmap_reg.
DSP Report: register inst/pe01/out_ofmap_reg is absorbed into DSP inst/pe01/out_ofmap_reg.
DSP Report: operator inst/pe01/out_ofmap0 is absorbed into DSP inst/pe01/out_ofmap_reg.
DSP Report: operator inst/pe01/out_ofmap1 is absorbed into DSP inst/pe01/out_ofmap_reg.
INFO: [Synth 8-6904] The RAM "design_1_systolic_array_2x2_s_0_1/inst/ifmap_fifo1/fifo_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP inst/pe10/out_ofmap_reg, operation Mode is: (P+A2*B)'.
DSP Report: register inst/pe00/out_weight_reg is absorbed into DSP inst/pe10/out_ofmap_reg.
DSP Report: register inst/pe10/out_ofmap_reg is absorbed into DSP inst/pe10/out_ofmap_reg.
DSP Report: operator inst/pe10/out_ofmap0 is absorbed into DSP inst/pe10/out_ofmap_reg.
DSP Report: operator inst/pe10/out_ofmap1 is absorbed into DSP inst/pe10/out_ofmap_reg.
DSP Report: Generating DSP inst/pe11/out_ofmap_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register inst/pe10/out_ifmap_reg is absorbed into DSP inst/pe11/out_ofmap_reg.
DSP Report: register inst/pe01/out_weight_reg is absorbed into DSP inst/pe11/out_ofmap_reg.
DSP Report: register inst/pe11/out_ofmap_reg is absorbed into DSP inst/pe11/out_ofmap_reg.
DSP Report: operator inst/pe11/out_ofmap0 is absorbed into DSP inst/pe11/out_ofmap_reg.
DSP Report: operator inst/pe11/out_ofmap1 is absorbed into DSP inst/pe11/out_ofmap_reg.
INFO: [Synth 8-6904] The RAM "design_1_systolic_array_2x2_s_0_1/inst/weight_fifo0/fifo_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_systolic_array_2x2_s_0_1/inst/ifmap_fifo0/fifo_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_systolic_array_2x2_s_0_1/inst/weight_fifo1/fifo_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_systolic_array_2x2_s_0_1/inst/ifmap_fifo1/fifo_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2413.398 ; gain = 588.801
---------------------------------------------------------------------------------
 Sort Area is  inst/pe11/out_ofmap_reg_6 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  inst/pe01/out_ofmap_reg_2 : 0 0 : 2016 2016 : Used 1 time 0
 Sort Area is  inst/pe10/out_ofmap_reg_4 : 0 0 : 2016 2016 : Used 1 time 0
 Sort Area is  inst/pe00/out_ofmap_reg_0 : 0 0 : 2000 2000 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------+----------------------------+-----------+----------------------+---------------+
|Module Name                       | RTL Object                 | Inference | Size (Depth x Width) | Primitives    | 
+----------------------------------+----------------------------+-----------+----------------------+---------------+
|design_1_systolic_array_2x2_s_0_1 | inst/weight_fifo0/fifo_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|design_1_systolic_array_2x2_s_0_1 | inst/ifmap_fifo0/fifo_reg  | Implied   | 8 x 16               | RAM32M16 x 2  | 
|design_1_systolic_array_2x2_s_0_1 | inst/weight_fifo1/fifo_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|design_1_systolic_array_2x2_s_0_1 | inst/ifmap_fifo1/fifo_reg  | Implied   | 8 x 16               | RAM32M16 x 2  | 
+----------------------------------+----------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|integer_mac_pe                    | (P+A*B)'    | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_systolic_array_2x2_s_0_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_systolic_array_2x2_s_0_1 | (P+A2*B)'   | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_systolic_array_2x2_s_0_1 | (P+A2*B2)'  | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2886.859 ; gain = 1062.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2886.859 ; gain = 1062.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------------------------+----------------------------+-----------+----------------------+---------------+
|Module Name                       | RTL Object                 | Inference | Size (Depth x Width) | Primitives    | 
+----------------------------------+----------------------------+-----------+----------------------+---------------+
|design_1_systolic_array_2x2_s_0_1 | inst/weight_fifo0/fifo_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|design_1_systolic_array_2x2_s_0_1 | inst/ifmap_fifo0/fifo_reg  | Implied   | 8 x 16               | RAM32M16 x 2  | 
|design_1_systolic_array_2x2_s_0_1 | inst/weight_fifo1/fifo_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|design_1_systolic_array_2x2_s_0_1 | inst/ifmap_fifo1/fifo_reg  | Implied   | 8 x 16               | RAM32M16 x 2  | 
+----------------------------------+----------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2886.859 ; gain = 1062.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2900.273 ; gain = 1075.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2900.273 ; gain = 1075.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2900.273 ; gain = 1075.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2900.273 ; gain = 1075.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2900.273 ; gain = 1075.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2900.273 ; gain = 1075.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|integer_mac_pe                    | (P+A'*B')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_systolic_array_2x2_s_0_1 | (P+A'*B')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_systolic_array_2x2_s_0_1 | (P+A'*B')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_systolic_array_2x2_s_0_1 | (P+A'*B')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     4|
|2     |DSP_A_B_DATA    |     4|
|3     |DSP_C_DATA      |     4|
|4     |DSP_MULTIPLIER  |     4|
|5     |DSP_M_DATA      |     4|
|6     |DSP_OUTPUT      |     4|
|7     |DSP_PREADD      |     4|
|8     |DSP_PREADD_DATA |     4|
|9     |LUT1            |     9|
|10    |LUT2            |    12|
|11    |LUT3            |     8|
|12    |LUT5            |     4|
|13    |LUT6            |    20|
|14    |RAM32M16        |     4|
|15    |RAM32X1D        |     8|
|16    |FDRE            |   216|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2900.273 ; gain = 1075.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 2900.273 ; gain = 1002.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2900.273 ; gain = 1075.676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2900.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2900.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

Synth Design complete | Checksum: 4db9b1dd
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2900.273 ; gain = 2176.582
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2900.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/S7117/Repos/Spike-TPU/testing/integer_tpu/integer_tpu.runs/design_1_systolic_array_2x2_s_0_1_synth_1/design_1_systolic_array_2x2_s_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_systolic_array_2x2_s_0_1_utilization_synth.rpt -pb design_1_systolic_array_2x2_s_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 01:49:18 2024...
