[10/19 11:34:37      0s] 
[10/19 11:34:37      0s] Cadence Innovus(TM) Implementation System.
[10/19 11:34:37      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/19 11:34:37      0s] 
[10/19 11:34:37      0s] Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
[10/19 11:34:37      0s] Options:	-cds_lib_file /mnt/imesl/Projects/MSE_PA_Jansky_Meyer/digital/digital_flow/lib/cds.lib -files ../tcl/innovus_top.tcl 
[10/19 11:34:37      0s] Date:		Thu Oct 19 11:34:37 2023
[10/19 11:34:37      0s] Host:		srimes01.ost.ch (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6246R CPU @ 3.40GHz 36608KB)
[10/19 11:34:37      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[10/19 11:34:37      0s] 
[10/19 11:34:37      0s] License:
[10/19 11:34:37      0s] 		[11:34:37.375194] Configured Lic search path (21.01-s002): 5280@cadence.lic.ost.ch:2100@xilinx.lic.ost.ch

[10/19 11:34:37      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[10/19 11:34:37      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/19 11:34:49     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
[10/19 11:34:52     14s] @(#)CDS: NanoRoute 21.35-s114_1 NR220912-2004/21_15-UB (database version 18.20.592_1) {superthreading v2.17}
[10/19 11:34:52     14s] @(#)CDS: AAE 21.15-s039 (64bit) 10/13/2022 (Linux 3.10.0-693.el7.x86_64)
[10/19 11:34:52     14s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[10/19 11:34:52     14s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[10/19 11:34:52     14s] @(#)CDS: CPE v21.15-s076
[10/19 11:34:52     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[10/19 11:34:52     14s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[10/19 11:34:52     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[10/19 11:34:52     14s] @(#)CDS: RCDB 11.15.0
[10/19 11:34:52     14s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[10/19 11:34:52     14s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[10/19 11:34:52     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay.

[10/19 11:34:52     14s] Change the soft stacksize limit to 0.2%RAM (771 mbytes). Set global soft_stack_size_limit to change the value.
[10/19 11:34:54     16s] 
[10/19 11:34:54     16s] **INFO:  MMMC transition support version v31-84 
[10/19 11:34:54     16s] 
[10/19 11:34:54     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/19 11:34:54     16s] <CMD> suppressMessage ENCEXT-2799
[10/19 11:34:54     16s] <CMD> getVersion
[10/19 11:34:54     16s] <CMD> getVersion
[10/19 11:34:54     16s] <CMD> getVersion
[10/19 11:34:55     16s] [INFO] Loading PVS 21.12 fill procedures
[10/19 11:34:55     16s] Sourcing file "../tcl/innovus_top.tcl" ...
[10/19 11:34:55     16s] <CMD> set auto_file_dir ../reports/par/auto/
[10/19 11:34:55     16s] <CMD> setOaxMode -compressLevel 0
[10/19 11:34:55     16s] <CMD> setOaxMode -allowBitConnection true
[10/19 11:34:55     16s] <CMD> setOaxMode -allowTechUpdate false
[10/19 11:34:55     16s] <CMD> setOaxMode -updateMode true
[10/19 11:34:55     16s] <CMD> setOaxMode -pinPurpose true
[10/19 11:34:55     16s] <CMD> setDesignMode -process 250
[10/19 11:34:55     16s] ##  Process: 250           (User Set)               
[10/19 11:34:55     16s] ##     Node: (not set)                           
[10/19 11:34:55     16s] 
##  Check design process and node:  
##  Design tech node is not set.

[10/19 11:34:55     16s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[10/19 11:34:55     16s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/19 11:34:55     16s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[10/19 11:34:55     16s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[10/19 11:34:55     16s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[10/19 11:34:55     16s] <CMD> setViaGenMode -symmetrical_via_only true
[10/19 11:34:55     16s] <CMD> set_table_style -no_frame_fix_width
[10/19 11:34:55     16s] <CMD> set_global timing_report_enable_auto_column_width true
[10/19 11:34:55     16s] <CMD> set init_oa_design_lib Lib1
[10/19 11:34:55     16s] <CMD> set init_top_cell top
[10/19 11:34:55     16s] <CMD> set init_oa_ref_lib D_CELLSL_5V
[10/19 11:34:55     16s] <CMD> set init_verilog ./../results/synth/top.v
[10/19 11:34:55     16s] <CMD> set init_mmmc_file ../tcl/mmcm.tcl
[10/19 11:34:55     16s] <CMD> set init_io_file ../io/top.io
[10/19 11:34:55     16s] <CMD> set init_pwr_net vdd5!
[10/19 11:34:55     16s] <CMD> set init_gnd_net gnd!
[10/19 11:34:55     16s] <CMD> set init_abstract_view abstract
[10/19 11:34:55     16s] <CMD> set init_layout_view layout
[10/19 11:34:55     16s] <CMD> init_design
[10/19 11:34:55     16s] #% Begin Load MMMC data ... (date=10/19 11:34:55, mem=735.9M)
[10/19 11:34:55     16s] #% End Load MMMC data ... (date=10/19 11:34:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=736.9M, current mem=736.9M)
[10/19 11:34:55     17s] Reading tech data from OA library 'D_CELLSL_5V' ...
[10/19 11:34:56     17s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[10/19 11:34:56     17s] **WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[10/19 11:34:56     17s] **WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[10/19 11:34:56     17s] Set DBUPerIGU to M2 pitch 1400.
[10/19 11:34:56     17s] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'PD_C' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
[10/19 11:34:56     17s] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'ND_C' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
[10/19 11:34:56     17s] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'P2_C' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
[10/19 11:34:56     17s] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'P1_CL' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
[10/19 11:34:56     17s] **WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only. StdViaDef (VIARULE GENERATE) 'P1_C' contains a non-routing layer hence, enclosure and width values will be ignored by the tool.
[10/19 11:34:56     17s] LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_XH035'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
[10/19 11:34:56     17s] 
##  Check design process and node:  
##  Design tech node is not set.

[10/19 11:34:56     17s] **WARN: (IMPOAX-722):	Layer 'METL' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[10/19 11:34:56     17s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEBUL5VX8' from library 'D_CELLSL_5V', shape with bounding box '9.3 -1.4 23.5 11.8' is found on layer 'METL'. This will be ignored by tool.
[10/19 11:34:56     17s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEBUL5VX8'  as layer 'METL' is not defined in Innovus database.
[10/19 11:34:56     17s] **WARN: (IMPOAX-722):	Layer 'METL' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[10/19 11:34:56     17s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEL5V' from library 'D_CELLSL_5V', shape with bounding box '1.45 -1.4 15.65 11.8' is found on layer 'METL'. This will be ignored by tool.
[10/19 11:34:56     17s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEL5V'  as layer 'METL' is not defined in Innovus database.
[10/19 11:34:56     17s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN25L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[10/19 11:34:56     17s] Type 'man IMPOAX-773' for more detail.
[10/19 11:34:56     17s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELL25L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[10/19 11:34:56     17s] Type 'man IMPOAX-773' for more detail.
[10/19 11:34:56     17s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELL2L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[10/19 11:34:56     17s] Type 'man IMPOAX-773' for more detail.
[10/19 11:34:56     17s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLNP2L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[10/19 11:34:56     17s] Type 'man IMPOAX-773' for more detail.
[10/19 11:34:56     17s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN2L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[10/19 11:34:56     17s] Type 'man IMPOAX-773' for more detail.
[10/19 11:34:56     17s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELL5L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[10/19 11:34:56     17s] Type 'man IMPOAX-773' for more detail.
[10/19 11:34:56     17s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELL10L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[10/19 11:34:56     17s] Type 'man IMPOAX-773' for more detail.
[10/19 11:34:56     17s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'MPROBEL5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[10/19 11:34:56     17s] Type 'man IMPOAX-773' for more detail.
[10/19 11:34:56     17s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN5L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[10/19 11:34:56     17s] Type 'man IMPOAX-773' for more detail.
[10/19 11:34:56     17s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN10L5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[10/19 11:34:56     17s] Type 'man IMPOAX-773' for more detail.
[10/19 11:34:56     17s] Loading view definition file from ../tcl/mmcm.tcl
[10/19 11:34:56     17s] Reading ls_wc timing library '/opt/cds_dk/xfab/XKIT/xh035/diglibs/D_CELLSL_5V/v3_1/liberty_MOS5/v3_1_2/PVT_5_00V_range/D_CELLSL_5V_MOS5_slow_4_50V_125C.lib' ...
[10/19 11:34:56     17s] Read 412 cells in library 'D_CELLSL_5V_MOS5_slow_4_50V_125C' 
[10/19 11:34:56     17s] Reading ls_bc timing library '/opt/cds_dk/xfab/XKIT/xh035/diglibs/D_CELLSL_5V/v3_1/liberty_MOS5/v3_1_2/PVT_5_00V_range/D_CELLSL_5V_MOS5_fast_5_50V_m40C.lib' ...
[10/19 11:34:57     18s] Read 412 cells in library 'D_CELLSL_5V_MOS5_fast_5_50V_m40C' 
[10/19 11:34:57     18s] Ending "PreSetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=831.0M, current mem=775.7M)
[10/19 11:34:57     18s] *** End library_loading (cpu=0.01min, real=0.02min, mem=16.0M, fe_cpu=0.31min, fe_real=0.33min, fe_mem=1043.8M) ***
[10/19 11:34:57     18s] #% Begin Load netlist data ... (date=10/19 11:34:57, mem=775.7M)
[10/19 11:34:57     18s] *** Begin netlist parsing (mem=1043.8M) ***
[10/19 11:34:57     18s] Searching cell 'CLKVBUFL5V' in refLibs ...
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELLNP2L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELLNP2L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELLN25L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELLN25L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELLN10L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELLN10L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELLN5L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELLN5L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELLN2L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELLN2L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELL25L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELL25L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELL10L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELL10L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELL5L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELL5L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'ANTENNACELL2L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'ANTENNACELL2L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\vdd5! ' of cell 'DECAP25L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'DECAP25L5V' is defined in LEF but not in the timing library.
[10/19 11:34:57     18s] Type 'man IMPVL-159' for more detail.
[10/19 11:34:57     18s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[10/19 11:34:57     18s] To increase the message display limit, refer to the product command reference manual.
[10/19 11:34:57     18s] Created 412 new cells from 2 timing libraries.
[10/19 11:34:57     18s] Reading netlist ...
[10/19 11:34:57     18s] Backslashed names will retain backslash and a trailing blank character.
[10/19 11:34:57     18s] Reading verilog netlist './../results/synth/top.v'
[10/19 11:34:57     18s] 
[10/19 11:34:57     18s] *** Memory Usage v#1 (Current mem = 1043.770M, initial mem = 476.031M) ***
[10/19 11:34:57     18s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1043.8M) ***
[10/19 11:34:57     18s] #% End Load netlist data ... (date=10/19 11:34:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=785.6M, current mem=785.6M)
[10/19 11:34:57     18s] Set top cell to top.
[10/19 11:34:57     18s] Hooked 824 DB cells to tlib cells.
[10/19 11:34:57     18s] ** Removed 1 unused lib cells.
[10/19 11:34:57     18s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=795.4M, current mem=795.4M)
[10/19 11:34:57     18s] Starting recursive module instantiation check.
[10/19 11:34:57     18s] No recursion found.
[10/19 11:34:57     18s] Building hierarchical netlist for Cell top ...
[10/19 11:34:57     18s] *** Netlist is unique.
[10/19 11:34:57     18s] Setting Std. cell height to 10400 DBU (smallest netlist inst).
[10/19 11:34:57     18s] ** info: there are 826 modules.
[10/19 11:34:57     18s] ** info: there are 390 stdCell insts.
[10/19 11:34:57     18s] 
[10/19 11:34:57     18s] *** Memory Usage v#1 (Current mem = 1091.195M, initial mem = 476.031M) ***
[10/19 11:34:57     18s] Reading IO assignment file "../io/top.io" ...
[10/19 11:34:57     18s] Start create_tracks
[10/19 11:34:57     18s] Generated pitch 1.3 in MET4 is different from 1.4 defined in technology file in unpreferred direction.
[10/19 11:34:57     18s] Generated pitch 1.4 in MET3 is different from 1.3 defined in technology file in unpreferred direction.
[10/19 11:34:57     18s] Generated pitch 1.3 in MET2 is different from 1.4 defined in technology file in unpreferred direction.
[10/19 11:34:57     18s] Generated pitch 1.4 in MET1 is different from 1.3 defined in technology file in unpreferred direction.
[10/19 11:34:57     18s] Extraction setup Started 
[10/19 11:34:57     18s] 
[10/19 11:34:57     18s] Trim Metal Layers:
[10/19 11:34:57     18s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[10/19 11:34:57     18s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[10/19 11:34:57     18s] Type 'man IMPEXT-6202' for more detail.
[10/19 11:34:57     18s] Reading Capacitance Table File /opt/cds_dk/xfab/XKIT/xh035/cadence/v6_5/capTbl/v6_5_1/xh035_xx2x_METAL4_max.capTbl ...
[10/19 11:34:57     18s] Process name: xh035_xx2x_METAL4_max.
[10/19 11:34:57     18s] Reading Capacitance Table File /opt/cds_dk/xfab/XKIT/xh035/cadence/v6_5/capTbl/v6_5_1/xh035_xx2x_METAL4_min.capTbl ...
[10/19 11:34:57     18s] Process name: xh035_xx2x_METAL4_min.
[10/19 11:34:57     18s] Importing multi-corner RC tables ... 
[10/19 11:34:57     18s] Summary of Active RC-Corners : 
[10/19 11:34:57     18s]  
[10/19 11:34:57     18s]  Analysis View: av_wc
[10/19 11:34:57     18s]     RC-Corner Name        : rc_cWorst
[10/19 11:34:57     18s]     RC-Corner Index       : 0
[10/19 11:34:57     18s]     RC-Corner Temperature : 125 Celsius
[10/19 11:34:57     18s]     RC-Corner Cap Table   : '/opt/cds_dk/xfab/XKIT/xh035/cadence/v6_5/capTbl/v6_5_1/xh035_xx2x_METAL4_max.capTbl'
[10/19 11:34:57     18s]     RC-Corner PreRoute Res Factor         : 1
[10/19 11:34:57     18s]     RC-Corner PreRoute Cap Factor         : 1
[10/19 11:34:57     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/19 11:34:57     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/19 11:34:57     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/19 11:34:57     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/19 11:34:57     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/19 11:34:57     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/19 11:34:57     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/19 11:34:57     18s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[10/19 11:34:57     18s]     RC-Corner Technology file: '/opt/cds_dk/xfab/XKIT/xh035/cadence/v6_6/QRC_pvs/v6_6_2/XH035_1121/QRC-Max/qrcTechFile'
[10/19 11:34:57     18s]  
[10/19 11:34:57     18s]  Analysis View: av_bc
[10/19 11:34:57     18s]     RC-Corner Name        : rc_cBest
[10/19 11:34:57     18s]     RC-Corner Index       : 1
[10/19 11:34:57     18s]     RC-Corner Temperature : -40 Celsius
[10/19 11:34:57     18s]     RC-Corner Cap Table   : '/opt/cds_dk/xfab/XKIT/xh035/cadence/v6_5/capTbl/v6_5_1/xh035_xx2x_METAL4_min.capTbl'
[10/19 11:34:57     18s]     RC-Corner PreRoute Res Factor         : 1
[10/19 11:34:57     18s]     RC-Corner PreRoute Cap Factor         : 1
[10/19 11:34:57     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/19 11:34:57     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/19 11:34:57     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/19 11:34:57     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/19 11:34:57     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/19 11:34:57     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/19 11:34:57     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/19 11:34:57     18s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[10/19 11:34:57     18s]     RC-Corner Technology file: '/opt/cds_dk/xfab/XKIT/xh035/cadence/v6_6/QRC_pvs/v6_6_2/XH035_1121/QRC-Min/qrcTechFile'
[10/19 11:34:57     18s] Technology file '/opt/cds_dk/xfab/XKIT/xh035/cadence/v6_6/QRC_pvs/v6_6_2/XH035_1121/QRC-Max/qrcTechFile' associated with first view 'av_wc' will be used as the primary corner for the multi-corner extraction.
[10/19 11:34:57     18s] 
[10/19 11:34:57     18s] Trim Metal Layers:
[10/19 11:34:57     18s] LayerId::1 widthSet size::4
[10/19 11:34:57     18s] LayerId::2 widthSet size::4
[10/19 11:34:57     18s] LayerId::3 widthSet size::4
[10/19 11:34:57     18s] LayerId::4 widthSet size::3
[10/19 11:34:57     18s] Updating RC grid for preRoute extraction ...
[10/19 11:34:57     18s] eee: pegSigSF::1.070000
[10/19 11:34:57     18s] Initializing multi-corner capacitance tables ... 
[10/19 11:34:57     18s] Initializing multi-corner resistance tables ...
[10/19 11:34:57     18s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:34:57     18s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:34:57     18s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:34:57     18s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:34:57     18s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.675000 newSi=0.000000 wHLS=1.687500 siPrev=0 viaL=0.000000
[10/19 11:34:57     18s] *Info: initialize multi-corner CTS.
[10/19 11:34:58     18s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1054.1M, current mem=812.1M)
[10/19 11:34:58     19s] Reading timing constraints file './../results/synth/top.sdc' ...
[10/19 11:34:58     19s] Current (total cpu=0:00:19.1, real=0:00:21.0, peak res=1068.1M, current mem=1068.1M)
[10/19 11:34:58     19s] INFO (CTE): Constraints read successfully.
[10/19 11:34:58     19s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1088.3M, current mem=1088.3M)
[10/19 11:34:58     19s] Current (total cpu=0:00:19.2, real=0:00:21.0, peak res=1088.3M, current mem=1088.3M)
[10/19 11:34:58     19s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[10/19 11:34:58     19s] Summary for sequential cells identification: 
[10/19 11:34:58     19s]   Identified SBFF number: 64
[10/19 11:34:58     19s]   Identified MBFF number: 0
[10/19 11:34:58     19s]   Identified SB Latch number: 0
[10/19 11:34:58     19s]   Identified MB Latch number: 0
[10/19 11:34:58     19s]   Not identified SBFF number: 0
[10/19 11:34:58     19s]   Not identified MBFF number: 0
[10/19 11:34:58     19s]   Not identified SB Latch number: 0
[10/19 11:34:58     19s]   Not identified MB Latch number: 0
[10/19 11:34:58     19s]   Number of sequential cells which are not FFs: 62
[10/19 11:34:58     19s] Total number of combinational cells: 253
[10/19 11:34:58     19s] Total number of sequential cells: 126
[10/19 11:34:58     19s] Total number of tristate cells: 32
[10/19 11:34:58     19s] Total number of level shifter cells: 0
[10/19 11:34:58     19s] Total number of power gating cells: 0
[10/19 11:34:58     19s] Total number of isolation cells: 0
[10/19 11:34:58     19s] Total number of power switch cells: 0
[10/19 11:34:58     19s] Total number of pulse generator cells: 0
[10/19 11:34:58     19s] Total number of always on buffers: 0
[10/19 11:34:58     19s] Total number of retention cells: 0
[10/19 11:34:58     19s] List of usable buffers: BUCL5VX16 BUCL5VX6 BUCL5VX8 BUL5VX16 BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8
[10/19 11:34:58     19s] Total number of usable buffers: 10
[10/19 11:34:58     19s] List of unusable buffers:
[10/19 11:34:58     19s] Total number of unusable buffers: 0
[10/19 11:34:58     19s] List of usable inverters: INCL5VX16 INCL5VX6 INCL5VX8 INL5VX16 INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8
[10/19 11:34:58     19s] Total number of usable inverters: 10
[10/19 11:34:58     19s] List of unusable inverters:
[10/19 11:34:58     19s] Total number of unusable inverters: 0
[10/19 11:34:58     19s] List of identified usable delay cells: DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1
[10/19 11:34:58     19s] Total number of identified usable delay cells: 4
[10/19 11:34:58     19s] List of identified unusable delay cells: STL5VX2 STL5VX1 STL5VX4 STL5VX3
[10/19 11:34:58     19s] Total number of identified unusable delay cells: 4
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] TimeStamp Deleting Cell Server End ...
[10/19 11:34:58     19s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1109.2M, current mem=1109.2M)
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:34:58     19s] Summary for sequential cells identification: 
[10/19 11:34:58     19s]   Identified SBFF number: 64
[10/19 11:34:58     19s]   Identified MBFF number: 0
[10/19 11:34:58     19s]   Identified SB Latch number: 0
[10/19 11:34:58     19s]   Identified MB Latch number: 0
[10/19 11:34:58     19s]   Not identified SBFF number: 0
[10/19 11:34:58     19s]   Not identified MBFF number: 0
[10/19 11:34:58     19s]   Not identified SB Latch number: 0
[10/19 11:34:58     19s]   Not identified MB Latch number: 0
[10/19 11:34:58     19s]   Number of sequential cells which are not FFs: 62
[10/19 11:34:58     19s]  Visiting view : av_wc
[10/19 11:34:58     19s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:34:58     19s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:34:58     19s]  Visiting view : av_bc
[10/19 11:34:58     19s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:34:58     19s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:34:58     19s] TLC MultiMap info (StdDelay):
[10/19 11:34:58     19s]   : dc_bc + ls_bc + 1 + no RcCorner := 73ps
[10/19 11:34:58     19s]   : dc_bc + ls_bc + 1 + rc_cBest := 80ps
[10/19 11:34:58     19s]   : dc_wc + ls_wc + 1 + no RcCorner := 165.4ps
[10/19 11:34:58     19s]   : dc_wc + ls_wc + 1 + rc_cWorst := 184.6ps
[10/19 11:34:58     19s]  Setting StdDelay to: 184.6ps
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] TimeStamp Deleting Cell Server End ...
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] *** Summary of all messages that are not suppressed in this session:
[10/19 11:34:58     19s] Severity  ID               Count  Summary                                  
[10/19 11:34:58     19s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[10/19 11:34:58     19s] WARNING   IMPVL-159          822  Pin '%s' of cell '%s' is defined in LEF ...
[10/19 11:34:58     19s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[10/19 11:34:58     19s] WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
[10/19 11:34:58     19s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[10/19 11:34:58     19s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[10/19 11:34:58     19s] WARNING   IMPOAX-773          10  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/19 11:34:58     19s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[10/19 11:34:58     19s] *** Message Summary: 846 warning(s), 0 error(s)
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 3
[10/19 11:34:58     19s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[10/19 11:34:58     19s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[10/19 11:34:58     19s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[10/19 11:34:58     19s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[10/19 11:34:58     19s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/19 11:34:58     19s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 1
[10/19 11:34:58     19s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/19 11:34:58     19s] <CMD> setTrialRouteMode -maxRouteLayer 3
[10/19 11:34:58     19s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[10/19 11:34:58     19s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[10/19 11:34:58     19s] <CMD> setAttribute -net * -bottom_preferred_routing_layer 1
[10/19 11:34:58     19s] <CMD> setAttribute -net * -top_preferred_routing_layer 3
[10/19 11:34:58     19s] <CMD> floorPlan -s 1040.2 83.2 11.2 10.4 11.2 10.4
[10/19 11:34:58     19s] Start create_tracks
[10/19 11:34:58     19s] Generated pitch 1.3 in MET4 is different from 1.4 defined in technology file in unpreferred direction.
[10/19 11:34:58     19s] Generated pitch 1.4 in MET3 is different from 1.3 defined in technology file in unpreferred direction.
[10/19 11:34:58     19s] Generated pitch 1.3 in MET2 is different from 1.4 defined in technology file in unpreferred direction.
[10/19 11:34:58     19s] Generated pitch 1.4 in MET1 is different from 1.3 defined in technology file in unpreferred direction.
[10/19 11:34:58     19s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[10/19 11:34:58     19s] <CMD> loadIoFile ../io/top.io
[10/19 11:34:58     19s] Reading IO assignment file "../io/top.io" ...
[10/19 11:34:58     19s] <CMD> clearGlobalNets
[10/19 11:34:58     19s] <CMD> globalNetConnect vdd5! -type pgpin -pin vdd5! -inst * -all -override
[10/19 11:34:58     19s] <CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -all -override
[10/19 11:34:58     19s] <CMD> deleteAllPowerPreroutes
[10/19 11:34:58     19s] <CMD> addRing -nets {gnd! vdd5!} -type core_rings -layer {top MET3 bottom MET3 left MET2 right MET2} -width 2 -spacing 1 -offset 0 -center 0
[10/19 11:34:58     19s] #% Begin addRing (date=10/19 11:34:58, mem=1111.3M)
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] viaInitial starts at Thu Oct 19 11:34:58 2023
viaInitial ends at Thu Oct 19 11:34:58 2023
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
[10/19 11:34:58     19s] 'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1392.7M)
[10/19 11:34:58     19s] Ring generation is complete.
[10/19 11:34:58     19s] vias are now being generated.
[10/19 11:34:58     19s] addRing created 8 wires.
[10/19 11:34:58     19s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[10/19 11:34:58     19s] +--------+----------------+----------------+
[10/19 11:34:58     19s] |  Layer |     Created    |     Deleted    |
[10/19 11:34:58     19s] +--------+----------------+----------------+
[10/19 11:34:58     19s] |  MET2  |        4       |       NA       |
[10/19 11:34:58     19s] |  VIA2  |        8       |        0       |
[10/19 11:34:58     19s] |  MET3  |        4       |       NA       |
[10/19 11:34:58     19s] +--------+----------------+----------------+
[10/19 11:34:58     19s] 'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
[10/19 11:34:58     19s] setViaGenMode -parameterized_via_only is reset to default value: true.
[10/19 11:34:58     19s] #% End addRing (date=10/19 11:34:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1113.6M, current mem=1113.6M)
[10/19 11:34:58     19s] <CMD> add_via_definition -via_rule VIA1_CV2_small -row_col {2 2}
[10/19 11:34:58     19s] <CMD> add_via_definition -via_rule VIA2_CV2_small -row_col {2 2}
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 100.8 8.4 100.8 95.6 -layer MET2 -net gnd!
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 103.8 5.4 103.8 98.6 -layer MET2 -net vdd5!
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 100.8 9.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 100.8 94.6
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 103.8 6.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 103.8 97.6
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 194.6 8.4 194.6 95.6 -layer MET2 -net gnd!
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 197.6 5.4 197.6 98.6 -layer MET2 -net vdd5!
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 194.6 9.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 194.6 94.6
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 197.6 6.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 197.6 97.6
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 289.8 8.4 289.8 95.6 -layer MET2 -net gnd!
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 292.8 5.4 292.8 98.6 -layer MET2 -net vdd5!
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 289.8 9.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 289.8 94.6
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 292.8 6.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 292.8 97.6
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 383.6 8.4 383.6 95.6 -layer MET2 -net gnd!
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 386.6 5.4 386.6 98.6 -layer MET2 -net vdd5!
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 383.6 9.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 383.6 94.6
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 386.6 6.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 386.6 97.6
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 477.4 8.4 477.4 95.6 -layer MET2 -net gnd!
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 480.4 5.4 480.4 98.6 -layer MET2 -net vdd5!
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 477.4 9.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 477.4 94.6
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 480.4 6.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 480.4 97.6
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 572.6 8.4 572.6 95.6 -layer MET2 -net gnd!
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 575.6 5.4 575.6 98.6 -layer MET2 -net vdd5!
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 572.6 9.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 572.6 94.6
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 575.6 6.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 575.6 97.6
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 666.4 8.4 666.4 95.6 -layer MET2 -net gnd!
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 669.4 5.4 669.4 98.6 -layer MET2 -net vdd5!
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 666.4 9.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 666.4 94.6
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 669.4 6.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 669.4 97.6
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 761.6 8.4 761.6 95.6 -layer MET2 -net gnd!
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 764.6 5.4 764.6 98.6 -layer MET2 -net vdd5!
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 761.6 9.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 761.6 94.6
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 764.6 6.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 764.6 97.6
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 855.4 8.4 855.4 95.6 -layer MET2 -net gnd!
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 858.4 5.4 858.4 98.6 -layer MET2 -net vdd5!
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 855.4 9.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 855.4 94.6
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 858.4 6.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 858.4 97.6
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 949.2 8.4 949.2 95.6 -layer MET2 -net gnd!
[10/19 11:34:58     19s] <CMD> add_shape -shape STRIPE -width 2 -pathSeg 952.2 5.4 952.2 98.6 -layer MET2 -net vdd5!
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 949.2 9.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net gnd! -via 0x7f47e9a39670 -pt 949.2 94.6
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 952.2 6.4
[10/19 11:34:58     19s] <CMD> add_via -shape STRIPE -net vdd5! -via 0x7f47e9a39670 -pt 952.2 97.6
[10/19 11:34:58     19s] <CMD> sroute -allowJogging 1 -allowLayerChange 1 -connect {blockPin padPin padRing corePin} -nets {gnd! vdd5!}
[10/19 11:34:58     19s] #% Begin sroute (date=10/19 11:34:58, mem=1113.7M)
[10/19 11:34:58     19s] *** Begin SPECIAL ROUTE on Thu Oct 19 11:34:58 2023 ***
[10/19 11:34:58     19s] SPECIAL ROUTE ran on directory: /mnt/imesl/Projects/MSE_PA_Jansky_Meyer/digital/digital_flow/log
[10/19 11:34:58     19s] SPECIAL ROUTE ran on machine: srimes01.ost.ch (Linux 3.10.0-1160.95.1.el7.x86_64 Xeon 3.40Ghz)
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] Begin option processing ...
[10/19 11:34:58     19s] srouteConnectPowerBump set to false
[10/19 11:34:58     19s] routeSelectNet set to "gnd! vdd5!"
[10/19 11:34:58     19s] routeSpecial set to true
[10/19 11:34:58     19s] srouteConnectConverterPin set to false
[10/19 11:34:58     19s] srouteConnectStripe set to false
[10/19 11:34:58     19s] srouteFollowCorePinEnd set to 3
[10/19 11:34:58     19s] srouteJogControl set to "preferWithChanges differentLayer"
[10/19 11:34:58     19s] sroutePadPinAllPorts set to true
[10/19 11:34:58     19s] sroutePreserveExistingRoutes set to true
[10/19 11:34:58     19s] srouteRoutePowerBarPortOnBothDir set to true
[10/19 11:34:58     19s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2840.00 megs.
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] Reading DB technology information...
[10/19 11:34:58     19s] Finished reading DB technology information.
[10/19 11:34:58     19s] Reading floorplan and netlist information...
[10/19 11:34:58     19s] Finished reading floorplan and netlist information.
[10/19 11:34:58     19s] Read in 9 layers, 4 routing layers, 1 overlap layer
[10/19 11:34:58     19s] Read in 411 macros, 41 used
[10/19 11:34:58     19s] Read in 32 components
[10/19 11:34:58     19s]   32 core components: 32 unplaced, 0 placed, 0 fixed
[10/19 11:34:58     19s] Read in 103 physical pins
[10/19 11:34:58     19s]   103 physical pins: 0 unplaced, 0 placed, 103 fixed
[10/19 11:34:58     19s] Read in 103 nets
[10/19 11:34:58     19s] Read in 2 special nets, 2 routed
[10/19 11:34:58     19s] Read in 167 terminals
[10/19 11:34:58     19s] 2 nets selected.
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] Begin power routing ...
[10/19 11:34:58     19s] #create default rule from bind_ndr_rule rule=0x7f47e9bea3d0 0x7f47e9d7a018
[10/19 11:34:58     19s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[10/19 11:34:58     19s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd5! net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/19 11:34:58     19s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd5! net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/19 11:34:58     19s] Type 'man IMPSR-1256' for more detail.
[10/19 11:34:58     19s] Cannot find any AREAIO class pad pin of net vdd5!. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/19 11:34:58     19s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd! net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/19 11:34:58     19s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd! net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/19 11:34:58     19s] Type 'man IMPSR-1256' for more detail.
[10/19 11:34:58     19s] Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/19 11:34:58     19s] CPU time for vdd5! FollowPin 0 seconds
[10/19 11:34:58     19s] CPU time for gnd! FollowPin 0 seconds
[10/19 11:34:58     19s]   Number of IO ports routed: 0
[10/19 11:34:58     19s]   Number of Block ports routed: 0
[10/19 11:34:58     19s]   Number of Core ports routed: 18
[10/19 11:34:58     19s]   Number of Pad ports routed: 0
[10/19 11:34:58     19s]   Number of Power Bump ports routed: 0
[10/19 11:34:58     19s]   Number of Followpin connections: 9
[10/19 11:34:58     19s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2845.00 megs.
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s]  Begin updating DB with routing results ...
[10/19 11:34:58     19s]  Updating DB with 103 io pins ...
[10/19 11:34:58     19s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[10/19 11:34:58     19s] Pin and blockage extraction finished
[10/19 11:34:58     19s] 
[10/19 11:34:58     19s] sroute created 27 wires.
[10/19 11:34:58     19s] ViaGen created 108 vias, deleted 0 via to avoid violation.
[10/19 11:34:58     19s] +--------+----------------+----------------+
[10/19 11:34:58     19s] |  Layer |     Created    |     Deleted    |
[10/19 11:34:58     19s] +--------+----------------+----------------+
[10/19 11:34:58     19s] |  MET1  |       27       |       NA       |
[10/19 11:34:58     19s] |  VIA1  |       108      |        0       |
[10/19 11:34:58     19s] +--------+----------------+----------------+
[10/19 11:34:58     19s] #% End sroute (date=10/19 11:34:58, total cpu=0:00:00.2, real=0:00:00.0, peak res=1133.9M, current mem=1128.7M)
[10/19 11:34:58     19s] <CMD> createPGPin vdd5! -net vdd5! -geom MET2 6.2 5.4 8.2 7.4
[10/19 11:34:58     19s] **WARN: (IMPDB-2074):	Escape fterm name for cell (top) from (vdd5!) to (\vdd5! ).
[10/19 11:34:58     19s] <CMD> createPGPin gnd! -net gnd! -geom MET2 9.2 8.4 11.2 10.4
[10/19 11:34:58     19s] **WARN: (IMPDB-2074):	Escape fterm name for cell (top) from (gnd!) to (\gnd! ).
[10/19 11:34:58     19s] <CMD> createBasicPathGroups -expanded
[10/19 11:34:58     19s] Created reg2reg path group
[10/19 11:34:58     19s] Effort level <high> specified for reg2reg path_group
[10/19 11:34:58     19s] <CMD> check_timing -verbose
[10/19 11:34:58     19s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:34:59     20s] AAE DB initialization (MEM=1422.8 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/19 11:34:59     20s] #################################################################################
[10/19 11:34:59     20s] # Design Stage: PreRoute
[10/19 11:34:59     20s] # Design Name: top
[10/19 11:34:59     20s] # Design Mode: 250nm
[10/19 11:34:59     20s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:34:59     20s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:34:59     20s] # Signoff Settings: SI Off 
[10/19 11:34:59     20s] #################################################################################
[10/19 11:34:59     20s] Calculate delays in BcWc mode...
[10/19 11:34:59     20s] Topological Sorting (REAL = 0:00:00.0, MEM = 1509.3M, InitMEM = 1508.3M)
[10/19 11:34:59     20s] Start delay calculation (fullDC) (1 T). (MEM=1509.34)
[10/19 11:34:59     20s] Start AAE Lib Loading. (MEM=1509.34)
[10/19 11:34:59     20s] End AAE Lib Loading. (MEM=1547.5 CPU=0:00:00.0 Real=0:00:00.0)
[10/19 11:34:59     20s] End AAE Lib Interpolated Model. (MEM=1547.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:34:59     20s] Total number of fetched objects 404
[10/19 11:34:59     20s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:34:59     20s] End delay calculation. (MEM=1647.43 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:34:59     20s] End delay calculation (fullDC). (MEM=1610.81 CPU=0:00:00.2 REAL=0:00:00.0)
[10/19 11:34:59     20s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1610.8M) ***
[10/19 11:34:59     20s] <CMD> checkDesign -all -outdir ../reports/par/checkDesign_pre/
[10/19 11:34:59     20s] OPERPROF: Starting checkPlace at level 1, MEM:1610.8M, EPOCH TIME: 1697708099.749300
[10/19 11:34:59     20s] Processing tracks to init pin-track alignment.
[10/19 11:34:59     20s] z: 2, totalTracks: 1
[10/19 11:34:59     20s] z: 4, totalTracks: 1
[10/19 11:34:59     20s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:34:59     20s] All LLGs are deleted
[10/19 11:34:59     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1610.8M, EPOCH TIME: 1697708099.784834
[10/19 11:34:59     20s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1610.8M, EPOCH TIME: 1697708099.787498
[10/19 11:34:59     20s] # Building top llgBox search-tree.
[10/19 11:34:59     20s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1610.8M, EPOCH TIME: 1697708099.787615
[10/19 11:34:59     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1610.8M, EPOCH TIME: 1697708099.787750
[10/19 11:34:59     20s] Max number of tech site patterns supported in site array is 256.
[10/19 11:34:59     20s] Core basic site is core_l_5v
[10/19 11:34:59     20s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1610.8M, EPOCH TIME: 1697708099.793713
[10/19 11:34:59     20s] After signature check, allow fast init is false, keep pre-filter is false.
[10/19 11:34:59     20s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/19 11:34:59     20s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1610.8M, EPOCH TIME: 1697708099.793880
[10/19 11:34:59     20s] Use non-trimmed site array because memory saving is not enough.
[10/19 11:34:59     20s] SiteArray: non-trimmed site array dimensions = 8 x 743
[10/19 11:34:59     20s] SiteArray: use 32,768 bytes
[10/19 11:34:59     20s] SiteArray: current memory after site array memory allocation 1610.9M
[10/19 11:34:59     20s] SiteArray: FP blocked sites are writable
[10/19 11:34:59     20s] Estimated cell power/ground rail width = 2.762 um
[10/19 11:34:59     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:34:59     20s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1610.9M, EPOCH TIME: 1697708099.794490
[10/19 11:34:59     20s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1610.9M, EPOCH TIME: 1697708099.794659
[10/19 11:34:59     20s] SiteArray: number of non floorplan blocked sites for llg default is 5944
[10/19 11:34:59     20s] Atter site array init, number of instance map data is 0.
[10/19 11:34:59     20s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.008, MEM:1610.9M, EPOCH TIME: 1697708099.795271
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:34:59     20s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1610.9M, EPOCH TIME: 1697708099.795425
[10/19 11:34:59     20s] Begin checking placement ... (start mem=1610.8M, init mem=1610.9M)
[10/19 11:34:59     20s] Begin checking exclusive groups violation ...
[10/19 11:34:59     20s] There are 0 groups to check, max #box is 0, total #box is 0
[10/19 11:34:59     20s] Finished checking exclusive groups violations. Found 0 Vio.
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] Running CheckPlace using 1 thread in normal mode...
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] ...checkPlace normal is done!
[10/19 11:34:59     20s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1610.9M, EPOCH TIME: 1697708099.799177
[10/19 11:34:59     20s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1610.9M, EPOCH TIME: 1697708099.799269
[10/19 11:34:59     20s] *info: Recommended don't use cell = 0           
[10/19 11:34:59     20s] *info: Placed = 0             
[10/19 11:34:59     20s] *info: Unplaced = 390         
[10/19 11:34:59     20s] Placement Density:76.53%(66233/86545)
[10/19 11:34:59     20s] Placement Density (including fixed std cells):76.53%(66233/86545)
[10/19 11:34:59     20s] All LLGs are deleted
[10/19 11:34:59     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1610.9M, EPOCH TIME: 1697708099.803897
[10/19 11:34:59     20s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1610.9M, EPOCH TIME: 1697708099.804089
[10/19 11:34:59     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1610.9M)
[10/19 11:34:59     20s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.055, MEM:1610.9M, EPOCH TIME: 1697708099.804774
[10/19 11:34:59     20s] Design: top
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] ------ Design Summary:
[10/19 11:34:59     20s] Total Standard Cell Number   (cells) : 390
[10/19 11:34:59     20s] Total Block Cell Number      (cells) : 0
[10/19 11:34:59     20s] Total I/O Pad Cell Number    (cells) : 0
[10/19 11:34:59     20s] Total Standard Cell Area     ( um^2) : 66233.44
[10/19 11:34:59     20s] Total Block Cell Area        ( um^2) : 0.00
[10/19 11:34:59     20s] Total I/O Pad Cell Area      ( um^2) : 0.00
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] ------ Design Statistics:
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] Number of Instances            : 390
[10/19 11:34:59     20s] Number of Non-uniquified Insts : 383
[10/19 11:34:59     20s] Number of Nets                 : 470
[10/19 11:34:59     20s] Average number of Pins per Net : 3.44
[10/19 11:34:59     20s] Maximum number of Pins in Net  : 148
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] ------ I/O Port summary
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] Number of Primary I/O Ports    : 103
[10/19 11:34:59     20s] Number of Input Ports          : 13
[10/19 11:34:59     20s] Number of Output Ports         : 90
[10/19 11:34:59     20s] Number of Bidirectional Ports  : 0
[10/19 11:34:59     20s] Number of Power/Ground Ports   : 2
[10/19 11:34:59     20s] Number of Floating Ports                     *: 0
[10/19 11:34:59     20s] Number of Ports Connected to Multiple Pads   *: 0
[10/19 11:34:59     20s] Number of Ports Connected to Core Instances   : 103
[10/19 11:34:59     20s] **WARN: (IMPREPO-202):	There are 103 Ports connected to core instances.
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] ------ Design Rule Checking:
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] Number of Output Pins connect to Power/Ground *: 0
[10/19 11:34:59     20s] Number of Insts with Input Pins tied together ?: 0
[10/19 11:34:59     20s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[10/19 11:34:59     20s] Number of Input/InOut Floating Pins            : 0
[10/19 11:34:59     20s] Number of Output Floating Pins                 : 0
[10/19 11:34:59     20s] Number of Output Term Marked TieHi/Lo         *: 0
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] Number of nets with tri-state drivers          : 0
[10/19 11:34:59     20s] Number of nets with parallel drivers           : 0
[10/19 11:34:59     20s] Number of nets with multiple drivers           : 0
[10/19 11:34:59     20s] Number of nets with no driver (No FanIn)       : 0
[10/19 11:34:59     20s] Number of Output Floating nets (No FanOut)     : 64
[10/19 11:34:59     20s] Number of High Fanout nets (>50)               : 2
[10/19 11:34:59     20s] **WARN: (IMPREPO-227):	There are 2 High Fanout nets (>50).
[10/19 11:34:59     20s] **WARN: (IMPREPO-213):	There are 103 I/O Pins connected to Non-IO Insts.
[10/19 11:34:59     20s] Checking for any assigns in the netlist...
[10/19 11:34:59     20s]   No assigns found.
[10/19 11:34:59     20s] Checking routing tracks.....
[10/19 11:34:59     20s] Checking other grids.....
[10/19 11:34:59     20s] Checking routing blockage.....
[10/19 11:34:59     20s] Checking components.....
[10/19 11:34:59     20s] Checking constraints (guide/region/fence).....
[10/19 11:34:59     20s] Checking groups.....
[10/19 11:34:59     20s] Checking Ptn Core Box.....
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] Checking Preroutes.....
[10/19 11:34:59     20s] No. of regular pre-routes not on tracks : 0 
[10/19 11:34:59     20s]  Design check done.
[10/19 11:34:59     20s] Report saved in file ../reports/par/checkDesign_pre//top.main.htm.ascii
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] *** Summary of all messages that are not suppressed in this session:
[10/19 11:34:59     20s] Severity  ID               Count  Summary                                  
[10/19 11:34:59     20s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[10/19 11:34:59     20s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[10/19 11:34:59     20s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[10/19 11:34:59     20s] *** Message Summary: 3 warning(s), 0 error(s)
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] <CMD> setPlaceMode -place_global_clock_gate_aware true -place_global_place_io_pins false -place_detail_preroute_as_obs {} -congEffort high -place_global_cong_effort high
[10/19 11:34:59     20s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort high -drouteUseMinSpacingForBlockage false -routeInsertAntennaDiode true -routeAntennaCellName ANTENNACELL2L5V -timingEngine {} -drouteAutoStop false
[10/19 11:34:59     20s] <CMD> setOptMode -clkGateAware true -fixDRC true -fixFanoutLoad true -timeDesignCompressReports false -usefulSkew true -effort high -checkRoutingCongestion true -usefulSkewCCOpt extreme
[10/19 11:34:59     20s] **WARN: The option "setOptMode -clkGateAware true" setting can result in sub-optimal timing performance because of too much optimization focus on the clock gate paths. Therefore use "setOptMode -clkGateAware force" option to enable this functionality.
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] <CMD> place_opt_design -out_dir ../reports/par/timingReports/opt_design/
[10/19 11:34:59     20s] **INFO: User settings:
[10/19 11:34:59     20s] setDesignMode -process                       250
[10/19 11:34:59     20s] setExtractRCMode -coupling_c_th              3
[10/19 11:34:59     20s] setExtractRCMode -relative_c_th              0.03
[10/19 11:34:59     20s] setExtractRCMode -total_c_th                 5
[10/19 11:34:59     20s] setDelayCalMode -engine                      aae
[10/19 11:34:59     20s] setOptMode -checkRoutingCongestion           true
[10/19 11:34:59     20s] setOptMode -clkGateAware                     false
[10/19 11:34:59     20s] setOptMode -effort                           high
[10/19 11:34:59     20s] setOptMode -fixDrc                           true
[10/19 11:34:59     20s] setOptMode -fixFanoutLoad                    true
[10/19 11:34:59     20s] setOptMode -timeDesignCompressReports        false
[10/19 11:34:59     20s] setOptMode -usefulSkew                       true
[10/19 11:34:59     20s] setOptMode -usefulSkewCCOpt                  extreme
[10/19 11:34:59     20s] setPlaceMode -place_detail_preroute_as_obs   {}
[10/19 11:34:59     20s] setPlaceMode -place_global_clock_gate_aware  true
[10/19 11:34:59     20s] setPlaceMode -place_global_cong_effort       high
[10/19 11:34:59     20s] setPlaceMode -place_global_place_io_pins     false
[10/19 11:34:59     20s] setRouteMode -earlyGlobalMaxRouteLayer       3
[10/19 11:34:59     20s] setRouteMode -earlyGlobalMinRouteLayer       1
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:20.7/0:00:21.2 (1.0), mem = 1610.8M
[10/19 11:34:59     20s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[10/19 11:34:59     20s] *** Starting GigaPlace ***
[10/19 11:34:59     20s] #optDebug: fT-E <X 2 3 1 0>
[10/19 11:34:59     20s] OPERPROF: Starting DPlace-Init at level 1, MEM:1610.8M, EPOCH TIME: 1697708099.906800
[10/19 11:34:59     20s] Processing tracks to init pin-track alignment.
[10/19 11:34:59     20s] z: 2, totalTracks: 1
[10/19 11:34:59     20s] z: 4, totalTracks: 1
[10/19 11:34:59     20s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:34:59     20s] All LLGs are deleted
[10/19 11:34:59     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1610.8M, EPOCH TIME: 1697708099.909601
[10/19 11:34:59     20s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1610.8M, EPOCH TIME: 1697708099.909861
[10/19 11:34:59     20s] # Building top llgBox search-tree.
[10/19 11:34:59     20s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1610.8M, EPOCH TIME: 1697708099.911479
[10/19 11:34:59     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1610.8M, EPOCH TIME: 1697708099.911632
[10/19 11:34:59     20s] Max number of tech site patterns supported in site array is 256.
[10/19 11:34:59     20s] Core basic site is core_l_5v
[10/19 11:34:59     20s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1610.8M, EPOCH TIME: 1697708099.915609
[10/19 11:34:59     20s] After signature check, allow fast init is false, keep pre-filter is true.
[10/19 11:34:59     20s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/19 11:34:59     20s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1610.8M, EPOCH TIME: 1697708099.915728
[10/19 11:34:59     20s] SiteArray: non-trimmed site array dimensions = 8 x 743
[10/19 11:34:59     20s] SiteArray: use 32,768 bytes
[10/19 11:34:59     20s] SiteArray: current memory after site array memory allocation 1610.8M
[10/19 11:34:59     20s] SiteArray: FP blocked sites are writable
[10/19 11:34:59     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:34:59     20s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1610.8M, EPOCH TIME: 1697708099.916123
[10/19 11:34:59     20s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1610.8M, EPOCH TIME: 1697708099.916277
[10/19 11:34:59     20s] SiteArray: number of non floorplan blocked sites for llg default is 5944
[10/19 11:34:59     20s] Atter site array init, number of instance map data is 0.
[10/19 11:34:59     20s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1610.8M, EPOCH TIME: 1697708099.916842
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:34:59     20s] OPERPROF:     Starting CMU at level 3, MEM:1610.8M, EPOCH TIME: 1697708099.916986
[10/19 11:34:59     20s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1610.8M, EPOCH TIME: 1697708099.917973
[10/19 11:34:59     20s] 
[10/19 11:34:59     20s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:34:59     20s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1610.8M, EPOCH TIME: 1697708099.918074
[10/19 11:34:59     20s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1610.8M, EPOCH TIME: 1697708099.918111
[10/19 11:34:59     20s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1610.8M, EPOCH TIME: 1697708099.918154
[10/19 11:34:59     20s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1610.8MB).
[10/19 11:34:59     20s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1610.8M, EPOCH TIME: 1697708099.918362
[10/19 11:34:59     20s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1610.8M, EPOCH TIME: 1697708099.918397
[10/19 11:34:59     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] All LLGs are deleted
[10/19 11:34:59     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:34:59     20s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1610.8M, EPOCH TIME: 1697708099.919000
[10/19 11:34:59     20s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1610.8M, EPOCH TIME: 1697708099.919189
[10/19 11:34:59     20s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1579.8M, EPOCH TIME: 1697708099.920364
[10/19 11:34:59     20s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:20.8/0:00:21.3 (1.0), mem = 1579.8M
[10/19 11:34:59     20s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/19 11:34:59     20s] [check_scan_connected]: number of scan connected with missing definition = 62, number of scan = 72, number of sequential = 147, percentage of missing scan cell = 42.18% (62 / 147)
[10/19 11:34:59     20s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 42.18% flops. Placement and timing QoR can be severely impacted in this case!
[10/19 11:34:59     20s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[10/19 11:34:59     20s] no activity file in design. spp won't run.
[10/19 11:34:59     20s] #Start colorize_geometry on Thu Oct 19 11:34:59 2023
[10/19 11:34:59     20s] #
[10/19 11:35:00     20s] ### Time Record (colorize_geometry) is installed.
[10/19 11:35:00     20s] ### Time Record (Pre Callback) is installed.
[10/19 11:35:00     20s] ### Time Record (Pre Callback) is uninstalled.
[10/19 11:35:00     20s] ### Time Record (DB Import) is installed.
[10/19 11:35:00     20s] ### info: trigger incremental cell import ( 411 new cells ).
[10/19 11:35:00     20s] ### info: trigger incremental reloading library data ( #cell = 411 ).
[10/19 11:35:00     20s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=359584806 placement=1144108932 pin_access=1 inst_pattern=1
[10/19 11:35:00     20s] ### Time Record (DB Import) is uninstalled.
[10/19 11:35:00     20s] ### Time Record (DB Export) is installed.
[10/19 11:35:00     20s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=359584806 placement=1144108932 pin_access=1 inst_pattern=1
[10/19 11:35:00     20s] ### Time Record (DB Export) is uninstalled.
[10/19 11:35:00     20s] ### Time Record (Post Callback) is installed.
[10/19 11:35:00     20s] ### Time Record (Post Callback) is uninstalled.
[10/19 11:35:00     20s] #
[10/19 11:35:00     20s] #colorize_geometry statistics:
[10/19 11:35:00     20s] #Cpu time = 00:00:00
[10/19 11:35:00     20s] #Elapsed time = 00:00:00
[10/19 11:35:00     20s] #Increased memory = -5.72 (MB)
[10/19 11:35:00     20s] #Total memory = 1226.43 (MB)
[10/19 11:35:00     20s] #Peak memory = 1245.70 (MB)
[10/19 11:35:00     20s] #Number of warnings = 0
[10/19 11:35:00     20s] #Total number of warnings = 3
[10/19 11:35:00     20s] #Number of fails = 0
[10/19 11:35:00     20s] #Total number of fails = 0
[10/19 11:35:00     20s] #Complete colorize_geometry on Thu Oct 19 11:35:00 2023
[10/19 11:35:00     20s] #
[10/19 11:35:00     20s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[10/19 11:35:00     20s] ### Time Record (colorize_geometry) is uninstalled.
[10/19 11:35:00     20s] ### 
[10/19 11:35:00     20s] ###   Scalability Statistics
[10/19 11:35:00     20s] ### 
[10/19 11:35:00     20s] ### ------------------------+----------------+----------------+----------------+
[10/19 11:35:00     20s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[10/19 11:35:00     20s] ### ------------------------+----------------+----------------+----------------+
[10/19 11:35:00     20s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:00     20s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:00     20s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:00     20s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:00     20s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:00     20s] ### ------------------------+----------------+----------------+----------------+
[10/19 11:35:00     20s] ### 
[10/19 11:35:00     20s] {MMLU 404 404 404}
[10/19 11:35:00     20s] ### Creating LA Mngr. totSessionCpu=0:00:21.0 mem=1571.3M
[10/19 11:35:00     20s] ### Creating LA Mngr, finished. totSessionCpu=0:00:21.0 mem=1571.3M
[10/19 11:35:00     20s] *** Start deleteBufferTree ***
[10/19 11:35:00     21s] Info: Detect buffers to remove automatically.
[10/19 11:35:00     21s] Analyzing netlist ...
[10/19 11:35:00     21s] Updating netlist
[10/19 11:35:00     21s] 
[10/19 11:35:00     21s] *summary: 94 instances (buffers/inverters) removed
[10/19 11:35:00     21s] *** Finish deleteBufferTree (0:00:00.1) ***
[10/19 11:35:00     21s] Info: 1 threads available for lower-level modules during optimization.
[10/19 11:35:00     21s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/19 11:35:00     21s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/19 11:35:00     21s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1589.7M, EPOCH TIME: 1697708100.254058
[10/19 11:35:00     21s] Deleted 0 physical inst  (cell - / prefix -).
[10/19 11:35:00     21s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1589.7M, EPOCH TIME: 1697708100.254160
[10/19 11:35:00     21s] INFO: #ExclusiveGroups=0
[10/19 11:35:00     21s] INFO: There are no Exclusive Groups.
[10/19 11:35:00     21s] No user-set net weight.
[10/19 11:35:00     21s] Net fanout histogram:
[10/19 11:35:00     21s] 2		: 131 (42.1%) nets
[10/19 11:35:00     21s] 3		: 63 (20.3%) nets
[10/19 11:35:00     21s] 4     -	14	: 112 (36.0%) nets
[10/19 11:35:00     21s] 15    -	39	: 2 (0.6%) nets
[10/19 11:35:00     21s] 40    -	79	: 1 (0.3%) nets
[10/19 11:35:00     21s] 80    -	159	: 2 (0.6%) nets
[10/19 11:35:00     21s] 160   -	319	: 0 (0.0%) nets
[10/19 11:35:00     21s] 320   -	639	: 0 (0.0%) nets
[10/19 11:35:00     21s] 640   -	1279	: 0 (0.0%) nets
[10/19 11:35:00     21s] 1280  -	2559	: 0 (0.0%) nets
[10/19 11:35:00     21s] 2560  -	5119	: 0 (0.0%) nets
[10/19 11:35:00     21s] 5120+		: 0 (0.0%) nets
[10/19 11:35:00     21s] no activity file in design. spp won't run.
[10/19 11:35:00     21s] Options: clkGateAware pinGuide congEffort=high gpeffort=medium 
[10/19 11:35:00     21s] Processing tracks to init pin-track alignment.
[10/19 11:35:00     21s] z: 2, totalTracks: 1
[10/19 11:35:00     21s] z: 4, totalTracks: 1
[10/19 11:35:00     21s] #spOpts: N=250 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:00     21s] All LLGs are deleted
[10/19 11:35:00     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:00     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:00     21s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1589.7M, EPOCH TIME: 1697708100.257131
[10/19 11:35:00     21s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1589.7M, EPOCH TIME: 1697708100.257377
[10/19 11:35:00     21s] #std cell=297 (0 fixed + 297 movable) #buf cell=0 #inv cell=9 #block=0 (0 floating + 0 preplaced)
[10/19 11:35:00     21s] #ioInst=0 #net=311 #term=1361 #term/net=4.38, #fixedIo=103, #floatIo=0, #fixedPin=103, #floatPin=0
[10/19 11:35:00     21s] stdCell: 297 single + 0 double + 0 multi
[10/19 11:35:00     21s] Total standard cell length = 5.7302 (mm), area = 0.0596 (mm^2)
[10/19 11:35:00     21s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1589.7M, EPOCH TIME: 1697708100.257688
[10/19 11:35:00     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:00     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:00     21s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1589.7M, EPOCH TIME: 1697708100.257809
[10/19 11:35:00     21s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:00     21s] Core basic site is core_l_5v
[10/19 11:35:00     21s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1589.7M, EPOCH TIME: 1697708100.261669
[10/19 11:35:00     21s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:00     21s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/19 11:35:00     21s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1589.7M, EPOCH TIME: 1697708100.261793
[10/19 11:35:00     21s] SiteArray: non-trimmed site array dimensions = 8 x 743
[10/19 11:35:00     21s] SiteArray: use 32,768 bytes
[10/19 11:35:00     21s] SiteArray: current memory after site array memory allocation 1589.7M
[10/19 11:35:00     21s] SiteArray: FP blocked sites are writable
[10/19 11:35:00     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:00     21s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1589.7M, EPOCH TIME: 1697708100.262272
[10/19 11:35:00     21s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1589.7M, EPOCH TIME: 1697708100.262428
[10/19 11:35:00     21s] SiteArray: number of non floorplan blocked sites for llg default is 5944
[10/19 11:35:00     21s] Atter site array init, number of instance map data is 0.
[10/19 11:35:00     21s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1589.7M, EPOCH TIME: 1697708100.262995
[10/19 11:35:00     21s] 
[10/19 11:35:00     21s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:00     21s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1589.7M, EPOCH TIME: 1697708100.263153
[10/19 11:35:00     21s] 
[10/19 11:35:00     21s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:00     21s] Average module density = 0.689.
[10/19 11:35:00     21s] Density for the design = 0.689.
[10/19 11:35:00     21s]        = stdcell_area 4093 sites (59594 um^2) / alloc_area 5944 sites (86545 um^2).
[10/19 11:35:00     21s] Pin Density = 0.2290.
[10/19 11:35:00     21s]             = total # of pins 1361 / total area 5944.
[10/19 11:35:00     21s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1589.7M, EPOCH TIME: 1697708100.263436
[10/19 11:35:00     21s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1589.7M, EPOCH TIME: 1697708100.263538
[10/19 11:35:00     21s] OPERPROF: Starting pre-place ADS at level 1, MEM:1589.7M, EPOCH TIME: 1697708100.263589
[10/19 11:35:00     21s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1589.7M, EPOCH TIME: 1697708100.263772
[10/19 11:35:00     21s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1589.7M, EPOCH TIME: 1697708100.263811
[10/19 11:35:00     21s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1589.7M, EPOCH TIME: 1697708100.263854
[10/19 11:35:00     21s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1589.7M, EPOCH TIME: 1697708100.263889
[10/19 11:35:00     21s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1589.7M, EPOCH TIME: 1697708100.263922
[10/19 11:35:00     21s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1589.7M, EPOCH TIME: 1697708100.263986
[10/19 11:35:00     21s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1589.7M, EPOCH TIME: 1697708100.264021
[10/19 11:35:00     21s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1589.7M, EPOCH TIME: 1697708100.264064
[10/19 11:35:00     21s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1589.7M, EPOCH TIME: 1697708100.264097
[10/19 11:35:00     21s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1589.7M, EPOCH TIME: 1697708100.264135
[10/19 11:35:00     21s] ADSU 0.689 -> 0.718. site 5944.000 -> 5704.000. GS 83.200
[10/19 11:35:00     21s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1589.7M, EPOCH TIME: 1697708100.264388
[10/19 11:35:00     21s] OPERPROF: Starting spMPad at level 1, MEM:1574.7M, EPOCH TIME: 1697708100.266051
[10/19 11:35:00     21s] OPERPROF:   Starting spContextMPad at level 2, MEM:1574.7M, EPOCH TIME: 1697708100.266126
[10/19 11:35:00     21s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1574.7M, EPOCH TIME: 1697708100.266163
[10/19 11:35:00     21s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1574.7M, EPOCH TIME: 1697708100.266200
[10/19 11:35:00     21s] Initial padding reaches pin density 0.473 for top
[10/19 11:35:00     21s] InitPadU 0.718 -> 0.833 for top
[10/19 11:35:00     21s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1574.7M, EPOCH TIME: 1697708100.266868
[10/19 11:35:00     21s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1574.7M, EPOCH TIME: 1697708100.266959
[10/19 11:35:00     21s] === lastAutoLevel = 7 
[10/19 11:35:00     21s] OPERPROF: Starting spInitNetWt at level 1, MEM:1574.7M, EPOCH TIME: 1697708100.267272
[10/19 11:35:00     21s] no activity file in design. spp won't run.
[10/19 11:35:00     21s] [spp] 0
[10/19 11:35:00     21s] [adp] 0:1:1:3
[10/19 11:35:00     21s] Applying net weight on 1(1 total detected) pipeline side nets, total chain number 9, total pipeline net 25
[10/19 11:35:00     21s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1574.7M, EPOCH TIME: 1697708100.267426
[10/19 11:35:00     21s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[10/19 11:35:00     21s] OPERPROF: Starting npMain at level 1, MEM:1574.7M, EPOCH TIME: 1697708100.267576
[10/19 11:35:01     21s] OPERPROF:   Starting npPlace at level 2, MEM:1574.7M, EPOCH TIME: 1697708101.271125
[10/19 11:35:01     21s] Iteration  1: Total net bbox = 3.595e+04 (2.96e+04 6.32e+03)
[10/19 11:35:01     21s]               Est.  stn bbox = 3.932e+04 (3.26e+04 6.72e+03)
[10/19 11:35:01     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1574.7M
[10/19 11:35:01     21s] Iteration  2: Total net bbox = 3.595e+04 (2.96e+04 6.32e+03)
[10/19 11:35:01     21s]               Est.  stn bbox = 3.932e+04 (3.26e+04 6.72e+03)
[10/19 11:35:01     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1574.7M
[10/19 11:35:01     21s] exp_mt_sequential is set from setPlaceMode option to 1
[10/19 11:35:01     21s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[10/19 11:35:01     21s] place_exp_mt_interval set to default 32
[10/19 11:35:01     21s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/19 11:35:01     21s] Iteration  3: Total net bbox = 2.342e+04 (2.11e+04 2.37e+03)
[10/19 11:35:01     21s]               Est.  stn bbox = 2.756e+04 (2.48e+04 2.74e+03)
[10/19 11:35:01     21s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1576.1M
[10/19 11:35:01     21s] Iteration  4: Total net bbox = 3.157e+04 (2.92e+04 2.37e+03)
[10/19 11:35:01     21s]               Est.  stn bbox = 3.654e+04 (3.38e+04 2.74e+03)
[10/19 11:35:01     21s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1576.1M
[10/19 11:35:01     21s] Iteration  5: Total net bbox = 3.154e+04 (2.92e+04 2.35e+03)
[10/19 11:35:01     21s]               Est.  stn bbox = 3.728e+04 (3.46e+04 2.72e+03)
[10/19 11:35:01     21s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1576.1M
[10/19 11:35:01     21s] OPERPROF:   Finished npPlace at level 2, CPU:0.260, REAL:0.265, MEM:1576.1M, EPOCH TIME: 1697708101.536156
[10/19 11:35:01     21s] OPERPROF: Finished npMain at level 1, CPU:0.260, REAL:1.269, MEM:1576.1M, EPOCH TIME: 1697708101.537068
[10/19 11:35:01     21s] [adp] clock
[10/19 11:35:01     21s] [adp] weight, nr nets, wire length
[10/19 11:35:01     21s] [adp]      0        1  1020.650000
[10/19 11:35:01     21s] [adp] data
[10/19 11:35:01     21s] [adp] weight, nr nets, wire length
[10/19 11:35:01     21s] [adp]      0      310  32841.744000
[10/19 11:35:01     21s] [adp] 0.000000|0.000000|0.000000
[10/19 11:35:01     21s] Iteration  6: Total net bbox = 3.386e+04 (3.11e+04 2.79e+03)
[10/19 11:35:01     21s]               Est.  stn bbox = 4.127e+04 (3.80e+04 3.29e+03)
[10/19 11:35:01     21s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1576.1M
[10/19 11:35:01     21s] Clear WL Bound Manager after Global Placement... 
[10/19 11:35:01     21s] Finished Global Placement (cpu=0:00:00.3, real=0:00:01.0, mem=1576.1M)
[10/19 11:35:01     21s] Saved padding area to DB
[10/19 11:35:01     21s] All LLGs are deleted
[10/19 11:35:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1576.1M, EPOCH TIME: 1697708101.539333
[10/19 11:35:01     21s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1576.1M, EPOCH TIME: 1697708101.539579
[10/19 11:35:01     21s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[10/19 11:35:01     21s] Core Placement runtime cpu: 0:00:00.3 real: 0:00:01.0
[10/19 11:35:01     21s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/19 11:35:01     21s] Type 'man IMPSP-9025' for more detail.
[10/19 11:35:01     21s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1576.1M, EPOCH TIME: 1697708101.541107
[10/19 11:35:01     21s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1576.1M, EPOCH TIME: 1697708101.541210
[10/19 11:35:01     21s] Processing tracks to init pin-track alignment.
[10/19 11:35:01     21s] z: 2, totalTracks: 1
[10/19 11:35:01     21s] z: 4, totalTracks: 1
[10/19 11:35:01     21s] #spOpts: N=250 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:01     21s] All LLGs are deleted
[10/19 11:35:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1576.1M, EPOCH TIME: 1697708101.543795
[10/19 11:35:01     21s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1576.1M, EPOCH TIME: 1697708101.544003
[10/19 11:35:01     21s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1576.1M, EPOCH TIME: 1697708101.544100
[10/19 11:35:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1576.1M, EPOCH TIME: 1697708101.544230
[10/19 11:35:01     21s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:01     21s] Core basic site is core_l_5v
[10/19 11:35:01     21s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1576.1M, EPOCH TIME: 1697708101.548048
[10/19 11:35:01     21s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:01     21s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:01     21s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1576.1M, EPOCH TIME: 1697708101.548173
[10/19 11:35:01     21s] Fast DP-INIT is on for default
[10/19 11:35:01     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:01     21s] Atter site array init, number of instance map data is 0.
[10/19 11:35:01     21s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.005, MEM:1576.1M, EPOCH TIME: 1697708101.549041
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:01     21s] OPERPROF:       Starting CMU at level 4, MEM:1576.1M, EPOCH TIME: 1697708101.549184
[10/19 11:35:01     21s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1576.1M, EPOCH TIME: 1697708101.549738
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:01     21s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1576.1M, EPOCH TIME: 1697708101.549837
[10/19 11:35:01     21s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1576.1M, EPOCH TIME: 1697708101.549876
[10/19 11:35:01     21s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1576.1M, EPOCH TIME: 1697708101.549918
[10/19 11:35:01     21s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1576.1MB).
[10/19 11:35:01     21s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.009, MEM:1576.1M, EPOCH TIME: 1697708101.550094
[10/19 11:35:01     21s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.009, MEM:1576.1M, EPOCH TIME: 1697708101.550139
[10/19 11:35:01     21s] TDRefine: refinePlace mode is spiral
[10/19 11:35:01     21s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.1
[10/19 11:35:01     21s] OPERPROF: Starting RefinePlace at level 1, MEM:1576.1M, EPOCH TIME: 1697708101.550203
[10/19 11:35:01     21s] *** Starting refinePlace (0:00:21.4 mem=1576.1M) ***
[10/19 11:35:01     21s] Total net bbox length = 3.413e+04 (3.132e+04 2.808e+03) (ext = 5.425e+03)
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:01     21s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:01     21s] (I)      Default pattern map key = top_default.
[10/19 11:35:01     21s] (I)      Default pattern map key = top_default.
[10/19 11:35:01     21s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1576.1M, EPOCH TIME: 1697708101.552173
[10/19 11:35:01     21s] Starting refinePlace ...
[10/19 11:35:01     21s] (I)      Default pattern map key = top_default.
[10/19 11:35:01     21s] (I)      Default pattern map key = top_default.
[10/19 11:35:01     21s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1576.1M, EPOCH TIME: 1697708101.553811
[10/19 11:35:01     21s] DDP initSite1 nrRow 8 nrJob 8
[10/19 11:35:01     21s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1576.1M, EPOCH TIME: 1697708101.553868
[10/19 11:35:01     21s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1576.1M, EPOCH TIME: 1697708101.553909
[10/19 11:35:01     21s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1576.1M, EPOCH TIME: 1697708101.553943
[10/19 11:35:01     21s] DDP markSite nrRow 8 nrJob 8
[10/19 11:35:01     21s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1576.1M, EPOCH TIME: 1697708101.553992
[10/19 11:35:01     21s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1576.1M, EPOCH TIME: 1697708101.554025
[10/19 11:35:01     21s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/19 11:35:01     21s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1576.1M, EPOCH TIME: 1697708101.554508
[10/19 11:35:01     21s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1576.1M, EPOCH TIME: 1697708101.554546
[10/19 11:35:01     21s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1576.1M, EPOCH TIME: 1697708101.554654
[10/19 11:35:01     21s] ** Cut row section cpu time 0:00:00.0.
[10/19 11:35:01     21s]  ** Cut row section real time 0:00:00.0.
[10/19 11:35:01     21s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1576.1M, EPOCH TIME: 1697708101.554697
[10/19 11:35:01     21s]   Spread Effort: high, standalone mode, useDDP on.
[10/19 11:35:01     21s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1576.1MB) @(0:00:21.4 - 0:00:21.4).
[10/19 11:35:01     21s] Move report: preRPlace moves 297 insts, mean move: 35.31 um, max move: 83.75 um 
[10/19 11:35:01     21s] 	Max move on inst (I1/r_rx_data_reg[2]): (74.09, 79.26) --> (28.00, 41.60)
[10/19 11:35:01     21s] 	Length: 26 sites, height: 1 rows, site name: core_l_5v, cell type: SDFRRQL5VX1
[10/19 11:35:01     21s] wireLenOptFixPriorityInst 0 inst fixed
[10/19 11:35:01     21s] Placement tweakage begins.
[10/19 11:35:01     21s] wire length = 5.124e+04
[10/19 11:35:01     21s] wire length = 4.756e+04
[10/19 11:35:01     21s] Placement tweakage ends.
[10/19 11:35:01     21s] Move report: tweak moves 176 insts, mean move: 28.48 um, max move: 100.00 um 
[10/19 11:35:01     21s] 	Max move on inst (I2/ctrl_reg_ps_reg[1][7]): (578.20, 62.40) --> (667.80, 52.00)
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/19 11:35:01     21s] Move report: legalization moves 101 insts, mean move: 16.80 um, max move: 79.80 um spiral
[10/19 11:35:01     21s] 	Max move on inst (i_register_sync2_reg[4]): (621.60, 72.80) --> (701.40, 72.80)
[10/19 11:35:01     21s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:01     21s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:01     21s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1604.2MB) @(0:00:21.4 - 0:00:21.4).
[10/19 11:35:01     21s] Move report: Detail placement moves 297 insts, mean move: 41.72 um, max move: 119.52 um 
[10/19 11:35:01     21s] 	Max move on inst (i_register_sync2_reg[5]): (626.62, 82.93) --> (694.40, 31.20)
[10/19 11:35:01     21s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1604.2MB
[10/19 11:35:01     21s] Statistics of distance of Instance movement in refine placement:
[10/19 11:35:01     21s]   maximum (X+Y) =       119.52 um
[10/19 11:35:01     21s]   inst (i_register_sync2_reg[5]) with max move: (626.615, 82.93) -> (694.4, 31.2)
[10/19 11:35:01     21s]   mean    (X+Y) =        41.72 um
[10/19 11:35:01     21s] Summary Report:
[10/19 11:35:01     21s] Instances move: 297 (out of 297 movable)
[10/19 11:35:01     21s] Instances flipped: 0
[10/19 11:35:01     21s] Mean displacement: 41.72 um
[10/19 11:35:01     21s] Max displacement: 119.52 um (Instance: i_register_sync2_reg[5]) (626.615, 82.93) -> (694.4, 31.2)
[10/19 11:35:01     21s] 	Length: 19 sites, height: 1 rows, site name: core_l_5v, cell type: DFRRQL5VX1
[10/19 11:35:01     21s] Total instances moved : 297
[10/19 11:35:01     21s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.059, MEM:1604.2M, EPOCH TIME: 1697708101.611134
[10/19 11:35:01     21s] Total net bbox length = 4.238e+04 (3.234e+04 1.004e+04) (ext = 5.713e+03)
[10/19 11:35:01     21s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1604.2MB
[10/19 11:35:01     21s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1604.2MB) @(0:00:21.4 - 0:00:21.4).
[10/19 11:35:01     21s] *** Finished refinePlace (0:00:21.4 mem=1604.2M) ***
[10/19 11:35:01     21s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.1
[10/19 11:35:01     21s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.061, MEM:1604.2M, EPOCH TIME: 1697708101.611472
[10/19 11:35:01     21s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1604.2M, EPOCH TIME: 1697708101.611512
[10/19 11:35:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:297).
[10/19 11:35:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] All LLGs are deleted
[10/19 11:35:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1604.2M, EPOCH TIME: 1697708101.612199
[10/19 11:35:01     21s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1604.2M, EPOCH TIME: 1697708101.612383
[10/19 11:35:01     21s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1601.2M, EPOCH TIME: 1697708101.613726
[10/19 11:35:01     21s] *** Finished Initial Placement (cpu=0:00:00.4, real=0:00:01.0, mem=1601.2M) ***
[10/19 11:35:01     21s] Processing tracks to init pin-track alignment.
[10/19 11:35:01     21s] z: 2, totalTracks: 1
[10/19 11:35:01     21s] z: 4, totalTracks: 1
[10/19 11:35:01     21s] #spOpts: N=250 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:01     21s] All LLGs are deleted
[10/19 11:35:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1601.2M, EPOCH TIME: 1697708101.615864
[10/19 11:35:01     21s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1601.2M, EPOCH TIME: 1697708101.616074
[10/19 11:35:01     21s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1601.2M, EPOCH TIME: 1697708101.616163
[10/19 11:35:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1601.2M, EPOCH TIME: 1697708101.616246
[10/19 11:35:01     21s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:01     21s] Core basic site is core_l_5v
[10/19 11:35:01     21s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1601.2M, EPOCH TIME: 1697708101.619909
[10/19 11:35:01     21s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:01     21s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:01     21s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1601.2M, EPOCH TIME: 1697708101.620027
[10/19 11:35:01     21s] Fast DP-INIT is on for default
[10/19 11:35:01     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:01     21s] Atter site array init, number of instance map data is 0.
[10/19 11:35:01     21s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1601.2M, EPOCH TIME: 1697708101.620962
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:01     21s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1601.2M, EPOCH TIME: 1697708101.621125
[10/19 11:35:01     21s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1601.2M, EPOCH TIME: 1697708101.621236
[10/19 11:35:01     21s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1601.2M, EPOCH TIME: 1697708101.621329
[10/19 11:35:01     21s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1601.2M, EPOCH TIME: 1697708101.621438
[10/19 11:35:01     21s] default core: bins with density > 0.750 = 27.27 % ( 3 / 11 )
[10/19 11:35:01     21s] Density distribution unevenness ratio = 5.760%
[10/19 11:35:01     21s] Density distribution unevenness ratio (U70) = 5.018%
[10/19 11:35:01     21s] Density distribution unevenness ratio (U80) = 0.166%
[10/19 11:35:01     21s] Density distribution unevenness ratio (U90) = 0.000%
[10/19 11:35:01     21s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1601.2M, EPOCH TIME: 1697708101.621496
[10/19 11:35:01     21s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1601.2M, EPOCH TIME: 1697708101.621534
[10/19 11:35:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] All LLGs are deleted
[10/19 11:35:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1601.2M, EPOCH TIME: 1697708101.622121
[10/19 11:35:01     21s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1601.2M, EPOCH TIME: 1697708101.622318
[10/19 11:35:01     21s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1601.2M, EPOCH TIME: 1697708101.622942
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s] *** Start incrementalPlace ***
[10/19 11:35:01     21s] User Input Parameters:
[10/19 11:35:01     21s] - Congestion Driven    : On
[10/19 11:35:01     21s] - Timing Driven        : On
[10/19 11:35:01     21s] - Area-Violation Based : On
[10/19 11:35:01     21s] - Start Rollback Level : -5
[10/19 11:35:01     21s] - Legalized            : On
[10/19 11:35:01     21s] - Window Based         : Off
[10/19 11:35:01     21s] - eDen incr mode       : Off
[10/19 11:35:01     21s] - Small incr mode      : Off
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/19 11:35:01     21s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/19 11:35:01     21s] No Views given, use default active views for adaptive view pruning
[10/19 11:35:01     21s] SKP will enable view:
[10/19 11:35:01     21s]   av_wc
[10/19 11:35:01     21s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1601.2M, EPOCH TIME: 1697708101.630780
[10/19 11:35:01     21s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.007, MEM:1601.2M, EPOCH TIME: 1697708101.637505
[10/19 11:35:01     21s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1601.2M, EPOCH TIME: 1697708101.637600
[10/19 11:35:01     21s] Starting Early Global Route congestion estimation: mem = 1601.2M
[10/19 11:35:01     21s] (I)      ====================== Layers =======================
[10/19 11:35:01     21s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:01     21s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:01     21s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:01     21s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:01     21s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:01     21s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:01     21s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:01     21s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:01     21s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:01     21s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:01     21s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:01     21s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:01     21s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:01     21s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:01     21s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:01     21s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:01     21s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:01     21s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:01     21s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:01     21s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:01     21s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:01     21s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:01     21s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:01     21s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:01     21s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:01     21s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:01     21s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:01     21s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:01     21s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:01     21s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:01     21s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:01     21s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:01     21s] (I)      Started Import and model ( Curr Mem: 1601.16 MB )
[10/19 11:35:01     21s] (I)      Default pattern map key = top_default.
[10/19 11:35:01     21s] (I)      == Non-default Options ==
[10/19 11:35:01     21s] (I)      Maximum routing layer                              : 3
[10/19 11:35:01     21s] (I)      Minimum routing layer                              : 1
[10/19 11:35:01     21s] (I)      Number of threads                                  : 1
[10/19 11:35:01     21s] (I)      Use non-blocking free Dbs wires                    : false
[10/19 11:35:01     21s] (I)      Method to set GCell size                           : row
[10/19 11:35:01     21s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:01     21s] (I)      Use row-based GCell size
[10/19 11:35:01     21s] (I)      Use row-based GCell align
[10/19 11:35:01     21s] (I)      layer 0 area = 0
[10/19 11:35:01     21s] (I)      layer 1 area = 0
[10/19 11:35:01     21s] (I)      layer 2 area = 0
[10/19 11:35:01     21s] (I)      GCell unit size   : 10400
[10/19 11:35:01     21s] (I)      GCell multiplier  : 1
[10/19 11:35:01     21s] (I)      GCell row height  : 10400
[10/19 11:35:01     21s] (I)      Actual row height : 10400
[10/19 11:35:01     21s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:01     21s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:01     21s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:01     21s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:01     21s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:01     21s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:01     21s] (I)      ================ Default via ================
[10/19 11:35:01     21s] (I)      +---+------------------+--------------------+
[10/19 11:35:01     21s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:01     21s] (I)      +---+------------------+--------------------+
[10/19 11:35:01     21s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:01     21s] (I)      | 2 |    2  VIA2_C_via |   10  VIA2_CV1_via |
[10/19 11:35:01     21s] (I)      | 3 |    3  VIA3_C_via |   13  VIA3_CH2_via |
[10/19 11:35:01     21s] (I)      +---+------------------+--------------------+
[10/19 11:35:01     21s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:01     21s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:01     21s] [NR-eGR] Read 0 other shapes
[10/19 11:35:01     21s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:01     21s] [NR-eGR] #Instance Blockages : 16577
[10/19 11:35:01     21s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:01     21s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:01     21s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:01     21s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:01     21s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:01     21s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:01     21s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/19 11:35:01     21s] [NR-eGR] Read 311 nets ( ignored 0 )
[10/19 11:35:01     21s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:01     21s] (I)      Read Num Blocks=16944  Num Prerouted Wires=0  Num CS=0
[10/19 11:35:01     21s] (I)      Layer 0 (H) : #blockages 16712 : #preroutes 0
[10/19 11:35:01     21s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[10/19 11:35:01     21s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 0
[10/19 11:35:01     21s] (I)      Number of ignored nets                =      0
[10/19 11:35:01     21s] (I)      Number of connected nets              =      0
[10/19 11:35:01     21s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/19 11:35:01     21s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/19 11:35:01     21s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:01     21s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:01     21s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:01     21s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:01     21s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:01     21s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:01     21s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:01     21s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/19 11:35:01     21s] (I)      Ndr track 0 does not exist
[10/19 11:35:01     21s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:01     21s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:01     21s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:01     21s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:01     21s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:01     21s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:01     21s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:01     21s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:01     21s] (I)      Grid                :   103    10     3
[10/19 11:35:01     21s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:01     21s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:01     21s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:01     21s] (I)      Default wire width  :   500   600   600
[10/19 11:35:01     21s] (I)      Default wire space  :   450   500   500
[10/19 11:35:01     21s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:01     21s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:01     21s] (I)      First track coord   :   650   700   650
[10/19 11:35:01     21s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:01     21s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:01     21s] (I)      Num of masks        :     1     1     1
[10/19 11:35:01     21s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:01     21s] (I)      --------------------------------------------------------
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:01     21s] [NR-eGR] Rule id: 0  Nets: 311
[10/19 11:35:01     21s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/19 11:35:01     21s] (I)                    Layer     1     2     3 
[10/19 11:35:01     21s] (I)                    Pitch  1300  1400  1300 
[10/19 11:35:01     21s] (I)             #Used tracks     1     1     1 
[10/19 11:35:01     21s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:01     21s] [NR-eGR] ========================================
[10/19 11:35:01     21s] [NR-eGR] 
[10/19 11:35:01     21s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:01     21s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:01     21s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:01     21s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:01     21s] (I)      |     1 |    8240 |     6063 |        73.58% |
[10/19 11:35:01     21s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:01     21s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:01     21s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:01     21s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1601.16 MB )
[10/19 11:35:01     21s] (I)      Reset routing kernel
[10/19 11:35:01     21s] (I)      Started Global Routing ( Curr Mem: 1601.16 MB )
[10/19 11:35:01     21s] (I)      totalPins=1432  totalGlobalPin=1391 (97.14%)
[10/19 11:35:01     21s] (I)      total 2D Cap : 16557 = (9447 H, 7110 V)
[10/19 11:35:01     21s] [NR-eGR] Layer group 1: route 311 net(s) in layer range [1, 3]
[10/19 11:35:01     21s] (I)      
[10/19 11:35:01     21s] (I)      ============  Phase 1a Route ============
[10/19 11:35:01     21s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/19 11:35:01     21s] (I)      Usage: 4549 = (3241 H, 1308 V) = (34.31% H, 18.40% V) = (3.371e+04um H, 1.360e+04um V)
[10/19 11:35:01     21s] (I)      
[10/19 11:35:01     21s] (I)      ============  Phase 1b Route ============
[10/19 11:35:01     21s] (I)      Usage: 4581 = (3248 H, 1333 V) = (34.38% H, 18.75% V) = (3.378e+04um H, 1.386e+04um V)
[10/19 11:35:01     21s] (I)      Overflow of layer group 1: 4.16% H + 0.29% V. EstWL: 4.764240e+04um
[10/19 11:35:01     21s] (I)      Congestion metric : 4.16%H 0.29%V, 4.45%HV
[10/19 11:35:01     21s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/19 11:35:01     21s] (I)      
[10/19 11:35:01     21s] (I)      ============  Phase 1c Route ============
[10/19 11:35:01     21s] (I)      Level2 Grid: 21 x 2
[10/19 11:35:01     21s] (I)      Usage: 4581 = (3248 H, 1333 V) = (34.38% H, 18.75% V) = (3.378e+04um H, 1.386e+04um V)
[10/19 11:35:01     21s] (I)      
[10/19 11:35:01     21s] (I)      ============  Phase 1d Route ============
[10/19 11:35:01     21s] (I)      Usage: 4627 = (3259 H, 1368 V) = (34.50% H, 19.24% V) = (3.389e+04um H, 1.423e+04um V)
[10/19 11:35:01     21s] (I)      
[10/19 11:35:01     21s] (I)      ============  Phase 1e Route ============
[10/19 11:35:01     21s] (I)      Usage: 4627 = (3259 H, 1368 V) = (34.50% H, 19.24% V) = (3.389e+04um H, 1.423e+04um V)
[10/19 11:35:01     21s] [NR-eGR] Early Global Route overflow of layer group 1: 2.52% H + 0.43% V. EstWL: 4.812080e+04um
[10/19 11:35:01     21s] (I)      
[10/19 11:35:01     21s] (I)      ============  Phase 1l Route ============
[10/19 11:35:01     21s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/19 11:35:01     21s] (I)      Layer  1:       2163        84         0        4904        3256    (60.10%) 
[10/19 11:35:01     21s] (I)      Layer  2:       6396      1721        18           0        6886    ( 0.00%) 
[10/19 11:35:01     21s] (I)      Layer  3:       7147      3078        95           0        8160    ( 0.00%) 
[10/19 11:35:01     21s] (I)      Total:         15706      4883       113        4904       18302    (21.13%) 
[10/19 11:35:01     21s] (I)      
[10/19 11:35:01     21s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:01     21s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/19 11:35:01     21s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/19 11:35:01     21s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[10/19 11:35:01     21s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:01     21s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:01     21s] [NR-eGR]    MET2 ( 2)        13( 1.40%)         0( 0.00%)         0( 0.00%)   ( 1.40%) 
[10/19 11:35:01     21s] [NR-eGR]    MET3 ( 3)        38( 3.72%)        10( 0.98%)         1( 0.10%)   ( 4.80%) 
[10/19 11:35:01     21s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:01     21s] [NR-eGR]        Total        51( 2.17%)        10( 0.42%)         1( 0.04%)   ( 2.63%) 
[10/19 11:35:01     21s] [NR-eGR] 
[10/19 11:35:01     21s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1601.16 MB )
[10/19 11:35:01     21s] (I)      total 2D Cap : 16591 = (9469 H, 7122 V)
[10/19 11:35:01     21s] [NR-eGR] Overflow after Early Global Route 1.75% H + 1.26% V
[10/19 11:35:01     21s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1601.2M
[10/19 11:35:01     21s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.040, MEM:1601.2M, EPOCH TIME: 1697708101.677120
[10/19 11:35:01     21s] OPERPROF: Starting HotSpotCal at level 1, MEM:1601.2M, EPOCH TIME: 1697708101.677158
[10/19 11:35:01     21s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:01     21s] [hotspot] |            |   max hotspot | total hotspot |
[10/19 11:35:01     21s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:01     21s] [hotspot] | normalized |          2.00 |          2.00 |
[10/19 11:35:01     21s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:01     21s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:01     21s] [hotspot] max/total 2.00/2.00, big hotspot (>10) total 0.00
[10/19 11:35:01     21s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[10/19 11:35:01     21s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:01     21s] [hotspot] | top |            hotspot bbox             | hotspot score |
[10/19 11:35:01     21s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:01     21s] [hotspot] |  1  |   333.60    41.60   416.80    83.20 |        2.00   |
[10/19 11:35:01     21s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:01     21s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1601.2M, EPOCH TIME: 1697708101.677490
[10/19 11:35:01     21s] Skipped repairing congestion.
[10/19 11:35:01     21s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1601.2M, EPOCH TIME: 1697708101.677548
[10/19 11:35:01     21s] Starting Early Global Route wiring: mem = 1601.2M
[10/19 11:35:01     21s] (I)      ============= Track Assignment ============
[10/19 11:35:01     21s] (I)      Started Track Assignment (1T) ( Curr Mem: 1601.16 MB )
[10/19 11:35:01     21s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[10/19 11:35:01     21s] (I)      Run Multi-thread track assignment
[10/19 11:35:01     21s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1601.16 MB )
[10/19 11:35:01     21s] (I)      Started Export ( Curr Mem: 1601.16 MB )
[10/19 11:35:01     21s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:01     21s] [NR-eGR] --------------------------------
[10/19 11:35:01     21s] [NR-eGR]  MET1  (1H)          3290  1462 
[10/19 11:35:01     21s] [NR-eGR]  MET2  (2V)         15781  1444 
[10/19 11:35:01     21s] [NR-eGR]  MET3  (3H)         31864     0 
[10/19 11:35:01     21s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:01     21s] [NR-eGR] --------------------------------
[10/19 11:35:01     21s] [NR-eGR]        Total        50935  2906 
[10/19 11:35:01     21s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:01     21s] [NR-eGR] Total half perimeter of net bounding box: 42377um
[10/19 11:35:01     21s] [NR-eGR] Total length: 50935um, number of vias: 2906
[10/19 11:35:01     21s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:01     21s] [NR-eGR] Total eGR-routed clock nets wire length: 2905um, number of vias: 323
[10/19 11:35:01     21s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:01     21s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1601.16 MB )
[10/19 11:35:01     21s] Early Global Route wiring runtime: 0.02 seconds, mem = 1601.2M
[10/19 11:35:01     21s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.017, MEM:1601.2M, EPOCH TIME: 1697708101.694361
[10/19 11:35:01     21s] Tdgp not successfully inited but do clear! skip clearing
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[10/19 11:35:01     21s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 42.18% flops. Placement and timing QoR can be severely impacted in this case!
[10/19 11:35:01     21s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[10/19 11:35:01     21s] Tdgp not successfully inited but do clear! skip clearing
[10/19 11:35:01     21s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1601.2M **
[10/19 11:35:01     21s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/19 11:35:01     21s] VSMManager cleared!
[10/19 11:35:01     21s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:01.8 (0.4), totSession cpu/real = 0:00:21.6/0:00:23.1 (0.9), mem = 1601.2M
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s] =============================================================================================
[10/19 11:35:01     21s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.35-s114_1
[10/19 11:35:01     21s] =============================================================================================
[10/19 11:35:01     21s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:01     21s] ---------------------------------------------------------------------------------------------
[10/19 11:35:01     21s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:01     21s] [ MISC                   ]          0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:00.8    0.4
[10/19 11:35:01     21s] ---------------------------------------------------------------------------------------------
[10/19 11:35:01     21s]  GlobalPlace #1 TOTAL               0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:00.8    0.4
[10/19 11:35:01     21s] ---------------------------------------------------------------------------------------------
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s] Enable CTE adjustment.
[10/19 11:35:01     21s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1244.0M, totSessionCpu=0:00:22 **
[10/19 11:35:01     21s] GigaOpt running with 1 threads.
[10/19 11:35:01     21s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:21.6/0:00:23.1 (0.9), mem = 1601.2M
[10/19 11:35:01     21s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/19 11:35:01     21s] OPERPROF: Starting DPlace-Init at level 1, MEM:1601.2M, EPOCH TIME: 1697708101.758997
[10/19 11:35:01     21s] Processing tracks to init pin-track alignment.
[10/19 11:35:01     21s] z: 2, totalTracks: 1
[10/19 11:35:01     21s] z: 4, totalTracks: 1
[10/19 11:35:01     21s] #spOpts: N=250 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:01     21s] All LLGs are deleted
[10/19 11:35:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1601.2M, EPOCH TIME: 1697708101.761271
[10/19 11:35:01     21s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1601.2M, EPOCH TIME: 1697708101.761515
[10/19 11:35:01     21s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1601.2M, EPOCH TIME: 1697708101.761614
[10/19 11:35:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1601.2M, EPOCH TIME: 1697708101.761723
[10/19 11:35:01     21s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:01     21s] Core basic site is core_l_5v
[10/19 11:35:01     21s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1601.2M, EPOCH TIME: 1697708101.767239
[10/19 11:35:01     21s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:01     21s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:01     21s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1601.2M, EPOCH TIME: 1697708101.767427
[10/19 11:35:01     21s] Fast DP-INIT is on for default
[10/19 11:35:01     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:01     21s] Atter site array init, number of instance map data is 0.
[10/19 11:35:01     21s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1601.2M, EPOCH TIME: 1697708101.768712
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:01     21s] OPERPROF:     Starting CMU at level 3, MEM:1601.2M, EPOCH TIME: 1697708101.768944
[10/19 11:35:01     21s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1601.2M, EPOCH TIME: 1697708101.769246
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:01     21s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1601.2M, EPOCH TIME: 1697708101.769377
[10/19 11:35:01     21s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1601.2M, EPOCH TIME: 1697708101.769431
[10/19 11:35:01     21s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1601.2M, EPOCH TIME: 1697708101.769489
[10/19 11:35:01     21s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1601.2MB).
[10/19 11:35:01     21s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1601.2M, EPOCH TIME: 1697708101.769802
[10/19 11:35:01     21s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1601.2M, EPOCH TIME: 1697708101.769938
[10/19 11:35:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:01     21s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1601.2M, EPOCH TIME: 1697708101.771718
[10/19 11:35:01     21s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:01     21s] Summary for sequential cells identification: 
[10/19 11:35:01     21s]   Identified SBFF number: 64
[10/19 11:35:01     21s]   Identified MBFF number: 0
[10/19 11:35:01     21s]   Identified SB Latch number: 0
[10/19 11:35:01     21s]   Identified MB Latch number: 0
[10/19 11:35:01     21s]   Not identified SBFF number: 0
[10/19 11:35:01     21s]   Not identified MBFF number: 0
[10/19 11:35:01     21s]   Not identified SB Latch number: 0
[10/19 11:35:01     21s]   Not identified MB Latch number: 0
[10/19 11:35:01     21s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:01     21s]  Visiting view : av_wc
[10/19 11:35:01     21s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:01     21s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:01     21s]  Visiting view : av_bc
[10/19 11:35:01     21s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:01     21s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:01     21s] TLC MultiMap info (StdDelay):
[10/19 11:35:01     21s]   : dc_bc + ls_bc + 1 + no RcCorner := 73ps
[10/19 11:35:01     21s]   : dc_bc + ls_bc + 1 + rc_cBest := 80ps
[10/19 11:35:01     21s]   : dc_wc + ls_wc + 1 + no RcCorner := 165.4ps
[10/19 11:35:01     21s]   : dc_wc + ls_wc + 1 + rc_cWorst := 184.6ps
[10/19 11:35:01     21s]  Setting StdDelay to: 184.6ps
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s] Trim Metal Layers:
[10/19 11:35:01     21s] LayerId::1 widthSet size::4
[10/19 11:35:01     21s] LayerId::2 widthSet size::4
[10/19 11:35:01     21s] LayerId::3 widthSet size::4
[10/19 11:35:01     21s] LayerId::4 widthSet size::3
[10/19 11:35:01     21s] Updating RC grid for preRoute extraction ...
[10/19 11:35:01     21s] eee: pegSigSF::1.070000
[10/19 11:35:01     21s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:01     21s] Initializing multi-corner resistance tables ...
[10/19 11:35:01     21s] eee: l::1 avDens::0.138965 usedTrk::122.289424 availTrk::880.000000 sigTrk::122.289424
[10/19 11:35:01     21s] eee: l::2 avDens::0.212263 usedTrk::173.449039 availTrk::817.142857 sigTrk::173.449039
[10/19 11:35:01     21s] eee: l::3 avDens::0.393929 usedTrk::346.657213 availTrk::880.000000 sigTrk::346.657213
[10/19 11:35:01     21s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:01     21s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.432394 uaWl=0.000000 uaWlH=0.000000 aWlH=0.625578 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.302000 wHLS=3.106023 siPrev=0 viaL=0.000000
[10/19 11:35:01     21s] 
[10/19 11:35:01     21s] Creating Lib Analyzer ...
[10/19 11:35:01     21s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:01     21s] Total number of usable inverters from Lib Analyzer: 10 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX8 INCL5VX16 INL5VX16)
[10/19 11:35:01     21s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:01     21s] 
[10/19 11:35:03     23s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:23.3 mem=1607.2M
[10/19 11:35:03     23s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:23.3 mem=1607.2M
[10/19 11:35:03     23s] Creating Lib Analyzer, finished. 
[10/19 11:35:03     23s] AAE DB initialization (MEM=1607.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/19 11:35:03     23s] #optDebug: fT-S <1 2 3 1 0>
[10/19 11:35:03     23s] Setting timing_disable_library_data_to_data_checks to 'true'.
[10/19 11:35:03     23s] Setting timing_disable_user_data_to_data_checks to 'true'.
[10/19 11:35:03     23s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1250.2M, totSessionCpu=0:00:23 **
[10/19 11:35:03     23s] *** optDesign -preCTS ***
[10/19 11:35:03     23s] DRC Margin: user margin 0.0; extra margin 0.2
[10/19 11:35:03     23s] Setup Target Slack: user slack 0; extra slack 0.0
[10/19 11:35:03     23s] Hold Target Slack: user slack 0
[10/19 11:35:03     23s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/19 11:35:03     23s] Type 'man IMPOPT-3195' for more detail.
[10/19 11:35:03     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1609.2M, EPOCH TIME: 1697708103.630022
[10/19 11:35:03     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:03     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:03     23s] 
[10/19 11:35:03     23s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:03     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1609.2M, EPOCH TIME: 1697708103.634889
[10/19 11:35:03     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:03     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:03     23s] 
[10/19 11:35:03     23s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:03     23s] Deleting Lib Analyzer.
[10/19 11:35:03     23s] 
[10/19 11:35:03     23s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:03     23s] Multi-VT timing optimization disabled based on library information.
[10/19 11:35:03     23s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:35:03     23s] 
[10/19 11:35:03     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:03     23s] Summary for sequential cells identification: 
[10/19 11:35:03     23s]   Identified SBFF number: 64
[10/19 11:35:03     23s]   Identified MBFF number: 0
[10/19 11:35:03     23s]   Identified SB Latch number: 0
[10/19 11:35:03     23s]   Identified MB Latch number: 0
[10/19 11:35:03     23s]   Not identified SBFF number: 0
[10/19 11:35:03     23s]   Not identified MBFF number: 0
[10/19 11:35:03     23s]   Not identified SB Latch number: 0
[10/19 11:35:03     23s]   Not identified MB Latch number: 0
[10/19 11:35:03     23s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:03     23s]  Visiting view : av_wc
[10/19 11:35:03     23s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:03     23s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:03     23s]  Visiting view : av_bc
[10/19 11:35:03     23s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:03     23s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:03     23s] TLC MultiMap info (StdDelay):
[10/19 11:35:03     23s]   : dc_bc + ls_bc + 1 + no RcCorner := 73ps
[10/19 11:35:03     23s]   : dc_bc + ls_bc + 1 + rc_cBest := 80ps
[10/19 11:35:03     23s]   : dc_wc + ls_wc + 1 + no RcCorner := 165.4ps
[10/19 11:35:03     23s]   : dc_wc + ls_wc + 1 + rc_cWorst := 184.6ps
[10/19 11:35:03     23s]  Setting StdDelay to: 184.6ps
[10/19 11:35:03     23s] 
[10/19 11:35:03     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:03     23s] 
[10/19 11:35:03     23s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:03     23s] 
[10/19 11:35:03     23s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:03     23s] 
[10/19 11:35:03     23s] Creating Lib Analyzer ...
[10/19 11:35:03     23s] 
[10/19 11:35:03     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:03     23s] Summary for sequential cells identification: 
[10/19 11:35:03     23s]   Identified SBFF number: 64
[10/19 11:35:03     23s]   Identified MBFF number: 0
[10/19 11:35:03     23s]   Identified SB Latch number: 0
[10/19 11:35:03     23s]   Identified MB Latch number: 0
[10/19 11:35:03     23s]   Not identified SBFF number: 0
[10/19 11:35:03     23s]   Not identified MBFF number: 0
[10/19 11:35:03     23s]   Not identified SB Latch number: 0
[10/19 11:35:03     23s]   Not identified MB Latch number: 0
[10/19 11:35:03     23s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:03     23s]  Visiting view : av_wc
[10/19 11:35:03     23s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:03     23s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:03     23s]  Visiting view : av_bc
[10/19 11:35:03     23s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:03     23s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:03     23s] TLC MultiMap info (StdDelay):
[10/19 11:35:03     23s]   : dc_bc + ls_bc + 1 + no RcCorner := 73ps
[10/19 11:35:03     23s]   : dc_bc + ls_bc + 1 + rc_cBest := 80ps
[10/19 11:35:03     23s]   : dc_wc + ls_wc + 1 + no RcCorner := 165.4ps
[10/19 11:35:03     23s]   : dc_wc + ls_wc + 1 + rc_cWorst := 184.6ps
[10/19 11:35:03     23s]  Setting StdDelay to: 184.6ps
[10/19 11:35:03     23s] 
[10/19 11:35:03     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:03     23s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:03     23s] Total number of usable inverters from Lib Analyzer: 9 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX16 INL5VX16)
[10/19 11:35:03     23s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:03     23s] 
[10/19 11:35:05     24s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:24.9 mem=1609.2M
[10/19 11:35:05     24s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:24.9 mem=1609.2M
[10/19 11:35:05     24s] Creating Lib Analyzer, finished. 
[10/19 11:35:05     24s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1609.2M, EPOCH TIME: 1697708105.119329
[10/19 11:35:05     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     24s] All LLGs are deleted
[10/19 11:35:05     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1609.2M, EPOCH TIME: 1697708105.119415
[10/19 11:35:05     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1609.2M, EPOCH TIME: 1697708105.119474
[10/19 11:35:05     24s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1609.2M, EPOCH TIME: 1697708105.119644
[10/19 11:35:05     24s] {MMLU 0 311 311}
[10/19 11:35:05     24s] ### Creating LA Mngr. totSessionCpu=0:00:24.9 mem=1609.2M
[10/19 11:35:05     24s] ### Creating LA Mngr, finished. totSessionCpu=0:00:24.9 mem=1609.2M
[10/19 11:35:05     24s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1609.18 MB )
[10/19 11:35:05     24s] (I)      ====================== Layers =======================
[10/19 11:35:05     24s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:05     24s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:05     24s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:05     24s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:05     24s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:05     24s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:05     24s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:05     24s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:05     24s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:05     24s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:05     24s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:05     24s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:05     24s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:05     24s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:05     24s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:05     24s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:05     24s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:05     24s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:05     24s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:05     24s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:05     24s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:05     24s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:05     24s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:05     24s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:05     24s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:05     24s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:05     24s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:05     24s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:05     24s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:05     24s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:05     24s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:05     24s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:05     24s] (I)      Started Import and model ( Curr Mem: 1609.18 MB )
[10/19 11:35:05     24s] (I)      Default pattern map key = top_default.
[10/19 11:35:05     24s] (I)      Number of ignored instance 0
[10/19 11:35:05     24s] (I)      Number of inbound cells 0
[10/19 11:35:05     24s] (I)      Number of opened ILM blockages 0
[10/19 11:35:05     24s] (I)      Number of instances temporarily fixed by detailed placement 0
[10/19 11:35:05     24s] (I)      numMoveCells=297, numMacros=0  numPads=103  numMultiRowHeightInsts=0
[10/19 11:35:05     24s] (I)      cell height: 10400, count: 297
[10/19 11:35:05     24s] (I)      Number of nets = 311 ( 0 ignored )
[10/19 11:35:05     24s] (I)      Read rows... (mem=1609.2M)
[10/19 11:35:05     24s] (I)      Done Read rows (cpu=0.000s, mem=1609.2M)
[10/19 11:35:05     24s] (I)      Identified Clock instances: Flop 147, Clock buffer/inverter 0, Gate 0, Logic 0
[10/19 11:35:05     24s] (I)      Read module constraints... (mem=1609.2M)
[10/19 11:35:05     24s] (I)      Done Read module constraints (cpu=0.000s, mem=1609.2M)
[10/19 11:35:05     24s] (I)      == Non-default Options ==
[10/19 11:35:05     24s] (I)      Maximum routing layer                              : 3
[10/19 11:35:05     24s] (I)      Minimum routing layer                              : 1
[10/19 11:35:05     24s] (I)      Buffering-aware routing                            : true
[10/19 11:35:05     24s] (I)      Spread congestion away from blockages              : true
[10/19 11:35:05     24s] (I)      Number of threads                                  : 1
[10/19 11:35:05     24s] (I)      Overflow penalty cost                              : 10
[10/19 11:35:05     24s] (I)      Source-to-sink ratio                               : 0.300000
[10/19 11:35:05     24s] (I)      Method to set GCell size                           : row
[10/19 11:35:05     24s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:05     24s] (I)      Use row-based GCell size
[10/19 11:35:05     24s] (I)      Use row-based GCell align
[10/19 11:35:05     24s] (I)      layer 0 area = 0
[10/19 11:35:05     24s] (I)      layer 1 area = 0
[10/19 11:35:05     24s] (I)      layer 2 area = 0
[10/19 11:35:05     24s] (I)      GCell unit size   : 10400
[10/19 11:35:05     24s] (I)      GCell multiplier  : 1
[10/19 11:35:05     24s] (I)      GCell row height  : 10400
[10/19 11:35:05     24s] (I)      Actual row height : 10400
[10/19 11:35:05     24s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:05     24s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:05     24s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:05     24s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:05     24s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:05     24s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:05     24s] (I)      ================ Default via ================
[10/19 11:35:05     24s] (I)      +---+------------------+--------------------+
[10/19 11:35:05     24s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:05     24s] (I)      +---+------------------+--------------------+
[10/19 11:35:05     24s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:05     24s] (I)      | 2 |    2  VIA2_C_via |   10  VIA2_CV1_via |
[10/19 11:35:05     24s] (I)      | 3 |    3  VIA3_C_via |   13  VIA3_CH2_via |
[10/19 11:35:05     24s] (I)      +---+------------------+--------------------+
[10/19 11:35:05     24s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:05     24s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:05     24s] [NR-eGR] Read 0 other shapes
[10/19 11:35:05     24s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:05     24s] [NR-eGR] #Instance Blockages : 16577
[10/19 11:35:05     24s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:05     24s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:05     24s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:05     24s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:05     24s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:05     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:05     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/19 11:35:05     24s] [NR-eGR] Read 311 nets ( ignored 0 )
[10/19 11:35:05     24s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:05     24s] (I)      Read Num Blocks=16944  Num Prerouted Wires=0  Num CS=0
[10/19 11:35:05     24s] (I)      Layer 0 (H) : #blockages 16712 : #preroutes 0
[10/19 11:35:05     24s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[10/19 11:35:05     24s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 0
[10/19 11:35:05     24s] (I)      Number of ignored nets                =      0
[10/19 11:35:05     24s] (I)      Number of connected nets              =      0
[10/19 11:35:05     24s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/19 11:35:05     24s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/19 11:35:05     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:05     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:05     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:05     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:05     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:05     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:05     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:05     24s] (I)      Constructing bin map
[10/19 11:35:05     24s] (I)      Initialize bin information with width=20800 height=20800
[10/19 11:35:05     24s] (I)      Done constructing bin map
[10/19 11:35:05     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/19 11:35:05     24s] (I)      Ndr track 0 does not exist
[10/19 11:35:05     24s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:05     24s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:05     24s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:05     24s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:05     24s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:05     24s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:05     24s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:05     24s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:05     24s] (I)      Grid                :   103    10     3
[10/19 11:35:05     24s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:05     24s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:05     24s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:05     24s] (I)      Default wire width  :   500   600   600
[10/19 11:35:05     24s] (I)      Default wire space  :   450   500   500
[10/19 11:35:05     24s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:05     24s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:05     24s] (I)      First track coord   :   650   700   650
[10/19 11:35:05     24s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:05     24s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:05     24s] (I)      Num of masks        :     1     1     1
[10/19 11:35:05     24s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:05     24s] (I)      --------------------------------------------------------
[10/19 11:35:05     24s] 
[10/19 11:35:05     24s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:05     24s] [NR-eGR] Rule id: 0  Nets: 311
[10/19 11:35:05     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/19 11:35:05     24s] (I)                    Layer     1     2     3 
[10/19 11:35:05     24s] (I)                    Pitch  1300  1400  1300 
[10/19 11:35:05     24s] (I)             #Used tracks     1     1     1 
[10/19 11:35:05     24s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:05     24s] [NR-eGR] ========================================
[10/19 11:35:05     24s] [NR-eGR] 
[10/19 11:35:05     24s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:05     24s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:05     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:05     24s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:05     24s] (I)      |     1 |    8240 |     6063 |        73.58% |
[10/19 11:35:05     24s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:05     24s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:05     24s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:05     24s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1610.18 MB )
[10/19 11:35:05     24s] (I)      Reset routing kernel
[10/19 11:35:05     24s] (I)      Started Global Routing ( Curr Mem: 1610.18 MB )
[10/19 11:35:05     24s] (I)      totalPins=1432  totalGlobalPin=1391 (97.14%)
[10/19 11:35:05     24s] (I)      total 2D Cap : 16557 = (9447 H, 7110 V)
[10/19 11:35:05     24s] (I)      #blocked areas for congestion spreading : 0
[10/19 11:35:05     24s] [NR-eGR] Layer group 1: route 311 net(s) in layer range [1, 3]
[10/19 11:35:05     24s] (I)      
[10/19 11:35:05     24s] (I)      ============  Phase 1a Route ============
[10/19 11:35:05     24s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/19 11:35:05     24s] (I)      Usage: 4575 = (3266 H, 1309 V) = (34.57% H, 18.41% V) = (3.397e+04um H, 1.361e+04um V)
[10/19 11:35:05     24s] (I)      
[10/19 11:35:05     24s] (I)      ============  Phase 1b Route ============
[10/19 11:35:05     24s] (I)      Usage: 4597 = (3269 H, 1328 V) = (34.60% H, 18.68% V) = (3.400e+04um H, 1.381e+04um V)
[10/19 11:35:05     24s] (I)      Overflow of layer group 1: 5.15% H + 0.29% V. EstWL: 4.780880e+04um
[10/19 11:35:05     24s] (I)      Congestion metric : 5.15%H 0.29%V, 5.45%HV
[10/19 11:35:05     24s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/19 11:35:05     24s] (I)      
[10/19 11:35:05     24s] (I)      ============  Phase 1c Route ============
[10/19 11:35:05     24s] (I)      Level2 Grid: 21 x 2
[10/19 11:35:05     24s] (I)      Usage: 4597 = (3269 H, 1328 V) = (34.60% H, 18.68% V) = (3.400e+04um H, 1.381e+04um V)
[10/19 11:35:05     24s] (I)      
[10/19 11:35:05     24s] (I)      ============  Phase 1d Route ============
[10/19 11:35:05     24s] (I)      Usage: 4640 = (3275 H, 1365 V) = (34.67% H, 19.20% V) = (3.406e+04um H, 1.420e+04um V)
[10/19 11:35:05     24s] (I)      
[10/19 11:35:05     24s] (I)      ============  Phase 1e Route ============
[10/19 11:35:05     24s] (I)      Usage: 4640 = (3275 H, 1365 V) = (34.67% H, 19.20% V) = (3.406e+04um H, 1.420e+04um V)
[10/19 11:35:05     24s] [NR-eGR] Early Global Route overflow of layer group 1: 1.61% H + 0.33% V. EstWL: 4.825600e+04um
[10/19 11:35:05     24s] (I)      
[10/19 11:35:05     24s] (I)      ============  Phase 1l Route ============
[10/19 11:35:05     24s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/19 11:35:05     24s] (I)      Layer  1:       2163        35         0        4904        3256    (60.10%) 
[10/19 11:35:05     24s] (I)      Layer  2:       6396      1727        18           0        6886    ( 0.00%) 
[10/19 11:35:05     24s] (I)      Layer  3:       7147      3148        79           0        8160    ( 0.00%) 
[10/19 11:35:05     24s] (I)      Total:         15706      4910        97        4904       18302    (21.13%) 
[10/19 11:35:05     24s] (I)      
[10/19 11:35:05     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:05     24s] [NR-eGR]                        OverCon           OverCon            
[10/19 11:35:05     24s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[10/19 11:35:05     24s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[10/19 11:35:05     24s] [NR-eGR] ---------------------------------------------------------------
[10/19 11:35:05     24s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:05     24s] [NR-eGR]    MET2 ( 2)        10( 1.08%)         1( 0.11%)   ( 1.19%) 
[10/19 11:35:05     24s] [NR-eGR]    MET3 ( 3)        26( 2.55%)        11( 1.08%)   ( 3.62%) 
[10/19 11:35:05     24s] [NR-eGR] ---------------------------------------------------------------
[10/19 11:35:05     24s] [NR-eGR]        Total        36( 1.53%)        12( 0.51%)   ( 2.04%) 
[10/19 11:35:05     24s] [NR-eGR] 
[10/19 11:35:05     24s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1610.18 MB )
[10/19 11:35:05     24s] (I)      total 2D Cap : 16591 = (9469 H, 7122 V)
[10/19 11:35:05     24s] [NR-eGR] Overflow after Early Global Route 0.97% H + 1.07% V
[10/19 11:35:05     24s] (I)      ============= Track Assignment ============
[10/19 11:35:05     24s] (I)      Started Track Assignment (1T) ( Curr Mem: 1610.18 MB )
[10/19 11:35:05     24s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[10/19 11:35:05     24s] (I)      Run Multi-thread track assignment
[10/19 11:35:05     24s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1610.18 MB )
[10/19 11:35:05     24s] (I)      Started Export ( Curr Mem: 1610.18 MB )
[10/19 11:35:05     24s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:05     24s] [NR-eGR] --------------------------------
[10/19 11:35:05     24s] [NR-eGR]  MET1  (1H)          2700  1457 
[10/19 11:35:05     24s] [NR-eGR]  MET2  (2V)         15757  1460 
[10/19 11:35:05     24s] [NR-eGR]  MET3  (3H)         32607     0 
[10/19 11:35:05     24s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:05     24s] [NR-eGR] --------------------------------
[10/19 11:35:05     24s] [NR-eGR]        Total        51065  2917 
[10/19 11:35:05     24s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:05     24s] [NR-eGR] Total half perimeter of net bounding box: 42377um
[10/19 11:35:05     24s] [NR-eGR] Total length: 51065um, number of vias: 2917
[10/19 11:35:05     24s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:05     24s] [NR-eGR] Total eGR-routed clock nets wire length: 3060um, number of vias: 328
[10/19 11:35:05     24s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:05     24s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1610.18 MB )
[10/19 11:35:05     24s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1610.18 MB )
[10/19 11:35:05     24s] (I)      ========================================= Runtime Summary ==========================================
[10/19 11:35:05     24s] (I)       Step                                                     %     Start    Finish      Real       CPU 
[10/19 11:35:05     24s] (I)      ----------------------------------------------------------------------------------------------------
[10/19 11:35:05     24s] (I)       Early Global Route kernel                          100.00%  3.47 sec  3.54 sec  0.06 sec  0.07 sec 
[10/19 11:35:05     24s] (I)       +-Import and model                                  16.00%  3.48 sec  3.49 sec  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       | +-Create place DB                                  2.07%  3.48 sec  3.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | +-Import place data                              1.93%  3.48 sec  3.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Read instances and placement                 0.47%  3.48 sec  3.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Read nets                                    0.83%  3.48 sec  3.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | +-Create route DB                                 11.80%  3.48 sec  3.49 sec  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       | | +-Import route data (1T)                        11.35%  3.48 sec  3.49 sec  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       | | | +-Read blockages ( Layer 1-3 )                 7.39%  3.48 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | | +-Read routing blockages                     0.00%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | | +-Read instance blockages                    6.19%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | | +-Read PG blockages                          0.09%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | | +-Read clock blockages                       0.02%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | | +-Read other blockages                       0.02%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | | +-Read halo blockages                        0.01%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | | +-Read boundary cut boxes                    0.00%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Read blackboxes                              0.02%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Read prerouted                               0.05%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Read unlegalized nets                        0.03%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Read nets                                    0.16%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Set up via pillars                           0.01%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Initialize 3D grid graph                     0.02%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Model blockage capacity                      1.64%  3.49 sec  3.49 sec  0.00 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       | | | | +-Initialize 3D capacity                     1.45%  3.49 sec  3.49 sec  0.00 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       | +-Read aux data                                    0.13%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | +-Others data preparation                          0.07%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | +-Create route kernel                              1.18%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       +-Global Routing                                    30.74%  3.49 sec  3.51 sec  0.02 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       | +-Initialization                                   0.17%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | +-Net group 1                                     29.20%  3.49 sec  3.51 sec  0.02 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       | | +-Generate topology                              0.84%  3.49 sec  3.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | +-Phase 1a                                       2.54%  3.49 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Pattern routing (1T)                         1.85%  3.49 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.13%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Add via demand to 2D                         0.09%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | +-Phase 1b                                       1.37%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Monotonic routing (1T)                       1.15%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | +-Phase 1c                                       0.71%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Two level Routing                            0.56%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | | +-Two Level Routing (Regular)                0.06%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | | +-Two Level Routing (Strong)                 0.06%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.02%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | +-Phase 1d                                       3.74%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Detoured routing (1T)                        3.55%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | +-Phase 1e                                       0.53%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | +-Route legalization                           0.34%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | | | +-Legalize Reach Aware Violations            0.21%  3.50 sec  3.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | +-Phase 1l                                      18.12%  3.50 sec  3.51 sec  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       | | | +-Layer assignment (1T)                       17.83%  3.50 sec  3.51 sec  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       | +-Clean cong LA                                    0.00%  3.51 sec  3.51 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       +-Export 3D cong map                                 0.58%  3.51 sec  3.51 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | +-Export 2D cong map                               0.11%  3.51 sec  3.51 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       +-Extract Global 3D Wires                            0.23%  3.51 sec  3.51 sec  0.00 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       +-Track Assignment (1T)                             20.91%  3.51 sec  3.53 sec  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       | +-Initialization                                   0.05%  3.51 sec  3.51 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | +-Track Assignment Kernel                         19.69%  3.51 sec  3.53 sec  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       | +-Free Memory                                      0.01%  3.53 sec  3.53 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       +-Export                                            15.06%  3.53 sec  3.54 sec  0.01 sec  0.02 sec 
[10/19 11:35:05     24s] (I)       | +-Export DB wires                                  7.24%  3.53 sec  3.53 sec  0.00 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       | | +-Export all nets                                5.12%  3.53 sec  3.53 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | | +-Set wire vias                                  0.92%  3.53 sec  3.53 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | +-Report wirelength                                4.58%  3.53 sec  3.53 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       | +-Update net boxes                                 1.65%  3.53 sec  3.53 sec  0.00 sec  0.01 sec 
[10/19 11:35:05     24s] (I)       | +-Update timing                                    0.01%  3.54 sec  3.54 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)       +-Postprocess design                                 0.99%  3.54 sec  3.54 sec  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)      ========================== Summary by functions ==========================
[10/19 11:35:05     24s] (I)       Lv  Step                                           %      Real       CPU 
[10/19 11:35:05     24s] (I)      --------------------------------------------------------------------------
[10/19 11:35:05     24s] (I)        0  Early Global Route kernel                100.00%  0.06 sec  0.07 sec 
[10/19 11:35:05     24s] (I)        1  Global Routing                            30.74%  0.02 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        1  Track Assignment (1T)                     20.91%  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        1  Import and model                          16.00%  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        1  Export                                    15.06%  0.01 sec  0.02 sec 
[10/19 11:35:05     24s] (I)        1  Postprocess design                         0.99%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        1  Export 3D cong map                         0.58%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        1  Extract Global 3D Wires                    0.23%  0.00 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        2  Net group 1                               29.20%  0.02 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        2  Track Assignment Kernel                   19.69%  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        2  Create route DB                           11.80%  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        2  Export DB wires                            7.24%  0.00 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        2  Report wirelength                          4.58%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        2  Create place DB                            2.07%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        2  Update net boxes                           1.65%  0.00 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        2  Create route kernel                        1.18%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        2  Initialization                             0.22%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        2  Read aux data                              0.13%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        2  Export 2D cong map                         0.11%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        2  Others data preparation                    0.07%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        2  Update timing                              0.01%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        3  Phase 1l                                  18.12%  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        3  Import route data (1T)                    11.35%  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        3  Export all nets                            5.12%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        3  Phase 1d                                   3.74%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        3  Phase 1a                                   2.54%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        3  Import place data                          1.93%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        3  Phase 1b                                   1.37%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        3  Set wire vias                              0.92%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        3  Generate topology                          0.84%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        3  Phase 1c                                   0.71%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        3  Phase 1e                                   0.53%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Layer assignment (1T)                     17.83%  0.01 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        4  Read blockages ( Layer 1-3 )               7.39%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Detoured routing (1T)                      3.55%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Pattern routing (1T)                       1.85%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Model blockage capacity                    1.64%  0.00 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        4  Monotonic routing (1T)                     1.15%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Read nets                                  0.99%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Two level Routing                          0.56%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Read instances and placement               0.47%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Route legalization                         0.34%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Pattern Routing Avoiding Blockages         0.13%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Add via demand to 2D                       0.09%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Read prerouted                             0.05%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Read unlegalized nets                      0.03%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Initialize 3D grid graph                   0.02%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Read blackboxes                            0.02%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        5  Read instance blockages                    6.19%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        5  Initialize 3D capacity                     1.45%  0.00 sec  0.01 sec 
[10/19 11:35:05     24s] (I)        5  Legalize Reach Aware Violations            0.21%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        5  Read PG blockages                          0.09%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        5  Two Level Routing (Regular)                0.06%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        5  Two Level Routing (Strong)                 0.06%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        5  Read clock blockages                       0.02%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        5  Read other blockages                       0.02%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.02%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        5  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[10/19 11:35:05     24s] Extraction called for design 'top' of instances=297 and nets=433 using extraction engine 'preRoute' .
[10/19 11:35:05     24s] PreRoute RC Extraction called for design top.
[10/19 11:35:05     24s] RC Extraction called in multi-corner(2) mode.
[10/19 11:35:05     24s] RCMode: PreRoute
[10/19 11:35:05     24s]       RC Corner Indexes            0       1   
[10/19 11:35:05     24s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/19 11:35:05     24s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:05     24s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:05     24s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:05     24s] Shrink Factor                : 1.00000
[10/19 11:35:05     24s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/19 11:35:05     24s] Using capacitance table file ...
[10/19 11:35:05     24s] 
[10/19 11:35:05     24s] Trim Metal Layers:
[10/19 11:35:05     24s] LayerId::1 widthSet size::4
[10/19 11:35:05     24s] LayerId::2 widthSet size::4
[10/19 11:35:05     24s] LayerId::3 widthSet size::4
[10/19 11:35:05     24s] LayerId::4 widthSet size::3
[10/19 11:35:05     24s] Updating RC grid for preRoute extraction ...
[10/19 11:35:05     24s] eee: pegSigSF::1.070000
[10/19 11:35:05     24s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:05     24s] Initializing multi-corner resistance tables ...
[10/19 11:35:05     24s] eee: l::1 avDens::0.132516 usedTrk::116.614422 availTrk::880.000000 sigTrk::116.614422
[10/19 11:35:05     24s] eee: l::2 avDens::0.211987 usedTrk::173.224038 availTrk::817.142857 sigTrk::173.224038
[10/19 11:35:05     24s] eee: l::3 avDens::0.402055 usedTrk::353.808172 availTrk::880.000000 sigTrk::353.808172
[10/19 11:35:05     24s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:05     24s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.441332 uaWl=0.000000 uaWlH=0.000000 aWlH=0.638548 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.307900 wHLS=3.143545 siPrev=0 viaL=0.000000
[10/19 11:35:05     24s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1610.176M)
[10/19 11:35:05     24s] All LLGs are deleted
[10/19 11:35:05     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1610.2M, EPOCH TIME: 1697708105.220283
[10/19 11:35:05     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1610.2M, EPOCH TIME: 1697708105.220531
[10/19 11:35:05     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1610.2M, EPOCH TIME: 1697708105.220632
[10/19 11:35:05     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1610.2M, EPOCH TIME: 1697708105.220776
[10/19 11:35:05     24s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:05     24s] Core basic site is core_l_5v
[10/19 11:35:05     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1610.2M, EPOCH TIME: 1697708105.224793
[10/19 11:35:05     24s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:05     24s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:05     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1610.2M, EPOCH TIME: 1697708105.224927
[10/19 11:35:05     24s] Fast DP-INIT is on for default
[10/19 11:35:05     24s] Atter site array init, number of instance map data is 0.
[10/19 11:35:05     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1610.2M, EPOCH TIME: 1697708105.225811
[10/19 11:35:05     24s] 
[10/19 11:35:05     24s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:05     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1610.2M, EPOCH TIME: 1697708105.225980
[10/19 11:35:05     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     24s] Starting delay calculation for Setup views
[10/19 11:35:05     25s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:35:05     25s] #################################################################################
[10/19 11:35:05     25s] # Design Stage: PreRoute
[10/19 11:35:05     25s] # Design Name: top
[10/19 11:35:05     25s] # Design Mode: 250nm
[10/19 11:35:05     25s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:35:05     25s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:35:05     25s] # Signoff Settings: SI Off 
[10/19 11:35:05     25s] #################################################################################
[10/19 11:35:05     25s] Calculate delays in BcWc mode...
[10/19 11:35:05     25s] Topological Sorting (REAL = 0:00:00.0, MEM = 1634.8M, InitMEM = 1634.8M)
[10/19 11:35:05     25s] Start delay calculation (fullDC) (1 T). (MEM=1634.77)
[10/19 11:35:05     25s] Start AAE Lib Loading. (MEM=1634.77)
[10/19 11:35:05     25s] End AAE Lib Loading. (MEM=1653.85 CPU=0:00:00.0 Real=0:00:00.0)
[10/19 11:35:05     25s] End AAE Lib Interpolated Model. (MEM=1653.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:05     25s] Total number of fetched objects 311
[10/19 11:35:05     25s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:05     25s] End delay calculation. (MEM=1701.63 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:05     25s] End delay calculation (fullDC). (MEM=1665.01 CPU=0:00:00.2 REAL=0:00:00.0)
[10/19 11:35:05     25s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1665.0M) ***
[10/19 11:35:05     25s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:25.3 mem=1665.0M)
[10/19 11:35:05     25s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 149.512 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   496   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     91 (91)      |   -1.718   |     91 (91)      |
|   max_tran     |     92 (414)     |  -38.275   |     92 (414)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1680.3M, EPOCH TIME: 1697708105.563573
[10/19 11:35:05     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:05     25s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1680.3M, EPOCH TIME: 1697708105.568551
[10/19 11:35:05     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] Density: 68.859%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1295.6M, totSessionCpu=0:00:25 **
[10/19 11:35:05     25s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:00:25.3/0:00:26.9 (0.9), mem = 1640.3M
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s] =============================================================================================
[10/19 11:35:05     25s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.35-s114_1
[10/19 11:35:05     25s] =============================================================================================
[10/19 11:35:05     25s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:05     25s] ---------------------------------------------------------------------------------------------
[10/19 11:35:05     25s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:05     25s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.4 /  0:00:00.3    1.0
[10/19 11:35:05     25s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[10/19 11:35:05     25s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[10/19 11:35:05     25s] [ LibAnalyzerInit        ]      2   0:00:03.1  (  80.2 % )     0:00:03.1 /  0:00:03.1    1.0
[10/19 11:35:05     25s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:05     25s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:05     25s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:05     25s] [ ExtractRC              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:35:05     25s] [ TimingUpdate           ]      1   0:00:00.1  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[10/19 11:35:05     25s] [ FullDelayCalc          ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:35:05     25s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[10/19 11:35:05     25s] [ MISC                   ]          0:00:00.3  (   7.6 % )     0:00:00.3 /  0:00:00.2    0.8
[10/19 11:35:05     25s] ---------------------------------------------------------------------------------------------
[10/19 11:35:05     25s]  InitOpt #1 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[10/19 11:35:05     25s] ---------------------------------------------------------------------------------------------
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s] ** INFO : this run is activating medium effort placeOptDesign flow
[10/19 11:35:05     25s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:05     25s] ### Creating PhyDesignMc. totSessionCpu=0:00:25.3 mem=1640.3M
[10/19 11:35:05     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1640.3M, EPOCH TIME: 1697708105.574121
[10/19 11:35:05     25s] Processing tracks to init pin-track alignment.
[10/19 11:35:05     25s] z: 2, totalTracks: 1
[10/19 11:35:05     25s] z: 4, totalTracks: 1
[10/19 11:35:05     25s] #spOpts: N=250 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:05     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1640.3M, EPOCH TIME: 1697708105.576087
[10/19 11:35:05     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:05     25s] OPERPROF:     Starting CMU at level 3, MEM:1640.3M, EPOCH TIME: 1697708105.580044
[10/19 11:35:05     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1640.3M, EPOCH TIME: 1697708105.580256
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:05     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1640.3M, EPOCH TIME: 1697708105.580337
[10/19 11:35:05     25s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1640.3M, EPOCH TIME: 1697708105.580373
[10/19 11:35:05     25s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1640.3M, EPOCH TIME: 1697708105.580412
[10/19 11:35:05     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1640.3MB).
[10/19 11:35:05     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1640.3M, EPOCH TIME: 1697708105.580519
[10/19 11:35:05     25s] TotalInstCnt at PhyDesignMc Initialization: 297
[10/19 11:35:05     25s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:25.3 mem=1640.3M
[10/19 11:35:05     25s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1640.3M, EPOCH TIME: 1697708105.581108
[10/19 11:35:05     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1640.3M, EPOCH TIME: 1697708105.582791
[10/19 11:35:05     25s] TotalInstCnt at PhyDesignMc Destruction: 297
[10/19 11:35:05     25s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:05     25s] ### Creating PhyDesignMc. totSessionCpu=0:00:25.3 mem=1640.3M
[10/19 11:35:05     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1640.3M, EPOCH TIME: 1697708105.583114
[10/19 11:35:05     25s] Processing tracks to init pin-track alignment.
[10/19 11:35:05     25s] z: 2, totalTracks: 1
[10/19 11:35:05     25s] z: 4, totalTracks: 1
[10/19 11:35:05     25s] #spOpts: N=250 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:05     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1640.3M, EPOCH TIME: 1697708105.584891
[10/19 11:35:05     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:05     25s] OPERPROF:     Starting CMU at level 3, MEM:1640.3M, EPOCH TIME: 1697708105.588810
[10/19 11:35:05     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1640.3M, EPOCH TIME: 1697708105.589020
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:05     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1640.3M, EPOCH TIME: 1697708105.589103
[10/19 11:35:05     25s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1640.3M, EPOCH TIME: 1697708105.589140
[10/19 11:35:05     25s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1640.3M, EPOCH TIME: 1697708105.589178
[10/19 11:35:05     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1640.3MB).
[10/19 11:35:05     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:1640.3M, EPOCH TIME: 1697708105.589281
[10/19 11:35:05     25s] TotalInstCnt at PhyDesignMc Initialization: 297
[10/19 11:35:05     25s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:25.3 mem=1640.3M
[10/19 11:35:05     25s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1640.3M, EPOCH TIME: 1697708105.589696
[10/19 11:35:05     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:1640.3M, EPOCH TIME: 1697708105.591263
[10/19 11:35:05     25s] TotalInstCnt at PhyDesignMc Destruction: 297
[10/19 11:35:05     25s] *** Starting optimizing excluded clock nets MEM= 1640.3M) ***
[10/19 11:35:05     25s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1640.3M) ***
[10/19 11:35:05     25s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[10/19 11:35:05     25s] Begin: GigaOpt Route Type Constraints Refinement
[10/19 11:35:05     25s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:25.3/0:00:26.9 (0.9), mem = 1640.3M
[10/19 11:35:05     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.1
[10/19 11:35:05     25s] ### Creating RouteCongInterface, started
[10/19 11:35:05     25s] ### Creating TopoMgr, started
[10/19 11:35:05     25s] ### Creating TopoMgr, finished
[10/19 11:35:05     25s] #optDebug: Start CG creation (mem=1640.3M)
[10/19 11:35:05     25s]  ...initializing CG  maxDriveDist 5822.057000 stdCellHgt 10.400000 defLenToSkip 72.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 582.205000 
[10/19 11:35:05     25s] (cpu=0:00:00.0, mem=1699.7M)
[10/19 11:35:05     25s]  ...processing cgPrt (cpu=0:00:00.0, mem=1699.7M)
[10/19 11:35:05     25s]  ...processing cgEgp (cpu=0:00:00.0, mem=1699.7M)
[10/19 11:35:05     25s]  ...processing cgPbk (cpu=0:00:00.0, mem=1699.7M)
[10/19 11:35:05     25s]  ...processing cgNrb(cpu=0:00:00.0, mem=1699.7M)
[10/19 11:35:05     25s]  ...processing cgObs (cpu=0:00:00.0, mem=1699.7M)
[10/19 11:35:05     25s]  ...processing cgCon (cpu=0:00:00.0, mem=1699.7M)
[10/19 11:35:05     25s]  ...processing cgPdm (cpu=0:00:00.0, mem=1699.7M)
[10/19 11:35:05     25s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=1699.7M)
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s] #optDebug: {0, 1.000}
[10/19 11:35:05     25s] ### Creating RouteCongInterface, finished
[10/19 11:35:05     25s] Updated routing constraints on 0 nets.
[10/19 11:35:05     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.1
[10/19 11:35:05     25s] Bottom Preferred Layer:
[10/19 11:35:05     25s] +-------------+------------+------------+----------+
[10/19 11:35:05     25s] |    Layer    |     DB     |    CLK     |   Rule   |
[10/19 11:35:05     25s] +-------------+------------+------------+----------+
[10/19 11:35:05     25s] | MET1 (z=1)  |        310 |          1 | default  |
[10/19 11:35:05     25s] +-------------+------------+------------+----------+
[10/19 11:35:05     25s] Via Pillar Rule:
[10/19 11:35:05     25s]     None
[10/19 11:35:05     25s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:00:25.4/0:00:27.0 (0.9), mem = 1699.7M
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s] =============================================================================================
[10/19 11:35:05     25s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.35-s114_1
[10/19 11:35:05     25s] =============================================================================================
[10/19 11:35:05     25s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:05     25s] ---------------------------------------------------------------------------------------------
[10/19 11:35:05     25s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  98.6 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:35:05     25s] [ MISC                   ]          0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:05     25s] ---------------------------------------------------------------------------------------------
[10/19 11:35:05     25s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:35:05     25s] ---------------------------------------------------------------------------------------------
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s] End: GigaOpt Route Type Constraints Refinement
[10/19 11:35:05     25s] The useful skew maximum allowed delay is: 0.3
[10/19 11:35:05     25s] Deleting Lib Analyzer.
[10/19 11:35:05     25s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:25.4/0:00:27.0 (0.9), mem = 1697.7M
[10/19 11:35:05     25s] Info: 1 clock net  excluded from IPO operation.
[10/19 11:35:05     25s] ### Creating LA Mngr. totSessionCpu=0:00:25.4 mem=1697.7M
[10/19 11:35:05     25s] ### Creating LA Mngr, finished. totSessionCpu=0:00:25.4 mem=1697.7M
[10/19 11:35:05     25s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/19 11:35:05     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.2
[10/19 11:35:05     25s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:05     25s] ### Creating PhyDesignMc. totSessionCpu=0:00:25.5 mem=1697.7M
[10/19 11:35:05     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1697.7M, EPOCH TIME: 1697708105.705631
[10/19 11:35:05     25s] Processing tracks to init pin-track alignment.
[10/19 11:35:05     25s] z: 2, totalTracks: 1
[10/19 11:35:05     25s] z: 4, totalTracks: 1
[10/19 11:35:05     25s] #spOpts: N=250 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:05     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1697.7M, EPOCH TIME: 1697708105.707899
[10/19 11:35:05     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:05     25s] OPERPROF:     Starting CMU at level 3, MEM:1697.7M, EPOCH TIME: 1697708105.712410
[10/19 11:35:05     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1697.7M, EPOCH TIME: 1697708105.712638
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:05     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1697.7M, EPOCH TIME: 1697708105.712722
[10/19 11:35:05     25s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1697.7M, EPOCH TIME: 1697708105.712765
[10/19 11:35:05     25s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1697.7M, EPOCH TIME: 1697708105.712805
[10/19 11:35:05     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1697.7MB).
[10/19 11:35:05     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1697.7M, EPOCH TIME: 1697708105.712912
[10/19 11:35:05     25s] TotalInstCnt at PhyDesignMc Initialization: 297
[10/19 11:35:05     25s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:25.5 mem=1697.7M
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s] Footprint cell information for calculating maxBufDist
[10/19 11:35:05     25s] *info: There are 10 candidate Buffer cells
[10/19 11:35:05     25s] *info: There are 9 candidate Inverter cells
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s] #optDebug: Start CG creation (mem=1697.7M)
[10/19 11:35:05     25s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 10.400000 defLenToSkip 72.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 72.800000 
[10/19 11:35:05     25s] (cpu=0:00:00.1, mem=1697.7M)
[10/19 11:35:05     25s]  ...processing cgPrt (cpu=0:00:00.1, mem=1697.7M)
[10/19 11:35:05     25s]  ...processing cgEgp (cpu=0:00:00.1, mem=1697.7M)
[10/19 11:35:05     25s]  ...processing cgPbk (cpu=0:00:00.1, mem=1697.7M)
[10/19 11:35:05     25s]  ...processing cgNrb(cpu=0:00:00.1, mem=1697.7M)
[10/19 11:35:05     25s]  ...processing cgObs (cpu=0:00:00.1, mem=1697.7M)
[10/19 11:35:05     25s]  ...processing cgCon (cpu=0:00:00.1, mem=1697.7M)
[10/19 11:35:05     25s]  ...processing cgPdm (cpu=0:00:00.1, mem=1697.7M)
[10/19 11:35:05     25s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1697.7M)
[10/19 11:35:05     25s] ### Creating RouteCongInterface, started
[10/19 11:35:05     25s] 
[10/19 11:35:05     25s] Creating Lib Analyzer ...
[10/19 11:35:05     25s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:05     25s] Total number of usable inverters from Lib Analyzer: 9 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX16 INL5VX16)
[10/19 11:35:05     25s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:05     25s] 
[10/19 11:35:07     26s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:27.0 mem=1713.7M
[10/19 11:35:07     26s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:27.0 mem=1713.7M
[10/19 11:35:07     26s] Creating Lib Analyzer, finished. 
[10/19 11:35:07     26s] 
[10/19 11:35:07     26s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[10/19 11:35:07     26s] 
[10/19 11:35:07     26s] #optDebug: {0, 1.000}
[10/19 11:35:07     26s] ### Creating RouteCongInterface, finished
[10/19 11:35:07     27s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1751.8M, EPOCH TIME: 1697708107.353818
[10/19 11:35:07     27s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1751.8M, EPOCH TIME: 1697708107.353913
[10/19 11:35:07     27s] 
[10/19 11:35:07     27s] Netlist preparation processing... 
[10/19 11:35:07     27s] Removed 0 instance
[10/19 11:35:07     27s] *info: Marking 0 isolation instances dont touch
[10/19 11:35:07     27s] *info: Marking 0 level shifter instances dont touch
[10/19 11:35:07     27s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1751.8M, EPOCH TIME: 1697708107.357522
[10/19 11:35:07     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:297).
[10/19 11:35:07     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:07     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:07     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:07     27s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1684.8M, EPOCH TIME: 1697708107.360271
[10/19 11:35:07     27s] TotalInstCnt at PhyDesignMc Destruction: 297
[10/19 11:35:07     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.2
[10/19 11:35:07     27s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:27.1/0:00:28.7 (0.9), mem = 1684.8M
[10/19 11:35:07     27s] 
[10/19 11:35:07     27s] =============================================================================================
[10/19 11:35:07     27s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.35-s114_1
[10/19 11:35:07     27s] =============================================================================================
[10/19 11:35:07     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:07     27s] ---------------------------------------------------------------------------------------------
[10/19 11:35:07     27s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  84.9 % )     0:00:01.4 /  0:00:01.4    1.0
[10/19 11:35:07     27s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:07     27s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:07     27s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:07     27s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.4 /  0:00:01.4    1.0
[10/19 11:35:07     27s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:07     27s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:07     27s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:07     27s] [ MISC                   ]          0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:07     27s] ---------------------------------------------------------------------------------------------
[10/19 11:35:07     27s]  SimplifyNetlist #1 TOTAL           0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[10/19 11:35:07     27s] ---------------------------------------------------------------------------------------------
[10/19 11:35:07     27s] 
[10/19 11:35:07     27s] Deleting Lib Analyzer.
[10/19 11:35:07     27s] Begin: GigaOpt high fanout net optimization
[10/19 11:35:07     27s] GigaOpt HFN: use maxLocalDensity 1.2
[10/19 11:35:07     27s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/19 11:35:07     27s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:27.1/0:00:28.7 (0.9), mem = 1684.8M
[10/19 11:35:07     27s] Info: 1 clock net  excluded from IPO operation.
[10/19 11:35:07     27s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.3
[10/19 11:35:07     27s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:07     27s] ### Creating PhyDesignMc. totSessionCpu=0:00:27.1 mem=1684.8M
[10/19 11:35:07     27s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/19 11:35:07     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:1684.8M, EPOCH TIME: 1697708107.402173
[10/19 11:35:07     27s] Processing tracks to init pin-track alignment.
[10/19 11:35:07     27s] z: 2, totalTracks: 1
[10/19 11:35:07     27s] z: 4, totalTracks: 1
[10/19 11:35:07     27s] #spOpts: N=250 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:07     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1684.8M, EPOCH TIME: 1697708107.404429
[10/19 11:35:07     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:07     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:07     27s] 
[10/19 11:35:07     27s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:07     27s] OPERPROF:     Starting CMU at level 3, MEM:1684.8M, EPOCH TIME: 1697708107.408956
[10/19 11:35:07     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1684.8M, EPOCH TIME: 1697708107.409175
[10/19 11:35:07     27s] 
[10/19 11:35:07     27s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:07     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1684.8M, EPOCH TIME: 1697708107.409259
[10/19 11:35:07     27s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1684.8M, EPOCH TIME: 1697708107.409296
[10/19 11:35:07     27s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1684.8M, EPOCH TIME: 1697708107.409334
[10/19 11:35:07     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1684.8MB).
[10/19 11:35:07     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1684.8M, EPOCH TIME: 1697708107.409441
[10/19 11:35:07     27s] TotalInstCnt at PhyDesignMc Initialization: 297
[10/19 11:35:07     27s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:27.1 mem=1684.8M
[10/19 11:35:07     27s] ### Creating RouteCongInterface, started
[10/19 11:35:07     27s] 
[10/19 11:35:07     27s] Creating Lib Analyzer ...
[10/19 11:35:07     27s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:07     27s] Total number of usable inverters from Lib Analyzer: 9 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX16 INL5VX16)
[10/19 11:35:07     27s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:07     27s] 
[10/19 11:35:08     28s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:28.6 mem=1684.8M
[10/19 11:35:08     28s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:28.6 mem=1684.8M
[10/19 11:35:08     28s] Creating Lib Analyzer, finished. 
[10/19 11:35:08     28s] 
[10/19 11:35:08     28s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[10/19 11:35:08     28s] 
[10/19 11:35:08     28s] #optDebug: {0, 1.000}
[10/19 11:35:08     28s] ### Creating RouteCongInterface, finished
[10/19 11:35:08     28s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/19 11:35:08     28s] Total-nets :: 311, Stn-nets :: 0, ratio :: 0 %, Total-len 51064.7, Stn-len 0
[10/19 11:35:08     28s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1723.0M, EPOCH TIME: 1697708108.962184
[10/19 11:35:08     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:08     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:08     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:08     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:08     28s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1685.0M, EPOCH TIME: 1697708108.964165
[10/19 11:35:08     28s] TotalInstCnt at PhyDesignMc Destruction: 297
[10/19 11:35:08     28s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.3
[10/19 11:35:08     28s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:28.7/0:00:30.3 (0.9), mem = 1685.0M
[10/19 11:35:08     28s] 
[10/19 11:35:08     28s] =============================================================================================
[10/19 11:35:08     28s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.35-s114_1
[10/19 11:35:08     28s] =============================================================================================
[10/19 11:35:08     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:08     28s] ---------------------------------------------------------------------------------------------
[10/19 11:35:08     28s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  91.7 % )     0:00:01.4 /  0:00:01.5    1.0
[10/19 11:35:08     28s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:08     28s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:08     28s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.4 /  0:00:01.5    1.0
[10/19 11:35:08     28s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:08     28s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:08     28s] [ MISC                   ]          0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:08     28s] ---------------------------------------------------------------------------------------------
[10/19 11:35:08     28s]  DrvOpt #1 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[10/19 11:35:08     28s] ---------------------------------------------------------------------------------------------
[10/19 11:35:08     28s] 
[10/19 11:35:08     28s] GigaOpt HFN: restore maxLocalDensity to 0.98
[10/19 11:35:08     28s] End: GigaOpt high fanout net optimization
[10/19 11:35:08     28s] Begin: GigaOpt DRV Optimization
[10/19 11:35:08     28s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/19 11:35:08     28s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:28.7/0:00:30.3 (0.9), mem = 1685.0M
[10/19 11:35:08     28s] Info: 1 clock net  excluded from IPO operation.
[10/19 11:35:08     28s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.4
[10/19 11:35:08     28s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:08     28s] ### Creating PhyDesignMc. totSessionCpu=0:00:28.7 mem=1685.0M
[10/19 11:35:08     28s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/19 11:35:08     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1685.0M, EPOCH TIME: 1697708108.966592
[10/19 11:35:08     28s] Processing tracks to init pin-track alignment.
[10/19 11:35:08     28s] z: 2, totalTracks: 1
[10/19 11:35:08     28s] z: 4, totalTracks: 1
[10/19 11:35:08     28s] #spOpts: N=250 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:08     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1685.0M, EPOCH TIME: 1697708108.968849
[10/19 11:35:08     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:08     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:08     28s] 
[10/19 11:35:08     28s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:08     28s] OPERPROF:     Starting CMU at level 3, MEM:1685.0M, EPOCH TIME: 1697708108.973289
[10/19 11:35:08     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1685.0M, EPOCH TIME: 1697708108.973502
[10/19 11:35:08     28s] 
[10/19 11:35:08     28s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:08     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1685.0M, EPOCH TIME: 1697708108.973589
[10/19 11:35:08     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1685.0M, EPOCH TIME: 1697708108.973626
[10/19 11:35:08     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1685.0M, EPOCH TIME: 1697708108.973666
[10/19 11:35:08     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1685.0MB).
[10/19 11:35:08     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1685.0M, EPOCH TIME: 1697708108.973784
[10/19 11:35:08     28s] TotalInstCnt at PhyDesignMc Initialization: 297
[10/19 11:35:08     28s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:28.7 mem=1685.0M
[10/19 11:35:08     28s] ### Creating RouteCongInterface, started
[10/19 11:35:08     28s] 
[10/19 11:35:08     28s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[10/19 11:35:08     28s] 
[10/19 11:35:08     28s] #optDebug: {0, 1.000}
[10/19 11:35:08     28s] ### Creating RouteCongInterface, finished
[10/19 11:35:09     28s] [GPS-DRV] Optimizer parameters ============================= 
[10/19 11:35:09     28s] [GPS-DRV] maxDensity (design): 0.95
[10/19 11:35:09     28s] [GPS-DRV] maxLocalDensity: 1.2
[10/19 11:35:09     28s] [GPS-DRV] All active and enabled setup views
[10/19 11:35:09     28s] [GPS-DRV]     av_wc
[10/19 11:35:09     28s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[10/19 11:35:09     28s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[10/19 11:35:09     28s] [GPS-DRV] maxFanoutLoad on
[10/19 11:35:09     28s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[10/19 11:35:09     28s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[10/19 11:35:09     28s] [GPS-DRV] timing-driven DRV settings
[10/19 11:35:09     28s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[10/19 11:35:09     28s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1742.2M, EPOCH TIME: 1697708109.077029
[10/19 11:35:09     28s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1742.2M, EPOCH TIME: 1697708109.077100
[10/19 11:35:09     28s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:35:09     28s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/19 11:35:09     28s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:35:09     28s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/19 11:35:09     28s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:35:09     28s] Info: violation cost 2207.850586 (cap = 351.988861, tran = 1855.861816, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/19 11:35:09     28s] |    95|   423|   -39.85|    91|    91|    -1.77|     0|     0|     0|     0|   149.51|     0.00|       0|       0|       0| 68.86%|          |         |
[10/19 11:35:09     29s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/19 11:35:09     29s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   184.84|     0.00|      91|       0|       1| 78.33%| 0:00:00.0|  1783.3M|
[10/19 11:35:09     29s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/19 11:35:09     29s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   184.84|     0.00|       0|       0|       0| 78.33%| 0:00:00.0|  1783.3M|
[10/19 11:35:09     29s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:35:09     29s] 
[10/19 11:35:09     29s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1783.3M) ***
[10/19 11:35:09     29s] 
[10/19 11:35:09     29s] Total-nets :: 402, Stn-nets :: 0, ratio :: 0 %, Total-len 51069.1, Stn-len 0
[10/19 11:35:09     29s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1764.2M, EPOCH TIME: 1697708109.370067
[10/19 11:35:09     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:388).
[10/19 11:35:09     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:09     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:09     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:09     29s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1703.2M, EPOCH TIME: 1697708109.372726
[10/19 11:35:09     29s] TotalInstCnt at PhyDesignMc Destruction: 388
[10/19 11:35:09     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.4
[10/19 11:35:09     29s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:29.1/0:00:30.7 (0.9), mem = 1703.2M
[10/19 11:35:09     29s] 
[10/19 11:35:09     29s] =============================================================================================
[10/19 11:35:09     29s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.35-s114_1
[10/19 11:35:09     29s] =============================================================================================
[10/19 11:35:09     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:09     29s] ---------------------------------------------------------------------------------------------
[10/19 11:35:09     29s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:09     29s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:09     29s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:09     29s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:09     29s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:09     29s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:09     29s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[10/19 11:35:09     29s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[10/19 11:35:09     29s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:09     29s] [ OptEval                ]      3   0:00:00.1  (  31.6 % )     0:00:00.1 /  0:00:00.1    0.9
[10/19 11:35:09     29s] [ OptCommit              ]      3   0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.0    1.0
[10/19 11:35:09     29s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[10/19 11:35:09     29s] [ IncrDelayCalc          ]     11   0:00:00.1  (  25.3 % )     0:00:00.1 /  0:00:00.1    1.2
[10/19 11:35:09     29s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:09     29s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:09     29s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:35:09     29s] [ MISC                   ]          0:00:00.1  (  25.9 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:09     29s] ---------------------------------------------------------------------------------------------
[10/19 11:35:09     29s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[10/19 11:35:09     29s] ---------------------------------------------------------------------------------------------
[10/19 11:35:09     29s] 
[10/19 11:35:09     29s] End: GigaOpt DRV Optimization
[10/19 11:35:09     29s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/19 11:35:09     29s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1341.5M, totSessionCpu=0:00:29 **
[10/19 11:35:09     29s] 
[10/19 11:35:09     29s] Active setup views:
[10/19 11:35:09     29s]  av_wc
[10/19 11:35:09     29s]   Dominating endpoints: 0
[10/19 11:35:09     29s]   Dominating TNS: -0.000
[10/19 11:35:09     29s] 
[10/19 11:35:09     29s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:35:09     29s] Deleting Lib Analyzer.
[10/19 11:35:09     29s] Begin: GigaOpt Global Optimization
[10/19 11:35:09     29s] *info: use new DP (enabled)
[10/19 11:35:09     29s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[10/19 11:35:09     29s] Info: 1 clock net  excluded from IPO operation.
[10/19 11:35:09     29s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:29.2/0:00:30.7 (0.9), mem = 1742.4M
[10/19 11:35:09     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.5
[10/19 11:35:09     29s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:09     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.2 mem=1742.4M
[10/19 11:35:09     29s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/19 11:35:09     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1742.4M, EPOCH TIME: 1697708109.392861
[10/19 11:35:09     29s] Processing tracks to init pin-track alignment.
[10/19 11:35:09     29s] z: 2, totalTracks: 1
[10/19 11:35:09     29s] z: 4, totalTracks: 1
[10/19 11:35:09     29s] #spOpts: N=250 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:09     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1742.4M, EPOCH TIME: 1697708109.395294
[10/19 11:35:09     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:09     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:09     29s] 
[10/19 11:35:09     29s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:09     29s] OPERPROF:     Starting CMU at level 3, MEM:1742.4M, EPOCH TIME: 1697708109.399924
[10/19 11:35:09     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1742.4M, EPOCH TIME: 1697708109.400175
[10/19 11:35:09     29s] 
[10/19 11:35:09     29s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:09     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1742.4M, EPOCH TIME: 1697708109.400269
[10/19 11:35:09     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1742.4M, EPOCH TIME: 1697708109.400305
[10/19 11:35:09     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1742.4M, EPOCH TIME: 1697708109.400345
[10/19 11:35:09     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1742.4MB).
[10/19 11:35:09     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.008, MEM:1742.4M, EPOCH TIME: 1697708109.400461
[10/19 11:35:09     29s] TotalInstCnt at PhyDesignMc Initialization: 388
[10/19 11:35:09     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.2 mem=1742.4M
[10/19 11:35:09     29s] ### Creating RouteCongInterface, started
[10/19 11:35:09     29s] 
[10/19 11:35:09     29s] Creating Lib Analyzer ...
[10/19 11:35:09     29s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:09     29s] Total number of usable inverters from Lib Analyzer: 9 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX16 INL5VX16)
[10/19 11:35:09     29s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:09     29s] 
[10/19 11:35:10     30s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:30.6 mem=1742.4M
[10/19 11:35:10     30s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:30.6 mem=1742.4M
[10/19 11:35:10     30s] Creating Lib Analyzer, finished. 
[10/19 11:35:10     30s] 
[10/19 11:35:10     30s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[10/19 11:35:10     30s] 
[10/19 11:35:10     30s] #optDebug: {0, 1.000}
[10/19 11:35:10     30s] ### Creating RouteCongInterface, finished
[10/19 11:35:10     30s] *info: 1 clock net excluded
[10/19 11:35:10     30s] *info: 120 no-driver nets excluded.
[10/19 11:35:10     30s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1780.5M, EPOCH TIME: 1697708110.980800
[10/19 11:35:10     30s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1780.5M, EPOCH TIME: 1697708110.980888
[10/19 11:35:11     30s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[10/19 11:35:11     30s] +--------+--------+---------+------------+--------+----------+---------+---------------------------------+
[10/19 11:35:11     30s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
[10/19 11:35:11     30s] +--------+--------+---------+------------+--------+----------+---------+---------------------------------+
[10/19 11:35:11     30s] |   0.000|   0.000|   78.33%|   0:00:00.0| 1780.5M|     av_wc|       NA| NA                              |
[10/19 11:35:11     30s] +--------+--------+---------+------------+--------+----------+---------+---------------------------------+
[10/19 11:35:11     30s] 
[10/19 11:35:11     30s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1780.5M) ***
[10/19 11:35:11     30s] 
[10/19 11:35:11     30s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1780.5M) ***
[10/19 11:35:11     30s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[10/19 11:35:11     30s] Total-nets :: 402, Stn-nets :: 0, ratio :: 0 %, Total-len 51069.1, Stn-len 0
[10/19 11:35:11     30s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1761.5M, EPOCH TIME: 1697708111.109384
[10/19 11:35:11     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:388).
[10/19 11:35:11     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:11     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:11     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:11     30s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:1708.5M, EPOCH TIME: 1697708111.112818
[10/19 11:35:11     30s] TotalInstCnt at PhyDesignMc Destruction: 388
[10/19 11:35:11     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.5
[10/19 11:35:11     30s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:30.9/0:00:32.4 (1.0), mem = 1708.5M
[10/19 11:35:11     30s] 
[10/19 11:35:11     30s] =============================================================================================
[10/19 11:35:11     30s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.35-s114_1
[10/19 11:35:11     30s] =============================================================================================
[10/19 11:35:11     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:11     30s] ---------------------------------------------------------------------------------------------
[10/19 11:35:11     30s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:11     30s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  83.0 % )     0:00:01.4 /  0:00:01.4    1.0
[10/19 11:35:11     30s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:11     30s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:11     30s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:11     30s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:01.4 /  0:00:01.4    1.0
[10/19 11:35:11     30s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:11     30s] [ TransformInit          ]      1   0:00:00.1  (   8.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:11     30s] [ MISC                   ]          0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:11     30s] ---------------------------------------------------------------------------------------------
[10/19 11:35:11     30s]  GlobalOpt #1 TOTAL                 0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[10/19 11:35:11     30s] ---------------------------------------------------------------------------------------------
[10/19 11:35:11     30s] 
[10/19 11:35:11     30s] End: GigaOpt Global Optimization
[10/19 11:35:11     30s] *** Timing Is met
[10/19 11:35:11     30s] *** Check timing (0:00:00.0)
[10/19 11:35:11     30s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:35:11     30s] Deleting Lib Analyzer.
[10/19 11:35:11     30s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[10/19 11:35:11     30s] Info: 1 clock net  excluded from IPO operation.
[10/19 11:35:11     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.9 mem=1708.5M
[10/19 11:35:11     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.9 mem=1708.5M
[10/19 11:35:11     30s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/19 11:35:11     30s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:11     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.9 mem=1765.7M
[10/19 11:35:11     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1765.7M, EPOCH TIME: 1697708111.129672
[10/19 11:35:11     30s] Processing tracks to init pin-track alignment.
[10/19 11:35:11     30s] z: 2, totalTracks: 1
[10/19 11:35:11     30s] z: 4, totalTracks: 1
[10/19 11:35:11     30s] #spOpts: N=250 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:11     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1765.7M, EPOCH TIME: 1697708111.131883
[10/19 11:35:11     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:11     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:11     30s] 
[10/19 11:35:11     30s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:11     30s] OPERPROF:     Starting CMU at level 3, MEM:1765.7M, EPOCH TIME: 1697708111.136460
[10/19 11:35:11     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1765.7M, EPOCH TIME: 1697708111.136688
[10/19 11:35:11     30s] 
[10/19 11:35:11     30s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:11     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1765.7M, EPOCH TIME: 1697708111.136787
[10/19 11:35:11     30s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1765.7M, EPOCH TIME: 1697708111.136824
[10/19 11:35:11     30s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1765.7M, EPOCH TIME: 1697708111.136872
[10/19 11:35:11     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1765.7MB).
[10/19 11:35:11     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1765.7M, EPOCH TIME: 1697708111.136991
[10/19 11:35:11     30s] TotalInstCnt at PhyDesignMc Initialization: 388
[10/19 11:35:11     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.9 mem=1765.7M
[10/19 11:35:11     30s] Begin: Area Reclaim Optimization
[10/19 11:35:11     30s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:30.9/0:00:32.5 (1.0), mem = 1765.7M
[10/19 11:35:11     30s] 
[10/19 11:35:11     30s] Creating Lib Analyzer ...
[10/19 11:35:11     30s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:11     30s] Total number of usable inverters from Lib Analyzer: 9 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX16 INL5VX16)
[10/19 11:35:11     30s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:11     30s] 
[10/19 11:35:12     32s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.2 mem=1767.7M
[10/19 11:35:12     32s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.2 mem=1767.7M
[10/19 11:35:12     32s] Creating Lib Analyzer, finished. 
[10/19 11:35:12     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.6
[10/19 11:35:12     32s] ### Creating RouteCongInterface, started
[10/19 11:35:12     32s] 
[10/19 11:35:12     32s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[10/19 11:35:12     32s] 
[10/19 11:35:12     32s] #optDebug: {0, 1.000}
[10/19 11:35:12     32s] ### Creating RouteCongInterface, finished
[10/19 11:35:12     32s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1767.7M, EPOCH TIME: 1697708112.580404
[10/19 11:35:12     32s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1767.7M, EPOCH TIME: 1697708112.580493
[10/19 11:35:12     32s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.33
[10/19 11:35:12     32s] +---------+---------+--------+--------+------------+--------+
[10/19 11:35:12     32s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/19 11:35:12     32s] +---------+---------+--------+--------+------------+--------+
[10/19 11:35:12     32s] |   78.33%|        -|   0.000|   0.000|   0:00:00.0| 1767.7M|
[10/19 11:35:12     32s] |   78.33%|        0|   0.000|   0.000|   0:00:00.0| 1768.7M|
[10/19 11:35:12     32s] #optDebug: <stH: 10.4000 MiSeL: 145.5200>
[10/19 11:35:12     32s] |   78.33%|        0|   0.000|   0.000|   0:00:00.0| 1768.7M|
[10/19 11:35:12     32s] |   78.33%|        0|   0.000|   0.000|   0:00:00.0| 1769.7M|
[10/19 11:35:12     32s] |   78.13%|        6|   0.000|   0.000|   0:00:00.0| 1794.3M|
[10/19 11:35:12     32s] |   78.13%|        0|   0.000|   0.000|   0:00:00.0| 1794.3M|
[10/19 11:35:12     32s] #optDebug: <stH: 10.4000 MiSeL: 145.5200>
[10/19 11:35:12     32s] |   78.13%|        0|   0.000|   0.000|   0:00:00.0| 1794.3M|
[10/19 11:35:12     32s] +---------+---------+--------+--------+------------+--------+
[10/19 11:35:12     32s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 78.13
[10/19 11:35:12     32s] 
[10/19 11:35:12     32s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 6 **
[10/19 11:35:12     32s] --------------------------------------------------------------
[10/19 11:35:12     32s] |                                   | Total     | Sequential |
[10/19 11:35:12     32s] --------------------------------------------------------------
[10/19 11:35:12     32s] | Num insts resized                 |       6  |       0    |
[10/19 11:35:12     32s] | Num insts undone                  |       0  |       0    |
[10/19 11:35:12     32s] | Num insts Downsized               |       6  |       0    |
[10/19 11:35:12     32s] | Num insts Samesized               |       0  |       0    |
[10/19 11:35:12     32s] | Num insts Upsized                 |       0  |       0    |
[10/19 11:35:12     32s] | Num multiple commits+uncommits    |       0  |       -    |
[10/19 11:35:12     32s] --------------------------------------------------------------
[10/19 11:35:12     32s] 
[10/19 11:35:12     32s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[10/19 11:35:12     32s] End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
[10/19 11:35:12     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.6
[10/19 11:35:12     32s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:32.5/0:00:34.1 (1.0), mem = 1794.3M
[10/19 11:35:12     32s] 
[10/19 11:35:12     32s] =============================================================================================
[10/19 11:35:12     32s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.35-s114_1
[10/19 11:35:12     32s] =============================================================================================
[10/19 11:35:12     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:12     32s] ---------------------------------------------------------------------------------------------
[10/19 11:35:12     32s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:12     32s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  82.7 % )     0:00:01.3 /  0:00:01.3    1.0
[10/19 11:35:12     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:12     32s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:12     32s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:12     32s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:12     32s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:35:12     32s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.8 % )     0:00:00.2 /  0:00:00.1    0.9
[10/19 11:35:12     32s] [ OptGetWeight           ]     54   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:12     32s] [ OptEval                ]     54   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.2
[10/19 11:35:12     32s] [ OptCommit              ]     54   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:12     32s] [ PostCommitDelayUpdate  ]     54   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:35:12     32s] [ IncrDelayCalc          ]      6   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:35:12     32s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:12     32s] [ MISC                   ]          0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.1
[10/19 11:35:12     32s] ---------------------------------------------------------------------------------------------
[10/19 11:35:12     32s]  AreaOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[10/19 11:35:12     32s] ---------------------------------------------------------------------------------------------
[10/19 11:35:12     32s] 
[10/19 11:35:12     32s] Executing incremental physical updates
[10/19 11:35:12     32s] Executing incremental physical updates
[10/19 11:35:12     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1775.2M, EPOCH TIME: 1697708112.757074
[10/19 11:35:12     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:388).
[10/19 11:35:12     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:12     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:12     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:12     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:1714.2M, EPOCH TIME: 1697708112.759422
[10/19 11:35:12     32s] TotalInstCnt at PhyDesignMc Destruction: 388
[10/19 11:35:12     32s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1714.23M, totSessionCpu=0:00:33).
[10/19 11:35:12     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1714.2M, EPOCH TIME: 1697708112.770825
[10/19 11:35:12     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:12     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:12     32s] 
[10/19 11:35:12     32s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:12     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1714.2M, EPOCH TIME: 1697708112.775481
[10/19 11:35:12     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:12     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:12     32s] **INFO: Flow update: Design is easy to close.
[10/19 11:35:12     32s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:32.5/0:00:34.1 (1.0), mem = 1714.2M
[10/19 11:35:12     32s] 
[10/19 11:35:12     32s] *** Start incrementalPlace ***
[10/19 11:35:12     32s] User Input Parameters:
[10/19 11:35:12     32s] - Congestion Driven    : On
[10/19 11:35:12     32s] - Timing Driven        : On
[10/19 11:35:12     32s] - Area-Violation Based : On
[10/19 11:35:12     32s] - Start Rollback Level : -5
[10/19 11:35:12     32s] - Legalized            : On
[10/19 11:35:12     32s] - Window Based         : Off
[10/19 11:35:12     32s] - eDen incr mode       : Off
[10/19 11:35:12     32s] - Small incr mode      : Off
[10/19 11:35:12     32s] 
[10/19 11:35:12     32s] no activity file in design. spp won't run.
[10/19 11:35:12     32s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/19 11:35:12     32s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/19 11:35:12     32s] No Views given, use default active views for adaptive view pruning
[10/19 11:35:12     32s] SKP will enable view:
[10/19 11:35:12     32s]   av_wc
[10/19 11:35:12     32s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1714.2M, EPOCH TIME: 1697708112.833946
[10/19 11:35:12     32s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1714.2M, EPOCH TIME: 1697708112.835691
[10/19 11:35:12     32s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1714.2M, EPOCH TIME: 1697708112.835776
[10/19 11:35:12     32s] Starting Early Global Route congestion estimation: mem = 1714.2M
[10/19 11:35:12     32s] (I)      ====================== Layers =======================
[10/19 11:35:12     32s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:12     32s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:12     32s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:12     32s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:12     32s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:12     32s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:12     32s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:12     32s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:12     32s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:12     32s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:12     32s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:12     32s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:12     32s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:12     32s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:12     32s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:12     32s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:12     32s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:12     32s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:12     32s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:12     32s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:12     32s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:12     32s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:12     32s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:12     32s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:12     32s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:12     32s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:12     32s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:12     32s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:12     32s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:12     32s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:12     32s] (I)      Started Import and model ( Curr Mem: 1714.23 MB )
[10/19 11:35:12     32s] (I)      Default pattern map key = top_default.
[10/19 11:35:12     32s] (I)      == Non-default Options ==
[10/19 11:35:12     32s] (I)      Maximum routing layer                              : 3
[10/19 11:35:12     32s] (I)      Minimum routing layer                              : 1
[10/19 11:35:12     32s] (I)      Number of threads                                  : 1
[10/19 11:35:12     32s] (I)      Use non-blocking free Dbs wires                    : false
[10/19 11:35:12     32s] (I)      Method to set GCell size                           : row
[10/19 11:35:12     32s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:12     32s] (I)      Use row-based GCell size
[10/19 11:35:12     32s] (I)      Use row-based GCell align
[10/19 11:35:12     32s] (I)      layer 0 area = 0
[10/19 11:35:12     32s] (I)      layer 1 area = 0
[10/19 11:35:12     32s] (I)      layer 2 area = 0
[10/19 11:35:12     32s] (I)      GCell unit size   : 10400
[10/19 11:35:12     32s] (I)      GCell multiplier  : 1
[10/19 11:35:12     32s] (I)      GCell row height  : 10400
[10/19 11:35:12     32s] (I)      Actual row height : 10400
[10/19 11:35:12     32s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:12     32s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:12     32s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:12     32s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:12     32s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:12     32s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:12     32s] (I)      ================ Default via ================
[10/19 11:35:12     32s] (I)      +---+------------------+--------------------+
[10/19 11:35:12     32s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:12     32s] (I)      +---+------------------+--------------------+
[10/19 11:35:12     32s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:12     32s] (I)      | 2 |    2  VIA2_C_via |   10  VIA2_CV1_via |
[10/19 11:35:12     32s] (I)      | 3 |    3  VIA3_C_via |   13  VIA3_CH2_via |
[10/19 11:35:12     32s] (I)      +---+------------------+--------------------+
[10/19 11:35:12     32s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:12     32s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:12     32s] [NR-eGR] Read 0 other shapes
[10/19 11:35:12     32s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:12     32s] [NR-eGR] #Instance Blockages : 18311
[10/19 11:35:12     32s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:12     32s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:12     32s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:12     32s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:12     32s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:12     32s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:12     32s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/19 11:35:12     32s] [NR-eGR] Read 402 nets ( ignored 0 )
[10/19 11:35:12     32s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:12     32s] (I)      Read Num Blocks=18678  Num Prerouted Wires=0  Num CS=0
[10/19 11:35:12     32s] (I)      Layer 0 (H) : #blockages 18446 : #preroutes 0
[10/19 11:35:12     32s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[10/19 11:35:12     32s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 0
[10/19 11:35:12     32s] (I)      Number of ignored nets                =      0
[10/19 11:35:12     32s] (I)      Number of connected nets              =      0
[10/19 11:35:12     32s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/19 11:35:12     32s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/19 11:35:12     32s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:12     32s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:12     32s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:12     32s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:12     32s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:12     32s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:12     32s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:12     32s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/19 11:35:12     32s] (I)      Ndr track 0 does not exist
[10/19 11:35:12     32s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:12     32s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:12     32s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:12     32s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:12     32s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:12     32s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:12     32s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:12     32s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:12     32s] (I)      Grid                :   103    10     3
[10/19 11:35:12     32s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:12     32s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:12     32s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:12     32s] (I)      Default wire width  :   500   600   600
[10/19 11:35:12     32s] (I)      Default wire space  :   450   500   500
[10/19 11:35:12     32s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:12     32s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:12     32s] (I)      First track coord   :   650   700   650
[10/19 11:35:12     32s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:12     32s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:12     32s] (I)      Num of masks        :     1     1     1
[10/19 11:35:12     32s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:12     32s] (I)      --------------------------------------------------------
[10/19 11:35:12     32s] 
[10/19 11:35:12     32s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:12     32s] [NR-eGR] Rule id: 0  Nets: 402
[10/19 11:35:12     32s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/19 11:35:12     32s] (I)                    Layer     1     2     3 
[10/19 11:35:12     32s] (I)                    Pitch  1300  1400  1300 
[10/19 11:35:12     32s] (I)             #Used tracks     1     1     1 
[10/19 11:35:12     32s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:12     32s] [NR-eGR] ========================================
[10/19 11:35:12     32s] [NR-eGR] 
[10/19 11:35:12     32s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:12     32s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:12     32s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:12     32s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:12     32s] (I)      |     1 |    8240 |     6079 |        73.77% |
[10/19 11:35:12     32s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:12     32s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:12     32s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:12     32s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1714.23 MB )
[10/19 11:35:12     32s] (I)      Reset routing kernel
[10/19 11:35:12     32s] (I)      Started Global Routing ( Curr Mem: 1714.23 MB )
[10/19 11:35:12     32s] (I)      totalPins=1614  totalGlobalPin=1411 (87.42%)
[10/19 11:35:12     32s] (I)      total 2D Cap : 16544 = (9434 H, 7110 V)
[10/19 11:35:12     32s] [NR-eGR] Layer group 1: route 402 net(s) in layer range [1, 3]
[10/19 11:35:12     32s] (I)      
[10/19 11:35:12     32s] (I)      ============  Phase 1a Route ============
[10/19 11:35:12     32s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/19 11:35:12     32s] (I)      Usage: 4582 = (3261 H, 1321 V) = (34.57% H, 18.58% V) = (3.391e+04um H, 1.374e+04um V)
[10/19 11:35:12     32s] (I)      
[10/19 11:35:12     32s] (I)      ============  Phase 1b Route ============
[10/19 11:35:12     32s] (I)      Usage: 4608 = (3266 H, 1342 V) = (34.62% H, 18.87% V) = (3.397e+04um H, 1.396e+04um V)
[10/19 11:35:12     32s] (I)      Overflow of layer group 1: 6.27% H + 0.19% V. EstWL: 4.792320e+04um
[10/19 11:35:12     32s] (I)      Congestion metric : 6.27%H 0.19%V, 6.46%HV
[10/19 11:35:12     32s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/19 11:35:12     32s] (I)      
[10/19 11:35:12     32s] (I)      ============  Phase 1c Route ============
[10/19 11:35:12     32s] (I)      Level2 Grid: 21 x 2
[10/19 11:35:12     32s] (I)      Usage: 4608 = (3266 H, 1342 V) = (34.62% H, 18.87% V) = (3.397e+04um H, 1.396e+04um V)
[10/19 11:35:12     32s] (I)      
[10/19 11:35:12     32s] (I)      ============  Phase 1d Route ============
[10/19 11:35:12     32s] (I)      Usage: 4686 = (3278 H, 1408 V) = (34.75% H, 19.80% V) = (3.409e+04um H, 1.464e+04um V)
[10/19 11:35:12     32s] (I)      
[10/19 11:35:12     32s] (I)      ============  Phase 1e Route ============
[10/19 11:35:12     32s] (I)      Usage: 4686 = (3278 H, 1408 V) = (34.75% H, 19.80% V) = (3.409e+04um H, 1.464e+04um V)
[10/19 11:35:12     32s] [NR-eGR] Early Global Route overflow of layer group 1: 2.18% H + 0.33% V. EstWL: 4.873440e+04um
[10/19 11:35:12     32s] (I)      
[10/19 11:35:12     32s] (I)      ============  Phase 1l Route ============
[10/19 11:35:12     32s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/19 11:35:12     32s] (I)      Layer  1:       2150        97         0        4952        3208    (60.69%) 
[10/19 11:35:12     32s] (I)      Layer  2:       6396      1765        25           0        6886    ( 0.00%) 
[10/19 11:35:12     32s] (I)      Layer  3:       7147      3081        98           0        8160    ( 0.00%) 
[10/19 11:35:12     32s] (I)      Total:         15693      4943       123        4952       18254    (21.34%) 
[10/19 11:35:12     32s] (I)      
[10/19 11:35:12     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:12     32s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/19 11:35:12     32s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/19 11:35:12     32s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[10/19 11:35:12     32s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:12     32s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:12     32s] [NR-eGR]    MET2 ( 2)        14( 1.51%)         2( 0.22%)         0( 0.00%)   ( 1.72%) 
[10/19 11:35:12     32s] [NR-eGR]    MET3 ( 3)        24( 2.35%)        12( 1.18%)         5( 0.49%)   ( 4.02%) 
[10/19 11:35:12     32s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:12     32s] [NR-eGR]        Total        38( 1.62%)        14( 0.60%)         5( 0.21%)   ( 2.43%) 
[10/19 11:35:12     32s] [NR-eGR] 
[10/19 11:35:12     32s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1714.23 MB )
[10/19 11:35:12     32s] (I)      total 2D Cap : 16579 = (9457 H, 7122 V)
[10/19 11:35:12     32s] [NR-eGR] Overflow after Early Global Route 0.78% H + 1.55% V
[10/19 11:35:12     32s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1714.2M
[10/19 11:35:12     32s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.047, MEM:1714.2M, EPOCH TIME: 1697708112.882291
[10/19 11:35:12     32s] OPERPROF: Starting HotSpotCal at level 1, MEM:1714.2M, EPOCH TIME: 1697708112.882330
[10/19 11:35:12     32s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:12     32s] [hotspot] |            |   max hotspot | total hotspot |
[10/19 11:35:12     32s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:12     32s] [hotspot] | normalized |          1.00 |          2.00 |
[10/19 11:35:12     32s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:12     32s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:12     32s] [hotspot] max/total 1.00/2.00, big hotspot (>10) total 0.00
[10/19 11:35:12     32s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[10/19 11:35:12     32s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:12     32s] [hotspot] | top |            hotspot bbox             | hotspot score |
[10/19 11:35:12     32s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:12     32s] [hotspot] |  1  |   292.00    41.60   333.60    83.20 |        1.00   |
[10/19 11:35:12     32s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:12     32s] [hotspot] |  2  |   375.20    41.60   416.80    83.20 |        1.00   |
[10/19 11:35:12     32s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:12     32s] Top 2 hotspots total area: 2.00
[10/19 11:35:12     32s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1714.2M, EPOCH TIME: 1697708112.882699
[10/19 11:35:12     32s] 
[10/19 11:35:12     32s] === incrementalPlace Internal Loop 1 ===
[10/19 11:35:12     32s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/19 11:35:12     32s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/19 11:35:12     32s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[10/19 11:35:12     32s] OPERPROF: Starting IPInitSPData at level 1, MEM:1714.2M, EPOCH TIME: 1697708112.883308
[10/19 11:35:12     32s] Processing tracks to init pin-track alignment.
[10/19 11:35:12     32s] z: 2, totalTracks: 1
[10/19 11:35:12     32s] z: 4, totalTracks: 1
[10/19 11:35:12     32s] #spOpts: N=250 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:12     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1714.2M, EPOCH TIME: 1697708112.885688
[10/19 11:35:12     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:12     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:12     32s] 
[10/19 11:35:12     32s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:12     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1714.2M, EPOCH TIME: 1697708112.890280
[10/19 11:35:12     32s] OPERPROF:   Starting post-place ADS at level 2, MEM:1714.2M, EPOCH TIME: 1697708112.890333
[10/19 11:35:12     32s] ADSU 0.781 -> 0.781. site 5944.000 -> 5944.000. GS 83.200
[10/19 11:35:12     32s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.001, MEM:1714.2M, EPOCH TIME: 1697708112.891194
[10/19 11:35:12     32s] OPERPROF:   Starting spMPad at level 2, MEM:1714.2M, EPOCH TIME: 1697708112.891414
[10/19 11:35:12     32s] OPERPROF:     Starting spContextMPad at level 3, MEM:1714.2M, EPOCH TIME: 1697708112.891477
[10/19 11:35:12     32s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1714.2M, EPOCH TIME: 1697708112.891511
[10/19 11:35:12     32s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1714.2M, EPOCH TIME: 1697708112.891652
[10/19 11:35:12     32s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1714.2M, EPOCH TIME: 1697708112.891798
[10/19 11:35:12     32s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:1714.2M, EPOCH TIME: 1697708112.891853
[10/19 11:35:12     32s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1714.2M, EPOCH TIME: 1697708112.891915
[10/19 11:35:12     32s] no activity file in design. spp won't run.
[10/19 11:35:12     32s] [spp] 0
[10/19 11:35:12     32s] [adp] 0:1:1:3
[10/19 11:35:12     32s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1714.2M, EPOCH TIME: 1697708112.892053
[10/19 11:35:12     32s] SP #FI/SF FL/PI 0/0 388/0
[10/19 11:35:12     32s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.009, MEM:1714.2M, EPOCH TIME: 1697708112.892139
[10/19 11:35:12     32s] PP off. flexM 0
[10/19 11:35:12     32s] OPERPROF: Starting CDPad at level 1, MEM:1714.2M, EPOCH TIME: 1697708112.892442
[10/19 11:35:12     32s] 3DP is on.
[10/19 11:35:12     32s] 3DP (1, 3) DPT Adjust 0. 0.954, 0.961, delta 0.000. WS budget 1000.0000. useSoftMinPad 1, softMinPadScale 0
[10/19 11:35:12     32s] CDPadU 1.039 -> 0.990. R=0.781, N=388, GS=10.400
[10/19 11:35:12     32s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.004, MEM:1714.2M, EPOCH TIME: 1697708112.896921
[10/19 11:35:12     32s] OPERPROF: Starting InitSKP at level 1, MEM:1714.2M, EPOCH TIME: 1697708112.896976
[10/19 11:35:12     32s] no activity file in design. spp won't run.
[10/19 11:35:12     32s] no activity file in design. spp won't run.
[10/19 11:35:12     32s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[10/19 11:35:12     32s] OPERPROF: Finished InitSKP at level 1, CPU:0.070, REAL:0.074, MEM:1714.2M, EPOCH TIME: 1697708112.971149
[10/19 11:35:12     32s] NP #FI/FS/SF FL/PI: 0/0/0 388/0
[10/19 11:35:12     32s] no activity file in design. spp won't run.
[10/19 11:35:12     32s] 
[10/19 11:35:12     32s] AB Est...
[10/19 11:35:12     32s] OPERPROF: Starting npPlace at level 1, MEM:1714.2M, EPOCH TIME: 1697708112.972680
[10/19 11:35:12     32s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.002, MEM:1715.6M, EPOCH TIME: 1697708112.974553
[10/19 11:35:12     32s] Iteration  4: Skipped, with CDP Off
[10/19 11:35:12     32s] OPERPROF: Starting npPlace at level 1, MEM:1715.6M, EPOCH TIME: 1697708112.976869
[10/19 11:35:12     32s] Starting Early Global Route supply map. mem = 1715.6M
[10/19 11:35:12     32s] (I)      ====================== Layers =======================
[10/19 11:35:12     32s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:12     32s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:12     32s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:12     32s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:12     32s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:12     32s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:12     32s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:12     32s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:12     32s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:12     32s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:12     32s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:12     32s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:12     32s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:12     32s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:12     32s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:12     32s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:12     32s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:12     32s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:12     32s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:12     32s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:12     32s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:12     32s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:12     32s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:12     32s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:12     32s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:12     32s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:12     32s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:12     32s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:12     32s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:12     32s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:12     32s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:12     32s] Finished Early Global Route supply map. mem = 1715.6M
[10/19 11:35:13     33s] Iteration  5: Total net bbox = 3.468e+04 (3.23e+04 2.41e+03)
[10/19 11:35:13     33s]               Est.  stn bbox = 4.222e+04 (3.94e+04 2.87e+03)
[10/19 11:35:13     33s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1687.1M
[10/19 11:35:13     33s] OPERPROF: Finished npPlace at level 1, CPU:0.290, REAL:0.293, MEM:1687.1M, EPOCH TIME: 1697708113.269783
[10/19 11:35:13     33s] no activity file in design. spp won't run.
[10/19 11:35:13     33s] NP #FI/FS/SF FL/PI: 0/0/0 388/0
[10/19 11:35:13     33s] no activity file in design. spp won't run.
[10/19 11:35:13     33s] OPERPROF: Starting npPlace at level 1, MEM:1687.1M, EPOCH TIME: 1697708113.273631
[10/19 11:35:14     34s] Iteration  6: Total net bbox = 4.053e+04 (3.41e+04 6.40e+03)
[10/19 11:35:14     34s]               Est.  stn bbox = 4.873e+04 (4.16e+04 7.16e+03)
[10/19 11:35:14     34s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1687.1M
[10/19 11:35:14     34s] OPERPROF: Finished npPlace at level 1, CPU:1.190, REAL:1.198, MEM:1687.1M, EPOCH TIME: 1697708114.471147
[10/19 11:35:14     34s] Legalizing MH Cells... 0 / 0 (level 4)
[10/19 11:35:14     34s] No instances found in the vector
[10/19 11:35:14     34s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1687.1M, DRC: 0)
[10/19 11:35:14     34s] 0 (out of 0) MH cells were successfully legalized.
[10/19 11:35:14     34s] no activity file in design. spp won't run.
[10/19 11:35:14     34s] NP #FI/FS/SF FL/PI: 0/0/0 388/0
[10/19 11:35:14     34s] no activity file in design. spp won't run.
[10/19 11:35:14     34s] OPERPROF: Starting npPlace at level 1, MEM:1687.1M, EPOCH TIME: 1697708114.475212
[10/19 11:35:16     35s] Iteration  7: Total net bbox = 4.338e+04 (3.56e+04 7.82e+03)
[10/19 11:35:16     35s]               Est.  stn bbox = 5.243e+04 (4.35e+04 8.92e+03)
[10/19 11:35:16     35s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1687.1M
[10/19 11:35:16     35s] OPERPROF: Finished npPlace at level 1, CPU:1.730, REAL:1.725, MEM:1687.1M, EPOCH TIME: 1697708116.200468
[10/19 11:35:16     35s] Legalizing MH Cells... 0 / 0 (level 5)
[10/19 11:35:16     35s] No instances found in the vector
[10/19 11:35:16     35s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1687.1M, DRC: 0)
[10/19 11:35:16     35s] 0 (out of 0) MH cells were successfully legalized.
[10/19 11:35:16     35s] no activity file in design. spp won't run.
[10/19 11:35:16     35s] NP #FI/FS/SF FL/PI: 0/0/0 388/0
[10/19 11:35:16     35s] no activity file in design. spp won't run.
[10/19 11:35:16     35s] OPERPROF: Starting npPlace at level 1, MEM:1687.1M, EPOCH TIME: 1697708116.204905
[10/19 11:35:17     37s] Iteration  8: Total net bbox = 4.511e+04 (3.57e+04 9.45e+03)
[10/19 11:35:17     37s]               Est.  stn bbox = 5.413e+04 (4.35e+04 1.07e+04)
[10/19 11:35:17     37s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 1687.1M
[10/19 11:35:17     37s] OPERPROF: Finished npPlace at level 1, CPU:1.500, REAL:1.487, MEM:1687.1M, EPOCH TIME: 1697708117.691882
[10/19 11:35:17     37s] Legalizing MH Cells... 0 / 0 (level 6)
[10/19 11:35:17     37s] No instances found in the vector
[10/19 11:35:17     37s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1687.1M, DRC: 0)
[10/19 11:35:17     37s] 0 (out of 0) MH cells were successfully legalized.
[10/19 11:35:17     37s] no activity file in design. spp won't run.
[10/19 11:35:17     37s] NP #FI/FS/SF FL/PI: 0/0/0 388/0
[10/19 11:35:17     37s] no activity file in design. spp won't run.
[10/19 11:35:17     37s] OPERPROF: Starting npPlace at level 1, MEM:1687.1M, EPOCH TIME: 1697708117.696310
[10/19 11:35:17     37s] GP RA stats: MHOnly 0 nrInst 388 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[10/19 11:35:18     37s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1687.1M, EPOCH TIME: 1697708118.091613
[10/19 11:35:18     37s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1687.1M, EPOCH TIME: 1697708118.091694
[10/19 11:35:18     37s] Iteration  9: Total net bbox = 3.893e+04 (2.93e+04 9.58e+03)
[10/19 11:35:18     37s]               Est.  stn bbox = 4.709e+04 (3.63e+04 1.08e+04)
[10/19 11:35:18     37s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1687.1M
[10/19 11:35:18     37s] OPERPROF: Finished npPlace at level 1, CPU:0.400, REAL:0.396, MEM:1687.1M, EPOCH TIME: 1697708118.092043
[10/19 11:35:18     37s] Legalizing MH Cells... 0 / 0 (level 7)
[10/19 11:35:18     37s] No instances found in the vector
[10/19 11:35:18     37s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1687.1M, DRC: 0)
[10/19 11:35:18     37s] 0 (out of 0) MH cells were successfully legalized.
[10/19 11:35:18     37s] Move report: Timing Driven Placement moves 388 insts, mean move: 72.74 um, max move: 245.16 um 
[10/19 11:35:18     37s] 	Max move on inst (mux_inst/g2754__1705): (1020.60, 62.40) --> (827.44, 10.40)
[10/19 11:35:18     37s] no activity file in design. spp won't run.
[10/19 11:35:18     37s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1687.1M, EPOCH TIME: 1697708118.094279
[10/19 11:35:18     37s] Saved padding area to DB
[10/19 11:35:18     37s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1687.1M, EPOCH TIME: 1697708118.094446
[10/19 11:35:18     37s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1687.1M, EPOCH TIME: 1697708118.094531
[10/19 11:35:18     37s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1687.1M, EPOCH TIME: 1697708118.094630
[10/19 11:35:18     37s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/19 11:35:18     37s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:1687.1M, EPOCH TIME: 1697708118.094854
[10/19 11:35:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1687.1M, EPOCH TIME: 1697708118.095810
[10/19 11:35:18     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1687.1M, EPOCH TIME: 1697708118.096046
[10/19 11:35:18     37s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.003, MEM:1687.1M, EPOCH TIME: 1697708118.097048
[10/19 11:35:18     37s] 
[10/19 11:35:18     37s] Finished Incremental Placement (cpu=0:00:05.2, real=0:00:06.0, mem=1687.1M)
[10/19 11:35:18     37s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/19 11:35:18     37s] Type 'man IMPSP-9025' for more detail.
[10/19 11:35:18     37s] CongRepair sets shifter mode to gplace
[10/19 11:35:18     37s] TDRefine: refinePlace mode is spiral
[10/19 11:35:18     37s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1687.1M, EPOCH TIME: 1697708118.098463
[10/19 11:35:18     37s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1687.1M, EPOCH TIME: 1697708118.098524
[10/19 11:35:18     37s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1687.1M, EPOCH TIME: 1697708118.098590
[10/19 11:35:18     37s] Processing tracks to init pin-track alignment.
[10/19 11:35:18     37s] z: 2, totalTracks: 1
[10/19 11:35:18     37s] z: 4, totalTracks: 1
[10/19 11:35:18     37s] #spOpts: N=250 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:18     37s] All LLGs are deleted
[10/19 11:35:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     37s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1687.1M, EPOCH TIME: 1697708118.101374
[10/19 11:35:18     37s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1687.1M, EPOCH TIME: 1697708118.101586
[10/19 11:35:18     37s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1687.1M, EPOCH TIME: 1697708118.101709
[10/19 11:35:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     37s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1687.1M, EPOCH TIME: 1697708118.101842
[10/19 11:35:18     37s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:18     37s] Core basic site is core_l_5v
[10/19 11:35:18     37s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1687.1M, EPOCH TIME: 1697708118.106066
[10/19 11:35:18     37s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:18     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:18     37s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:1687.1M, EPOCH TIME: 1697708118.106238
[10/19 11:35:18     37s] Fast DP-INIT is on for default
[10/19 11:35:18     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:18     37s] Atter site array init, number of instance map data is 0.
[10/19 11:35:18     37s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.005, MEM:1687.1M, EPOCH TIME: 1697708118.107071
[10/19 11:35:18     37s] 
[10/19 11:35:18     37s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:18     37s] OPERPROF:         Starting CMU at level 5, MEM:1687.1M, EPOCH TIME: 1697708118.107210
[10/19 11:35:18     37s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1687.1M, EPOCH TIME: 1697708118.107413
[10/19 11:35:18     37s] 
[10/19 11:35:18     37s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:18     37s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.006, MEM:1687.1M, EPOCH TIME: 1697708118.107503
[10/19 11:35:18     37s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1687.1M, EPOCH TIME: 1697708118.107540
[10/19 11:35:18     37s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1687.1M, EPOCH TIME: 1697708118.107581
[10/19 11:35:18     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1687.1MB).
[10/19 11:35:18     37s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.009, MEM:1687.1M, EPOCH TIME: 1697708118.107703
[10/19 11:35:18     37s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.009, MEM:1687.1M, EPOCH TIME: 1697708118.107737
[10/19 11:35:18     37s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.2
[10/19 11:35:18     37s] OPERPROF:   Starting RefinePlace at level 2, MEM:1687.1M, EPOCH TIME: 1697708118.107786
[10/19 11:35:18     37s] *** Starting refinePlace (0:00:37.9 mem=1687.1M) ***
[10/19 11:35:18     37s] Total net bbox length = 4.092e+04 (3.117e+04 9.753e+03) (ext = 6.401e+03)
[10/19 11:35:18     37s] 
[10/19 11:35:18     37s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:18     37s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:18     37s] (I)      Default pattern map key = top_default.
[10/19 11:35:18     37s] (I)      Default pattern map key = top_default.
[10/19 11:35:18     37s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1687.1M, EPOCH TIME: 1697708118.108946
[10/19 11:35:18     37s] Starting refinePlace ...
[10/19 11:35:18     37s] (I)      Default pattern map key = top_default.
[10/19 11:35:18     37s] (I)      Default pattern map key = top_default.
[10/19 11:35:18     37s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:1687.1M, EPOCH TIME: 1697708118.110174
[10/19 11:35:18     37s] DDP initSite1 nrRow 8 nrJob 8
[10/19 11:35:18     37s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:1687.1M, EPOCH TIME: 1697708118.110228
[10/19 11:35:18     37s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:1687.1M, EPOCH TIME: 1697708118.110270
[10/19 11:35:18     37s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:1687.1M, EPOCH TIME: 1697708118.110305
[10/19 11:35:18     37s] DDP markSite nrRow 8 nrJob 8
[10/19 11:35:18     37s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:1687.1M, EPOCH TIME: 1697708118.110353
[10/19 11:35:18     37s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:1687.1M, EPOCH TIME: 1697708118.110387
[10/19 11:35:18     37s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/19 11:35:18     37s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:1687.1M, EPOCH TIME: 1697708118.110936
[10/19 11:35:18     37s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:1687.1M, EPOCH TIME: 1697708118.110974
[10/19 11:35:18     37s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:1687.1M, EPOCH TIME: 1697708118.111081
[10/19 11:35:18     37s] ** Cut row section cpu time 0:00:00.0.
[10/19 11:35:18     37s]  ** Cut row section real time 0:00:00.0.
[10/19 11:35:18     37s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:1687.1M, EPOCH TIME: 1697708118.111124
[10/19 11:35:18     37s]   Spread Effort: high, pre-route mode, useDDP on.
[10/19 11:35:18     37s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1687.1MB) @(0:00:37.9 - 0:00:37.9).
[10/19 11:35:18     37s] Move report: preRPlace moves 388 insts, mean move: 4.01 um, max move: 22.21 um 
[10/19 11:35:18     37s] 	Max move on inst (I2/g4868__9945): (457.20, 52.01) --> (469.00, 41.60)
[10/19 11:35:18     37s] 	Length: 7 sites, height: 1 rows, site name: core_l_5v, cell type: MU2L5VX1
[10/19 11:35:18     37s] wireLenOptFixPriorityInst 0 inst fixed
[10/19 11:35:18     37s] Placement tweakage begins.
[10/19 11:35:18     37s] wire length = 5.030e+04
[10/19 11:35:18     37s] wire length = 4.804e+04
[10/19 11:35:18     37s] Placement tweakage ends.
[10/19 11:35:18     37s] Move report: tweak moves 142 insts, mean move: 17.22 um, max move: 53.20 um 
[10/19 11:35:18     37s] 	Max move on inst (I2/FE_OFC55_o_register_3): (23.80, 52.00) --> (77.00, 52.00)
[10/19 11:35:18     37s] 
[10/19 11:35:18     37s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/19 11:35:18     37s] Move report: legalization moves 143 insts, mean move: 13.93 um, max move: 110.40 um spiral
[10/19 11:35:18     37s] 	Max move on inst (i_register_sync2_reg[5]): (634.20, 72.80) --> (723.80, 52.00)
[10/19 11:35:18     37s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:18     37s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:18     37s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1690.2MB) @(0:00:37.9 - 0:00:37.9).
[10/19 11:35:18     37s] Move report: Detail placement moves 388 insts, mean move: 12.81 um, max move: 110.85 um 
[10/19 11:35:18     37s] 	Max move on inst (i_register_sync2_reg[5]): (633.73, 72.78) --> (723.80, 52.00)
[10/19 11:35:18     37s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1690.2MB
[10/19 11:35:18     37s] Statistics of distance of Instance movement in refine placement:
[10/19 11:35:18     37s]   maximum (X+Y) =       110.85 um
[10/19 11:35:18     37s]   inst (i_register_sync2_reg[5]) with max move: (633.731, 72.783) -> (723.8, 52)
[10/19 11:35:18     37s]   mean    (X+Y) =        12.81 um
[10/19 11:35:18     37s] Summary Report:
[10/19 11:35:18     37s] Instances move: 388 (out of 388 movable)
[10/19 11:35:18     37s] Instances flipped: 0
[10/19 11:35:18     37s] Mean displacement: 12.81 um
[10/19 11:35:18     37s] Max displacement: 110.85 um (Instance: i_register_sync2_reg[5]) (633.731, 72.783) -> (723.8, 52)
[10/19 11:35:18     37s] 	Length: 19 sites, height: 1 rows, site name: core_l_5v, cell type: DFRRQL5VX1
[10/19 11:35:18     37s] Total instances moved : 388
[10/19 11:35:18     37s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.049, MEM:1690.2M, EPOCH TIME: 1697708118.157525
[10/19 11:35:18     37s] Total net bbox length = 4.259e+04 (3.120e+04 1.139e+04) (ext = 6.549e+03)
[10/19 11:35:18     37s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1690.2MB
[10/19 11:35:18     37s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1690.2MB) @(0:00:37.9 - 0:00:37.9).
[10/19 11:35:18     37s] *** Finished refinePlace (0:00:37.9 mem=1690.2M) ***
[10/19 11:35:18     37s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.2
[10/19 11:35:18     37s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.050, REAL:0.050, MEM:1690.2M, EPOCH TIME: 1697708118.157909
[10/19 11:35:18     37s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1690.2M, EPOCH TIME: 1697708118.157953
[10/19 11:35:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:388).
[10/19 11:35:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     37s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:1687.2M, EPOCH TIME: 1697708118.161550
[10/19 11:35:18     37s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.060, REAL:0.063, MEM:1687.2M, EPOCH TIME: 1697708118.161616
[10/19 11:35:18     37s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/19 11:35:18     37s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/19 11:35:18     37s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1687.2M, EPOCH TIME: 1697708118.162332
[10/19 11:35:18     37s] Starting Early Global Route congestion estimation: mem = 1687.2M
[10/19 11:35:18     37s] (I)      ====================== Layers =======================
[10/19 11:35:18     37s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:18     37s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:18     37s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:18     37s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:18     37s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:18     37s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:18     37s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:18     37s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:18     37s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:18     37s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:18     37s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:18     37s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:18     37s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:18     37s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:18     37s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:18     37s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:18     37s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:18     37s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:18     37s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:18     37s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:18     37s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:18     37s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:18     37s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:18     37s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:18     37s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:18     37s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:18     37s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:18     37s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:18     37s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:18     37s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:18     37s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:18     37s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:18     37s] (I)      Started Import and model ( Curr Mem: 1687.19 MB )
[10/19 11:35:18     37s] (I)      Default pattern map key = top_default.
[10/19 11:35:18     37s] (I)      == Non-default Options ==
[10/19 11:35:18     37s] (I)      Maximum routing layer                              : 3
[10/19 11:35:18     37s] (I)      Minimum routing layer                              : 1
[10/19 11:35:18     37s] (I)      Number of threads                                  : 1
[10/19 11:35:18     37s] (I)      Use non-blocking free Dbs wires                    : false
[10/19 11:35:18     37s] (I)      Method to set GCell size                           : row
[10/19 11:35:18     37s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:18     37s] (I)      Use row-based GCell size
[10/19 11:35:18     37s] (I)      Use row-based GCell align
[10/19 11:35:18     37s] (I)      layer 0 area = 0
[10/19 11:35:18     37s] (I)      layer 1 area = 0
[10/19 11:35:18     37s] (I)      layer 2 area = 0
[10/19 11:35:18     37s] (I)      GCell unit size   : 10400
[10/19 11:35:18     37s] (I)      GCell multiplier  : 1
[10/19 11:35:18     37s] (I)      GCell row height  : 10400
[10/19 11:35:18     37s] (I)      Actual row height : 10400
[10/19 11:35:18     37s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:18     37s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:18     37s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:18     37s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:18     37s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:18     37s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:18     37s] (I)      ================ Default via ================
[10/19 11:35:18     37s] (I)      +---+------------------+--------------------+
[10/19 11:35:18     37s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:18     37s] (I)      +---+------------------+--------------------+
[10/19 11:35:18     37s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:18     37s] (I)      | 2 |    2  VIA2_C_via |   10  VIA2_CV1_via |
[10/19 11:35:18     37s] (I)      | 3 |    3  VIA3_C_via |   13  VIA3_CH2_via |
[10/19 11:35:18     37s] (I)      +---+------------------+--------------------+
[10/19 11:35:18     37s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:18     37s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:18     37s] [NR-eGR] Read 0 other shapes
[10/19 11:35:18     37s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:18     37s] [NR-eGR] #Instance Blockages : 18311
[10/19 11:35:18     37s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:18     37s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:18     37s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:18     37s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:18     37s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:18     37s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:18     37s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/19 11:35:18     37s] [NR-eGR] Read 402 nets ( ignored 0 )
[10/19 11:35:18     37s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:18     37s] (I)      Read Num Blocks=18678  Num Prerouted Wires=0  Num CS=0
[10/19 11:35:18     37s] (I)      Layer 0 (H) : #blockages 18446 : #preroutes 0
[10/19 11:35:18     37s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[10/19 11:35:18     37s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 0
[10/19 11:35:18     37s] (I)      Number of ignored nets                =      0
[10/19 11:35:18     37s] (I)      Number of connected nets              =      0
[10/19 11:35:18     37s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/19 11:35:18     37s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/19 11:35:18     37s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:18     37s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:18     37s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:18     37s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:18     37s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:18     37s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:18     37s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:18     37s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/19 11:35:18     37s] (I)      Ndr track 0 does not exist
[10/19 11:35:18     37s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:18     37s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:18     37s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:18     37s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:18     37s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:18     37s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:18     37s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:18     37s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:18     37s] (I)      Grid                :   103    10     3
[10/19 11:35:18     37s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:18     37s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:18     37s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:18     37s] (I)      Default wire width  :   500   600   600
[10/19 11:35:18     37s] (I)      Default wire space  :   450   500   500
[10/19 11:35:18     37s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:18     37s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:18     37s] (I)      First track coord   :   650   700   650
[10/19 11:35:18     37s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:18     37s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:18     37s] (I)      Num of masks        :     1     1     1
[10/19 11:35:18     37s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:18     37s] (I)      --------------------------------------------------------
[10/19 11:35:18     37s] 
[10/19 11:35:18     37s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:18     37s] [NR-eGR] Rule id: 0  Nets: 402
[10/19 11:35:18     37s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/19 11:35:18     37s] (I)                    Layer     1     2     3 
[10/19 11:35:18     37s] (I)                    Pitch  1300  1400  1300 
[10/19 11:35:18     37s] (I)             #Used tracks     1     1     1 
[10/19 11:35:18     37s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:18     37s] [NR-eGR] ========================================
[10/19 11:35:18     37s] [NR-eGR] 
[10/19 11:35:18     37s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:18     37s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:18     37s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:18     37s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:18     37s] (I)      |     1 |    8240 |     6379 |        77.42% |
[10/19 11:35:18     37s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:18     37s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:18     37s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:18     37s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1687.19 MB )
[10/19 11:35:18     37s] (I)      Reset routing kernel
[10/19 11:35:18     37s] (I)      Started Global Routing ( Curr Mem: 1687.19 MB )
[10/19 11:35:18     37s] (I)      totalPins=1614  totalGlobalPin=1572 (97.40%)
[10/19 11:35:18     37s] (I)      total 2D Cap : 16227 = (9117 H, 7110 V)
[10/19 11:35:18     37s] [NR-eGR] Layer group 1: route 402 net(s) in layer range [1, 3]
[10/19 11:35:18     37s] (I)      
[10/19 11:35:18     37s] (I)      ============  Phase 1a Route ============
[10/19 11:35:18     37s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/19 11:35:18     37s] (I)      Usage: 4604 = (3142 H, 1462 V) = (34.46% H, 20.56% V) = (3.268e+04um H, 1.520e+04um V)
[10/19 11:35:18     37s] (I)      
[10/19 11:35:18     37s] (I)      ============  Phase 1b Route ============
[10/19 11:35:18     37s] (I)      Usage: 4609 = (3142 H, 1467 V) = (34.46% H, 20.63% V) = (3.268e+04um H, 1.526e+04um V)
[10/19 11:35:18     37s] (I)      Overflow of layer group 1: 1.41% H + 0.10% V. EstWL: 4.793360e+04um
[10/19 11:35:18     37s] (I)      Congestion metric : 1.41%H 0.10%V, 1.51%HV
[10/19 11:35:18     37s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/19 11:35:18     37s] (I)      
[10/19 11:35:18     37s] (I)      ============  Phase 1c Route ============
[10/19 11:35:18     37s] (I)      Level2 Grid: 21 x 2
[10/19 11:35:18     37s] (I)      Usage: 4609 = (3142 H, 1467 V) = (34.46% H, 20.63% V) = (3.268e+04um H, 1.526e+04um V)
[10/19 11:35:18     37s] (I)      
[10/19 11:35:18     37s] (I)      ============  Phase 1d Route ============
[10/19 11:35:18     37s] (I)      Usage: 4658 = (3142 H, 1516 V) = (34.46% H, 21.32% V) = (3.268e+04um H, 1.577e+04um V)
[10/19 11:35:18     37s] (I)      
[10/19 11:35:18     37s] (I)      ============  Phase 1e Route ============
[10/19 11:35:18     37s] (I)      Usage: 4658 = (3142 H, 1516 V) = (34.46% H, 21.32% V) = (3.268e+04um H, 1.577e+04um V)
[10/19 11:35:18     37s] [NR-eGR] Early Global Route overflow of layer group 1: 0.29% H + 0.10% V. EstWL: 4.844320e+04um
[10/19 11:35:18     37s] (I)      
[10/19 11:35:18     37s] (I)      ============  Phase 1l Route ============
[10/19 11:35:18     37s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/19 11:35:18     37s] (I)      Layer  1:       1822        29         0        5712        2448    (70.00%) 
[10/19 11:35:18     37s] (I)      Layer  2:       6396      1941         6           0        6886    ( 0.00%) 
[10/19 11:35:18     37s] (I)      Layer  3:       7147      3012        24           0        8160    ( 0.00%) 
[10/19 11:35:18     37s] (I)      Total:         15365      4982        30        5712       17494    (24.61%) 
[10/19 11:35:18     37s] (I)      
[10/19 11:35:18     37s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:18     37s] [NR-eGR]                        OverCon            
[10/19 11:35:18     37s] [NR-eGR]                         #Gcell     %Gcell
[10/19 11:35:18     37s] [NR-eGR]        Layer             (1-2)    OverCon
[10/19 11:35:18     37s] [NR-eGR] ----------------------------------------------
[10/19 11:35:18     37s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:18     37s] [NR-eGR]    MET2 ( 2)         4( 0.43%)   ( 0.43%) 
[10/19 11:35:18     37s] [NR-eGR]    MET3 ( 3)        20( 1.96%)   ( 1.96%) 
[10/19 11:35:18     37s] [NR-eGR] ----------------------------------------------
[10/19 11:35:18     37s] [NR-eGR]        Total        24( 1.06%)   ( 1.06%) 
[10/19 11:35:18     37s] [NR-eGR] 
[10/19 11:35:18     37s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1687.19 MB )
[10/19 11:35:18     37s] (I)      total 2D Cap : 16252 = (9130 H, 7122 V)
[10/19 11:35:18     37s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.39% V
[10/19 11:35:18     37s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1687.2M
[10/19 11:35:18     37s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.036, MEM:1687.2M, EPOCH TIME: 1697708118.198431
[10/19 11:35:18     37s] OPERPROF: Starting HotSpotCal at level 1, MEM:1687.2M, EPOCH TIME: 1697708118.198472
[10/19 11:35:18     37s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:18     37s] [hotspot] |            |   max hotspot | total hotspot |
[10/19 11:35:18     37s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:18     37s] [hotspot] | normalized |          0.00 |          0.00 |
[10/19 11:35:18     37s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:18     37s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:18     37s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/19 11:35:18     37s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1687.2M, EPOCH TIME: 1697708118.198720
[10/19 11:35:18     37s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1687.2M, EPOCH TIME: 1697708118.198808
[10/19 11:35:18     37s] Starting Early Global Route wiring: mem = 1687.2M
[10/19 11:35:18     37s] (I)      ============= Track Assignment ============
[10/19 11:35:18     37s] (I)      Started Track Assignment (1T) ( Curr Mem: 1687.19 MB )
[10/19 11:35:18     37s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[10/19 11:35:18     37s] (I)      Run Multi-thread track assignment
[10/19 11:35:18     37s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1687.19 MB )
[10/19 11:35:18     37s] (I)      Started Export ( Curr Mem: 1687.19 MB )
[10/19 11:35:18     37s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:18     37s] [NR-eGR] --------------------------------
[10/19 11:35:18     37s] [NR-eGR]  MET1  (1H)          2789  1659 
[10/19 11:35:18     37s] [NR-eGR]  MET2  (2V)         17451  1583 
[10/19 11:35:18     37s] [NR-eGR]  MET3  (3H)         31302     0 
[10/19 11:35:18     37s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:18     37s] [NR-eGR] --------------------------------
[10/19 11:35:18     37s] [NR-eGR]        Total        51543  3242 
[10/19 11:35:18     37s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:18     37s] [NR-eGR] Total half perimeter of net bounding box: 42594um
[10/19 11:35:18     37s] [NR-eGR] Total length: 51543um, number of vias: 3242
[10/19 11:35:18     37s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:18     37s] [NR-eGR] Total eGR-routed clock nets wire length: 3142um, number of vias: 319
[10/19 11:35:18     37s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:18     37s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1687.19 MB )
[10/19 11:35:18     37s] Early Global Route wiring runtime: 0.02 seconds, mem = 1687.2M
[10/19 11:35:18     37s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.023, MEM:1687.2M, EPOCH TIME: 1697708118.221784
[10/19 11:35:18     37s] 0 delay mode for cte disabled.
[10/19 11:35:18     37s] SKP cleared!
[10/19 11:35:18     37s] 
[10/19 11:35:18     37s] *** Finished incrementalPlace (cpu=0:00:05.4, real=0:00:06.0)***
[10/19 11:35:18     37s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1687.2M, EPOCH TIME: 1697708118.236929
[10/19 11:35:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     37s] All LLGs are deleted
[10/19 11:35:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1687.2M, EPOCH TIME: 1697708118.237048
[10/19 11:35:18     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1687.2M, EPOCH TIME: 1697708118.237101
[10/19 11:35:18     37s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1687.2M, EPOCH TIME: 1697708118.237759
[10/19 11:35:18     37s] Start to check current routing status for nets...
[10/19 11:35:18     37s] All nets are already routed correctly.
[10/19 11:35:18     37s] End to check current routing status for nets (mem=1687.2M)
[10/19 11:35:18     38s] Extraction called for design 'top' of instances=388 and nets=524 using extraction engine 'preRoute' .
[10/19 11:35:18     38s] PreRoute RC Extraction called for design top.
[10/19 11:35:18     38s] RC Extraction called in multi-corner(2) mode.
[10/19 11:35:18     38s] RCMode: PreRoute
[10/19 11:35:18     38s]       RC Corner Indexes            0       1   
[10/19 11:35:18     38s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/19 11:35:18     38s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:18     38s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:18     38s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:18     38s] Shrink Factor                : 1.00000
[10/19 11:35:18     38s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/19 11:35:18     38s] Using capacitance table file ...
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] Trim Metal Layers:
[10/19 11:35:18     38s] LayerId::1 widthSet size::4
[10/19 11:35:18     38s] LayerId::2 widthSet size::4
[10/19 11:35:18     38s] LayerId::3 widthSet size::4
[10/19 11:35:18     38s] LayerId::4 widthSet size::3
[10/19 11:35:18     38s] Updating RC grid for preRoute extraction ...
[10/19 11:35:18     38s] eee: pegSigSF::1.070000
[10/19 11:35:18     38s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:18     38s] Initializing multi-corner resistance tables ...
[10/19 11:35:18     38s] eee: l::1 avDens::0.133492 usedTrk::117.473077 availTrk::880.000000 sigTrk::117.473077
[10/19 11:35:18     38s] eee: l::2 avDens::0.231920 usedTrk::189.511540 availTrk::817.142857 sigTrk::189.511540
[10/19 11:35:18     38s] eee: l::3 avDens::0.387792 usedTrk::341.256728 availTrk::880.000000 sigTrk::341.256728
[10/19 11:35:18     38s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:18     38s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.464968 uaWl=0.000000 uaWlH=0.000000 aWlH=0.607303 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.292500 wHLS=3.053153 siPrev=0 viaL=0.000000
[10/19 11:35:18     38s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1687.188M)
[10/19 11:35:18     38s] Compute RC Scale Done ...
[10/19 11:35:18     38s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1324.5M, totSessionCpu=0:00:38 **
[10/19 11:35:18     38s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:35:18     38s] #################################################################################
[10/19 11:35:18     38s] # Design Stage: PreRoute
[10/19 11:35:18     38s] # Design Name: top
[10/19 11:35:18     38s] # Design Mode: 250nm
[10/19 11:35:18     38s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:35:18     38s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:35:18     38s] # Signoff Settings: SI Off 
[10/19 11:35:18     38s] #################################################################################
[10/19 11:35:18     38s] Calculate delays in BcWc mode...
[10/19 11:35:18     38s] Topological Sorting (REAL = 0:00:00.0, MEM = 1698.8M, InitMEM = 1698.8M)
[10/19 11:35:18     38s] Start delay calculation (fullDC) (1 T). (MEM=1698.83)
[10/19 11:35:18     38s] End AAE Lib Interpolated Model. (MEM=1698.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:18     38s] Total number of fetched objects 402
[10/19 11:35:18     38s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:18     38s] End delay calculation. (MEM=1720.79 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:18     38s] End delay calculation (fullDC). (MEM=1720.79 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:18     38s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1720.8M) ***
[10/19 11:35:18     38s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:00:38.3/0:00:39.9 (1.0), mem = 1720.8M
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] =============================================================================================
[10/19 11:35:18     38s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.35-s114_1
[10/19 11:35:18     38s] =============================================================================================
[10/19 11:35:18     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:18     38s] ---------------------------------------------------------------------------------------------
[10/19 11:35:18     38s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:18     38s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:35:18     38s] [ TimingUpdate           ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.3
[10/19 11:35:18     38s] [ FullDelayCalc          ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:35:18     38s] [ MISC                   ]          0:00:05.5  (  96.1 % )     0:00:05.5 /  0:00:05.5    1.0
[10/19 11:35:18     38s] ---------------------------------------------------------------------------------------------
[10/19 11:35:18     38s]  IncrReplace #1 TOTAL               0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:05.8    1.0
[10/19 11:35:18     38s] ---------------------------------------------------------------------------------------------
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] *** Timing Is met
[10/19 11:35:18     38s] *** Check timing (0:00:00.0)
[10/19 11:35:18     38s] *** Timing Is met
[10/19 11:35:18     38s] *** Check timing (0:00:00.0)
[10/19 11:35:18     38s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[10/19 11:35:18     38s] Info: 1 clock net  excluded from IPO operation.
[10/19 11:35:18     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.4 mem=1736.8M
[10/19 11:35:18     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.4 mem=1736.8M
[10/19 11:35:18     38s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:18     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.4 mem=1755.9M
[10/19 11:35:18     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:1755.9M, EPOCH TIME: 1697708118.597439
[10/19 11:35:18     38s] Processing tracks to init pin-track alignment.
[10/19 11:35:18     38s] z: 2, totalTracks: 1
[10/19 11:35:18     38s] z: 4, totalTracks: 1
[10/19 11:35:18     38s] #spOpts: N=250 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:18     38s] All LLGs are deleted
[10/19 11:35:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1755.9M, EPOCH TIME: 1697708118.600270
[10/19 11:35:18     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1755.9M, EPOCH TIME: 1697708118.600567
[10/19 11:35:18     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1755.9M, EPOCH TIME: 1697708118.600699
[10/19 11:35:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1755.9M, EPOCH TIME: 1697708118.600842
[10/19 11:35:18     38s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:18     38s] Core basic site is core_l_5v
[10/19 11:35:18     38s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1755.9M, EPOCH TIME: 1697708118.605455
[10/19 11:35:18     38s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:18     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:18     38s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1755.9M, EPOCH TIME: 1697708118.605640
[10/19 11:35:18     38s] Fast DP-INIT is on for default
[10/19 11:35:18     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:18     38s] Atter site array init, number of instance map data is 0.
[10/19 11:35:18     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1755.9M, EPOCH TIME: 1697708118.606491
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:18     38s] OPERPROF:     Starting CMU at level 3, MEM:1755.9M, EPOCH TIME: 1697708118.606652
[10/19 11:35:18     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1755.9M, EPOCH TIME: 1697708118.606875
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:18     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1755.9M, EPOCH TIME: 1697708118.606968
[10/19 11:35:18     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1755.9M, EPOCH TIME: 1697708118.607005
[10/19 11:35:18     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1755.9M, EPOCH TIME: 1697708118.607045
[10/19 11:35:18     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1755.9MB).
[10/19 11:35:18     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1755.9M, EPOCH TIME: 1697708118.607168
[10/19 11:35:18     38s] TotalInstCnt at PhyDesignMc Initialization: 388
[10/19 11:35:18     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.4 mem=1755.9M
[10/19 11:35:18     38s] Begin: Area Reclaim Optimization
[10/19 11:35:18     38s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.4/0:00:39.9 (1.0), mem = 1755.9M
[10/19 11:35:18     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.7
[10/19 11:35:18     38s] ### Creating RouteCongInterface, started
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] #optDebug: {0, 1.000}
[10/19 11:35:18     38s] ### Creating RouteCongInterface, finished
[10/19 11:35:18     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.4 mem=1755.9M
[10/19 11:35:18     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.4 mem=1755.9M
[10/19 11:35:18     38s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1755.9M, EPOCH TIME: 1697708118.714998
[10/19 11:35:18     38s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1755.9M, EPOCH TIME: 1697708118.715106
[10/19 11:35:18     38s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.13
[10/19 11:35:18     38s] +---------+---------+--------+--------+------------+--------+
[10/19 11:35:18     38s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/19 11:35:18     38s] +---------+---------+--------+--------+------------+--------+
[10/19 11:35:18     38s] |   78.13%|        -|   0.000|   0.000|   0:00:00.0| 1771.9M|
[10/19 11:35:18     38s] #optDebug: <stH: 10.4000 MiSeL: 145.5200>
[10/19 11:35:18     38s] |   78.13%|        0|   0.000|   0.000|   0:00:00.0| 1771.9M|
[10/19 11:35:18     38s] |   78.13%|        0|   0.000|   0.000|   0:00:00.0| 1771.9M|
[10/19 11:35:18     38s] |   78.13%|        0|   0.000|   0.000|   0:00:00.0| 1771.9M|
[10/19 11:35:18     38s] #optDebug: <stH: 10.4000 MiSeL: 145.5200>
[10/19 11:35:18     38s] #optDebug: RTR_SNLTF <10.0000 10.4000> <104.0000> 
[10/19 11:35:18     38s] |   78.13%|        0|   0.000|   0.000|   0:00:00.0| 1771.9M|
[10/19 11:35:18     38s] +---------+---------+--------+--------+------------+--------+
[10/19 11:35:18     38s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 78.13
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/19 11:35:18     38s] --------------------------------------------------------------
[10/19 11:35:18     38s] |                                   | Total     | Sequential |
[10/19 11:35:18     38s] --------------------------------------------------------------
[10/19 11:35:18     38s] | Num insts resized                 |       0  |       0    |
[10/19 11:35:18     38s] | Num insts undone                  |       0  |       0    |
[10/19 11:35:18     38s] | Num insts Downsized               |       0  |       0    |
[10/19 11:35:18     38s] | Num insts Samesized               |       0  |       0    |
[10/19 11:35:18     38s] | Num insts Upsized                 |       0  |       0    |
[10/19 11:35:18     38s] | Num multiple commits+uncommits    |       0  |       -    |
[10/19 11:35:18     38s] --------------------------------------------------------------
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[10/19 11:35:18     38s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[10/19 11:35:18     38s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1771.9M, EPOCH TIME: 1697708118.835650
[10/19 11:35:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:388).
[10/19 11:35:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1763.9M, EPOCH TIME: 1697708118.839196
[10/19 11:35:18     38s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1763.9M, EPOCH TIME: 1697708118.840547
[10/19 11:35:18     38s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1763.9M, EPOCH TIME: 1697708118.840668
[10/19 11:35:18     38s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1763.9M, EPOCH TIME: 1697708118.843631
[10/19 11:35:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:18     38s] OPERPROF:       Starting CMU at level 4, MEM:1763.9M, EPOCH TIME: 1697708118.848727
[10/19 11:35:18     38s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1763.9M, EPOCH TIME: 1697708118.848963
[10/19 11:35:18     38s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1763.9M, EPOCH TIME: 1697708118.849057
[10/19 11:35:18     38s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1763.9M, EPOCH TIME: 1697708118.849095
[10/19 11:35:18     38s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1763.9M, EPOCH TIME: 1697708118.849135
[10/19 11:35:18     38s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1763.9M, EPOCH TIME: 1697708118.849229
[10/19 11:35:18     38s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1763.9M, EPOCH TIME: 1697708118.849310
[10/19 11:35:18     38s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.009, MEM:1763.9M, EPOCH TIME: 1697708118.849375
[10/19 11:35:18     38s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.009, MEM:1763.9M, EPOCH TIME: 1697708118.849413
[10/19 11:35:18     38s] TDRefine: refinePlace mode is spiral
[10/19 11:35:18     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.3
[10/19 11:35:18     38s] OPERPROF: Starting RefinePlace at level 1, MEM:1763.9M, EPOCH TIME: 1697708118.849465
[10/19 11:35:18     38s] *** Starting refinePlace (0:00:38.6 mem=1763.9M) ***
[10/19 11:35:18     38s] Total net bbox length = 4.259e+04 (3.120e+04 1.139e+04) (ext = 6.549e+03)
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:18     38s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:18     38s] (I)      Default pattern map key = top_default.
[10/19 11:35:18     38s] (I)      Default pattern map key = top_default.
[10/19 11:35:18     38s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1763.9M, EPOCH TIME: 1697708118.850553
[10/19 11:35:18     38s] Starting refinePlace ...
[10/19 11:35:18     38s] (I)      Default pattern map key = top_default.
[10/19 11:35:18     38s] One DDP V2 for no tweak run.
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/19 11:35:18     38s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/19 11:35:18     38s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:18     38s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:18     38s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1763.9MB) @(0:00:38.6 - 0:00:38.6).
[10/19 11:35:18     38s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:18     38s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1763.9MB
[10/19 11:35:18     38s] Statistics of distance of Instance movement in refine placement:
[10/19 11:35:18     38s]   maximum (X+Y) =         0.00 um
[10/19 11:35:18     38s]   mean    (X+Y) =         0.00 um
[10/19 11:35:18     38s] Summary Report:
[10/19 11:35:18     38s] Instances move: 0 (out of 388 movable)
[10/19 11:35:18     38s] Instances flipped: 0
[10/19 11:35:18     38s] Mean displacement: 0.00 um
[10/19 11:35:18     38s] Max displacement: 0.00 um 
[10/19 11:35:18     38s] Total instances moved : 0
[10/19 11:35:18     38s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.013, MEM:1763.9M, EPOCH TIME: 1697708118.863809
[10/19 11:35:18     38s] Total net bbox length = 4.259e+04 (3.120e+04 1.139e+04) (ext = 6.549e+03)
[10/19 11:35:18     38s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1763.9MB
[10/19 11:35:18     38s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1763.9MB) @(0:00:38.6 - 0:00:38.6).
[10/19 11:35:18     38s] *** Finished refinePlace (0:00:38.6 mem=1763.9M) ***
[10/19 11:35:18     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.3
[10/19 11:35:18     38s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.015, MEM:1763.9M, EPOCH TIME: 1697708118.864202
[10/19 11:35:18     38s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1763.9M, EPOCH TIME: 1697708118.865673
[10/19 11:35:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:388).
[10/19 11:35:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:1763.9M, EPOCH TIME: 1697708118.868138
[10/19 11:35:18     38s] *** maximum move = 0.00 um ***
[10/19 11:35:18     38s] *** Finished re-routing un-routed nets (1763.9M) ***
[10/19 11:35:18     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:1763.9M, EPOCH TIME: 1697708118.869502
[10/19 11:35:18     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1763.9M, EPOCH TIME: 1697708118.872020
[10/19 11:35:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:18     38s] OPERPROF:     Starting CMU at level 3, MEM:1763.9M, EPOCH TIME: 1697708118.876919
[10/19 11:35:18     38s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:1763.9M, EPOCH TIME: 1697708118.877146
[10/19 11:35:18     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1763.9M, EPOCH TIME: 1697708118.877237
[10/19 11:35:18     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1763.9M, EPOCH TIME: 1697708118.877273
[10/19 11:35:18     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1763.9M, EPOCH TIME: 1697708118.877314
[10/19 11:35:18     38s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1763.9M, EPOCH TIME: 1697708118.877408
[10/19 11:35:18     38s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1763.9M, EPOCH TIME: 1697708118.877487
[10/19 11:35:18     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1763.9M, EPOCH TIME: 1697708118.877554
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1763.9M) ***
[10/19 11:35:18     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.7
[10/19 11:35:18     38s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:38.6/0:00:40.2 (1.0), mem = 1763.9M
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] =============================================================================================
[10/19 11:35:18     38s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.35-s114_1
[10/19 11:35:18     38s] =============================================================================================
[10/19 11:35:18     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:18     38s] ---------------------------------------------------------------------------------------------
[10/19 11:35:18     38s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:18     38s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:18     38s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:18     38s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:18     38s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:18     38s] [ OptimizationStep       ]      1   0:00:00.0  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:18     38s] [ OptSingleIteration     ]      4   0:00:00.0  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[10/19 11:35:18     38s] [ OptGetWeight           ]     36   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:18     38s] [ OptEval                ]     36   0:00:00.1  (  31.3 % )     0:00:00.1 /  0:00:00.1    0.8
[10/19 11:35:18     38s] [ OptCommit              ]     36   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:18     38s] [ PostCommitDelayUpdate  ]     36   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:18     38s] [ RefinePlace            ]      1   0:00:00.0  (  17.0 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:35:18     38s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:18     38s] [ MISC                   ]          0:00:00.1  (  38.8 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:18     38s] ---------------------------------------------------------------------------------------------
[10/19 11:35:18     38s]  AreaOpt #2 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[10/19 11:35:18     38s] ---------------------------------------------------------------------------------------------
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1744.8M, EPOCH TIME: 1697708118.881640
[10/19 11:35:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1706.8M, EPOCH TIME: 1697708118.884519
[10/19 11:35:18     38s] TotalInstCnt at PhyDesignMc Destruction: 388
[10/19 11:35:18     38s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1706.79M, totSessionCpu=0:00:39).
[10/19 11:35:18     38s] **INFO: Flow update: Design timing is met.
[10/19 11:35:18     38s] Begin: GigaOpt postEco DRV Optimization
[10/19 11:35:18     38s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[10/19 11:35:18     38s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.7/0:00:40.2 (1.0), mem = 1706.8M
[10/19 11:35:18     38s] Info: 1 clock net  excluded from IPO operation.
[10/19 11:35:18     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.8
[10/19 11:35:18     38s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:18     38s] ### Creating PhyDesignMc. totSessionCpu=0:00:38.7 mem=1706.8M
[10/19 11:35:18     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:1706.8M, EPOCH TIME: 1697708118.906277
[10/19 11:35:18     38s] Processing tracks to init pin-track alignment.
[10/19 11:35:18     38s] z: 2, totalTracks: 1
[10/19 11:35:18     38s] z: 4, totalTracks: 1
[10/19 11:35:18     38s] #spOpts: N=250 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:18     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1706.8M, EPOCH TIME: 1697708118.909143
[10/19 11:35:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:18     38s] OPERPROF:     Starting CMU at level 3, MEM:1706.8M, EPOCH TIME: 1697708118.914791
[10/19 11:35:18     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1706.8M, EPOCH TIME: 1697708118.915070
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:18     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1706.8M, EPOCH TIME: 1697708118.915166
[10/19 11:35:18     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1706.8M, EPOCH TIME: 1697708118.915203
[10/19 11:35:18     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1706.8M, EPOCH TIME: 1697708118.915244
[10/19 11:35:18     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1706.8MB).
[10/19 11:35:18     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1706.8M, EPOCH TIME: 1697708118.915376
[10/19 11:35:18     38s] TotalInstCnt at PhyDesignMc Initialization: 388
[10/19 11:35:18     38s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:38.7 mem=1706.8M
[10/19 11:35:18     38s] ### Creating RouteCongInterface, started
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[10/19 11:35:18     38s] 
[10/19 11:35:18     38s] #optDebug: {0, 1.000}
[10/19 11:35:18     38s] ### Creating RouteCongInterface, finished
[10/19 11:35:18     38s] ### Creating LA Mngr. totSessionCpu=0:00:38.7 mem=1706.8M
[10/19 11:35:18     38s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.7 mem=1706.8M
[10/19 11:35:19     38s] [GPS-DRV] Optimizer parameters ============================= 
[10/19 11:35:19     38s] [GPS-DRV] maxDensity (design): 0.95
[10/19 11:35:19     38s] [GPS-DRV] maxLocalDensity: 0.98
[10/19 11:35:19     38s] [GPS-DRV] All active and enabled setup views
[10/19 11:35:19     38s] [GPS-DRV]     av_wc
[10/19 11:35:19     38s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[10/19 11:35:19     38s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[10/19 11:35:19     38s] [GPS-DRV] maxFanoutLoad on
[10/19 11:35:19     38s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[10/19 11:35:19     38s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[10/19 11:35:19     38s] [GPS-DRV] timing-driven DRV settings
[10/19 11:35:19     38s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[10/19 11:35:19     38s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1764.0M, EPOCH TIME: 1697708119.021881
[10/19 11:35:19     38s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1764.0M, EPOCH TIME: 1697708119.021974
[10/19 11:35:19     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:35:19     38s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/19 11:35:19     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:35:19     38s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/19 11:35:19     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:35:19     38s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/19 11:35:19     38s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   184.94|     0.00|       0|       0|       0| 78.13%|          |         |
[10/19 11:35:19     38s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/19 11:35:19     38s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   184.94|     0.00|       0|       0|       0| 78.13%| 0:00:00.0|  1764.0M|
[10/19 11:35:19     38s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:35:19     38s] 
[10/19 11:35:19     38s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1764.0M) ***
[10/19 11:35:19     38s] 
[10/19 11:35:19     38s] Total-nets :: 402, Stn-nets :: 0, ratio :: 0 %, Total-len 51542.5, Stn-len 0
[10/19 11:35:19     38s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1744.9M, EPOCH TIME: 1697708119.030822
[10/19 11:35:19     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:388).
[10/19 11:35:19     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     38s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1706.9M, EPOCH TIME: 1697708119.033425
[10/19 11:35:19     38s] TotalInstCnt at PhyDesignMc Destruction: 388
[10/19 11:35:19     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.8
[10/19 11:35:19     38s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:38.8/0:00:40.4 (1.0), mem = 1706.9M
[10/19 11:35:19     38s] 
[10/19 11:35:19     38s] =============================================================================================
[10/19 11:35:19     38s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.35-s114_1
[10/19 11:35:19     38s] =============================================================================================
[10/19 11:35:19     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:19     38s] ---------------------------------------------------------------------------------------------
[10/19 11:35:19     38s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     38s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     38s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.6 % )     0:00:00.0 /  0:00:00.0    1.8
[10/19 11:35:19     38s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     38s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     38s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     38s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     38s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     38s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     38s] [ MISC                   ]          0:00:00.1  (  84.2 % )     0:00:00.1 /  0:00:00.1    0.9
[10/19 11:35:19     38s] ---------------------------------------------------------------------------------------------
[10/19 11:35:19     38s]  DrvOpt #3 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:19     38s] ---------------------------------------------------------------------------------------------
[10/19 11:35:19     38s] 
[10/19 11:35:19     38s] End: GigaOpt postEco DRV Optimization
[10/19 11:35:19     38s] **INFO: Flow update: Design timing is met.
[10/19 11:35:19     38s] Running refinePlace -preserveRouting true -hardFence false
[10/19 11:35:19     38s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/19 11:35:19     38s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/19 11:35:19     38s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1706.9M, EPOCH TIME: 1697708119.037532
[10/19 11:35:19     38s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1706.9M, EPOCH TIME: 1697708119.037591
[10/19 11:35:19     38s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1706.9M, EPOCH TIME: 1697708119.037657
[10/19 11:35:19     38s] Processing tracks to init pin-track alignment.
[10/19 11:35:19     38s] z: 2, totalTracks: 1
[10/19 11:35:19     38s] z: 4, totalTracks: 1
[10/19 11:35:19     38s] #spOpts: N=250 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:19     38s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1706.9M, EPOCH TIME: 1697708119.040247
[10/19 11:35:19     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     38s] 
[10/19 11:35:19     38s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:19     38s] OPERPROF:         Starting CMU at level 5, MEM:1706.9M, EPOCH TIME: 1697708119.047611
[10/19 11:35:19     38s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1706.9M, EPOCH TIME: 1697708119.047847
[10/19 11:35:19     38s] 
[10/19 11:35:19     38s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:19     38s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.008, MEM:1706.9M, EPOCH TIME: 1697708119.047944
[10/19 11:35:19     38s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1706.9M, EPOCH TIME: 1697708119.047982
[10/19 11:35:19     38s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1706.9M, EPOCH TIME: 1697708119.048020
[10/19 11:35:19     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1706.9MB).
[10/19 11:35:19     38s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:1706.9M, EPOCH TIME: 1697708119.048161
[10/19 11:35:19     38s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:1706.9M, EPOCH TIME: 1697708119.048195
[10/19 11:35:19     38s] TDRefine: refinePlace mode is spiral
[10/19 11:35:19     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.4
[10/19 11:35:19     38s] OPERPROF:   Starting RefinePlace at level 2, MEM:1706.9M, EPOCH TIME: 1697708119.048241
[10/19 11:35:19     38s] *** Starting refinePlace (0:00:38.8 mem=1706.9M) ***
[10/19 11:35:19     38s] Total net bbox length = 4.259e+04 (3.120e+04 1.139e+04) (ext = 6.549e+03)
[10/19 11:35:19     38s] 
[10/19 11:35:19     38s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:19     38s] (I)      Default pattern map key = top_default.
[10/19 11:35:19     38s] (I)      Default pattern map key = top_default.
[10/19 11:35:19     38s] 
[10/19 11:35:19     38s] Starting Small incrNP...
[10/19 11:35:19     38s] User Input Parameters:
[10/19 11:35:19     38s] - Congestion Driven    : Off
[10/19 11:35:19     38s] - Timing Driven        : Off
[10/19 11:35:19     38s] - Area-Violation Based : Off
[10/19 11:35:19     38s] - Start Rollback Level : -5
[10/19 11:35:19     38s] - Legalized            : On
[10/19 11:35:19     38s] - Window Based         : Off
[10/19 11:35:19     38s] - eDen incr mode       : Off
[10/19 11:35:19     38s] - Small incr mode      : On
[10/19 11:35:19     38s] 
[10/19 11:35:19     38s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1706.9M, EPOCH TIME: 1697708119.049478
[10/19 11:35:19     38s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1706.9M, EPOCH TIME: 1697708119.049590
[10/19 11:35:19     38s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:1706.9M, EPOCH TIME: 1697708119.049713
[10/19 11:35:19     38s] default core: bins with density > 0.750 = 72.73 % ( 8 / 11 )
[10/19 11:35:19     38s] Density distribution unevenness ratio = 9.439%
[10/19 11:35:19     38s] Density distribution unevenness ratio (U70) = 9.439%
[10/19 11:35:19     38s] Density distribution unevenness ratio (U80) = 7.847%
[10/19 11:35:19     38s] Density distribution unevenness ratio (U90) = 1.176%
[10/19 11:35:19     38s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:1706.9M, EPOCH TIME: 1697708119.049771
[10/19 11:35:19     38s] cost 0.951014, thresh 1.000000
[10/19 11:35:19     38s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1706.9M)
[10/19 11:35:19     38s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:19     38s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1706.9M, EPOCH TIME: 1697708119.049887
[10/19 11:35:19     38s] Starting refinePlace ...
[10/19 11:35:19     38s] (I)      Default pattern map key = top_default.
[10/19 11:35:19     38s] One DDP V2 for no tweak run.
[10/19 11:35:19     38s] (I)      Default pattern map key = top_default.
[10/19 11:35:19     38s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:1706.9M, EPOCH TIME: 1697708119.051154
[10/19 11:35:19     38s] DDP initSite1 nrRow 8 nrJob 8
[10/19 11:35:19     38s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:1706.9M, EPOCH TIME: 1697708119.051213
[10/19 11:35:19     38s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:1706.9M, EPOCH TIME: 1697708119.051255
[10/19 11:35:19     38s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:1706.9M, EPOCH TIME: 1697708119.051290
[10/19 11:35:19     38s] DDP markSite nrRow 8 nrJob 8
[10/19 11:35:19     38s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:1706.9M, EPOCH TIME: 1697708119.051339
[10/19 11:35:19     38s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:1706.9M, EPOCH TIME: 1697708119.051372
[10/19 11:35:19     38s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/19 11:35:19     38s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:1706.9M, EPOCH TIME: 1697708119.052000
[10/19 11:35:19     38s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:1706.9M, EPOCH TIME: 1697708119.052037
[10/19 11:35:19     38s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:1706.9M, EPOCH TIME: 1697708119.052145
[10/19 11:35:19     38s] ** Cut row section cpu time 0:00:00.0.
[10/19 11:35:19     38s]  ** Cut row section real time 0:00:00.0.
[10/19 11:35:19     38s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:1706.9M, EPOCH TIME: 1697708119.052187
[10/19 11:35:19     38s]   Spread Effort: high, pre-route mode, useDDP on.
[10/19 11:35:19     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1706.9MB) @(0:00:38.8 - 0:00:38.8).
[10/19 11:35:19     38s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:19     38s] wireLenOptFixPriorityInst 0 inst fixed
[10/19 11:35:19     38s] 
[10/19 11:35:19     38s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/19 11:35:19     38s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/19 11:35:19     38s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:19     38s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:19     38s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1706.9MB) @(0:00:38.8 - 0:00:38.8).
[10/19 11:35:19     38s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:19     38s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1706.9MB
[10/19 11:35:19     38s] Statistics of distance of Instance movement in refine placement:
[10/19 11:35:19     38s]   maximum (X+Y) =         0.00 um
[10/19 11:35:19     38s]   mean    (X+Y) =         0.00 um
[10/19 11:35:19     38s] Summary Report:
[10/19 11:35:19     38s] Instances move: 0 (out of 388 movable)
[10/19 11:35:19     38s] Instances flipped: 0
[10/19 11:35:19     38s] Mean displacement: 0.00 um
[10/19 11:35:19     38s] Max displacement: 0.00 um 
[10/19 11:35:19     38s] Total instances moved : 0
[10/19 11:35:19     38s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.022, MEM:1706.9M, EPOCH TIME: 1697708119.071885
[10/19 11:35:19     38s] Total net bbox length = 4.259e+04 (3.120e+04 1.139e+04) (ext = 6.549e+03)
[10/19 11:35:19     38s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1706.9MB
[10/19 11:35:19     38s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1706.9MB) @(0:00:38.8 - 0:00:38.8).
[10/19 11:35:19     38s] *** Finished refinePlace (0:00:38.8 mem=1706.9M) ***
[10/19 11:35:19     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.4
[10/19 11:35:19     38s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.024, MEM:1706.9M, EPOCH TIME: 1697708119.072252
[10/19 11:35:19     38s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1706.9M, EPOCH TIME: 1697708119.072292
[10/19 11:35:19     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:388).
[10/19 11:35:19     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     38s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.003, MEM:1706.9M, EPOCH TIME: 1697708119.074938
[10/19 11:35:19     38s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.037, MEM:1706.9M, EPOCH TIME: 1697708119.075002
[10/19 11:35:19     38s] **INFO: Flow update: Design timing is met.
[10/19 11:35:19     38s] **INFO: Flow update: Design timing is met.
[10/19 11:35:19     38s] **INFO: Flow update: Design timing is met.
[10/19 11:35:19     38s] Register exp ratio and priority group on 0 nets on 402 nets : 
[10/19 11:35:19     38s] 
[10/19 11:35:19     38s] Active setup views:
[10/19 11:35:19     38s]  av_wc
[10/19 11:35:19     38s]   Dominating endpoints: 0
[10/19 11:35:19     38s]   Dominating TNS: -0.000
[10/19 11:35:19     38s] 
[10/19 11:35:19     38s] Extraction called for design 'top' of instances=388 and nets=524 using extraction engine 'preRoute' .
[10/19 11:35:19     38s] PreRoute RC Extraction called for design top.
[10/19 11:35:19     38s] RC Extraction called in multi-corner(2) mode.
[10/19 11:35:19     38s] RCMode: PreRoute
[10/19 11:35:19     38s]       RC Corner Indexes            0       1   
[10/19 11:35:19     38s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/19 11:35:19     38s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:19     38s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:19     38s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:19     38s] Shrink Factor                : 1.00000
[10/19 11:35:19     38s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/19 11:35:19     38s] Using capacitance table file ...
[10/19 11:35:19     38s] RC Grid backup saved.
[10/19 11:35:19     38s] 
[10/19 11:35:19     38s] Trim Metal Layers:
[10/19 11:35:19     38s] LayerId::1 widthSet size::4
[10/19 11:35:19     38s] LayerId::2 widthSet size::4
[10/19 11:35:19     38s] LayerId::3 widthSet size::4
[10/19 11:35:19     38s] LayerId::4 widthSet size::3
[10/19 11:35:19     38s] Skipped RC grid update for preRoute extraction.
[10/19 11:35:19     38s] eee: pegSigSF::1.070000
[10/19 11:35:19     38s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:19     38s] Initializing multi-corner resistance tables ...
[10/19 11:35:19     38s] eee: l::1 avDens::0.133492 usedTrk::117.473077 availTrk::880.000000 sigTrk::117.473077
[10/19 11:35:19     38s] eee: l::2 avDens::0.231920 usedTrk::189.511540 availTrk::817.142857 sigTrk::189.511540
[10/19 11:35:19     38s] eee: l::3 avDens::0.387792 usedTrk::341.256728 availTrk::880.000000 sigTrk::341.256728
[10/19 11:35:19     38s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:19     38s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.464968 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.292500 wHLS=3.053153 siPrev=0 viaL=0.000000
[10/19 11:35:19     38s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1682.590M)
[10/19 11:35:19     38s] Skewing Data Summary (End_of_FINAL)
[10/19 11:35:19     38s] --------------------------------------------------
[10/19 11:35:19     38s]  Total skewed count:0
[10/19 11:35:19     38s] --------------------------------------------------
[10/19 11:35:19     38s] Starting delay calculation for Setup views
[10/19 11:35:19     39s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:35:19     39s] #################################################################################
[10/19 11:35:19     39s] # Design Stage: PreRoute
[10/19 11:35:19     39s] # Design Name: top
[10/19 11:35:19     39s] # Design Mode: 250nm
[10/19 11:35:19     39s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:35:19     39s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:35:19     39s] # Signoff Settings: SI Off 
[10/19 11:35:19     39s] #################################################################################
[10/19 11:35:19     39s] Calculate delays in BcWc mode...
[10/19 11:35:19     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 1706.4M, InitMEM = 1706.4M)
[10/19 11:35:19     39s] Start delay calculation (fullDC) (1 T). (MEM=1706.43)
[10/19 11:35:19     39s] End AAE Lib Interpolated Model. (MEM=1706.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:19     39s] Total number of fetched objects 402
[10/19 11:35:19     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:19     39s] End delay calculation. (MEM=1716.11 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:19     39s] End delay calculation (fullDC). (MEM=1716.11 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:19     39s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1716.1M) ***
[10/19 11:35:19     39s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:39.2 mem=1716.1M)
[10/19 11:35:19     39s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1716.11 MB )
[10/19 11:35:19     39s] (I)      ====================== Layers =======================
[10/19 11:35:19     39s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:19     39s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:19     39s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:19     39s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:19     39s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:19     39s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:19     39s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:19     39s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:19     39s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:19     39s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:19     39s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:19     39s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:19     39s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:19     39s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:19     39s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:19     39s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:19     39s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:19     39s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:19     39s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:19     39s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:19     39s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:19     39s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:19     39s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:19     39s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:19     39s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:19     39s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:19     39s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:19     39s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:19     39s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:19     39s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:19     39s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:19     39s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:19     39s] (I)      Started Import and model ( Curr Mem: 1716.11 MB )
[10/19 11:35:19     39s] (I)      Default pattern map key = top_default.
[10/19 11:35:19     39s] (I)      == Non-default Options ==
[10/19 11:35:19     39s] (I)      Build term to term wires                           : false
[10/19 11:35:19     39s] (I)      Maximum routing layer                              : 3
[10/19 11:35:19     39s] (I)      Minimum routing layer                              : 1
[10/19 11:35:19     39s] (I)      Number of threads                                  : 1
[10/19 11:35:19     39s] (I)      Method to set GCell size                           : row
[10/19 11:35:19     39s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:19     39s] (I)      Use row-based GCell size
[10/19 11:35:19     39s] (I)      Use row-based GCell align
[10/19 11:35:19     39s] (I)      layer 0 area = 0
[10/19 11:35:19     39s] (I)      layer 1 area = 0
[10/19 11:35:19     39s] (I)      layer 2 area = 0
[10/19 11:35:19     39s] (I)      GCell unit size   : 10400
[10/19 11:35:19     39s] (I)      GCell multiplier  : 1
[10/19 11:35:19     39s] (I)      GCell row height  : 10400
[10/19 11:35:19     39s] (I)      Actual row height : 10400
[10/19 11:35:19     39s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:19     39s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:19     39s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:19     39s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:19     39s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:19     39s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:19     39s] (I)      ================ Default via ================
[10/19 11:35:19     39s] (I)      +---+------------------+--------------------+
[10/19 11:35:19     39s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:19     39s] (I)      +---+------------------+--------------------+
[10/19 11:35:19     39s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:19     39s] (I)      | 2 |    2  VIA2_C_via |   10  VIA2_CV1_via |
[10/19 11:35:19     39s] (I)      | 3 |    3  VIA3_C_via |   13  VIA3_CH2_via |
[10/19 11:35:19     39s] (I)      +---+------------------+--------------------+
[10/19 11:35:19     39s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:19     39s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:19     39s] [NR-eGR] Read 0 other shapes
[10/19 11:35:19     39s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:19     39s] [NR-eGR] #Instance Blockages : 18311
[10/19 11:35:19     39s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:19     39s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:19     39s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:19     39s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:19     39s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:19     39s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:19     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/19 11:35:19     39s] [NR-eGR] Read 402 nets ( ignored 0 )
[10/19 11:35:19     39s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:19     39s] (I)      Read Num Blocks=18678  Num Prerouted Wires=0  Num CS=0
[10/19 11:35:19     39s] (I)      Layer 0 (H) : #blockages 18446 : #preroutes 0
[10/19 11:35:19     39s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[10/19 11:35:19     39s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 0
[10/19 11:35:19     39s] (I)      Number of ignored nets                =      0
[10/19 11:35:19     39s] (I)      Number of connected nets              =      0
[10/19 11:35:19     39s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/19 11:35:19     39s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/19 11:35:19     39s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:19     39s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:19     39s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:19     39s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:19     39s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:19     39s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:19     39s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:19     39s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/19 11:35:19     39s] (I)      Ndr track 0 does not exist
[10/19 11:35:19     39s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:19     39s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:19     39s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:19     39s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:19     39s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:19     39s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:19     39s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:19     39s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:19     39s] (I)      Grid                :   103    10     3
[10/19 11:35:19     39s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:19     39s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:19     39s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:19     39s] (I)      Default wire width  :   500   600   600
[10/19 11:35:19     39s] (I)      Default wire space  :   450   500   500
[10/19 11:35:19     39s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:19     39s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:19     39s] (I)      First track coord   :   650   700   650
[10/19 11:35:19     39s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:19     39s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:19     39s] (I)      Num of masks        :     1     1     1
[10/19 11:35:19     39s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:19     39s] (I)      --------------------------------------------------------
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:19     39s] [NR-eGR] Rule id: 0  Nets: 402
[10/19 11:35:19     39s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/19 11:35:19     39s] (I)                    Layer     1     2     3 
[10/19 11:35:19     39s] (I)                    Pitch  1300  1400  1300 
[10/19 11:35:19     39s] (I)             #Used tracks     1     1     1 
[10/19 11:35:19     39s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:19     39s] [NR-eGR] ========================================
[10/19 11:35:19     39s] [NR-eGR] 
[10/19 11:35:19     39s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:19     39s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:19     39s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:19     39s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:19     39s] (I)      |     1 |    8240 |     6379 |        77.42% |
[10/19 11:35:19     39s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:19     39s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:19     39s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:19     39s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1716.11 MB )
[10/19 11:35:19     39s] (I)      Reset routing kernel
[10/19 11:35:19     39s] (I)      Started Global Routing ( Curr Mem: 1716.11 MB )
[10/19 11:35:19     39s] (I)      totalPins=1614  totalGlobalPin=1572 (97.40%)
[10/19 11:35:19     39s] (I)      total 2D Cap : 16227 = (9117 H, 7110 V)
[10/19 11:35:19     39s] [NR-eGR] Layer group 1: route 402 net(s) in layer range [1, 3]
[10/19 11:35:19     39s] (I)      
[10/19 11:35:19     39s] (I)      ============  Phase 1a Route ============
[10/19 11:35:19     39s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/19 11:35:19     39s] (I)      Usage: 4604 = (3142 H, 1462 V) = (34.46% H, 20.56% V) = (3.268e+04um H, 1.520e+04um V)
[10/19 11:35:19     39s] (I)      
[10/19 11:35:19     39s] (I)      ============  Phase 1b Route ============
[10/19 11:35:19     39s] (I)      Usage: 4609 = (3142 H, 1467 V) = (34.46% H, 20.63% V) = (3.268e+04um H, 1.526e+04um V)
[10/19 11:35:19     39s] (I)      Overflow of layer group 1: 1.41% H + 0.10% V. EstWL: 4.793360e+04um
[10/19 11:35:19     39s] (I)      Congestion metric : 1.41%H 0.10%V, 1.51%HV
[10/19 11:35:19     39s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/19 11:35:19     39s] (I)      
[10/19 11:35:19     39s] (I)      ============  Phase 1c Route ============
[10/19 11:35:19     39s] (I)      Level2 Grid: 21 x 2
[10/19 11:35:19     39s] (I)      Usage: 4609 = (3142 H, 1467 V) = (34.46% H, 20.63% V) = (3.268e+04um H, 1.526e+04um V)
[10/19 11:35:19     39s] (I)      
[10/19 11:35:19     39s] (I)      ============  Phase 1d Route ============
[10/19 11:35:19     39s] (I)      Usage: 4658 = (3142 H, 1516 V) = (34.46% H, 21.32% V) = (3.268e+04um H, 1.577e+04um V)
[10/19 11:35:19     39s] (I)      
[10/19 11:35:19     39s] (I)      ============  Phase 1e Route ============
[10/19 11:35:19     39s] (I)      Usage: 4658 = (3142 H, 1516 V) = (34.46% H, 21.32% V) = (3.268e+04um H, 1.577e+04um V)
[10/19 11:35:19     39s] [NR-eGR] Early Global Route overflow of layer group 1: 0.29% H + 0.10% V. EstWL: 4.844320e+04um
[10/19 11:35:19     39s] (I)      
[10/19 11:35:19     39s] (I)      ============  Phase 1l Route ============
[10/19 11:35:19     39s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/19 11:35:19     39s] (I)      Layer  1:       1822        29         0        5712        2448    (70.00%) 
[10/19 11:35:19     39s] (I)      Layer  2:       6396      1941         6           0        6886    ( 0.00%) 
[10/19 11:35:19     39s] (I)      Layer  3:       7147      3012        24           0        8160    ( 0.00%) 
[10/19 11:35:19     39s] (I)      Total:         15365      4982        30        5712       17494    (24.61%) 
[10/19 11:35:19     39s] (I)      
[10/19 11:35:19     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:19     39s] [NR-eGR]                        OverCon            
[10/19 11:35:19     39s] [NR-eGR]                         #Gcell     %Gcell
[10/19 11:35:19     39s] [NR-eGR]        Layer             (1-2)    OverCon
[10/19 11:35:19     39s] [NR-eGR] ----------------------------------------------
[10/19 11:35:19     39s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:19     39s] [NR-eGR]    MET2 ( 2)         4( 0.43%)   ( 0.43%) 
[10/19 11:35:19     39s] [NR-eGR]    MET3 ( 3)        20( 1.96%)   ( 1.96%) 
[10/19 11:35:19     39s] [NR-eGR] ----------------------------------------------
[10/19 11:35:19     39s] [NR-eGR]        Total        24( 1.06%)   ( 1.06%) 
[10/19 11:35:19     39s] [NR-eGR] 
[10/19 11:35:19     39s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1724.12 MB )
[10/19 11:35:19     39s] (I)      total 2D Cap : 16252 = (9130 H, 7122 V)
[10/19 11:35:19     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.39% V
[10/19 11:35:19     39s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1724.12 MB )
[10/19 11:35:19     39s] (I)      ======================================= Runtime Summary =======================================
[10/19 11:35:19     39s] (I)       Step                                              %      Start     Finish      Real       CPU 
[10/19 11:35:19     39s] (I)      -----------------------------------------------------------------------------------------------
[10/19 11:35:19     39s] (I)       Early Global Route kernel                   100.00%  17.82 sec  17.86 sec  0.04 sec  0.04 sec 
[10/19 11:35:19     39s] (I)       +-Import and model                           27.77%  17.83 sec  17.84 sec  0.01 sec  0.01 sec 
[10/19 11:35:19     39s] (I)       | +-Create place DB                           3.48%  17.83 sec  17.83 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | +-Import place data                       3.24%  17.83 sec  17.83 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Read instances and placement          1.09%  17.83 sec  17.83 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Read nets                             1.65%  17.83 sec  17.83 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | +-Create route DB                          20.96%  17.83 sec  17.84 sec  0.01 sec  0.01 sec 
[10/19 11:35:19     39s] (I)       | | +-Import route data (1T)                 20.19%  17.83 sec  17.84 sec  0.01 sec  0.01 sec 
[10/19 11:35:19     39s] (I)       | | | +-Read blockages ( Layer 1-3 )         12.68%  17.83 sec  17.83 sec  0.00 sec  0.01 sec 
[10/19 11:35:19     39s] (I)       | | | | +-Read routing blockages              0.01%  17.83 sec  17.83 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | | +-Read instance blockages            10.70%  17.83 sec  17.83 sec  0.00 sec  0.01 sec 
[10/19 11:35:19     39s] (I)       | | | | +-Read PG blockages                   0.17%  17.83 sec  17.83 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | | +-Read clock blockages                0.03%  17.83 sec  17.83 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | | +-Read other blockages                0.03%  17.83 sec  17.83 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | | +-Read halo blockages                 0.02%  17.83 sec  17.83 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | | +-Read boundary cut boxes             0.00%  17.83 sec  17.83 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Read blackboxes                       0.02%  17.83 sec  17.83 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Read prerouted                        0.58%  17.83 sec  17.83 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Read unlegalized nets                 0.07%  17.83 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Read nets                             0.52%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Set up via pillars                    0.01%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Initialize 3D grid graph              0.03%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Model blockage capacity               2.85%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | | +-Initialize 3D capacity              2.52%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | +-Read aux data                             0.00%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | +-Others data preparation                   0.12%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | +-Create route kernel                       1.87%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       +-Global Routing                             48.81%  17.84 sec  17.86 sec  0.02 sec  0.02 sec 
[10/19 11:35:19     39s] (I)       | +-Initialization                            0.27%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | +-Net group 1                              47.03%  17.84 sec  17.86 sec  0.02 sec  0.02 sec 
[10/19 11:35:19     39s] (I)       | | +-Generate topology                       1.44%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | +-Phase 1a                                4.38%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Pattern routing (1T)                  3.20%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.23%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Add via demand to 2D                  0.17%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | +-Phase 1b                                1.96%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Monotonic routing (1T)                1.58%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | +-Phase 1c                                0.98%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Two level Routing                     0.72%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | | +-Two Level Routing (Strong)          0.10%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | +-Phase 1d                                6.28%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Detoured routing (1T)                 5.96%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | +-Phase 1e                                0.32%  17.84 sec  17.85 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | | +-Route legalization                    0.01%  17.84 sec  17.84 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | | +-Phase 1l                               29.60%  17.85 sec  17.86 sec  0.01 sec  0.01 sec 
[10/19 11:35:19     39s] (I)       | | | +-Layer assignment (1T)                29.13%  17.85 sec  17.86 sec  0.01 sec  0.01 sec 
[10/19 11:35:19     39s] (I)       | +-Clean cong LA                             0.00%  17.86 sec  17.86 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       +-Export 3D cong map                          0.59%  17.86 sec  17.86 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)       | +-Export 2D cong map                        0.12%  17.86 sec  17.86 sec  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)      ======================= Summary by functions ========================
[10/19 11:35:19     39s] (I)       Lv  Step                                      %      Real       CPU 
[10/19 11:35:19     39s] (I)      ---------------------------------------------------------------------
[10/19 11:35:19     39s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.04 sec 
[10/19 11:35:19     39s] (I)        1  Global Routing                       48.81%  0.02 sec  0.02 sec 
[10/19 11:35:19     39s] (I)        1  Import and model                     27.77%  0.01 sec  0.01 sec 
[10/19 11:35:19     39s] (I)        1  Export 3D cong map                    0.59%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        2  Net group 1                          47.03%  0.02 sec  0.02 sec 
[10/19 11:35:19     39s] (I)        2  Create route DB                      20.96%  0.01 sec  0.01 sec 
[10/19 11:35:19     39s] (I)        2  Create place DB                       3.48%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        2  Create route kernel                   1.87%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        2  Initialization                        0.27%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        2  Others data preparation               0.12%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        2  Export 2D cong map                    0.12%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        3  Phase 1l                             29.60%  0.01 sec  0.01 sec 
[10/19 11:35:19     39s] (I)        3  Import route data (1T)               20.19%  0.01 sec  0.01 sec 
[10/19 11:35:19     39s] (I)        3  Phase 1d                              6.28%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        3  Phase 1a                              4.38%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        3  Import place data                     3.24%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        3  Phase 1b                              1.96%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        3  Generate topology                     1.44%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        3  Phase 1c                              0.98%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        3  Phase 1e                              0.32%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Layer assignment (1T)                29.13%  0.01 sec  0.01 sec 
[10/19 11:35:19     39s] (I)        4  Read blockages ( Layer 1-3 )         12.68%  0.00 sec  0.01 sec 
[10/19 11:35:19     39s] (I)        4  Detoured routing (1T)                 5.96%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Pattern routing (1T)                  3.20%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Model blockage capacity               2.85%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Read nets                             2.17%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Monotonic routing (1T)                1.58%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Read instances and placement          1.09%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Two level Routing                     0.72%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Read prerouted                        0.58%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Pattern Routing Avoiding Blockages    0.23%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Add via demand to 2D                  0.17%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Read unlegalized nets                 0.07%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        5  Read instance blockages              10.70%  0.00 sec  0.01 sec 
[10/19 11:35:19     39s] (I)        5  Initialize 3D capacity                2.52%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        5  Read PG blockages                     0.17%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        5  Two Level Routing (Regular)           0.12%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        5  Two Level Routing (Strong)            0.10%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/19 11:35:19     39s] OPERPROF: Starting HotSpotCal at level 1, MEM:1724.1M, EPOCH TIME: 1697708119.509808
[10/19 11:35:19     39s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:19     39s] [hotspot] |            |   max hotspot | total hotspot |
[10/19 11:35:19     39s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:19     39s] [hotspot] | normalized |          0.00 |          0.00 |
[10/19 11:35:19     39s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:19     39s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:19     39s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/19 11:35:19     39s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1724.1M, EPOCH TIME: 1697708119.510093
[10/19 11:35:19     39s] [hotspot] Hotspot report including placement blocked areas
[10/19 11:35:19     39s] OPERPROF: Starting HotSpotCal at level 1, MEM:1724.1M, EPOCH TIME: 1697708119.510204
[10/19 11:35:19     39s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:19     39s] [hotspot] |            |   max hotspot | total hotspot |
[10/19 11:35:19     39s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:19     39s] [hotspot] | normalized |          0.00 |          0.00 |
[10/19 11:35:19     39s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:19     39s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:19     39s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/19 11:35:19     39s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1724.1M, EPOCH TIME: 1697708119.510393
[10/19 11:35:19     39s] Reported timing to dir ../reports/par/timingReports/opt_design/
[10/19 11:35:19     39s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1362.0M, totSessionCpu=0:00:39 **
[10/19 11:35:19     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1686.1M, EPOCH TIME: 1697708119.517525
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:19     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1686.1M, EPOCH TIME: 1697708119.523008
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 184.944 | 184.944 | 189.052 | 192.053 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1703.6M, EPOCH TIME: 1697708119.662619
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:19     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1703.6M, EPOCH TIME: 1697708119.668834
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] Density: 78.129%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:1703.6M, EPOCH TIME: 1697708119.672219
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:19     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1703.6M, EPOCH TIME: 1697708119.676376
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1364.4M, totSessionCpu=0:00:39 **
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:19     39s] Deleting Lib Analyzer.
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:19     39s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/19 11:35:19     39s] Type 'man IMPOPT-3195' for more detail.
[10/19 11:35:19     39s] *** Finished optDesign ***
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:20.0 real=0:00:20.2)
[10/19 11:35:19     39s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[10/19 11:35:19     39s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[10/19 11:35:19     39s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.9 real=0:00:01.9)
[10/19 11:35:19     39s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:05.5 real=0:00:05.5)
[10/19 11:35:19     39s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[10/19 11:35:19     39s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:35:19     39s] clean pInstBBox. size 0
[10/19 11:35:19     39s] All LLGs are deleted
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1703.6M, EPOCH TIME: 1697708119.706316
[10/19 11:35:19     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1703.6M, EPOCH TIME: 1697708119.706407
[10/19 11:35:19     39s] Disable CTE adjustment.
[10/19 11:35:19     39s] Info: pop threads available for lower-level modules during optimization.
[10/19 11:35:19     39s] #optDebug: fT-D <X 1 0 0 0>
[10/19 11:35:19     39s] VSMManager cleared!
[10/19 11:35:19     39s] **place_opt_design ... cpu = 0:00:19, real = 0:00:20, mem = 1672.6M **
[10/19 11:35:19     39s] *** Finished GigaPlace ***
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s] *** Summary of all messages that are not suppressed in this session:
[10/19 11:35:19     39s] Severity  ID               Count  Summary                                  
[10/19 11:35:19     39s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[10/19 11:35:19     39s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[10/19 11:35:19     39s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[10/19 11:35:19     39s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[10/19 11:35:19     39s] *** Message Summary: 5 warning(s), 2 error(s)
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s] *** place_opt_design #1 [finish] : cpu/real = 0:00:18.7/0:00:19.8 (0.9), totSession cpu/real = 0:00:39.4/0:00:41.1 (1.0), mem = 1672.6M
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s] =============================================================================================
[10/19 11:35:19     39s]  Final TAT Report : place_opt_design #1                                         21.35-s114_1
[10/19 11:35:19     39s] =============================================================================================
[10/19 11:35:19     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:19     39s] ---------------------------------------------------------------------------------------------
[10/19 11:35:19     39s] [ InitOpt                ]      1   0:00:03.4  (  17.0 % )     0:00:03.8 /  0:00:03.8    1.0
[10/19 11:35:19     39s] [ GlobalOpt              ]      1   0:00:01.7  (   8.7 % )     0:00:01.7 /  0:00:01.7    1.0
[10/19 11:35:19     39s] [ DrvOpt                 ]      3   0:00:02.1  (  10.6 % )     0:00:02.1 /  0:00:02.1    1.0
[10/19 11:35:19     39s] [ SimplifyNetlist        ]      1   0:00:01.7  (   8.4 % )     0:00:01.7 /  0:00:01.7    1.0
[10/19 11:35:19     39s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[10/19 11:35:19     39s] [ AreaOpt                ]      2   0:00:01.8  (   9.3 % )     0:00:01.9 /  0:00:01.9    1.0
[10/19 11:35:19     39s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[10/19 11:35:19     39s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.3 % )     0:00:00.5 /  0:00:00.5    0.9
[10/19 11:35:19     39s] [ DrvReport              ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.7
[10/19 11:35:19     39s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.0
[10/19 11:35:19     39s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/19 11:35:19     39s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     39s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:35:19     39s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     39s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     39s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     39s] [ GlobalPlace            ]      1   0:00:01.8  (   9.2 % )     0:00:01.8 /  0:00:00.8    0.4
[10/19 11:35:19     39s] [ IncrReplace            ]      1   0:00:05.5  (  27.9 % )     0:00:05.8 /  0:00:05.8    1.0
[10/19 11:35:19     39s] [ RefinePlace            ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[10/19 11:35:19     39s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:19     39s] [ ExtractRC              ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[10/19 11:35:19     39s] [ TimingUpdate           ]     27   0:00:00.3  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[10/19 11:35:19     39s] [ FullDelayCalc          ]      3   0:00:00.5  (   2.6 % )     0:00:00.5 /  0:00:00.5    1.0
[10/19 11:35:19     39s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[10/19 11:35:19     39s] [ GenerateReports        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.6
[10/19 11:35:19     39s] [ MISC                   ]          0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    0.9
[10/19 11:35:19     39s] ---------------------------------------------------------------------------------------------
[10/19 11:35:19     39s]  place_opt_design #1 TOTAL          0:00:19.8  ( 100.0 % )     0:00:19.8 /  0:00:18.7    0.9
[10/19 11:35:19     39s] ---------------------------------------------------------------------------------------------
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s] <CMD> checkPlace -ignoreOutOfCore ../reports/par/top.checkPlace
[10/19 11:35:19     39s] OPERPROF: Starting checkPlace at level 1, MEM:1672.6M, EPOCH TIME: 1697708119.727839
[10/19 11:35:19     39s] Processing tracks to init pin-track alignment.
[10/19 11:35:19     39s] z: 2, totalTracks: 1
[10/19 11:35:19     39s] z: 4, totalTracks: 1
[10/19 11:35:19     39s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:19     39s] All LLGs are deleted
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1672.6M, EPOCH TIME: 1697708119.730173
[10/19 11:35:19     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1697708119.730412
[10/19 11:35:19     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1672.6M, EPOCH TIME: 1697708119.730469
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1672.6M, EPOCH TIME: 1697708119.730582
[10/19 11:35:19     39s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:19     39s] Core basic site is core_l_5v
[10/19 11:35:19     39s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1672.6M, EPOCH TIME: 1697708119.734663
[10/19 11:35:19     39s] After signature check, allow fast init is false, keep pre-filter is true.
[10/19 11:35:19     39s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/19 11:35:19     39s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1697708119.734833
[10/19 11:35:19     39s] SiteArray: non-trimmed site array dimensions = 8 x 743
[10/19 11:35:19     39s] SiteArray: use 32,768 bytes
[10/19 11:35:19     39s] SiteArray: current memory after site array memory allocation 1672.6M
[10/19 11:35:19     39s] SiteArray: FP blocked sites are writable
[10/19 11:35:19     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:19     39s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1672.6M, EPOCH TIME: 1697708119.735249
[10/19 11:35:19     39s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1697708119.735402
[10/19 11:35:19     39s] SiteArray: number of non floorplan blocked sites for llg default is 5944
[10/19 11:35:19     39s] Atter site array init, number of instance map data is 0.
[10/19 11:35:19     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1672.6M, EPOCH TIME: 1697708119.735987
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:19     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1672.6M, EPOCH TIME: 1697708119.736121
[10/19 11:35:19     39s] Begin checking placement ... (start mem=1672.6M, init mem=1672.6M)
[10/19 11:35:19     39s] Begin checking exclusive groups violation ...
[10/19 11:35:19     39s] There are 0 groups to check, max #box is 0, total #box is 0
[10/19 11:35:19     39s] Finished checking exclusive groups violations. Found 0 Vio.
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s] Running CheckPlace using 1 thread in normal mode...
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s] ...checkPlace normal is done!
[10/19 11:35:19     39s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1672.6M, EPOCH TIME: 1697708119.742010
[10/19 11:35:19     39s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1697708119.742281
[10/19 11:35:19     39s] *info: Placed = 388           
[10/19 11:35:19     39s] *info: Unplaced = 0           
[10/19 11:35:19     39s] Placement Density:78.13%(67617/86545)
[10/19 11:35:19     39s] Placement Density (including fixed std cells):78.13%(67617/86545)
[10/19 11:35:19     39s] All LLGs are deleted
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:388).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1672.6M, EPOCH TIME: 1697708119.745229
[10/19 11:35:19     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1697708119.745432
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1672.6M)
[10/19 11:35:19     39s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.018, MEM:1672.6M, EPOCH TIME: 1697708119.746277
[10/19 11:35:19     39s] <CMD> timeDesign -preCTS -outDir ../reports/par/timingReports/
[10/19 11:35:19     39s] #optDebug: fT-S <1 1 0 0 0>
[10/19 11:35:19     39s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:39.5/0:00:41.1 (1.0), mem = 1672.6M
[10/19 11:35:19     39s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1672.6M, EPOCH TIME: 1697708119.763469
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] All LLGs are deleted
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1672.6M, EPOCH TIME: 1697708119.763537
[10/19 11:35:19     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1697708119.763579
[10/19 11:35:19     39s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1697708119.763636
[10/19 11:35:19     39s] Start to check current routing status for nets...
[10/19 11:35:19     39s] All nets are already routed correctly.
[10/19 11:35:19     39s] End to check current routing status for nets (mem=1672.6M)
[10/19 11:35:19     39s] All LLGs are deleted
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1672.6M, EPOCH TIME: 1697708119.768901
[10/19 11:35:19     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1697708119.769147
[10/19 11:35:19     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1672.6M, EPOCH TIME: 1697708119.769275
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1672.6M, EPOCH TIME: 1697708119.769379
[10/19 11:35:19     39s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:19     39s] Core basic site is core_l_5v
[10/19 11:35:19     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1672.6M, EPOCH TIME: 1697708119.773325
[10/19 11:35:19     39s] After signature check, allow fast init is false, keep pre-filter is true.
[10/19 11:35:19     39s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/19 11:35:19     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1697708119.773475
[10/19 11:35:19     39s] SiteArray: non-trimmed site array dimensions = 8 x 743
[10/19 11:35:19     39s] SiteArray: use 32,768 bytes
[10/19 11:35:19     39s] SiteArray: current memory after site array memory allocation 1672.6M
[10/19 11:35:19     39s] SiteArray: FP blocked sites are writable
[10/19 11:35:19     39s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1672.6M, EPOCH TIME: 1697708119.773899
[10/19 11:35:19     39s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1697708119.774053
[10/19 11:35:19     39s] SiteArray: number of non floorplan blocked sites for llg default is 5944
[10/19 11:35:19     39s] Atter site array init, number of instance map data is 0.
[10/19 11:35:19     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1672.6M, EPOCH TIME: 1697708119.774639
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:19     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1672.6M, EPOCH TIME: 1697708119.774828
[10/19 11:35:19     39s] All LLGs are deleted
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1672.6M, EPOCH TIME: 1697708119.775425
[10/19 11:35:19     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1672.6M, EPOCH TIME: 1697708119.775614
[10/19 11:35:19     39s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 184.944 | 184.944 | 189.052 | 192.053 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/19 11:35:19     39s] All LLGs are deleted
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1672.8M, EPOCH TIME: 1697708119.890719
[10/19 11:35:19     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1672.8M, EPOCH TIME: 1697708119.891038
[10/19 11:35:19     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1672.8M, EPOCH TIME: 1697708119.891202
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1672.8M, EPOCH TIME: 1697708119.891336
[10/19 11:35:19     39s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:19     39s] Core basic site is core_l_5v
[10/19 11:35:19     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1672.8M, EPOCH TIME: 1697708119.895362
[10/19 11:35:19     39s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:19     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:19     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1672.8M, EPOCH TIME: 1697708119.895524
[10/19 11:35:19     39s] Fast DP-INIT is on for default
[10/19 11:35:19     39s] Atter site array init, number of instance map data is 0.
[10/19 11:35:19     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1672.8M, EPOCH TIME: 1697708119.896406
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:19     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1672.8M, EPOCH TIME: 1697708119.896590
[10/19 11:35:19     39s] All LLGs are deleted
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1672.8M, EPOCH TIME: 1697708119.897207
[10/19 11:35:19     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1672.8M, EPOCH TIME: 1697708119.897404
[10/19 11:35:19     39s] Density: 78.129%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------------
All LLGs are deleted
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1672.8M, EPOCH TIME: 1697708119.900265
[10/19 11:35:19     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1672.8M, EPOCH TIME: 1697708119.900470
[10/19 11:35:19     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1672.8M, EPOCH TIME: 1697708119.900585
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1672.8M, EPOCH TIME: 1697708119.900665
[10/19 11:35:19     39s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:19     39s] Core basic site is core_l_5v
[10/19 11:35:19     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1672.8M, EPOCH TIME: 1697708119.904312
[10/19 11:35:19     39s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:19     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:19     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1672.8M, EPOCH TIME: 1697708119.904450
[10/19 11:35:19     39s] Fast DP-INIT is on for default
[10/19 11:35:19     39s] Atter site array init, number of instance map data is 0.
[10/19 11:35:19     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1672.8M, EPOCH TIME: 1697708119.905271
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:19     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1672.8M, EPOCH TIME: 1697708119.905442
[10/19 11:35:19     39s] All LLGs are deleted
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1672.8M, EPOCH TIME: 1697708119.905996
[10/19 11:35:19     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1672.8M, EPOCH TIME: 1697708119.906184
[10/19 11:35:19     39s] Reported timing to dir ../reports/par/timingReports/
[10/19 11:35:19     39s] Total CPU time: 0.12 sec
[10/19 11:35:19     39s] Total Real time: 0.0 sec
[10/19 11:35:19     39s] Total Memory Usage: 1672.773438 Mbytes
[10/19 11:35:19     39s] Info: pop threads available for lower-level modules during optimization.
[10/19 11:35:19     39s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.1/0:00:00.2 (0.8), totSession cpu/real = 0:00:39.6/0:00:41.2 (1.0), mem = 1672.8M
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s] =============================================================================================
[10/19 11:35:19     39s]  Final TAT Report : timeDesign #1                                               21.35-s114_1
[10/19 11:35:19     39s] =============================================================================================
[10/19 11:35:19     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:19     39s] ---------------------------------------------------------------------------------------------
[10/19 11:35:19     39s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     39s] [ OptSummaryReport       ]      1   0:00:00.0  (  20.3 % )     0:00:00.1 /  0:00:00.1    0.7
[10/19 11:35:19     39s] [ DrvReport              ]      1   0:00:00.0  (  22.5 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:35:19     39s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:19     39s] [ TimingReport           ]      1   0:00:00.0  (   8.7 % )     0:00:00.0 /  0:00:00.0    1.4
[10/19 11:35:19     39s] [ GenerateReports        ]      1   0:00:00.1  (  35.8 % )     0:00:00.1 /  0:00:00.0    0.7
[10/19 11:35:19     39s] [ MISC                   ]          0:00:00.0  (  12.6 % )     0:00:00.0 /  0:00:00.0    1.5
[10/19 11:35:19     39s] ---------------------------------------------------------------------------------------------
[10/19 11:35:19     39s]  timeDesign #1 TOTAL                0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    0.8
[10/19 11:35:19     39s] ---------------------------------------------------------------------------------------------
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s] <CMD> timeDesign -preCTS -hold -outDir ../reports/par/timingReports/
[10/19 11:35:19     39s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:39.6/0:00:41.2 (1.0), mem = 1672.8M
[10/19 11:35:19     39s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1649.3M, EPOCH TIME: 1697708119.946751
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] All LLGs are deleted
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1649.3M, EPOCH TIME: 1697708119.946839
[10/19 11:35:19     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1649.3M, EPOCH TIME: 1697708119.946882
[10/19 11:35:19     39s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1649.3M, EPOCH TIME: 1697708119.946967
[10/19 11:35:19     39s] Start to check current routing status for nets...
[10/19 11:35:19     39s] All nets are already routed correctly.
[10/19 11:35:19     39s] End to check current routing status for nets (mem=1649.3M)
[10/19 11:35:19     39s] All LLGs are deleted
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1649.3M, EPOCH TIME: 1697708119.953363
[10/19 11:35:19     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1649.3M, EPOCH TIME: 1697708119.953618
[10/19 11:35:19     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1649.3M, EPOCH TIME: 1697708119.953742
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1649.3M, EPOCH TIME: 1697708119.953856
[10/19 11:35:19     39s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:19     39s] Core basic site is core_l_5v
[10/19 11:35:19     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1649.3M, EPOCH TIME: 1697708119.957808
[10/19 11:35:19     39s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:19     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:19     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1649.3M, EPOCH TIME: 1697708119.957958
[10/19 11:35:19     39s] Fast DP-INIT is on for default
[10/19 11:35:19     39s] Atter site array init, number of instance map data is 0.
[10/19 11:35:19     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1649.3M, EPOCH TIME: 1697708119.958816
[10/19 11:35:19     39s] 
[10/19 11:35:19     39s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:19     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1649.3M, EPOCH TIME: 1697708119.958996
[10/19 11:35:19     39s] All LLGs are deleted
[10/19 11:35:19     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:19     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1649.3M, EPOCH TIME: 1697708119.959575
[10/19 11:35:19     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1649.3M, EPOCH TIME: 1697708119.959769
[10/19 11:35:19     39s] Starting delay calculation for Hold views
[10/19 11:35:20     39s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:35:20     39s] #################################################################################
[10/19 11:35:20     39s] # Design Stage: PreRoute
[10/19 11:35:20     39s] # Design Name: top
[10/19 11:35:20     39s] # Design Mode: 250nm
[10/19 11:35:20     39s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:35:20     39s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:35:20     39s] # Signoff Settings: SI Off 
[10/19 11:35:20     39s] #################################################################################
[10/19 11:35:20     39s] Calculate delays in BcWc mode...
[10/19 11:35:20     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 1667.6M, InitMEM = 1667.6M)
[10/19 11:35:20     39s] Start delay calculation (fullDC) (1 T). (MEM=1667.57)
[10/19 11:35:20     39s] *** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
[10/19 11:35:20     39s] End AAE Lib Interpolated Model. (MEM=1667.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:20     39s] Total number of fetched objects 402
[10/19 11:35:20     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:20     39s] End delay calculation. (MEM=1697.53 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:20     39s] End delay calculation (fullDC). (MEM=1697.53 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:20     39s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1697.5M) ***
[10/19 11:35:20     39s] Turning on fast DC mode.
[10/19 11:35:20     39s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:39.9 mem=1697.5M)
[10/19 11:35:20     39s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 av_bc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.245  |  0.303  | -0.245  |  0.828  |   N/A   |  0.000  |
|           TNS (ns):| -2.184  |  0.000  | -2.184  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    9    |    0    |    9    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/19 11:35:20     39s] All LLGs are deleted
[10/19 11:35:20     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1651.6M, EPOCH TIME: 1697708120.274937
[10/19 11:35:20     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1651.6M, EPOCH TIME: 1697708120.275208
[10/19 11:35:20     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1651.6M, EPOCH TIME: 1697708120.275337
[10/19 11:35:20     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1651.6M, EPOCH TIME: 1697708120.275473
[10/19 11:35:20     39s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:20     39s] Core basic site is core_l_5v
[10/19 11:35:20     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1651.6M, EPOCH TIME: 1697708120.279542
[10/19 11:35:20     39s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:20     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:20     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1651.6M, EPOCH TIME: 1697708120.279702
[10/19 11:35:20     39s] Fast DP-INIT is on for default
[10/19 11:35:20     39s] Atter site array init, number of instance map data is 0.
[10/19 11:35:20     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1651.6M, EPOCH TIME: 1697708120.280579
[10/19 11:35:20     39s] 
[10/19 11:35:20     39s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:20     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1651.6M, EPOCH TIME: 1697708120.280777
[10/19 11:35:20     39s] All LLGs are deleted
[10/19 11:35:20     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1651.6M, EPOCH TIME: 1697708120.281394
[10/19 11:35:20     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1651.6M, EPOCH TIME: 1697708120.281583
[10/19 11:35:20     39s] Density: 78.129%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------------
All LLGs are deleted
[10/19 11:35:20     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1651.6M, EPOCH TIME: 1697708120.284446
[10/19 11:35:20     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1651.6M, EPOCH TIME: 1697708120.284648
[10/19 11:35:20     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1651.6M, EPOCH TIME: 1697708120.284772
[10/19 11:35:20     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1651.6M, EPOCH TIME: 1697708120.284853
[10/19 11:35:20     39s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:20     39s] Core basic site is core_l_5v
[10/19 11:35:20     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1651.6M, EPOCH TIME: 1697708120.288456
[10/19 11:35:20     39s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:20     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:20     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1651.6M, EPOCH TIME: 1697708120.288590
[10/19 11:35:20     39s] Fast DP-INIT is on for default
[10/19 11:35:20     39s] Atter site array init, number of instance map data is 0.
[10/19 11:35:20     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1651.6M, EPOCH TIME: 1697708120.289399
[10/19 11:35:20     39s] 
[10/19 11:35:20     39s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:20     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1651.6M, EPOCH TIME: 1697708120.289571
[10/19 11:35:20     39s] All LLGs are deleted
[10/19 11:35:20     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1651.6M, EPOCH TIME: 1697708120.290125
[10/19 11:35:20     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1651.6M, EPOCH TIME: 1697708120.290305
[10/19 11:35:20     39s] Reported timing to dir ../reports/par/timingReports/
[10/19 11:35:20     39s] Total CPU time: 0.38 sec
[10/19 11:35:20     39s] Total Real time: 1.0 sec
[10/19 11:35:20     39s] Total Memory Usage: 1632.035156 Mbytes
[10/19 11:35:20     39s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (0.9), totSession cpu/real = 0:00:40.0/0:00:41.7 (1.0), mem = 1632.0M
[10/19 11:35:20     39s] 
[10/19 11:35:20     39s] =============================================================================================
[10/19 11:35:20     39s]  Final TAT Report : timeDesign #2                                               21.35-s114_1
[10/19 11:35:20     39s] =============================================================================================
[10/19 11:35:20     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:20     39s] ---------------------------------------------------------------------------------------------
[10/19 11:35:20     39s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:20     39s] [ OptSummaryReport       ]      1   0:00:00.0  (   7.6 % )     0:00:00.3 /  0:00:00.3    0.9
[10/19 11:35:20     39s] [ TimingUpdate           ]      1   0:00:00.1  (  25.9 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:35:20     39s] [ FullDelayCalc          ]      1   0:00:00.1  (  32.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:20     39s] [ TimingReport           ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.6
[10/19 11:35:20     39s] [ GenerateReports        ]      1   0:00:00.1  (  14.6 % )     0:00:00.1 /  0:00:00.0    0.5
[10/19 11:35:20     39s] [ MISC                   ]          0:00:00.1  (  16.2 % )     0:00:00.1 /  0:00:00.1    1.1
[10/19 11:35:20     39s] ---------------------------------------------------------------------------------------------
[10/19 11:35:20     39s]  timeDesign #2 TOTAL                0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    0.9
[10/19 11:35:20     39s] ---------------------------------------------------------------------------------------------
[10/19 11:35:20     39s] 
[10/19 11:35:20     39s] <CMD> delete_ccopt_clock_tree_spec
[10/19 11:35:20     39s] <CMD> create_ccopt_clock_tree_spec -file ../results/par/ccopt.spec
[10/19 11:35:20     39s] Creating clock tree spec for modes (timing configs): cm
[10/19 11:35:20     39s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[10/19 11:35:20     39s] 
[10/19 11:35:20     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:20     39s] Summary for sequential cells identification: 
[10/19 11:35:20     39s]   Identified SBFF number: 64
[10/19 11:35:20     39s]   Identified MBFF number: 0
[10/19 11:35:20     39s]   Identified SB Latch number: 0
[10/19 11:35:20     39s]   Identified MB Latch number: 0
[10/19 11:35:20     39s]   Not identified SBFF number: 0
[10/19 11:35:20     39s]   Not identified MBFF number: 0
[10/19 11:35:20     39s]   Not identified SB Latch number: 0
[10/19 11:35:20     39s]   Not identified MB Latch number: 0
[10/19 11:35:20     39s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:20     39s]  Visiting view : av_wc
[10/19 11:35:20     39s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:20     39s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:20     39s]  Visiting view : av_bc
[10/19 11:35:20     39s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:20     39s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:20     39s] TLC MultiMap info (StdDelay):
[10/19 11:35:20     39s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:35:20     39s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:35:20     39s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:35:20     39s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:35:20     39s]  Setting StdDelay to: 184.6ps
[10/19 11:35:20     39s] 
[10/19 11:35:20     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:20     39s] Reset timing graph...
[10/19 11:35:20     39s] Ignoring AAE DB Resetting ...
[10/19 11:35:20     39s] Reset timing graph done.
[10/19 11:35:20     39s] Ignoring AAE DB Resetting ...
[10/19 11:35:20     40s] Analyzing clock structure...
[10/19 11:35:20     40s] Analyzing clock structure done.
[10/19 11:35:20     40s] Reset timing graph...
[10/19 11:35:20     40s] Ignoring AAE DB Resetting ...
[10/19 11:35:20     40s] Reset timing graph done.
[10/19 11:35:20     40s] Wrote: ../results/par/ccopt.spec
[10/19 11:35:20     40s] <CMD> get_ccopt_clock_trees
[10/19 11:35:20     40s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[10/19 11:35:20     40s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[10/19 11:35:20     40s] <CMD> create_ccopt_clock_tree -name CLK_ext -source clk -no_skew_group
[10/19 11:35:20     40s] Extracting original clock gating for CLK_ext...
[10/19 11:35:20     40s]   clock_tree CLK_ext contains 147 sinks and 0 clock gates.
[10/19 11:35:20     40s] Extracting original clock gating for CLK_ext done.
[10/19 11:35:20     40s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner dc_wc -early -clock_tree CLK_ext 5.000
[10/19 11:35:20     40s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner dc_wc -late -clock_tree CLK_ext 5.000
[10/19 11:35:20     40s] <CMD> set_ccopt_property clock_period -pin clk 200
[10/19 11:35:20     40s] <CMD> set_ccopt_property timing_connectivity_info {}
[10/19 11:35:20     40s] <CMD> create_ccopt_skew_group -name CLK_ext/cm -sources clk -auto_sinks
[10/19 11:35:20     40s] The skew group CLK_ext/cm was created. It contains 147 sinks and 1 sources.
[10/19 11:35:20     40s] <CMD> set_ccopt_property include_source_latency -skew_group CLK_ext/cm true
[10/19 11:35:20     40s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK_ext/cm CLK_ext
[10/19 11:35:20     40s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK_ext/cm cm
[10/19 11:35:20     40s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK_ext/cm {dc_wc dc_bc}
[10/19 11:35:20     40s] <CMD> check_ccopt_clock_tree_convergence
[10/19 11:35:20     40s] Checking clock tree convergence...
[10/19 11:35:20     40s] Checking clock tree convergence done.
[10/19 11:35:20     40s] <CMD> get_ccopt_property auto_design_state_for_ilms
[10/19 11:35:20     40s] <CMD> set_ccopt_property allow_resize_of_dont_touch_cells false
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-2033):	The property allow_resize_of_dont_touch_cells is obsolete. The value is not stored, and setting the value has no effect.
[10/19 11:35:20     40s] Remove references to this property from any scripts.
[10/19 11:35:20     40s] <CMD> set_ccopt_property max_fanout 10
[10/19 11:35:20     40s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[10/19 11:35:20     40s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[10/19 11:35:20     40s] <CMD> ccopt_design -cts
[10/19 11:35:20     40s] #% Begin ccopt_design (date=10/19 11:35:20, mem=1299.1M)
[10/19 11:35:20     40s] Turning off fast DC mode.
[10/19 11:35:20     40s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:40.1/0:00:41.8 (1.0), mem = 1635.1M
[10/19 11:35:20     40s] Runtime...
[10/19 11:35:20     40s] **INFO: User's settings:
[10/19 11:35:20     40s] setNanoRouteMode -drouteAutoStop                  false
[10/19 11:35:20     40s] setNanoRouteMode -drouteUseMinSpacingForBlockage  false
[10/19 11:35:20     40s] setNanoRouteMode -drouteUseMultiCutViaEffort      high
[10/19 11:35:20     40s] setNanoRouteMode -extractThirdPartyCompatible     false
[10/19 11:35:20     40s] setNanoRouteMode -grouteExpTdStdDelay             184.6
[10/19 11:35:20     40s] setNanoRouteMode -routeAntennaCellName            ANTENNACELL2L5V
[10/19 11:35:20     40s] setNanoRouteMode -routeBottomRoutingLayer         1
[10/19 11:35:20     40s] setNanoRouteMode -routeInsertAntennaDiode         true
[10/19 11:35:20     40s] setNanoRouteMode -routeTopRoutingLayer            3
[10/19 11:35:20     40s] setNanoRouteMode -timingEngine                    {}
[10/19 11:35:20     40s] setDesignMode -process                            250
[10/19 11:35:20     40s] setExtractRCMode -coupling_c_th                   3
[10/19 11:35:20     40s] setExtractRCMode -engine                          preRoute
[10/19 11:35:20     40s] setExtractRCMode -relative_c_th                   0.03
[10/19 11:35:20     40s] setExtractRCMode -total_c_th                      5
[10/19 11:35:20     40s] setDelayCalMode -enable_high_fanout               true
[10/19 11:35:20     40s] setDelayCalMode -engine                           aae
[10/19 11:35:20     40s] setDelayCalMode -ignoreNetLoad                    false
[10/19 11:35:20     40s] setDelayCalMode -socv_accuracy_mode               low
[10/19 11:35:20     40s] setPlaceMode -place_detail_preroute_as_obs        {}
[10/19 11:35:20     40s] setPlaceMode -place_global_clock_gate_aware       true
[10/19 11:35:20     40s] setPlaceMode -place_global_cong_effort            high
[10/19 11:35:20     40s] setPlaceMode -place_global_place_io_pins          false
[10/19 11:35:20     40s] setRouteMode -earlyGlobalMaxRouteLayer            3
[10/19 11:35:20     40s] setRouteMode -earlyGlobalMinRouteLayer            1
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[10/19 11:35:20     40s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[10/19 11:35:20     40s] Set place::cacheFPlanSiteMark to 1
[10/19 11:35:20     40s] CCOpt::Phase::Initialization...
[10/19 11:35:20     40s] Check Prerequisites...
[10/19 11:35:20     40s] Leaving CCOpt scope - CheckPlace...
[10/19 11:35:20     40s] OPERPROF: Starting checkPlace at level 1, MEM:1635.1M, EPOCH TIME: 1697708120.525355
[10/19 11:35:20     40s] Processing tracks to init pin-track alignment.
[10/19 11:35:20     40s] z: 2, totalTracks: 1
[10/19 11:35:20     40s] z: 4, totalTracks: 1
[10/19 11:35:20     40s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:20     40s] All LLGs are deleted
[10/19 11:35:20     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1635.1M, EPOCH TIME: 1697708120.527725
[10/19 11:35:20     40s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1635.1M, EPOCH TIME: 1697708120.527991
[10/19 11:35:20     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1635.1M, EPOCH TIME: 1697708120.528051
[10/19 11:35:20     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1635.1M, EPOCH TIME: 1697708120.528165
[10/19 11:35:20     40s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:20     40s] Core basic site is core_l_5v
[10/19 11:35:20     40s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1635.1M, EPOCH TIME: 1697708120.528294
[10/19 11:35:20     40s] After signature check, allow fast init is false, keep pre-filter is true.
[10/19 11:35:20     40s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/19 11:35:20     40s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1635.1M, EPOCH TIME: 1697708120.528413
[10/19 11:35:20     40s] SiteArray: non-trimmed site array dimensions = 8 x 743
[10/19 11:35:20     40s] SiteArray: use 32,768 bytes
[10/19 11:35:20     40s] SiteArray: current memory after site array memory allocation 1635.1M
[10/19 11:35:20     40s] SiteArray: FP blocked sites are writable
[10/19 11:35:20     40s] SiteArray: number of non floorplan blocked sites for llg default is 5944
[10/19 11:35:20     40s] Atter site array init, number of instance map data is 0.
[10/19 11:35:20     40s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:1635.1M, EPOCH TIME: 1697708120.528814
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:20     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1635.1M, EPOCH TIME: 1697708120.528946
[10/19 11:35:20     40s] Begin checking placement ... (start mem=1635.1M, init mem=1635.1M)
[10/19 11:35:20     40s] Begin checking exclusive groups violation ...
[10/19 11:35:20     40s] There are 0 groups to check, max #box is 0, total #box is 0
[10/19 11:35:20     40s] Finished checking exclusive groups violations. Found 0 Vio.
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] Running CheckPlace using 1 thread in normal mode...
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] ...checkPlace normal is done!
[10/19 11:35:20     40s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1635.1M, EPOCH TIME: 1697708120.531818
[10/19 11:35:20     40s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1635.1M, EPOCH TIME: 1697708120.532072
[10/19 11:35:20     40s] *info: Placed = 388           
[10/19 11:35:20     40s] *info: Unplaced = 0           
[10/19 11:35:20     40s] Placement Density:78.13%(67617/86545)
[10/19 11:35:20     40s] Placement Density (including fixed std cells):78.13%(67617/86545)
[10/19 11:35:20     40s] All LLGs are deleted
[10/19 11:35:20     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:388).
[10/19 11:35:20     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1635.1M, EPOCH TIME: 1697708120.532326
[10/19 11:35:20     40s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1635.1M, EPOCH TIME: 1697708120.532521
[10/19 11:35:20     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1635.1M)
[10/19 11:35:20     40s] OPERPROF: Finished checkPlace at level 1, CPU:0.000, REAL:0.008, MEM:1635.1M, EPOCH TIME: 1697708120.533308
[10/19 11:35:20     40s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:20     40s] Innovus will update I/O latencies
[10/19 11:35:20     40s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:20     40s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:20     40s] Info: 1 threads available for lower-level modules during optimization.
[10/19 11:35:20     40s] Executing ccopt post-processing.
[10/19 11:35:20     40s] Synthesizing clock trees with CCOpt...
[10/19 11:35:20     40s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:40.2/0:00:41.9 (1.0), mem = 1635.1M
[10/19 11:35:20     40s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/19 11:35:20     40s] CCOpt::Phase::PreparingToBalance...
[10/19 11:35:20     40s] Leaving CCOpt scope - Initializing power interface...
[10/19 11:35:20     40s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] Positive (advancing) pin insertion delays
[10/19 11:35:20     40s] =========================================
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] Found 0 advancing pin insertion delay (0.000% of 147 clock tree sinks)
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] Negative (delaying) pin insertion delays
[10/19 11:35:20     40s] ========================================
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] Found 0 delaying pin insertion delay (0.000% of 147 clock tree sinks)
[10/19 11:35:20     40s] Notify start of optimization...
[10/19 11:35:20     40s] Notify start of optimization done.
[10/19 11:35:20     40s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[10/19 11:35:20     40s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1635.1M, EPOCH TIME: 1697708120.537181
[10/19 11:35:20     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] All LLGs are deleted
[10/19 11:35:20     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1635.1M, EPOCH TIME: 1697708120.537255
[10/19 11:35:20     40s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1635.1M, EPOCH TIME: 1697708120.537296
[10/19 11:35:20     40s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1635.1M, EPOCH TIME: 1697708120.537411
[10/19 11:35:20     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.2 mem=1635.1M
[10/19 11:35:20     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.2 mem=1635.1M
[10/19 11:35:20     40s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1635.10 MB )
[10/19 11:35:20     40s] (I)      ====================== Layers =======================
[10/19 11:35:20     40s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:20     40s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:20     40s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:20     40s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:20     40s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:20     40s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:20     40s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:20     40s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:20     40s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:20     40s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:20     40s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:20     40s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:20     40s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:20     40s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:20     40s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:20     40s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:20     40s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:20     40s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:20     40s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:20     40s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:20     40s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:20     40s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:20     40s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:20     40s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:20     40s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:20     40s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:20     40s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:20     40s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:20     40s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:20     40s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:20     40s] (I)      Started Import and model ( Curr Mem: 1635.10 MB )
[10/19 11:35:20     40s] (I)      Default pattern map key = top_default.
[10/19 11:35:20     40s] (I)      == Non-default Options ==
[10/19 11:35:20     40s] (I)      Maximum routing layer                              : 3
[10/19 11:35:20     40s] (I)      Minimum routing layer                              : 1
[10/19 11:35:20     40s] (I)      Number of threads                                  : 1
[10/19 11:35:20     40s] (I)      Method to set GCell size                           : row
[10/19 11:35:20     40s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:20     40s] (I)      Use row-based GCell size
[10/19 11:35:20     40s] (I)      Use row-based GCell align
[10/19 11:35:20     40s] (I)      layer 0 area = 0
[10/19 11:35:20     40s] (I)      layer 1 area = 0
[10/19 11:35:20     40s] (I)      layer 2 area = 0
[10/19 11:35:20     40s] (I)      GCell unit size   : 10400
[10/19 11:35:20     40s] (I)      GCell multiplier  : 1
[10/19 11:35:20     40s] (I)      GCell row height  : 10400
[10/19 11:35:20     40s] (I)      Actual row height : 10400
[10/19 11:35:20     40s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:20     40s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:20     40s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:20     40s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:20     40s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:20     40s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:20     40s] (I)      ================ Default via ================
[10/19 11:35:20     40s] (I)      +---+------------------+--------------------+
[10/19 11:35:20     40s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:20     40s] (I)      +---+------------------+--------------------+
[10/19 11:35:20     40s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:20     40s] (I)      | 2 |    2  VIA2_C_via |   10  VIA2_CV1_via |
[10/19 11:35:20     40s] (I)      | 3 |    3  VIA3_C_via |   13  VIA3_CH2_via |
[10/19 11:35:20     40s] (I)      +---+------------------+--------------------+
[10/19 11:35:20     40s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:20     40s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:20     40s] [NR-eGR] Read 0 other shapes
[10/19 11:35:20     40s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:20     40s] [NR-eGR] #Instance Blockages : 18311
[10/19 11:35:20     40s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:20     40s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:20     40s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:20     40s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:20     40s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:20     40s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:20     40s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/19 11:35:20     40s] [NR-eGR] Read 402 nets ( ignored 0 )
[10/19 11:35:20     40s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:20     40s] (I)      Read Num Blocks=18678  Num Prerouted Wires=0  Num CS=0
[10/19 11:35:20     40s] (I)      Layer 0 (H) : #blockages 18446 : #preroutes 0
[10/19 11:35:20     40s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[10/19 11:35:20     40s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 0
[10/19 11:35:20     40s] (I)      Number of ignored nets                =      0
[10/19 11:35:20     40s] (I)      Number of connected nets              =      0
[10/19 11:35:20     40s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/19 11:35:20     40s] (I)      Number of clock nets                  =      1.  Ignored: No
[10/19 11:35:20     40s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:20     40s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:20     40s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:20     40s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:20     40s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:20     40s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:20     40s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:20     40s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[10/19 11:35:20     40s] (I)      Ndr track 0 does not exist
[10/19 11:35:20     40s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:20     40s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:20     40s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:20     40s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:20     40s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:20     40s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:20     40s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:20     40s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:20     40s] (I)      Grid                :   103    10     3
[10/19 11:35:20     40s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:20     40s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:20     40s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:20     40s] (I)      Default wire width  :   500   600   600
[10/19 11:35:20     40s] (I)      Default wire space  :   450   500   500
[10/19 11:35:20     40s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:20     40s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:20     40s] (I)      First track coord   :   650   700   650
[10/19 11:35:20     40s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:20     40s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:20     40s] (I)      Num of masks        :     1     1     1
[10/19 11:35:20     40s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:20     40s] (I)      --------------------------------------------------------
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:20     40s] [NR-eGR] Rule id: 0  Nets: 402
[10/19 11:35:20     40s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/19 11:35:20     40s] (I)                    Layer     1     2     3 
[10/19 11:35:20     40s] (I)                    Pitch  1300  1400  1300 
[10/19 11:35:20     40s] (I)             #Used tracks     1     1     1 
[10/19 11:35:20     40s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:20     40s] [NR-eGR] ========================================
[10/19 11:35:20     40s] [NR-eGR] 
[10/19 11:35:20     40s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:20     40s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:20     40s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:20     40s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:20     40s] (I)      |     1 |    8240 |     6379 |        77.42% |
[10/19 11:35:20     40s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:20     40s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:20     40s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:20     40s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1635.10 MB )
[10/19 11:35:20     40s] (I)      Reset routing kernel
[10/19 11:35:20     40s] (I)      Started Global Routing ( Curr Mem: 1635.10 MB )
[10/19 11:35:20     40s] (I)      totalPins=1614  totalGlobalPin=1572 (97.40%)
[10/19 11:35:20     40s] (I)      total 2D Cap : 16227 = (9117 H, 7110 V)
[10/19 11:35:20     40s] [NR-eGR] Layer group 1: route 402 net(s) in layer range [1, 3]
[10/19 11:35:20     40s] (I)      
[10/19 11:35:20     40s] (I)      ============  Phase 1a Route ============
[10/19 11:35:20     40s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/19 11:35:20     40s] (I)      Usage: 4604 = (3142 H, 1462 V) = (34.46% H, 20.56% V) = (3.268e+04um H, 1.520e+04um V)
[10/19 11:35:20     40s] (I)      
[10/19 11:35:20     40s] (I)      ============  Phase 1b Route ============
[10/19 11:35:20     40s] (I)      Usage: 4609 = (3142 H, 1467 V) = (34.46% H, 20.63% V) = (3.268e+04um H, 1.526e+04um V)
[10/19 11:35:20     40s] (I)      Overflow of layer group 1: 1.41% H + 0.10% V. EstWL: 4.793360e+04um
[10/19 11:35:20     40s] (I)      Congestion metric : 1.41%H 0.10%V, 1.51%HV
[10/19 11:35:20     40s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/19 11:35:20     40s] (I)      
[10/19 11:35:20     40s] (I)      ============  Phase 1c Route ============
[10/19 11:35:20     40s] (I)      Level2 Grid: 21 x 2
[10/19 11:35:20     40s] (I)      Usage: 4609 = (3142 H, 1467 V) = (34.46% H, 20.63% V) = (3.268e+04um H, 1.526e+04um V)
[10/19 11:35:20     40s] (I)      
[10/19 11:35:20     40s] (I)      ============  Phase 1d Route ============
[10/19 11:35:20     40s] (I)      Usage: 4658 = (3142 H, 1516 V) = (34.46% H, 21.32% V) = (3.268e+04um H, 1.577e+04um V)
[10/19 11:35:20     40s] (I)      
[10/19 11:35:20     40s] (I)      ============  Phase 1e Route ============
[10/19 11:35:20     40s] (I)      Usage: 4658 = (3142 H, 1516 V) = (34.46% H, 21.32% V) = (3.268e+04um H, 1.577e+04um V)
[10/19 11:35:20     40s] [NR-eGR] Early Global Route overflow of layer group 1: 0.29% H + 0.10% V. EstWL: 4.844320e+04um
[10/19 11:35:20     40s] (I)      
[10/19 11:35:20     40s] (I)      ============  Phase 1l Route ============
[10/19 11:35:20     40s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/19 11:35:20     40s] (I)      Layer  1:       1822        29         0        5712        2448    (70.00%) 
[10/19 11:35:20     40s] (I)      Layer  2:       6396      1941         6           0        6886    ( 0.00%) 
[10/19 11:35:20     40s] (I)      Layer  3:       7147      3012        24           0        8160    ( 0.00%) 
[10/19 11:35:20     40s] (I)      Total:         15365      4982        30        5712       17494    (24.61%) 
[10/19 11:35:20     40s] (I)      
[10/19 11:35:20     40s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:20     40s] [NR-eGR]                        OverCon            
[10/19 11:35:20     40s] [NR-eGR]                         #Gcell     %Gcell
[10/19 11:35:20     40s] [NR-eGR]        Layer             (1-2)    OverCon
[10/19 11:35:20     40s] [NR-eGR] ----------------------------------------------
[10/19 11:35:20     40s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:20     40s] [NR-eGR]    MET2 ( 2)         4( 0.43%)   ( 0.43%) 
[10/19 11:35:20     40s] [NR-eGR]    MET3 ( 3)        20( 1.96%)   ( 1.96%) 
[10/19 11:35:20     40s] [NR-eGR] ----------------------------------------------
[10/19 11:35:20     40s] [NR-eGR]        Total        24( 1.06%)   ( 1.06%) 
[10/19 11:35:20     40s] [NR-eGR] 
[10/19 11:35:20     40s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1643.10 MB )
[10/19 11:35:20     40s] (I)      total 2D Cap : 16252 = (9130 H, 7122 V)
[10/19 11:35:20     40s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.39% V
[10/19 11:35:20     40s] (I)      ============= Track Assignment ============
[10/19 11:35:20     40s] (I)      Started Track Assignment (1T) ( Curr Mem: 1643.10 MB )
[10/19 11:35:20     40s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[10/19 11:35:20     40s] (I)      Run Multi-thread track assignment
[10/19 11:35:20     40s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1643.10 MB )
[10/19 11:35:20     40s] (I)      Started Export ( Curr Mem: 1643.10 MB )
[10/19 11:35:20     40s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:20     40s] [NR-eGR] --------------------------------
[10/19 11:35:20     40s] [NR-eGR]  MET1  (1H)          2789  1659 
[10/19 11:35:20     40s] [NR-eGR]  MET2  (2V)         17451  1583 
[10/19 11:35:20     40s] [NR-eGR]  MET3  (3H)         31302     0 
[10/19 11:35:20     40s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:20     40s] [NR-eGR] --------------------------------
[10/19 11:35:20     40s] [NR-eGR]        Total        51543  3242 
[10/19 11:35:20     40s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:20     40s] [NR-eGR] Total half perimeter of net bounding box: 42594um
[10/19 11:35:20     40s] [NR-eGR] Total length: 51543um, number of vias: 3242
[10/19 11:35:20     40s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:20     40s] [NR-eGR] Total eGR-routed clock nets wire length: 3142um, number of vias: 319
[10/19 11:35:20     40s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:20     40s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1643.10 MB )
[10/19 11:35:20     40s] Saved RC grid cleaned up.
[10/19 11:35:20     40s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1643.10 MB )
[10/19 11:35:20     40s] (I)      ======================================= Runtime Summary =======================================
[10/19 11:35:20     40s] (I)       Step                                              %      Start     Finish      Real       CPU 
[10/19 11:35:20     40s] (I)      -----------------------------------------------------------------------------------------------
[10/19 11:35:20     40s] (I)       Early Global Route kernel                   100.00%  18.89 sec  18.95 sec  0.06 sec  0.05 sec 
[10/19 11:35:20     40s] (I)       +-Import and model                           18.29%  18.90 sec  18.91 sec  0.01 sec  0.01 sec 
[10/19 11:35:20     40s] (I)       | +-Create place DB                           2.11%  18.90 sec  18.90 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | +-Import place data                       1.95%  18.90 sec  18.90 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Read instances and placement          0.59%  18.90 sec  18.90 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Read nets                             1.02%  18.90 sec  18.90 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | +-Create route DB                          13.93%  18.90 sec  18.91 sec  0.01 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | +-Import route data (1T)                 13.41%  18.90 sec  18.91 sec  0.01 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Read blockages ( Layer 1-3 )          8.74%  18.90 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | | +-Read routing blockages              0.00%  18.90 sec  18.90 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | | +-Read instance blockages             7.41%  18.90 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | | +-Read PG blockages                   0.10%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | | +-Read clock blockages                0.02%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | | +-Read other blockages                0.02%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | | +-Read halo blockages                 0.01%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | | +-Read boundary cut boxes             0.00%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Read blackboxes                       0.02%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Read prerouted                        0.08%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Read unlegalized nets                 0.04%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Read nets                             0.22%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Set up via pillars                    0.01%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Initialize 3D grid graph              0.02%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Model blockage capacity               1.95%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | | +-Initialize 3D capacity              1.71%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | +-Read aux data                             0.00%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | +-Others data preparation                   0.08%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | +-Create route kernel                       1.29%  18.91 sec  18.91 sec  0.00 sec  0.01 sec 
[10/19 11:35:20     40s] (I)       +-Global Routing                             32.95%  18.91 sec  18.93 sec  0.02 sec  0.02 sec 
[10/19 11:35:20     40s] (I)       | +-Initialization                            0.19%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | +-Net group 1                              31.74%  18.91 sec  18.93 sec  0.02 sec  0.02 sec 
[10/19 11:35:20     40s] (I)       | | +-Generate topology                       0.91%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | +-Phase 1a                                3.07%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Pattern routing (1T)                  2.24%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.16%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Add via demand to 2D                  0.12%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | +-Phase 1b                                1.39%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Monotonic routing (1T)                1.11%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | +-Phase 1c                                0.63%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Two level Routing                     0.46%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | | +-Two Level Routing (Regular)         0.07%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  18.91 sec  18.91 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | +-Phase 1d                                3.92%  18.91 sec  18.92 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Detoured routing (1T)                 3.70%  18.91 sec  18.92 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | +-Phase 1e                                0.22%  18.92 sec  18.92 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | | +-Route legalization                    0.00%  18.92 sec  18.92 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | +-Phase 1l                               20.18%  18.92 sec  18.93 sec  0.01 sec  0.02 sec 
[10/19 11:35:20     40s] (I)       | | | +-Layer assignment (1T)                19.87%  18.92 sec  18.93 sec  0.01 sec  0.02 sec 
[10/19 11:35:20     40s] (I)       | +-Clean cong LA                             0.00%  18.93 sec  18.93 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       +-Export 3D cong map                          0.44%  18.93 sec  18.93 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | +-Export 2D cong map                        0.12%  18.93 sec  18.93 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       +-Extract Global 3D Wires                     0.20%  18.93 sec  18.93 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       +-Track Assignment (1T)                      22.29%  18.93 sec  18.94 sec  0.01 sec  0.01 sec 
[10/19 11:35:20     40s] (I)       | +-Initialization                            0.06%  18.93 sec  18.93 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | +-Track Assignment Kernel                  21.61%  18.93 sec  18.94 sec  0.01 sec  0.01 sec 
[10/19 11:35:20     40s] (I)       | +-Free Memory                               0.00%  18.94 sec  18.94 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       +-Export                                      8.30%  18.94 sec  18.95 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | +-Export DB wires                           3.76%  18.94 sec  18.94 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | +-Export all nets                         2.66%  18.94 sec  18.94 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | | +-Set wire vias                           0.50%  18.94 sec  18.94 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | +-Report wirelength                         2.26%  18.94 sec  18.95 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | +-Update net boxes                          1.38%  18.95 sec  18.95 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       | +-Update timing                             0.01%  18.95 sec  18.95 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)       +-Postprocess design                          0.73%  18.95 sec  18.95 sec  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)      ======================= Summary by functions ========================
[10/19 11:35:20     40s] (I)       Lv  Step                                      %      Real       CPU 
[10/19 11:35:20     40s] (I)      ---------------------------------------------------------------------
[10/19 11:35:20     40s] (I)        0  Early Global Route kernel           100.00%  0.06 sec  0.05 sec 
[10/19 11:35:20     40s] (I)        1  Global Routing                       32.95%  0.02 sec  0.02 sec 
[10/19 11:35:20     40s] (I)        1  Track Assignment (1T)                22.29%  0.01 sec  0.01 sec 
[10/19 11:35:20     40s] (I)        1  Import and model                     18.29%  0.01 sec  0.01 sec 
[10/19 11:35:20     40s] (I)        1  Export                                8.30%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        1  Postprocess design                    0.73%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        1  Export 3D cong map                    0.44%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        1  Extract Global 3D Wires               0.20%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        2  Net group 1                          31.74%  0.02 sec  0.02 sec 
[10/19 11:35:20     40s] (I)        2  Track Assignment Kernel              21.61%  0.01 sec  0.01 sec 
[10/19 11:35:20     40s] (I)        2  Create route DB                      13.93%  0.01 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        2  Export DB wires                       3.76%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        2  Report wirelength                     2.26%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        2  Create place DB                       2.11%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        2  Update net boxes                      1.38%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        2  Create route kernel                   1.29%  0.00 sec  0.01 sec 
[10/19 11:35:20     40s] (I)        2  Initialization                        0.25%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        2  Export 2D cong map                    0.12%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        2  Others data preparation               0.08%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        2  Update timing                         0.01%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        3  Phase 1l                             20.18%  0.01 sec  0.02 sec 
[10/19 11:35:20     40s] (I)        3  Import route data (1T)               13.41%  0.01 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        3  Phase 1d                              3.92%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        3  Phase 1a                              3.07%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        3  Export all nets                       2.66%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        3  Import place data                     1.95%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        3  Phase 1b                              1.39%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        3  Generate topology                     0.91%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        3  Phase 1c                              0.63%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        3  Set wire vias                         0.50%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        3  Phase 1e                              0.22%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Layer assignment (1T)                19.87%  0.01 sec  0.02 sec 
[10/19 11:35:20     40s] (I)        4  Read blockages ( Layer 1-3 )          8.74%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Detoured routing (1T)                 3.70%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Pattern routing (1T)                  2.24%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Model blockage capacity               1.95%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Read nets                             1.24%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Monotonic routing (1T)                1.11%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Read instances and placement          0.59%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Two level Routing                     0.46%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Pattern Routing Avoiding Blockages    0.16%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Add via demand to 2D                  0.12%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Read prerouted                        0.08%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        5  Read instance blockages               7.41%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        5  Initialize 3D capacity                1.71%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        5  Read PG blockages                     0.10%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        5  Two Level Routing (Regular)           0.07%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        5  Two Level Routing (Strong)            0.07%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/19 11:35:20     40s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:20     40s] Legalization setup...
[10/19 11:35:20     40s] Using cell based legalization.
[10/19 11:35:20     40s] Initializing placement interface...
[10/19 11:35:20     40s]   Use check_library -place or consult logv if problems occur.
[10/19 11:35:20     40s]   Leaving CCOpt scope - Initializing placement interface...
[10/19 11:35:20     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1643.1M, EPOCH TIME: 1697708120.601720
[10/19 11:35:20     40s] Processing tracks to init pin-track alignment.
[10/19 11:35:20     40s] z: 2, totalTracks: 1
[10/19 11:35:20     40s] z: 4, totalTracks: 1
[10/19 11:35:20     40s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:20     40s] All LLGs are deleted
[10/19 11:35:20     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1643.1M, EPOCH TIME: 1697708120.604223
[10/19 11:35:20     40s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1643.1M, EPOCH TIME: 1697708120.604475
[10/19 11:35:20     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1643.1M, EPOCH TIME: 1697708120.604602
[10/19 11:35:20     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1643.1M, EPOCH TIME: 1697708120.604715
[10/19 11:35:20     40s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:20     40s] Core basic site is core_l_5v
[10/19 11:35:20     40s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1643.1M, EPOCH TIME: 1697708120.608705
[10/19 11:35:20     40s] After signature check, allow fast init is false, keep pre-filter is true.
[10/19 11:35:20     40s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/19 11:35:20     40s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1643.1M, EPOCH TIME: 1697708120.608870
[10/19 11:35:20     40s] SiteArray: non-trimmed site array dimensions = 8 x 743
[10/19 11:35:20     40s] SiteArray: use 32,768 bytes
[10/19 11:35:20     40s] SiteArray: current memory after site array memory allocation 1643.1M
[10/19 11:35:20     40s] SiteArray: FP blocked sites are writable
[10/19 11:35:20     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:20     40s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1643.1M, EPOCH TIME: 1697708120.609274
[10/19 11:35:20     40s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1643.1M, EPOCH TIME: 1697708120.609425
[10/19 11:35:20     40s] SiteArray: number of non floorplan blocked sites for llg default is 5944
[10/19 11:35:20     40s] Atter site array init, number of instance map data is 0.
[10/19 11:35:20     40s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1643.1M, EPOCH TIME: 1697708120.610009
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:20     40s] OPERPROF:     Starting CMU at level 3, MEM:1643.1M, EPOCH TIME: 1697708120.610161
[10/19 11:35:20     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1643.1M, EPOCH TIME: 1697708120.610498
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:20     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1643.1M, EPOCH TIME: 1697708120.610598
[10/19 11:35:20     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1643.1M, EPOCH TIME: 1697708120.610636
[10/19 11:35:20     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1643.1M, EPOCH TIME: 1697708120.610678
[10/19 11:35:20     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1643.1MB).
[10/19 11:35:20     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.009, MEM:1643.1M, EPOCH TIME: 1697708120.610883
[10/19 11:35:20     40s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:20     40s] Initializing placement interface done.
[10/19 11:35:20     40s] Leaving CCOpt scope - Cleaning up placement interface...
[10/19 11:35:20     40s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1643.1M, EPOCH TIME: 1697708120.611006
[10/19 11:35:20     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:1643.1M, EPOCH TIME: 1697708120.612880
[10/19 11:35:20     40s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:20     40s] Leaving CCOpt scope - Initializing placement interface...
[10/19 11:35:20     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1643.1M, EPOCH TIME: 1697708120.617171
[10/19 11:35:20     40s] Processing tracks to init pin-track alignment.
[10/19 11:35:20     40s] z: 2, totalTracks: 1
[10/19 11:35:20     40s] z: 4, totalTracks: 1
[10/19 11:35:20     40s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:20     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1643.1M, EPOCH TIME: 1697708120.619306
[10/19 11:35:20     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:20     40s] OPERPROF:     Starting CMU at level 3, MEM:1643.1M, EPOCH TIME: 1697708120.623697
[10/19 11:35:20     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1643.1M, EPOCH TIME: 1697708120.624067
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:20     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1643.1M, EPOCH TIME: 1697708120.624169
[10/19 11:35:20     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1643.1M, EPOCH TIME: 1697708120.624206
[10/19 11:35:20     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1643.1M, EPOCH TIME: 1697708120.624249
[10/19 11:35:20     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1643.1MB).
[10/19 11:35:20     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1643.1M, EPOCH TIME: 1697708120.624371
[10/19 11:35:20     40s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:20     40s] (I)      Default pattern map key = top_default.
[10/19 11:35:20     40s] (I)      Load db... (mem=1643.1M)
[10/19 11:35:20     40s] (I)      Read data from FE... (mem=1643.1M)
[10/19 11:35:20     40s] (I)      Number of ignored instance 0
[10/19 11:35:20     40s] (I)      Number of inbound cells 0
[10/19 11:35:20     40s] (I)      Number of opened ILM blockages 0
[10/19 11:35:20     40s] (I)      Number of instances temporarily fixed by detailed placement 0
[10/19 11:35:20     40s] (I)      numMoveCells=388, numMacros=0  numPads=103  numMultiRowHeightInsts=0
[10/19 11:35:20     40s] (I)      cell height: 10400, count: 388
[10/19 11:35:20     40s] (I)      Read rows... (mem=1643.1M)
[10/19 11:35:20     40s] (I)      Done Read rows (cpu=0.000s, mem=1643.1M)
[10/19 11:35:20     40s] (I)      Done Read data from FE (cpu=0.000s, mem=1643.1M)
[10/19 11:35:20     40s] (I)      Done Load db (cpu=0.000s, mem=1643.1M)
[10/19 11:35:20     40s] (I)      Constructing placeable region... (mem=1643.1M)
[10/19 11:35:20     40s] (I)      Constructing bin map
[10/19 11:35:20     40s] (I)      Initialize bin information with width=104000 height=104000
[10/19 11:35:20     40s] (I)      Done constructing bin map
[10/19 11:35:20     40s] (I)      Compute region effective width... (mem=1643.1M)
[10/19 11:35:20     40s] (I)      Done Compute region effective width (cpu=0.000s, mem=1643.1M)
[10/19 11:35:20     40s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1643.1M)
[10/19 11:35:20     40s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:20     40s] Validating CTS configuration...
[10/19 11:35:20     40s] Checking module port directions...
[10/19 11:35:20     40s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:20     40s] Non-default CCOpt properties:
[10/19 11:35:20     40s]   Public non-default CCOpt properties:
[10/19 11:35:20     40s]     buffer_cells is set for at least one object
[10/19 11:35:20     40s]     inverter_cells is set for at least one object
[10/19 11:35:20     40s]     route_type is set for at least one object
[10/19 11:35:20     40s]     target_max_trans_sdc is set for at least one object
[10/19 11:35:20     40s]   Private non-default CCOpt properties:
[10/19 11:35:20     40s]     cluster_when_starting_skewing: 1 (default: false)
[10/19 11:35:20     40s]     mini_not_full_band_size_factor: 0 (default: 100)
[10/19 11:35:20     40s]     r2r_iterations: 5 (default: 1)
[10/19 11:35:20     40s] Route type trimming info:
[10/19 11:35:20     40s]   No route type modifications were made.
[10/19 11:35:20     40s] 
[10/19 11:35:20     40s] Trim Metal Layers:
[10/19 11:35:20     40s] LayerId::1 widthSet size::4
[10/19 11:35:20     40s] LayerId::2 widthSet size::4
[10/19 11:35:20     40s] LayerId::3 widthSet size::4
[10/19 11:35:20     40s] LayerId::4 widthSet size::3
[10/19 11:35:20     40s] Updating RC grid for preRoute extraction ...
[10/19 11:35:20     40s] eee: pegSigSF::1.070000
[10/19 11:35:20     40s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:20     40s] Initializing multi-corner resistance tables ...
[10/19 11:35:20     40s] eee: l::1 avDens::0.133492 usedTrk::117.473077 availTrk::880.000000 sigTrk::117.473077
[10/19 11:35:20     40s] eee: l::2 avDens::0.231920 usedTrk::189.511540 availTrk::817.142857 sigTrk::189.511540
[10/19 11:35:20     40s] eee: l::3 avDens::0.387792 usedTrk::341.256728 availTrk::880.000000 sigTrk::341.256728
[10/19 11:35:20     40s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:20     40s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.464968 uaWl=0.000000 uaWlH=0.000000 aWlH=0.607303 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.292500 wHLS=3.053153 siPrev=0 viaL=0.000000
[10/19 11:35:20     40s] End AAE Lib Interpolated Model. (MEM=1643.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] (I)      Initializing Steiner engine. 
[10/19 11:35:20     40s] (I)      ====================== Layers =======================
[10/19 11:35:20     40s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:20     40s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:20     40s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:20     40s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:20     40s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:20     40s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:20     40s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:20     40s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:20     40s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:20     40s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:20     40s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:20     40s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:20     40s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:20     40s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:20     40s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:20     40s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:20     40s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:20     40s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:20     40s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:20     40s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:20     40s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:20     40s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:20     40s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:20     40s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:20     40s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:20     40s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:20     40s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:20     40s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:20     40s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:20     40s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:20     40s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:35:20     40s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[10/19 11:35:20     40s] To increase the message display limit, refer to the product command reference manual.
[10/19 11:35:20     40s] Library trimming buffers in power domain auto-default and half-corner dc_wc:setup.late removed 1 of 7 cells
[10/19 11:35:20     40s] Original list had 7 cells:
[10/19 11:35:20     40s] BUL5VX16 BUL5VX8 BUL5VX6 BUL5VX4 BUL5VX3 BUL5VX2 BUL5VX1 
[10/19 11:35:20     40s] New trimmed list has 6 cells:
[10/19 11:35:20     40s] BUL5VX16 BUL5VX8 BUL5VX6 BUL5VX4 BUL5VX2 BUL5VX1 
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] Accumulated time to calculate placeable region: 0
[10/19 11:35:20     40s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK_ext. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[10/19 11:35:22     42s] Library trimming inverters in power domain auto-default and half-corner dc_wc:setup.late removed 3 of 7 cells
[10/19 11:35:22     42s] Original list had 7 cells:
[10/19 11:35:22     42s] INL5VX16 INL5VX8 INL5VX6 INL5VX4 INL5VX3 INL5VX2 INL5VX1 
[10/19 11:35:22     42s] New trimmed list has 4 cells:
[10/19 11:35:22     42s] INL5VX8 INL5VX6 INL5VX4 INL5VX3 
[10/19 11:35:22     42s] Clock tree balancer configuration for clock_tree CLK_ext:
[10/19 11:35:22     42s] Non-default CCOpt properties:
[10/19 11:35:22     42s]   Public non-default CCOpt properties:
[10/19 11:35:22     42s]     route_type (leaf): default_route_type_leaf (default: default)
[10/19 11:35:22     42s]     route_type (top): default_route_type_nonleaf (default: default)
[10/19 11:35:22     42s]     route_type (trunk): default_route_type_nonleaf (default: default)
[10/19 11:35:22     42s]   No private non-default CCOpt properties
[10/19 11:35:22     42s] For power domain auto-default:
[10/19 11:35:22     42s]   Buffers:     {BUL5VX16 BUL5VX8 BUL5VX6 BUL5VX4 BUL5VX2 BUL5VX1}
[10/19 11:35:22     42s]   Inverters:   {INL5VX8 INL5VX6 INL5VX4 INL5VX3}
[10/19 11:35:22     42s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 86528.000um^2
[10/19 11:35:22     42s] Top Routing info:
[10/19 11:35:22     42s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[10/19 11:35:22     42s]   Unshielded; Mask Constraint: 0; Source: route_type.
[10/19 11:35:22     42s] Trunk Routing info:
[10/19 11:35:22     42s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[10/19 11:35:22     42s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/19 11:35:22     42s] Leaf Routing info:
[10/19 11:35:22     42s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
[10/19 11:35:22     42s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/19 11:35:22     42s] For timing_corner dc_wc:setup, late and power domain auto-default:
[10/19 11:35:22     42s]   Slew time target (leaf):    5.000ns
[10/19 11:35:22     42s]   Slew time target (trunk):   5.000ns
[10/19 11:35:22     42s]   Slew time target (top):     5.000ns (Note: no nets are considered top nets in this clock tree)
[10/19 11:35:22     42s]   Buffer unit delay: 0.733ns
[10/19 11:35:22     42s]   Buffer max distance: 11827.924um
[10/19 11:35:22     42s] Fastest wire driving cells and distances:
[10/19 11:35:22     42s]   Buffer    : {lib_cell:BUL5VX16, fastest_considered_half_corner=dc_wc:setup.late, optimalDrivingDistance=8418.312um, saturatedSlew=2.662ns, speed=3265.316um per ns, cellArea=24.214um^2 per 1000um}
[10/19 11:35:22     42s]   Inverter  : {lib_cell:INL5VX8, fastest_considered_half_corner=dc_wc:setup.late, optimalDrivingDistance=6333.437um, saturatedSlew=3.254ns, speed=2092.660um per ns, cellArea=13.793um^2 per 1000um}
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Logic Sizing Table:
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] ----------------------------------------------------------
[10/19 11:35:22     42s] Cell    Instance count    Source    Eligible library cells
[10/19 11:35:22     42s] ----------------------------------------------------------
[10/19 11:35:22     42s]   (empty table)
[10/19 11:35:22     42s] ----------------------------------------------------------
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Clock tree balancer configuration for skew_group CLK_ext/cm:
[10/19 11:35:22     42s]   Sources:                     pin clk
[10/19 11:35:22     42s]   Total number of sinks:       147
[10/19 11:35:22     42s]   Delay constrained sinks:     147
[10/19 11:35:22     42s]   Constrains:                  default
[10/19 11:35:22     42s]   Non-leaf sinks:              0
[10/19 11:35:22     42s]   Ignore pins:                 0
[10/19 11:35:22     42s]  Timing corner dc_wc:setup.late:
[10/19 11:35:22     42s]   Skew target:                 0.733ns
[10/19 11:35:22     42s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree CLK_ext: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/19 11:35:22     42s] Type 'man IMPCCOPT-1361' for more detail.
[10/19 11:35:22     42s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree CLK_ext: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/19 11:35:22     42s] Type 'man IMPCCOPT-1361' for more detail.
[10/19 11:35:22     42s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree CLK_ext: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/19 11:35:22     42s] Type 'man IMPCCOPT-1361' for more detail.
[10/19 11:35:22     42s] Primary reporting skew groups are:
[10/19 11:35:22     42s] skew_group CLK_ext/cm with 147 clock sinks
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Clock DAG stats initial state:
[10/19 11:35:22     42s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[10/19 11:35:22     42s]   sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:22     42s]   misc counts      : r=1, pp=0
[10/19 11:35:22     42s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/19 11:35:22     42s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/19 11:35:22     42s] Clock DAG hash initial state: 13678376805725198107 18060020859118288796
[10/19 11:35:22     42s] CTS services accumulated run-time stats initial state:
[10/19 11:35:22     42s]   delay calculator: calls=9952, total_wall_time=0.540s, mean_wall_time=0.054ms
[10/19 11:35:22     42s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[10/19 11:35:22     42s]   steiner router: calls=9953, total_wall_time=0.063s, mean_wall_time=0.006ms
[10/19 11:35:22     42s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
[10/19 11:35:22     42s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Layer information for route type default_route_type_leaf:
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] --------------------------------------------------------------------
[10/19 11:35:22     42s] Layer    Preferred    Route    Res.          Cap.          RC
[10/19 11:35:22     42s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/19 11:35:22     42s] --------------------------------------------------------------------
[10/19 11:35:22     42s] MET1     N            H          0.280         0.183         0.051
[10/19 11:35:22     42s] MET2     N            V          0.233         0.213         0.050
[10/19 11:35:22     42s] MET3     Y            H          0.213         0.206         0.044
[10/19 11:35:22     42s] MET4     Y            V          0.097         0.192         0.019
[10/19 11:35:22     42s] --------------------------------------------------------------------
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[10/19 11:35:22     42s] Unshielded; Mask Constraint: 0; Source: route_type.
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Layer information for route type default_route_type_nonleaf:
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] --------------------------------------------------------------------
[10/19 11:35:22     42s] Layer    Preferred    Route    Res.          Cap.          RC
[10/19 11:35:22     42s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/19 11:35:22     42s] --------------------------------------------------------------------
[10/19 11:35:22     42s] MET1     N            H          0.280         0.220         0.062
[10/19 11:35:22     42s] MET2     N            V          0.233         0.245         0.057
[10/19 11:35:22     42s] MET3     Y            H          0.213         0.243         0.052
[10/19 11:35:22     42s] MET4     Y            V          0.097         0.257         0.025
[10/19 11:35:22     42s] --------------------------------------------------------------------
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[10/19 11:35:22     42s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Layer information for route type default_route_type_nonleaf:
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] --------------------------------------------------------------------
[10/19 11:35:22     42s] Layer    Preferred    Route    Res.          Cap.          RC
[10/19 11:35:22     42s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/19 11:35:22     42s] --------------------------------------------------------------------
[10/19 11:35:22     42s] MET1     N            H          0.280         0.183         0.051
[10/19 11:35:22     42s] MET2     N            V          0.233         0.213         0.050
[10/19 11:35:22     42s] MET3     Y            H          0.213         0.206         0.044
[10/19 11:35:22     42s] MET4     Y            V          0.097         0.192         0.019
[10/19 11:35:22     42s] --------------------------------------------------------------------
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Via selection for estimated routes (rule default):
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] ------------------------------------------------------------------
[10/19 11:35:22     42s] Layer        Via Cell      Res.     Cap.     RC       Top of Stack
[10/19 11:35:22     42s] Range                      (Ohm)    (fF)     (fs)     Only
[10/19 11:35:22     42s] ------------------------------------------------------------------
[10/19 11:35:22     42s] MET1-MET2    VIA1_C_via    4.129    0.130    0.536    false
[10/19 11:35:22     42s] MET2-MET3    VIA2_C_via    4.129    0.125    0.518    false
[10/19 11:35:22     42s] MET3-MET4    VIA3_C_via    4.129    0.115    0.473    false
[10/19 11:35:22     42s] ------------------------------------------------------------------
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] No ideal or dont_touch nets found in the clock tree
[10/19 11:35:22     42s] No dont_touch hnets found in the clock tree
[10/19 11:35:22     42s] No dont_touch hpins found in the clock network.
[10/19 11:35:22     42s] Checking for illegal sizes of clock logic instances...
[10/19 11:35:22     42s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Filtering reasons for cell type: buffer
[10/19 11:35:22     42s] =======================================
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] ----------------------------------------------------------------
[10/19 11:35:22     42s] Clock trees    Power domain    Reason              Library cells
[10/19 11:35:22     42s] ----------------------------------------------------------------
[10/19 11:35:22     42s] all            auto-default    Library trimming    { BUL5VX3 }
[10/19 11:35:22     42s] ----------------------------------------------------------------
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Filtering reasons for cell type: inverter
[10/19 11:35:22     42s] =========================================
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] -------------------------------------------------------------------------------
[10/19 11:35:22     42s] Clock trees    Power domain    Reason              Library cells
[10/19 11:35:22     42s] -------------------------------------------------------------------------------
[10/19 11:35:22     42s] all            auto-default    Library trimming    { INL5VX1 INL5VX16 INL5VX2 }
[10/19 11:35:22     42s] -------------------------------------------------------------------------------
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
[10/19 11:35:22     42s] CCOpt configuration status: all checks passed.
[10/19 11:35:22     42s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[10/19 11:35:22     42s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[10/19 11:35:22     42s]   No exclusion drivers are needed.
[10/19 11:35:22     42s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[10/19 11:35:22     42s] Antenna diode management...
[10/19 11:35:22     42s]   Found 0 antenna diodes in the clock trees.
[10/19 11:35:22     42s]   
[10/19 11:35:22     42s] Antenna diode management done.
[10/19 11:35:22     42s] Adding driver cells for primary IOs...
[10/19 11:35:22     42s]   
[10/19 11:35:22     42s]   ----------------------------------------------------------------------------------------------
[10/19 11:35:22     42s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[10/19 11:35:22     42s]   ----------------------------------------------------------------------------------------------
[10/19 11:35:22     42s]     (empty table)
[10/19 11:35:22     42s]   ----------------------------------------------------------------------------------------------
[10/19 11:35:22     42s]   
[10/19 11:35:22     42s]   
[10/19 11:35:22     42s] Adding driver cells for primary IOs done.
[10/19 11:35:22     42s] Adding driver cell for primary IO roots...
[10/19 11:35:22     42s] Adding driver cell for primary IO roots done.
[10/19 11:35:22     42s] Maximizing clock DAG abstraction...
[10/19 11:35:22     42s]   Removing clock DAG drivers
[10/19 11:35:22     42s] Maximizing clock DAG abstraction done.
[10/19 11:35:22     42s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:02.0)
[10/19 11:35:22     42s] Synthesizing clock trees...
[10/19 11:35:22     42s]   Preparing To Balance...
[10/19 11:35:22     42s]   Leaving CCOpt scope - Cleaning up placement interface...
[10/19 11:35:22     42s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1695.3M, EPOCH TIME: 1697708122.538370
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1695.3M, EPOCH TIME: 1697708122.540658
[10/19 11:35:22     42s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]   Leaving CCOpt scope - Initializing placement interface...
[10/19 11:35:22     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1685.8M, EPOCH TIME: 1697708122.540866
[10/19 11:35:22     42s] Processing tracks to init pin-track alignment.
[10/19 11:35:22     42s] z: 2, totalTracks: 1
[10/19 11:35:22     42s] z: 4, totalTracks: 1
[10/19 11:35:22     42s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:22     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1685.8M, EPOCH TIME: 1697708122.543300
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:22     42s] OPERPROF:     Starting CMU at level 3, MEM:1685.8M, EPOCH TIME: 1697708122.547884
[10/19 11:35:22     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1685.8M, EPOCH TIME: 1697708122.548249
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:22     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1685.8M, EPOCH TIME: 1697708122.548351
[10/19 11:35:22     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1685.8M, EPOCH TIME: 1697708122.548388
[10/19 11:35:22     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1685.8M, EPOCH TIME: 1697708122.548426
[10/19 11:35:22     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1685.8MB).
[10/19 11:35:22     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1685.8M, EPOCH TIME: 1697708122.548549
[10/19 11:35:22     42s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]   Merging duplicate siblings in DAG...
[10/19 11:35:22     42s]     Clock DAG stats before merging:
[10/19 11:35:22     42s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[10/19 11:35:22     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:22     42s]       misc counts      : r=1, pp=0
[10/19 11:35:22     42s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/19 11:35:22     42s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/19 11:35:22     42s]     Clock DAG hash before merging: 13678376805725198107 18060020859118288796
[10/19 11:35:22     42s]     CTS services accumulated run-time stats before merging:
[10/19 11:35:22     42s]       delay calculator: calls=9952, total_wall_time=0.540s, mean_wall_time=0.054ms
[10/19 11:35:22     42s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[10/19 11:35:22     42s]       steiner router: calls=9953, total_wall_time=0.063s, mean_wall_time=0.006ms
[10/19 11:35:22     42s]     Resynthesising clock tree into netlist...
[10/19 11:35:22     42s]       Reset timing graph...
[10/19 11:35:22     42s] Ignoring AAE DB Resetting ...
[10/19 11:35:22     42s]       Reset timing graph done.
[10/19 11:35:22     42s]     Resynthesising clock tree into netlist done.
[10/19 11:35:22     42s]     Merging duplicate clock dag driver clones in DAG...
[10/19 11:35:22     42s]     Merging duplicate clock dag driver clones in DAG done.
[10/19 11:35:22     42s]     
[10/19 11:35:22     42s]     Disconnecting clock tree from netlist...
[10/19 11:35:22     42s]     Disconnecting clock tree from netlist done.
[10/19 11:35:22     42s]   Merging duplicate siblings in DAG done.
[10/19 11:35:22     42s]   Applying movement limits...
[10/19 11:35:22     42s]   Applying movement limits done.
[10/19 11:35:22     42s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]   CCOpt::Phase::Construction...
[10/19 11:35:22     42s]   Stage::Clustering...
[10/19 11:35:22     42s]   Clustering...
[10/19 11:35:22     42s]     Clock DAG hash before 'Clustering': 13678376805725198107 18060020859118288796
[10/19 11:35:22     42s]     CTS services accumulated run-time stats before 'Clustering':
[10/19 11:35:22     42s]       delay calculator: calls=9952, total_wall_time=0.540s, mean_wall_time=0.054ms
[10/19 11:35:22     42s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[10/19 11:35:22     42s]       steiner router: calls=9953, total_wall_time=0.063s, mean_wall_time=0.006ms
[10/19 11:35:22     42s]     Initialize for clustering...
[10/19 11:35:22     42s]     Clock DAG stats before clustering:
[10/19 11:35:22     42s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[10/19 11:35:22     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:22     42s]       misc counts      : r=1, pp=0
[10/19 11:35:22     42s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/19 11:35:22     42s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/19 11:35:22     42s]     Clock DAG hash before clustering: 13678376805725198107 18060020859118288796
[10/19 11:35:22     42s]     CTS services accumulated run-time stats before clustering:
[10/19 11:35:22     42s]       delay calculator: calls=9952, total_wall_time=0.540s, mean_wall_time=0.054ms
[10/19 11:35:22     42s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[10/19 11:35:22     42s]       steiner router: calls=9953, total_wall_time=0.063s, mean_wall_time=0.006ms
[10/19 11:35:22     42s]     Computing max distances from locked parents...
[10/19 11:35:22     42s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[10/19 11:35:22     42s]     Computing max distances from locked parents done.
[10/19 11:35:22     42s]     Computing optimal clock node locations...
[10/19 11:35:22     42s]     : ...20% ...40% ...60% ...80% ...100% 
[10/19 11:35:22     42s]     Optimal path computation stats:
[10/19 11:35:22     42s]       Successful          : 1
[10/19 11:35:22     42s]       Unsuccessful        : 0
[10/19 11:35:22     42s]       Immovable           : 139942919405569
[10/19 11:35:22     42s]       lockedParentLocation: 0
[10/19 11:35:22     42s]       Region hash         : e4d0d11cb7a6f7ec
[10/19 11:35:22     42s]     Unsuccessful details:
[10/19 11:35:22     42s]     
[10/19 11:35:22     42s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s] End AAE Lib Interpolated Model. (MEM=1685.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:22     42s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]     Bottom-up phase...
[10/19 11:35:22     42s]     Clustering bottom-up starting from leaves...
[10/19 11:35:22     42s]       Clustering clock_tree CLK_ext...
[10/19 11:35:22     42s]           Clock tree timing engine global stage delay update for dc_wc:setup.late...
[10/19 11:35:22     42s]           Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]       Clustering clock_tree CLK_ext done.
[10/19 11:35:22     42s]     Clustering bottom-up starting from leaves done.
[10/19 11:35:22     42s]     Rebuilding the clock tree after clustering...
[10/19 11:35:22     42s]     Rebuilding the clock tree after clustering done.
[10/19 11:35:22     42s]     Clock DAG stats after bottom-up phase:
[10/19 11:35:22     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:22     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:22     42s]       misc counts      : r=1, pp=0
[10/19 11:35:22     42s]       cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
[10/19 11:35:22     42s]       hp wire lengths  : top=0.000um, trunk=760.600um, leaf=1882.200um, total=2642.800um
[10/19 11:35:22     42s]     Clock DAG library cell distribution after bottom-up phase {count}:
[10/19 11:35:22     42s]        Bufs: BUL5VX16: 17 
[10/19 11:35:22     42s]     Clock DAG hash after bottom-up phase: 15164036722511066064 6078883603501354987
[10/19 11:35:22     42s]     CTS services accumulated run-time stats after bottom-up phase:
[10/19 11:35:22     42s]       delay calculator: calls=10100, total_wall_time=0.551s, mean_wall_time=0.055ms
[10/19 11:35:22     42s]       legalizer: calls=140, total_wall_time=0.002s, mean_wall_time=0.016ms
[10/19 11:35:22     42s]       steiner router: calls=10096, total_wall_time=0.073s, mean_wall_time=0.007ms
[10/19 11:35:22     42s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:22     42s]     Legalizing clock trees...
[10/19 11:35:22     42s]     Resynthesising clock tree into netlist...
[10/19 11:35:22     42s]       Reset timing graph...
[10/19 11:35:22     42s] Ignoring AAE DB Resetting ...
[10/19 11:35:22     42s]       Reset timing graph done.
[10/19 11:35:22     42s]     Resynthesising clock tree into netlist done.
[10/19 11:35:22     42s]     Commiting net attributes....
[10/19 11:35:22     42s]     Commiting net attributes. done.
[10/19 11:35:22     42s]     Leaving CCOpt scope - ClockRefiner...
[10/19 11:35:22     42s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1685.8M, EPOCH TIME: 1697708122.656639
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1647.8M, EPOCH TIME: 1697708122.658986
[10/19 11:35:22     42s]     Assigned high priority to 164 instances.
[10/19 11:35:22     42s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[10/19 11:35:22     42s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[10/19 11:35:22     42s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1647.8M, EPOCH TIME: 1697708122.663230
[10/19 11:35:22     42s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1647.8M, EPOCH TIME: 1697708122.663321
[10/19 11:35:22     42s] Processing tracks to init pin-track alignment.
[10/19 11:35:22     42s] z: 2, totalTracks: 1
[10/19 11:35:22     42s] z: 4, totalTracks: 1
[10/19 11:35:22     42s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:22     42s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1647.8M, EPOCH TIME: 1697708122.665519
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:22     42s] OPERPROF:       Starting CMU at level 4, MEM:1647.8M, EPOCH TIME: 1697708122.669988
[10/19 11:35:22     42s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1647.8M, EPOCH TIME: 1697708122.670338
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:22     42s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1647.8M, EPOCH TIME: 1697708122.670441
[10/19 11:35:22     42s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1647.8M, EPOCH TIME: 1697708122.670478
[10/19 11:35:22     42s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1647.8M, EPOCH TIME: 1697708122.670517
[10/19 11:35:22     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1647.8MB).
[10/19 11:35:22     42s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.007, MEM:1647.8M, EPOCH TIME: 1697708122.670643
[10/19 11:35:22     42s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.007, MEM:1647.8M, EPOCH TIME: 1697708122.670680
[10/19 11:35:22     42s] TDRefine: refinePlace mode is spiral
[10/19 11:35:22     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.5
[10/19 11:35:22     42s] OPERPROF: Starting RefinePlace at level 1, MEM:1647.8M, EPOCH TIME: 1697708122.670733
[10/19 11:35:22     42s] *** Starting refinePlace (0:00:42.3 mem=1647.8M) ***
[10/19 11:35:22     42s] Total net bbox length = 4.498e+04 (3.258e+04 1.240e+04) (ext = 6.591e+03)
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:22     42s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:22     42s] (I)      Default pattern map key = top_default.
[10/19 11:35:22     42s] (I)      Default pattern map key = top_default.
[10/19 11:35:22     42s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1647.8M, EPOCH TIME: 1697708122.671797
[10/19 11:35:22     42s] Starting refinePlace ...
[10/19 11:35:22     42s] (I)      Default pattern map key = top_default.
[10/19 11:35:22     42s] One DDP V2 for no tweak run.
[10/19 11:35:22     42s] (I)      Default pattern map key = top_default.
[10/19 11:35:22     42s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1650.8M, EPOCH TIME: 1697708122.676195
[10/19 11:35:22     42s] DDP initSite1 nrRow 8 nrJob 8
[10/19 11:35:22     42s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1650.8M, EPOCH TIME: 1697708122.676252
[10/19 11:35:22     42s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1650.8M, EPOCH TIME: 1697708122.676298
[10/19 11:35:22     42s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1650.8M, EPOCH TIME: 1697708122.676334
[10/19 11:35:22     42s] DDP markSite nrRow 8 nrJob 8
[10/19 11:35:22     42s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1650.8M, EPOCH TIME: 1697708122.676384
[10/19 11:35:22     42s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1650.8M, EPOCH TIME: 1697708122.676418
[10/19 11:35:22     42s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1650.8M, EPOCH TIME: 1697708122.676605
[10/19 11:35:22     42s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1650.8M, EPOCH TIME: 1697708122.676640
[10/19 11:35:22     42s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1650.8M, EPOCH TIME: 1697708122.676746
[10/19 11:35:22     42s] ** Cut row section cpu time 0:00:00.0.
[10/19 11:35:22     42s]  ** Cut row section real time 0:00:00.0.
[10/19 11:35:22     42s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1650.8M, EPOCH TIME: 1697708122.676795
[10/19 11:35:22     42s]   Spread Effort: high, standalone mode, useDDP on.
[10/19 11:35:22     42s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1650.8MB) @(0:00:42.3 - 0:00:42.3).
[10/19 11:35:22     42s] Move report: preRPlace moves 239 insts, mean move: 7.46 um, max move: 28.60 um 
[10/19 11:35:22     42s] 	Max move on inst (mux_inst/prev_input_s_reg[1]): (802.20, 83.20) --> (820.40, 72.80)
[10/19 11:35:22     42s] 	Length: 26 sites, height: 1 rows, site name: core_l_5v, cell type: SDFRRQL5VX1
[10/19 11:35:22     42s] wireLenOptFixPriorityInst 147 inst fixed
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/19 11:35:22     42s] Move report: legalization moves 168 insts, mean move: 26.07 um, max move: 119.00 um spiral
[10/19 11:35:22     42s] 	Max move on inst (I2/FE_OFC3_o_register_55): (508.20, 72.80) --> (627.20, 72.80)
[10/19 11:35:22     42s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:22     42s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:22     42s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1666.8MB) @(0:00:42.3 - 0:00:42.3).
[10/19 11:35:22     42s] Move report: Detail placement moves 267 insts, mean move: 21.13 um, max move: 120.40 um 
[10/19 11:35:22     42s] 	Max move on inst (I2/ctrl_reg_ps_reg[1][5]): (630.00, 62.40) --> (509.60, 62.40)
[10/19 11:35:22     42s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1666.8MB
[10/19 11:35:22     42s] Statistics of distance of Instance movement in refine placement:
[10/19 11:35:22     42s]   maximum (X+Y) =       120.40 um
[10/19 11:35:22     42s]   inst (I2/ctrl_reg_ps_reg[1][5]) with max move: (630, 62.4) -> (509.6, 62.4)
[10/19 11:35:22     42s]   mean    (X+Y) =        21.13 um
[10/19 11:35:22     42s] Summary Report:
[10/19 11:35:22     42s] Instances move: 267 (out of 405 movable)
[10/19 11:35:22     42s] Instances flipped: 0
[10/19 11:35:22     42s] Mean displacement: 21.13 um
[10/19 11:35:22     42s] Max displacement: 120.40 um (Instance: I2/ctrl_reg_ps_reg[1][5]) (630, 62.4) -> (509.6, 62.4)
[10/19 11:35:22     42s] 	Length: 19 sites, height: 1 rows, site name: core_l_5v, cell type: DFRRQL5VX1
[10/19 11:35:22     42s] Total instances moved : 267
[10/19 11:35:22     42s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.026, MEM:1666.8M, EPOCH TIME: 1697708122.697306
[10/19 11:35:22     42s] Total net bbox length = 4.974e+04 (3.566e+04 1.408e+04) (ext = 6.570e+03)
[10/19 11:35:22     42s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1666.8MB
[10/19 11:35:22     42s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1666.8MB) @(0:00:42.3 - 0:00:42.3).
[10/19 11:35:22     42s] *** Finished refinePlace (0:00:42.3 mem=1666.8M) ***
[10/19 11:35:22     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.5
[10/19 11:35:22     42s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.027, MEM:1666.8M, EPOCH TIME: 1697708122.697664
[10/19 11:35:22     42s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1666.8M, EPOCH TIME: 1697708122.697704
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1663.8M, EPOCH TIME: 1697708122.700177
[10/19 11:35:22     42s]     ClockRefiner summary
[10/19 11:35:22     42s]     All clock instances: Moved 92, flipped 33 and cell swapped 0 (out of a total of 164).
[10/19 11:35:22     42s]     The largest move was 120 um for I2/ctrl_reg_ps_reg[1][5].
[10/19 11:35:22     42s]     Non-sink clock instances: Moved 4, flipped 0 and cell swapped 0 (out of a total of 17).
[10/19 11:35:22     42s]     The largest move was 20.8 um for mux_inst/CTS_ccl_a_buf_00009.
[10/19 11:35:22     42s]     Clock sinks: Moved 88, flipped 33 and cell swapped 0 (out of a total of 147).
[10/19 11:35:22     42s]     The largest move was 120 um for I2/ctrl_reg_ps_reg[1][5].
[10/19 11:35:22     42s]     Revert refine place priority changes on 0 instances.
[10/19 11:35:22     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1663.8M, EPOCH TIME: 1697708122.704059
[10/19 11:35:22     42s] Processing tracks to init pin-track alignment.
[10/19 11:35:22     42s] z: 2, totalTracks: 1
[10/19 11:35:22     42s] z: 4, totalTracks: 1
[10/19 11:35:22     42s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:22     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1663.8M, EPOCH TIME: 1697708122.706268
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:22     42s] OPERPROF:     Starting CMU at level 3, MEM:1663.8M, EPOCH TIME: 1697708122.710592
[10/19 11:35:22     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1663.8M, EPOCH TIME: 1697708122.710940
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:22     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1663.8M, EPOCH TIME: 1697708122.711042
[10/19 11:35:22     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1663.8M, EPOCH TIME: 1697708122.711081
[10/19 11:35:22     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1663.8M, EPOCH TIME: 1697708122.711121
[10/19 11:35:22     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1663.8MB).
[10/19 11:35:22     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1663.8M, EPOCH TIME: 1697708122.711244
[10/19 11:35:22     42s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:22     42s]     Disconnecting clock tree from netlist...
[10/19 11:35:22     42s]     Disconnecting clock tree from netlist done.
[10/19 11:35:22     42s]     Leaving CCOpt scope - Cleaning up placement interface...
[10/19 11:35:22     42s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1663.8M, EPOCH TIME: 1697708122.711834
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1663.8M, EPOCH TIME: 1697708122.713663
[10/19 11:35:22     42s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]     Leaving CCOpt scope - Initializing placement interface...
[10/19 11:35:22     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1663.8M, EPOCH TIME: 1697708122.713847
[10/19 11:35:22     42s] Processing tracks to init pin-track alignment.
[10/19 11:35:22     42s] z: 2, totalTracks: 1
[10/19 11:35:22     42s] z: 4, totalTracks: 1
[10/19 11:35:22     42s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:22     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1663.8M, EPOCH TIME: 1697708122.715776
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:22     42s] OPERPROF:     Starting CMU at level 3, MEM:1663.8M, EPOCH TIME: 1697708122.720055
[10/19 11:35:22     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1663.8M, EPOCH TIME: 1697708122.720372
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:22     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1663.8M, EPOCH TIME: 1697708122.720473
[10/19 11:35:22     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1663.8M, EPOCH TIME: 1697708122.720510
[10/19 11:35:22     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1663.8M, EPOCH TIME: 1697708122.720548
[10/19 11:35:22     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1663.8MB).
[10/19 11:35:22     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1663.8M, EPOCH TIME: 1697708122.720663
[10/19 11:35:22     42s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]     Clock tree timing engine global stage delay update for dc_wc:setup.late...
[10/19 11:35:22     42s] End AAE Lib Interpolated Model. (MEM=1663.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:22     42s]     Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]     
[10/19 11:35:22     42s]     Clock tree legalization - Histogram:
[10/19 11:35:22     42s]     ====================================
[10/19 11:35:22     42s]     
[10/19 11:35:22     42s]     ------------------------------------
[10/19 11:35:22     42s]     Movement (um)        Number of cells
[10/19 11:35:22     42s]     ------------------------------------
[10/19 11:35:22     42s]     [14,16.2667)                1
[10/19 11:35:22     42s]     [16.2667,18.5333)           1
[10/19 11:35:22     42s]     [18.5333,20.8)              2
[10/19 11:35:22     42s]     ------------------------------------
[10/19 11:35:22     42s]     
[10/19 11:35:22     42s]     
[10/19 11:35:22     42s]     Clock tree legalization - Top 10 Movements:
[10/19 11:35:22     42s]     ===========================================
[10/19 11:35:22     42s]     
[10/19 11:35:22     42s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[10/19 11:35:22     42s]     Movement (um)    Desired             Achieved            Node
[10/19 11:35:22     42s]                      location            location            
[10/19 11:35:22     42s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[10/19 11:35:22     42s]         20.8         (898.800,83.200)    (898.800,62.400)    CTS_ccl_a_buf_00009 (a lib_cell BUL5VX16) at (898.800,62.400), in power domain auto-default
[10/19 11:35:22     42s]         20.8         (471.800,62.400)    (471.800,41.600)    CTS_ccl_a_buf_00017 (a lib_cell BUL5VX16) at (471.800,41.600), in power domain auto-default
[10/19 11:35:22     42s]         18.2         (471.800,62.400)    (490.000,62.400)    CTS_ccl_a_buf_00010 (a lib_cell BUL5VX16) at (490.000,62.400), in power domain auto-default
[10/19 11:35:22     42s]         14           (898.800,83.200)    (912.800,83.200)    CTS_ccl_a_buf_00016 (a lib_cell BUL5VX16) at (912.800,83.200), in power domain auto-default
[10/19 11:35:22     42s]          0           (633.200,86.700)    (633.200,86.700)    CTS_ccl_a_buf_00003 (a lib_cell BUL5VX16) at (621.600,83.200), in power domain auto-default
[10/19 11:35:22     42s]          0           (631.800,45.100)    (631.800,45.100)    CTS_ccl_a_buf_00006 (a lib_cell BUL5VX16) at (620.200,41.600), in power domain auto-default
[10/19 11:35:22     42s]          0           (734.000,24.300)    (734.000,24.300)    CTS_ccl_a_buf_00005 (a lib_cell BUL5VX16) at (722.400,20.800), in power domain auto-default
[10/19 11:35:22     42s]          0           (749.400,86.700)    (749.400,86.700)    CTS_ccl_a_buf_00004 (a lib_cell BUL5VX16) at (737.800,83.200), in power domain auto-default
[10/19 11:35:22     42s]          0           (704.600,86.700)    (704.600,86.700)    CTS_ccl_a_buf_00001 (a lib_cell BUL5VX16) at (693.000,83.200), in power domain auto-default
[10/19 11:35:22     42s]          0           (924.400,86.700)    (924.400,86.700)    CTS_ccl_a_buf_00016 (a lib_cell BUL5VX16) at (912.800,83.200), in power domain auto-default
[10/19 11:35:22     42s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[10/19 11:35:22     42s]     
[10/19 11:35:22     42s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:22     42s]     Clock DAG stats after 'Clustering':
[10/19 11:35:22     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:22     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:22     42s]       misc counts      : r=1, pp=0
[10/19 11:35:22     42s]       cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
[10/19 11:35:22     42s]       cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
[10/19 11:35:22     42s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:22     42s]       wire capacitance : top=0.000pF, trunk=0.209pF, leaf=0.574pF, total=0.782pF
[10/19 11:35:22     42s]       wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
[10/19 11:35:22     42s]       hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
[10/19 11:35:22     42s]     Clock DAG net violations after 'Clustering': none
[10/19 11:35:22     42s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[10/19 11:35:22     42s]       Trunk : target=5.000ns count=3 avg=0.326ns sd=0.270ns min=0.015ns max=0.502ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]       Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.010ns min=0.179ns max=0.212ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]     Clock DAG library cell distribution after 'Clustering' {count}:
[10/19 11:35:22     42s]        Bufs: BUL5VX16: 17 
[10/19 11:35:22     42s]     Clock DAG hash after 'Clustering': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats after 'Clustering':
[10/19 11:35:22     42s]       delay calculator: calls=10118, total_wall_time=0.552s, mean_wall_time=0.055ms
[10/19 11:35:22     42s]       legalizer: calls=191, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10114, total_wall_time=0.074s, mean_wall_time=0.007ms
[10/19 11:35:22     42s]     Primary reporting skew groups after 'Clustering':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.015, max=1.065, avg=1.038, sd=0.013], skew [0.049 vs 0.733], 100% {1.015, 1.065} (wid=0.033 ws=0.024) (gid=1.041 gs=0.041)
[10/19 11:35:22     42s]           min path sink: I2/ctrl_reg_ps_reg[6][7]/C
[10/19 11:35:22     42s]           max path sink: i_register_sync1_reg[1]/C
[10/19 11:35:22     42s]     Skew group summary after 'Clustering':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.015, max=1.065, avg=1.038, sd=0.013], skew [0.049 vs 0.733], 100% {1.015, 1.065} (wid=0.033 ws=0.024) (gid=1.041 gs=0.041)
[10/19 11:35:22     42s]     Legalizer API calls during this step: 191 succeeded with high effort: 191 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:22     42s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/19 11:35:22     42s]   
[10/19 11:35:22     42s]   Post-Clustering Statistics Report
[10/19 11:35:22     42s]   =================================
[10/19 11:35:22     42s]   
[10/19 11:35:22     42s]   Fanout Statistics:
[10/19 11:35:22     42s]   
[10/19 11:35:22     42s]   ------------------------------------------------------------------------------------------
[10/19 11:35:22     42s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[10/19 11:35:22     42s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[10/19 11:35:22     42s]   ------------------------------------------------------------------------------------------
[10/19 11:35:22     42s]   Trunk         4      4.500       1          8        3.512      {2 <= 2, 2 <= 8}
[10/19 11:35:22     42s]   Leaf         15      9.800       8         10        0.561      {1 <= 8, 1 <= 9, 13 <= 10}
[10/19 11:35:22     42s]   ------------------------------------------------------------------------------------------
[10/19 11:35:22     42s]   
[10/19 11:35:22     42s]   Clustering Failure Statistics:
[10/19 11:35:22     42s]   
[10/19 11:35:22     42s]   --------------------------------
[10/19 11:35:22     42s]   Net Type    Clusters    Clusters
[10/19 11:35:22     42s]               Tried       Failed
[10/19 11:35:22     42s]   --------------------------------
[10/19 11:35:22     42s]   Trunk           2          0
[10/19 11:35:22     42s]   Leaf           15          0
[10/19 11:35:22     42s]   --------------------------------
[10/19 11:35:22     42s]   
[10/19 11:35:22     42s]   Clustering Partition Statistics:
[10/19 11:35:22     42s]   
[10/19 11:35:22     42s]   -------------------------------------------------------------------------------------
[10/19 11:35:22     42s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[10/19 11:35:22     42s]               Fraction    Fraction    Count        Size       Size    Size    Size
[10/19 11:35:22     42s]   -------------------------------------------------------------------------------------
[10/19 11:35:22     42s]   Trunk        0.000       1.000          1         15.000     15      15       0.000
[10/19 11:35:22     42s]   Leaf         0.000       1.000          1        147.000    147     147       0.000
[10/19 11:35:22     42s]   -------------------------------------------------------------------------------------
[10/19 11:35:22     42s]   
[10/19 11:35:22     42s]   
[10/19 11:35:22     42s]   Looking for fanout violations...
[10/19 11:35:22     42s]   Looking for fanout violations done.
[10/19 11:35:22     42s]   CongRepair After Initial Clustering...
[10/19 11:35:22     42s]   Reset timing graph...
[10/19 11:35:22     42s] Ignoring AAE DB Resetting ...
[10/19 11:35:22     42s]   Reset timing graph done.
[10/19 11:35:22     42s]   Leaving CCOpt scope - Early Global Route...
[10/19 11:35:22     42s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1702.0M, EPOCH TIME: 1697708122.743200
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:147).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] All LLGs are deleted
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1702.0M, EPOCH TIME: 1697708122.744570
[10/19 11:35:22     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1702.0M, EPOCH TIME: 1697708122.744778
[10/19 11:35:22     42s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1664.0M, EPOCH TIME: 1697708122.745613
[10/19 11:35:22     42s]   Clock implementation routing...
[10/19 11:35:22     42s] Net route status summary:
[10/19 11:35:22     42s]   Clock:        18 (unrouted=18, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:22     42s]   Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:22     42s]     Routing using eGR only...
[10/19 11:35:22     42s]       Early Global Route - eGR only step...
[10/19 11:35:22     42s] (ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
[10/19 11:35:22     42s] (ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
[10/19 11:35:22     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/19 11:35:22     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/19 11:35:22     42s] (ccopt eGR): Start to route 18 all nets
[10/19 11:35:22     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/19 11:35:22     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/19 11:35:22     42s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      ====================== Layers =======================
[10/19 11:35:22     42s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:22     42s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:22     42s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:22     42s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:22     42s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:22     42s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:22     42s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:22     42s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:22     42s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:22     42s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:22     42s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:22     42s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:22     42s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:22     42s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:22     42s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:22     42s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:22     42s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:22     42s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:22     42s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:22     42s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:22     42s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:22     42s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:22     42s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:22     42s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:22     42s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:22     42s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:22     42s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:22     42s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:22     42s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:22     42s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:22     42s] (I)      Started Import and model ( Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      Default pattern map key = top_default.
[10/19 11:35:22     42s] (I)      == Non-default Options ==
[10/19 11:35:22     42s] (I)      Clean congestion better                            : true
[10/19 11:35:22     42s] (I)      Estimate vias on DPT layer                         : true
[10/19 11:35:22     42s] (I)      Clean congestion layer assignment rounds           : 3
[10/19 11:35:22     42s] (I)      Layer constraints as soft constraints              : true
[10/19 11:35:22     42s] (I)      Soft top layer                                     : true
[10/19 11:35:22     42s] (I)      Skip prospective layer relax nets                  : true
[10/19 11:35:22     42s] (I)      Better NDR handling                                : true
[10/19 11:35:22     42s] (I)      Improved NDR modeling in LA                        : true
[10/19 11:35:22     42s] (I)      Routing cost fix for NDR handling                  : true
[10/19 11:35:22     42s] (I)      Block tracks for preroutes                         : true
[10/19 11:35:22     42s] (I)      Assign IRoute by net group key                     : true
[10/19 11:35:22     42s] (I)      Block unroutable channels                          : true
[10/19 11:35:22     42s] (I)      Block unroutable channels 3D                       : true
[10/19 11:35:22     42s] (I)      Bound layer relaxed segment wl                     : true
[10/19 11:35:22     42s] (I)      Blocked pin reach length threshold                 : 2
[10/19 11:35:22     42s] (I)      Check blockage within NDR space in TA              : true
[10/19 11:35:22     42s] (I)      Skip must join for term with via pillar            : true
[10/19 11:35:22     42s] (I)      Model find APA for IO pin                          : true
[10/19 11:35:22     42s] (I)      On pin location for off pin term                   : true
[10/19 11:35:22     42s] (I)      Handle EOL spacing                                 : true
[10/19 11:35:22     42s] (I)      Merge PG vias by gap                               : true
[10/19 11:35:22     42s] (I)      Maximum routing layer                              : 3
[10/19 11:35:22     42s] (I)      Minimum routing layer                              : 1
[10/19 11:35:22     42s] (I)      Route selected nets only                           : true
[10/19 11:35:22     42s] (I)      Refine MST                                         : true
[10/19 11:35:22     42s] (I)      Honor PRL                                          : true
[10/19 11:35:22     42s] (I)      Strong congestion aware                            : true
[10/19 11:35:22     42s] (I)      Improved initial location for IRoutes              : true
[10/19 11:35:22     42s] (I)      Multi panel TA                                     : true
[10/19 11:35:22     42s] (I)      Penalize wire overlap                              : true
[10/19 11:35:22     42s] (I)      Expand small instance blockage                     : true
[10/19 11:35:22     42s] (I)      Reduce via in TA                                   : true
[10/19 11:35:22     42s] (I)      SS-aware routing                                   : true
[10/19 11:35:22     42s] (I)      Improve tree edge sharing                          : true
[10/19 11:35:22     42s] (I)      Improve 2D via estimation                          : true
[10/19 11:35:22     42s] (I)      Refine Steiner tree                                : true
[10/19 11:35:22     42s] (I)      Build spine tree                                   : true
[10/19 11:35:22     42s] (I)      Model pass through capacity                        : true
[10/19 11:35:22     42s] (I)      Extend blockages by a half GCell                   : true
[10/19 11:35:22     42s] (I)      Consider pin shapes                                : true
[10/19 11:35:22     42s] (I)      Consider pin shapes for all nodes                  : true
[10/19 11:35:22     42s] (I)      Consider NR APA                                    : true
[10/19 11:35:22     42s] (I)      Consider IO pin shape                              : true
[10/19 11:35:22     42s] (I)      Fix pin connection bug                             : true
[10/19 11:35:22     42s] (I)      Consider layer RC for local wires                  : true
[10/19 11:35:22     42s] (I)      Route to clock mesh pin                            : true
[10/19 11:35:22     42s] (I)      LA-aware pin escape length                         : 2
[10/19 11:35:22     42s] (I)      Connect multiple ports                             : true
[10/19 11:35:22     42s] (I)      Split for must join                                : true
[10/19 11:35:22     42s] (I)      Number of threads                                  : 1
[10/19 11:35:22     42s] (I)      Routing effort level                               : 10000
[10/19 11:35:22     42s] (I)      Prefer layer length threshold                      : 8
[10/19 11:35:22     42s] (I)      Overflow penalty cost                              : 10
[10/19 11:35:22     42s] (I)      A-star cost                                        : 0.300000
[10/19 11:35:22     42s] (I)      Misalignment cost                                  : 10.000000
[10/19 11:35:22     42s] (I)      Threshold for short IRoute                         : 6
[10/19 11:35:22     42s] (I)      Via cost during post routing                       : 1.000000
[10/19 11:35:22     42s] (I)      Layer congestion ratios                            : { { 1.0 } }
[10/19 11:35:22     42s] (I)      Source-to-sink ratio                               : 0.300000
[10/19 11:35:22     42s] (I)      Scenic ratio bound                                 : 3.000000
[10/19 11:35:22     42s] (I)      Segment layer relax scenic ratio                   : 1.250000
[10/19 11:35:22     42s] (I)      Source-sink aware LA ratio                         : 0.500000
[10/19 11:35:22     42s] (I)      PG-aware similar topology routing                  : true
[10/19 11:35:22     42s] (I)      Maze routing via cost fix                          : true
[10/19 11:35:22     42s] (I)      Apply PRL on PG terms                              : true
[10/19 11:35:22     42s] (I)      Apply PRL on obs objects                           : true
[10/19 11:35:22     42s] (I)      Handle range-type spacing rules                    : true
[10/19 11:35:22     42s] (I)      PG gap threshold multiplier                        : 10.000000
[10/19 11:35:22     42s] (I)      Parallel spacing query fix                         : true
[10/19 11:35:22     42s] (I)      Force source to root IR                            : true
[10/19 11:35:22     42s] (I)      Layer Weights                                      : L2:4 L3:2.5
[10/19 11:35:22     42s] (I)      Do not relax to DPT layer                          : true
[10/19 11:35:22     42s] (I)      No DPT in post routing                             : true
[10/19 11:35:22     42s] (I)      Modeling PG via merging fix                        : true
[10/19 11:35:22     42s] (I)      Shield aware TA                                    : true
[10/19 11:35:22     42s] (I)      Strong shield aware TA                             : true
[10/19 11:35:22     42s] (I)      Overflow calculation fix in LA                     : true
[10/19 11:35:22     42s] (I)      Post routing fix                                   : true
[10/19 11:35:22     42s] (I)      Strong post routing                                : true
[10/19 11:35:22     42s] (I)      Access via pillar from top                         : true
[10/19 11:35:22     42s] (I)      NDR via pillar fix                                 : true
[10/19 11:35:22     42s] (I)      Violation on path threshold                        : 1
[10/19 11:35:22     42s] (I)      Pass through capacity modeling                     : true
[10/19 11:35:22     42s] (I)      Select the non-relaxed segments in post routing stage : true
[10/19 11:35:22     42s] (I)      Select term pin box for io pin                     : true
[10/19 11:35:22     42s] (I)      Penalize NDR sharing                               : true
[10/19 11:35:22     42s] (I)      Enable special modeling                            : false
[10/19 11:35:22     42s] (I)      Keep fixed segments                                : true
[10/19 11:35:22     42s] (I)      Reorder net groups by key                          : true
[10/19 11:35:22     42s] (I)      Increase net scenic ratio                          : true
[10/19 11:35:22     42s] (I)      Method to set GCell size                           : row
[10/19 11:35:22     42s] (I)      Connect multiple ports and must join fix           : true
[10/19 11:35:22     42s] (I)      Avoid high resistance layers                       : true
[10/19 11:35:22     42s] (I)      Model find APA for IO pin fix                      : true
[10/19 11:35:22     42s] (I)      Avoid connecting non-metal layers                  : true
[10/19 11:35:22     42s] (I)      Use track pitch for NDR                            : true
[10/19 11:35:22     42s] (I)      Enable layer relax to lower layer                  : true
[10/19 11:35:22     42s] (I)      Enable layer relax to upper layer                  : true
[10/19 11:35:22     42s] (I)      Top layer relaxation fix                           : true
[10/19 11:35:22     42s] (I)      Handle non-default track width                     : false
[10/19 11:35:22     42s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:22     42s] (I)      Use row-based GCell size
[10/19 11:35:22     42s] (I)      Use row-based GCell align
[10/19 11:35:22     42s] (I)      layer 0 area = 0
[10/19 11:35:22     42s] (I)      layer 1 area = 0
[10/19 11:35:22     42s] (I)      layer 2 area = 0
[10/19 11:35:22     42s] (I)      GCell unit size   : 10400
[10/19 11:35:22     42s] (I)      GCell multiplier  : 1
[10/19 11:35:22     42s] (I)      GCell row height  : 10400
[10/19 11:35:22     42s] (I)      Actual row height : 10400
[10/19 11:35:22     42s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:22     42s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:22     42s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:22     42s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:22     42s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:22     42s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:22     42s] (I)      ================ Default via ================
[10/19 11:35:22     42s] (I)      +---+------------------+--------------------+
[10/19 11:35:22     42s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:22     42s] (I)      +---+------------------+--------------------+
[10/19 11:35:22     42s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:22     42s] (I)      | 2 |    2  VIA2_C_via |   10  VIA2_CV1_via |
[10/19 11:35:22     42s] (I)      | 3 |    3  VIA3_C_via |   13  VIA3_CH2_via |
[10/19 11:35:22     42s] (I)      +---+------------------+--------------------+
[10/19 11:35:22     42s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:22     42s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:22     42s] [NR-eGR] Read 0 other shapes
[10/19 11:35:22     42s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:22     42s] [NR-eGR] #Instance Blockages : 18770
[10/19 11:35:22     42s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:22     42s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:22     42s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:22     42s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:22     42s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:22     42s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:22     42s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/19 11:35:22     42s] [NR-eGR] Read 419 nets ( ignored 401 )
[10/19 11:35:22     42s] [NR-eGR] Connected 0 must-join pins/ports
[10/19 11:35:22     42s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:22     42s] (I)      Read Num Blocks=19137  Num Prerouted Wires=0  Num CS=0
[10/19 11:35:22     42s] (I)      Layer 0 (H) : #blockages 18905 : #preroutes 0
[10/19 11:35:22     42s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[10/19 11:35:22     42s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 0
[10/19 11:35:22     42s] (I)      Moved 1 terms for better access 
[10/19 11:35:22     42s] (I)      Number of ignored nets                =      0
[10/19 11:35:22     42s] (I)      Number of connected nets              =      0
[10/19 11:35:22     42s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/19 11:35:22     42s] (I)      Number of clock nets                  =     18.  Ignored: No
[10/19 11:35:22     42s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:22     42s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:22     42s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:22     42s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:22     42s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:22     42s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:22     42s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:22     42s] [NR-eGR] There are 18 clock nets ( 18 with NDR ).
[10/19 11:35:22     42s] (I)      Ndr track 0 does not exist
[10/19 11:35:22     42s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:22     42s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:22     42s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:22     42s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:22     42s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:22     42s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:22     42s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:22     42s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:22     42s] (I)      Grid                :   103    10     3
[10/19 11:35:22     42s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:22     42s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:22     42s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:22     42s] (I)      Default wire width  :   500   600   600
[10/19 11:35:22     42s] (I)      Default wire space  :   450   500   500
[10/19 11:35:22     42s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:22     42s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:22     42s] (I)      First track coord   :   650   700   650
[10/19 11:35:22     42s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:22     42s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:22     42s] (I)      Num of masks        :     1     1     1
[10/19 11:35:22     42s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:22     42s] (I)      --------------------------------------------------------
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:22     42s] [NR-eGR] Rule id: 0  Nets: 18
[10/19 11:35:22     42s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[10/19 11:35:22     42s] (I)                    Layer     1     2     3 
[10/19 11:35:22     42s] (I)                    Pitch  2600  2800  2600 
[10/19 11:35:22     42s] (I)             #Used tracks     2     2     2 
[10/19 11:35:22     42s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:22     42s] [NR-eGR] ========================================
[10/19 11:35:22     42s] [NR-eGR] 
[10/19 11:35:22     42s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:22     42s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:22     42s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:22     42s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:22     42s] (I)      |     1 |    8240 |     6396 |        77.62% |
[10/19 11:35:22     42s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:22     42s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:22     42s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:22     42s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      Reset routing kernel
[10/19 11:35:22     42s] (I)      Started Global Routing ( Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      totalPins=182  totalGlobalPin=182 (100.00%)
[10/19 11:35:22     42s] (I)      total 2D Cap : 14334 = (7224 H, 7110 V)
[10/19 11:35:22     42s] [NR-eGR] Layer group 1: route 18 net(s) in layer range [2, 3]
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1a Route ============
[10/19 11:35:22     42s] (I)      Usage: 462 = (281 H, 181 V) = (3.89% H, 2.55% V) = (2.922e+03um H, 1.882e+03um V)
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1b Route ============
[10/19 11:35:22     42s] (I)      Usage: 462 = (281 H, 181 V) = (3.89% H, 2.55% V) = (2.922e+03um H, 1.882e+03um V)
[10/19 11:35:22     42s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.804800e+03um
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1c Route ============
[10/19 11:35:22     42s] (I)      Usage: 462 = (281 H, 181 V) = (3.89% H, 2.55% V) = (2.922e+03um H, 1.882e+03um V)
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1d Route ============
[10/19 11:35:22     42s] (I)      Usage: 462 = (281 H, 181 V) = (3.89% H, 2.55% V) = (2.922e+03um H, 1.882e+03um V)
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1e Route ============
[10/19 11:35:22     42s] (I)      Usage: 462 = (281 H, 181 V) = (3.89% H, 2.55% V) = (2.922e+03um H, 1.882e+03um V)
[10/19 11:35:22     42s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.804800e+03um
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1f Route ============
[10/19 11:35:22     42s] (I)      Usage: 462 = (281 H, 181 V) = (3.89% H, 2.55% V) = (2.922e+03um H, 1.882e+03um V)
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1g Route ============
[10/19 11:35:22     42s] (I)      Usage: 458 = (277 H, 181 V) = (3.83% H, 2.55% V) = (2.881e+03um H, 1.882e+03um V)
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1h Route ============
[10/19 11:35:22     42s] (I)      Usage: 458 = (278 H, 180 V) = (3.85% H, 2.53% V) = (2.891e+03um H, 1.872e+03um V)
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:22     42s] [NR-eGR]                        OverCon            
[10/19 11:35:22     42s] [NR-eGR]                         #Gcell     %Gcell
[10/19 11:35:22     42s] [NR-eGR]        Layer             (1-0)    OverCon
[10/19 11:35:22     42s] [NR-eGR] ----------------------------------------------
[10/19 11:35:22     42s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:22     42s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:22     42s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:22     42s] [NR-eGR] ----------------------------------------------
[10/19 11:35:22     42s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[10/19 11:35:22     42s] [NR-eGR] 
[10/19 11:35:22     42s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      total 2D Cap : 16231 = (9109 H, 7122 V)
[10/19 11:35:22     42s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/19 11:35:22     42s] (I)      ============= Track Assignment ============
[10/19 11:35:22     42s] (I)      Started Track Assignment (1T) ( Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[10/19 11:35:22     42s] (I)      Run Multi-thread track assignment
[10/19 11:35:22     42s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      Started Export ( Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:22     42s] [NR-eGR] --------------------------------
[10/19 11:35:22     42s] [NR-eGR]  MET1  (1H)          2736  1684 
[10/19 11:35:22     42s] [NR-eGR]  MET2  (2V)         17822  1588 
[10/19 11:35:22     42s] [NR-eGR]  MET3  (3H)         32713     0 
[10/19 11:35:22     42s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:22     42s] [NR-eGR] --------------------------------
[10/19 11:35:22     42s] [NR-eGR]        Total        53271  3272 
[10/19 11:35:22     42s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:22     42s] [NR-eGR] Total half perimeter of net bounding box: 49744um
[10/19 11:35:22     42s] [NR-eGR] Total length: 53271um, number of vias: 3272
[10/19 11:35:22     42s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:22     42s] [NR-eGR] Total eGR-routed clock nets wire length: 4870um, number of vias: 349
[10/19 11:35:22     42s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:22     42s] [NR-eGR] Report for selected net(s) only.
[10/19 11:35:22     42s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:22     42s] [NR-eGR] --------------------------------
[10/19 11:35:22     42s] [NR-eGR]  MET1  (1H)           144   185 
[10/19 11:35:22     42s] [NR-eGR]  MET2  (2V)          1910   164 
[10/19 11:35:22     42s] [NR-eGR]  MET3  (3H)          2817     0 
[10/19 11:35:22     42s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:22     42s] [NR-eGR] --------------------------------
[10/19 11:35:22     42s] [NR-eGR]        Total         4870   349 
[10/19 11:35:22     42s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:22     42s] [NR-eGR] Total half perimeter of net bounding box: 3552um
[10/19 11:35:22     42s] [NR-eGR] Total length: 4870um, number of vias: 349
[10/19 11:35:22     42s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:22     42s] [NR-eGR] Total routed clock nets wire length: 4870um, number of vias: 349
[10/19 11:35:22     42s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:22     42s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      ==================================== Runtime Summary ====================================
[10/19 11:35:22     42s] (I)       Step                                        %      Start     Finish      Real       CPU 
[10/19 11:35:22     42s] (I)      -----------------------------------------------------------------------------------------
[10/19 11:35:22     42s] (I)       Early Global Route kernel             100.00%  21.12 sec  21.16 sec  0.04 sec  0.04 sec 
[10/19 11:35:22     42s] (I)       +-Import and model                     29.49%  21.13 sec  21.14 sec  0.01 sec  0.01 sec 
[10/19 11:35:22     42s] (I)       | +-Create place DB                     3.04%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | +-Import place data                 2.83%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | +-Read instances and placement    0.85%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | +-Read nets                       1.53%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | +-Create route DB                    23.24%  21.13 sec  21.14 sec  0.01 sec  0.01 sec 
[10/19 11:35:22     42s] (I)       | | +-Import route data (1T)           21.28%  21.13 sec  21.14 sec  0.01 sec  0.01 sec 
[10/19 11:35:22     42s] (I)       | | | +-Read blockages ( Layer 1-3 )   12.95%  21.13 sec  21.13 sec  0.01 sec  0.01 sec 
[10/19 11:35:22     42s] (I)       | | | | +-Read routing blockages        0.00%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | | +-Read instance blockages      11.08%  21.13 sec  21.13 sec  0.00 sec  0.01 sec 
[10/19 11:35:22     42s] (I)       | | | | +-Read PG blockages             0.17%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | | +-Read clock blockages          0.03%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | | +-Read other blockages          0.02%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | | +-Read halo blockages           0.01%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | | +-Read boundary cut boxes       0.00%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | +-Read blackboxes                 0.02%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | +-Read prerouted                  0.34%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | +-Read unlegalized nets           0.07%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | +-Read nets                       0.10%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | +-Set up via pillars              0.01%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | +-Initialize 3D grid graph        0.06%  21.13 sec  21.13 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | +-Model blockage capacity         4.17%  21.13 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | | +-Initialize 3D capacity        3.85%  21.13 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | +-Move terms for access (1T)      0.13%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | +-Read aux data                       0.01%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | +-Others data preparation             0.06%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | +-Create route kernel                 1.81%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       +-Global Routing                       28.17%  21.14 sec  21.15 sec  0.01 sec  0.01 sec 
[10/19 11:35:22     42s] (I)       | +-Initialization                      0.09%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | +-Net group 1                        27.13%  21.14 sec  21.15 sec  0.01 sec  0.01 sec 
[10/19 11:35:22     42s] (I)       | | +-Generate topology                 1.25%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | +-Phase 1a                          1.37%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | +-Pattern routing (1T)            1.03%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | +-Phase 1b                          0.18%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | +-Phase 1c                          0.03%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | +-Phase 1d                          0.03%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | +-Phase 1e                          0.28%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | +-Route legalization              0.00%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | +-Phase 1f                          0.03%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | +-Phase 1g                          0.91%  21.14 sec  21.14 sec  0.00 sec  0.01 sec 
[10/19 11:35:22     42s] (I)       | | | +-Post Routing                    0.65%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | +-Phase 1h                          0.88%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | | +-Post Routing                    0.63%  21.14 sec  21.14 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | +-Layer assignment (1T)            19.44%  21.14 sec  21.15 sec  0.01 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       +-Export 3D cong map                    0.52%  21.15 sec  21.15 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | +-Export 2D cong map                  0.11%  21.15 sec  21.15 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       +-Extract Global 3D Wires               0.03%  21.15 sec  21.15 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       +-Track Assignment (1T)                10.63%  21.15 sec  21.15 sec  0.00 sec  0.01 sec 
[10/19 11:35:22     42s] (I)       | +-Initialization                      0.03%  21.15 sec  21.15 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | +-Track Assignment Kernel             9.94%  21.15 sec  21.15 sec  0.00 sec  0.01 sec 
[10/19 11:35:22     42s] (I)       | +-Free Memory                         0.00%  21.15 sec  21.15 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       +-Export                                7.52%  21.15 sec  21.16 sec  0.00 sec  0.01 sec 
[10/19 11:35:22     42s] (I)       | +-Export DB wires                     0.82%  21.15 sec  21.15 sec  0.00 sec  0.01 sec 
[10/19 11:35:22     42s] (I)       | | +-Export all nets                   0.32%  21.15 sec  21.15 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | | +-Set wire vias                     0.05%  21.15 sec  21.15 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | +-Report wirelength                   3.73%  21.15 sec  21.16 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | +-Update net boxes                    2.03%  21.16 sec  21.16 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       | +-Update timing                       0.01%  21.16 sec  21.16 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)       +-Postprocess design                    0.90%  21.16 sec  21.16 sec  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)      ==================== Summary by functions =====================
[10/19 11:35:22     42s] (I)       Lv  Step                                %      Real       CPU 
[10/19 11:35:22     42s] (I)      ---------------------------------------------------------------
[10/19 11:35:22     42s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.04 sec 
[10/19 11:35:22     42s] (I)        1  Import and model               29.49%  0.01 sec  0.01 sec 
[10/19 11:35:22     42s] (I)        1  Global Routing                 28.17%  0.01 sec  0.01 sec 
[10/19 11:35:22     42s] (I)        1  Track Assignment (1T)          10.63%  0.00 sec  0.01 sec 
[10/19 11:35:22     42s] (I)        1  Export                          7.52%  0.00 sec  0.01 sec 
[10/19 11:35:22     42s] (I)        1  Postprocess design              0.90%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        1  Export 3D cong map              0.52%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        2  Net group 1                    27.13%  0.01 sec  0.01 sec 
[10/19 11:35:22     42s] (I)        2  Create route DB                23.24%  0.01 sec  0.01 sec 
[10/19 11:35:22     42s] (I)        2  Track Assignment Kernel         9.94%  0.00 sec  0.01 sec 
[10/19 11:35:22     42s] (I)        2  Report wirelength               3.73%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        2  Create place DB                 3.04%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        2  Update net boxes                2.03%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        2  Create route kernel             1.81%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        2  Export DB wires                 0.82%  0.00 sec  0.01 sec 
[10/19 11:35:22     42s] (I)        2  Initialization                  0.12%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        2  Export 2D cong map              0.11%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        2  Others data preparation         0.06%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        3  Import route data (1T)         21.28%  0.01 sec  0.01 sec 
[10/19 11:35:22     42s] (I)        3  Layer assignment (1T)          19.44%  0.01 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        3  Import place data               2.83%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        3  Phase 1a                        1.37%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        3  Generate topology               1.25%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        3  Phase 1g                        0.91%  0.00 sec  0.01 sec 
[10/19 11:35:22     42s] (I)        3  Phase 1h                        0.88%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        3  Export all nets                 0.32%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        3  Phase 1e                        0.28%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        3  Phase 1b                        0.18%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        3  Set wire vias                   0.05%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        3  Phase 1f                        0.03%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        4  Read blockages ( Layer 1-3 )   12.95%  0.01 sec  0.01 sec 
[10/19 11:35:22     42s] (I)        4  Model blockage capacity         4.17%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        4  Read nets                       1.63%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        4  Post Routing                    1.28%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        4  Pattern routing (1T)            1.03%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        4  Read instances and placement    0.85%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        4  Read prerouted                  0.34%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        4  Move terms for access (1T)      0.13%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        4  Read unlegalized nets           0.07%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        4  Initialize 3D grid graph        0.06%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        5  Read instance blockages        11.08%  0.00 sec  0.01 sec 
[10/19 11:35:22     42s] (I)        5  Initialize 3D capacity          3.85%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        5  Read PG blockages               0.17%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        5  Read clock blockages            0.03%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:22     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/19 11:35:22     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/19 11:35:22     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/19 11:35:22     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/19 11:35:22     42s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:22     42s]     Routing using eGR only done.
[10/19 11:35:22     42s] Net route status summary:
[10/19 11:35:22     42s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:22     42s]   Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] CCOPT: Done with clock implementation routing.
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s]   Clock implementation routing done.
[10/19 11:35:22     42s]   Fixed 18 wires.
[10/19 11:35:22     42s]   CCOpt: Starting congestion repair using flow wrapper...
[10/19 11:35:22     42s]     Congestion Repair...
[10/19 11:35:22     42s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:42.5/0:00:44.2 (1.0), mem = 1664.0M
[10/19 11:35:22     42s] Info: Disable timing driven in postCTS congRepair.
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Starting congRepair ...
[10/19 11:35:22     42s] User Input Parameters:
[10/19 11:35:22     42s] - Congestion Driven    : On
[10/19 11:35:22     42s] - Timing Driven        : Off
[10/19 11:35:22     42s] - Area-Violation Based : On
[10/19 11:35:22     42s] - Start Rollback Level : -5
[10/19 11:35:22     42s] - Legalized            : On
[10/19 11:35:22     42s] - Window Based         : Off
[10/19 11:35:22     42s] - eDen incr mode       : Off
[10/19 11:35:22     42s] - Small incr mode      : Off
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/19 11:35:22     42s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/19 11:35:22     42s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1664.0M, EPOCH TIME: 1697708122.827071
[10/19 11:35:22     42s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:1664.0M, EPOCH TIME: 1697708122.828440
[10/19 11:35:22     42s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1664.0M, EPOCH TIME: 1697708122.828505
[10/19 11:35:22     42s] Starting Early Global Route congestion estimation: mem = 1664.0M
[10/19 11:35:22     42s] (I)      ====================== Layers =======================
[10/19 11:35:22     42s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:22     42s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:22     42s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:22     42s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:22     42s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:22     42s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:22     42s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:22     42s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:22     42s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:22     42s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:22     42s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:22     42s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:22     42s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:22     42s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:22     42s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:22     42s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:22     42s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:22     42s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:22     42s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:22     42s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:22     42s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:22     42s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:22     42s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:22     42s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:22     42s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:22     42s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:22     42s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:22     42s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:22     42s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:22     42s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:22     42s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:22     42s] (I)      Started Import and model ( Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      Default pattern map key = top_default.
[10/19 11:35:22     42s] (I)      == Non-default Options ==
[10/19 11:35:22     42s] (I)      Maximum routing layer                              : 3
[10/19 11:35:22     42s] (I)      Minimum routing layer                              : 1
[10/19 11:35:22     42s] (I)      Number of threads                                  : 1
[10/19 11:35:22     42s] (I)      Use non-blocking free Dbs wires                    : false
[10/19 11:35:22     42s] (I)      Method to set GCell size                           : row
[10/19 11:35:22     42s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:22     42s] (I)      Use row-based GCell size
[10/19 11:35:22     42s] (I)      Use row-based GCell align
[10/19 11:35:22     42s] (I)      layer 0 area = 0
[10/19 11:35:22     42s] (I)      layer 1 area = 0
[10/19 11:35:22     42s] (I)      layer 2 area = 0
[10/19 11:35:22     42s] (I)      GCell unit size   : 10400
[10/19 11:35:22     42s] (I)      GCell multiplier  : 1
[10/19 11:35:22     42s] (I)      GCell row height  : 10400
[10/19 11:35:22     42s] (I)      Actual row height : 10400
[10/19 11:35:22     42s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:22     42s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:22     42s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:22     42s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:22     42s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:22     42s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:22     42s] (I)      ================ Default via ================
[10/19 11:35:22     42s] (I)      +---+------------------+--------------------+
[10/19 11:35:22     42s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:22     42s] (I)      +---+------------------+--------------------+
[10/19 11:35:22     42s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:22     42s] (I)      | 2 |    2  VIA2_C_via |   10  VIA2_CV1_via |
[10/19 11:35:22     42s] (I)      | 3 |    3  VIA3_C_via |   13  VIA3_CH2_via |
[10/19 11:35:22     42s] (I)      +---+------------------+--------------------+
[10/19 11:35:22     42s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:22     42s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:22     42s] [NR-eGR] Read 0 other shapes
[10/19 11:35:22     42s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:22     42s] [NR-eGR] #Instance Blockages : 18770
[10/19 11:35:22     42s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:22     42s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:22     42s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:22     42s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:22     42s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:22     42s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:22     42s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 520
[10/19 11:35:22     42s] [NR-eGR] Read 419 nets ( ignored 18 )
[10/19 11:35:22     42s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:22     42s] (I)      Read Num Blocks=19137  Num Prerouted Wires=520  Num CS=0
[10/19 11:35:22     42s] (I)      Layer 0 (H) : #blockages 18905 : #preroutes 219
[10/19 11:35:22     42s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 249
[10/19 11:35:22     42s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 52
[10/19 11:35:22     42s] (I)      Number of ignored nets                =     18
[10/19 11:35:22     42s] (I)      Number of connected nets              =      0
[10/19 11:35:22     42s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[10/19 11:35:22     42s] (I)      Number of clock nets                  =     18.  Ignored: No
[10/19 11:35:22     42s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:22     42s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:22     42s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:22     42s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:22     42s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:22     42s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:22     42s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:22     42s] (I)      Ndr track 0 does not exist
[10/19 11:35:22     42s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:22     42s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:22     42s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:22     42s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:22     42s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:22     42s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:22     42s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:22     42s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:22     42s] (I)      Grid                :   103    10     3
[10/19 11:35:22     42s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:22     42s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:22     42s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:22     42s] (I)      Default wire width  :   500   600   600
[10/19 11:35:22     42s] (I)      Default wire space  :   450   500   500
[10/19 11:35:22     42s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:22     42s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:22     42s] (I)      First track coord   :   650   700   650
[10/19 11:35:22     42s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:22     42s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:22     42s] (I)      Num of masks        :     1     1     1
[10/19 11:35:22     42s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:22     42s] (I)      --------------------------------------------------------
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:22     42s] [NR-eGR] Rule id: 1  Nets: 401
[10/19 11:35:22     42s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/19 11:35:22     42s] (I)                    Layer     1     2     3 
[10/19 11:35:22     42s] (I)                    Pitch  1300  1400  1300 
[10/19 11:35:22     42s] (I)             #Used tracks     1     1     1 
[10/19 11:35:22     42s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:22     42s] [NR-eGR] ========================================
[10/19 11:35:22     42s] [NR-eGR] 
[10/19 11:35:22     42s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:22     42s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:22     42s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:22     42s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:22     42s] (I)      |     1 |    8240 |     6396 |        77.62% |
[10/19 11:35:22     42s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:22     42s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:22     42s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:22     42s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      Reset routing kernel
[10/19 11:35:22     42s] (I)      Started Global Routing ( Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      totalPins=1466  totalGlobalPin=1432 (97.68%)
[10/19 11:35:22     42s] (I)      total 2D Cap : 16205 = (9095 H, 7110 V)
[10/19 11:35:22     42s] [NR-eGR] Layer group 1: route 401 net(s) in layer range [1, 3]
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1a Route ============
[10/19 11:35:22     42s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/19 11:35:22     42s] (I)      Usage: 4802 = (3292 H, 1510 V) = (36.20% H, 21.24% V) = (3.424e+04um H, 1.570e+04um V)
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1b Route ============
[10/19 11:35:22     42s] (I)      Usage: 4830 = (3292 H, 1538 V) = (36.20% H, 21.63% V) = (3.424e+04um H, 1.600e+04um V)
[10/19 11:35:22     42s] (I)      Overflow of layer group 1: 11.40% H + 0.39% V. EstWL: 5.023200e+04um
[10/19 11:35:22     42s] (I)      Congestion metric : 11.40%H 0.39%V, 11.79%HV
[10/19 11:35:22     42s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1c Route ============
[10/19 11:35:22     42s] (I)      Level2 Grid: 21 x 2
[10/19 11:35:22     42s] (I)      Usage: 4830 = (3292 H, 1538 V) = (36.20% H, 21.63% V) = (3.424e+04um H, 1.600e+04um V)
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1d Route ============
[10/19 11:35:22     42s] (I)      Usage: 4928 = (3302 H, 1626 V) = (36.31% H, 22.87% V) = (3.434e+04um H, 1.691e+04um V)
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1e Route ============
[10/19 11:35:22     42s] (I)      Usage: 4928 = (3302 H, 1626 V) = (36.31% H, 22.87% V) = (3.434e+04um H, 1.691e+04um V)
[10/19 11:35:22     42s] [NR-eGR] Early Global Route overflow of layer group 1: 3.26% H + 1.28% V. EstWL: 5.125120e+04um
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] (I)      ============  Phase 1l Route ============
[10/19 11:35:22     42s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/19 11:35:22     42s] (I)      Layer  1:       1801       111         0        5760        2400    (70.59%) 
[10/19 11:35:22     42s] (I)      Layer  2:       6396      2611        35           0        6886    ( 0.00%) 
[10/19 11:35:22     42s] (I)      Layer  3:       7147      3886       157           0        8160    ( 0.00%) 
[10/19 11:35:22     42s] (I)      Total:         15344      6608       192        5760       17446    (24.82%) 
[10/19 11:35:22     42s] (I)      
[10/19 11:35:22     42s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:22     42s] [NR-eGR]                        OverCon           OverCon            
[10/19 11:35:22     42s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[10/19 11:35:22     42s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[10/19 11:35:22     42s] [NR-eGR] ---------------------------------------------------------------
[10/19 11:35:22     42s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:22     42s] [NR-eGR]    MET2 ( 2)        22( 2.37%)         4( 0.43%)   ( 2.80%) 
[10/19 11:35:22     42s] [NR-eGR]    MET3 ( 3)        69( 6.76%)        18( 1.76%)   ( 8.52%) 
[10/19 11:35:22     42s] [NR-eGR] ---------------------------------------------------------------
[10/19 11:35:22     42s] [NR-eGR]        Total        91( 4.05%)        22( 0.98%)   ( 5.03%) 
[10/19 11:35:22     42s] [NR-eGR] 
[10/19 11:35:22     42s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      total 2D Cap : 16231 = (9109 H, 7122 V)
[10/19 11:35:22     42s] [NR-eGR] Overflow after Early Global Route 1.26% H + 2.52% V
[10/19 11:35:22     42s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1664.0M
[10/19 11:35:22     42s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.036, MEM:1664.0M, EPOCH TIME: 1697708122.864881
[10/19 11:35:22     42s] OPERPROF: Starting HotSpotCal at level 1, MEM:1664.0M, EPOCH TIME: 1697708122.864918
[10/19 11:35:22     42s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:22     42s] [hotspot] |            |   max hotspot | total hotspot |
[10/19 11:35:22     42s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:22     42s] [hotspot] | normalized |          1.00 |          1.00 |
[10/19 11:35:22     42s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:22     42s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:22     42s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[10/19 11:35:22     42s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[10/19 11:35:22     42s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:22     42s] [hotspot] | top |            hotspot bbox             | hotspot score |
[10/19 11:35:22     42s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:22     42s] [hotspot] |  1  |   791.20     0.00   832.80    41.60 |        1.00   |
[10/19 11:35:22     42s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:22     42s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1664.0M, EPOCH TIME: 1697708122.865251
[10/19 11:35:22     42s] Skipped repairing congestion.
[10/19 11:35:22     42s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1664.0M, EPOCH TIME: 1697708122.865311
[10/19 11:35:22     42s] Starting Early Global Route wiring: mem = 1664.0M
[10/19 11:35:22     42s] (I)      ============= Track Assignment ============
[10/19 11:35:22     42s] (I)      Started Track Assignment (1T) ( Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[10/19 11:35:22     42s] (I)      Run Multi-thread track assignment
[10/19 11:35:22     42s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] (I)      Started Export ( Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:22     42s] [NR-eGR] --------------------------------
[10/19 11:35:22     42s] [NR-eGR]  MET1  (1H)          3552  1706 
[10/19 11:35:22     42s] [NR-eGR]  MET2  (2V)         20388  1685 
[10/19 11:35:22     42s] [NR-eGR]  MET3  (3H)         35029     0 
[10/19 11:35:22     42s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:22     42s] [NR-eGR] --------------------------------
[10/19 11:35:22     42s] [NR-eGR]        Total        58968  3391 
[10/19 11:35:22     42s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:22     42s] [NR-eGR] Total half perimeter of net bounding box: 49744um
[10/19 11:35:22     42s] [NR-eGR] Total length: 58968um, number of vias: 3391
[10/19 11:35:22     42s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:22     42s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[10/19 11:35:22     42s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:22     42s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.00 MB )
[10/19 11:35:22     42s] Early Global Route wiring runtime: 0.02 seconds, mem = 1664.0M
[10/19 11:35:22     42s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.016, MEM:1664.0M, EPOCH TIME: 1697708122.880932
[10/19 11:35:22     42s] Tdgp not successfully inited but do clear! skip clearing
[10/19 11:35:22     42s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:22     42s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:42.5/0:00:44.2 (1.0), mem = 1664.0M
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] =============================================================================================
[10/19 11:35:22     42s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.35-s114_1
[10/19 11:35:22     42s] =============================================================================================
[10/19 11:35:22     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:22     42s] ---------------------------------------------------------------------------------------------
[10/19 11:35:22     42s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:22     42s] ---------------------------------------------------------------------------------------------
[10/19 11:35:22     42s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:22     42s] ---------------------------------------------------------------------------------------------
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:22     42s]   CCOpt: Starting congestion repair using flow wrapper done.
[10/19 11:35:22     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1664.0M, EPOCH TIME: 1697708122.893506
[10/19 11:35:22     42s] Processing tracks to init pin-track alignment.
[10/19 11:35:22     42s] z: 2, totalTracks: 1
[10/19 11:35:22     42s] z: 4, totalTracks: 1
[10/19 11:35:22     42s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:22     42s] All LLGs are deleted
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1664.0M, EPOCH TIME: 1697708122.895819
[10/19 11:35:22     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1664.0M, EPOCH TIME: 1697708122.896073
[10/19 11:35:22     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1664.0M, EPOCH TIME: 1697708122.896200
[10/19 11:35:22     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:22     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1664.0M, EPOCH TIME: 1697708122.896313
[10/19 11:35:22     42s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:22     42s] Core basic site is core_l_5v
[10/19 11:35:22     42s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1664.0M, EPOCH TIME: 1697708122.900247
[10/19 11:35:22     42s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:22     42s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:22     42s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1664.0M, EPOCH TIME: 1697708122.900399
[10/19 11:35:22     42s] Fast DP-INIT is on for default
[10/19 11:35:22     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:22     42s] Atter site array init, number of instance map data is 0.
[10/19 11:35:22     42s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1664.0M, EPOCH TIME: 1697708122.901233
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:22     42s] OPERPROF:     Starting CMU at level 3, MEM:1664.0M, EPOCH TIME: 1697708122.901772
[10/19 11:35:22     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1664.0M, EPOCH TIME: 1697708122.902101
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:22     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1664.0M, EPOCH TIME: 1697708122.902207
[10/19 11:35:22     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1664.0M, EPOCH TIME: 1697708122.902245
[10/19 11:35:22     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1664.0M, EPOCH TIME: 1697708122.902285
[10/19 11:35:22     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1664.0MB).
[10/19 11:35:22     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.009, MEM:1664.0M, EPOCH TIME: 1697708122.902404
[10/19 11:35:22     42s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/19 11:35:22     42s]   Leaving CCOpt scope - extractRC...
[10/19 11:35:22     42s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[10/19 11:35:22     42s] Extraction called for design 'top' of instances=405 and nets=1125 using extraction engine 'preRoute' .
[10/19 11:35:22     42s] PreRoute RC Extraction called for design top.
[10/19 11:35:22     42s] RC Extraction called in multi-corner(2) mode.
[10/19 11:35:22     42s] RCMode: PreRoute
[10/19 11:35:22     42s]       RC Corner Indexes            0       1   
[10/19 11:35:22     42s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/19 11:35:22     42s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:22     42s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:22     42s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:22     42s] Shrink Factor                : 1.00000
[10/19 11:35:22     42s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/19 11:35:22     42s] Using capacitance table file ...
[10/19 11:35:22     42s] 
[10/19 11:35:22     42s] Trim Metal Layers:
[10/19 11:35:22     42s] LayerId::1 widthSet size::4
[10/19 11:35:22     42s] LayerId::2 widthSet size::4
[10/19 11:35:22     42s] LayerId::3 widthSet size::4
[10/19 11:35:22     42s] LayerId::4 widthSet size::3
[10/19 11:35:22     42s] Updating RC grid for preRoute extraction ...
[10/19 11:35:22     42s] eee: pegSigSF::1.070000
[10/19 11:35:22     42s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:22     42s] Initializing multi-corner resistance tables ...
[10/19 11:35:22     42s] eee: l::1 avDens::0.141823 usedTrk::124.803848 availTrk::880.000000 sigTrk::124.803848
[10/19 11:35:22     42s] eee: l::2 avDens::0.266476 usedTrk::217.749037 availTrk::817.142857 sigTrk::217.749037
[10/19 11:35:22     42s] eee: l::3 avDens::0.428513 usedTrk::377.091352 availTrk::880.000000 sigTrk::377.091352
[10/19 11:35:22     42s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:22     42s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.514495 uaWl=0.000000 uaWlH=0.000000 aWlH=0.595432 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.285600 wHLS=3.018811 siPrev=0 viaL=0.000000
[10/19 11:35:22     42s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1664.000M)
[10/19 11:35:22     42s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[10/19 11:35:22     42s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]   Clock tree timing engine global stage delay update for dc_wc:setup.late...
[10/19 11:35:22     42s] End AAE Lib Interpolated Model. (MEM=1664 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:22     42s]   Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]   Clock DAG stats after clustering cong repair call:
[10/19 11:35:22     42s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:22     42s]     sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:22     42s]     misc counts      : r=1, pp=0
[10/19 11:35:22     42s]     cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
[10/19 11:35:22     42s]     cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
[10/19 11:35:22     42s]     sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:22     42s]     wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
[10/19 11:35:22     42s]     wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
[10/19 11:35:22     42s]     hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
[10/19 11:35:22     42s]   Clock DAG net violations after clustering cong repair call: none
[10/19 11:35:22     42s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[10/19 11:35:22     42s]     Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]     Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[10/19 11:35:22     42s]      Bufs: BUL5VX16: 17 
[10/19 11:35:22     42s]   Clock DAG hash after clustering cong repair call: 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]   CTS services accumulated run-time stats after clustering cong repair call:
[10/19 11:35:22     42s]     delay calculator: calls=10136, total_wall_time=0.553s, mean_wall_time=0.055ms
[10/19 11:35:22     42s]     legalizer: calls=191, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]     steiner router: calls=10150, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:22     42s]   Primary reporting skew groups after clustering cong repair call:
[10/19 11:35:22     42s]     skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067, avg=1.040, sd=0.013], skew [0.050 vs 0.733], 100% {1.017, 1.067} (wid=0.033 ws=0.024) (gid=1.043 gs=0.042)
[10/19 11:35:22     42s]         min path sink: I2/ctrl_reg_ps_reg[6][7]/C
[10/19 11:35:22     42s]         max path sink: i_register_sync1_reg[1]/C
[10/19 11:35:22     42s]   Skew group summary after clustering cong repair call:
[10/19 11:35:22     42s]     skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067, avg=1.040, sd=0.013], skew [0.050 vs 0.733], 100% {1.017, 1.067} (wid=0.033 ws=0.024) (gid=1.043 gs=0.042)
[10/19 11:35:22     42s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/19 11:35:22     42s]   Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/19 11:35:22     42s]   Stage::DRV Fixing...
[10/19 11:35:22     42s]   Fixing clock tree slew time and max cap violations...
[10/19 11:35:22     42s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[10/19 11:35:22     42s]       delay calculator: calls=10136, total_wall_time=0.553s, mean_wall_time=0.055ms
[10/19 11:35:22     42s]       legalizer: calls=191, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10150, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:22     42s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[10/19 11:35:22     42s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[10/19 11:35:22     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:22     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:22     42s]       misc counts      : r=1, pp=0
[10/19 11:35:22     42s]       cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
[10/19 11:35:22     42s]       cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
[10/19 11:35:22     42s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:22     42s]       wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
[10/19 11:35:22     42s]       wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
[10/19 11:35:22     42s]       hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
[10/19 11:35:22     42s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[10/19 11:35:22     42s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[10/19 11:35:22     42s]       Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]       Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[10/19 11:35:22     42s]        Bufs: BUL5VX16: 17 
[10/19 11:35:22     42s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[10/19 11:35:22     42s]       delay calculator: calls=10136, total_wall_time=0.553s, mean_wall_time=0.055ms
[10/19 11:35:22     42s]       legalizer: calls=191, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10150, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:22     42s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
[10/19 11:35:22     42s]           min path sink: I2/ctrl_reg_ps_reg[6][7]/C
[10/19 11:35:22     42s]           max path sink: i_register_sync1_reg[1]/C
[10/19 11:35:22     42s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
[10/19 11:35:22     42s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:22     42s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]   Fixing clock tree slew time and max cap violations - detailed pass...
[10/19 11:35:22     42s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/19 11:35:22     42s]       delay calculator: calls=10136, total_wall_time=0.553s, mean_wall_time=0.055ms
[10/19 11:35:22     42s]       legalizer: calls=191, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10150, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:22     42s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[10/19 11:35:22     42s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/19 11:35:22     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:22     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:22     42s]       misc counts      : r=1, pp=0
[10/19 11:35:22     42s]       cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
[10/19 11:35:22     42s]       cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
[10/19 11:35:22     42s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:22     42s]       wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
[10/19 11:35:22     42s]       wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
[10/19 11:35:22     42s]       hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
[10/19 11:35:22     42s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[10/19 11:35:22     42s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/19 11:35:22     42s]       Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]       Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[10/19 11:35:22     42s]        Bufs: BUL5VX16: 17 
[10/19 11:35:22     42s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/19 11:35:22     42s]       delay calculator: calls=10136, total_wall_time=0.553s, mean_wall_time=0.055ms
[10/19 11:35:22     42s]       legalizer: calls=191, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10150, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:22     42s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067, avg=1.040, sd=0.013], skew [0.050 vs 0.733], 100% {1.017, 1.067} (wid=0.033 ws=0.024) (gid=1.043 gs=0.042)
[10/19 11:35:22     42s]           min path sink: I2/ctrl_reg_ps_reg[6][7]/C
[10/19 11:35:22     42s]           max path sink: i_register_sync1_reg[1]/C
[10/19 11:35:22     42s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067, avg=1.040, sd=0.013], skew [0.050 vs 0.733], 100% {1.017, 1.067} (wid=0.033 ws=0.024) (gid=1.043 gs=0.042)
[10/19 11:35:22     42s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:22     42s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]   Stage::Insertion Delay Reduction...
[10/19 11:35:22     42s]   Removing unnecessary root buffering...
[10/19 11:35:22     42s]     Clock DAG hash before 'Removing unnecessary root buffering': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[10/19 11:35:22     42s]       delay calculator: calls=10136, total_wall_time=0.553s, mean_wall_time=0.055ms
[10/19 11:35:22     42s]       legalizer: calls=191, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10150, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:22     42s]     Clock DAG stats after 'Removing unnecessary root buffering':
[10/19 11:35:22     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:22     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:22     42s]       misc counts      : r=1, pp=0
[10/19 11:35:22     42s]       cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
[10/19 11:35:22     42s]       cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
[10/19 11:35:22     42s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:22     42s]       wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
[10/19 11:35:22     42s]       wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
[10/19 11:35:22     42s]       hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
[10/19 11:35:22     42s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[10/19 11:35:22     42s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[10/19 11:35:22     42s]       Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]       Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[10/19 11:35:22     42s]        Bufs: BUL5VX16: 17 
[10/19 11:35:22     42s]     Clock DAG hash after 'Removing unnecessary root buffering': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[10/19 11:35:22     42s]       delay calculator: calls=10136, total_wall_time=0.553s, mean_wall_time=0.055ms
[10/19 11:35:22     42s]       legalizer: calls=191, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10150, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:22     42s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
[10/19 11:35:22     42s]           min path sink: I2/ctrl_reg_ps_reg[6][7]/C
[10/19 11:35:22     42s]           max path sink: i_register_sync1_reg[1]/C
[10/19 11:35:22     42s]     Skew group summary after 'Removing unnecessary root buffering':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
[10/19 11:35:22     42s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:22     42s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]   Removing unconstrained drivers...
[10/19 11:35:22     42s]     Clock DAG hash before 'Removing unconstrained drivers': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[10/19 11:35:22     42s]       delay calculator: calls=10136, total_wall_time=0.553s, mean_wall_time=0.055ms
[10/19 11:35:22     42s]       legalizer: calls=191, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10150, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:22     42s]     Clock DAG stats after 'Removing unconstrained drivers':
[10/19 11:35:22     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:22     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:22     42s]       misc counts      : r=1, pp=0
[10/19 11:35:22     42s]       cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
[10/19 11:35:22     42s]       cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
[10/19 11:35:22     42s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:22     42s]       wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
[10/19 11:35:22     42s]       wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
[10/19 11:35:22     42s]       hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
[10/19 11:35:22     42s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[10/19 11:35:22     42s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[10/19 11:35:22     42s]       Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]       Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[10/19 11:35:22     42s]        Bufs: BUL5VX16: 17 
[10/19 11:35:22     42s]     Clock DAG hash after 'Removing unconstrained drivers': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[10/19 11:35:22     42s]       delay calculator: calls=10136, total_wall_time=0.553s, mean_wall_time=0.055ms
[10/19 11:35:22     42s]       legalizer: calls=191, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10150, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:22     42s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
[10/19 11:35:22     42s]           min path sink: I2/ctrl_reg_ps_reg[6][7]/C
[10/19 11:35:22     42s]           max path sink: i_register_sync1_reg[1]/C
[10/19 11:35:22     42s]     Skew group summary after 'Removing unconstrained drivers':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
[10/19 11:35:22     42s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:22     42s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]   Reducing insertion delay 1...
[10/19 11:35:22     42s]     Clock DAG hash before 'Reducing insertion delay 1': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[10/19 11:35:22     42s]       delay calculator: calls=10136, total_wall_time=0.553s, mean_wall_time=0.055ms
[10/19 11:35:22     42s]       legalizer: calls=191, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10150, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:22     42s]     Clock DAG stats after 'Reducing insertion delay 1':
[10/19 11:35:22     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:22     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:22     42s]       misc counts      : r=1, pp=0
[10/19 11:35:22     42s]       cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
[10/19 11:35:22     42s]       cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
[10/19 11:35:22     42s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:22     42s]       wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
[10/19 11:35:22     42s]       wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
[10/19 11:35:22     42s]       hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
[10/19 11:35:22     42s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[10/19 11:35:22     42s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[10/19 11:35:22     42s]       Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]       Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[10/19 11:35:22     42s]        Bufs: BUL5VX16: 17 
[10/19 11:35:22     42s]     Clock DAG hash after 'Reducing insertion delay 1': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[10/19 11:35:22     42s]       delay calculator: calls=10238, total_wall_time=0.557s, mean_wall_time=0.054ms
[10/19 11:35:22     42s]       legalizer: calls=197, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10163, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:22     42s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
[10/19 11:35:22     42s]           min path sink: I2/ctrl_reg_ps_reg[6][7]/C
[10/19 11:35:22     42s]           max path sink: i_register_sync1_reg[1]/C
[10/19 11:35:22     42s]     Skew group summary after 'Reducing insertion delay 1':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
[10/19 11:35:22     42s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:22     42s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]   Removing longest path buffering...
[10/19 11:35:22     42s]     Clock DAG hash before 'Removing longest path buffering': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[10/19 11:35:22     42s]       delay calculator: calls=10238, total_wall_time=0.557s, mean_wall_time=0.054ms
[10/19 11:35:22     42s]       legalizer: calls=197, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10163, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:22     42s]     Clock DAG stats after 'Removing longest path buffering':
[10/19 11:35:22     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:22     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:22     42s]       misc counts      : r=1, pp=0
[10/19 11:35:22     42s]       cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
[10/19 11:35:22     42s]       cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
[10/19 11:35:22     42s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:22     42s]       wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.582pF, total=0.795pF
[10/19 11:35:22     42s]       wire lengths     : top=0.000um, trunk=1442.850um, leaf=3407.350um, total=4850.200um
[10/19 11:35:22     42s]       hp wire lengths  : top=0.000um, trunk=772.000um, leaf=2051.050um, total=2823.050um
[10/19 11:35:22     42s]     Clock DAG net violations after 'Removing longest path buffering': none
[10/19 11:35:22     42s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[10/19 11:35:22     42s]       Trunk : target=5.000ns count=3 avg=0.327ns sd=0.271ns min=0.015ns max=0.503ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]       Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:22     42s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[10/19 11:35:22     42s]        Bufs: BUL5VX16: 17 
[10/19 11:35:22     42s]     Clock DAG hash after 'Removing longest path buffering': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[10/19 11:35:22     42s]       delay calculator: calls=10238, total_wall_time=0.557s, mean_wall_time=0.054ms
[10/19 11:35:22     42s]       legalizer: calls=197, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10163, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:22     42s]     Primary reporting skew groups after 'Removing longest path buffering':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
[10/19 11:35:22     42s]           min path sink: I2/ctrl_reg_ps_reg[6][7]/C
[10/19 11:35:22     42s]           max path sink: i_register_sync1_reg[1]/C
[10/19 11:35:22     42s]     Skew group summary after 'Removing longest path buffering':
[10/19 11:35:22     42s]       skew_group CLK_ext/cm: insertion delay [min=1.017, max=1.067], skew [0.050 vs 0.733]
[10/19 11:35:22     42s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:22     42s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:22     42s]   Reducing insertion delay 2...
[10/19 11:35:22     42s]     Clock DAG hash before 'Reducing insertion delay 2': 6198626928798099836 4839742596125580223
[10/19 11:35:22     42s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[10/19 11:35:22     42s]       delay calculator: calls=10238, total_wall_time=0.557s, mean_wall_time=0.054ms
[10/19 11:35:22     42s]       legalizer: calls=197, total_wall_time=0.003s, mean_wall_time=0.014ms
[10/19 11:35:22     42s]       steiner router: calls=10163, total_wall_time=0.077s, mean_wall_time=0.008ms
[10/19 11:35:23     42s]     Path optimization required 112 stage delay updates 
[10/19 11:35:23     42s]     Clock DAG stats after 'Reducing insertion delay 2':
[10/19 11:35:23     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     42s]       misc counts      : r=1, pp=0
[10/19 11:35:23     42s]       cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
[10/19 11:35:23     42s]       cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
[10/19 11:35:23     42s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     42s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.577pF, total=0.777pF
[10/19 11:35:23     42s]       wire lengths     : top=0.000um, trunk=1419.450um, leaf=3367.850um, total=4787.300um
[10/19 11:35:23     42s]       hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     42s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[10/19 11:35:23     42s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[10/19 11:35:23     42s]       Trunk : target=5.000ns count=3 avg=0.325ns sd=0.267ns min=0.017ns max=0.497ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     42s]       Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     42s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[10/19 11:35:23     42s]        Bufs: BUL5VX16: 17 
[10/19 11:35:23     42s]     Clock DAG hash after 'Reducing insertion delay 2': 5862238168087314803 9085047559221963888
[10/19 11:35:23     42s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[10/19 11:35:23     42s]       delay calculator: calls=10670, total_wall_time=0.573s, mean_wall_time=0.054ms
[10/19 11:35:23     42s]       legalizer: calls=293, total_wall_time=0.007s, mean_wall_time=0.023ms
[10/19 11:35:23     42s]       steiner router: calls=10275, total_wall_time=0.086s, mean_wall_time=0.008ms
[10/19 11:35:23     42s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[10/19 11:35:23     42s]       skew_group CLK_ext/cm: insertion delay [min=1.018, max=1.053, avg=1.038, sd=0.010], skew [0.035 vs 0.733], 100% {1.018, 1.053} (wid=0.034 ws=0.021) (gid=1.038 gs=0.037)
[10/19 11:35:23     42s]           min path sink: I2/ctrl_reg_ps_reg[6][7]/C
[10/19 11:35:23     42s]           max path sink: i_register_sync1_reg[1]/C
[10/19 11:35:23     42s]     Skew group summary after 'Reducing insertion delay 2':
[10/19 11:35:23     42s]       skew_group CLK_ext/cm: insertion delay [min=1.018, max=1.053, avg=1.038, sd=0.010], skew [0.035 vs 0.733], 100% {1.018, 1.053} (wid=0.034 ws=0.021) (gid=1.038 gs=0.037)
[10/19 11:35:23     42s]     Legalizer API calls during this step: 96 succeeded with high effort: 96 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     42s]   Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:23     42s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/19 11:35:23     42s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.5 real=0:00:00.5)
[10/19 11:35:23     42s]   CCOpt::Phase::Implementation...
[10/19 11:35:23     42s]   Stage::Reducing Power...
[10/19 11:35:23     42s]   Improving clock tree routing...
[10/19 11:35:23     42s]     Clock DAG hash before 'Improving clock tree routing': 5862238168087314803 9085047559221963888
[10/19 11:35:23     42s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[10/19 11:35:23     42s]       delay calculator: calls=10670, total_wall_time=0.573s, mean_wall_time=0.054ms
[10/19 11:35:23     42s]       legalizer: calls=293, total_wall_time=0.007s, mean_wall_time=0.023ms
[10/19 11:35:23     42s]       steiner router: calls=10275, total_wall_time=0.086s, mean_wall_time=0.008ms
[10/19 11:35:23     42s]     Iteration 1...
[10/19 11:35:23     42s]     Iteration 1 done.
[10/19 11:35:23     42s]     Clock DAG stats after 'Improving clock tree routing':
[10/19 11:35:23     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     42s]       misc counts      : r=1, pp=0
[10/19 11:35:23     42s]       cell areas       : b=3465.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3465.280um^2
[10/19 11:35:23     42s]       cell capacitance : b=0.700pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.700pF
[10/19 11:35:23     42s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     42s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.577pF, total=0.777pF
[10/19 11:35:23     42s]       wire lengths     : top=0.000um, trunk=1419.450um, leaf=3367.850um, total=4787.300um
[10/19 11:35:23     42s]       hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     42s]     Clock DAG net violations after 'Improving clock tree routing': none
[10/19 11:35:23     42s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[10/19 11:35:23     42s]       Trunk : target=5.000ns count=3 avg=0.325ns sd=0.267ns min=0.017ns max=0.497ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     42s]       Leaf  : target=5.000ns count=15 avg=0.197ns sd=0.009ns min=0.180ns max=0.213ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     42s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[10/19 11:35:23     42s]        Bufs: BUL5VX16: 17 
[10/19 11:35:23     42s]     Clock DAG hash after 'Improving clock tree routing': 5862238168087314803 9085047559221963888
[10/19 11:35:23     42s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[10/19 11:35:23     42s]       delay calculator: calls=10714, total_wall_time=0.575s, mean_wall_time=0.054ms
[10/19 11:35:23     42s]       legalizer: calls=299, total_wall_time=0.007s, mean_wall_time=0.023ms
[10/19 11:35:23     42s]       steiner router: calls=10287, total_wall_time=0.086s, mean_wall_time=0.008ms
[10/19 11:35:23     42s]     Primary reporting skew groups after 'Improving clock tree routing':
[10/19 11:35:23     42s]       skew_group CLK_ext/cm: insertion delay [min=1.018, max=1.053], skew [0.035 vs 0.733]
[10/19 11:35:23     42s]           min path sink: I2/ctrl_reg_ps_reg[6][7]/C
[10/19 11:35:23     42s]           max path sink: i_register_sync1_reg[1]/C
[10/19 11:35:23     42s]     Skew group summary after 'Improving clock tree routing':
[10/19 11:35:23     42s]       skew_group CLK_ext/cm: insertion delay [min=1.018, max=1.053], skew [0.035 vs 0.733]
[10/19 11:35:23     42s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     42s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     42s]   Reducing clock tree power 1...
[10/19 11:35:23     42s]     Clock DAG hash before 'Reducing clock tree power 1': 5862238168087314803 9085047559221963888
[10/19 11:35:23     42s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[10/19 11:35:23     42s]       delay calculator: calls=10714, total_wall_time=0.575s, mean_wall_time=0.054ms
[10/19 11:35:23     42s]       legalizer: calls=299, total_wall_time=0.007s, mean_wall_time=0.023ms
[10/19 11:35:23     42s]       steiner router: calls=10287, total_wall_time=0.086s, mean_wall_time=0.008ms
[10/19 11:35:23     42s]     Resizing gates: 
[10/19 11:35:23     42s]     Legalizer releasing space for clock trees
[10/19 11:35:23     42s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/19 11:35:23     42s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     42s]     100% 
[10/19 11:35:23     42s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[10/19 11:35:23     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     42s]       misc counts      : r=1, pp=0
[10/19 11:35:23     42s]       cell areas       : b=2737.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2737.280um^2
[10/19 11:35:23     42s]       cell capacitance : b=0.533pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.533pF
[10/19 11:35:23     42s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     42s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.575pF, total=0.775pF
[10/19 11:35:23     42s]       wire lengths     : top=0.000um, trunk=1418.050um, leaf=3361.948um, total=4779.998um
[10/19 11:35:23     42s]       hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     42s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[10/19 11:35:23     42s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[10/19 11:35:23     42s]       Trunk : target=5.000ns count=3 avg=0.265ns sd=0.224ns min=0.017ns max=0.453ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     42s]       Leaf  : target=5.000ns count=15 avg=0.259ns sd=0.069ns min=0.186ns max=0.397ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     42s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[10/19 11:35:23     42s]        Bufs: BUL5VX16: 9 BUL5VX8: 7 BUL5VX6: 1 
[10/19 11:35:23     42s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 9354069710318713076 9804556601278718647
[10/19 11:35:23     42s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[10/19 11:35:23     42s]       delay calculator: calls=11011, total_wall_time=0.585s, mean_wall_time=0.053ms
[10/19 11:35:23     42s]       legalizer: calls=349, total_wall_time=0.008s, mean_wall_time=0.022ms
[10/19 11:35:23     42s]       steiner router: calls=10334, total_wall_time=0.090s, mean_wall_time=0.009ms
[10/19 11:35:23     42s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[10/19 11:35:23     42s]       skew_group CLK_ext/cm: insertion delay [min=0.898, max=1.095], skew [0.196 vs 0.733]
[10/19 11:35:23     42s]           min path sink: I2/ctrl_reg_ps_reg[0][7]/C
[10/19 11:35:23     42s]           max path sink: mux_inst/output_s_reg[31]/C
[10/19 11:35:23     42s]     Skew group summary after reducing clock tree power 1 iteration 1:
[10/19 11:35:23     42s]       skew_group CLK_ext/cm: insertion delay [min=0.898, max=1.095], skew [0.196 vs 0.733]
[10/19 11:35:23     42s]     Resizing gates: 
[10/19 11:35:23     42s]     Legalizer releasing space for clock trees
[10/19 11:35:23     42s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/19 11:35:23     42s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     42s]     100% 
[10/19 11:35:23     42s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[10/19 11:35:23     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     42s]       misc counts      : r=1, pp=0
[10/19 11:35:23     42s]       cell areas       : b=1776.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1776.320um^2
[10/19 11:35:23     42s]       cell capacitance : b=0.314pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.314pF
[10/19 11:35:23     42s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     42s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.567pF, total=0.767pF
[10/19 11:35:23     42s]       wire lengths     : top=0.000um, trunk=1418.050um, leaf=3301.497um, total=4719.547um
[10/19 11:35:23     42s]       hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     42s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[10/19 11:35:23     42s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[10/19 11:35:23     42s]       Trunk : target=5.000ns count=3 avg=0.190ns sd=0.150ns min=0.017ns max=0.286ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     42s]       Leaf  : target=5.000ns count=15 avg=0.380ns sd=0.056ns min=0.278ns max=0.480ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     42s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[10/19 11:35:23     42s]        Bufs: BUL5VX16: 2 BUL5VX8: 3 BUL5VX6: 10 BUL5VX4: 2 
[10/19 11:35:23     42s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 11877584123934445786 12371661803999538441
[10/19 11:35:23     42s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[10/19 11:35:23     42s]       delay calculator: calls=11294, total_wall_time=0.594s, mean_wall_time=0.053ms
[10/19 11:35:23     42s]       legalizer: calls=406, total_wall_time=0.009s, mean_wall_time=0.021ms
[10/19 11:35:23     42s]       steiner router: calls=10390, total_wall_time=0.095s, mean_wall_time=0.009ms
[10/19 11:35:23     42s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[10/19 11:35:23     42s]       skew_group CLK_ext/cm: insertion delay [min=0.920, max=1.101], skew [0.181 vs 0.733]
[10/19 11:35:23     42s]           min path sink: i_register_sync2_reg[6]/C
[10/19 11:35:23     42s]           max path sink: mux_inst/output_s_reg[29]/C
[10/19 11:35:23     42s]     Skew group summary after reducing clock tree power 1 iteration 2:
[10/19 11:35:23     42s]       skew_group CLK_ext/cm: insertion delay [min=0.920, max=1.101], skew [0.181 vs 0.733]
[10/19 11:35:23     42s]     Resizing gates: 
[10/19 11:35:23     42s]     Legalizer releasing space for clock trees
[10/19 11:35:23     42s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/19 11:35:23     42s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     42s]     100% 
[10/19 11:35:23     42s]     Clock DAG stats after 'Reducing clock tree power 1':
[10/19 11:35:23     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     42s]       misc counts      : r=1, pp=0
[10/19 11:35:23     42s]       cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     42s]       cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     42s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     42s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     42s]       wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     42s]       hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     42s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[10/19 11:35:23     42s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[10/19 11:35:23     42s]       Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     42s]       Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     42s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[10/19 11:35:23     42s]        Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     42s]     Clock DAG hash after 'Reducing clock tree power 1': 12781151877410212255 265449439752887204
[10/19 11:35:23     42s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[10/19 11:35:23     42s]       delay calculator: calls=11540, total_wall_time=0.603s, mean_wall_time=0.052ms
[10/19 11:35:23     42s]       legalizer: calls=454, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     42s]       steiner router: calls=10433, total_wall_time=0.098s, mean_wall_time=0.009ms
[10/19 11:35:23     42s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[10/19 11:35:23     42s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     42s]           min path sink: i_register_sync1_reg[5]/C
[10/19 11:35:23     42s]           max path sink: i_register_sync2_reg[5]/C
[10/19 11:35:23     42s]     Skew group summary after 'Reducing clock tree power 1':
[10/19 11:35:23     42s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     42s]     Legalizer API calls during this step: 155 succeeded with high effort: 155 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     42s]   Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/19 11:35:23     42s]   Reducing clock tree power 2...
[10/19 11:35:23     42s]     Clock DAG hash before 'Reducing clock tree power 2': 12781151877410212255 265449439752887204
[10/19 11:35:23     42s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[10/19 11:35:23     42s]       delay calculator: calls=11540, total_wall_time=0.603s, mean_wall_time=0.052ms
[10/19 11:35:23     42s]       legalizer: calls=454, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     42s]       steiner router: calls=10433, total_wall_time=0.098s, mean_wall_time=0.009ms
[10/19 11:35:23     42s]     Path optimization required 0 stage delay updates 
[10/19 11:35:23     42s]     Clock DAG stats after 'Reducing clock tree power 2':
[10/19 11:35:23     42s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     42s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     42s]       misc counts      : r=1, pp=0
[10/19 11:35:23     42s]       cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     42s]       cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     42s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     42s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     42s]       wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     42s]       hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     42s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[10/19 11:35:23     42s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[10/19 11:35:23     42s]       Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     42s]       Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     42s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[10/19 11:35:23     42s]        Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     42s]     Clock DAG hash after 'Reducing clock tree power 2': 12781151877410212255 265449439752887204
[10/19 11:35:23     42s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[10/19 11:35:23     42s]       delay calculator: calls=11540, total_wall_time=0.603s, mean_wall_time=0.052ms
[10/19 11:35:23     42s]       legalizer: calls=454, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     42s]       steiner router: calls=10433, total_wall_time=0.098s, mean_wall_time=0.009ms
[10/19 11:35:23     42s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[10/19 11:35:23     42s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078, avg=1.033, sd=0.023], skew [0.092 vs 0.733], 100% {0.986, 1.078} (wid=0.023 ws=0.014) (gid=1.067 gs=0.091)
[10/19 11:35:23     42s]           min path sink: i_register_sync1_reg[5]/C
[10/19 11:35:23     42s]           max path sink: i_register_sync2_reg[5]/C
[10/19 11:35:23     42s]     Skew group summary after 'Reducing clock tree power 2':
[10/19 11:35:23     42s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078, avg=1.033, sd=0.023], skew [0.092 vs 0.733], 100% {0.986, 1.078} (wid=0.023 ws=0.014) (gid=1.067 gs=0.091)
[10/19 11:35:23     42s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     42s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     42s]   Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/19 11:35:23     42s]   Stage::Balancing...
[10/19 11:35:23     42s]   Approximately balancing fragments step...
[10/19 11:35:23     42s]     Clock DAG hash before 'Approximately balancing fragments step': 12781151877410212255 265449439752887204
[10/19 11:35:23     42s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[10/19 11:35:23     42s]       delay calculator: calls=11540, total_wall_time=0.603s, mean_wall_time=0.052ms
[10/19 11:35:23     42s]       legalizer: calls=454, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     42s]       steiner router: calls=10433, total_wall_time=0.098s, mean_wall_time=0.009ms
[10/19 11:35:23     42s]     Resolve constraints - Approximately balancing fragments...
[10/19 11:35:23     42s]     Resolving skew group constraints...
[10/19 11:35:23     42s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/19 11:35:23     42s]     Resolving skew group constraints done.
[10/19 11:35:23     42s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     42s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[10/19 11:35:23     42s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[10/19 11:35:23     42s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     42s]     Approximately balancing fragments...
[10/19 11:35:23     42s]       Moving gates to improve sub-tree skew...
[10/19 11:35:23     42s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 12781151877410212255 265449439752887204
[10/19 11:35:23     42s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[10/19 11:35:23     42s]           delay calculator: calls=11572, total_wall_time=0.604s, mean_wall_time=0.052ms
[10/19 11:35:23     42s]           legalizer: calls=454, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     42s]           steiner router: calls=10465, total_wall_time=0.098s, mean_wall_time=0.009ms
[10/19 11:35:23     42s]         Tried: 19 Succeeded: 0
[10/19 11:35:23     42s]         Topology Tried: 0 Succeeded: 0
[10/19 11:35:23     42s]         0 Succeeded with SS ratio
[10/19 11:35:23     42s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[10/19 11:35:23     42s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[10/19 11:35:23     43s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[10/19 11:35:23     43s]           cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]           sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]           misc counts      : r=1, pp=0
[10/19 11:35:23     43s]           cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]           cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]           sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]           wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     43s]           wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     43s]           hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     43s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[10/19 11:35:23     43s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[10/19 11:35:23     43s]           Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]           Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[10/19 11:35:23     43s]            Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[10/19 11:35:23     43s]           delay calculator: calls=11572, total_wall_time=0.604s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]           legalizer: calls=454, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]           steiner router: calls=10465, total_wall_time=0.098s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]       Approximately balancing fragments bottom up...
[10/19 11:35:23     43s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[10/19 11:35:23     43s]           delay calculator: calls=11572, total_wall_time=0.604s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]           legalizer: calls=454, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]           steiner router: calls=10465, total_wall_time=0.098s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[10/19 11:35:23     43s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[10/19 11:35:23     43s]           cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]           sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]           misc counts      : r=1, pp=0
[10/19 11:35:23     43s]           cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]           cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]           sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]           wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     43s]           wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     43s]           hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     43s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[10/19 11:35:23     43s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[10/19 11:35:23     43s]           Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]           Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[10/19 11:35:23     43s]            Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[10/19 11:35:23     43s]           delay calculator: calls=11655, total_wall_time=0.607s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]           legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]           steiner router: calls=10469, total_wall_time=0.099s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]       Approximately balancing fragments, wire and cell delays...
[10/19 11:35:23     43s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[10/19 11:35:23     43s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/19 11:35:23     43s]           cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]           sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]           misc counts      : r=1, pp=0
[10/19 11:35:23     43s]           cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]           cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]           sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]           wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     43s]           wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     43s]           hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     43s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[10/19 11:35:23     43s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/19 11:35:23     43s]           Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]           Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[10/19 11:35:23     43s]            Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/19 11:35:23     43s]           delay calculator: calls=11657, total_wall_time=0.607s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]           legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]           steiner router: calls=10471, total_wall_time=0.099s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[10/19 11:35:23     43s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]     Approximately balancing fragments done.
[10/19 11:35:23     43s]     Clock DAG stats after 'Approximately balancing fragments step':
[10/19 11:35:23     43s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]       misc counts      : r=1, pp=0
[10/19 11:35:23     43s]       cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]       cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     43s]       wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     43s]       hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     43s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[10/19 11:35:23     43s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[10/19 11:35:23     43s]       Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]       Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[10/19 11:35:23     43s]        Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]     Clock DAG hash after 'Approximately balancing fragments step': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[10/19 11:35:23     43s]       delay calculator: calls=11657, total_wall_time=0.607s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10471, total_wall_time=0.099s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]   Clock DAG stats after Approximately balancing fragments:
[10/19 11:35:23     43s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]     sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]     misc counts      : r=1, pp=0
[10/19 11:35:23     43s]     cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]     cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]     sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]     wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     43s]     wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     43s]     hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     43s]   Clock DAG net violations after Approximately balancing fragments: none
[10/19 11:35:23     43s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[10/19 11:35:23     43s]     Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]     Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[10/19 11:35:23     43s]      Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]   Clock DAG hash after Approximately balancing fragments: 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[10/19 11:35:23     43s]     delay calculator: calls=11657, total_wall_time=0.607s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]     legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]     steiner router: calls=10471, total_wall_time=0.099s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]   Primary reporting skew groups after Approximately balancing fragments:
[10/19 11:35:23     43s]     skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     43s]         min path sink: i_register_sync1_reg[5]/C
[10/19 11:35:23     43s]         max path sink: i_register_sync2_reg[5]/C
[10/19 11:35:23     43s]   Skew group summary after Approximately balancing fragments:
[10/19 11:35:23     43s]     skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     43s]   Improving fragments clock skew...
[10/19 11:35:23     43s]     Clock DAG hash before 'Improving fragments clock skew': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[10/19 11:35:23     43s]       delay calculator: calls=11657, total_wall_time=0.607s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10471, total_wall_time=0.099s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]     Clock DAG stats after 'Improving fragments clock skew':
[10/19 11:35:23     43s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]       misc counts      : r=1, pp=0
[10/19 11:35:23     43s]       cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]       cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     43s]       wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     43s]       hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     43s]     Clock DAG net violations after 'Improving fragments clock skew': none
[10/19 11:35:23     43s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[10/19 11:35:23     43s]       Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]       Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[10/19 11:35:23     43s]        Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]     Clock DAG hash after 'Improving fragments clock skew': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[10/19 11:35:23     43s]       delay calculator: calls=11657, total_wall_time=0.607s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10471, total_wall_time=0.099s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]     Primary reporting skew groups after 'Improving fragments clock skew':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     43s]           min path sink: i_register_sync1_reg[5]/C
[10/19 11:35:23     43s]           max path sink: i_register_sync2_reg[5]/C
[10/19 11:35:23     43s]     Skew group summary after 'Improving fragments clock skew':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     43s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]   Approximately balancing step...
[10/19 11:35:23     43s]     Clock DAG hash before 'Approximately balancing step': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[10/19 11:35:23     43s]       delay calculator: calls=11657, total_wall_time=0.607s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10471, total_wall_time=0.099s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]     Resolve constraints - Approximately balancing...
[10/19 11:35:23     43s]     Resolving skew group constraints...
[10/19 11:35:23     43s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/19 11:35:23     43s]     Resolving skew group constraints done.
[10/19 11:35:23     43s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]     Approximately balancing...
[10/19 11:35:23     43s]       Approximately balancing, wire and cell delays...
[10/19 11:35:23     43s]       Approximately balancing, wire and cell delays, iteration 1...
[10/19 11:35:23     43s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[10/19 11:35:23     43s]           cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]           sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]           misc counts      : r=1, pp=0
[10/19 11:35:23     43s]           cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]           cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]           sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]           wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     43s]           wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     43s]           hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     43s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[10/19 11:35:23     43s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[10/19 11:35:23     43s]           Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]           Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[10/19 11:35:23     43s]            Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[10/19 11:35:23     43s]           delay calculator: calls=11657, total_wall_time=0.607s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]           legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]           steiner router: calls=10471, total_wall_time=0.099s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]       Approximately balancing, wire and cell delays, iteration 1 done.
[10/19 11:35:23     43s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]     Approximately balancing done.
[10/19 11:35:23     43s]     Clock DAG stats after 'Approximately balancing step':
[10/19 11:35:23     43s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]       misc counts      : r=1, pp=0
[10/19 11:35:23     43s]       cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]       cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     43s]       wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     43s]       hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     43s]     Clock DAG net violations after 'Approximately balancing step': none
[10/19 11:35:23     43s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[10/19 11:35:23     43s]       Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]       Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[10/19 11:35:23     43s]        Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]     Clock DAG hash after 'Approximately balancing step': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[10/19 11:35:23     43s]       delay calculator: calls=11657, total_wall_time=0.607s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10471, total_wall_time=0.099s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]     Primary reporting skew groups after 'Approximately balancing step':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     43s]           min path sink: i_register_sync1_reg[5]/C
[10/19 11:35:23     43s]           max path sink: i_register_sync2_reg[5]/C
[10/19 11:35:23     43s]     Skew group summary after 'Approximately balancing step':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     43s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]   Fixing clock tree overload...
[10/19 11:35:23     43s]     Clock DAG hash before 'Fixing clock tree overload': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[10/19 11:35:23     43s]       delay calculator: calls=11657, total_wall_time=0.607s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10471, total_wall_time=0.099s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[10/19 11:35:23     43s]     Clock DAG stats after 'Fixing clock tree overload':
[10/19 11:35:23     43s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]       misc counts      : r=1, pp=0
[10/19 11:35:23     43s]       cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]       cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     43s]       wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     43s]       hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     43s]     Clock DAG net violations after 'Fixing clock tree overload': none
[10/19 11:35:23     43s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[10/19 11:35:23     43s]       Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]       Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[10/19 11:35:23     43s]        Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]     Clock DAG hash after 'Fixing clock tree overload': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[10/19 11:35:23     43s]       delay calculator: calls=11657, total_wall_time=0.607s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10471, total_wall_time=0.099s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]     Primary reporting skew groups after 'Fixing clock tree overload':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     43s]           min path sink: i_register_sync1_reg[5]/C
[10/19 11:35:23     43s]           max path sink: i_register_sync2_reg[5]/C
[10/19 11:35:23     43s]     Skew group summary after 'Fixing clock tree overload':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     43s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]   Approximately balancing paths...
[10/19 11:35:23     43s]     Clock DAG hash before 'Approximately balancing paths': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[10/19 11:35:23     43s]       delay calculator: calls=11657, total_wall_time=0.607s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10471, total_wall_time=0.099s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]     Added 0 buffers.
[10/19 11:35:23     43s]     Clock DAG stats after 'Approximately balancing paths':
[10/19 11:35:23     43s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]       misc counts      : r=1, pp=0
[10/19 11:35:23     43s]       cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]       cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     43s]       wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     43s]       hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     43s]     Clock DAG net violations after 'Approximately balancing paths': none
[10/19 11:35:23     43s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[10/19 11:35:23     43s]       Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]       Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[10/19 11:35:23     43s]        Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]     Clock DAG hash after 'Approximately balancing paths': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[10/19 11:35:23     43s]       delay calculator: calls=11657, total_wall_time=0.607s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10471, total_wall_time=0.099s, mean_wall_time=0.009ms
[10/19 11:35:23     43s]     Primary reporting skew groups after 'Approximately balancing paths':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078, avg=1.033, sd=0.023], skew [0.092 vs 0.733], 100% {0.986, 1.078} (wid=0.023 ws=0.014) (gid=1.067 gs=0.091)
[10/19 11:35:23     43s]           min path sink: i_register_sync1_reg[5]/C
[10/19 11:35:23     43s]           max path sink: i_register_sync2_reg[5]/C
[10/19 11:35:23     43s]     Skew group summary after 'Approximately balancing paths':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078, avg=1.033, sd=0.023], skew [0.092 vs 0.733], 100% {0.986, 1.078} (wid=0.023 ws=0.014) (gid=1.067 gs=0.091)
[10/19 11:35:23     43s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:23     43s]   Stage::Polishing...
[10/19 11:35:23     43s]   Clock tree timing engine global stage delay update for dc_wc:setup.late...
[10/19 11:35:23     43s]   Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]   Clock DAG stats before polishing:
[10/19 11:35:23     43s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]     sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]     misc counts      : r=1, pp=0
[10/19 11:35:23     43s]     cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]     cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]     sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]     wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     43s]     wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     43s]     hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     43s]   Clock DAG net violations before polishing: none
[10/19 11:35:23     43s]   Clock DAG primary half-corner transition distribution before polishing:
[10/19 11:35:23     43s]     Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]     Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]   Clock DAG library cell distribution before polishing {count}:
[10/19 11:35:23     43s]      Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]   Clock DAG hash before polishing: 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]   CTS services accumulated run-time stats before polishing:
[10/19 11:35:23     43s]     delay calculator: calls=11675, total_wall_time=0.608s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]     legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]     steiner router: calls=10489, total_wall_time=0.100s, mean_wall_time=0.010ms
[10/19 11:35:23     43s]   Primary reporting skew groups before polishing:
[10/19 11:35:23     43s]     skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     43s]         min path sink: i_register_sync1_reg[5]/C
[10/19 11:35:23     43s]         max path sink: i_register_sync2_reg[5]/C
[10/19 11:35:23     43s]   Skew group summary before polishing:
[10/19 11:35:23     43s]     skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     43s]   Merging balancing drivers for power...
[10/19 11:35:23     43s]     Clock DAG hash before 'Merging balancing drivers for power': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[10/19 11:35:23     43s]       delay calculator: calls=11675, total_wall_time=0.608s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10489, total_wall_time=0.100s, mean_wall_time=0.010ms
[10/19 11:35:23     43s]     Tried: 19 Succeeded: 0
[10/19 11:35:23     43s]     Clock DAG stats after 'Merging balancing drivers for power':
[10/19 11:35:23     43s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]       misc counts      : r=1, pp=0
[10/19 11:35:23     43s]       cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]       cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     43s]       wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     43s]       hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     43s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[10/19 11:35:23     43s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[10/19 11:35:23     43s]       Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]       Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[10/19 11:35:23     43s]        Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]     Clock DAG hash after 'Merging balancing drivers for power': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[10/19 11:35:23     43s]       delay calculator: calls=11675, total_wall_time=0.608s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10489, total_wall_time=0.100s, mean_wall_time=0.010ms
[10/19 11:35:23     43s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     43s]           min path sink: i_register_sync1_reg[5]/C
[10/19 11:35:23     43s]           max path sink: i_register_sync2_reg[5]/C
[10/19 11:35:23     43s]     Skew group summary after 'Merging balancing drivers for power':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078], skew [0.092 vs 0.733]
[10/19 11:35:23     43s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]   Improving clock skew...
[10/19 11:35:23     43s]     Clock DAG hash before 'Improving clock skew': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats before 'Improving clock skew':
[10/19 11:35:23     43s]       delay calculator: calls=11675, total_wall_time=0.608s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10489, total_wall_time=0.100s, mean_wall_time=0.010ms
[10/19 11:35:23     43s]     Clock DAG stats after 'Improving clock skew':
[10/19 11:35:23     43s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]       misc counts      : r=1, pp=0
[10/19 11:35:23     43s]       cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]       cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.563pF, total=0.763pF
[10/19 11:35:23     43s]       wire lengths     : top=0.000um, trunk=1419.450um, leaf=3275.947um, total=4695.397um
[10/19 11:35:23     43s]       hp wire lengths  : top=0.000um, trunk=758.000um, leaf=2043.350um, total=2801.350um
[10/19 11:35:23     43s]     Clock DAG net violations after 'Improving clock skew': none
[10/19 11:35:23     43s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[10/19 11:35:23     43s]       Trunk : target=5.000ns count=3 avg=0.176ns sd=0.139ns min=0.017ns max=0.266ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]       Leaf  : target=5.000ns count=15 avg=0.436ns sd=0.041ns min=0.392ns max=0.511ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[10/19 11:35:23     43s]        Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]     Clock DAG hash after 'Improving clock skew': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats after 'Improving clock skew':
[10/19 11:35:23     43s]       delay calculator: calls=11675, total_wall_time=0.608s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10489, total_wall_time=0.100s, mean_wall_time=0.010ms
[10/19 11:35:23     43s]     Primary reporting skew groups after 'Improving clock skew':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078, avg=1.033, sd=0.023], skew [0.092 vs 0.733], 100% {0.986, 1.078} (wid=0.023 ws=0.014) (gid=1.067 gs=0.091)
[10/19 11:35:23     43s]           min path sink: i_register_sync1_reg[5]/C
[10/19 11:35:23     43s]           max path sink: i_register_sync2_reg[5]/C
[10/19 11:35:23     43s]     Skew group summary after 'Improving clock skew':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.986, max=1.078, avg=1.033, sd=0.023], skew [0.092 vs 0.733], 100% {0.986, 1.078} (wid=0.023 ws=0.014) (gid=1.067 gs=0.091)
[10/19 11:35:23     43s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]   Moving gates to reduce wire capacitance...
[10/19 11:35:23     43s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[10/19 11:35:23     43s]       delay calculator: calls=11675, total_wall_time=0.608s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]       legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]       steiner router: calls=10489, total_wall_time=0.100s, mean_wall_time=0.010ms
[10/19 11:35:23     43s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[10/19 11:35:23     43s]     Iteration 1...
[10/19 11:35:23     43s]       Artificially removing short and long paths...
[10/19 11:35:23     43s]         Clock DAG hash before 'Artificially removing short and long paths': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[10/19 11:35:23     43s]           delay calculator: calls=11675, total_wall_time=0.608s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]           legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]           steiner router: calls=10489, total_wall_time=0.100s, mean_wall_time=0.010ms
[10/19 11:35:23     43s]         For skew_group CLK_ext/cm target band (0.986, 1.078)
[10/19 11:35:23     43s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[10/19 11:35:23     43s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 12781151877410212255 265449439752887204
[10/19 11:35:23     43s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[10/19 11:35:23     43s]           delay calculator: calls=11675, total_wall_time=0.608s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]           legalizer: calls=455, total_wall_time=0.009s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]           steiner router: calls=10489, total_wall_time=0.100s, mean_wall_time=0.010ms
[10/19 11:35:23     43s]         Legalizer releasing space for clock trees
[10/19 11:35:23     43s]         Legalizing clock trees...
[10/19 11:35:23     43s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]         Legalizer API calls during this step: 109 succeeded with high effort: 109 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:23     43s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[10/19 11:35:23     43s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 15185222246640781578 6257656590251812489
[10/19 11:35:23     43s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[10/19 11:35:23     43s]           delay calculator: calls=11891, total_wall_time=0.615s, mean_wall_time=0.052ms
[10/19 11:35:23     43s]           legalizer: calls=564, total_wall_time=0.011s, mean_wall_time=0.020ms
[10/19 11:35:23     43s]           steiner router: calls=10615, total_wall_time=0.109s, mean_wall_time=0.010ms
[10/19 11:35:23     43s]         Moving gates: 
[10/19 11:35:23     43s]         Legalizer releasing space for clock trees
[10/19 11:35:23     43s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/19 11:35:23     43s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]         100% 
[10/19 11:35:23     43s]         Legalizer API calls during this step: 238 succeeded with high effort: 238 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:23     43s]     Iteration 1 done.
[10/19 11:35:23     43s]     Iteration 2...
[10/19 11:35:23     43s]       Artificially removing short and long paths...
[10/19 11:35:23     43s]         Clock DAG hash before 'Artificially removing short and long paths': 6405171803988498424 16989288212268511155
[10/19 11:35:23     43s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[10/19 11:35:23     43s]           delay calculator: calls=12238, total_wall_time=0.627s, mean_wall_time=0.051ms
[10/19 11:35:23     43s]           legalizer: calls=802, total_wall_time=0.015s, mean_wall_time=0.019ms
[10/19 11:35:23     43s]           steiner router: calls=10831, total_wall_time=0.123s, mean_wall_time=0.011ms
[10/19 11:35:23     43s]         For skew_group CLK_ext/cm target band (0.967, 1.057)
[10/19 11:35:23     43s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[10/19 11:35:23     43s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 6405171803988498424 16989288212268511155
[10/19 11:35:23     43s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[10/19 11:35:23     43s]           delay calculator: calls=12251, total_wall_time=0.627s, mean_wall_time=0.051ms
[10/19 11:35:23     43s]           legalizer: calls=802, total_wall_time=0.015s, mean_wall_time=0.019ms
[10/19 11:35:23     43s]           steiner router: calls=10839, total_wall_time=0.123s, mean_wall_time=0.011ms
[10/19 11:35:23     43s]         Legalizer releasing space for clock trees
[10/19 11:35:23     43s]         Legalizing clock trees...
[10/19 11:35:23     43s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]         Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[10/19 11:35:23     43s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 2997781114544860674 309370779893083489
[10/19 11:35:23     43s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[10/19 11:35:23     43s]           delay calculator: calls=12345, total_wall_time=0.631s, mean_wall_time=0.051ms
[10/19 11:35:23     43s]           legalizer: calls=915, total_wall_time=0.016s, mean_wall_time=0.018ms
[10/19 11:35:23     43s]           steiner router: calls=10923, total_wall_time=0.129s, mean_wall_time=0.012ms
[10/19 11:35:23     43s]         Moving gates: 
[10/19 11:35:23     43s]         Legalizer releasing space for clock trees
[10/19 11:35:23     43s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/19 11:35:23     43s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]         100% 
[10/19 11:35:23     43s]         Legalizer API calls during this step: 238 succeeded with high effort: 238 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:23     43s]     Iteration 2 done.
[10/19 11:35:23     43s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[10/19 11:35:23     43s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[10/19 11:35:23     43s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]       misc counts      : r=1, pp=0
[10/19 11:35:23     43s]       cell areas       : b=1616.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1616.160um^2
[10/19 11:35:23     43s]       cell capacitance : b=0.276pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.276pF
[10/19 11:35:23     43s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]       wire capacitance : top=0.000pF, trunk=0.164pF, leaf=0.544pF, total=0.708pF
[10/19 11:35:23     43s]       wire lengths     : top=0.000um, trunk=1193.749um, leaf=3176.649um, total=4370.398um
[10/19 11:35:23     43s]       hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
[10/19 11:35:23     43s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[10/19 11:35:23     43s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[10/19 11:35:23     43s]       Trunk : target=5.000ns count=3 avg=0.167ns sd=0.133ns min=0.014ns max=0.258ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]       Leaf  : target=5.000ns count=15 avg=0.432ns sd=0.043ns min=0.387ns max=0.501ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[10/19 11:35:23     43s]        Bufs: BUL5VX16: 2 BUL5VX6: 8 BUL5VX4: 7 
[10/19 11:35:23     43s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 10080012902735711508 7261461967395439943
[10/19 11:35:23     43s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[10/19 11:35:23     43s]       delay calculator: calls=12562, total_wall_time=0.639s, mean_wall_time=0.051ms
[10/19 11:35:23     43s]       legalizer: calls=1153, total_wall_time=0.020s, mean_wall_time=0.017ms
[10/19 11:35:23     43s]       steiner router: calls=11110, total_wall_time=0.141s, mean_wall_time=0.013ms
[10/19 11:35:23     43s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.968, max=1.054, avg=1.015, sd=0.021], skew [0.086 vs 0.733], 100% {0.968, 1.054} (wid=0.021 ws=0.012) (gid=1.040 gs=0.082)
[10/19 11:35:23     43s]           min path sink: I2/ctrl_reg_ps_reg[1][3]/C
[10/19 11:35:23     43s]           max path sink: mux_inst/output_s_reg[29]/C
[10/19 11:35:23     43s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=0.968, max=1.054, avg=1.015, sd=0.021], skew [0.086 vs 0.733], 100% {0.968, 1.054} (wid=0.021 ws=0.012) (gid=1.040 gs=0.082)
[10/19 11:35:23     43s]     Legalizer API calls during this step: 698 succeeded with high effort: 698 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/19 11:35:23     43s]   Reducing clock tree power 3...
[10/19 11:35:23     43s]     Clock DAG hash before 'Reducing clock tree power 3': 10080012902735711508 7261461967395439943
[10/19 11:35:23     43s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[10/19 11:35:23     43s]       delay calculator: calls=12562, total_wall_time=0.639s, mean_wall_time=0.051ms
[10/19 11:35:23     43s]       legalizer: calls=1153, total_wall_time=0.020s, mean_wall_time=0.017ms
[10/19 11:35:23     43s]       steiner router: calls=11110, total_wall_time=0.141s, mean_wall_time=0.013ms
[10/19 11:35:23     43s]     Artificially removing short and long paths...
[10/19 11:35:23     43s]       Clock DAG hash before 'Artificially removing short and long paths': 10080012902735711508 7261461967395439943
[10/19 11:35:23     43s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[10/19 11:35:23     43s]         delay calculator: calls=12562, total_wall_time=0.639s, mean_wall_time=0.051ms
[10/19 11:35:23     43s]         legalizer: calls=1153, total_wall_time=0.020s, mean_wall_time=0.017ms
[10/19 11:35:23     43s]         steiner router: calls=11110, total_wall_time=0.141s, mean_wall_time=0.013ms
[10/19 11:35:23     43s]       For skew_group CLK_ext/cm target band (0.968, 1.054)
[10/19 11:35:23     43s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]     Initial gate capacitance is (rise=1.209pF fall=1.232pF).
[10/19 11:35:23     43s]     Resizing gates: 
[10/19 11:35:23     43s]     Legalizer releasing space for clock trees
[10/19 11:35:23     43s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/19 11:35:23     43s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]     100% 
[10/19 11:35:23     43s]     Iteration 1: gate capacitance is (rise=1.194pF fall=1.216pF).
[10/19 11:35:23     43s]     Resizing gates: 
[10/19 11:35:23     43s]     Legalizer releasing space for clock trees
[10/19 11:35:23     43s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/19 11:35:23     43s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]     100% 
[10/19 11:35:23     43s]     Iteration 2: gate capacitance is (rise=1.179pF fall=1.201pF).
[10/19 11:35:23     43s]     Resizing gates: 
[10/19 11:35:23     43s]     Legalizer releasing space for clock trees
[10/19 11:35:23     43s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[10/19 11:35:23     43s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]     100% 
[10/19 11:35:23     43s]     Clock DAG stats after 'Reducing clock tree power 3':
[10/19 11:35:23     43s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]       misc counts      : r=1, pp=0
[10/19 11:35:23     43s]       cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:23     43s]       cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:23     43s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]       wire capacitance : top=0.000pF, trunk=0.165pF, leaf=0.544pF, total=0.709pF
[10/19 11:35:23     43s]       wire lengths     : top=0.000um, trunk=1203.549um, leaf=3170.649um, total=4374.198um
[10/19 11:35:23     43s]       hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
[10/19 11:35:23     43s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[10/19 11:35:23     43s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[10/19 11:35:23     43s]       Trunk : target=5.000ns count=3 avg=0.157ns sd=0.123ns min=0.014ns max=0.230ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]       Leaf  : target=5.000ns count=15 avg=0.508ns sd=0.038ns min=0.438ns max=0.548ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[10/19 11:35:23     43s]        Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:23     43s]     Clock DAG hash after 'Reducing clock tree power 3': 853361504593373417 5599939414927344330
[10/19 11:35:23     43s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[10/19 11:35:23     43s]       delay calculator: calls=12894, total_wall_time=0.649s, mean_wall_time=0.050ms
[10/19 11:35:23     43s]       legalizer: calls=1268, total_wall_time=0.021s, mean_wall_time=0.017ms
[10/19 11:35:23     43s]       steiner router: calls=11146, total_wall_time=0.143s, mean_wall_time=0.013ms
[10/19 11:35:23     43s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=1.003, max=1.087, avg=1.058, sd=0.028], skew [0.084 vs 0.733], 100% {1.003, 1.087} (wid=0.019 ws=0.010) (gid=1.073 gs=0.081)
[10/19 11:35:23     43s]           min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:23     43s]           max path sink: I2/ctrl_reg_ps_reg[6][0]/C
[10/19 11:35:23     43s]     Skew group summary after 'Reducing clock tree power 3':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=1.003, max=1.087, avg=1.058, sd=0.028], skew [0.084 vs 0.733], 100% {1.003, 1.087} (wid=0.019 ws=0.010) (gid=1.073 gs=0.081)
[10/19 11:35:23     43s]     Legalizer API calls during this step: 115 succeeded with high effort: 115 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:23     43s]   Improving insertion delay...
[10/19 11:35:23     43s]     Clock DAG hash before 'Improving insertion delay': 853361504593373417 5599939414927344330
[10/19 11:35:23     43s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[10/19 11:35:23     43s]       delay calculator: calls=12894, total_wall_time=0.649s, mean_wall_time=0.050ms
[10/19 11:35:23     43s]       legalizer: calls=1268, total_wall_time=0.021s, mean_wall_time=0.017ms
[10/19 11:35:23     43s]       steiner router: calls=11146, total_wall_time=0.143s, mean_wall_time=0.013ms
[10/19 11:35:23     43s]     Clock DAG stats after 'Improving insertion delay':
[10/19 11:35:23     43s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:23     43s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:23     43s]       misc counts      : r=1, pp=0
[10/19 11:35:23     43s]       cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:23     43s]       cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:23     43s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:23     43s]       wire capacitance : top=0.000pF, trunk=0.165pF, leaf=0.544pF, total=0.709pF
[10/19 11:35:23     43s]       wire lengths     : top=0.000um, trunk=1203.549um, leaf=3170.649um, total=4374.198um
[10/19 11:35:23     43s]       hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
[10/19 11:35:23     43s]     Clock DAG net violations after 'Improving insertion delay': none
[10/19 11:35:23     43s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[10/19 11:35:23     43s]       Trunk : target=5.000ns count=3 avg=0.157ns sd=0.123ns min=0.014ns max=0.230ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]       Leaf  : target=5.000ns count=15 avg=0.508ns sd=0.038ns min=0.438ns max=0.548ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:23     43s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[10/19 11:35:23     43s]        Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:23     43s]     Clock DAG hash after 'Improving insertion delay': 853361504593373417 5599939414927344330
[10/19 11:35:23     43s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[10/19 11:35:23     43s]       delay calculator: calls=12894, total_wall_time=0.649s, mean_wall_time=0.050ms
[10/19 11:35:23     43s]       legalizer: calls=1268, total_wall_time=0.021s, mean_wall_time=0.017ms
[10/19 11:35:23     43s]       steiner router: calls=11146, total_wall_time=0.143s, mean_wall_time=0.013ms
[10/19 11:35:23     43s]     Primary reporting skew groups after 'Improving insertion delay':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=1.003, max=1.087, avg=1.058, sd=0.028], skew [0.084 vs 0.733], 100% {1.003, 1.087} (wid=0.019 ws=0.010) (gid=1.073 gs=0.081)
[10/19 11:35:23     43s]           min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:23     43s]           max path sink: I2/ctrl_reg_ps_reg[6][0]/C
[10/19 11:35:23     43s]     Skew group summary after 'Improving insertion delay':
[10/19 11:35:23     43s]       skew_group CLK_ext/cm: insertion delay [min=1.003, max=1.087, avg=1.058, sd=0.028], skew [0.084 vs 0.733], 100% {1.003, 1.087} (wid=0.019 ws=0.010) (gid=1.073 gs=0.081)
[10/19 11:35:23     43s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]   Wire Opt OverFix...
[10/19 11:35:23     43s]     Clock DAG hash before 'Wire Opt OverFix': 853361504593373417 5599939414927344330
[10/19 11:35:23     43s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[10/19 11:35:23     43s]       delay calculator: calls=12894, total_wall_time=0.649s, mean_wall_time=0.050ms
[10/19 11:35:23     43s]       legalizer: calls=1268, total_wall_time=0.021s, mean_wall_time=0.017ms
[10/19 11:35:23     43s]       steiner router: calls=11146, total_wall_time=0.143s, mean_wall_time=0.013ms
[10/19 11:35:23     43s]     Wire Reduction extra effort...
[10/19 11:35:23     43s]       Clock DAG hash before 'Wire Reduction extra effort': 853361504593373417 5599939414927344330
[10/19 11:35:23     43s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[10/19 11:35:23     43s]         delay calculator: calls=12894, total_wall_time=0.649s, mean_wall_time=0.050ms
[10/19 11:35:23     43s]         legalizer: calls=1268, total_wall_time=0.021s, mean_wall_time=0.017ms
[10/19 11:35:23     43s]         steiner router: calls=11146, total_wall_time=0.143s, mean_wall_time=0.013ms
[10/19 11:35:23     43s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[10/19 11:35:23     43s]       Artificially removing short and long paths...
[10/19 11:35:23     43s]         Clock DAG hash before 'Artificially removing short and long paths': 853361504593373417 5599939414927344330
[10/19 11:35:23     43s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[10/19 11:35:23     43s]           delay calculator: calls=12894, total_wall_time=0.649s, mean_wall_time=0.050ms
[10/19 11:35:23     43s]           legalizer: calls=1268, total_wall_time=0.021s, mean_wall_time=0.017ms
[10/19 11:35:23     43s]           steiner router: calls=11146, total_wall_time=0.143s, mean_wall_time=0.013ms
[10/19 11:35:23     43s]         For skew_group CLK_ext/cm target band (1.003, 1.087)
[10/19 11:35:23     43s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]       Global shorten wires A0...
[10/19 11:35:23     43s]         Clock DAG hash before 'Global shorten wires A0': 853361504593373417 5599939414927344330
[10/19 11:35:23     43s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[10/19 11:35:23     43s]           delay calculator: calls=12894, total_wall_time=0.649s, mean_wall_time=0.050ms
[10/19 11:35:23     43s]           legalizer: calls=1268, total_wall_time=0.021s, mean_wall_time=0.017ms
[10/19 11:35:23     43s]           steiner router: calls=11146, total_wall_time=0.143s, mean_wall_time=0.013ms
[10/19 11:35:23     43s]         Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:23     43s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:23     43s]       Move For Wirelength - core...
[10/19 11:35:23     43s]         Clock DAG hash before 'Move For Wirelength - core': 853361504593373417 5599939414927344330
[10/19 11:35:23     43s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[10/19 11:35:23     43s]           delay calculator: calls=12896, total_wall_time=0.650s, mean_wall_time=0.050ms
[10/19 11:35:23     43s]           legalizer: calls=1277, total_wall_time=0.021s, mean_wall_time=0.017ms
[10/19 11:35:23     43s]           steiner router: calls=11152, total_wall_time=0.144s, mean_wall_time=0.013ms
[10/19 11:35:23     43s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=2, computed=15, moveTooSmall=39, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=5, legalizedMoveTooSmall=17, ignoredLeafDriver=0, worse=28, accepted=1
[10/19 11:35:23     43s]         Max accepted move=12.600um, total accepted move=12.600um, average move=12.600um
[10/19 11:35:24     43s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=2, computed=15, moveTooSmall=43, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=17, ignoredLeafDriver=0, worse=28, accepted=0
[10/19 11:35:24     43s]         Max accepted move=0.000um, total accepted move=0.000um
[10/19 11:35:24     43s]         Legalizer API calls during this step: 102 succeeded with high effort: 102 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:24     43s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]       Global shorten wires A1...
[10/19 11:35:24     43s]         Clock DAG hash before 'Global shorten wires A1': 4587587174923732131 1074380589217431376
[10/19 11:35:24     43s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[10/19 11:35:24     43s]           delay calculator: calls=12944, total_wall_time=0.652s, mean_wall_time=0.050ms
[10/19 11:35:24     43s]           legalizer: calls=1379, total_wall_time=0.023s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]           steiner router: calls=11304, total_wall_time=0.153s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]         Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:24     43s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]       Move For Wirelength - core...
[10/19 11:35:24     43s]         Clock DAG hash before 'Move For Wirelength - core': 4587587174923732131 1074380589217431376
[10/19 11:35:24     43s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[10/19 11:35:24     43s]           delay calculator: calls=12946, total_wall_time=0.652s, mean_wall_time=0.050ms
[10/19 11:35:24     43s]           legalizer: calls=1388, total_wall_time=0.023s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]           steiner router: calls=11310, total_wall_time=0.154s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=13, computed=4, moveTooSmall=20, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=5, accepted=0
[10/19 11:35:24     43s]         Max accepted move=0.000um, total accepted move=0.000um
[10/19 11:35:24     43s]         Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:24     43s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]       Global shorten wires B...
[10/19 11:35:24     43s]         Clock DAG hash before 'Global shorten wires B': 4587587174923732131 1074380589217431376
[10/19 11:35:24     43s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[10/19 11:35:24     43s]           delay calculator: calls=12950, total_wall_time=0.652s, mean_wall_time=0.050ms
[10/19 11:35:24     43s]           legalizer: calls=1395, total_wall_time=0.023s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]           steiner router: calls=11324, total_wall_time=0.154s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]         Legalizer API calls during this step: 71 succeeded with high effort: 71 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:24     43s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]       Move For Wirelength - branch...
[10/19 11:35:24     43s]         Clock DAG hash before 'Move For Wirelength - branch': 15531346482545496831 360225299562754556
[10/19 11:35:24     43s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[10/19 11:35:24     43s]           delay calculator: calls=12988, total_wall_time=0.654s, mean_wall_time=0.050ms
[10/19 11:35:24     43s]           legalizer: calls=1466, total_wall_time=0.025s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]           steiner router: calls=11374, total_wall_time=0.158s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=0, computed=17, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=21, accepted=2
[10/19 11:35:24     43s]         Max accepted move=4.200um, total accepted move=7.000um, average move=3.500um
[10/19 11:35:24     43s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=15, computed=2, moveTooSmall=0, resolved=0, predictFail=25, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[10/19 11:35:24     43s]         Max accepted move=0.000um, total accepted move=0.000um
[10/19 11:35:24     43s]         Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:24     43s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[10/19 11:35:24     43s]       Clock DAG stats after 'Wire Reduction extra effort':
[10/19 11:35:24     43s]         cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:24     43s]         sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:24     43s]         misc counts      : r=1, pp=0
[10/19 11:35:24     43s]         cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:24     43s]         cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:24     43s]         sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:24     43s]         wire capacitance : top=0.000pF, trunk=0.163pF, leaf=0.540pF, total=0.703pF
[10/19 11:35:24     43s]         wire lengths     : top=0.000um, trunk=1187.950um, leaf=3149.549um, total=4337.499um
[10/19 11:35:24     43s]         hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
[10/19 11:35:24     43s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[10/19 11:35:24     43s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[10/19 11:35:24     43s]         Trunk : target=5.000ns count=3 avg=0.156ns sd=0.122ns min=0.015ns max=0.230ns {3 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:24     43s]         Leaf  : target=5.000ns count=15 avg=0.507ns sd=0.037ns min=0.438ns max=0.548ns {15 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:24     43s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[10/19 11:35:24     43s]          Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:24     43s]       Clock DAG hash after 'Wire Reduction extra effort': 15269572919102212001 4577881082698273226
[10/19 11:35:24     43s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[10/19 11:35:24     43s]         delay calculator: calls=12998, total_wall_time=0.654s, mean_wall_time=0.050ms
[10/19 11:35:24     43s]         legalizer: calls=1492, total_wall_time=0.025s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]         steiner router: calls=11398, total_wall_time=0.159s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[10/19 11:35:24     43s]         skew_group CLK_ext/cm: insertion delay [min=0.999, max=1.087, avg=1.056, sd=0.029], skew [0.088 vs 0.733], 100% {0.999, 1.087} (wid=0.019 ws=0.010) (gid=1.073 gs=0.084)
[10/19 11:35:24     43s]             min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:24     43s]             max path sink: I2/ctrl_reg_ps_reg[6][0]/C
[10/19 11:35:24     43s]       Skew group summary after 'Wire Reduction extra effort':
[10/19 11:35:24     43s]         skew_group CLK_ext/cm: insertion delay [min=0.999, max=1.087, avg=1.056, sd=0.029], skew [0.088 vs 0.733], 100% {0.999, 1.087} (wid=0.019 ws=0.010) (gid=1.073 gs=0.084)
[10/19 11:35:24     43s]       Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:24     43s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:24     43s]     Optimizing orientation...
[10/19 11:35:24     43s]     FlipOpt...
[10/19 11:35:24     43s]     Disconnecting clock tree from netlist...
[10/19 11:35:24     43s]     Disconnecting clock tree from netlist done.
[10/19 11:35:24     43s]     Performing Single Threaded FlipOpt
[10/19 11:35:24     43s]     Optimizing orientation on clock cells...
[10/19 11:35:24     43s]       Orientation Wirelength Optimization: Attempted = 19 , Succeeded = 3 , Constraints Broken = 14 , CannotMove = 2 , Illegal = 0 , Other = 0
[10/19 11:35:24     43s]     Optimizing orientation on clock cells done.
[10/19 11:35:24     43s]     Resynthesising clock tree into netlist...
[10/19 11:35:24     43s]       Reset timing graph...
[10/19 11:35:24     43s] Ignoring AAE DB Resetting ...
[10/19 11:35:24     43s]       Reset timing graph done.
[10/19 11:35:24     43s]     Resynthesising clock tree into netlist done.
[10/19 11:35:24     43s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s] End AAE Lib Interpolated Model. (MEM=1705.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:24     43s]     Clock DAG stats after 'Wire Opt OverFix':
[10/19 11:35:24     43s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:24     43s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:24     43s]       misc counts      : r=1, pp=0
[10/19 11:35:24     43s]       cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:24     43s]       cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:24     43s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:24     43s]       wire capacitance : top=0.000pF, trunk=0.162pF, leaf=0.539pF, total=0.701pF
[10/19 11:35:24     43s]       wire lengths     : top=0.000um, trunk=1182.350um, leaf=3140.799um, total=4323.149um
[10/19 11:35:24     43s]       hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
[10/19 11:35:24     43s]     Clock DAG net violations after 'Wire Opt OverFix': none
[10/19 11:35:24     43s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[10/19 11:35:24     43s]       Trunk : target=4.926ns count=2 avg=0.226ns sd=0.005ns min=0.222ns max=0.229ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:35:24     43s]       Trunk : target=5.000ns count=1 avg=0.015ns sd=0.000ns min=0.015ns max=0.015ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:24     43s]       Leaf  : target=4.885ns count=15 avg=0.507ns sd=0.037ns min=0.438ns max=0.546ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:35:24     43s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[10/19 11:35:24     43s]        Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:24     43s]     Clock DAG hash after 'Wire Opt OverFix': 1931666327221375193 9796709197495877906
[10/19 11:35:24     43s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[10/19 11:35:24     43s]       delay calculator: calls=13016, total_wall_time=0.655s, mean_wall_time=0.050ms
[10/19 11:35:24     43s]       legalizer: calls=1492, total_wall_time=0.025s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]       steiner router: calls=11465, total_wall_time=0.163s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]     Primary reporting skew groups after 'Wire Opt OverFix':
[10/19 11:35:24     43s]       skew_group CLK_ext/cm: insertion delay [min=0.999, max=1.087, avg=1.055, sd=0.029], skew [0.088 vs 0.733], 100% {0.999, 1.087} (wid=0.019 ws=0.010) (gid=1.071 gs=0.083)
[10/19 11:35:24     43s]           min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:24     43s]           max path sink: I2/ctrl_reg_ps_reg[4][2]/C
[10/19 11:35:24     43s]     Skew group summary after 'Wire Opt OverFix':
[10/19 11:35:24     43s]       skew_group CLK_ext/cm: insertion delay [min=0.999, max=1.087, avg=1.055, sd=0.029], skew [0.088 vs 0.733], 100% {0.999, 1.087} (wid=0.019 ws=0.010) (gid=1.071 gs=0.083)
[10/19 11:35:24     43s]     Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:24     43s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:24     43s]   Total capacitance is (rise=1.880pF fall=1.902pF), of which (rise=0.701pF fall=0.701pF) is wire, and (rise=1.179pF fall=1.201pF) is gate.
[10/19 11:35:24     43s]   Stage::Polishing done. (took cpu=0:00:00.6 real=0:00:00.6)
[10/19 11:35:24     43s]   Stage::Updating netlist...
[10/19 11:35:24     43s]   Reset timing graph...
[10/19 11:35:24     43s] Ignoring AAE DB Resetting ...
[10/19 11:35:24     43s]   Reset timing graph done.
[10/19 11:35:24     43s]   Setting non-default rules before calling refine place.
[10/19 11:35:24     43s]   Leaving CCOpt scope - Cleaning up placement interface...
[10/19 11:35:24     43s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1705.2M, EPOCH TIME: 1697708124.074136
[10/19 11:35:24     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:147).
[10/19 11:35:24     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1664.2M, EPOCH TIME: 1697708124.077150
[10/19 11:35:24     43s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]   Leaving CCOpt scope - ClockRefiner...
[10/19 11:35:24     43s]   Assigned high priority to 17 instances.
[10/19 11:35:24     43s]   Soft fixed 17 clock instances.
[10/19 11:35:24     43s]   Performing Clock Only Refine Place.
[10/19 11:35:24     43s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[10/19 11:35:24     43s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1664.2M, EPOCH TIME: 1697708124.081594
[10/19 11:35:24     43s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1664.2M, EPOCH TIME: 1697708124.081692
[10/19 11:35:24     43s] Processing tracks to init pin-track alignment.
[10/19 11:35:24     43s] z: 2, totalTracks: 1
[10/19 11:35:24     43s] z: 4, totalTracks: 1
[10/19 11:35:24     43s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:24     43s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1664.2M, EPOCH TIME: 1697708124.084030
[10/19 11:35:24     43s] Info: 17 insts are soft-fixed.
[10/19 11:35:24     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] 
[10/19 11:35:24     43s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:24     43s] OPERPROF:       Starting CMU at level 4, MEM:1664.2M, EPOCH TIME: 1697708124.088680
[10/19 11:35:24     43s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1664.2M, EPOCH TIME: 1697708124.089063
[10/19 11:35:24     43s] 
[10/19 11:35:24     43s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:24     43s] Info: 17 insts are soft-fixed.
[10/19 11:35:24     43s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1664.2M, EPOCH TIME: 1697708124.089187
[10/19 11:35:24     43s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1664.2M, EPOCH TIME: 1697708124.089227
[10/19 11:35:24     43s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1664.2M, EPOCH TIME: 1697708124.089269
[10/19 11:35:24     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1664.2MB).
[10/19 11:35:24     43s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.008, MEM:1664.2M, EPOCH TIME: 1697708124.089394
[10/19 11:35:24     43s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.008, MEM:1664.2M, EPOCH TIME: 1697708124.089428
[10/19 11:35:24     43s] TDRefine: refinePlace mode is spiral
[10/19 11:35:24     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.6
[10/19 11:35:24     43s] OPERPROF: Starting RefinePlace at level 1, MEM:1664.2M, EPOCH TIME: 1697708124.089477
[10/19 11:35:24     43s] *** Starting refinePlace (0:00:43.7 mem=1664.2M) ***
[10/19 11:35:24     43s] Total net bbox length = 4.944e+04 (3.546e+04 1.399e+04) (ext = 6.802e+03)
[10/19 11:35:24     43s] 
[10/19 11:35:24     43s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:24     43s] Info: 17 insts are soft-fixed.
[10/19 11:35:24     43s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:24     43s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:24     43s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:24     43s] (I)      Default pattern map key = top_default.
[10/19 11:35:24     43s] (I)      Default pattern map key = top_default.
[10/19 11:35:24     43s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1664.2M, EPOCH TIME: 1697708124.091357
[10/19 11:35:24     43s] Starting refinePlace ...
[10/19 11:35:24     43s] (I)      Default pattern map key = top_default.
[10/19 11:35:24     43s] One DDP V2 for no tweak run.
[10/19 11:35:24     43s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:24     43s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1664.2MB
[10/19 11:35:24     43s] Statistics of distance of Instance movement in refine placement:
[10/19 11:35:24     43s]   maximum (X+Y) =         0.00 um
[10/19 11:35:24     43s]   mean    (X+Y) =         0.00 um
[10/19 11:35:24     43s] Summary Report:
[10/19 11:35:24     43s] Instances move: 0 (out of 405 movable)
[10/19 11:35:24     43s] Instances flipped: 0
[10/19 11:35:24     43s] Mean displacement: 0.00 um
[10/19 11:35:24     43s] Max displacement: 0.00 um 
[10/19 11:35:24     43s] Total instances moved : 0
[10/19 11:35:24     43s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:1664.2M, EPOCH TIME: 1697708124.091994
[10/19 11:35:24     43s] Total net bbox length = 4.944e+04 (3.546e+04 1.399e+04) (ext = 6.802e+03)
[10/19 11:35:24     43s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1664.2MB
[10/19 11:35:24     43s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1664.2MB) @(0:00:43.7 - 0:00:43.7).
[10/19 11:35:24     43s] *** Finished refinePlace (0:00:43.7 mem=1664.2M) ***
[10/19 11:35:24     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.6
[10/19 11:35:24     43s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.003, MEM:1664.2M, EPOCH TIME: 1697708124.092353
[10/19 11:35:24     43s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1664.2M, EPOCH TIME: 1697708124.092392
[10/19 11:35:24     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:24     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1664.2M, EPOCH TIME: 1697708124.094339
[10/19 11:35:24     43s]   ClockRefiner summary
[10/19 11:35:24     43s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 164).
[10/19 11:35:24     43s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 17).
[10/19 11:35:24     43s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 147).
[10/19 11:35:24     43s]   Restoring pStatusCts on 17 clock instances.
[10/19 11:35:24     43s]   Revert refine place priority changes on 0 instances.
[10/19 11:35:24     43s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.0 real=0:00:01.0)
[10/19 11:35:24     43s]   CCOpt::Phase::eGRPC...
[10/19 11:35:24     43s]   eGR Post Conditioning loop iteration 0...
[10/19 11:35:24     43s]     Clock implementation routing...
[10/19 11:35:24     43s]       Leaving CCOpt scope - Routing Tools...
[10/19 11:35:24     43s] Net route status summary:
[10/19 11:35:24     43s]   Clock:        18 (unrouted=18, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:24     43s]   Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:24     43s]       Routing using eGR only...
[10/19 11:35:24     43s]         Early Global Route - eGR only step...
[10/19 11:35:24     43s] (ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
[10/19 11:35:24     43s] (ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
[10/19 11:35:24     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/19 11:35:24     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/19 11:35:24     43s] (ccopt eGR): Start to route 18 all nets
[10/19 11:35:24     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/19 11:35:24     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/19 11:35:24     43s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1664.21 MB )
[10/19 11:35:24     43s] (I)      ====================== Layers =======================
[10/19 11:35:24     43s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:24     43s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:24     43s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:24     43s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:24     43s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:24     43s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:24     43s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:24     43s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:24     43s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:24     43s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:24     43s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:24     43s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:24     43s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:24     43s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:24     43s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:24     43s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:24     43s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:24     43s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:24     43s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:24     43s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:24     43s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:24     43s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:24     43s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:24     43s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:24     43s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:24     43s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:24     43s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:24     43s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:24     43s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:24     43s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:24     43s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:24     43s] (I)      Started Import and model ( Curr Mem: 1664.21 MB )
[10/19 11:35:24     43s] (I)      Default pattern map key = top_default.
[10/19 11:35:24     43s] (I)      == Non-default Options ==
[10/19 11:35:24     43s] (I)      Clean congestion better                            : true
[10/19 11:35:24     43s] (I)      Estimate vias on DPT layer                         : true
[10/19 11:35:24     43s] (I)      Clean congestion layer assignment rounds           : 3
[10/19 11:35:24     43s] (I)      Layer constraints as soft constraints              : true
[10/19 11:35:24     43s] (I)      Soft top layer                                     : true
[10/19 11:35:24     43s] (I)      Skip prospective layer relax nets                  : true
[10/19 11:35:24     43s] (I)      Better NDR handling                                : true
[10/19 11:35:24     43s] (I)      Improved NDR modeling in LA                        : true
[10/19 11:35:24     43s] (I)      Routing cost fix for NDR handling                  : true
[10/19 11:35:24     43s] (I)      Block tracks for preroutes                         : true
[10/19 11:35:24     43s] (I)      Assign IRoute by net group key                     : true
[10/19 11:35:24     43s] (I)      Block unroutable channels                          : true
[10/19 11:35:24     43s] (I)      Block unroutable channels 3D                       : true
[10/19 11:35:24     43s] (I)      Bound layer relaxed segment wl                     : true
[10/19 11:35:24     43s] (I)      Blocked pin reach length threshold                 : 2
[10/19 11:35:24     43s] (I)      Check blockage within NDR space in TA              : true
[10/19 11:35:24     43s] (I)      Skip must join for term with via pillar            : true
[10/19 11:35:24     43s] (I)      Model find APA for IO pin                          : true
[10/19 11:35:24     43s] (I)      On pin location for off pin term                   : true
[10/19 11:35:24     43s] (I)      Handle EOL spacing                                 : true
[10/19 11:35:24     43s] (I)      Merge PG vias by gap                               : true
[10/19 11:35:24     43s] (I)      Maximum routing layer                              : 3
[10/19 11:35:24     43s] (I)      Minimum routing layer                              : 1
[10/19 11:35:24     43s] (I)      Route selected nets only                           : true
[10/19 11:35:24     43s] (I)      Refine MST                                         : true
[10/19 11:35:24     43s] (I)      Honor PRL                                          : true
[10/19 11:35:24     43s] (I)      Strong congestion aware                            : true
[10/19 11:35:24     43s] (I)      Improved initial location for IRoutes              : true
[10/19 11:35:24     43s] (I)      Multi panel TA                                     : true
[10/19 11:35:24     43s] (I)      Penalize wire overlap                              : true
[10/19 11:35:24     43s] (I)      Expand small instance blockage                     : true
[10/19 11:35:24     43s] (I)      Reduce via in TA                                   : true
[10/19 11:35:24     43s] (I)      SS-aware routing                                   : true
[10/19 11:35:24     43s] (I)      Improve tree edge sharing                          : true
[10/19 11:35:24     43s] (I)      Improve 2D via estimation                          : true
[10/19 11:35:24     43s] (I)      Refine Steiner tree                                : true
[10/19 11:35:24     43s] (I)      Build spine tree                                   : true
[10/19 11:35:24     43s] (I)      Model pass through capacity                        : true
[10/19 11:35:24     43s] (I)      Extend blockages by a half GCell                   : true
[10/19 11:35:24     43s] (I)      Consider pin shapes                                : true
[10/19 11:35:24     43s] (I)      Consider pin shapes for all nodes                  : true
[10/19 11:35:24     43s] (I)      Consider NR APA                                    : true
[10/19 11:35:24     43s] (I)      Consider IO pin shape                              : true
[10/19 11:35:24     43s] (I)      Fix pin connection bug                             : true
[10/19 11:35:24     43s] (I)      Consider layer RC for local wires                  : true
[10/19 11:35:24     43s] (I)      Route to clock mesh pin                            : true
[10/19 11:35:24     43s] (I)      LA-aware pin escape length                         : 2
[10/19 11:35:24     43s] (I)      Connect multiple ports                             : true
[10/19 11:35:24     43s] (I)      Split for must join                                : true
[10/19 11:35:24     43s] (I)      Number of threads                                  : 1
[10/19 11:35:24     43s] (I)      Routing effort level                               : 10000
[10/19 11:35:24     43s] (I)      Prefer layer length threshold                      : 8
[10/19 11:35:24     43s] (I)      Overflow penalty cost                              : 10
[10/19 11:35:24     43s] (I)      A-star cost                                        : 0.300000
[10/19 11:35:24     43s] (I)      Misalignment cost                                  : 10.000000
[10/19 11:35:24     43s] (I)      Threshold for short IRoute                         : 6
[10/19 11:35:24     43s] (I)      Via cost during post routing                       : 1.000000
[10/19 11:35:24     43s] (I)      Layer congestion ratios                            : { { 1.0 } }
[10/19 11:35:24     43s] (I)      Source-to-sink ratio                               : 0.300000
[10/19 11:35:24     43s] (I)      Scenic ratio bound                                 : 3.000000
[10/19 11:35:24     43s] (I)      Segment layer relax scenic ratio                   : 1.250000
[10/19 11:35:24     43s] (I)      Source-sink aware LA ratio                         : 0.500000
[10/19 11:35:24     43s] (I)      PG-aware similar topology routing                  : true
[10/19 11:35:24     43s] (I)      Maze routing via cost fix                          : true
[10/19 11:35:24     43s] (I)      Apply PRL on PG terms                              : true
[10/19 11:35:24     43s] (I)      Apply PRL on obs objects                           : true
[10/19 11:35:24     43s] (I)      Handle range-type spacing rules                    : true
[10/19 11:35:24     43s] (I)      PG gap threshold multiplier                        : 10.000000
[10/19 11:35:24     43s] (I)      Parallel spacing query fix                         : true
[10/19 11:35:24     43s] (I)      Force source to root IR                            : true
[10/19 11:35:24     43s] (I)      Layer Weights                                      : L2:4 L3:2.5
[10/19 11:35:24     43s] (I)      Do not relax to DPT layer                          : true
[10/19 11:35:24     43s] (I)      No DPT in post routing                             : true
[10/19 11:35:24     43s] (I)      Modeling PG via merging fix                        : true
[10/19 11:35:24     43s] (I)      Shield aware TA                                    : true
[10/19 11:35:24     43s] (I)      Strong shield aware TA                             : true
[10/19 11:35:24     43s] (I)      Overflow calculation fix in LA                     : true
[10/19 11:35:24     43s] (I)      Post routing fix                                   : true
[10/19 11:35:24     43s] (I)      Strong post routing                                : true
[10/19 11:35:24     43s] (I)      Access via pillar from top                         : true
[10/19 11:35:24     43s] (I)      NDR via pillar fix                                 : true
[10/19 11:35:24     43s] (I)      Violation on path threshold                        : 1
[10/19 11:35:24     43s] (I)      Pass through capacity modeling                     : true
[10/19 11:35:24     43s] (I)      Select the non-relaxed segments in post routing stage : true
[10/19 11:35:24     43s] (I)      Select term pin box for io pin                     : true
[10/19 11:35:24     43s] (I)      Penalize NDR sharing                               : true
[10/19 11:35:24     43s] (I)      Enable special modeling                            : false
[10/19 11:35:24     43s] (I)      Keep fixed segments                                : true
[10/19 11:35:24     43s] (I)      Reorder net groups by key                          : true
[10/19 11:35:24     43s] (I)      Increase net scenic ratio                          : true
[10/19 11:35:24     43s] (I)      Method to set GCell size                           : row
[10/19 11:35:24     43s] (I)      Connect multiple ports and must join fix           : true
[10/19 11:35:24     43s] (I)      Avoid high resistance layers                       : true
[10/19 11:35:24     43s] (I)      Model find APA for IO pin fix                      : true
[10/19 11:35:24     43s] (I)      Avoid connecting non-metal layers                  : true
[10/19 11:35:24     43s] (I)      Use track pitch for NDR                            : true
[10/19 11:35:24     43s] (I)      Enable layer relax to lower layer                  : true
[10/19 11:35:24     43s] (I)      Enable layer relax to upper layer                  : true
[10/19 11:35:24     43s] (I)      Top layer relaxation fix                           : true
[10/19 11:35:24     43s] (I)      Handle non-default track width                     : false
[10/19 11:35:24     43s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:24     43s] (I)      Use row-based GCell size
[10/19 11:35:24     43s] (I)      Use row-based GCell align
[10/19 11:35:24     43s] (I)      layer 0 area = 0
[10/19 11:35:24     43s] (I)      layer 1 area = 0
[10/19 11:35:24     43s] (I)      layer 2 area = 0
[10/19 11:35:24     43s] (I)      GCell unit size   : 10400
[10/19 11:35:24     43s] (I)      GCell multiplier  : 1
[10/19 11:35:24     43s] (I)      GCell row height  : 10400
[10/19 11:35:24     43s] (I)      Actual row height : 10400
[10/19 11:35:24     43s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:24     43s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:24     43s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:24     43s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:24     43s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:24     43s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:24     43s] (I)      ================ Default via ================
[10/19 11:35:24     43s] (I)      +---+------------------+--------------------+
[10/19 11:35:24     43s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:24     43s] (I)      +---+------------------+--------------------+
[10/19 11:35:24     43s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:24     43s] (I)      | 2 |    2  VIA2_C_via |   10  VIA2_CV1_via |
[10/19 11:35:24     43s] (I)      | 3 |    3  VIA3_C_via |   13  VIA3_CH2_via |
[10/19 11:35:24     43s] (I)      +---+------------------+--------------------+
[10/19 11:35:24     43s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:24     43s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:24     43s] [NR-eGR] Read 0 other shapes
[10/19 11:35:24     43s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:24     43s] [NR-eGR] #Instance Blockages : 18635
[10/19 11:35:24     43s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:24     43s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:24     43s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:24     43s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:24     43s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:24     43s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:24     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/19 11:35:24     43s] [NR-eGR] Read 419 nets ( ignored 401 )
[10/19 11:35:24     43s] [NR-eGR] Connected 0 must-join pins/ports
[10/19 11:35:24     43s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:24     43s] (I)      Read Num Blocks=19002  Num Prerouted Wires=0  Num CS=0
[10/19 11:35:24     43s] (I)      Layer 0 (H) : #blockages 18770 : #preroutes 0
[10/19 11:35:24     43s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[10/19 11:35:24     43s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 0
[10/19 11:35:24     43s] (I)      Moved 1 terms for better access 
[10/19 11:35:24     43s] (I)      Number of ignored nets                =      0
[10/19 11:35:24     43s] (I)      Number of connected nets              =      0
[10/19 11:35:24     43s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/19 11:35:24     43s] (I)      Number of clock nets                  =     18.  Ignored: No
[10/19 11:35:24     43s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:24     43s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:24     43s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:24     43s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:24     43s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:24     43s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:24     43s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:24     43s] [NR-eGR] There are 18 clock nets ( 18 with NDR ).
[10/19 11:35:24     43s] (I)      Ndr track 0 does not exist
[10/19 11:35:24     43s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:24     43s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:24     43s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:24     43s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:24     43s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:24     43s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:24     43s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:24     43s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:24     43s] (I)      Grid                :   103    10     3
[10/19 11:35:24     43s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:24     43s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:24     43s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:24     43s] (I)      Default wire width  :   500   600   600
[10/19 11:35:24     43s] (I)      Default wire space  :   450   500   500
[10/19 11:35:24     43s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:24     43s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:24     43s] (I)      First track coord   :   650   700   650
[10/19 11:35:24     43s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:24     43s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:24     43s] (I)      Num of masks        :     1     1     1
[10/19 11:35:24     43s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:24     43s] (I)      --------------------------------------------------------
[10/19 11:35:24     43s] 
[10/19 11:35:24     43s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:24     43s] [NR-eGR] Rule id: 0  Nets: 18
[10/19 11:35:24     43s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[10/19 11:35:24     43s] (I)                    Layer     1     2     3 
[10/19 11:35:24     43s] (I)                    Pitch  2600  2800  2600 
[10/19 11:35:24     43s] (I)             #Used tracks     2     2     2 
[10/19 11:35:24     43s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:24     43s] [NR-eGR] ========================================
[10/19 11:35:24     43s] [NR-eGR] 
[10/19 11:35:24     43s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:24     43s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:24     43s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:24     43s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:24     43s] (I)      |     1 |    8240 |     6376 |        77.38% |
[10/19 11:35:24     43s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:24     43s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:24     43s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:24     43s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1664.21 MB )
[10/19 11:35:24     43s] (I)      Reset routing kernel
[10/19 11:35:24     43s] (I)      Started Global Routing ( Curr Mem: 1664.21 MB )
[10/19 11:35:24     43s] (I)      totalPins=182  totalGlobalPin=181 (99.45%)
[10/19 11:35:24     43s] (I)      total 2D Cap : 14334 = (7224 H, 7110 V)
[10/19 11:35:24     43s] [NR-eGR] Layer group 1: route 18 net(s) in layer range [2, 3]
[10/19 11:35:24     43s] (I)      
[10/19 11:35:24     43s] (I)      ============  Phase 1a Route ============
[10/19 11:35:24     43s] (I)      Usage: 409 = (250 H, 159 V) = (3.46% H, 2.24% V) = (2.600e+03um H, 1.654e+03um V)
[10/19 11:35:24     43s] (I)      
[10/19 11:35:24     43s] (I)      ============  Phase 1b Route ============
[10/19 11:35:24     43s] (I)      Usage: 409 = (250 H, 159 V) = (3.46% H, 2.24% V) = (2.600e+03um H, 1.654e+03um V)
[10/19 11:35:24     43s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.253600e+03um
[10/19 11:35:24     43s] (I)      
[10/19 11:35:24     43s] (I)      ============  Phase 1c Route ============
[10/19 11:35:24     43s] (I)      Usage: 409 = (250 H, 159 V) = (3.46% H, 2.24% V) = (2.600e+03um H, 1.654e+03um V)
[10/19 11:35:24     43s] (I)      
[10/19 11:35:24     43s] (I)      ============  Phase 1d Route ============
[10/19 11:35:24     43s] (I)      Usage: 409 = (250 H, 159 V) = (3.46% H, 2.24% V) = (2.600e+03um H, 1.654e+03um V)
[10/19 11:35:24     43s] (I)      
[10/19 11:35:24     43s] (I)      ============  Phase 1e Route ============
[10/19 11:35:24     43s] (I)      Usage: 409 = (250 H, 159 V) = (3.46% H, 2.24% V) = (2.600e+03um H, 1.654e+03um V)
[10/19 11:35:24     43s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.253600e+03um
[10/19 11:35:24     43s] (I)      
[10/19 11:35:24     43s] (I)      ============  Phase 1f Route ============
[10/19 11:35:24     43s] (I)      Usage: 409 = (250 H, 159 V) = (3.46% H, 2.24% V) = (2.600e+03um H, 1.654e+03um V)
[10/19 11:35:24     43s] (I)      
[10/19 11:35:24     43s] (I)      ============  Phase 1g Route ============
[10/19 11:35:24     43s] (I)      Usage: 408 = (248 H, 160 V) = (3.43% H, 2.25% V) = (2.579e+03um H, 1.664e+03um V)
[10/19 11:35:24     43s] (I)      
[10/19 11:35:24     43s] (I)      ============  Phase 1h Route ============
[10/19 11:35:24     43s] (I)      Usage: 409 = (249 H, 160 V) = (3.45% H, 2.25% V) = (2.590e+03um H, 1.664e+03um V)
[10/19 11:35:24     43s] (I)      
[10/19 11:35:24     43s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:24     43s] [NR-eGR]                        OverCon            
[10/19 11:35:24     43s] [NR-eGR]                         #Gcell     %Gcell
[10/19 11:35:24     43s] [NR-eGR]        Layer               (1)    OverCon
[10/19 11:35:24     43s] [NR-eGR] ----------------------------------------------
[10/19 11:35:24     43s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:24     43s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:24     43s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:24     43s] [NR-eGR] ----------------------------------------------
[10/19 11:35:24     43s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[10/19 11:35:24     43s] [NR-eGR] 
[10/19 11:35:24     43s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1664.21 MB )
[10/19 11:35:24     43s] (I)      total 2D Cap : 16270 = (9148 H, 7122 V)
[10/19 11:35:24     43s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/19 11:35:24     43s] (I)      ============= Track Assignment ============
[10/19 11:35:24     43s] (I)      Started Track Assignment (1T) ( Curr Mem: 1664.21 MB )
[10/19 11:35:24     43s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[10/19 11:35:24     43s] (I)      Run Multi-thread track assignment
[10/19 11:35:24     43s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.21 MB )
[10/19 11:35:24     43s] (I)      Started Export ( Curr Mem: 1664.21 MB )
[10/19 11:35:24     43s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:24     43s] [NR-eGR] --------------------------------
[10/19 11:35:24     43s] [NR-eGR]  MET1  (1H)          3574  1703 
[10/19 11:35:24     43s] [NR-eGR]  MET2  (2V)         20154  1687 
[10/19 11:35:24     43s] [NR-eGR]  MET3  (3H)         34749     0 
[10/19 11:35:24     43s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:24     43s] [NR-eGR] --------------------------------
[10/19 11:35:24     43s] [NR-eGR]        Total        58477  3390 
[10/19 11:35:24     43s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:24     43s] [NR-eGR] Total half perimeter of net bounding box: 49444um
[10/19 11:35:24     43s] [NR-eGR] Total length: 58477um, number of vias: 3390
[10/19 11:35:24     43s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:24     43s] [NR-eGR] Total eGR-routed clock nets wire length: 4379um, number of vias: 348
[10/19 11:35:24     43s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:24     43s] [NR-eGR] Report for selected net(s) only.
[10/19 11:35:24     43s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:24     43s] [NR-eGR] --------------------------------
[10/19 11:35:24     43s] [NR-eGR]  MET1  (1H)           166   182 
[10/19 11:35:24     43s] [NR-eGR]  MET2  (2V)          1676   166 
[10/19 11:35:24     43s] [NR-eGR]  MET3  (3H)          2538     0 
[10/19 11:35:24     43s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:24     43s] [NR-eGR] --------------------------------
[10/19 11:35:24     43s] [NR-eGR]        Total         4379   348 
[10/19 11:35:24     43s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:24     43s] [NR-eGR] Total half perimeter of net bounding box: 3253um
[10/19 11:35:24     43s] [NR-eGR] Total length: 4379um, number of vias: 348
[10/19 11:35:24     43s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:24     43s] [NR-eGR] Total routed clock nets wire length: 4379um, number of vias: 348
[10/19 11:35:24     43s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:24     43s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.21 MB )
[10/19 11:35:24     43s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1664.21 MB )
[10/19 11:35:24     43s] (I)      ==================================== Runtime Summary ====================================
[10/19 11:35:24     43s] (I)       Step                                        %      Start     Finish      Real       CPU 
[10/19 11:35:24     43s] (I)      -----------------------------------------------------------------------------------------
[10/19 11:35:24     43s] (I)       Early Global Route kernel             100.00%  22.46 sec  22.50 sec  0.04 sec  0.03 sec 
[10/19 11:35:24     43s] (I)       +-Import and model                     30.07%  22.47 sec  22.48 sec  0.01 sec  0.01 sec 
[10/19 11:35:24     43s] (I)       | +-Create place DB                     3.18%  22.47 sec  22.47 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | +-Import place data                 2.95%  22.47 sec  22.47 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Read instances and placement    0.88%  22.47 sec  22.47 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Read nets                       1.60%  22.47 sec  22.47 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | +-Create route DB                    23.73%  22.47 sec  22.48 sec  0.01 sec  0.01 sec 
[10/19 11:35:24     43s] (I)       | | +-Import route data (1T)           21.77%  22.47 sec  22.48 sec  0.01 sec  0.01 sec 
[10/19 11:35:24     43s] (I)       | | | +-Read blockages ( Layer 1-3 )   13.11%  22.48 sec  22.48 sec  0.01 sec  0.01 sec 
[10/19 11:35:24     43s] (I)       | | | | +-Read routing blockages        0.00%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | | +-Read instance blockages      11.21%  22.48 sec  22.48 sec  0.00 sec  0.01 sec 
[10/19 11:35:24     43s] (I)       | | | | +-Read PG blockages             0.17%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | | +-Read clock blockages          0.03%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | | +-Read other blockages          0.03%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | | +-Read halo blockages           0.02%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | | +-Read boundary cut boxes       0.00%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Read blackboxes                 0.02%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Read prerouted                  0.38%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Read unlegalized nets           0.08%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Read nets                       0.10%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Set up via pillars              0.01%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Initialize 3D grid graph        0.06%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Model blockage capacity         4.40%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | | +-Initialize 3D capacity        4.06%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Move terms for access (1T)      0.15%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | +-Read aux data                       0.00%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | +-Others data preparation             0.06%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | +-Create route kernel                 1.84%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       +-Global Routing                       27.52%  22.48 sec  22.50 sec  0.01 sec  0.02 sec 
[10/19 11:35:24     43s] (I)       | +-Initialization                      0.12%  22.48 sec  22.48 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | +-Net group 1                        26.42%  22.49 sec  22.50 sec  0.01 sec  0.02 sec 
[10/19 11:35:24     43s] (I)       | | +-Generate topology                 1.22%  22.49 sec  22.49 sec  0.00 sec  0.01 sec 
[10/19 11:35:24     43s] (I)       | | +-Phase 1a                          1.39%  22.49 sec  22.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Pattern routing (1T)            1.05%  22.49 sec  22.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | +-Phase 1b                          0.18%  22.49 sec  22.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | +-Phase 1c                          0.03%  22.49 sec  22.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | +-Phase 1d                          0.03%  22.49 sec  22.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | +-Phase 1e                          0.29%  22.49 sec  22.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Route legalization              0.00%  22.49 sec  22.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | +-Phase 1f                          0.04%  22.49 sec  22.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | +-Phase 1g                          0.88%  22.49 sec  22.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Post Routing                    0.63%  22.49 sec  22.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | +-Phase 1h                          0.84%  22.49 sec  22.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | | +-Post Routing                    0.60%  22.49 sec  22.49 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | +-Layer assignment (1T)            18.71%  22.49 sec  22.50 sec  0.01 sec  0.01 sec 
[10/19 11:35:24     43s] (I)       +-Export 3D cong map                    0.56%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | +-Export 2D cong map                  0.11%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       +-Extract Global 3D Wires               0.04%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       +-Track Assignment (1T)                10.44%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | +-Initialization                      0.04%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | +-Track Assignment Kernel             9.67%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | +-Free Memory                         0.01%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       +-Export                                7.93%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | +-Export DB wires                     0.92%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | +-Export all nets                   0.39%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | | +-Set wire vias                     0.06%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | +-Report wirelength                   3.91%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | +-Update net boxes                    2.15%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       | +-Update timing                       0.01%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)       +-Postprocess design                    0.84%  22.50 sec  22.50 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)      ==================== Summary by functions =====================
[10/19 11:35:24     43s] (I)       Lv  Step                                %      Real       CPU 
[10/19 11:35:24     43s] (I)      ---------------------------------------------------------------
[10/19 11:35:24     43s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.03 sec 
[10/19 11:35:24     43s] (I)        1  Import and model               30.07%  0.01 sec  0.01 sec 
[10/19 11:35:24     43s] (I)        1  Global Routing                 27.52%  0.01 sec  0.02 sec 
[10/19 11:35:24     43s] (I)        1  Track Assignment (1T)          10.44%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        1  Export                          7.93%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        1  Postprocess design              0.84%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        1  Export 3D cong map              0.56%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        2  Net group 1                    26.42%  0.01 sec  0.02 sec 
[10/19 11:35:24     43s] (I)        2  Create route DB                23.73%  0.01 sec  0.01 sec 
[10/19 11:35:24     43s] (I)        2  Track Assignment Kernel         9.67%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        2  Report wirelength               3.91%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        2  Create place DB                 3.18%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        2  Update net boxes                2.15%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        2  Create route kernel             1.84%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        2  Export DB wires                 0.92%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        2  Initialization                  0.15%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        2  Export 2D cong map              0.11%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        2  Others data preparation         0.06%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        3  Import route data (1T)         21.77%  0.01 sec  0.01 sec 
[10/19 11:35:24     43s] (I)        3  Layer assignment (1T)          18.71%  0.01 sec  0.01 sec 
[10/19 11:35:24     43s] (I)        3  Import place data               2.95%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        3  Phase 1a                        1.39%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        3  Generate topology               1.22%  0.00 sec  0.01 sec 
[10/19 11:35:24     43s] (I)        3  Phase 1g                        0.88%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        3  Phase 1h                        0.84%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        3  Export all nets                 0.39%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        3  Phase 1e                        0.29%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        3  Phase 1b                        0.18%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        3  Set wire vias                   0.06%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        3  Phase 1f                        0.04%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        4  Read blockages ( Layer 1-3 )   13.11%  0.01 sec  0.01 sec 
[10/19 11:35:24     43s] (I)        4  Model blockage capacity         4.40%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        4  Read nets                       1.70%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        4  Post Routing                    1.23%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        4  Pattern routing (1T)            1.05%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        4  Read instances and placement    0.88%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        4  Read prerouted                  0.38%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        4  Move terms for access (1T)      0.15%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        4  Read unlegalized nets           0.08%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        4  Initialize 3D grid graph        0.06%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        5  Read instance blockages        11.21%  0.00 sec  0.01 sec 
[10/19 11:35:24     43s] (I)        5  Initialize 3D capacity          4.06%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        5  Read PG blockages               0.17%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        5  Read clock blockages            0.03%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:24     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/19 11:35:24     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/19 11:35:24     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/19 11:35:24     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/19 11:35:24     43s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:24     43s]       Routing using eGR only done.
[10/19 11:35:24     43s] Net route status summary:
[10/19 11:35:24     43s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:24     43s]   Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:24     43s] 
[10/19 11:35:24     43s] CCOPT: Done with clock implementation routing.
[10/19 11:35:24     43s] 
[10/19 11:35:24     43s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:24     43s]     Clock implementation routing done.
[10/19 11:35:24     43s]     Leaving CCOpt scope - extractRC...
[10/19 11:35:24     43s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[10/19 11:35:24     43s] Extraction called for design 'top' of instances=405 and nets=1125 using extraction engine 'preRoute' .
[10/19 11:35:24     43s] PreRoute RC Extraction called for design top.
[10/19 11:35:24     43s] RC Extraction called in multi-corner(2) mode.
[10/19 11:35:24     43s] RCMode: PreRoute
[10/19 11:35:24     43s]       RC Corner Indexes            0       1   
[10/19 11:35:24     43s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/19 11:35:24     43s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:24     43s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:24     43s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:24     43s] Shrink Factor                : 1.00000
[10/19 11:35:24     43s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/19 11:35:24     43s] Using capacitance table file ...
[10/19 11:35:24     43s] 
[10/19 11:35:24     43s] Trim Metal Layers:
[10/19 11:35:24     43s] LayerId::1 widthSet size::4
[10/19 11:35:24     43s] LayerId::2 widthSet size::4
[10/19 11:35:24     43s] LayerId::3 widthSet size::4
[10/19 11:35:24     43s] LayerId::4 widthSet size::3
[10/19 11:35:24     43s] Updating RC grid for preRoute extraction ...
[10/19 11:35:24     43s] eee: pegSigSF::1.070000
[10/19 11:35:24     43s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:24     43s] Initializing multi-corner resistance tables ...
[10/19 11:35:24     43s] eee: l::1 avDens::0.142067 usedTrk::125.018750 availTrk::880.000000 sigTrk::125.018750
[10/19 11:35:24     43s] eee: l::2 avDens::0.263723 usedTrk::215.499037 availTrk::817.142857 sigTrk::215.499037
[10/19 11:35:24     43s] eee: l::3 avDens::0.425461 usedTrk::374.405769 availTrk::880.000000 sigTrk::374.405769
[10/19 11:35:24     43s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:24     43s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.510765 uaWl=0.000000 uaWlH=0.000000 aWlH=0.595432 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.285600 wHLS=3.018811 siPrev=0 viaL=0.000000
[10/19 11:35:24     43s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1664.211M)
[10/19 11:35:24     43s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[10/19 11:35:24     43s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]     Leaving CCOpt scope - Initializing placement interface...
[10/19 11:35:24     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:1664.2M, EPOCH TIME: 1697708124.192887
[10/19 11:35:24     43s] Processing tracks to init pin-track alignment.
[10/19 11:35:24     43s] z: 2, totalTracks: 1
[10/19 11:35:24     43s] z: 4, totalTracks: 1
[10/19 11:35:24     43s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:24     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1664.2M, EPOCH TIME: 1697708124.195363
[10/19 11:35:24     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] 
[10/19 11:35:24     43s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:24     43s] OPERPROF:     Starting CMU at level 3, MEM:1664.2M, EPOCH TIME: 1697708124.199970
[10/19 11:35:24     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1664.2M, EPOCH TIME: 1697708124.200344
[10/19 11:35:24     43s] 
[10/19 11:35:24     43s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:24     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1664.2M, EPOCH TIME: 1697708124.200446
[10/19 11:35:24     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1664.2M, EPOCH TIME: 1697708124.200485
[10/19 11:35:24     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1664.2M, EPOCH TIME: 1697708124.200523
[10/19 11:35:24     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1664.2MB).
[10/19 11:35:24     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1664.2M, EPOCH TIME: 1697708124.200643
[10/19 11:35:24     43s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]     Legalizer reserving space for clock trees
[10/19 11:35:24     43s]     Calling post conditioning for eGRPC...
[10/19 11:35:24     43s]       eGRPC...
[10/19 11:35:24     43s]         eGRPC active optimizations:
[10/19 11:35:24     43s]          - Move Down
[10/19 11:35:24     43s]          - Downsizing before DRV sizing
[10/19 11:35:24     43s]          - DRV fixing with sizing
[10/19 11:35:24     43s]          - Move to fanout
[10/19 11:35:24     43s]          - Cloning
[10/19 11:35:24     43s]         
[10/19 11:35:24     43s]         Currently running CTS, using active skew data
[10/19 11:35:24     43s]         Reset bufferability constraints...
[10/19 11:35:24     43s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[10/19 11:35:24     43s]         Clock tree timing engine global stage delay update for dc_wc:setup.late...
[10/19 11:35:24     43s] End AAE Lib Interpolated Model. (MEM=1664.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:24     43s]         Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]         Clock DAG stats eGRPC initial state:
[10/19 11:35:24     43s]           cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:24     43s]           sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:24     43s]           misc counts      : r=1, pp=0
[10/19 11:35:24     43s]           cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:24     43s]           cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:24     43s]           sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:24     43s]           wire capacitance : top=0.000pF, trunk=0.173pF, leaf=0.575pF, total=0.747pF
[10/19 11:35:24     43s]           wire lengths     : top=0.000um, trunk=1180.750um, leaf=3198.650um, total=4379.400um
[10/19 11:35:24     43s]           hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
[10/19 11:35:24     43s]         Clock DAG net violations eGRPC initial state: none
[10/19 11:35:24     43s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[10/19 11:35:24     43s]           Trunk : target=4.926ns count=2 avg=0.226ns sd=0.007ns min=0.221ns max=0.230ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:35:24     43s]           Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:24     43s]           Leaf  : target=4.885ns count=15 avg=0.517ns sd=0.039ns min=0.446ns max=0.569ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:35:24     43s]         Clock DAG library cell distribution eGRPC initial state {count}:
[10/19 11:35:24     43s]            Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:24     43s]         Clock DAG hash eGRPC initial state: 1931666327221375193 9796709197495877906
[10/19 11:35:24     43s]         CTS services accumulated run-time stats eGRPC initial state:
[10/19 11:35:24     43s]           delay calculator: calls=13034, total_wall_time=0.655s, mean_wall_time=0.050ms
[10/19 11:35:24     43s]           legalizer: calls=1509, total_wall_time=0.025s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]           steiner router: calls=11483, total_wall_time=0.164s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]         Primary reporting skew groups eGRPC initial state:
[10/19 11:35:24     43s]           skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106, avg=1.063, sd=0.032], skew [0.102 vs 0.733], 100% {1.004, 1.106} (wid=0.020 ws=0.012) (gid=1.088 gs=0.094)
[10/19 11:35:24     43s]               min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:24     43s]               max path sink: I2/ctrl_reg_ps_reg[4][1]/C
[10/19 11:35:24     43s]         Skew group summary eGRPC initial state:
[10/19 11:35:24     43s]           skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106, avg=1.063, sd=0.032], skew [0.102 vs 0.733], 100% {1.004, 1.106} (wid=0.020 ws=0.012) (gid=1.088 gs=0.094)
[10/19 11:35:24     43s]         eGRPC Moving buffers...
[10/19 11:35:24     43s]           Clock DAG hash before 'eGRPC Moving buffers': 1931666327221375193 9796709197495877906
[10/19 11:35:24     43s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[10/19 11:35:24     43s]             delay calculator: calls=13034, total_wall_time=0.655s, mean_wall_time=0.050ms
[10/19 11:35:24     43s]             legalizer: calls=1509, total_wall_time=0.025s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]             steiner router: calls=11483, total_wall_time=0.164s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]           Violation analysis...
[10/19 11:35:24     43s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]           Clock DAG stats after 'eGRPC Moving buffers':
[10/19 11:35:24     43s]             cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:24     43s]             sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:24     43s]             misc counts      : r=1, pp=0
[10/19 11:35:24     43s]             cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:24     43s]             cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:24     43s]             sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:24     43s]             wire capacitance : top=0.000pF, trunk=0.173pF, leaf=0.575pF, total=0.747pF
[10/19 11:35:24     43s]             wire lengths     : top=0.000um, trunk=1180.750um, leaf=3198.650um, total=4379.400um
[10/19 11:35:24     43s]             hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
[10/19 11:35:24     43s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[10/19 11:35:24     43s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[10/19 11:35:24     43s]             Trunk : target=4.926ns count=2 avg=0.226ns sd=0.007ns min=0.221ns max=0.230ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:35:24     43s]             Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:24     43s]             Leaf  : target=4.885ns count=15 avg=0.517ns sd=0.039ns min=0.446ns max=0.569ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:35:24     43s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[10/19 11:35:24     43s]              Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:24     43s]           Clock DAG hash after 'eGRPC Moving buffers': 1931666327221375193 9796709197495877906
[10/19 11:35:24     43s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[10/19 11:35:24     43s]             delay calculator: calls=13034, total_wall_time=0.655s, mean_wall_time=0.050ms
[10/19 11:35:24     43s]             legalizer: calls=1509, total_wall_time=0.025s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]             steiner router: calls=11483, total_wall_time=0.164s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[10/19 11:35:24     43s]             skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106], skew [0.102 vs 0.733]
[10/19 11:35:24     43s]                 min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:24     43s]                 max path sink: I2/ctrl_reg_ps_reg[4][1]/C
[10/19 11:35:24     43s]           Skew group summary after 'eGRPC Moving buffers':
[10/19 11:35:24     43s]             skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106], skew [0.102 vs 0.733]
[10/19 11:35:24     43s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:24     43s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[10/19 11:35:24     43s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 1931666327221375193 9796709197495877906
[10/19 11:35:24     43s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[10/19 11:35:24     43s]             delay calculator: calls=13034, total_wall_time=0.655s, mean_wall_time=0.050ms
[10/19 11:35:24     43s]             legalizer: calls=1509, total_wall_time=0.025s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]             steiner router: calls=11483, total_wall_time=0.164s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]           Artificially removing long paths...
[10/19 11:35:24     43s]             Clock DAG hash before 'Artificially removing long paths': 1931666327221375193 9796709197495877906
[10/19 11:35:24     43s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[10/19 11:35:24     43s]               delay calculator: calls=13034, total_wall_time=0.655s, mean_wall_time=0.050ms
[10/19 11:35:24     43s]               legalizer: calls=1509, total_wall_time=0.025s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]               steiner router: calls=11483, total_wall_time=0.164s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:24     43s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]           Modifying slew-target multiplier from 1 to 0.9
[10/19 11:35:24     43s]           Downsizing prefiltering...
[10/19 11:35:24     43s]           Downsizing prefiltering done.
[10/19 11:35:24     43s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[10/19 11:35:24     43s]           DoDownSizing Summary : numSized = 0, numUnchanged = 13, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 5
[10/19 11:35:24     43s]           CCOpt-eGRPC Downsizing: considered: 13, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 13, unsuccessful: 0, sized: 0
[10/19 11:35:24     43s]           Reverting slew-target multiplier from 0.9 to 1
[10/19 11:35:24     43s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[10/19 11:35:24     43s]             cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:24     43s]             sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:24     43s]             misc counts      : r=1, pp=0
[10/19 11:35:24     43s]             cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:24     43s]             cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:24     43s]             sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:24     43s]             wire capacitance : top=0.000pF, trunk=0.173pF, leaf=0.575pF, total=0.747pF
[10/19 11:35:24     43s]             wire lengths     : top=0.000um, trunk=1180.750um, leaf=3198.650um, total=4379.400um
[10/19 11:35:24     43s]             hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
[10/19 11:35:24     43s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[10/19 11:35:24     43s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[10/19 11:35:24     43s]             Trunk : target=4.926ns count=2 avg=0.226ns sd=0.007ns min=0.221ns max=0.230ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:35:24     43s]             Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:24     43s]             Leaf  : target=4.885ns count=15 avg=0.517ns sd=0.039ns min=0.446ns max=0.569ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:35:24     43s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[10/19 11:35:24     43s]              Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:24     43s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 1931666327221375193 9796709197495877906
[10/19 11:35:24     43s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[10/19 11:35:24     43s]             delay calculator: calls=13448, total_wall_time=0.663s, mean_wall_time=0.049ms
[10/19 11:35:24     43s]             legalizer: calls=1535, total_wall_time=0.026s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]             steiner router: calls=11639, total_wall_time=0.165s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[10/19 11:35:24     43s]             skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106], skew [0.102 vs 0.733]
[10/19 11:35:24     43s]                 min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:24     43s]                 max path sink: I2/ctrl_reg_ps_reg[4][1]/C
[10/19 11:35:24     43s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[10/19 11:35:24     43s]             skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106], skew [0.102 vs 0.733]
[10/19 11:35:24     43s]           Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:24     43s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:24     43s]         eGRPC Fixing DRVs...
[10/19 11:35:24     43s]           Clock DAG hash before 'eGRPC Fixing DRVs': 1931666327221375193 9796709197495877906
[10/19 11:35:24     43s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[10/19 11:35:24     43s]             delay calculator: calls=13448, total_wall_time=0.663s, mean_wall_time=0.049ms
[10/19 11:35:24     43s]             legalizer: calls=1535, total_wall_time=0.026s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]             steiner router: calls=11639, total_wall_time=0.165s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/19 11:35:24     43s]           CCOpt-eGRPC: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[10/19 11:35:24     43s]           
[10/19 11:35:24     43s]           Statistics: Fix DRVs (cell sizing):
[10/19 11:35:24     43s]           ===================================
[10/19 11:35:24     43s]           
[10/19 11:35:24     43s]           Cell changes by Net Type:
[10/19 11:35:24     43s]           
[10/19 11:35:24     43s]           -------------------------------------------------------------------------------------------------
[10/19 11:35:24     43s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[10/19 11:35:24     43s]           -------------------------------------------------------------------------------------------------
[10/19 11:35:24     43s]           top                0            0           0            0                    0                0
[10/19 11:35:24     43s]           trunk              0            0           0            0                    0                0
[10/19 11:35:24     43s]           leaf               0            0           0            0                    0                0
[10/19 11:35:24     43s]           -------------------------------------------------------------------------------------------------
[10/19 11:35:24     43s]           Total              0            0           0            0                    0                0
[10/19 11:35:24     43s]           -------------------------------------------------------------------------------------------------
[10/19 11:35:24     43s]           
[10/19 11:35:24     43s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/19 11:35:24     43s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/19 11:35:24     43s]           
[10/19 11:35:24     43s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[10/19 11:35:24     43s]             cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:24     43s]             sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:24     43s]             misc counts      : r=1, pp=0
[10/19 11:35:24     43s]             cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:24     43s]             cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:24     43s]             sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:24     43s]             wire capacitance : top=0.000pF, trunk=0.173pF, leaf=0.575pF, total=0.747pF
[10/19 11:35:24     43s]             wire lengths     : top=0.000um, trunk=1180.750um, leaf=3198.650um, total=4379.400um
[10/19 11:35:24     43s]             hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
[10/19 11:35:24     43s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[10/19 11:35:24     43s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[10/19 11:35:24     43s]             Trunk : target=4.926ns count=2 avg=0.226ns sd=0.007ns min=0.221ns max=0.230ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:35:24     43s]             Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:24     43s]             Leaf  : target=4.885ns count=15 avg=0.517ns sd=0.039ns min=0.446ns max=0.569ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:35:24     43s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[10/19 11:35:24     43s]              Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:24     43s]           Clock DAG hash after 'eGRPC Fixing DRVs': 1931666327221375193 9796709197495877906
[10/19 11:35:24     43s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[10/19 11:35:24     43s]             delay calculator: calls=13448, total_wall_time=0.663s, mean_wall_time=0.049ms
[10/19 11:35:24     43s]             legalizer: calls=1535, total_wall_time=0.026s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]             steiner router: calls=11639, total_wall_time=0.165s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[10/19 11:35:24     43s]             skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106], skew [0.102 vs 0.733]
[10/19 11:35:24     43s]                 min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:24     43s]                 max path sink: I2/ctrl_reg_ps_reg[4][1]/C
[10/19 11:35:24     43s]           Skew group summary after 'eGRPC Fixing DRVs':
[10/19 11:35:24     43s]             skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106], skew [0.102 vs 0.733]
[10/19 11:35:24     43s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:24     43s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]         
[10/19 11:35:24     43s]         Slew Diagnostics: After DRV fixing
[10/19 11:35:24     43s]         ==================================
[10/19 11:35:24     43s]         
[10/19 11:35:24     43s]         Global Causes:
[10/19 11:35:24     43s]         
[10/19 11:35:24     43s]         -------------------------------------
[10/19 11:35:24     43s]         Cause
[10/19 11:35:24     43s]         -------------------------------------
[10/19 11:35:24     43s]         DRV fixing with buffering is disabled
[10/19 11:35:24     43s]         -------------------------------------
[10/19 11:35:24     43s]         
[10/19 11:35:24     43s]         Top 5 overslews:
[10/19 11:35:24     43s]         
[10/19 11:35:24     43s]         ---------------------------------
[10/19 11:35:24     43s]         Overslew    Causes    Driving Pin
[10/19 11:35:24     43s]         ---------------------------------
[10/19 11:35:24     43s]           (empty table)
[10/19 11:35:24     43s]         ---------------------------------
[10/19 11:35:24     43s]         
[10/19 11:35:24     43s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/19 11:35:24     43s]         
[10/19 11:35:24     43s]         -------------------
[10/19 11:35:24     43s]         Cause    Occurences
[10/19 11:35:24     43s]         -------------------
[10/19 11:35:24     43s]           (empty table)
[10/19 11:35:24     43s]         -------------------
[10/19 11:35:24     43s]         
[10/19 11:35:24     43s]         Violation diagnostics counts from the 0 nodes that have violations:
[10/19 11:35:24     43s]         
[10/19 11:35:24     43s]         -------------------
[10/19 11:35:24     43s]         Cause    Occurences
[10/19 11:35:24     43s]         -------------------
[10/19 11:35:24     43s]           (empty table)
[10/19 11:35:24     43s]         -------------------
[10/19 11:35:24     43s]         
[10/19 11:35:24     43s]         Reconnecting optimized routes...
[10/19 11:35:24     43s]         Reset timing graph...
[10/19 11:35:24     43s] Ignoring AAE DB Resetting ...
[10/19 11:35:24     43s]         Reset timing graph done.
[10/19 11:35:24     43s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]         Violation analysis...
[10/19 11:35:24     43s] End AAE Lib Interpolated Model. (MEM=1702.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:24     43s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]         Clock instances to consider for cloning: 0
[10/19 11:35:24     43s]         Reset timing graph...
[10/19 11:35:24     43s] Ignoring AAE DB Resetting ...
[10/19 11:35:24     43s]         Reset timing graph done.
[10/19 11:35:24     43s]         Set dirty flag on 0 instances, 0 nets
[10/19 11:35:24     43s]         Clock DAG stats before routing clock trees:
[10/19 11:35:24     43s]           cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:24     43s]           sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:24     43s]           misc counts      : r=1, pp=0
[10/19 11:35:24     43s]           cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:24     43s]           cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:24     43s]           sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:24     43s]           wire capacitance : top=0.000pF, trunk=0.173pF, leaf=0.575pF, total=0.747pF
[10/19 11:35:24     43s]           wire lengths     : top=0.000um, trunk=1180.750um, leaf=3198.650um, total=4379.400um
[10/19 11:35:24     43s]           hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2110.450um, total=2784.850um
[10/19 11:35:24     43s]         Clock DAG net violations before routing clock trees: none
[10/19 11:35:24     43s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[10/19 11:35:24     43s]           Trunk : target=4.926ns count=2 avg=0.226ns sd=0.007ns min=0.221ns max=0.230ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:35:24     43s]           Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:24     43s]           Leaf  : target=4.885ns count=15 avg=0.517ns sd=0.039ns min=0.446ns max=0.569ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:35:24     43s]         Clock DAG library cell distribution before routing clock trees {count}:
[10/19 11:35:24     43s]            Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:24     43s]         Clock DAG hash before routing clock trees: 1931666327221375193 9796709197495877906
[10/19 11:35:24     43s]         CTS services accumulated run-time stats before routing clock trees:
[10/19 11:35:24     43s]           delay calculator: calls=13463, total_wall_time=0.663s, mean_wall_time=0.049ms
[10/19 11:35:24     43s]           legalizer: calls=1535, total_wall_time=0.026s, mean_wall_time=0.017ms
[10/19 11:35:24     43s]           steiner router: calls=11639, total_wall_time=0.165s, mean_wall_time=0.014ms
[10/19 11:35:24     43s]         Primary reporting skew groups before routing clock trees:
[10/19 11:35:24     43s]           skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106, avg=1.063, sd=0.032], skew [0.102 vs 0.733], 100% {1.004, 1.106} (wid=0.020 ws=0.012) (gid=1.088 gs=0.094)
[10/19 11:35:24     43s]               min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:24     43s]               max path sink: I2/ctrl_reg_ps_reg[4][1]/C
[10/19 11:35:24     43s]         Skew group summary before routing clock trees:
[10/19 11:35:24     43s]           skew_group CLK_ext/cm: insertion delay [min=1.004, max=1.106, avg=1.063, sd=0.032], skew [0.102 vs 0.733], 100% {1.004, 1.106} (wid=0.020 ws=0.012) (gid=1.088 gs=0.094)
[10/19 11:35:24     43s]       eGRPC done.
[10/19 11:35:24     43s]     Calling post conditioning for eGRPC done.
[10/19 11:35:24     43s]   eGR Post Conditioning loop iteration 0 done.
[10/19 11:35:24     43s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[10/19 11:35:24     43s]   Leaving CCOpt scope - Cleaning up placement interface...
[10/19 11:35:24     43s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1702.4M, EPOCH TIME: 1697708124.318474
[10/19 11:35:24     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1664.4M, EPOCH TIME: 1697708124.320902
[10/19 11:35:24     43s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]   Leaving CCOpt scope - ClockRefiner...
[10/19 11:35:24     43s]   Assigned high priority to 0 instances.
[10/19 11:35:24     43s]   Soft fixed 17 clock instances.
[10/19 11:35:24     43s]   Performing Single Pass Refine Place.
[10/19 11:35:24     43s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[10/19 11:35:24     43s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1664.4M, EPOCH TIME: 1697708124.325249
[10/19 11:35:24     43s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1664.4M, EPOCH TIME: 1697708124.325339
[10/19 11:35:24     43s] Processing tracks to init pin-track alignment.
[10/19 11:35:24     43s] z: 2, totalTracks: 1
[10/19 11:35:24     43s] z: 4, totalTracks: 1
[10/19 11:35:24     43s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:24     43s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1664.4M, EPOCH TIME: 1697708124.327646
[10/19 11:35:24     43s] Info: 17 insts are soft-fixed.
[10/19 11:35:24     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] 
[10/19 11:35:24     43s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:24     43s] OPERPROF:       Starting CMU at level 4, MEM:1664.4M, EPOCH TIME: 1697708124.332318
[10/19 11:35:24     43s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1664.4M, EPOCH TIME: 1697708124.332684
[10/19 11:35:24     43s] 
[10/19 11:35:24     43s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:24     43s] Info: 17 insts are soft-fixed.
[10/19 11:35:24     43s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1664.4M, EPOCH TIME: 1697708124.332815
[10/19 11:35:24     43s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1664.4M, EPOCH TIME: 1697708124.332854
[10/19 11:35:24     43s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1664.4M, EPOCH TIME: 1697708124.332893
[10/19 11:35:24     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1664.4MB).
[10/19 11:35:24     43s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.008, MEM:1664.4M, EPOCH TIME: 1697708124.333019
[10/19 11:35:24     43s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.008, MEM:1664.4M, EPOCH TIME: 1697708124.333052
[10/19 11:35:24     43s] TDRefine: refinePlace mode is spiral
[10/19 11:35:24     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.7
[10/19 11:35:24     43s] OPERPROF: Starting RefinePlace at level 1, MEM:1664.4M, EPOCH TIME: 1697708124.333102
[10/19 11:35:24     43s] *** Starting refinePlace (0:00:43.9 mem=1664.4M) ***
[10/19 11:35:24     43s] Total net bbox length = 4.944e+04 (3.546e+04 1.399e+04) (ext = 6.802e+03)
[10/19 11:35:24     43s] 
[10/19 11:35:24     43s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:24     43s] Info: 17 insts are soft-fixed.
[10/19 11:35:24     43s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:24     43s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:24     43s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:24     43s] (I)      Default pattern map key = top_default.
[10/19 11:35:24     43s] (I)      Default pattern map key = top_default.
[10/19 11:35:24     43s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1664.4M, EPOCH TIME: 1697708124.335060
[10/19 11:35:24     43s] Starting refinePlace ...
[10/19 11:35:24     43s] (I)      Default pattern map key = top_default.
[10/19 11:35:24     43s] One DDP V2 for no tweak run.
[10/19 11:35:24     43s] (I)      Default pattern map key = top_default.
[10/19 11:35:24     43s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1664.4M, EPOCH TIME: 1697708124.336287
[10/19 11:35:24     43s] DDP initSite1 nrRow 8 nrJob 8
[10/19 11:35:24     43s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1664.4M, EPOCH TIME: 1697708124.336343
[10/19 11:35:24     43s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1664.4M, EPOCH TIME: 1697708124.336384
[10/19 11:35:24     43s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1664.4M, EPOCH TIME: 1697708124.336419
[10/19 11:35:24     43s] DDP markSite nrRow 8 nrJob 8
[10/19 11:35:24     43s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1664.4M, EPOCH TIME: 1697708124.336469
[10/19 11:35:24     43s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1664.4M, EPOCH TIME: 1697708124.336502
[10/19 11:35:24     43s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1664.4M, EPOCH TIME: 1697708124.336672
[10/19 11:35:24     43s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1664.4M, EPOCH TIME: 1697708124.336709
[10/19 11:35:24     43s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1664.4M, EPOCH TIME: 1697708124.336823
[10/19 11:35:24     43s] ** Cut row section cpu time 0:00:00.0.
[10/19 11:35:24     43s]  ** Cut row section real time 0:00:00.0.
[10/19 11:35:24     43s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1664.4M, EPOCH TIME: 1697708124.336866
[10/19 11:35:24     43s]   Spread Effort: high, standalone mode, useDDP on.
[10/19 11:35:24     43s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1664.4MB) @(0:00:43.9 - 0:00:44.0).
[10/19 11:35:24     43s] Move report: preRPlace moves 58 insts, mean move: 6.09 um, max move: 20.20 um 
[10/19 11:35:24     43s] 	Max move on inst (I2/FE_OFC42_o_register_16): (247.80, 83.20) --> (238.00, 72.80)
[10/19 11:35:24     43s] 	Length: 6 sites, height: 1 rows, site name: core_l_5v, cell type: BUL5VX6
[10/19 11:35:24     43s] wireLenOptFixPriorityInst 147 inst fixed
[10/19 11:35:24     43s] 
[10/19 11:35:24     43s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/19 11:35:24     43s] Move report: legalization moves 17 insts, mean move: 12.93 um, max move: 43.40 um spiral
[10/19 11:35:24     43s] 	Max move on inst (mux_inst/g2724__2346): (868.00, 52.00) --> (911.40, 52.00)
[10/19 11:35:24     43s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:24     43s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:24     43s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1667.4MB) @(0:00:44.0 - 0:00:44.0).
[10/19 11:35:24     43s] Move report: Detail placement moves 61 insts, mean move: 8.85 um, max move: 43.40 um 
[10/19 11:35:24     43s] 	Max move on inst (mux_inst/g2724__2346): (868.00, 52.00) --> (911.40, 52.00)
[10/19 11:35:24     43s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.4MB
[10/19 11:35:24     43s] Statistics of distance of Instance movement in refine placement:
[10/19 11:35:24     43s]   maximum (X+Y) =        43.40 um
[10/19 11:35:24     43s]   inst (mux_inst/g2724__2346) with max move: (868, 52) -> (911.4, 52)
[10/19 11:35:24     43s]   mean    (X+Y) =         8.85 um
[10/19 11:35:24     43s] Summary Report:
[10/19 11:35:24     43s] Instances move: 61 (out of 405 movable)
[10/19 11:35:24     43s] Instances flipped: 0
[10/19 11:35:24     43s] Mean displacement: 8.85 um
[10/19 11:35:24     43s] Max displacement: 43.40 um (Instance: mux_inst/g2724__2346) (868, 52) -> (911.4, 52)
[10/19 11:35:24     43s] 	Length: 4 sites, height: 1 rows, site name: core_l_5v, cell type: OR2L5VX1
[10/19 11:35:24     43s] Total instances moved : 61
[10/19 11:35:24     43s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.023, MEM:1667.4M, EPOCH TIME: 1697708124.358210
[10/19 11:35:24     43s] Total net bbox length = 4.976e+04 (3.579e+04 1.397e+04) (ext = 6.866e+03)
[10/19 11:35:24     43s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.4MB
[10/19 11:35:24     43s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1667.4MB) @(0:00:43.9 - 0:00:44.0).
[10/19 11:35:24     43s] *** Finished refinePlace (0:00:44.0 mem=1667.4M) ***
[10/19 11:35:24     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.7
[10/19 11:35:24     43s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.025, MEM:1667.4M, EPOCH TIME: 1697708124.358572
[10/19 11:35:24     43s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1667.4M, EPOCH TIME: 1697708124.358620
[10/19 11:35:24     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[10/19 11:35:24     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:24     43s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:1664.4M, EPOCH TIME: 1697708124.361253
[10/19 11:35:24     43s]   ClockRefiner summary
[10/19 11:35:24     43s]   All clock instances: Moved 20, flipped 4 and cell swapped 0 (out of a total of 164).
[10/19 11:35:24     43s]   The largest move was 14.6 um for I2/ctrl_reg_ps_reg[4][7].
[10/19 11:35:24     43s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 17).
[10/19 11:35:24     43s]   Clock sinks: Moved 20, flipped 4 and cell swapped 0 (out of a total of 147).
[10/19 11:35:24     43s]   The largest move was 14.6 um for I2/ctrl_reg_ps_reg[4][7].
[10/19 11:35:24     43s]   Restoring pStatusCts on 17 clock instances.
[10/19 11:35:24     43s]   Revert refine place priority changes on 0 instances.
[10/19 11:35:24     43s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:24     43s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/19 11:35:24     43s]   CCOpt::Phase::Routing...
[10/19 11:35:24     43s]   Clock implementation routing...
[10/19 11:35:24     43s]     Leaving CCOpt scope - Routing Tools...
[10/19 11:35:24     43s] Net route status summary:
[10/19 11:35:24     43s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:24     43s]   Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:24     43s]     Routing using eGR in eGR->NR Step...
[10/19 11:35:24     43s]       Early Global Route - eGR->Nr High Frequency step...
[10/19 11:35:24     43s] (ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
[10/19 11:35:24     43s] (ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
[10/19 11:35:24     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/19 11:35:24     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/19 11:35:24     43s] (ccopt eGR): Start to route 18 all nets
[10/19 11:35:24     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/19 11:35:24     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/19 11:35:24     43s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1664.42 MB )
[10/19 11:35:24     43s] (I)      ====================== Layers =======================
[10/19 11:35:24     43s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:24     43s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:24     43s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:24     43s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:24     43s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:24     43s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:24     43s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:24     43s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:24     43s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:24     43s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:24     43s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:24     43s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:24     43s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:24     43s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:24     43s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:24     43s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:24     43s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:24     43s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:24     43s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:24     43s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:24     43s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:24     43s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:24     43s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:24     44s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:24     44s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:24     44s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:24     44s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:24     44s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:24     44s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:24     44s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:24     44s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:24     44s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:24     44s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:24     44s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:24     44s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:24     44s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:24     44s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:24     44s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:24     44s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:24     44s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:24     44s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:24     44s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:24     44s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:24     44s] (I)      Started Import and model ( Curr Mem: 1664.42 MB )
[10/19 11:35:24     44s] (I)      Default pattern map key = top_default.
[10/19 11:35:24     44s] (I)      == Non-default Options ==
[10/19 11:35:24     44s] (I)      Clean congestion better                            : true
[10/19 11:35:24     44s] (I)      Estimate vias on DPT layer                         : true
[10/19 11:35:24     44s] (I)      Clean congestion layer assignment rounds           : 3
[10/19 11:35:24     44s] (I)      Layer constraints as soft constraints              : true
[10/19 11:35:24     44s] (I)      Soft top layer                                     : true
[10/19 11:35:24     44s] (I)      Skip prospective layer relax nets                  : true
[10/19 11:35:24     44s] (I)      Better NDR handling                                : true
[10/19 11:35:24     44s] (I)      Improved NDR modeling in LA                        : true
[10/19 11:35:24     44s] (I)      Routing cost fix for NDR handling                  : true
[10/19 11:35:24     44s] (I)      Block tracks for preroutes                         : true
[10/19 11:35:24     44s] (I)      Assign IRoute by net group key                     : true
[10/19 11:35:24     44s] (I)      Block unroutable channels                          : true
[10/19 11:35:24     44s] (I)      Block unroutable channels 3D                       : true
[10/19 11:35:24     44s] (I)      Bound layer relaxed segment wl                     : true
[10/19 11:35:24     44s] (I)      Blocked pin reach length threshold                 : 2
[10/19 11:35:24     44s] (I)      Check blockage within NDR space in TA              : true
[10/19 11:35:24     44s] (I)      Skip must join for term with via pillar            : true
[10/19 11:35:24     44s] (I)      Model find APA for IO pin                          : true
[10/19 11:35:24     44s] (I)      On pin location for off pin term                   : true
[10/19 11:35:24     44s] (I)      Handle EOL spacing                                 : true
[10/19 11:35:24     44s] (I)      Merge PG vias by gap                               : true
[10/19 11:35:24     44s] (I)      Maximum routing layer                              : 3
[10/19 11:35:24     44s] (I)      Minimum routing layer                              : 1
[10/19 11:35:24     44s] (I)      Route selected nets only                           : true
[10/19 11:35:24     44s] (I)      Refine MST                                         : true
[10/19 11:35:24     44s] (I)      Honor PRL                                          : true
[10/19 11:35:24     44s] (I)      Strong congestion aware                            : true
[10/19 11:35:24     44s] (I)      Improved initial location for IRoutes              : true
[10/19 11:35:24     44s] (I)      Multi panel TA                                     : true
[10/19 11:35:24     44s] (I)      Penalize wire overlap                              : true
[10/19 11:35:24     44s] (I)      Expand small instance blockage                     : true
[10/19 11:35:24     44s] (I)      Reduce via in TA                                   : true
[10/19 11:35:24     44s] (I)      SS-aware routing                                   : true
[10/19 11:35:24     44s] (I)      Improve tree edge sharing                          : true
[10/19 11:35:24     44s] (I)      Improve 2D via estimation                          : true
[10/19 11:35:24     44s] (I)      Refine Steiner tree                                : true
[10/19 11:35:24     44s] (I)      Build spine tree                                   : true
[10/19 11:35:24     44s] (I)      Model pass through capacity                        : true
[10/19 11:35:24     44s] (I)      Extend blockages by a half GCell                   : true
[10/19 11:35:24     44s] (I)      Consider pin shapes                                : true
[10/19 11:35:24     44s] (I)      Consider pin shapes for all nodes                  : true
[10/19 11:35:24     44s] (I)      Consider NR APA                                    : true
[10/19 11:35:24     44s] (I)      Consider IO pin shape                              : true
[10/19 11:35:24     44s] (I)      Fix pin connection bug                             : true
[10/19 11:35:24     44s] (I)      Consider layer RC for local wires                  : true
[10/19 11:35:24     44s] (I)      Route to clock mesh pin                            : true
[10/19 11:35:24     44s] (I)      LA-aware pin escape length                         : 2
[10/19 11:35:24     44s] (I)      Connect multiple ports                             : true
[10/19 11:35:24     44s] (I)      Split for must join                                : true
[10/19 11:35:24     44s] (I)      Number of threads                                  : 1
[10/19 11:35:24     44s] (I)      Routing effort level                               : 10000
[10/19 11:35:24     44s] (I)      Prefer layer length threshold                      : 8
[10/19 11:35:24     44s] (I)      Overflow penalty cost                              : 10
[10/19 11:35:24     44s] (I)      A-star cost                                        : 0.300000
[10/19 11:35:24     44s] (I)      Misalignment cost                                  : 10.000000
[10/19 11:35:24     44s] (I)      Threshold for short IRoute                         : 6
[10/19 11:35:24     44s] (I)      Via cost during post routing                       : 1.000000
[10/19 11:35:24     44s] (I)      Layer congestion ratios                            : { { 1.0 } }
[10/19 11:35:24     44s] (I)      Source-to-sink ratio                               : 0.300000
[10/19 11:35:24     44s] (I)      Scenic ratio bound                                 : 3.000000
[10/19 11:35:24     44s] (I)      Segment layer relax scenic ratio                   : 1.250000
[10/19 11:35:24     44s] (I)      Source-sink aware LA ratio                         : 0.500000
[10/19 11:35:24     44s] (I)      PG-aware similar topology routing                  : true
[10/19 11:35:24     44s] (I)      Maze routing via cost fix                          : true
[10/19 11:35:24     44s] (I)      Apply PRL on PG terms                              : true
[10/19 11:35:24     44s] (I)      Apply PRL on obs objects                           : true
[10/19 11:35:24     44s] (I)      Handle range-type spacing rules                    : true
[10/19 11:35:24     44s] (I)      PG gap threshold multiplier                        : 10.000000
[10/19 11:35:24     44s] (I)      Parallel spacing query fix                         : true
[10/19 11:35:24     44s] (I)      Force source to root IR                            : true
[10/19 11:35:24     44s] (I)      Layer Weights                                      : L2:4 L3:2.5
[10/19 11:35:24     44s] (I)      Do not relax to DPT layer                          : true
[10/19 11:35:24     44s] (I)      No DPT in post routing                             : true
[10/19 11:35:24     44s] (I)      Modeling PG via merging fix                        : true
[10/19 11:35:24     44s] (I)      Shield aware TA                                    : true
[10/19 11:35:24     44s] (I)      Strong shield aware TA                             : true
[10/19 11:35:24     44s] (I)      Overflow calculation fix in LA                     : true
[10/19 11:35:24     44s] (I)      Post routing fix                                   : true
[10/19 11:35:24     44s] (I)      Strong post routing                                : true
[10/19 11:35:24     44s] (I)      Access via pillar from top                         : true
[10/19 11:35:24     44s] (I)      NDR via pillar fix                                 : true
[10/19 11:35:24     44s] (I)      Violation on path threshold                        : 1
[10/19 11:35:24     44s] (I)      Pass through capacity modeling                     : true
[10/19 11:35:24     44s] (I)      Select the non-relaxed segments in post routing stage : true
[10/19 11:35:24     44s] (I)      Select term pin box for io pin                     : true
[10/19 11:35:24     44s] (I)      Penalize NDR sharing                               : true
[10/19 11:35:24     44s] (I)      Enable special modeling                            : false
[10/19 11:35:24     44s] (I)      Keep fixed segments                                : true
[10/19 11:35:24     44s] (I)      Reorder net groups by key                          : true
[10/19 11:35:24     44s] (I)      Increase net scenic ratio                          : true
[10/19 11:35:24     44s] (I)      Method to set GCell size                           : row
[10/19 11:35:24     44s] (I)      Connect multiple ports and must join fix           : true
[10/19 11:35:24     44s] (I)      Avoid high resistance layers                       : true
[10/19 11:35:24     44s] (I)      Model find APA for IO pin fix                      : true
[10/19 11:35:24     44s] (I)      Avoid connecting non-metal layers                  : true
[10/19 11:35:24     44s] (I)      Use track pitch for NDR                            : true
[10/19 11:35:24     44s] (I)      Enable layer relax to lower layer                  : true
[10/19 11:35:24     44s] (I)      Enable layer relax to upper layer                  : true
[10/19 11:35:24     44s] (I)      Top layer relaxation fix                           : true
[10/19 11:35:24     44s] (I)      Handle non-default track width                     : false
[10/19 11:35:24     44s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:24     44s] (I)      Use row-based GCell size
[10/19 11:35:24     44s] (I)      Use row-based GCell align
[10/19 11:35:24     44s] (I)      layer 0 area = 0
[10/19 11:35:24     44s] (I)      layer 1 area = 0
[10/19 11:35:24     44s] (I)      layer 2 area = 0
[10/19 11:35:24     44s] (I)      GCell unit size   : 10400
[10/19 11:35:24     44s] (I)      GCell multiplier  : 1
[10/19 11:35:24     44s] (I)      GCell row height  : 10400
[10/19 11:35:24     44s] (I)      Actual row height : 10400
[10/19 11:35:24     44s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:24     44s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:24     44s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:24     44s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:24     44s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:24     44s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:24     44s] (I)      ================ Default via ================
[10/19 11:35:24     44s] (I)      +---+------------------+--------------------+
[10/19 11:35:24     44s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:24     44s] (I)      +---+------------------+--------------------+
[10/19 11:35:24     44s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:24     44s] (I)      | 2 |    2  VIA2_C_via |   10  VIA2_CV1_via |
[10/19 11:35:24     44s] (I)      | 3 |    3  VIA3_C_via |   13  VIA3_CH2_via |
[10/19 11:35:24     44s] (I)      +---+------------------+--------------------+
[10/19 11:35:24     44s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:24     44s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:24     44s] [NR-eGR] Read 0 other shapes
[10/19 11:35:24     44s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:24     44s] [NR-eGR] #Instance Blockages : 18635
[10/19 11:35:24     44s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:24     44s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:24     44s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:24     44s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:24     44s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:24     44s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:24     44s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/19 11:35:24     44s] [NR-eGR] Read 419 nets ( ignored 401 )
[10/19 11:35:24     44s] [NR-eGR] Connected 0 must-join pins/ports
[10/19 11:35:24     44s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:24     44s] (I)      Read Num Blocks=19002  Num Prerouted Wires=0  Num CS=0
[10/19 11:35:24     44s] (I)      Layer 0 (H) : #blockages 18770 : #preroutes 0
[10/19 11:35:24     44s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 0
[10/19 11:35:24     44s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 0
[10/19 11:35:24     44s] (I)      Moved 1 terms for better access 
[10/19 11:35:24     44s] (I)      Number of ignored nets                =      0
[10/19 11:35:24     44s] (I)      Number of connected nets              =      0
[10/19 11:35:24     44s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/19 11:35:24     44s] (I)      Number of clock nets                  =     18.  Ignored: No
[10/19 11:35:24     44s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:24     44s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:24     44s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:24     44s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:24     44s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:24     44s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:24     44s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:24     44s] [NR-eGR] There are 18 clock nets ( 18 with NDR ).
[10/19 11:35:24     44s] (I)      Ndr track 0 does not exist
[10/19 11:35:24     44s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:24     44s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:24     44s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:24     44s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:24     44s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:24     44s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:24     44s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:24     44s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:24     44s] (I)      Grid                :   103    10     3
[10/19 11:35:24     44s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:24     44s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:24     44s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:24     44s] (I)      Default wire width  :   500   600   600
[10/19 11:35:24     44s] (I)      Default wire space  :   450   500   500
[10/19 11:35:24     44s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:24     44s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:24     44s] (I)      First track coord   :   650   700   650
[10/19 11:35:24     44s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:24     44s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:24     44s] (I)      Num of masks        :     1     1     1
[10/19 11:35:24     44s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:24     44s] (I)      --------------------------------------------------------
[10/19 11:35:24     44s] 
[10/19 11:35:24     44s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:24     44s] [NR-eGR] Rule id: 0  Nets: 18
[10/19 11:35:24     44s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[10/19 11:35:24     44s] (I)                    Layer     1     2     3 
[10/19 11:35:24     44s] (I)                    Pitch  2600  2800  2600 
[10/19 11:35:24     44s] (I)             #Used tracks     2     2     2 
[10/19 11:35:24     44s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:24     44s] [NR-eGR] ========================================
[10/19 11:35:24     44s] [NR-eGR] 
[10/19 11:35:24     44s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:24     44s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:24     44s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:24     44s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:24     44s] (I)      |     1 |    8240 |     6380 |        77.43% |
[10/19 11:35:24     44s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:24     44s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:24     44s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:24     44s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1664.42 MB )
[10/19 11:35:24     44s] (I)      Reset routing kernel
[10/19 11:35:24     44s] (I)      Started Global Routing ( Curr Mem: 1664.42 MB )
[10/19 11:35:24     44s] (I)      totalPins=182  totalGlobalPin=181 (99.45%)
[10/19 11:35:24     44s] (I)      total 2D Cap : 14334 = (7224 H, 7110 V)
[10/19 11:35:24     44s] [NR-eGR] Layer group 1: route 18 net(s) in layer range [2, 3]
[10/19 11:35:24     44s] (I)      
[10/19 11:35:24     44s] (I)      ============  Phase 1a Route ============
[10/19 11:35:24     44s] (I)      Usage: 413 = (252 H, 161 V) = (3.49% H, 2.26% V) = (2.621e+03um H, 1.674e+03um V)
[10/19 11:35:24     44s] (I)      
[10/19 11:35:24     44s] (I)      ============  Phase 1b Route ============
[10/19 11:35:24     44s] (I)      Usage: 413 = (252 H, 161 V) = (3.49% H, 2.26% V) = (2.621e+03um H, 1.674e+03um V)
[10/19 11:35:24     44s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.295200e+03um
[10/19 11:35:24     44s] (I)      
[10/19 11:35:24     44s] (I)      ============  Phase 1c Route ============
[10/19 11:35:24     44s] (I)      Usage: 413 = (252 H, 161 V) = (3.49% H, 2.26% V) = (2.621e+03um H, 1.674e+03um V)
[10/19 11:35:24     44s] (I)      
[10/19 11:35:24     44s] (I)      ============  Phase 1d Route ============
[10/19 11:35:24     44s] (I)      Usage: 413 = (252 H, 161 V) = (3.49% H, 2.26% V) = (2.621e+03um H, 1.674e+03um V)
[10/19 11:35:24     44s] (I)      
[10/19 11:35:24     44s] (I)      ============  Phase 1e Route ============
[10/19 11:35:24     44s] (I)      Usage: 413 = (252 H, 161 V) = (3.49% H, 2.26% V) = (2.621e+03um H, 1.674e+03um V)
[10/19 11:35:24     44s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.295200e+03um
[10/19 11:35:24     44s] (I)      
[10/19 11:35:24     44s] (I)      ============  Phase 1f Route ============
[10/19 11:35:24     44s] (I)      Usage: 413 = (252 H, 161 V) = (3.49% H, 2.26% V) = (2.621e+03um H, 1.674e+03um V)
[10/19 11:35:24     44s] (I)      
[10/19 11:35:24     44s] (I)      ============  Phase 1g Route ============
[10/19 11:35:24     44s] (I)      Usage: 412 = (250 H, 162 V) = (3.46% H, 2.28% V) = (2.600e+03um H, 1.685e+03um V)
[10/19 11:35:24     44s] (I)      
[10/19 11:35:24     44s] (I)      ============  Phase 1h Route ============
[10/19 11:35:24     44s] (I)      Usage: 412 = (250 H, 162 V) = (3.46% H, 2.28% V) = (2.600e+03um H, 1.685e+03um V)
[10/19 11:35:24     44s] (I)      
[10/19 11:35:24     44s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:24     44s] [NR-eGR]                        OverCon            
[10/19 11:35:24     44s] [NR-eGR]                         #Gcell     %Gcell
[10/19 11:35:24     44s] [NR-eGR]        Layer               (1)    OverCon
[10/19 11:35:24     44s] [NR-eGR] ----------------------------------------------
[10/19 11:35:24     44s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:24     44s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:24     44s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:24     44s] [NR-eGR] ----------------------------------------------
[10/19 11:35:24     44s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[10/19 11:35:24     44s] [NR-eGR] 
[10/19 11:35:24     44s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1664.42 MB )
[10/19 11:35:24     44s] (I)      total 2D Cap : 16268 = (9146 H, 7122 V)
[10/19 11:35:24     44s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/19 11:35:24     44s] (I)      ============= Track Assignment ============
[10/19 11:35:24     44s] (I)      Started Track Assignment (1T) ( Curr Mem: 1664.42 MB )
[10/19 11:35:24     44s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[10/19 11:35:24     44s] (I)      Run Multi-thread track assignment
[10/19 11:35:24     44s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1664.42 MB )
[10/19 11:35:24     44s] (I)      Started Export ( Curr Mem: 1664.42 MB )
[10/19 11:35:24     44s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:24     44s] [NR-eGR] --------------------------------
[10/19 11:35:24     44s] [NR-eGR]  MET1  (1H)          3562  1702 
[10/19 11:35:24     44s] [NR-eGR]  MET2  (2V)         20175  1686 
[10/19 11:35:24     44s] [NR-eGR]  MET3  (3H)         34762     0 
[10/19 11:35:24     44s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:24     44s] [NR-eGR] --------------------------------
[10/19 11:35:24     44s] [NR-eGR]        Total        58498  3388 
[10/19 11:35:24     44s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:24     44s] [NR-eGR] Total half perimeter of net bounding box: 49764um
[10/19 11:35:24     44s] [NR-eGR] Total length: 58498um, number of vias: 3388
[10/19 11:35:24     44s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:24     44s] [NR-eGR] Total eGR-routed clock nets wire length: 4400um, number of vias: 346
[10/19 11:35:24     44s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:24     44s] [NR-eGR] Report for selected net(s) only.
[10/19 11:35:24     44s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:24     44s] [NR-eGR] --------------------------------
[10/19 11:35:24     44s] [NR-eGR]  MET1  (1H)           154   181 
[10/19 11:35:24     44s] [NR-eGR]  MET2  (2V)          1697   165 
[10/19 11:35:24     44s] [NR-eGR]  MET3  (3H)          2550     0 
[10/19 11:35:24     44s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:24     44s] [NR-eGR] --------------------------------
[10/19 11:35:24     44s] [NR-eGR]        Total         4400   346 
[10/19 11:35:24     44s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:24     44s] [NR-eGR] Total half perimeter of net bounding box: 3260um
[10/19 11:35:24     44s] [NR-eGR] Total length: 4400um, number of vias: 346
[10/19 11:35:24     44s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:24     44s] [NR-eGR] Total routed clock nets wire length: 4400um, number of vias: 346
[10/19 11:35:24     44s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:24     44s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.42 MB )
[10/19 11:35:24     44s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1664.42 MB )
[10/19 11:35:24     44s] (I)      ==================================== Runtime Summary ====================================
[10/19 11:35:24     44s] (I)       Step                                        %      Start     Finish      Real       CPU 
[10/19 11:35:24     44s] (I)      -----------------------------------------------------------------------------------------
[10/19 11:35:24     44s] (I)       Early Global Route kernel             100.00%  22.73 sec  22.77 sec  0.04 sec  0.04 sec 
[10/19 11:35:24     44s] (I)       +-Import and model                     29.04%  22.74 sec  22.75 sec  0.01 sec  0.01 sec 
[10/19 11:35:24     44s] (I)       | +-Create place DB                     3.02%  22.74 sec  22.74 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | +-Import place data                 2.80%  22.74 sec  22.74 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | +-Read instances and placement    0.84%  22.74 sec  22.74 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | +-Read nets                       1.51%  22.74 sec  22.74 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | +-Create route DB                    23.01%  22.74 sec  22.75 sec  0.01 sec  0.01 sec 
[10/19 11:35:24     44s] (I)       | | +-Import route data (1T)           21.10%  22.74 sec  22.75 sec  0.01 sec  0.01 sec 
[10/19 11:35:24     44s] (I)       | | | +-Read blockages ( Layer 1-3 )   12.98%  22.74 sec  22.75 sec  0.01 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | | +-Read routing blockages        0.00%  22.74 sec  22.74 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | | +-Read instance blockages      11.15%  22.74 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | | +-Read PG blockages             0.15%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | | +-Read clock blockages          0.03%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | | +-Read other blockages          0.02%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | | +-Read halo blockages           0.02%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | | +-Read boundary cut boxes       0.00%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | +-Read blackboxes                 0.02%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | +-Read prerouted                  0.37%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | +-Read unlegalized nets           0.06%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | +-Read nets                       0.08%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | +-Set up via pillars              0.01%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | +-Initialize 3D grid graph        0.05%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | +-Model blockage capacity         4.08%  22.75 sec  22.75 sec  0.00 sec  0.01 sec 
[10/19 11:35:24     44s] (I)       | | | | +-Initialize 3D capacity        3.77%  22.75 sec  22.75 sec  0.00 sec  0.01 sec 
[10/19 11:35:24     44s] (I)       | | | +-Move terms for access (1T)      0.13%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | +-Read aux data                       0.00%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | +-Others data preparation             0.06%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | +-Create route kernel                 1.74%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       +-Global Routing                       28.23%  22.75 sec  22.76 sec  0.01 sec  0.01 sec 
[10/19 11:35:24     44s] (I)       | +-Initialization                      0.11%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | +-Net group 1                        27.18%  22.75 sec  22.76 sec  0.01 sec  0.01 sec 
[10/19 11:35:24     44s] (I)       | | +-Generate topology                 1.14%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | +-Phase 1a                          1.33%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | +-Pattern routing (1T)            1.00%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | +-Phase 1b                          0.17%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | +-Phase 1c                          0.03%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | +-Phase 1d                          0.03%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | +-Phase 1e                          0.28%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | +-Route legalization              0.00%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | +-Phase 1f                          0.03%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | +-Phase 1g                          0.88%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | +-Post Routing                    0.63%  22.75 sec  22.75 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | +-Phase 1h                          0.85%  22.75 sec  22.76 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | | +-Post Routing                    0.61%  22.75 sec  22.76 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | +-Layer assignment (1T)            19.71%  22.76 sec  22.76 sec  0.01 sec  0.01 sec 
[10/19 11:35:24     44s] (I)       +-Export 3D cong map                    0.52%  22.76 sec  22.76 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | +-Export 2D cong map                  0.10%  22.76 sec  22.76 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       +-Extract Global 3D Wires               0.04%  22.76 sec  22.76 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       +-Track Assignment (1T)                10.71%  22.76 sec  22.77 sec  0.00 sec  0.01 sec 
[10/19 11:35:24     44s] (I)       | +-Initialization                      0.03%  22.76 sec  22.76 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | +-Track Assignment Kernel             9.95%  22.76 sec  22.77 sec  0.00 sec  0.01 sec 
[10/19 11:35:24     44s] (I)       | +-Free Memory                         0.00%  22.77 sec  22.77 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       +-Export                                7.77%  22.77 sec  22.77 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | +-Export DB wires                     0.89%  22.77 sec  22.77 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | +-Export all nets                   0.36%  22.77 sec  22.77 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | | +-Set wire vias                     0.07%  22.77 sec  22.77 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | +-Report wirelength                   3.85%  22.77 sec  22.77 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | +-Update net boxes                    2.10%  22.77 sec  22.77 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       | +-Update timing                       0.01%  22.77 sec  22.77 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)       +-Postprocess design                    1.36%  22.77 sec  22.77 sec  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)      ==================== Summary by functions =====================
[10/19 11:35:24     44s] (I)       Lv  Step                                %      Real       CPU 
[10/19 11:35:24     44s] (I)      ---------------------------------------------------------------
[10/19 11:35:24     44s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.04 sec 
[10/19 11:35:24     44s] (I)        1  Import and model               29.04%  0.01 sec  0.01 sec 
[10/19 11:35:24     44s] (I)        1  Global Routing                 28.23%  0.01 sec  0.01 sec 
[10/19 11:35:24     44s] (I)        1  Track Assignment (1T)          10.71%  0.00 sec  0.01 sec 
[10/19 11:35:24     44s] (I)        1  Export                          7.77%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        1  Postprocess design              1.36%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        1  Export 3D cong map              0.52%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        2  Net group 1                    27.18%  0.01 sec  0.01 sec 
[10/19 11:35:24     44s] (I)        2  Create route DB                23.01%  0.01 sec  0.01 sec 
[10/19 11:35:24     44s] (I)        2  Track Assignment Kernel         9.95%  0.00 sec  0.01 sec 
[10/19 11:35:24     44s] (I)        2  Report wirelength               3.85%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        2  Create place DB                 3.02%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        2  Update net boxes                2.10%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        2  Create route kernel             1.74%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        2  Export DB wires                 0.89%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        2  Initialization                  0.15%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        2  Export 2D cong map              0.10%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        2  Others data preparation         0.06%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        3  Import route data (1T)         21.10%  0.01 sec  0.01 sec 
[10/19 11:35:24     44s] (I)        3  Layer assignment (1T)          19.71%  0.01 sec  0.01 sec 
[10/19 11:35:24     44s] (I)        3  Import place data               2.80%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        3  Phase 1a                        1.33%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        3  Generate topology               1.14%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        3  Phase 1g                        0.88%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        3  Phase 1h                        0.85%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        3  Export all nets                 0.36%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        3  Phase 1e                        0.28%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        3  Phase 1b                        0.17%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        3  Set wire vias                   0.07%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        3  Phase 1f                        0.03%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        4  Read blockages ( Layer 1-3 )   12.98%  0.01 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        4  Model blockage capacity         4.08%  0.00 sec  0.01 sec 
[10/19 11:35:24     44s] (I)        4  Read nets                       1.60%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        4  Post Routing                    1.24%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        4  Pattern routing (1T)            1.00%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        4  Read instances and placement    0.84%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        4  Read prerouted                  0.37%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        4  Move terms for access (1T)      0.13%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        4  Read unlegalized nets           0.06%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        4  Initialize 3D grid graph        0.05%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        5  Read instance blockages        11.15%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        5  Initialize 3D capacity          3.77%  0.00 sec  0.01 sec 
[10/19 11:35:24     44s] (I)        5  Read PG blockages               0.15%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        5  Read clock blockages            0.03%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:24     44s] **WARN: (EMS-27):	Message (IMPPSP-1003) has exceeded the current message display limit of 20.
[10/19 11:35:24     44s] To increase the message display limit, refer to the product command reference manual.
[10/19 11:35:24     44s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:24     44s]     Routing using eGR in eGR->NR Step done.
[10/19 11:35:24     44s]     Routing using NR in eGR->NR Step...
[10/19 11:35:24     44s] 
[10/19 11:35:24     44s] CCOPT: Preparing to route 18 clock nets with NanoRoute.
[10/19 11:35:24     44s]   All net are default rule.
[10/19 11:35:24     44s]   Preferred NanoRoute mode settings: Current
[10/19 11:35:24     44s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[10/19 11:35:24     44s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[10/19 11:35:24     44s] -drouteAutoStop true
[10/19 11:35:24     44s] -drouteUseMultiCutViaEffort low
[10/19 11:35:24     44s] -routeAntennaCellName ""
[10/19 11:35:24     44s] -routeInsertAntennaDiode false
[10/19 11:35:24     44s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[10/19 11:35:24     44s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[10/19 11:35:24     44s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/19 11:35:24     44s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/19 11:35:24     44s]       Clock detailed routing...
[10/19 11:35:24     44s]         NanoRoute...
[10/19 11:35:24     44s] % Begin globalDetailRoute (date=10/19 11:35:24, mem=1313.0M)
[10/19 11:35:24     44s] 
[10/19 11:35:24     44s] globalDetailRoute
[10/19 11:35:24     44s] 
[10/19 11:35:24     44s] #Start globalDetailRoute on Thu Oct 19 11:35:24 2023
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] ### Time Record (globalDetailRoute) is installed.
[10/19 11:35:24     44s] ### Time Record (Pre Callback) is installed.
[10/19 11:35:24     44s] ### Time Record (Pre Callback) is uninstalled.
[10/19 11:35:24     44s] ### Time Record (DB Import) is installed.
[10/19 11:35:24     44s] ### Time Record (Timing Data Generation) is installed.
[10/19 11:35:24     44s] ### Time Record (Timing Data Generation) is uninstalled.
[10/19 11:35:24     44s] ### Net info: total nets: 1125
[10/19 11:35:24     44s] ### Net info: dirty nets: 0
[10/19 11:35:24     44s] ### Net info: marked as disconnected nets: 0
[10/19 11:35:24     44s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=18)
[10/19 11:35:24     44s] #num needed restored net=0
[10/19 11:35:24     44s] #need_extraction net=0 (total=1125)
[10/19 11:35:24     44s] ### Net info: fully routed nets: 18
[10/19 11:35:24     44s] ### Net info: trivial (< 2 pins) nets: 706
[10/19 11:35:24     44s] ### Net info: unrouted nets: 401
[10/19 11:35:24     44s] ### Net info: re-extraction nets: 0
[10/19 11:35:24     44s] ### Net info: selected nets: 18
[10/19 11:35:24     44s] ### Net info: ignored nets: 0
[10/19 11:35:24     44s] ### Net info: skip routing nets: 0
[10/19 11:35:24     44s] ### import design signature (5): route=1519537769 fixed_route=178430594 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1292754089 dirty_area=0 del_dirty_area=0 cell=359584806 placement=1533525207 pin_access=1 inst_pattern=1
[10/19 11:35:24     44s] ### Time Record (DB Import) is uninstalled.
[10/19 11:35:24     44s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #Wire/Via statistics before line assignment ...
[10/19 11:35:24     44s] #Total number of nets with non-default rule or having extra spacing = 18
[10/19 11:35:24     44s] #Total wire length = 4400 um.
[10/19 11:35:24     44s] #Total half perimeter of net bounding box = 3322 um.
[10/19 11:35:24     44s] #Total wire length on LAYER MET1 = 154 um.
[10/19 11:35:24     44s] #Total wire length on LAYER MET2 = 1696 um.
[10/19 11:35:24     44s] #Total wire length on LAYER MET3 = 2550 um.
[10/19 11:35:24     44s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:35:24     44s] #Total number of vias = 346
[10/19 11:35:24     44s] #Up-Via Summary (total 346):
[10/19 11:35:24     44s] #           
[10/19 11:35:24     44s] #-----------------------
[10/19 11:35:24     44s] # MET1              181
[10/19 11:35:24     44s] # MET2              165
[10/19 11:35:24     44s] #-----------------------
[10/19 11:35:24     44s] #                   346 
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] ### Time Record (Data Preparation) is installed.
[10/19 11:35:24     44s] #Start routing data preparation on Thu Oct 19 11:35:24 2023
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #Minimum voltage of a net in the design = 0.000.
[10/19 11:35:24     44s] #Maximum voltage of a net in the design = 5.500.
[10/19 11:35:24     44s] #Voltage range [0.000 - 5.500] has 1123 nets.
[10/19 11:35:24     44s] #Voltage range [0.000 - 0.000] has 1 net.
[10/19 11:35:24     44s] #Voltage range [4.500 - 5.500] has 1 net.
[10/19 11:35:24     44s] #Build and mark too close pins for the same net.
[10/19 11:35:24     44s] ### Time Record (Cell Pin Access) is installed.
[10/19 11:35:24     44s] #Initial pin access analysis.
[10/19 11:35:24     44s] #Detail pin access analysis.
[10/19 11:35:24     44s] ### Time Record (Cell Pin Access) is uninstalled.
[10/19 11:35:24     44s] # MET1         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.1500
[10/19 11:35:24     44s] # MET2         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.2000
[10/19 11:35:24     44s] # MET3         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.2000
[10/19 11:35:24     44s] # MET4         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.3000
[10/19 11:35:24     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1319.70 (MB), peak = 1364.70 (MB)
[10/19 11:35:24     44s] #Regenerating Ggrids automatically.
[10/19 11:35:24     44s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.4000.
[10/19 11:35:24     44s] #Using automatically generated G-grids.
[10/19 11:35:24     44s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/19 11:35:24     44s] #Done routing data preparation.
[10/19 11:35:24     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1321.69 (MB), peak = 1364.70 (MB)
[10/19 11:35:24     44s] ### Time Record (Data Preparation) is uninstalled.
[10/19 11:35:24     44s] #Data initialization: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[10/19 11:35:24     44s] 
[10/19 11:35:24     44s] Trim Metal Layers:
[10/19 11:35:24     44s] LayerId::1 widthSet size::4
[10/19 11:35:24     44s] LayerId::2 widthSet size::4
[10/19 11:35:24     44s] LayerId::3 widthSet size::4
[10/19 11:35:24     44s] LayerId::4 widthSet size::3
[10/19 11:35:24     44s] Updating RC grid for preRoute extraction ...
[10/19 11:35:24     44s] eee: pegSigSF::1.070000
[10/19 11:35:24     44s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:24     44s] Initializing multi-corner resistance tables ...
[10/19 11:35:24     44s] eee: l::1 avDens::0.103014 usedTrk::90.651923 availTrk::880.000000 sigTrk::90.651923
[10/19 11:35:24     44s] eee: l::2 avDens::0.026570 usedTrk::21.711538 availTrk::817.142857 sigTrk::21.711538
[10/19 11:35:24     44s] eee: l::3 avDens::0.045769 usedTrk::40.276923 availTrk::880.000000 sigTrk::40.276923
[10/19 11:35:24     44s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:24     44s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.285600 wHLS=1.296250 siPrev=0 viaL=0.000000
[10/19 11:35:24     44s] #Successfully loaded pre-route RC model
[10/19 11:35:24     44s] #Enabled timing driven Line Assignment.
[10/19 11:35:24     44s] ### Time Record (Line Assignment) is installed.
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #Begin Line Assignment ...
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #Begin build data ...
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #Distribution of nets:
[10/19 11:35:24     44s] #      221 ( 2         pin),     64 ( 3         pin),     57 ( 4         pin),
[10/19 11:35:24     44s] #       18 ( 5         pin),      4 ( 6         pin),      4 ( 7         pin),
[10/19 11:35:24     44s] #        8 ( 8         pin),     15 ( 9         pin),     25 (10-19      pin),
[10/19 11:35:24     44s] #        1 (40-49      pin),      1 (50-59      pin),      1 (60-69      pin),
[10/19 11:35:24     44s] #        0 (>=2000     pin).
[10/19 11:35:24     44s] #Total: 1125 nets, 419 non-trivial nets, 18 fully global routed, 18 clocks,
[10/19 11:35:24     44s] #       18 nets have extra space, 18 nets have layer range, 18 nets have weight,
[10/19 11:35:24     44s] #       18 nets have avoid detour, 18 nets have priority.
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #Nets in 1 layer range:
[10/19 11:35:24     44s] #   (MET3, ----) :       18 ( 4.3%)
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #18 nets selected.
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[10/19 11:35:24     44s] ### 
[10/19 11:35:24     44s] ### Net length summary before Line Assignment:
[10/19 11:35:24     44s] ### Layer   H-Len   V-Len         Total       #Up-Via
[10/19 11:35:24     44s] ### -------------------------------------------------
[10/19 11:35:24     44s] ###  MET1     147       0     147(  3%)     207( 56%)
[10/19 11:35:24     44s] ###  MET2       0    1703    1703( 39%)     165( 44%)
[10/19 11:35:24     44s] ###  MET3    2549       0    2549( 58%)       0(  0%)
[10/19 11:35:24     44s] ###  MET4       0       0       0(  0%)       0(  0%)
[10/19 11:35:24     44s] ### -------------------------------------------------
[10/19 11:35:24     44s] ###          2696    1703    4400           372      
[10/19 11:35:24     44s] ### 
[10/19 11:35:24     44s] ### Net length and overlap summary after Line Assignment:
[10/19 11:35:24     44s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[10/19 11:35:24     44s] ### --------------------------------------------------------------------------
[10/19 11:35:24     44s] ###  MET1     184       0     184(  4%)     207( 60%)    0(  0%)     0(  0.0%)
[10/19 11:35:24     44s] ###  MET2       0    1834    1834( 41%)     139( 40%)    0(  0%)     0(  0.0%)
[10/19 11:35:24     44s] ###  MET3    2491       0    2491( 55%)       0(  0%)    0(  0%)     0(  0.0%)
[10/19 11:35:24     44s] ###  MET4       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[10/19 11:35:24     44s] ### --------------------------------------------------------------------------
[10/19 11:35:24     44s] ###          2675    1834    4510           346          0           0        
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #Line Assignment statistics:
[10/19 11:35:24     44s] #Cpu time = 00:00:00
[10/19 11:35:24     44s] #Elapsed time = 00:00:00
[10/19 11:35:24     44s] #Increased memory = 1.41 (MB)
[10/19 11:35:24     44s] #Total memory = 1326.76 (MB)
[10/19 11:35:24     44s] #Peak memory = 1364.70 (MB)
[10/19 11:35:24     44s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #Begin assignment summary ...
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #  Total number of segments             = 172
[10/19 11:35:24     44s] #  Total number of overlap segments     =   0 (  0.0%)
[10/19 11:35:24     44s] #  Total number of assigned segments    =  52 ( 30.2%)
[10/19 11:35:24     44s] #  Total number of shifted segments     =   2 (  1.2%)
[10/19 11:35:24     44s] #  Average movement of shifted segments =   1.00 tracks
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #  Total number of overlaps             =   0
[10/19 11:35:24     44s] #  Total length of overlaps             =   0 um
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #End assignment summary.
[10/19 11:35:24     44s] ### Time Record (Line Assignment) is uninstalled.
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #Wire/Via statistics after line assignment ...
[10/19 11:35:24     44s] #Total number of nets with non-default rule or having extra spacing = 18
[10/19 11:35:24     44s] #Total wire length = 4510 um.
[10/19 11:35:24     44s] #Total half perimeter of net bounding box = 3322 um.
[10/19 11:35:24     44s] #Total wire length on LAYER MET1 = 185 um.
[10/19 11:35:24     44s] #Total wire length on LAYER MET2 = 1835 um.
[10/19 11:35:24     44s] #Total wire length on LAYER MET3 = 2491 um.
[10/19 11:35:24     44s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:35:24     44s] #Total number of vias = 346
[10/19 11:35:24     44s] #Up-Via Summary (total 346):
[10/19 11:35:24     44s] #           
[10/19 11:35:24     44s] #-----------------------
[10/19 11:35:24     44s] # MET1              207
[10/19 11:35:24     44s] # MET2              139
[10/19 11:35:24     44s] #-----------------------
[10/19 11:35:24     44s] #                   346 
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #Routing data preparation, pin analysis, line assignment statistics:
[10/19 11:35:24     44s] #Cpu time = 00:00:00
[10/19 11:35:24     44s] #Elapsed time = 00:00:00
[10/19 11:35:24     44s] #Increased memory = 11.00 (MB)
[10/19 11:35:24     44s] #Total memory = 1324.96 (MB)
[10/19 11:35:24     44s] #Peak memory = 1364.70 (MB)
[10/19 11:35:24     44s] #RTESIG:78da9593c14ec3300c8639f31456b74391d88893b6490f1c06da6d2a681abb4e65cdba8a
[10/19 11:35:24     44s] #       36416d0adadb9302121aea9a2d37479f6cffbfedd1783d5f824771cac24983186c109225
[10/19 11:35:24     44s] #       a524463aa18404771437184e5e1ebcebd1f8e97945c183b4698a5c6d2a9dc9fb6da9b76f
[10/19 11:35:24     44s] #       608aaa50f9cf0f7ae037a6b6f12db48daca191c6d8e8e637010753b712fc57adcb5e0203
[10/19 11:35:24     44s] #       06bbb46c8618ca0450027ea18ccc65ddcfc4e2384f765069556c2193bbb42dcd3f9cb1c8
[10/19 11:35:24     44s] #       d55928ac7ca3df75a9f30394da4afe2c6a392c98330ede771f9633b256697d3801c6e0ed
[10/19 11:35:24     44s] #       8b7c3f9c0f09a14e7f10a9385233ac1d3bcf2fc14372112ed0fa6679ab4caab6ea6fb99b
[10/19 11:35:24     44s] #       a96b35c2280614c13422dd037f57ead4f4a39cb33fdf4f57e5dc8e6796ace649327b9c2f
[10/19 11:35:24     44s] #       167411ae1d03e0560e86c3cb67a108d0c188d0b6f8c11ce544b7758d495596d6d9a01621
[10/19 11:35:24     44s] #       6c3ea5d5a0624a84f304292273335104cc7182c803f72ddb199c01593fcf80623744a975
[10/19 11:35:24     44s] #       e9a4e7575f22c190ef
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #Skip comparing routing design signature in db-snapshot flow
[10/19 11:35:24     44s] ### Time Record (Detail Routing) is installed.
[10/19 11:35:24     44s] ### drc_pitch = 3700 (  3.7000 um) drc_range = 2250 (  2.2500 um) route_pitch = 3400 (  3.4000 um) patch_pitch = 22900 ( 22.9000 um) top_route_layer = 3 top_pin_layer = 3
[10/19 11:35:24     44s] #
[10/19 11:35:24     44s] #Start Detail Routing..
[10/19 11:35:24     44s] #start initial detail routing ...
[10/19 11:35:24     44s] ### Design has 20 dirty nets
[10/19 11:35:25     44s] ### Routing stats: routing = 100.00%
[10/19 11:35:25     44s] #   number of violations = 0
[10/19 11:35:25     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.86 (MB), peak = 1364.70 (MB)
[10/19 11:35:25     44s] #Complete Detail Routing.
[10/19 11:35:25     44s] #Total number of nets with non-default rule or having extra spacing = 18
[10/19 11:35:25     44s] #Total wire length = 4765 um.
[10/19 11:35:25     44s] #Total half perimeter of net bounding box = 3322 um.
[10/19 11:35:25     44s] #Total wire length on LAYER MET1 = 5 um.
[10/19 11:35:25     44s] #Total wire length on LAYER MET2 = 1492 um.
[10/19 11:35:25     44s] #Total wire length on LAYER MET3 = 3268 um.
[10/19 11:35:25     44s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:35:25     44s] #Total number of vias = 351
[10/19 11:35:25     44s] #Total number of multi-cut vias = 255 ( 72.6%)
[10/19 11:35:25     44s] #Total number of single cut vias = 96 ( 27.4%)
[10/19 11:35:25     44s] #Up-Via Summary (total 351):
[10/19 11:35:25     44s] #                   single-cut          multi-cut      Total
[10/19 11:35:25     44s] #-----------------------------------------------------------
[10/19 11:35:25     44s] # MET1              96 ( 52.7%)        86 ( 47.3%)        182
[10/19 11:35:25     44s] # MET2               0 (  0.0%)       169 (100.0%)        169
[10/19 11:35:25     44s] #-----------------------------------------------------------
[10/19 11:35:25     44s] #                   96 ( 27.4%)       255 ( 72.6%)        351 
[10/19 11:35:25     44s] #
[10/19 11:35:25     44s] #Total number of DRC violations = 0
[10/19 11:35:25     44s] ### Time Record (Detail Routing) is uninstalled.
[10/19 11:35:25     44s] #Cpu time = 00:00:00
[10/19 11:35:25     44s] #Elapsed time = 00:00:00
[10/19 11:35:25     44s] #Increased memory = 3.94 (MB)
[10/19 11:35:25     44s] #Total memory = 1328.90 (MB)
[10/19 11:35:25     44s] #Peak memory = 1364.70 (MB)
[10/19 11:35:25     44s] ### Time Record (Post Route Via Swapping) is installed.
[10/19 11:35:25     44s] ### drc_pitch = 3700 (  3.7000 um) drc_range = 2250 (  2.2500 um) route_pitch = 3400 (  3.4000 um) patch_pitch = 22900 ( 22.9000 um) top_route_layer = 3 top_pin_layer = 3
[10/19 11:35:25     44s] #
[10/19 11:35:25     44s] #Start Post Route via swapping..
[10/19 11:35:25     44s] #99.61% of area are rerouted by ECO routing.
[10/19 11:35:25     44s] #   number of violations = 0
[10/19 11:35:25     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1327.82 (MB), peak = 1364.70 (MB)
[10/19 11:35:25     44s] #CELL_VIEW top,init has no DRC violation.
[10/19 11:35:25     44s] #Total number of DRC violations = 0
[10/19 11:35:25     44s] #Total number of process antenna violations = 0
[10/19 11:35:25     44s] #Total number of net violated process antenna rule = 0
[10/19 11:35:25     44s] #Post Route via swapping is done.
[10/19 11:35:25     44s] ### Time Record (Post Route Via Swapping) is uninstalled.
[10/19 11:35:25     44s] #Total number of nets with non-default rule or having extra spacing = 18
[10/19 11:35:25     44s] #Total wire length = 4765 um.
[10/19 11:35:25     44s] #Total half perimeter of net bounding box = 3322 um.
[10/19 11:35:25     44s] #Total wire length on LAYER MET1 = 5 um.
[10/19 11:35:25     44s] #Total wire length on LAYER MET2 = 1492 um.
[10/19 11:35:25     44s] #Total wire length on LAYER MET3 = 3268 um.
[10/19 11:35:25     44s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:35:25     44s] #Total number of vias = 351
[10/19 11:35:25     44s] #Total number of multi-cut vias = 256 ( 72.9%)
[10/19 11:35:25     44s] #Total number of single cut vias = 95 ( 27.1%)
[10/19 11:35:25     44s] #Up-Via Summary (total 351):
[10/19 11:35:25     44s] #                   single-cut          multi-cut      Total
[10/19 11:35:25     44s] #-----------------------------------------------------------
[10/19 11:35:25     44s] # MET1              95 ( 52.2%)        87 ( 47.8%)        182
[10/19 11:35:25     44s] # MET2               0 (  0.0%)       169 (100.0%)        169
[10/19 11:35:25     44s] #-----------------------------------------------------------
[10/19 11:35:25     44s] #                   95 ( 27.1%)       256 ( 72.9%)        351 
[10/19 11:35:25     44s] #
[10/19 11:35:25     44s] #Skip updating routing design signature in db-snapshot flow
[10/19 11:35:25     44s] #detailRoute Statistics:
[10/19 11:35:25     44s] #Cpu time = 00:00:00
[10/19 11:35:25     44s] #Elapsed time = 00:00:00
[10/19 11:35:25     44s] #Increased memory = 2.86 (MB)
[10/19 11:35:25     44s] #Total memory = 1327.82 (MB)
[10/19 11:35:25     44s] #Peak memory = 1364.70 (MB)
[10/19 11:35:25     44s] ### Time Record (DB Export) is installed.
[10/19 11:35:25     44s] ### export design design signature (14): route=536576504 fixed_route=178430594 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1992959003 dirty_area=0 del_dirty_area=0 cell=359584806 placement=1533525207 pin_access=1410141003 inst_pattern=1
[10/19 11:35:25     44s] #	no debugging net set
[10/19 11:35:25     44s] ### Time Record (DB Export) is uninstalled.
[10/19 11:35:25     44s] ### Time Record (Post Callback) is installed.
[10/19 11:35:25     44s] ### Time Record (Post Callback) is uninstalled.
[10/19 11:35:25     44s] #
[10/19 11:35:25     44s] #globalDetailRoute statistics:
[10/19 11:35:25     44s] #Cpu time = 00:00:01
[10/19 11:35:25     44s] #Elapsed time = 00:00:01
[10/19 11:35:25     44s] #Increased memory = 24.65 (MB)
[10/19 11:35:25     44s] #Total memory = 1337.70 (MB)
[10/19 11:35:25     44s] #Peak memory = 1364.70 (MB)
[10/19 11:35:25     44s] #Number of warnings = 0
[10/19 11:35:25     44s] #Total number of warnings = 7
[10/19 11:35:25     44s] #Number of fails = 0
[10/19 11:35:25     44s] #Total number of fails = 0
[10/19 11:35:25     44s] #Complete globalDetailRoute on Thu Oct 19 11:35:25 2023
[10/19 11:35:25     44s] #
[10/19 11:35:25     44s] ### import design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1410141003 inst_pattern=1
[10/19 11:35:25     44s] ### Time Record (globalDetailRoute) is uninstalled.
[10/19 11:35:25     44s] ### 
[10/19 11:35:25     44s] ###   Scalability Statistics
[10/19 11:35:25     44s] ### 
[10/19 11:35:25     44s] ### --------------------------------+----------------+----------------+----------------+
[10/19 11:35:25     44s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/19 11:35:25     44s] ### --------------------------------+----------------+----------------+----------------+
[10/19 11:35:25     44s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:25     44s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:25     44s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:25     44s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:25     44s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:25     44s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:25     44s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:25     44s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:25     44s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:25     44s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:25     44s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[10/19 11:35:25     44s] ### --------------------------------+----------------+----------------+----------------+
[10/19 11:35:25     44s] ### 
[10/19 11:35:25     44s] % End globalDetailRoute (date=10/19 11:35:25, total cpu=0:00:00.8, real=0:00:01.0, peak res=1337.6M, current mem=1337.6M)
[10/19 11:35:25     44s]         NanoRoute done. (took cpu=0:00:00.8 real=0:00:00.8)
[10/19 11:35:25     44s]       Clock detailed routing done.
[10/19 11:35:25     44s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[10/19 11:35:25     44s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[10/19 11:35:25     44s] Skipping check of guided vs. routed net lengths.
[10/19 11:35:25     44s] Set FIXED routing status on 18 net(s)
[10/19 11:35:25     44s] Set FIXED placed status on 17 instance(s)
[10/19 11:35:25     44s]       Route Remaining Unrouted Nets...
[10/19 11:35:25     44s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[10/19 11:35:25     44s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1680.1M, EPOCH TIME: 1697708125.259689
[10/19 11:35:25     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     44s] All LLGs are deleted
[10/19 11:35:25     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1680.1M, EPOCH TIME: 1697708125.259785
[10/19 11:35:25     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1680.1M, EPOCH TIME: 1697708125.259833
[10/19 11:35:25     44s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1680.1M, EPOCH TIME: 1697708125.259940
[10/19 11:35:25     44s] ### Creating LA Mngr. totSessionCpu=0:00:44.9 mem=1680.1M
[10/19 11:35:25     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.9 mem=1680.1M
[10/19 11:35:25     44s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1680.10 MB )
[10/19 11:35:25     44s] (I)      ====================== Layers =======================
[10/19 11:35:25     44s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:25     44s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:25     44s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:25     44s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:25     44s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:25     44s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:25     44s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:25     44s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:25     44s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:25     44s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:25     44s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:25     44s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:25     44s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:25     44s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:25     44s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:25     44s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:25     44s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:25     44s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:25     44s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:25     44s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:25     44s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:25     44s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:25     44s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:25     44s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:25     44s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:25     44s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:25     44s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:25     44s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:25     44s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:25     44s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:25     44s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:25     44s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:25     44s] (I)      Started Import and model ( Curr Mem: 1680.10 MB )
[10/19 11:35:25     44s] (I)      Default pattern map key = top_default.
[10/19 11:35:25     44s] (I)      == Non-default Options ==
[10/19 11:35:25     44s] (I)      Maximum routing layer                              : 3
[10/19 11:35:25     44s] (I)      Minimum routing layer                              : 1
[10/19 11:35:25     44s] (I)      Number of threads                                  : 1
[10/19 11:35:25     44s] (I)      Method to set GCell size                           : row
[10/19 11:35:25     44s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:25     44s] (I)      Use row-based GCell size
[10/19 11:35:25     44s] (I)      Use row-based GCell align
[10/19 11:35:25     44s] (I)      layer 0 area = 0
[10/19 11:35:25     44s] (I)      layer 1 area = 0
[10/19 11:35:25     44s] (I)      layer 2 area = 0
[10/19 11:35:25     44s] (I)      GCell unit size   : 10400
[10/19 11:35:25     44s] (I)      GCell multiplier  : 1
[10/19 11:35:25     44s] (I)      GCell row height  : 10400
[10/19 11:35:25     44s] (I)      Actual row height : 10400
[10/19 11:35:25     44s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:25     44s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:25     44s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:25     44s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:25     44s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:25     44s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:25     44s] (I)      ================ Default via ================
[10/19 11:35:25     44s] (I)      +---+------------------+--------------------+
[10/19 11:35:25     44s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:25     44s] (I)      +---+------------------+--------------------+
[10/19 11:35:25     44s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:25     44s] (I)      | 2 |    2  VIA2_C_via |    8  VIA2_CH1_via |
[10/19 11:35:25     44s] (I)      | 3 |    3  VIA3_C_via |   12  VIA3_CH1_via |
[10/19 11:35:25     44s] (I)      +---+------------------+--------------------+
[10/19 11:35:25     44s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:25     44s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:25     44s] [NR-eGR] Read 0 other shapes
[10/19 11:35:25     44s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:25     44s] [NR-eGR] #Instance Blockages : 18635
[10/19 11:35:25     44s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:25     44s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:25     44s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:25     44s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:25     44s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:25     44s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:25     44s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 495
[10/19 11:35:25     44s] [NR-eGR] Read 419 nets ( ignored 18 )
[10/19 11:35:25     44s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:25     44s] (I)      Read Num Blocks=19002  Num Prerouted Wires=495  Num CS=0
[10/19 11:35:25     44s] (I)      Layer 0 (H) : #blockages 18770 : #preroutes 170
[10/19 11:35:25     44s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 265
[10/19 11:35:25     44s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 60
[10/19 11:35:25     44s] (I)      Number of ignored nets                =     18
[10/19 11:35:25     44s] (I)      Number of connected nets              =      0
[10/19 11:35:25     44s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[10/19 11:35:25     44s] (I)      Number of clock nets                  =     18.  Ignored: No
[10/19 11:35:25     44s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:25     44s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:25     44s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:25     44s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:25     44s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:25     44s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:25     44s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:25     44s] (I)      Ndr track 0 does not exist
[10/19 11:35:25     44s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:25     44s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:25     44s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:25     44s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:25     44s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:25     44s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:25     44s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:25     44s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:25     44s] (I)      Grid                :   103    10     3
[10/19 11:35:25     44s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:25     44s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:25     44s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:25     44s] (I)      Default wire width  :   500   600   600
[10/19 11:35:25     44s] (I)      Default wire space  :   450   500   500
[10/19 11:35:25     44s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:25     44s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:25     44s] (I)      First track coord   :   650   700   650
[10/19 11:35:25     44s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:25     44s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:25     44s] (I)      Num of masks        :     1     1     1
[10/19 11:35:25     44s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:25     44s] (I)      --------------------------------------------------------
[10/19 11:35:25     44s] 
[10/19 11:35:25     44s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:25     44s] [NR-eGR] Rule id: 1  Nets: 401
[10/19 11:35:25     44s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/19 11:35:25     44s] (I)                    Layer     1     2     3 
[10/19 11:35:25     44s] (I)                    Pitch  1300  1400  1300 
[10/19 11:35:25     44s] (I)             #Used tracks     1     1     1 
[10/19 11:35:25     44s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:25     44s] [NR-eGR] ========================================
[10/19 11:35:25     44s] [NR-eGR] 
[10/19 11:35:25     44s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:25     44s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:25     44s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:25     44s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:25     44s] (I)      |     1 |    8240 |     6380 |        77.43% |
[10/19 11:35:25     44s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:25     44s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:25     44s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:25     44s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1680.10 MB )
[10/19 11:35:25     44s] (I)      Reset routing kernel
[10/19 11:35:25     44s] (I)      Started Global Routing ( Curr Mem: 1680.10 MB )
[10/19 11:35:25     44s] (I)      totalPins=1466  totalGlobalPin=1438 (98.09%)
[10/19 11:35:25     44s] (I)      total 2D Cap : 16234 = (9124 H, 7110 V)
[10/19 11:35:25     44s] [NR-eGR] Layer group 1: route 401 net(s) in layer range [1, 3]
[10/19 11:35:25     44s] (I)      
[10/19 11:35:25     44s] (I)      ============  Phase 1a Route ============
[10/19 11:35:25     44s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/19 11:35:25     44s] (I)      Usage: 4839 = (3319 H, 1520 V) = (36.38% H, 21.38% V) = (3.452e+04um H, 1.581e+04um V)
[10/19 11:35:25     44s] (I)      
[10/19 11:35:25     44s] (I)      ============  Phase 1b Route ============
[10/19 11:35:25     44s] (I)      Usage: 4860 = (3323 H, 1537 V) = (36.42% H, 21.62% V) = (3.456e+04um H, 1.598e+04um V)
[10/19 11:35:25     44s] (I)      Overflow of layer group 1: 13.01% H + 1.02% V. EstWL: 5.054400e+04um
[10/19 11:35:25     44s] (I)      Congestion metric : 13.01%H 1.02%V, 14.03%HV
[10/19 11:35:25     44s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/19 11:35:25     44s] (I)      
[10/19 11:35:25     44s] (I)      ============  Phase 1c Route ============
[10/19 11:35:25     44s] (I)      Level2 Grid: 21 x 2
[10/19 11:35:25     44s] (I)      Usage: 4860 = (3323 H, 1537 V) = (36.42% H, 21.62% V) = (3.456e+04um H, 1.598e+04um V)
[10/19 11:35:25     44s] (I)      
[10/19 11:35:25     44s] (I)      ============  Phase 1d Route ============
[10/19 11:35:25     44s] (I)      Usage: 4962 = (3329 H, 1633 V) = (36.49% H, 22.97% V) = (3.462e+04um H, 1.698e+04um V)
[10/19 11:35:25     44s] (I)      
[10/19 11:35:25     44s] (I)      ============  Phase 1e Route ============
[10/19 11:35:25     44s] (I)      Usage: 4962 = (3329 H, 1633 V) = (36.49% H, 22.97% V) = (3.462e+04um H, 1.698e+04um V)
[10/19 11:35:25     44s] [NR-eGR] Early Global Route overflow of layer group 1: 5.52% H + 2.26% V. EstWL: 5.160480e+04um
[10/19 11:35:25     44s] (I)      
[10/19 11:35:25     44s] (I)      ============  Phase 1l Route ============
[10/19 11:35:25     44s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/19 11:35:25     44s] (I)      Layer  1:       1837       112         0        5640        2520    (69.12%) 
[10/19 11:35:25     44s] (I)      Layer  2:       6396      2526        46           0        6886    ( 0.00%) 
[10/19 11:35:25     44s] (I)      Layer  3:       7147      4007       188           0        8160    ( 0.00%) 
[10/19 11:35:25     44s] (I)      Total:         15380      6645       234        5640       17566    (24.30%) 
[10/19 11:35:25     44s] (I)      
[10/19 11:35:25     44s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:25     44s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/19 11:35:25     44s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/19 11:35:25     44s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[10/19 11:35:25     44s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:25     44s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:25     44s] [NR-eGR]    MET2 ( 2)        19( 2.05%)         3( 0.32%)         2( 0.22%)   ( 2.59%) 
[10/19 11:35:25     44s] [NR-eGR]    MET3 ( 3)        87( 8.52%)        20( 1.96%)         1( 0.10%)   (10.58%) 
[10/19 11:35:25     44s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:25     44s] [NR-eGR]        Total       106( 4.68%)        23( 1.02%)         3( 0.13%)   ( 5.83%) 
[10/19 11:35:25     44s] [NR-eGR] 
[10/19 11:35:25     44s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1680.10 MB )
[10/19 11:35:25     44s] (I)      total 2D Cap : 16268 = (9146 H, 7122 V)
[10/19 11:35:25     44s] [NR-eGR] Overflow after Early Global Route 2.23% H + 2.33% V
[10/19 11:35:25     44s] (I)      ============= Track Assignment ============
[10/19 11:35:25     44s] (I)      Started Track Assignment (1T) ( Curr Mem: 1680.10 MB )
[10/19 11:35:25     44s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[10/19 11:35:25     44s] (I)      Run Multi-thread track assignment
[10/19 11:35:25     44s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1680.10 MB )
[10/19 11:35:25     44s] (I)      Started Export ( Curr Mem: 1680.10 MB )
[10/19 11:35:25     44s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:25     44s] [NR-eGR] --------------------------------
[10/19 11:35:25     44s] [NR-eGR]  MET1  (1H)          3381  1699 
[10/19 11:35:25     44s] [NR-eGR]  MET2  (2V)         19966  1694 
[10/19 11:35:25     44s] [NR-eGR]  MET3  (3H)         35780     0 
[10/19 11:35:25     44s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:25     44s] [NR-eGR] --------------------------------
[10/19 11:35:25     44s] [NR-eGR]        Total        59127  3393 
[10/19 11:35:25     44s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:25     44s] [NR-eGR] Total half perimeter of net bounding box: 49764um
[10/19 11:35:25     44s] [NR-eGR] Total length: 59127um, number of vias: 3393
[10/19 11:35:25     44s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:25     44s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[10/19 11:35:25     44s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:25     44s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1680.10 MB )
[10/19 11:35:25     44s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1680.10 MB )
[10/19 11:35:25     44s] (I)      ======================================= Runtime Summary =======================================
[10/19 11:35:25     44s] (I)       Step                                              %      Start     Finish      Real       CPU 
[10/19 11:35:25     44s] (I)      -----------------------------------------------------------------------------------------------
[10/19 11:35:25     44s] (I)       Early Global Route kernel                   100.00%  23.61 sec  23.67 sec  0.06 sec  0.06 sec 
[10/19 11:35:25     44s] (I)       +-Import and model                           18.68%  23.62 sec  23.63 sec  0.01 sec  0.01 sec 
[10/19 11:35:25     44s] (I)       | +-Create place DB                           2.23%  23.62 sec  23.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | +-Import place data                       2.07%  23.62 sec  23.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Read instances and placement          0.61%  23.62 sec  23.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Read nets                             1.14%  23.62 sec  23.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | +-Create route DB                          14.23%  23.62 sec  23.63 sec  0.01 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | +-Import route data (1T)                 13.78%  23.62 sec  23.63 sec  0.01 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Read blockages ( Layer 1-3 )          8.74%  23.62 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | | +-Read routing blockages              0.00%  23.62 sec  23.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | | +-Read instance blockages             7.43%  23.62 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | | +-Read PG blockages                   0.10%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | | +-Read clock blockages                0.02%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | | +-Read other blockages                0.02%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | | +-Read halo blockages                 0.01%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | | +-Read boundary cut boxes             0.00%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Read blackboxes                       0.02%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Read prerouted                        0.27%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Read unlegalized nets                 0.04%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Read nets                             0.31%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Set up via pillars                    0.01%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Initialize 3D grid graph              0.02%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Model blockage capacity               2.04%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | | +-Initialize 3D capacity              1.82%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | +-Read aux data                             0.00%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | +-Others data preparation                   0.04%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | +-Create route kernel                       1.28%  23.63 sec  23.63 sec  0.00 sec  0.01 sec 
[10/19 11:35:25     44s] (I)       +-Global Routing                             34.31%  23.63 sec  23.65 sec  0.02 sec  0.02 sec 
[10/19 11:35:25     44s] (I)       | +-Initialization                            0.18%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | +-Net group 1                              32.99%  23.63 sec  23.65 sec  0.02 sec  0.02 sec 
[10/19 11:35:25     44s] (I)       | | +-Generate topology                       0.82%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | +-Phase 1a                                3.01%  23.63 sec  23.64 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Pattern routing (1T)                  2.22%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.15%  23.63 sec  23.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Add via demand to 2D                  0.12%  23.64 sec  23.64 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | +-Phase 1b                                1.85%  23.64 sec  23.64 sec  0.00 sec  0.01 sec 
[10/19 11:35:25     44s] (I)       | | | +-Monotonic routing (1T)                1.60%  23.64 sec  23.64 sec  0.00 sec  0.01 sec 
[10/19 11:35:25     44s] (I)       | | +-Phase 1c                                0.62%  23.64 sec  23.64 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Two level Routing                     0.46%  23.64 sec  23.64 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | | +-Two Level Routing (Regular)         0.07%  23.64 sec  23.64 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  23.64 sec  23.64 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | +-Phase 1d                                4.73%  23.64 sec  23.64 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Detoured routing (1T)                 4.51%  23.64 sec  23.64 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | +-Phase 1e                                0.22%  23.64 sec  23.64 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | | +-Route legalization                    0.00%  23.64 sec  23.64 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | | +-Phase 1l                               20.35%  23.64 sec  23.65 sec  0.01 sec  0.01 sec 
[10/19 11:35:25     44s] (I)       | | | +-Layer assignment (1T)                20.04%  23.64 sec  23.65 sec  0.01 sec  0.01 sec 
[10/19 11:35:25     44s] (I)       | +-Clean cong LA                             0.00%  23.65 sec  23.65 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       +-Export 3D cong map                          0.39%  23.65 sec  23.65 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | +-Export 2D cong map                        0.08%  23.65 sec  23.65 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       +-Extract Global 3D Wires                     0.36%  23.65 sec  23.65 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       +-Track Assignment (1T)                      20.45%  23.65 sec  23.66 sec  0.01 sec  0.01 sec 
[10/19 11:35:25     44s] (I)       | +-Initialization                            0.06%  23.65 sec  23.65 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | +-Track Assignment Kernel                  19.58%  23.65 sec  23.66 sec  0.01 sec  0.01 sec 
[10/19 11:35:25     44s] (I)       | +-Free Memory                               0.01%  23.66 sec  23.66 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       +-Export                                      8.63%  23.66 sec  23.67 sec  0.00 sec  0.01 sec 
[10/19 11:35:25     44s] (I)       | +-Export DB wires                           3.99%  23.66 sec  23.67 sec  0.00 sec  0.01 sec 
[10/19 11:35:25     44s] (I)       | | +-Export all nets                         2.74%  23.66 sec  23.67 sec  0.00 sec  0.01 sec 
[10/19 11:35:25     44s] (I)       | | +-Set wire vias                           0.52%  23.67 sec  23.67 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | +-Report wirelength                         2.28%  23.67 sec  23.67 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | +-Update net boxes                          1.50%  23.67 sec  23.67 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       | +-Update timing                             0.01%  23.67 sec  23.67 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)       +-Postprocess design                          0.71%  23.67 sec  23.67 sec  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)      ======================= Summary by functions ========================
[10/19 11:35:25     44s] (I)       Lv  Step                                      %      Real       CPU 
[10/19 11:35:25     44s] (I)      ---------------------------------------------------------------------
[10/19 11:35:25     44s] (I)        0  Early Global Route kernel           100.00%  0.06 sec  0.06 sec 
[10/19 11:35:25     44s] (I)        1  Global Routing                       34.31%  0.02 sec  0.02 sec 
[10/19 11:35:25     44s] (I)        1  Track Assignment (1T)                20.45%  0.01 sec  0.01 sec 
[10/19 11:35:25     44s] (I)        1  Import and model                     18.68%  0.01 sec  0.01 sec 
[10/19 11:35:25     44s] (I)        1  Export                                8.63%  0.00 sec  0.01 sec 
[10/19 11:35:25     44s] (I)        1  Postprocess design                    0.71%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        1  Export 3D cong map                    0.39%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        1  Extract Global 3D Wires               0.36%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        2  Net group 1                          32.99%  0.02 sec  0.02 sec 
[10/19 11:35:25     44s] (I)        2  Track Assignment Kernel              19.58%  0.01 sec  0.01 sec 
[10/19 11:35:25     44s] (I)        2  Create route DB                      14.23%  0.01 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        2  Export DB wires                       3.99%  0.00 sec  0.01 sec 
[10/19 11:35:25     44s] (I)        2  Report wirelength                     2.28%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        2  Create place DB                       2.23%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        2  Update net boxes                      1.50%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        2  Create route kernel                   1.28%  0.00 sec  0.01 sec 
[10/19 11:35:25     44s] (I)        2  Initialization                        0.23%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        2  Export 2D cong map                    0.08%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        2  Others data preparation               0.04%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        2  Update timing                         0.01%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        3  Phase 1l                             20.35%  0.01 sec  0.01 sec 
[10/19 11:35:25     44s] (I)        3  Import route data (1T)               13.78%  0.01 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        3  Phase 1d                              4.73%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        3  Phase 1a                              3.01%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        3  Export all nets                       2.74%  0.00 sec  0.01 sec 
[10/19 11:35:25     44s] (I)        3  Import place data                     2.07%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        3  Phase 1b                              1.85%  0.00 sec  0.01 sec 
[10/19 11:35:25     44s] (I)        3  Generate topology                     0.82%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        3  Phase 1c                              0.62%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        3  Set wire vias                         0.52%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        3  Phase 1e                              0.22%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Layer assignment (1T)                20.04%  0.01 sec  0.01 sec 
[10/19 11:35:25     44s] (I)        4  Read blockages ( Layer 1-3 )          8.74%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Detoured routing (1T)                 4.51%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Pattern routing (1T)                  2.22%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Model blockage capacity               2.04%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Monotonic routing (1T)                1.60%  0.00 sec  0.01 sec 
[10/19 11:35:25     44s] (I)        4  Read nets                             1.44%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Read instances and placement          0.61%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Two level Routing                     0.46%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Read prerouted                        0.27%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Pattern Routing Avoiding Blockages    0.15%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Add via demand to 2D                  0.12%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        5  Read instance blockages               7.43%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        5  Initialize 3D capacity                1.82%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        5  Read PG blockages                     0.10%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        5  Two Level Routing (Regular)           0.07%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        5  Two Level Routing (Strong)            0.07%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/19 11:35:25     44s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:35:25     44s]     Routing using NR in eGR->NR Step done.
[10/19 11:35:25     44s] Net route status summary:
[10/19 11:35:25     44s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=18, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:25     44s]   Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:25     44s] 
[10/19 11:35:25     44s] CCOPT: Done with clock implementation routing.
[10/19 11:35:25     44s] 
[10/19 11:35:25     44s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
[10/19 11:35:25     44s]   Clock implementation routing done.
[10/19 11:35:25     44s]   Leaving CCOpt scope - extractRC...
[10/19 11:35:25     44s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[10/19 11:35:25     44s] Extraction called for design 'top' of instances=405 and nets=1125 using extraction engine 'preRoute' .
[10/19 11:35:25     44s] PreRoute RC Extraction called for design top.
[10/19 11:35:25     44s] RC Extraction called in multi-corner(2) mode.
[10/19 11:35:25     44s] RCMode: PreRoute
[10/19 11:35:25     44s]       RC Corner Indexes            0       1   
[10/19 11:35:25     44s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/19 11:35:25     44s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:25     44s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:25     44s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:25     44s] Shrink Factor                : 1.00000
[10/19 11:35:25     44s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/19 11:35:25     44s] Using capacitance table file ...
[10/19 11:35:25     44s] 
[10/19 11:35:25     44s] Trim Metal Layers:
[10/19 11:35:25     44s] LayerId::1 widthSet size::4
[10/19 11:35:25     44s] LayerId::2 widthSet size::4
[10/19 11:35:25     44s] LayerId::3 widthSet size::4
[10/19 11:35:25     44s] LayerId::4 widthSet size::3
[10/19 11:35:25     44s] Updating RC grid for preRoute extraction ...
[10/19 11:35:25     44s] eee: pegSigSF::1.070000
[10/19 11:35:25     44s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:25     44s] Initializing multi-corner resistance tables ...
[10/19 11:35:25     44s] eee: l::1 avDens::0.139958 usedTrk::123.162981 availTrk::880.000000 sigTrk::123.162981
[10/19 11:35:25     44s] eee: l::2 avDens::0.261514 usedTrk::213.694229 availTrk::817.142857 sigTrk::213.694229
[10/19 11:35:25     44s] eee: l::3 avDens::0.436722 usedTrk::384.315383 availTrk::880.000000 sigTrk::384.315383
[10/19 11:35:25     44s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:25     44s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.524490 uaWl=0.000000 uaWlH=0.000000 aWlH=0.598062 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.287200 wHLS=3.026420 siPrev=0 viaL=0.000000
[10/19 11:35:25     44s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1680.102M)
[10/19 11:35:25     44s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[10/19 11:35:25     44s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     44s]   Clock tree timing engine global stage delay update for dc_wc:setup.late...
[10/19 11:35:25     44s] End AAE Lib Interpolated Model. (MEM=1680.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:25     44s]   Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     44s]   Clock DAG stats after routing clock trees:
[10/19 11:35:25     44s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:25     44s]     sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:25     44s]     misc counts      : r=1, pp=0
[10/19 11:35:25     44s]     cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:25     44s]     cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:25     44s]     sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:25     44s]     wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.671pF, total=0.874pF
[10/19 11:35:25     44s]     wire lengths     : top=0.000um, trunk=1313.300um, leaf=3451.800um, total=4765.100um
[10/19 11:35:25     44s]     hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2117.450um, total=2791.850um
[10/19 11:35:25     44s]   Clock DAG net violations after routing clock trees: none
[10/19 11:35:25     44s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[10/19 11:35:25     44s]     Trunk : target=4.926ns count=2 avg=0.241ns sd=0.003ns min=0.239ns max=0.243ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:35:25     44s]     Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:25     44s]     Leaf  : target=4.885ns count=15 avg=0.545ns sd=0.051ns min=0.461ns max=0.612ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:35:25     44s]   Clock DAG library cell distribution after routing clock trees {count}:
[10/19 11:35:25     44s]      Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:25     44s]   Clock DAG hash after routing clock trees: 13998820156670674359 17824752275869952356
[10/19 11:35:25     44s]   CTS services accumulated run-time stats after routing clock trees:
[10/19 11:35:25     44s]     delay calculator: calls=13481, total_wall_time=0.664s, mean_wall_time=0.049ms
[10/19 11:35:25     44s]     legalizer: calls=1535, total_wall_time=0.026s, mean_wall_time=0.017ms
[10/19 11:35:25     44s]     steiner router: calls=11657, total_wall_time=0.166s, mean_wall_time=0.014ms
[10/19 11:35:25     44s]   Primary reporting skew groups after routing clock trees:
[10/19 11:35:25     44s]     skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
[10/19 11:35:25     44s]         min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:25     44s]         max path sink: I2/c_st_reg[0]/C
[10/19 11:35:25     44s]   Skew group summary after routing clock trees:
[10/19 11:35:25     44s]     skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
[10/19 11:35:25     44s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.0 real=0:00:01.0)
[10/19 11:35:25     44s]   CCOpt::Phase::PostConditioning...
[10/19 11:35:25     44s]   Leaving CCOpt scope - Initializing placement interface...
[10/19 11:35:25     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:1727.8M, EPOCH TIME: 1697708125.364143
[10/19 11:35:25     44s] Processing tracks to init pin-track alignment.
[10/19 11:35:25     44s] z: 2, totalTracks: 1
[10/19 11:35:25     44s] z: 4, totalTracks: 1
[10/19 11:35:25     44s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:25     44s] All LLGs are deleted
[10/19 11:35:25     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1727.8M, EPOCH TIME: 1697708125.366593
[10/19 11:35:25     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1727.8M, EPOCH TIME: 1697708125.366851
[10/19 11:35:25     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1727.8M, EPOCH TIME: 1697708125.366980
[10/19 11:35:25     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     44s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1727.8M, EPOCH TIME: 1697708125.367121
[10/19 11:35:25     44s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:25     44s] Core basic site is core_l_5v
[10/19 11:35:25     44s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1727.8M, EPOCH TIME: 1697708125.371099
[10/19 11:35:25     44s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:25     44s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:25     44s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1727.8M, EPOCH TIME: 1697708125.371254
[10/19 11:35:25     44s] Fast DP-INIT is on for default
[10/19 11:35:25     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:25     44s] Atter site array init, number of instance map data is 0.
[10/19 11:35:25     44s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1727.8M, EPOCH TIME: 1697708125.372087
[10/19 11:35:25     44s] 
[10/19 11:35:25     44s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:25     44s] OPERPROF:     Starting CMU at level 3, MEM:1727.8M, EPOCH TIME: 1697708125.372621
[10/19 11:35:25     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1727.8M, EPOCH TIME: 1697708125.372951
[10/19 11:35:25     44s] 
[10/19 11:35:25     44s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:25     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1727.8M, EPOCH TIME: 1697708125.373055
[10/19 11:35:25     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1727.8M, EPOCH TIME: 1697708125.373092
[10/19 11:35:25     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1727.8M, EPOCH TIME: 1697708125.373133
[10/19 11:35:25     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1727.8MB).
[10/19 11:35:25     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1727.8M, EPOCH TIME: 1697708125.373249
[10/19 11:35:25     44s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     44s]   Removing CTS place status from clock tree and sinks.
[10/19 11:35:25     44s]   Removed CTS place status from 17 clock cells (out of 19 ) and 0 clock sinks (out of 0 ).
[10/19 11:35:25     44s]   Legalizer reserving space for clock trees
[10/19 11:35:25     44s]   PostConditioning...
[10/19 11:35:25     44s]     PostConditioning active optimizations:
[10/19 11:35:25     44s]      - DRV fixing with initial upsizing, sizing and buffering
[10/19 11:35:25     44s]     
[10/19 11:35:25     44s]     Currently running CTS, using active skew data
[10/19 11:35:25     44s]     Reset bufferability constraints...
[10/19 11:35:25     44s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[10/19 11:35:25     44s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     44s]     PostConditioning Upsizing To Fix DRVs...
[10/19 11:35:25     44s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 13998820156670674359 17824752275869952356
[10/19 11:35:25     44s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[10/19 11:35:25     44s]         delay calculator: calls=13481, total_wall_time=0.664s, mean_wall_time=0.049ms
[10/19 11:35:25     44s]         legalizer: calls=1552, total_wall_time=0.026s, mean_wall_time=0.017ms
[10/19 11:35:25     44s]         steiner router: calls=11657, total_wall_time=0.166s, mean_wall_time=0.014ms
[10/19 11:35:25     44s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[10/19 11:35:25     44s]       CCOpt-PostConditioning: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[10/19 11:35:25     44s]       
[10/19 11:35:25     44s]       Statistics: Fix DRVs (initial upsizing):
[10/19 11:35:25     44s]       ========================================
[10/19 11:35:25     44s]       
[10/19 11:35:25     44s]       Cell changes by Net Type:
[10/19 11:35:25     44s]       
[10/19 11:35:25     44s]       -------------------------------------------------------------------------------------------------
[10/19 11:35:25     44s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[10/19 11:35:25     44s]       -------------------------------------------------------------------------------------------------
[10/19 11:35:25     44s]       top                0            0           0            0                    0                0
[10/19 11:35:25     44s]       trunk              0            0           0            0                    0                0
[10/19 11:35:25     44s]       leaf               0            0           0            0                    0                0
[10/19 11:35:25     44s]       -------------------------------------------------------------------------------------------------
[10/19 11:35:25     44s]       Total              0            0           0            0                    0                0
[10/19 11:35:25     44s]       -------------------------------------------------------------------------------------------------
[10/19 11:35:25     44s]       
[10/19 11:35:25     44s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/19 11:35:25     44s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/19 11:35:25     44s]       
[10/19 11:35:25     44s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[10/19 11:35:25     44s]         cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:25     44s]         sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:25     44s]         misc counts      : r=1, pp=0
[10/19 11:35:25     44s]         cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:25     44s]         cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:25     44s]         sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:25     44s]         wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.671pF, total=0.874pF
[10/19 11:35:25     44s]         wire lengths     : top=0.000um, trunk=1313.300um, leaf=3451.800um, total=4765.100um
[10/19 11:35:25     44s]         hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2117.450um, total=2791.850um
[10/19 11:35:25     44s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[10/19 11:35:25     44s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[10/19 11:35:25     44s]         Trunk : target=4.926ns count=2 avg=0.241ns sd=0.003ns min=0.239ns max=0.243ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:35:25     44s]         Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:25     44s]         Leaf  : target=4.885ns count=15 avg=0.545ns sd=0.051ns min=0.461ns max=0.612ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:35:25     44s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[10/19 11:35:25     44s]          Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:25     44s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 13998820156670674359 17824752275869952356
[10/19 11:35:25     44s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[10/19 11:35:25     44s]         delay calculator: calls=13481, total_wall_time=0.664s, mean_wall_time=0.049ms
[10/19 11:35:25     44s]         legalizer: calls=1552, total_wall_time=0.026s, mean_wall_time=0.017ms
[10/19 11:35:25     44s]         steiner router: calls=11657, total_wall_time=0.166s, mean_wall_time=0.014ms
[10/19 11:35:25     44s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[10/19 11:35:25     44s]         skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150], skew [0.118 vs 0.733]
[10/19 11:35:25     44s]             min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:25     44s]             max path sink: I2/c_st_reg[0]/C
[10/19 11:35:25     44s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[10/19 11:35:25     44s]         skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150], skew [0.118 vs 0.733]
[10/19 11:35:25     44s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:25     44s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     44s]     Recomputing CTS skew targets...
[10/19 11:35:25     44s]     Resolving skew group constraints...
[10/19 11:35:25     44s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/19 11:35:25     44s]     Resolving skew group constraints done.
[10/19 11:35:25     44s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     44s]     PostConditioning Fixing DRVs...
[10/19 11:35:25     44s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 13998820156670674359 17824752275869952356
[10/19 11:35:25     44s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[10/19 11:35:25     44s]         delay calculator: calls=13481, total_wall_time=0.664s, mean_wall_time=0.049ms
[10/19 11:35:25     44s]         legalizer: calls=1552, total_wall_time=0.026s, mean_wall_time=0.017ms
[10/19 11:35:25     44s]         steiner router: calls=11657, total_wall_time=0.166s, mean_wall_time=0.014ms
[10/19 11:35:25     44s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/19 11:35:25     44s]       CCOpt-PostConditioning: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[10/19 11:35:25     44s]       
[10/19 11:35:25     44s]       Statistics: Fix DRVs (cell sizing):
[10/19 11:35:25     44s]       ===================================
[10/19 11:35:25     44s]       
[10/19 11:35:25     44s]       Cell changes by Net Type:
[10/19 11:35:25     44s]       
[10/19 11:35:25     44s]       -------------------------------------------------------------------------------------------------
[10/19 11:35:25     44s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[10/19 11:35:25     44s]       -------------------------------------------------------------------------------------------------
[10/19 11:35:25     44s]       top                0            0           0            0                    0                0
[10/19 11:35:25     44s]       trunk              0            0           0            0                    0                0
[10/19 11:35:25     44s]       leaf               0            0           0            0                    0                0
[10/19 11:35:25     44s]       -------------------------------------------------------------------------------------------------
[10/19 11:35:25     44s]       Total              0            0           0            0                    0                0
[10/19 11:35:25     44s]       -------------------------------------------------------------------------------------------------
[10/19 11:35:25     44s]       
[10/19 11:35:25     44s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/19 11:35:25     44s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/19 11:35:25     44s]       
[10/19 11:35:25     45s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[10/19 11:35:25     45s]         cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:25     45s]         sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:25     45s]         misc counts      : r=1, pp=0
[10/19 11:35:25     45s]         cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:25     45s]         cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:25     45s]         sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:25     45s]         wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.671pF, total=0.874pF
[10/19 11:35:25     45s]         wire lengths     : top=0.000um, trunk=1313.300um, leaf=3451.800um, total=4765.100um
[10/19 11:35:25     45s]         hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2117.450um, total=2791.850um
[10/19 11:35:25     45s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[10/19 11:35:25     45s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[10/19 11:35:25     45s]         Trunk : target=4.926ns count=2 avg=0.241ns sd=0.003ns min=0.239ns max=0.243ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:35:25     45s]         Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:25     45s]         Leaf  : target=4.885ns count=15 avg=0.545ns sd=0.051ns min=0.461ns max=0.612ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:35:25     45s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[10/19 11:35:25     45s]          Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:25     45s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 13998820156670674359 17824752275869952356
[10/19 11:35:25     45s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[10/19 11:35:25     45s]         delay calculator: calls=13481, total_wall_time=0.664s, mean_wall_time=0.049ms
[10/19 11:35:25     45s]         legalizer: calls=1552, total_wall_time=0.026s, mean_wall_time=0.017ms
[10/19 11:35:25     45s]         steiner router: calls=11657, total_wall_time=0.166s, mean_wall_time=0.014ms
[10/19 11:35:25     45s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[10/19 11:35:25     45s]         skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150], skew [0.118 vs 0.733]
[10/19 11:35:25     45s]             min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:25     45s]             max path sink: I2/c_st_reg[0]/C
[10/19 11:35:25     45s]       Skew group summary after 'PostConditioning Fixing DRVs':
[10/19 11:35:25     45s]         skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150], skew [0.118 vs 0.733]
[10/19 11:35:25     45s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:35:25     45s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     45s]     Buffering to fix DRVs...
[10/19 11:35:25     45s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[10/19 11:35:25     45s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/19 11:35:25     45s]     Inserted 0 buffers and inverters.
[10/19 11:35:25     45s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[10/19 11:35:25     45s]     CCOpt-PostConditioning: nets considered: 18, nets tested: 18, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[10/19 11:35:25     45s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[10/19 11:35:25     45s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:25     45s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:25     45s]       misc counts      : r=1, pp=0
[10/19 11:35:25     45s]       cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:25     45s]       cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:25     45s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:25     45s]       wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.671pF, total=0.874pF
[10/19 11:35:25     45s]       wire lengths     : top=0.000um, trunk=1313.300um, leaf=3451.800um, total=4765.100um
[10/19 11:35:25     45s]       hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2117.450um, total=2791.850um
[10/19 11:35:25     45s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[10/19 11:35:25     45s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[10/19 11:35:25     45s]       Trunk : target=4.926ns count=2 avg=0.241ns sd=0.003ns min=0.239ns max=0.243ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:35:25     45s]       Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:25     45s]       Leaf  : target=4.885ns count=15 avg=0.545ns sd=0.051ns min=0.461ns max=0.612ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:35:25     45s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[10/19 11:35:25     45s]        Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:25     45s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 13998820156670674359 17824752275869952356
[10/19 11:35:25     45s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[10/19 11:35:25     45s]       delay calculator: calls=13481, total_wall_time=0.664s, mean_wall_time=0.049ms
[10/19 11:35:25     45s]       legalizer: calls=1552, total_wall_time=0.026s, mean_wall_time=0.017ms
[10/19 11:35:25     45s]       steiner router: calls=11657, total_wall_time=0.166s, mean_wall_time=0.014ms
[10/19 11:35:25     45s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[10/19 11:35:25     45s]       skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
[10/19 11:35:25     45s]           min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:25     45s]           max path sink: I2/c_st_reg[0]/C
[10/19 11:35:25     45s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[10/19 11:35:25     45s]       skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
[10/19 11:35:25     45s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     45s]     
[10/19 11:35:25     45s]     Slew Diagnostics: After DRV fixing
[10/19 11:35:25     45s]     ==================================
[10/19 11:35:25     45s]     
[10/19 11:35:25     45s]     Global Causes:
[10/19 11:35:25     45s]     
[10/19 11:35:25     45s]     -----
[10/19 11:35:25     45s]     Cause
[10/19 11:35:25     45s]     -----
[10/19 11:35:25     45s]       (empty table)
[10/19 11:35:25     45s]     -----
[10/19 11:35:25     45s]     
[10/19 11:35:25     45s]     Top 5 overslews:
[10/19 11:35:25     45s]     
[10/19 11:35:25     45s]     ---------------------------------
[10/19 11:35:25     45s]     Overslew    Causes    Driving Pin
[10/19 11:35:25     45s]     ---------------------------------
[10/19 11:35:25     45s]       (empty table)
[10/19 11:35:25     45s]     ---------------------------------
[10/19 11:35:25     45s]     
[10/19 11:35:25     45s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/19 11:35:25     45s]     
[10/19 11:35:25     45s]     -------------------
[10/19 11:35:25     45s]     Cause    Occurences
[10/19 11:35:25     45s]     -------------------
[10/19 11:35:25     45s]       (empty table)
[10/19 11:35:25     45s]     -------------------
[10/19 11:35:25     45s]     
[10/19 11:35:25     45s]     Violation diagnostics counts from the 0 nodes that have violations:
[10/19 11:35:25     45s]     
[10/19 11:35:25     45s]     -------------------
[10/19 11:35:25     45s]     Cause    Occurences
[10/19 11:35:25     45s]     -------------------
[10/19 11:35:25     45s]       (empty table)
[10/19 11:35:25     45s]     -------------------
[10/19 11:35:25     45s]     
[10/19 11:35:25     45s]     Reconnecting optimized routes...
[10/19 11:35:25     45s]     Reset timing graph...
[10/19 11:35:25     45s] Ignoring AAE DB Resetting ...
[10/19 11:35:25     45s]     Reset timing graph done.
[10/19 11:35:25     45s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     45s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[10/19 11:35:25     45s]     Set dirty flag on 0 instances, 0 nets
[10/19 11:35:25     45s]   PostConditioning done.
[10/19 11:35:25     45s] Net route status summary:
[10/19 11:35:25     45s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=18, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:25     45s]   Non-clock:  1107 (unrouted=706, trialRouted=401, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=706, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:35:25     45s]   Update timing and DAG stats after post-conditioning...
[10/19 11:35:25     45s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     45s]   Clock tree timing engine global stage delay update for dc_wc:setup.late...
[10/19 11:35:25     45s] End AAE Lib Interpolated Model. (MEM=1718.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:25     45s]   Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     45s]   Clock DAG stats after post-conditioning:
[10/19 11:35:25     45s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:25     45s]     sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:25     45s]     misc counts      : r=1, pp=0
[10/19 11:35:25     45s]     cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:25     45s]     cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:25     45s]     sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:25     45s]     wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.671pF, total=0.874pF
[10/19 11:35:25     45s]     wire lengths     : top=0.000um, trunk=1313.300um, leaf=3451.800um, total=4765.100um
[10/19 11:35:25     45s]     hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2117.450um, total=2791.850um
[10/19 11:35:25     45s]   Clock DAG net violations after post-conditioning: none
[10/19 11:35:25     45s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[10/19 11:35:25     45s]     Trunk : target=4.926ns count=2 avg=0.241ns sd=0.003ns min=0.239ns max=0.243ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:35:25     45s]     Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:25     45s]     Leaf  : target=4.885ns count=15 avg=0.545ns sd=0.051ns min=0.461ns max=0.612ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:35:25     45s]   Clock DAG library cell distribution after post-conditioning {count}:
[10/19 11:35:25     45s]      Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:25     45s]   Clock DAG hash after post-conditioning: 13998820156670674359 17824752275869952356
[10/19 11:35:25     45s]   CTS services accumulated run-time stats after post-conditioning:
[10/19 11:35:25     45s]     delay calculator: calls=13499, total_wall_time=0.664s, mean_wall_time=0.049ms
[10/19 11:35:25     45s]     legalizer: calls=1552, total_wall_time=0.026s, mean_wall_time=0.017ms
[10/19 11:35:25     45s]     steiner router: calls=11657, total_wall_time=0.166s, mean_wall_time=0.014ms
[10/19 11:35:25     45s]   Primary reporting skew groups after post-conditioning:
[10/19 11:35:25     45s]     skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
[10/19 11:35:25     45s]         min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:25     45s]         max path sink: I2/c_st_reg[0]/C
[10/19 11:35:25     45s]   Skew group summary after post-conditioning:
[10/19 11:35:25     45s]     skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
[10/19 11:35:25     45s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     45s]   Setting CTS place status to fixed for clock tree and sinks.
[10/19 11:35:25     45s]   numClockCells = 19, numClockCellsFixed = 19, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[10/19 11:35:25     45s]   Post-balance tidy up or trial balance steps...
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Clock DAG stats at end of CTS:
[10/19 11:35:25     45s]   ==============================
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   ----------------------------------------------------------
[10/19 11:35:25     45s]   Cell type                 Count    Area        Capacitance
[10/19 11:35:25     45s]   ----------------------------------------------------------
[10/19 11:35:25     45s]   Buffers                    17      1499.680       0.245
[10/19 11:35:25     45s]   Inverters                   0         0.000       0.000
[10/19 11:35:25     45s]   Integrated Clock Gates      0         0.000       0.000
[10/19 11:35:25     45s]   Discrete Clock Gates        0         0.000       0.000
[10/19 11:35:25     45s]   Clock Logic                 0         0.000       0.000
[10/19 11:35:25     45s]   All                        17      1499.680       0.245
[10/19 11:35:25     45s]   ----------------------------------------------------------
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Clock DAG sink counts at end of CTS:
[10/19 11:35:25     45s]   ====================================
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   -------------------------
[10/19 11:35:25     45s]   Sink type           Count
[10/19 11:35:25     45s]   -------------------------
[10/19 11:35:25     45s]   Regular              147
[10/19 11:35:25     45s]   Enable Latch           0
[10/19 11:35:25     45s]   Load Capacitance       0
[10/19 11:35:25     45s]   Antenna Diode          0
[10/19 11:35:25     45s]   Node Sink              0
[10/19 11:35:25     45s]   Total                147
[10/19 11:35:25     45s]   -------------------------
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Clock DAG wire lengths at end of CTS:
[10/19 11:35:25     45s]   =====================================
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   --------------------
[10/19 11:35:25     45s]   Type     Wire Length
[10/19 11:35:25     45s]   --------------------
[10/19 11:35:25     45s]   Top          0.000
[10/19 11:35:25     45s]   Trunk     1313.300
[10/19 11:35:25     45s]   Leaf      3451.800
[10/19 11:35:25     45s]   Total     4765.100
[10/19 11:35:25     45s]   --------------------
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Clock DAG hp wire lengths at end of CTS:
[10/19 11:35:25     45s]   ========================================
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   -----------------------
[10/19 11:35:25     45s]   Type     hp Wire Length
[10/19 11:35:25     45s]   -----------------------
[10/19 11:35:25     45s]   Top            0.000
[10/19 11:35:25     45s]   Trunk        674.400
[10/19 11:35:25     45s]   Leaf        2117.450
[10/19 11:35:25     45s]   Total       2791.850
[10/19 11:35:25     45s]   -----------------------
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Clock DAG capacitances at end of CTS:
[10/19 11:35:25     45s]   =====================================
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   --------------------------------
[10/19 11:35:25     45s]   Type     Gate     Wire     Total
[10/19 11:35:25     45s]   --------------------------------
[10/19 11:35:25     45s]   Top      0.000    0.000    0.000
[10/19 11:35:25     45s]   Trunk    0.245    0.204    0.449
[10/19 11:35:25     45s]   Leaf     0.956    0.671    1.626
[10/19 11:35:25     45s]   Total    1.201    0.874    2.075
[10/19 11:35:25     45s]   --------------------------------
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Clock DAG sink capacitances at end of CTS:
[10/19 11:35:25     45s]   ==========================================
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   -----------------------------------------------
[10/19 11:35:25     45s]   Total    Average    Std. Dev.    Min      Max
[10/19 11:35:25     45s]   -----------------------------------------------
[10/19 11:35:25     45s]   0.954     0.006       0.000      0.006    0.007
[10/19 11:35:25     45s]   -----------------------------------------------
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Clock DAG net violations at end of CTS:
[10/19 11:35:25     45s]   =======================================
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   None
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Clock DAG primary half-corner transition distribution at end of CTS:
[10/19 11:35:25     45s]   ====================================================================
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/19 11:35:25     45s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[10/19 11:35:25     45s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/19 11:35:25     45s]   Trunk       4.926       2       0.241       0.003      0.239    0.243    {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}          -
[10/19 11:35:25     45s]   Trunk       5.000       1       0.014       0.000      0.014    0.014    {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}          -
[10/19 11:35:25     45s]   Leaf        4.885      15       0.545       0.051      0.461    0.612    {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}         -
[10/19 11:35:25     45s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Clock DAG library cell distribution at end of CTS:
[10/19 11:35:25     45s]   ==================================================
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   -----------------------------------------
[10/19 11:35:25     45s]   Name        Type      Inst     Inst Area 
[10/19 11:35:25     45s]                         Count    (um^2)
[10/19 11:35:25     45s]   -----------------------------------------
[10/19 11:35:25     45s]   BUL5VX16    buffer      2        407.680
[10/19 11:35:25     45s]   BUL5VX4     buffer     15       1092.000
[10/19 11:35:25     45s]   -----------------------------------------
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Clock DAG hash at end of CTS: 13998820156670674359 17824752275869952356
[10/19 11:35:25     45s]   CTS services accumulated run-time stats at end of CTS:
[10/19 11:35:25     45s]     delay calculator: calls=13499, total_wall_time=0.664s, mean_wall_time=0.049ms
[10/19 11:35:25     45s]     legalizer: calls=1552, total_wall_time=0.026s, mean_wall_time=0.017ms
[10/19 11:35:25     45s]     steiner router: calls=11657, total_wall_time=0.166s, mean_wall_time=0.014ms
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Primary reporting skew groups summary at end of CTS:
[10/19 11:35:25     45s]   ====================================================
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/19 11:35:25     45s]   Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[10/19 11:35:25     45s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/19 11:35:25     45s]   dc_wc:setup.late    CLK_ext/cm    1.032     1.150     0.118       0.733         0.009           0.002           1.098        0.037     100% {1.032, 1.150}
[10/19 11:35:25     45s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Skew group summary at end of CTS:
[10/19 11:35:25     45s]   =================================
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/19 11:35:25     45s]   Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[10/19 11:35:25     45s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/19 11:35:25     45s]   dc_wc:setup.late    CLK_ext/cm    1.032     1.150     0.118       0.733         0.009           0.002           1.098        0.037     100% {1.032, 1.150}
[10/19 11:35:25     45s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Found a total of 0 clock tree pins with a slew violation.
[10/19 11:35:25     45s]   
[10/19 11:35:25     45s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     45s] Synthesizing clock trees done.
[10/19 11:35:25     45s] Tidy Up And Update Timing...
[10/19 11:35:25     45s] External - Set all clocks to propagated mode...
[10/19 11:35:25     45s] Innovus updating I/O latencies
[10/19 11:35:25     45s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:35:25     45s] #################################################################################
[10/19 11:35:25     45s] # Design Stage: PreRoute
[10/19 11:35:25     45s] # Design Name: top
[10/19 11:35:25     45s] # Design Mode: 250nm
[10/19 11:35:25     45s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:35:25     45s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:35:25     45s] # Signoff Settings: SI Off 
[10/19 11:35:25     45s] #################################################################################
[10/19 11:35:25     45s] Topological Sorting (REAL = 0:00:00.0, MEM = 1751.5M, InitMEM = 1751.5M)
[10/19 11:35:25     45s] Start delay calculation (fullDC) (1 T). (MEM=1751.48)
[10/19 11:35:25     45s] *** Calculating scaling factor for ls_wc libraries using the default operating condition of each library.
[10/19 11:35:25     45s] End AAE Lib Interpolated Model. (MEM=1751.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:25     45s] Total number of fetched objects 419
[10/19 11:35:25     45s] Total number of fetched objects 419
[10/19 11:35:25     45s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:25     45s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:25     45s] End delay calculation. (MEM=1777.69 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:25     45s] End delay calculation (fullDC). (MEM=1777.69 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:25     45s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1777.7M) ***
[10/19 11:35:25     45s] Setting all clocks to propagated mode.
[10/19 11:35:25     45s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/19 11:35:25     45s] Clock DAG stats after update timingGraph:
[10/19 11:35:25     45s]   cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:35:25     45s]   sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:35:25     45s]   misc counts      : r=1, pp=0
[10/19 11:35:25     45s]   cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:35:25     45s]   cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:35:25     45s]   sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:35:25     45s]   wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.671pF, total=0.874pF
[10/19 11:35:25     45s]   wire lengths     : top=0.000um, trunk=1313.300um, leaf=3451.800um, total=4765.100um
[10/19 11:35:25     45s]   hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2117.450um, total=2791.850um
[10/19 11:35:25     45s] Clock DAG net violations after update timingGraph: none
[10/19 11:35:25     45s] Clock DAG primary half-corner transition distribution after update timingGraph:
[10/19 11:35:25     45s]   Trunk : target=4.926ns count=2 avg=0.241ns sd=0.003ns min=0.239ns max=0.243ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:35:25     45s]   Trunk : target=5.000ns count=1 avg=0.014ns sd=0.000ns min=0.014ns max=0.014ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:35:25     45s]   Leaf  : target=4.885ns count=15 avg=0.545ns sd=0.051ns min=0.461ns max=0.612ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:35:25     45s] Clock DAG library cell distribution after update timingGraph {count}:
[10/19 11:35:25     45s]    Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:35:25     45s] Clock DAG hash after update timingGraph: 13998820156670674359 17824752275869952356
[10/19 11:35:25     45s] CTS services accumulated run-time stats after update timingGraph:
[10/19 11:35:25     45s]   delay calculator: calls=13499, total_wall_time=0.664s, mean_wall_time=0.049ms
[10/19 11:35:25     45s]   legalizer: calls=1552, total_wall_time=0.026s, mean_wall_time=0.017ms
[10/19 11:35:25     45s]   steiner router: calls=11657, total_wall_time=0.166s, mean_wall_time=0.014ms
[10/19 11:35:25     45s] Primary reporting skew groups after update timingGraph:
[10/19 11:35:25     45s]   skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
[10/19 11:35:25     45s]       min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:35:25     45s]       max path sink: I2/c_st_reg[0]/C
[10/19 11:35:25     45s] Skew group summary after update timingGraph:
[10/19 11:35:25     45s]   skew_group CLK_ext/cm: insertion delay [min=1.032, max=1.150, avg=1.098, sd=0.037], skew [0.118 vs 0.733], 100% {1.032, 1.150} (wid=0.018 ws=0.009) (gid=1.134 gs=0.111)
[10/19 11:35:25     45s] Logging CTS constraint violations...
[10/19 11:35:25     45s]   No violations found.
[10/19 11:35:25     45s] Logging CTS constraint violations done.
[10/19 11:35:25     45s] Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/19 11:35:25     45s] Runtime done. (took cpu=0:00:05.3 real=0:00:05.3)
[10/19 11:35:25     45s] Runtime Report Coverage % = 99.6
[10/19 11:35:25     45s] Runtime Summary
[10/19 11:35:25     45s] ===============
[10/19 11:35:25     45s] Clock Runtime:  (68%) Core CTS           3.59 (Init 1.95, Construction 0.31, Implementation 0.98, eGRPC 0.14, PostConditioning 0.05, Other 0.16)
[10/19 11:35:25     45s] Clock Runtime:  (20%) CTS services       1.10 (RefinePlace 0.10, EarlyGlobalClock 0.16, NanoRoute 0.77, ExtractRC 0.07, TimingAnalysis 0.00)
[10/19 11:35:25     45s] Clock Runtime:  (10%) Other CTS          0.56 (Init 0.07, CongRepair/EGR-DP 0.13, TimingUpdate 0.36, Other 0.00)
[10/19 11:35:25     45s] Clock Runtime: (100%) Total              5.25
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s] Runtime Summary:
[10/19 11:35:25     45s] ================
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s] -----------------------------------------------------------------------------------------------------------------
[10/19 11:35:25     45s] wall  % time  children  called  name
[10/19 11:35:25     45s] -----------------------------------------------------------------------------------------------------------------
[10/19 11:35:25     45s] 5.28  100.00    5.28      0       
[10/19 11:35:25     45s] 5.28  100.00    5.25      1     Runtime
[10/19 11:35:25     45s] 0.01    0.17    0.01      1     CCOpt::Phase::Initialization
[10/19 11:35:25     45s] 0.01    0.16    0.01      1       Check Prerequisites
[10/19 11:35:25     45s] 0.01    0.16    0.00      1         Leaving CCOpt scope - CheckPlace
[10/19 11:35:25     45s] 2.00   37.95    2.00      1     CCOpt::Phase::PreparingToBalance
[10/19 11:35:25     45s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[10/19 11:35:25     45s] 0.06    1.22    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[10/19 11:35:25     45s] 0.02    0.47    0.02      1       Legalization setup
[10/19 11:35:25     45s] 0.02    0.31    0.00      2         Leaving CCOpt scope - Initializing placement interface
[10/19 11:35:25     45s] 0.00    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[10/19 11:35:25     45s] 1.91   36.21    0.00      1       Validating CTS configuration
[10/19 11:35:25     45s] 0.00    0.00    0.00      1         Checking module port directions
[10/19 11:35:25     45s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[10/19 11:35:25     45s] 0.01    0.25    0.01      1     Preparing To Balance
[10/19 11:35:25     45s] 0.00    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[10/19 11:35:25     45s] 0.01    0.15    0.00      1       Leaving CCOpt scope - Initializing placement interface
[10/19 11:35:25     45s] 0.55   10.39    0.55      1     CCOpt::Phase::Construction
[10/19 11:35:25     45s] 0.39    7.36    0.39      1       Stage::Clustering
[10/19 11:35:25     45s] 0.19    3.55    0.18      1         Clustering
[10/19 11:35:25     45s] 0.00    0.03    0.00      1           Initialize for clustering
[10/19 11:35:25     45s] 0.00    0.00    0.00      1             Computing optimal clock node locations
[10/19 11:35:25     45s] 0.10    1.82    0.01      1           Bottom-up phase
[10/19 11:35:25     45s] 0.01    0.13    0.00      1             Clock tree timing engine global stage delay update for dc_wc:setup.late
[10/19 11:35:25     45s] 0.08    1.55    0.07      1           Legalizing clock trees
[10/19 11:35:25     45s] 0.05    1.04    0.00      1             Leaving CCOpt scope - ClockRefiner
[10/19 11:35:25     45s] 0.00    0.04    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[10/19 11:35:25     45s] 0.01    0.13    0.00      1             Leaving CCOpt scope - Initializing placement interface
[10/19 11:35:25     45s] 0.01    0.16    0.00      1             Clock tree timing engine global stage delay update for dc_wc:setup.late
[10/19 11:35:25     45s] 0.20    3.79    0.19      1         CongRepair After Initial Clustering
[10/19 11:35:25     45s] 0.16    3.02    0.14      1           Leaving CCOpt scope - Early Global Route
[10/19 11:35:25     45s] 0.07    1.29    0.00      1             Early Global Route - eGR only step
[10/19 11:35:25     45s] 0.07    1.29    0.00      1             Congestion Repair
[10/19 11:35:25     45s] 0.02    0.45    0.00      1           Leaving CCOpt scope - extractRC
[10/19 11:35:25     45s] 0.01    0.15    0.00      1           Clock tree timing engine global stage delay update for dc_wc:setup.late
[10/19 11:35:25     45s] 0.01    0.14    0.01      1       Stage::DRV Fixing
[10/19 11:35:25     45s] 0.00    0.07    0.00      1         Fixing clock tree slew time and max cap violations
[10/19 11:35:25     45s] 0.00    0.07    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[10/19 11:35:25     45s] 0.15    2.89    0.15      1       Stage::Insertion Delay Reduction
[10/19 11:35:25     45s] 0.00    0.04    0.00      1         Removing unnecessary root buffering
[10/19 11:35:25     45s] 0.00    0.04    0.00      1         Removing unconstrained drivers
[10/19 11:35:25     45s] 0.02    0.45    0.00      1         Reducing insertion delay 1
[10/19 11:35:25     45s] 0.00    0.05    0.00      1         Removing longest path buffering
[10/19 11:35:25     45s] 0.12    2.30    0.00      1         Reducing insertion delay 2
[10/19 11:35:25     45s] 1.00   18.86    0.99      1     CCOpt::Phase::Implementation
[10/19 11:35:25     45s] 0.26    4.84    0.25      1       Stage::Reducing Power
[10/19 11:35:25     45s] 0.01    0.27    0.00      1         Improving clock tree routing
[10/19 11:35:25     45s] 0.24    4.49    0.00      1         Reducing clock tree power 1
[10/19 11:35:25     45s] 0.00    0.04    0.00      3           Legalizing clock trees
[10/19 11:35:25     45s] 0.00    0.06    0.00      1         Reducing clock tree power 2
[10/19 11:35:25     45s] 0.07    1.37    0.07      1       Stage::Balancing
[10/19 11:35:25     45s] 0.05    0.89    0.04      1         Approximately balancing fragments step
[10/19 11:35:25     45s] 0.01    0.26    0.00      1           Resolve constraints - Approximately balancing fragments
[10/19 11:35:25     45s] 0.00    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[10/19 11:35:25     45s] 0.00    0.06    0.00      1           Moving gates to improve sub-tree skew
[10/19 11:35:25     45s] 0.02    0.37    0.00      1           Approximately balancing fragments bottom up
[10/19 11:35:25     45s] 0.00    0.06    0.00      1           Approximately balancing fragments, wire and cell delays
[10/19 11:35:25     45s] 0.00    0.08    0.00      1         Improving fragments clock skew
[10/19 11:35:25     45s] 0.01    0.22    0.01      1         Approximately balancing step
[10/19 11:35:25     45s] 0.01    0.11    0.00      1           Resolve constraints - Approximately balancing
[10/19 11:35:25     45s] 0.00    0.06    0.00      1           Approximately balancing, wire and cell delays
[10/19 11:35:25     45s] 0.00    0.05    0.00      1         Fixing clock tree overload
[10/19 11:35:25     45s] 0.00    0.06    0.00      1         Approximately balancing paths
[10/19 11:35:25     45s] 0.65   12.24    0.64      1       Stage::Polishing
[10/19 11:35:25     45s] 0.01    0.13    0.00      1         Clock tree timing engine global stage delay update for dc_wc:setup.late
[10/19 11:35:25     45s] 0.00    0.05    0.00      1         Merging balancing drivers for power
[10/19 11:35:25     45s] 0.00    0.07    0.00      1         Improving clock skew
[10/19 11:35:25     45s] 0.40    7.67    0.39      1         Moving gates to reduce wire capacitance
[10/19 11:35:25     45s] 0.01    0.11    0.00      2           Artificially removing short and long paths
[10/19 11:35:25     45s] 0.09    1.65    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[10/19 11:35:25     45s] 0.00    0.03    0.00      1             Legalizing clock trees
[10/19 11:35:25     45s] 0.15    2.82    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[10/19 11:35:25     45s] 0.00    0.02    0.00      1             Legalizing clock trees
[10/19 11:35:25     45s] 0.05    0.91    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[10/19 11:35:25     45s] 0.00    0.02    0.00      1             Legalizing clock trees
[10/19 11:35:25     45s] 0.10    1.99    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[10/19 11:35:25     45s] 0.00    0.02    0.00      1             Legalizing clock trees
[10/19 11:35:25     45s] 0.10    1.97    0.00      1         Reducing clock tree power 3
[10/19 11:35:25     45s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[10/19 11:35:25     45s] 0.00    0.05    0.00      3           Legalizing clock trees
[10/19 11:35:25     45s] 0.00    0.07    0.00      1         Improving insertion delay
[10/19 11:35:25     45s] 0.12    2.19    0.10      1         Wire Opt OverFix
[10/19 11:35:25     45s] 0.09    1.73    0.09      1           Wire Reduction extra effort
[10/19 11:35:25     45s] 0.00    0.02    0.00      1             Artificially removing short and long paths
[10/19 11:35:25     45s] 0.00    0.05    0.00      1             Global shorten wires A0
[10/19 11:35:25     45s] 0.05    0.91    0.00      2             Move For Wirelength - core
[10/19 11:35:25     45s] 0.00    0.04    0.00      1             Global shorten wires A1
[10/19 11:35:25     45s] 0.02    0.40    0.00      1             Global shorten wires B
[10/19 11:35:25     45s] 0.01    0.23    0.00      1             Move For Wirelength - branch
[10/19 11:35:25     45s] 0.01    0.22    0.01      1           Optimizing orientation
[10/19 11:35:25     45s] 0.01    0.21    0.00      1             FlipOpt
[10/19 11:35:25     45s] 0.02    0.41    0.02      1       Stage::Updating netlist
[10/19 11:35:25     45s] 0.00    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[10/19 11:35:25     45s] 0.01    0.25    0.00      1         Leaving CCOpt scope - ClockRefiner
[10/19 11:35:25     45s] 0.27    5.06    0.25      1     CCOpt::Phase::eGRPC
[10/19 11:35:25     45s] 0.07    1.31    0.07      1       Leaving CCOpt scope - Routing Tools
[10/19 11:35:25     45s] 0.07    1.24    0.00      1         Early Global Route - eGR only step
[10/19 11:35:25     45s] 0.02    0.45    0.00      1       Leaving CCOpt scope - extractRC
[10/19 11:35:25     45s] 0.01    0.15    0.00      1       Leaving CCOpt scope - Initializing placement interface
[10/19 11:35:25     45s] 0.01    0.14    0.01      1       Reset bufferability constraints
[10/19 11:35:25     45s] 0.01    0.14    0.00      1         Clock tree timing engine global stage delay update for dc_wc:setup.late
[10/19 11:35:25     45s] 0.00    0.07    0.00      1       eGRPC Moving buffers
[10/19 11:35:25     45s] 0.00    0.02    0.00      1         Violation analysis
[10/19 11:35:25     45s] 0.09    1.62    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[10/19 11:35:25     45s] 0.00    0.01    0.00      1         Artificially removing long paths
[10/19 11:35:25     45s] 0.00    0.07    0.00      1       eGRPC Fixing DRVs
[10/19 11:35:25     45s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[10/19 11:35:25     45s] 0.01    0.10    0.00      1       Violation analysis
[10/19 11:35:25     45s] 0.00    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[10/19 11:35:25     45s] 0.04    0.69    0.00      1       Leaving CCOpt scope - ClockRefiner
[10/19 11:35:25     45s] 1.00   18.92    0.99      1     CCOpt::Phase::Routing
[10/19 11:35:25     45s] 0.96   18.20    0.90      1       Leaving CCOpt scope - Routing Tools
[10/19 11:35:25     45s] 0.07    1.25    0.00      1         Early Global Route - eGR->Nr High Frequency step
[10/19 11:35:25     45s] 0.77   14.60    0.00      1         NanoRoute
[10/19 11:35:25     45s] 0.06    1.20    0.00      1         Route Remaining Unrouted Nets
[10/19 11:35:25     45s] 0.02    0.44    0.00      1       Leaving CCOpt scope - extractRC
[10/19 11:35:25     45s] 0.01    0.16    0.00      1       Clock tree timing engine global stage delay update for dc_wc:setup.late
[10/19 11:35:25     45s] 0.05    0.94    0.04      1     CCOpt::Phase::PostConditioning
[10/19 11:35:25     45s] 0.01    0.18    0.00      1       Leaving CCOpt scope - Initializing placement interface
[10/19 11:35:25     45s] 0.00    0.00    0.00      1       Reset bufferability constraints
[10/19 11:35:25     45s] 0.00    0.08    0.00      1       PostConditioning Upsizing To Fix DRVs
[10/19 11:35:25     45s] 0.01    0.16    0.00      1       Recomputing CTS skew targets
[10/19 11:35:25     45s] 0.00    0.06    0.00      1       PostConditioning Fixing DRVs
[10/19 11:35:25     45s] 0.00    0.07    0.00      1       Buffering to fix DRVs
[10/19 11:35:25     45s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[10/19 11:35:25     45s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[10/19 11:35:25     45s] 0.01    0.15    0.00      1       Clock tree timing engine global stage delay update for dc_wc:setup.late
[10/19 11:35:25     45s] 0.00    0.09    0.00      1     Post-balance tidy up or trial balance steps
[10/19 11:35:25     45s] 0.37    6.93    0.36      1     Tidy Up And Update Timing
[10/19 11:35:25     45s] 0.36    6.74    0.00      1       External - Set all clocks to propagated mode
[10/19 11:35:25     45s] -----------------------------------------------------------------------------------------------------------------
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/19 11:35:25     45s] Leaving CCOpt scope - Cleaning up placement interface...
[10/19 11:35:25     45s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1758.5M, EPOCH TIME: 1697708125.790526
[10/19 11:35:25     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:147).
[10/19 11:35:25     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     45s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.006, MEM:1661.5M, EPOCH TIME: 1697708125.796225
[10/19 11:35:25     45s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:35:25     45s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.2/0:00:05.3 (1.0), totSession cpu/real = 0:00:45.4/0:00:47.1 (1.0), mem = 1661.5M
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s] =============================================================================================
[10/19 11:35:25     45s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.35-s114_1
[10/19 11:35:25     45s] =============================================================================================
[10/19 11:35:25     45s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:25     45s] ---------------------------------------------------------------------------------------------
[10/19 11:35:25     45s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:25     45s] [ IncrReplace            ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:25     45s] [ EarlyGlobalRoute       ]      5   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.2    0.9
[10/19 11:35:25     45s] [ DetailRoute            ]      1   0:00:00.4  (   6.7 % )     0:00:00.4 /  0:00:00.4    1.0
[10/19 11:35:25     45s] [ ExtractRC              ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[10/19 11:35:25     45s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:25     45s] [ MISC                   ]          0:00:04.4  (  83.7 % )     0:00:04.4 /  0:00:04.4    1.0
[10/19 11:35:25     45s] ---------------------------------------------------------------------------------------------
[10/19 11:35:25     45s]  CTS #1 TOTAL                       0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.2    1.0
[10/19 11:35:25     45s] ---------------------------------------------------------------------------------------------
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s] Synthesizing clock trees with CCOpt done.
[10/19 11:35:25     45s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/19 11:35:25     45s] Type 'man IMPSP-9025' for more detail.
[10/19 11:35:25     45s] Set place::cacheFPlanSiteMark to 0
[10/19 11:35:25     45s] All LLGs are deleted
[10/19 11:35:25     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     45s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1661.5M, EPOCH TIME: 1697708125.802420
[10/19 11:35:25     45s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1661.5M, EPOCH TIME: 1697708125.802489
[10/19 11:35:25     45s] Info: pop threads available for lower-level modules during optimization.
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s] *** Summary of all messages that are not suppressed in this session:
[10/19 11:35:25     45s] Severity  ID               Count  Summary                                  
[10/19 11:35:25     45s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/19 11:35:25     45s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[10/19 11:35:25     45s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[10/19 11:35:25     45s] WARNING   IMPCCOPT-5067    11657  Top layer net attribute %s for net %s is...
[10/19 11:35:25     45s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[10/19 11:35:25     45s] WARNING   IMPPSP-1003         24  Found use of '%s'. This will continue to...
[10/19 11:35:25     45s] *** Message Summary: 11688 warning(s), 0 error(s)
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s] *** ccopt_design #1 [finish] : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:00:45.4/0:00:47.1 (1.0), mem = 1661.5M
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s] =============================================================================================
[10/19 11:35:25     45s]  Final TAT Report : ccopt_design #1                                             21.35-s114_1
[10/19 11:35:25     45s] =============================================================================================
[10/19 11:35:25     45s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:25     45s] ---------------------------------------------------------------------------------------------
[10/19 11:35:25     45s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:25     45s] [ IncrReplace            ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:25     45s] [ CTS                    ]      1   0:00:04.8  (  89.5 % )     0:00:05.3 /  0:00:05.2    1.0
[10/19 11:35:25     45s] [ EarlyGlobalRoute       ]      5   0:00:00.3  (   4.8 % )     0:00:00.3 /  0:00:00.2    0.9
[10/19 11:35:25     45s] [ ExtractRC              ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[10/19 11:35:25     45s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:25     45s] [ MISC                   ]          0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:25     45s] ---------------------------------------------------------------------------------------------
[10/19 11:35:25     45s]  ccopt_design #1 TOTAL              0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.3    1.0
[10/19 11:35:25     45s] ---------------------------------------------------------------------------------------------
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s] #% End ccopt_design (date=10/19 11:35:25, total cpu=0:00:05.3, real=0:00:05.0, peak res=1386.8M, current mem=1343.9M)
[10/19 11:35:25     45s] <CMD> optDesign -postCTS -outDir ../reports/par/timingReports/opt_design/
[10/19 11:35:25     45s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1343.9M, totSessionCpu=0:00:45 **
[10/19 11:35:25     45s] *** optDesign #1 [begin] : totSession cpu/real = 0:00:45.4/0:00:47.2 (1.0), mem = 1661.5M
[10/19 11:35:25     45s] Info: 1 threads available for lower-level modules during optimization.
[10/19 11:35:25     45s] GigaOpt running with 1 threads.
[10/19 11:35:25     45s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:45.4/0:00:47.2 (1.0), mem = 1661.5M
[10/19 11:35:25     45s] **INFO: User settings:
[10/19 11:35:25     45s] setDesignMode -process                       250
[10/19 11:35:25     45s] setExtractRCMode -coupling_c_th              3
[10/19 11:35:25     45s] setExtractRCMode -engine                     preRoute
[10/19 11:35:25     45s] setExtractRCMode -relative_c_th              0.03
[10/19 11:35:25     45s] setExtractRCMode -total_c_th                 5
[10/19 11:35:25     45s] setDelayCalMode -enable_high_fanout          true
[10/19 11:35:25     45s] setDelayCalMode -engine                      aae
[10/19 11:35:25     45s] setDelayCalMode -ignoreNetLoad               false
[10/19 11:35:25     45s] setDelayCalMode -socv_accuracy_mode          low
[10/19 11:35:25     45s] setOptMode -activeHoldViews                  { av_bc }
[10/19 11:35:25     45s] setOptMode -activeSetupViews                 { av_wc }
[10/19 11:35:25     45s] setOptMode -autoSetupViews                   { av_wc}
[10/19 11:35:25     45s] setOptMode -autoTDGRSetupViews               { av_wc}
[10/19 11:35:25     45s] setOptMode -checkRoutingCongestion           true
[10/19 11:35:25     45s] setOptMode -clkGateAware                     false
[10/19 11:35:25     45s] setOptMode -drcMargin                        0
[10/19 11:35:25     45s] setOptMode -effort                           high
[10/19 11:35:25     45s] setOptMode -fixDrc                           true
[10/19 11:35:25     45s] setOptMode -fixFanoutLoad                    true
[10/19 11:35:25     45s] setOptMode -optimizeFF                       true
[10/19 11:35:25     45s] setOptMode -preserveAllSequential            false
[10/19 11:35:25     45s] setOptMode -setupTargetSlack                 0
[10/19 11:35:25     45s] setOptMode -timeDesignCompressReports        false
[10/19 11:35:25     45s] setOptMode -usefulSkew                       true
[10/19 11:35:25     45s] setOptMode -usefulSkewCCOpt                  extreme
[10/19 11:35:25     45s] setPlaceMode -place_detail_preroute_as_obs   {}
[10/19 11:35:25     45s] setPlaceMode -place_global_clock_gate_aware  true
[10/19 11:35:25     45s] setPlaceMode -place_global_cong_effort       high
[10/19 11:35:25     45s] setPlaceMode -place_global_place_io_pins     false
[10/19 11:35:25     45s] setAnalysisMode -checkType                   setup
[10/19 11:35:25     45s] setAnalysisMode -clkSrcPath                  true
[10/19 11:35:25     45s] setAnalysisMode -clockPropagation            sdcControl
[10/19 11:35:25     45s] setAnalysisMode -usefulSkew                  true
[10/19 11:35:25     45s] setRouteMode -earlyGlobalMaxRouteLayer       3
[10/19 11:35:25     45s] setRouteMode -earlyGlobalMinRouteLayer       1
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/19 11:35:25     45s] Need call spDPlaceInit before registerPrioInstLoc.
[10/19 11:35:25     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:1671.1M, EPOCH TIME: 1697708125.882225
[10/19 11:35:25     45s] Processing tracks to init pin-track alignment.
[10/19 11:35:25     45s] z: 2, totalTracks: 1
[10/19 11:35:25     45s] z: 4, totalTracks: 1
[10/19 11:35:25     45s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:25     45s] All LLGs are deleted
[10/19 11:35:25     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1671.1M, EPOCH TIME: 1697708125.885706
[10/19 11:35:25     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1671.1M, EPOCH TIME: 1697708125.886154
[10/19 11:35:25     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1671.1M, EPOCH TIME: 1697708125.886412
[10/19 11:35:25     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     45s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1671.1M, EPOCH TIME: 1697708125.886609
[10/19 11:35:25     45s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:25     45s] Core basic site is core_l_5v
[10/19 11:35:25     45s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1671.1M, EPOCH TIME: 1697708125.893953
[10/19 11:35:25     45s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:25     45s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:25     45s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1671.1M, EPOCH TIME: 1697708125.894228
[10/19 11:35:25     45s] Fast DP-INIT is on for default
[10/19 11:35:25     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:25     45s] Atter site array init, number of instance map data is 0.
[10/19 11:35:25     45s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1671.1M, EPOCH TIME: 1697708125.895378
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:25     45s] OPERPROF:     Starting CMU at level 3, MEM:1671.1M, EPOCH TIME: 1697708125.895615
[10/19 11:35:25     45s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1671.1M, EPOCH TIME: 1697708125.895977
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:25     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1671.1M, EPOCH TIME: 1697708125.896082
[10/19 11:35:25     45s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1671.1M, EPOCH TIME: 1697708125.896120
[10/19 11:35:25     45s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1671.1M, EPOCH TIME: 1697708125.896159
[10/19 11:35:25     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1671.1MB).
[10/19 11:35:25     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1671.1M, EPOCH TIME: 1697708125.896282
[10/19 11:35:25     45s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1671.1M, EPOCH TIME: 1697708125.896378
[10/19 11:35:25     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:25     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:25     45s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:1671.1M, EPOCH TIME: 1697708125.898470
[10/19 11:35:25     45s] 
[10/19 11:35:25     45s] Creating Lib Analyzer ...
[10/19 11:35:25     45s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:25     45s] Total number of usable inverters from Lib Analyzer: 10 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX8 INCL5VX16 INL5VX16)
[10/19 11:35:25     45s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:25     45s] 
[10/19 11:35:27     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.1 mem=1693.1M
[10/19 11:35:27     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.1 mem=1693.1M
[10/19 11:35:27     47s] Creating Lib Analyzer, finished. 
[10/19 11:35:27     47s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1367.6M, totSessionCpu=0:00:47 **
[10/19 11:35:27     47s] *** optDesign -postCTS ***
[10/19 11:35:27     47s] DRC Margin: user margin 0.0; extra margin 0.2
[10/19 11:35:27     47s] Hold Target Slack: user slack 0
[10/19 11:35:27     47s] Setup Target Slack: user slack 0; extra slack 0.0
[10/19 11:35:27     47s] setUsefulSkewMode -ecoRoute false
[10/19 11:35:27     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1693.1M, EPOCH TIME: 1697708127.524419
[10/19 11:35:27     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:27     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:27     47s] 
[10/19 11:35:27     47s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:27     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1693.1M, EPOCH TIME: 1697708127.529952
[10/19 11:35:27     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:27     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:27     47s] 
[10/19 11:35:27     47s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:27     47s] Deleting Lib Analyzer.
[10/19 11:35:27     47s] 
[10/19 11:35:27     47s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:27     47s] Multi-VT timing optimization disabled based on library information.
[10/19 11:35:27     47s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:35:27     47s] 
[10/19 11:35:27     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:27     47s] Summary for sequential cells identification: 
[10/19 11:35:27     47s]   Identified SBFF number: 64
[10/19 11:35:27     47s]   Identified MBFF number: 0
[10/19 11:35:27     47s]   Identified SB Latch number: 0
[10/19 11:35:27     47s]   Identified MB Latch number: 0
[10/19 11:35:27     47s]   Not identified SBFF number: 0
[10/19 11:35:27     47s]   Not identified MBFF number: 0
[10/19 11:35:27     47s]   Not identified SB Latch number: 0
[10/19 11:35:27     47s]   Not identified MB Latch number: 0
[10/19 11:35:27     47s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:27     47s]  Visiting view : av_wc
[10/19 11:35:27     47s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:27     47s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:27     47s]  Visiting view : av_bc
[10/19 11:35:27     47s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:27     47s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:27     47s] TLC MultiMap info (StdDelay):
[10/19 11:35:27     47s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:35:27     47s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:35:27     47s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:35:27     47s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:35:27     47s]  Setting StdDelay to: 184.6ps
[10/19 11:35:27     47s] 
[10/19 11:35:27     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:27     47s] 
[10/19 11:35:27     47s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:27     47s] 
[10/19 11:35:27     47s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:27     47s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1693.1M, EPOCH TIME: 1697708127.600526
[10/19 11:35:27     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:27     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:27     47s] All LLGs are deleted
[10/19 11:35:27     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:27     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:27     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1693.1M, EPOCH TIME: 1697708127.600639
[10/19 11:35:27     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1693.1M, EPOCH TIME: 1697708127.600688
[10/19 11:35:27     47s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1687.1M, EPOCH TIME: 1697708127.601464
[10/19 11:35:27     47s] Start to check current routing status for nets...
[10/19 11:35:27     47s] All nets are already routed correctly.
[10/19 11:35:27     47s] End to check current routing status for nets (mem=1687.1M)
[10/19 11:35:27     47s] 
[10/19 11:35:27     47s] Creating Lib Analyzer ...
[10/19 11:35:27     47s] 
[10/19 11:35:27     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:27     47s] Summary for sequential cells identification: 
[10/19 11:35:27     47s]   Identified SBFF number: 64
[10/19 11:35:27     47s]   Identified MBFF number: 0
[10/19 11:35:27     47s]   Identified SB Latch number: 0
[10/19 11:35:27     47s]   Identified MB Latch number: 0
[10/19 11:35:27     47s]   Not identified SBFF number: 0
[10/19 11:35:27     47s]   Not identified MBFF number: 0
[10/19 11:35:27     47s]   Not identified SB Latch number: 0
[10/19 11:35:27     47s]   Not identified MB Latch number: 0
[10/19 11:35:27     47s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:27     47s]  Visiting view : av_wc
[10/19 11:35:27     47s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:27     47s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:27     47s]  Visiting view : av_bc
[10/19 11:35:27     47s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:27     47s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:27     47s] TLC MultiMap info (StdDelay):
[10/19 11:35:27     47s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:35:27     47s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:35:27     47s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:35:27     47s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:35:27     47s]  Setting StdDelay to: 184.6ps
[10/19 11:35:27     47s] 
[10/19 11:35:27     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:27     47s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:27     47s] Total number of usable inverters from Lib Analyzer: 9 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX16 INL5VX16)
[10/19 11:35:27     47s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:27     47s] 
[10/19 11:35:28     48s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:48.6 mem=1693.1M
[10/19 11:35:28     48s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:48.6 mem=1693.1M
[10/19 11:35:28     48s] Creating Lib Analyzer, finished. 
[10/19 11:35:28     48s] #optDebug: Start CG creation (mem=1721.7M)
[10/19 11:35:28     48s]  ...initializing CG  maxDriveDist 5822.057000 stdCellHgt 10.400000 defLenToSkip 72.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 582.205000 
[10/19 11:35:29     48s] (cpu=0:00:00.1, mem=1781.1M)
[10/19 11:35:29     48s]  ...processing cgPrt (cpu=0:00:00.1, mem=1781.1M)
[10/19 11:35:29     48s]  ...processing cgEgp (cpu=0:00:00.1, mem=1781.1M)
[10/19 11:35:29     48s]  ...processing cgPbk (cpu=0:00:00.1, mem=1781.1M)
[10/19 11:35:29     48s]  ...processing cgNrb(cpu=0:00:00.1, mem=1781.1M)
[10/19 11:35:29     48s]  ...processing cgObs (cpu=0:00:00.1, mem=1781.1M)
[10/19 11:35:29     48s]  ...processing cgCon (cpu=0:00:00.1, mem=1781.1M)
[10/19 11:35:29     48s]  ...processing cgPdm (cpu=0:00:00.1, mem=1781.1M)
[10/19 11:35:29     48s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1781.1M)
[10/19 11:35:29     48s] Compute RC Scale Done ...
[10/19 11:35:29     48s] All LLGs are deleted
[10/19 11:35:29     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1771.6M, EPOCH TIME: 1697708129.036538
[10/19 11:35:29     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1771.6M, EPOCH TIME: 1697708129.036835
[10/19 11:35:29     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1771.6M, EPOCH TIME: 1697708129.036971
[10/19 11:35:29     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1771.6M, EPOCH TIME: 1697708129.037136
[10/19 11:35:29     48s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:29     48s] Core basic site is core_l_5v
[10/19 11:35:29     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1771.6M, EPOCH TIME: 1697708129.041898
[10/19 11:35:29     48s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:29     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:29     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1771.6M, EPOCH TIME: 1697708129.042093
[10/19 11:35:29     48s] Fast DP-INIT is on for default
[10/19 11:35:29     48s] Atter site array init, number of instance map data is 0.
[10/19 11:35:29     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1771.6M, EPOCH TIME: 1697708129.042947
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:29     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1771.6M, EPOCH TIME: 1697708129.043308
[10/19 11:35:29     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:29     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] Starting delay calculation for Setup views
[10/19 11:35:29     48s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:35:29     48s] #################################################################################
[10/19 11:35:29     48s] # Design Stage: PreRoute
[10/19 11:35:29     48s] # Design Name: top
[10/19 11:35:29     48s] # Design Mode: 250nm
[10/19 11:35:29     48s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:35:29     48s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:35:29     48s] # Signoff Settings: SI Off 
[10/19 11:35:29     48s] #################################################################################
[10/19 11:35:29     48s] Calculate delays in BcWc mode...
[10/19 11:35:29     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 1781.1M, InitMEM = 1781.1M)
[10/19 11:35:29     48s] Start delay calculation (fullDC) (1 T). (MEM=1781.08)
[10/19 11:35:29     48s] End AAE Lib Interpolated Model. (MEM=1781.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:29     48s] Total number of fetched objects 419
[10/19 11:35:29     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:29     48s] End delay calculation. (MEM=1765.08 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:29     48s] End delay calculation (fullDC). (MEM=1765.08 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:29     48s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1765.1M) ***
[10/19 11:35:29     48s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:48.9 mem=1765.1M)
[10/19 11:35:29     48s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 184.703 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   496   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1780.3M, EPOCH TIME: 1697708129.306003
[10/19 11:35:29     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:29     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1780.3M, EPOCH TIME: 1697708129.311581
[10/19 11:35:29     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:29     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] Density: 79.862%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1413.2M, totSessionCpu=0:00:49 **
[10/19 11:35:29     48s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:00:48.9/0:00:50.6 (1.0), mem = 1740.3M
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s] =============================================================================================
[10/19 11:35:29     48s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.35-s114_1
[10/19 11:35:29     48s] =============================================================================================
[10/19 11:35:29     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:29     48s] ---------------------------------------------------------------------------------------------
[10/19 11:35:29     48s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:29     48s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[10/19 11:35:29     48s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[10/19 11:35:29     48s] [ CellServerInit         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.1
[10/19 11:35:29     48s] [ LibAnalyzerInit        ]      2   0:00:02.9  (  83.7 % )     0:00:02.9 /  0:00:02.9    1.0
[10/19 11:35:29     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:29     48s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[10/19 11:35:29     48s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:29     48s] [ TimingUpdate           ]      1   0:00:00.1  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:35:29     48s] [ FullDelayCalc          ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:29     48s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:29     48s] [ MISC                   ]          0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.2    0.9
[10/19 11:35:29     48s] ---------------------------------------------------------------------------------------------
[10/19 11:35:29     48s]  InitOpt #1 TOTAL                   0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[10/19 11:35:29     48s] ---------------------------------------------------------------------------------------------
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s] ** INFO : this run is activating 'allEndPoints' option
[10/19 11:35:29     48s] ** INFO : the automation is 'placeOptPostCts'
[10/19 11:35:29     48s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:29     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.9 mem=1740.3M
[10/19 11:35:29     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:1740.3M, EPOCH TIME: 1697708129.316199
[10/19 11:35:29     48s] Processing tracks to init pin-track alignment.
[10/19 11:35:29     48s] z: 2, totalTracks: 1
[10/19 11:35:29     48s] z: 4, totalTracks: 1
[10/19 11:35:29     48s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:29     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1740.3M, EPOCH TIME: 1697708129.318821
[10/19 11:35:29     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:35:29     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1740.3M, EPOCH TIME: 1697708129.323715
[10/19 11:35:29     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1740.3M, EPOCH TIME: 1697708129.323775
[10/19 11:35:29     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1740.3M, EPOCH TIME: 1697708129.323820
[10/19 11:35:29     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1740.3MB).
[10/19 11:35:29     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.008, MEM:1740.3M, EPOCH TIME: 1697708129.323948
[10/19 11:35:29     48s] InstCnt mismatch: prevInstCnt = 388, ttlInstCnt = 405
[10/19 11:35:29     48s] TotalInstCnt at PhyDesignMc Initialization: 405
[10/19 11:35:29     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.9 mem=1740.3M
[10/19 11:35:29     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1740.3M, EPOCH TIME: 1697708129.324483
[10/19 11:35:29     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:29     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:1740.3M, EPOCH TIME: 1697708129.326765
[10/19 11:35:29     48s] TotalInstCnt at PhyDesignMc Destruction: 405
[10/19 11:35:29     48s] OPTC: m1 20.0 20.0
[10/19 11:35:29     48s] #optDebug: fT-E <X 2 0 0 1>
[10/19 11:35:29     48s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 369.2
[10/19 11:35:29     48s] Begin: GigaOpt Route Type Constraints Refinement
[10/19 11:35:29     48s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:49.0/0:00:50.7 (1.0), mem = 1740.3M
[10/19 11:35:29     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.9
[10/19 11:35:29     48s] ### Creating RouteCongInterface, started
[10/19 11:35:29     48s] {MMLU 17 419 419}
[10/19 11:35:29     48s] ### Creating LA Mngr. totSessionCpu=0:00:49.0 mem=1740.3M
[10/19 11:35:29     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.0 mem=1740.3M
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s] #optDebug: {0, 1.000}
[10/19 11:35:29     48s] ### Creating RouteCongInterface, finished
[10/19 11:35:29     48s] Updated routing constraints on 0 nets.
[10/19 11:35:29     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.9
[10/19 11:35:29     48s] Bottom Preferred Layer:
[10/19 11:35:29     48s] +-------------+------------+------------+----------+
[10/19 11:35:29     48s] |    Layer    |     DB     |    CLK     |   Rule   |
[10/19 11:35:29     48s] +-------------+------------+------------+----------+
[10/19 11:35:29     48s] | MET1 (z=1)  |        401 |          0 | default  |
[10/19 11:35:29     48s] | MET3 (z=3)  |          0 |         18 | default  |
[10/19 11:35:29     48s] +-------------+------------+------------+----------+
[10/19 11:35:29     48s] Via Pillar Rule:
[10/19 11:35:29     48s]     None
[10/19 11:35:29     48s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:49.0/0:00:50.7 (1.0), mem = 1740.3M
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s] =============================================================================================
[10/19 11:35:29     48s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.35-s114_1
[10/19 11:35:29     48s] =============================================================================================
[10/19 11:35:29     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:29     48s] ---------------------------------------------------------------------------------------------
[10/19 11:35:29     48s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  70.8 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:29     48s] [ MISC                   ]          0:00:00.0  (  29.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:29     48s] ---------------------------------------------------------------------------------------------
[10/19 11:35:29     48s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:29     48s] ---------------------------------------------------------------------------------------------
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s] End: GigaOpt Route Type Constraints Refinement
[10/19 11:35:29     48s] *** Starting optimizing excluded clock nets MEM= 1740.3M) ***
[10/19 11:35:29     48s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1740.3M) ***
[10/19 11:35:29     48s] *** Starting optimizing excluded clock nets MEM= 1740.3M) ***
[10/19 11:35:29     48s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1740.3M) ***
[10/19 11:35:29     48s] Info: Done creating the CCOpt slew target map.
[10/19 11:35:29     48s] Begin: GigaOpt high fanout net optimization
[10/19 11:35:29     48s] GigaOpt HFN: use maxLocalDensity 1.2
[10/19 11:35:29     48s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[10/19 11:35:29     48s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:49.0/0:00:50.7 (1.0), mem = 1740.3M
[10/19 11:35:29     48s] Info: 18 nets with fixed/cover wires excluded.
[10/19 11:35:29     48s] Info: 18 clock nets excluded from IPO operation.
[10/19 11:35:29     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.10
[10/19 11:35:29     48s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:29     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.0 mem=1740.3M
[10/19 11:35:29     48s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/19 11:35:29     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:1740.3M, EPOCH TIME: 1697708129.373495
[10/19 11:35:29     48s] Processing tracks to init pin-track alignment.
[10/19 11:35:29     48s] z: 2, totalTracks: 1
[10/19 11:35:29     48s] z: 4, totalTracks: 1
[10/19 11:35:29     48s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:29     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1740.3M, EPOCH TIME: 1697708129.376378
[10/19 11:35:29     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:35:29     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1740.3M, EPOCH TIME: 1697708129.381660
[10/19 11:35:29     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1740.3M, EPOCH TIME: 1697708129.381714
[10/19 11:35:29     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1740.3M, EPOCH TIME: 1697708129.381764
[10/19 11:35:29     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1740.3MB).
[10/19 11:35:29     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1740.3M, EPOCH TIME: 1697708129.381897
[10/19 11:35:29     48s] TotalInstCnt at PhyDesignMc Initialization: 405
[10/19 11:35:29     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.0 mem=1740.3M
[10/19 11:35:29     48s] ### Creating RouteCongInterface, started
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[10/19 11:35:29     48s] 
[10/19 11:35:29     48s] #optDebug: {0, 1.000}
[10/19 11:35:29     48s] ### Creating RouteCongInterface, finished
[10/19 11:35:29     48s] ### Creating LA Mngr. totSessionCpu=0:00:49.0 mem=1740.3M
[10/19 11:35:29     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.0 mem=1740.3M
[10/19 11:35:29     49s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/19 11:35:29     49s] Total-nets :: 419, Stn-nets :: 0, ratio :: 0 %, Total-len 59127.3, Stn-len 0
[10/19 11:35:29     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1778.5M, EPOCH TIME: 1697708129.513452
[10/19 11:35:29     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:29     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1740.5M, EPOCH TIME: 1697708129.516071
[10/19 11:35:29     49s] TotalInstCnt at PhyDesignMc Destruction: 405
[10/19 11:35:29     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.10
[10/19 11:35:29     49s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:49.1/0:00:50.8 (1.0), mem = 1740.5M
[10/19 11:35:29     49s] 
[10/19 11:35:29     49s] =============================================================================================
[10/19 11:35:29     49s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.35-s114_1
[10/19 11:35:29     49s] =============================================================================================
[10/19 11:35:29     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:29     49s] ---------------------------------------------------------------------------------------------
[10/19 11:35:29     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:29     49s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.0    1.0
[10/19 11:35:29     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:29     49s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:29     49s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:29     49s] [ MISC                   ]          0:00:00.1  (  91.7 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:29     49s] ---------------------------------------------------------------------------------------------
[10/19 11:35:29     49s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:29     49s] ---------------------------------------------------------------------------------------------
[10/19 11:35:29     49s] 
[10/19 11:35:29     49s] GigaOpt HFN: restore maxLocalDensity to 0.98
[10/19 11:35:29     49s] End: GigaOpt high fanout net optimization
[10/19 11:35:29     49s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:35:29     49s] Deleting Lib Analyzer.
[10/19 11:35:29     49s] Begin: GigaOpt Global Optimization
[10/19 11:35:29     49s] *info: use new DP (enabled)
[10/19 11:35:29     49s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[10/19 11:35:29     49s] Info: 18 nets with fixed/cover wires excluded.
[10/19 11:35:29     49s] Info: 18 clock nets excluded from IPO operation.
[10/19 11:35:29     49s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:49.2/0:00:50.9 (1.0), mem = 1740.5M
[10/19 11:35:29     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.11
[10/19 11:35:29     49s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:29     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.2 mem=1740.5M
[10/19 11:35:29     49s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/19 11:35:29     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1740.5M, EPOCH TIME: 1697708129.557958
[10/19 11:35:29     49s] Processing tracks to init pin-track alignment.
[10/19 11:35:29     49s] z: 2, totalTracks: 1
[10/19 11:35:29     49s] z: 4, totalTracks: 1
[10/19 11:35:29     49s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:29     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1740.5M, EPOCH TIME: 1697708129.561071
[10/19 11:35:29     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:29     49s] 
[10/19 11:35:29     49s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:29     49s] 
[10/19 11:35:29     49s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:35:29     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1740.5M, EPOCH TIME: 1697708129.566493
[10/19 11:35:29     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1740.5M, EPOCH TIME: 1697708129.566549
[10/19 11:35:29     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1740.5M, EPOCH TIME: 1697708129.566592
[10/19 11:35:29     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1740.5MB).
[10/19 11:35:29     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1740.5M, EPOCH TIME: 1697708129.566726
[10/19 11:35:29     49s] TotalInstCnt at PhyDesignMc Initialization: 405
[10/19 11:35:29     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.2 mem=1740.5M
[10/19 11:35:29     49s] ### Creating RouteCongInterface, started
[10/19 11:35:29     49s] 
[10/19 11:35:29     49s] Creating Lib Analyzer ...
[10/19 11:35:29     49s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:29     49s] Total number of usable inverters from Lib Analyzer: 9 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX16 INL5VX16)
[10/19 11:35:29     49s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:29     49s] 
[10/19 11:35:30     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.5 mem=1756.5M
[10/19 11:35:30     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:50.5 mem=1756.5M
[10/19 11:35:30     50s] Creating Lib Analyzer, finished. 
[10/19 11:35:30     50s] 
[10/19 11:35:30     50s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[10/19 11:35:30     50s] 
[10/19 11:35:30     50s] #optDebug: {0, 1.000}
[10/19 11:35:30     50s] ### Creating RouteCongInterface, finished
[10/19 11:35:30     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.5 mem=1756.5M
[10/19 11:35:30     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.5 mem=1756.5M
[10/19 11:35:31     50s] *info: 18 clock nets excluded
[10/19 11:35:31     50s] *info: 120 no-driver nets excluded.
[10/19 11:35:31     50s] *info: 18 nets with fixed/cover wires excluded.
[10/19 11:35:31     50s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1822.7M, EPOCH TIME: 1697708131.086623
[10/19 11:35:31     50s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1823.7M, EPOCH TIME: 1697708131.086880
[10/19 11:35:31     50s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[10/19 11:35:31     50s] +--------+--------+---------+------------+--------+----------+---------+---------------------------------+
[10/19 11:35:31     50s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
[10/19 11:35:31     50s] +--------+--------+---------+------------+--------+----------+---------+---------------------------------+
[10/19 11:35:31     50s] |   0.000|   0.000|   79.86%|   0:00:00.0| 1823.7M|     av_wc|       NA| NA                              |
[10/19 11:35:31     50s] +--------+--------+---------+------------+--------+----------+---------+---------------------------------+
[10/19 11:35:31     50s] 
[10/19 11:35:31     50s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1823.7M) ***
[10/19 11:35:31     50s] 
[10/19 11:35:31     50s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1823.7M) ***
[10/19 11:35:31     50s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[10/19 11:35:31     50s] Total-nets :: 419, Stn-nets :: 0, ratio :: 0 %, Total-len 59127.3, Stn-len 0
[10/19 11:35:31     50s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1804.7M, EPOCH TIME: 1697708131.218275
[10/19 11:35:31     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[10/19 11:35:31     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:31     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:31     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:31     50s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:1764.7M, EPOCH TIME: 1697708131.221694
[10/19 11:35:31     50s] TotalInstCnt at PhyDesignMc Destruction: 405
[10/19 11:35:31     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.11
[10/19 11:35:31     50s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:50.8/0:00:52.6 (1.0), mem = 1764.7M
[10/19 11:35:31     50s] 
[10/19 11:35:31     50s] =============================================================================================
[10/19 11:35:31     50s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.35-s114_1
[10/19 11:35:31     50s] =============================================================================================
[10/19 11:35:31     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:31     50s] ---------------------------------------------------------------------------------------------
[10/19 11:35:31     50s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:35:31     50s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  80.8 % )     0:00:01.3 /  0:00:01.3    1.0
[10/19 11:35:31     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:31     50s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:35:31     50s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:31     50s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.4 /  0:00:01.4    1.0
[10/19 11:35:31     50s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:31     50s] [ TransformInit          ]      1   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:31     50s] [ MISC                   ]          0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.2    1.1
[10/19 11:35:31     50s] ---------------------------------------------------------------------------------------------
[10/19 11:35:31     50s]  GlobalOpt #1 TOTAL                 0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[10/19 11:35:31     50s] ---------------------------------------------------------------------------------------------
[10/19 11:35:31     50s] 
[10/19 11:35:31     50s] End: GigaOpt Global Optimization
[10/19 11:35:31     50s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:35:31     50s] Deleting Lib Analyzer.
[10/19 11:35:31     50s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[10/19 11:35:31     50s] Info: 18 nets with fixed/cover wires excluded.
[10/19 11:35:31     50s] Info: 18 clock nets excluded from IPO operation.
[10/19 11:35:31     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.8 mem=1764.7M
[10/19 11:35:31     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.8 mem=1764.7M
[10/19 11:35:31     50s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/19 11:35:31     50s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:31     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.8 mem=1821.9M
[10/19 11:35:31     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:1821.9M, EPOCH TIME: 1697708131.244209
[10/19 11:35:31     50s] Processing tracks to init pin-track alignment.
[10/19 11:35:31     50s] z: 2, totalTracks: 1
[10/19 11:35:31     50s] z: 4, totalTracks: 1
[10/19 11:35:31     50s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:31     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1821.9M, EPOCH TIME: 1697708131.247073
[10/19 11:35:31     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:31     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:31     50s] 
[10/19 11:35:31     50s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:31     50s] 
[10/19 11:35:31     50s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:35:31     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1821.9M, EPOCH TIME: 1697708131.252845
[10/19 11:35:31     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1821.9M, EPOCH TIME: 1697708131.252904
[10/19 11:35:31     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1821.9M, EPOCH TIME: 1697708131.252957
[10/19 11:35:31     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1821.9MB).
[10/19 11:35:31     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1821.9M, EPOCH TIME: 1697708131.253094
[10/19 11:35:31     50s] TotalInstCnt at PhyDesignMc Initialization: 405
[10/19 11:35:31     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.8 mem=1821.9M
[10/19 11:35:31     50s] Begin: Area Reclaim Optimization
[10/19 11:35:31     50s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:50.8/0:00:52.6 (1.0), mem = 1821.9M
[10/19 11:35:31     50s] 
[10/19 11:35:31     50s] Creating Lib Analyzer ...
[10/19 11:35:31     50s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:31     50s] Total number of usable inverters from Lib Analyzer: 9 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX16 INL5VX16)
[10/19 11:35:31     50s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:31     50s] 
[10/19 11:35:32     52s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:52.3 mem=1823.9M
[10/19 11:35:32     52s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:52.3 mem=1823.9M
[10/19 11:35:32     52s] Creating Lib Analyzer, finished. 
[10/19 11:35:32     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.12
[10/19 11:35:32     52s] ### Creating RouteCongInterface, started
[10/19 11:35:32     52s] 
[10/19 11:35:32     52s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[10/19 11:35:32     52s] 
[10/19 11:35:32     52s] #optDebug: {0, 1.000}
[10/19 11:35:32     52s] ### Creating RouteCongInterface, finished
[10/19 11:35:32     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.3 mem=1823.9M
[10/19 11:35:32     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.3 mem=1823.9M
[10/19 11:35:32     52s] Usable buffer cells for single buffer setup transform:
[10/19 11:35:32     52s] BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16 
[10/19 11:35:32     52s] Number of usable buffer cells above: 10
[10/19 11:35:32     52s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1823.9M, EPOCH TIME: 1697708132.780875
[10/19 11:35:32     52s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1823.9M, EPOCH TIME: 1697708132.780989
[10/19 11:35:32     52s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 79.86
[10/19 11:35:32     52s] +---------+---------+--------+--------+------------+--------+
[10/19 11:35:32     52s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/19 11:35:32     52s] +---------+---------+--------+--------+------------+--------+
[10/19 11:35:32     52s] |   79.86%|        -|   0.100|   0.000|   0:00:00.0| 1823.9M|
[10/19 11:35:32     52s] |   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1824.9M|
[10/19 11:35:32     52s] #optDebug: <stH: 10.4000 MiSeL: 145.5200>
[10/19 11:35:32     52s] |   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1824.9M|
[10/19 11:35:32     52s] |   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1825.9M|
[10/19 11:35:32     52s] |   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1825.9M|
[10/19 11:35:32     52s] #optDebug: <stH: 10.4000 MiSeL: 145.5200>
[10/19 11:35:32     52s] |   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1825.9M|
[10/19 11:35:32     52s] +---------+---------+--------+--------+------------+--------+
[10/19 11:35:32     52s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 79.86
[10/19 11:35:32     52s] 
[10/19 11:35:32     52s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/19 11:35:32     52s] --------------------------------------------------------------
[10/19 11:35:32     52s] |                                   | Total     | Sequential |
[10/19 11:35:32     52s] --------------------------------------------------------------
[10/19 11:35:32     52s] | Num insts resized                 |       0  |       0    |
[10/19 11:35:32     52s] | Num insts undone                  |       0  |       0    |
[10/19 11:35:32     52s] | Num insts Downsized               |       0  |       0    |
[10/19 11:35:32     52s] | Num insts Samesized               |       0  |       0    |
[10/19 11:35:32     52s] | Num insts Upsized                 |       0  |       0    |
[10/19 11:35:32     52s] | Num multiple commits+uncommits    |       0  |       -    |
[10/19 11:35:32     52s] --------------------------------------------------------------
[10/19 11:35:32     52s] 
[10/19 11:35:32     52s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[10/19 11:35:32     52s] End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
[10/19 11:35:32     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.12
[10/19 11:35:32     52s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:00:52.5/0:00:54.2 (1.0), mem = 1825.9M
[10/19 11:35:32     52s] 
[10/19 11:35:32     52s] =============================================================================================
[10/19 11:35:32     52s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.35-s114_1
[10/19 11:35:32     52s] =============================================================================================
[10/19 11:35:32     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:32     52s] ---------------------------------------------------------------------------------------------
[10/19 11:35:32     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:32     52s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  85.9 % )     0:00:01.4 /  0:00:01.4    1.0
[10/19 11:35:32     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:32     52s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:32     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:32     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:32     52s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:32     52s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[10/19 11:35:32     52s] [ OptGetWeight           ]     45   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:32     52s] [ OptEval                ]     45   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.1
[10/19 11:35:32     52s] [ OptCommit              ]     45   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:32     52s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:32     52s] [ MISC                   ]          0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    0.9
[10/19 11:35:32     52s] ---------------------------------------------------------------------------------------------
[10/19 11:35:32     52s]  AreaOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.6    1.0
[10/19 11:35:32     52s] ---------------------------------------------------------------------------------------------
[10/19 11:35:32     52s] 
[10/19 11:35:32     52s] Executing incremental physical updates
[10/19 11:35:32     52s] Executing incremental physical updates
[10/19 11:35:32     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1825.9M, EPOCH TIME: 1697708132.909059
[10/19 11:35:32     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[10/19 11:35:32     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:32     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:32     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:32     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1825.9M, EPOCH TIME: 1697708132.912208
[10/19 11:35:32     52s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1825.9M, EPOCH TIME: 1697708132.912295
[10/19 11:35:32     52s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1825.9M, EPOCH TIME: 1697708132.912385
[10/19 11:35:32     52s] Processing tracks to init pin-track alignment.
[10/19 11:35:32     52s] z: 2, totalTracks: 1
[10/19 11:35:32     52s] z: 4, totalTracks: 1
[10/19 11:35:32     52s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:32     52s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1825.9M, EPOCH TIME: 1697708132.915006
[10/19 11:35:32     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:32     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:32     52s] 
[10/19 11:35:32     52s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:32     52s] 
[10/19 11:35:32     52s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:35:32     52s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1825.9M, EPOCH TIME: 1697708132.920303
[10/19 11:35:32     52s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1825.9M, EPOCH TIME: 1697708132.920359
[10/19 11:35:32     52s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1825.9M, EPOCH TIME: 1697708132.920400
[10/19 11:35:32     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1825.9MB).
[10/19 11:35:32     52s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.008, MEM:1825.9M, EPOCH TIME: 1697708132.920537
[10/19 11:35:32     52s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.008, MEM:1825.9M, EPOCH TIME: 1697708132.920572
[10/19 11:35:32     52s] TDRefine: refinePlace mode is spiral
[10/19 11:35:32     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.8
[10/19 11:35:32     52s] OPERPROF: Starting RefinePlace at level 1, MEM:1825.9M, EPOCH TIME: 1697708132.920622
[10/19 11:35:32     52s] *** Starting refinePlace (0:00:52.5 mem=1825.9M) ***
[10/19 11:35:32     52s] Total net bbox length = 4.976e+04 (3.579e+04 1.397e+04) (ext = 6.866e+03)
[10/19 11:35:32     52s] 
[10/19 11:35:32     52s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:32     52s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:32     52s] (I)      Default pattern map key = top_default.
[10/19 11:35:32     52s] (I)      Default pattern map key = top_default.
[10/19 11:35:32     52s] 
[10/19 11:35:32     52s] Starting Small incrNP...
[10/19 11:35:32     52s] User Input Parameters:
[10/19 11:35:32     52s] - Congestion Driven    : Off
[10/19 11:35:32     52s] - Timing Driven        : Off
[10/19 11:35:32     52s] - Area-Violation Based : Off
[10/19 11:35:32     52s] - Start Rollback Level : -5
[10/19 11:35:32     52s] - Legalized            : On
[10/19 11:35:32     52s] - Window Based         : Off
[10/19 11:35:32     52s] - eDen incr mode       : Off
[10/19 11:35:32     52s] - Small incr mode      : On
[10/19 11:35:32     52s] 
[10/19 11:35:32     52s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:1825.9M, EPOCH TIME: 1697708132.921857
[10/19 11:35:32     52s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1825.9M, EPOCH TIME: 1697708132.921973
[10/19 11:35:32     52s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1825.9M, EPOCH TIME: 1697708132.922095
[10/19 11:35:32     52s] default core: bins with density > 0.750 = 81.82 % ( 9 / 11 )
[10/19 11:35:32     52s] Density distribution unevenness ratio = 8.882%
[10/19 11:35:32     52s] Density distribution unevenness ratio (U70) = 8.882%
[10/19 11:35:32     52s] Density distribution unevenness ratio (U80) = 8.389%
[10/19 11:35:32     52s] Density distribution unevenness ratio (U90) = 1.174%
[10/19 11:35:32     52s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.000, MEM:1825.9M, EPOCH TIME: 1697708132.922166
[10/19 11:35:32     52s] cost 0.943493, thresh 1.000000
[10/19 11:35:32     52s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1825.9M)
[10/19 11:35:32     52s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:32     52s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1825.9M, EPOCH TIME: 1697708132.922284
[10/19 11:35:32     52s] Starting refinePlace ...
[10/19 11:35:32     52s] (I)      Default pattern map key = top_default.
[10/19 11:35:32     52s] (I)      Default pattern map key = top_default.
[10/19 11:35:32     52s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1825.9M, EPOCH TIME: 1697708132.923558
[10/19 11:35:32     52s] DDP initSite1 nrRow 8 nrJob 8
[10/19 11:35:32     52s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1825.9M, EPOCH TIME: 1697708132.923611
[10/19 11:35:32     52s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1825.9M, EPOCH TIME: 1697708132.923653
[10/19 11:35:32     52s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1825.9M, EPOCH TIME: 1697708132.923688
[10/19 11:35:32     52s] DDP markSite nrRow 8 nrJob 8
[10/19 11:35:32     52s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1825.9M, EPOCH TIME: 1697708132.923737
[10/19 11:35:32     52s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1825.9M, EPOCH TIME: 1697708132.923776
[10/19 11:35:32     52s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/19 11:35:32     52s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1825.9M, EPOCH TIME: 1697708132.924429
[10/19 11:35:32     52s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1825.9M, EPOCH TIME: 1697708132.924468
[10/19 11:35:32     52s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1825.9M, EPOCH TIME: 1697708132.924578
[10/19 11:35:32     52s] ** Cut row section cpu time 0:00:00.0.
[10/19 11:35:32     52s]  ** Cut row section real time 0:00:00.0.
[10/19 11:35:32     52s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1825.9M, EPOCH TIME: 1697708132.924622
[10/19 11:35:32     52s]   Spread Effort: high, standalone mode, useDDP on.
[10/19 11:35:32     52s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1825.9MB) @(0:00:52.5 - 0:00:52.5).
[10/19 11:35:32     52s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:32     52s] wireLenOptFixPriorityInst 147 inst fixed
[10/19 11:35:32     52s] Placement tweakage begins.
[10/19 11:35:32     52s] wire length = 5.778e+04
[10/19 11:35:32     52s] wire length = 5.677e+04
[10/19 11:35:32     52s] Placement tweakage ends.
[10/19 11:35:32     52s] Move report: tweak moves 111 insts, mean move: 13.09 um, max move: 50.40 um 
[10/19 11:35:32     52s] 	Max move on inst (mux_inst/FE_OFC83_o_analog_p_7): (763.00, 83.20) --> (712.60, 83.20)
[10/19 11:35:32     52s] 
[10/19 11:35:32     52s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/19 11:35:32     52s] Move report: legalization moves 3 insts, mean move: 10.73 um, max move: 11.20 um spiral
[10/19 11:35:32     52s] 	Max move on inst (I2/FE_OFC20_o_register_38): (373.80, 72.80) --> (385.00, 72.80)
[10/19 11:35:32     52s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:32     52s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:32     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1829.0MB) @(0:00:52.5 - 0:00:52.5).
[10/19 11:35:32     52s] Move report: Detail placement moves 109 insts, mean move: 13.04 um, max move: 50.40 um 
[10/19 11:35:32     52s] 	Max move on inst (mux_inst/FE_OFC83_o_analog_p_7): (763.00, 83.20) --> (712.60, 83.20)
[10/19 11:35:32     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1829.0MB
[10/19 11:35:32     52s] Statistics of distance of Instance movement in refine placement:
[10/19 11:35:32     52s]   maximum (X+Y) =        50.40 um
[10/19 11:35:32     52s]   inst (mux_inst/FE_OFC83_o_analog_p_7) with max move: (763, 83.2) -> (712.6, 83.2)
[10/19 11:35:32     52s]   mean    (X+Y) =        13.04 um
[10/19 11:35:32     52s] Total instances flipped for legalization: 25
[10/19 11:35:32     52s] Summary Report:
[10/19 11:35:32     52s] Instances move: 109 (out of 388 movable)
[10/19 11:35:32     52s] Instances flipped: 25
[10/19 11:35:32     52s] Mean displacement: 13.04 um
[10/19 11:35:32     52s] Max displacement: 50.40 um (Instance: mux_inst/FE_OFC83_o_analog_p_7) (763, 83.2) -> (712.6, 83.2)
[10/19 11:35:32     52s] 	Length: 6 sites, height: 1 rows, site name: core_l_5v, cell type: BUL5VX6
[10/19 11:35:32     52s] Total instances moved : 109
[10/19 11:35:32     52s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.031, MEM:1829.0M, EPOCH TIME: 1697708132.953703
[10/19 11:35:32     52s] Total net bbox length = 4.888e+04 (3.490e+04 1.397e+04) (ext = 6.963e+03)
[10/19 11:35:32     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1829.0MB
[10/19 11:35:32     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1829.0MB) @(0:00:52.5 - 0:00:52.5).
[10/19 11:35:32     52s] *** Finished refinePlace (0:00:52.5 mem=1829.0M) ***
[10/19 11:35:32     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.8
[10/19 11:35:32     52s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.033, MEM:1829.0M, EPOCH TIME: 1697708132.954103
[10/19 11:35:32     52s] Ripped up 124 affected routes.
[10/19 11:35:32     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1829.0M, EPOCH TIME: 1697708132.955501
[10/19 11:35:32     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[10/19 11:35:32     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:32     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:32     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:32     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1826.0M, EPOCH TIME: 1697708132.958098
[10/19 11:35:32     52s] TotalInstCnt at PhyDesignMc Destruction: 405
[10/19 11:35:32     52s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1768.88M, totSessionCpu=0:00:53).
[10/19 11:35:32     52s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1768.9M, EPOCH TIME: 1697708132.960094
[10/19 11:35:32     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:32     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:32     52s] All LLGs are deleted
[10/19 11:35:32     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:32     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:32     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1768.9M, EPOCH TIME: 1697708132.960166
[10/19 11:35:32     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1768.9M, EPOCH TIME: 1697708132.960212
[10/19 11:35:32     52s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1768.9M, EPOCH TIME: 1697708132.960301
[10/19 11:35:32     52s] {MMLU 0 419 419}
[10/19 11:35:32     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.5 mem=1768.9M
[10/19 11:35:32     52s] 
[10/19 11:35:32     52s] Trim Metal Layers:
[10/19 11:35:32     52s] LayerId::1 widthSet size::4
[10/19 11:35:32     52s] LayerId::2 widthSet size::4
[10/19 11:35:32     52s] LayerId::3 widthSet size::4
[10/19 11:35:32     52s] LayerId::4 widthSet size::3
[10/19 11:35:32     52s] Updating RC grid for preRoute extraction ...
[10/19 11:35:32     52s] eee: pegSigSF::1.070000
[10/19 11:35:32     52s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:32     52s] Initializing multi-corner resistance tables ...
[10/19 11:35:32     52s] eee: l::1 avDens::0.103070 usedTrk::90.701922 availTrk::880.000000 sigTrk::90.701922
[10/19 11:35:32     52s] eee: l::2 avDens::0.044125 usedTrk::36.056731 availTrk::817.142857 sigTrk::36.056731
[10/19 11:35:32     52s] eee: l::3 avDens::0.081477 usedTrk::71.700000 availTrk::880.000000 sigTrk::71.700000
[10/19 11:35:32     52s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:32     52s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.287200 wHLS=1.296250 siPrev=0 viaL=0.000000
[10/19 11:35:32     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.6 mem=1768.9M
[10/19 11:35:32     52s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1768.88 MB )
[10/19 11:35:32     52s] (I)      ====================== Layers =======================
[10/19 11:35:32     52s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:32     52s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:32     52s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:32     52s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:32     52s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:32     52s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:32     52s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:32     52s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:32     52s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:32     52s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:32     52s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:32     52s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:32     52s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:32     52s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:32     52s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:32     52s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:32     52s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:32     52s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:32     52s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:32     52s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:32     52s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:32     52s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:32     52s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:32     52s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:32     52s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:32     52s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:32     52s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:32     52s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:32     52s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:32     52s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:32     52s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:32     52s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:32     52s] (I)      Started Import and model ( Curr Mem: 1768.88 MB )
[10/19 11:35:32     52s] (I)      Default pattern map key = top_default.
[10/19 11:35:32     52s] (I)      == Non-default Options ==
[10/19 11:35:32     52s] (I)      Maximum routing layer                              : 3
[10/19 11:35:32     52s] (I)      Minimum routing layer                              : 1
[10/19 11:35:32     52s] (I)      Number of threads                                  : 1
[10/19 11:35:32     52s] (I)      Method to set GCell size                           : row
[10/19 11:35:32     52s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:32     52s] (I)      Use row-based GCell size
[10/19 11:35:32     52s] (I)      Use row-based GCell align
[10/19 11:35:32     52s] (I)      layer 0 area = 0
[10/19 11:35:32     52s] (I)      layer 1 area = 0
[10/19 11:35:32     52s] (I)      layer 2 area = 0
[10/19 11:35:32     52s] (I)      GCell unit size   : 10400
[10/19 11:35:32     52s] (I)      GCell multiplier  : 1
[10/19 11:35:32     52s] (I)      GCell row height  : 10400
[10/19 11:35:32     52s] (I)      Actual row height : 10400
[10/19 11:35:32     52s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:32     52s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:32     52s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:32     52s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:32     52s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:32     52s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:32     52s] (I)      ================ Default via ================
[10/19 11:35:32     52s] (I)      +---+------------------+--------------------+
[10/19 11:35:32     52s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:32     52s] (I)      +---+------------------+--------------------+
[10/19 11:35:32     52s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:32     52s] (I)      | 2 |    2  VIA2_C_via |    8  VIA2_CH1_via |
[10/19 11:35:32     52s] (I)      | 3 |    3  VIA3_C_via |   12  VIA3_CH1_via |
[10/19 11:35:32     52s] (I)      +---+------------------+--------------------+
[10/19 11:35:32     52s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:32     52s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:32     52s] [NR-eGR] Read 0 other shapes
[10/19 11:35:32     52s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:32     52s] [NR-eGR] #Instance Blockages : 18635
[10/19 11:35:32     52s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:32     52s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:32     52s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:32     52s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:32     52s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:32     52s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:32     52s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 495
[10/19 11:35:32     52s] [NR-eGR] Read 419 nets ( ignored 18 )
[10/19 11:35:32     52s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:32     52s] (I)      Read Num Blocks=19002  Num Prerouted Wires=495  Num CS=0
[10/19 11:35:32     52s] (I)      Layer 0 (H) : #blockages 18770 : #preroutes 170
[10/19 11:35:32     52s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 265
[10/19 11:35:32     52s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 60
[10/19 11:35:32     52s] (I)      Number of ignored nets                =     18
[10/19 11:35:33     52s] (I)      Number of connected nets              =      0
[10/19 11:35:33     52s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[10/19 11:35:33     52s] (I)      Number of clock nets                  =     18.  Ignored: No
[10/19 11:35:33     52s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:33     52s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:33     52s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:33     52s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:33     52s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:33     52s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:33     52s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:33     52s] (I)      Ndr track 0 does not exist
[10/19 11:35:33     52s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:33     52s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:33     52s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:33     52s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:33     52s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:33     52s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:33     52s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:33     52s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:33     52s] (I)      Grid                :   103    10     3
[10/19 11:35:33     52s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:33     52s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:33     52s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:33     52s] (I)      Default wire width  :   500   600   600
[10/19 11:35:33     52s] (I)      Default wire space  :   450   500   500
[10/19 11:35:33     52s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:33     52s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:33     52s] (I)      First track coord   :   650   700   650
[10/19 11:35:33     52s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:33     52s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:33     52s] (I)      Num of masks        :     1     1     1
[10/19 11:35:33     52s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:33     52s] (I)      --------------------------------------------------------
[10/19 11:35:33     52s] 
[10/19 11:35:33     52s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:33     52s] [NR-eGR] Rule id: 1  Nets: 401
[10/19 11:35:33     52s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/19 11:35:33     52s] (I)                    Layer     1     2     3 
[10/19 11:35:33     52s] (I)                    Pitch  1300  1400  1300 
[10/19 11:35:33     52s] (I)             #Used tracks     1     1     1 
[10/19 11:35:33     52s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:33     52s] [NR-eGR] ========================================
[10/19 11:35:33     52s] [NR-eGR] 
[10/19 11:35:33     52s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:33     52s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:33     52s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:33     52s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:33     52s] (I)      |     1 |    8240 |     6384 |        77.48% |
[10/19 11:35:33     52s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:33     52s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:33     52s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:33     52s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1768.88 MB )
[10/19 11:35:33     52s] (I)      Reset routing kernel
[10/19 11:35:33     52s] (I)      Started Global Routing ( Curr Mem: 1768.88 MB )
[10/19 11:35:33     52s] (I)      totalPins=1466  totalGlobalPin=1438 (98.09%)
[10/19 11:35:33     52s] (I)      total 2D Cap : 16230 = (9120 H, 7110 V)
[10/19 11:35:33     52s] [NR-eGR] Layer group 1: route 401 net(s) in layer range [1, 3]
[10/19 11:35:33     52s] (I)      
[10/19 11:35:33     52s] (I)      ============  Phase 1a Route ============
[10/19 11:35:33     52s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/19 11:35:33     52s] (I)      Usage: 4746 = (3238 H, 1508 V) = (35.50% H, 21.21% V) = (3.368e+04um H, 1.568e+04um V)
[10/19 11:35:33     52s] (I)      
[10/19 11:35:33     52s] (I)      ============  Phase 1b Route ============
[10/19 11:35:33     52s] (I)      Usage: 4771 = (3242 H, 1529 V) = (35.55% H, 21.50% V) = (3.372e+04um H, 1.590e+04um V)
[10/19 11:35:33     52s] (I)      Overflow of layer group 1: 11.02% H + 1.44% V. EstWL: 4.961840e+04um
[10/19 11:35:33     52s] (I)      Congestion metric : 11.02%H 1.44%V, 12.46%HV
[10/19 11:35:33     52s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/19 11:35:33     52s] (I)      
[10/19 11:35:33     52s] (I)      ============  Phase 1c Route ============
[10/19 11:35:33     52s] (I)      Level2 Grid: 21 x 2
[10/19 11:35:33     52s] (I)      Usage: 4771 = (3242 H, 1529 V) = (35.55% H, 21.50% V) = (3.372e+04um H, 1.590e+04um V)
[10/19 11:35:33     52s] (I)      
[10/19 11:35:33     52s] (I)      ============  Phase 1d Route ============
[10/19 11:35:33     52s] (I)      Usage: 4882 = (3245 H, 1637 V) = (35.58% H, 23.02% V) = (3.375e+04um H, 1.702e+04um V)
[10/19 11:35:33     52s] (I)      
[10/19 11:35:33     52s] (I)      ============  Phase 1e Route ============
[10/19 11:35:33     52s] (I)      Usage: 4882 = (3245 H, 1637 V) = (35.58% H, 23.02% V) = (3.375e+04um H, 1.702e+04um V)
[10/19 11:35:33     52s] [NR-eGR] Early Global Route overflow of layer group 1: 3.91% H + 1.73% V. EstWL: 5.077280e+04um
[10/19 11:35:33     52s] (I)      
[10/19 11:35:33     52s] (I)      ============  Phase 1l Route ============
[10/19 11:35:33     52s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/19 11:35:33     52s] (I)      Layer  1:       1833       106         0        5648        2512    (69.22%) 
[10/19 11:35:33     52s] (I)      Layer  2:       6396      2500        37           0        6886    ( 0.00%) 
[10/19 11:35:33     52s] (I)      Layer  3:       7147      3924       170           0        8160    ( 0.00%) 
[10/19 11:35:33     52s] (I)      Total:         15376      6530       207        5648       17558    (24.34%) 
[10/19 11:35:33     52s] (I)      
[10/19 11:35:33     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:33     52s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/19 11:35:33     52s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/19 11:35:33     52s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[10/19 11:35:33     52s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:33     52s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:33     52s] [NR-eGR]    MET2 ( 2)        24( 2.59%)         1( 0.11%)         1( 0.11%)   ( 2.80%) 
[10/19 11:35:33     52s] [NR-eGR]    MET3 ( 3)        63( 6.17%)        24( 2.35%)         1( 0.10%)   ( 8.62%) 
[10/19 11:35:33     52s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:33     52s] [NR-eGR]        Total        87( 3.85%)        25( 1.11%)         2( 0.09%)   ( 5.04%) 
[10/19 11:35:33     52s] [NR-eGR] 
[10/19 11:35:33     52s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1768.88 MB )
[10/19 11:35:33     52s] (I)      total 2D Cap : 16264 = (9142 H, 7122 V)
[10/19 11:35:33     52s] [NR-eGR] Overflow after Early Global Route 1.16% H + 2.52% V
[10/19 11:35:33     52s] (I)      ============= Track Assignment ============
[10/19 11:35:33     52s] (I)      Started Track Assignment (1T) ( Curr Mem: 1768.88 MB )
[10/19 11:35:33     52s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[10/19 11:35:33     52s] (I)      Run Multi-thread track assignment
[10/19 11:35:33     52s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1768.88 MB )
[10/19 11:35:33     52s] (I)      Started Export ( Curr Mem: 1768.88 MB )
[10/19 11:35:33     52s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:33     52s] [NR-eGR] --------------------------------
[10/19 11:35:33     52s] [NR-eGR]  MET1  (1H)          3390  1688 
[10/19 11:35:33     52s] [NR-eGR]  MET2  (2V)         19965  1631 
[10/19 11:35:33     52s] [NR-eGR]  MET3  (3H)         35016     0 
[10/19 11:35:33     52s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:33     52s] [NR-eGR] --------------------------------
[10/19 11:35:33     52s] [NR-eGR]        Total        58370  3319 
[10/19 11:35:33     52s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:33     52s] [NR-eGR] Total half perimeter of net bounding box: 48876um
[10/19 11:35:33     52s] [NR-eGR] Total length: 58370um, number of vias: 3319
[10/19 11:35:33     52s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:33     52s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[10/19 11:35:33     52s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:33     52s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1759.36 MB )
[10/19 11:35:33     52s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1751.36 MB )
[10/19 11:35:33     52s] (I)      ======================================= Runtime Summary =======================================
[10/19 11:35:33     52s] (I)       Step                                              %      Start     Finish      Real       CPU 
[10/19 11:35:33     52s] (I)      -----------------------------------------------------------------------------------------------
[10/19 11:35:33     52s] (I)       Early Global Route kernel                   100.00%  31.33 sec  31.42 sec  0.08 sec  0.09 sec 
[10/19 11:35:33     52s] (I)       +-Import and model                           12.75%  31.34 sec  31.35 sec  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)       | +-Create place DB                           1.54%  31.34 sec  31.34 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | +-Import place data                       1.43%  31.34 sec  31.34 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Read instances and placement          0.45%  31.34 sec  31.34 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Read nets                             0.77%  31.34 sec  31.34 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | +-Create route DB                           9.70%  31.34 sec  31.35 sec  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)       | | +-Import route data (1T)                  9.36%  31.34 sec  31.35 sec  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)       | | | +-Read blockages ( Layer 1-3 )          5.84%  31.35 sec  31.35 sec  0.00 sec  0.01 sec 
[10/19 11:35:33     52s] (I)       | | | | +-Read routing blockages              0.00%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | | +-Read instance blockages             4.93%  31.35 sec  31.35 sec  0.00 sec  0.01 sec 
[10/19 11:35:33     52s] (I)       | | | | +-Read PG blockages                   0.08%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | | +-Read clock blockages                0.01%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | | +-Read other blockages                0.01%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | | +-Read halo blockages                 0.01%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | | +-Read boundary cut boxes             0.00%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Read blackboxes                       0.01%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Read prerouted                        0.22%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Read unlegalized nets                 0.03%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Read nets                             0.23%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Set up via pillars                    0.01%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Initialize 3D grid graph              0.02%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Model blockage capacity               1.38%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | | +-Initialize 3D capacity              1.23%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | +-Read aux data                             0.00%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | +-Others data preparation                   0.03%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | +-Create route kernel                       0.87%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       +-Global Routing                             23.02%  31.35 sec  31.37 sec  0.02 sec  0.02 sec 
[10/19 11:35:33     52s] (I)       | +-Initialization                            0.11%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | +-Net group 1                              22.15%  31.35 sec  31.37 sec  0.02 sec  0.01 sec 
[10/19 11:35:33     52s] (I)       | | +-Generate topology                       0.57%  31.35 sec  31.35 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | +-Phase 1a                                2.04%  31.35 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Pattern routing (1T)                  1.50%  31.35 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.10%  31.36 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Add via demand to 2D                  0.08%  31.36 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | +-Phase 1b                                1.15%  31.36 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Monotonic routing (1T)                0.99%  31.36 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | +-Phase 1c                                0.43%  31.36 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Two level Routing                     0.31%  31.36 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | | +-Two Level Routing (Regular)         0.05%  31.36 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | | +-Two Level Routing (Strong)          0.04%  31.36 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | +-Phase 1d                                3.26%  31.36 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Detoured routing (1T)                 3.11%  31.36 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | +-Phase 1e                                0.15%  31.36 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | | +-Route legalization                    0.00%  31.36 sec  31.36 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | +-Phase 1l                               13.57%  31.36 sec  31.37 sec  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)       | | | +-Layer assignment (1T)                13.35%  31.36 sec  31.37 sec  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)       | +-Clean cong LA                             0.00%  31.37 sec  31.37 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       +-Export 3D cong map                          0.29%  31.37 sec  31.37 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | +-Export 2D cong map                        0.06%  31.37 sec  31.37 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       +-Extract Global 3D Wires                     0.15%  31.37 sec  31.37 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       +-Track Assignment (1T)                      13.63%  31.37 sec  31.39 sec  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)       | +-Initialization                            0.04%  31.37 sec  31.37 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | +-Track Assignment Kernel                  13.16%  31.37 sec  31.38 sec  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)       | +-Free Memory                               0.00%  31.39 sec  31.39 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       +-Export                                     35.19%  31.39 sec  31.41 sec  0.03 sec  0.02 sec 
[10/19 11:35:33     52s] (I)       | +-Export DB wires                           2.37%  31.39 sec  31.39 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | +-Export all nets                         1.62%  31.39 sec  31.39 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | | +-Set wire vias                           0.38%  31.39 sec  31.39 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | +-Report wirelength                         1.89%  31.39 sec  31.39 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | +-Update net boxes                          0.96%  31.39 sec  31.39 sec  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)       | +-Update timing                            29.35%  31.39 sec  31.41 sec  0.02 sec  0.02 sec 
[10/19 11:35:33     52s] (I)       +-Postprocess design                          3.89%  31.41 sec  31.42 sec  0.00 sec  0.01 sec 
[10/19 11:35:33     52s] (I)      ======================= Summary by functions ========================
[10/19 11:35:33     52s] (I)       Lv  Step                                      %      Real       CPU 
[10/19 11:35:33     52s] (I)      ---------------------------------------------------------------------
[10/19 11:35:33     52s] (I)        0  Early Global Route kernel           100.00%  0.08 sec  0.09 sec 
[10/19 11:35:33     52s] (I)        1  Export                               35.19%  0.03 sec  0.02 sec 
[10/19 11:35:33     52s] (I)        1  Global Routing                       23.02%  0.02 sec  0.02 sec 
[10/19 11:35:33     52s] (I)        1  Track Assignment (1T)                13.63%  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)        1  Import and model                     12.75%  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)        1  Postprocess design                    3.89%  0.00 sec  0.01 sec 
[10/19 11:35:33     52s] (I)        1  Export 3D cong map                    0.29%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        1  Extract Global 3D Wires               0.15%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        2  Update timing                        29.35%  0.02 sec  0.02 sec 
[10/19 11:35:33     52s] (I)        2  Net group 1                          22.15%  0.02 sec  0.01 sec 
[10/19 11:35:33     52s] (I)        2  Track Assignment Kernel              13.16%  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)        2  Create route DB                       9.70%  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)        2  Export DB wires                       2.37%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        2  Report wirelength                     1.89%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        2  Create place DB                       1.54%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        2  Update net boxes                      0.96%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        2  Create route kernel                   0.87%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        2  Initialization                        0.15%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        2  Export 2D cong map                    0.06%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        2  Others data preparation               0.03%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        3  Phase 1l                             13.57%  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)        3  Import route data (1T)                9.36%  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)        3  Phase 1d                              3.26%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        3  Phase 1a                              2.04%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        3  Export all nets                       1.62%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        3  Import place data                     1.43%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        3  Phase 1b                              1.15%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        3  Generate topology                     0.57%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        3  Phase 1c                              0.43%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        3  Set wire vias                         0.38%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        3  Phase 1e                              0.15%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Layer assignment (1T)                13.35%  0.01 sec  0.01 sec 
[10/19 11:35:33     52s] (I)        4  Read blockages ( Layer 1-3 )          5.84%  0.00 sec  0.01 sec 
[10/19 11:35:33     52s] (I)        4  Detoured routing (1T)                 3.11%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Pattern routing (1T)                  1.50%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Model blockage capacity               1.38%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Read nets                             1.00%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Monotonic routing (1T)                0.99%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Read instances and placement          0.45%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Two level Routing                     0.31%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Read prerouted                        0.22%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Pattern Routing Avoiding Blockages    0.10%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Add via demand to 2D                  0.08%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Read unlegalized nets                 0.03%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        5  Read instance blockages               4.93%  0.00 sec  0.01 sec 
[10/19 11:35:33     52s] (I)        5  Initialize 3D capacity                1.23%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        5  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        5  Two Level Routing (Regular)           0.05%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        5  Two Level Routing (Strong)            0.04%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/19 11:35:33     52s] Extraction called for design 'top' of instances=405 and nets=541 using extraction engine 'preRoute' .
[10/19 11:35:33     52s] PreRoute RC Extraction called for design top.
[10/19 11:35:33     52s] RC Extraction called in multi-corner(2) mode.
[10/19 11:35:33     52s] RCMode: PreRoute
[10/19 11:35:33     52s]       RC Corner Indexes            0       1   
[10/19 11:35:33     52s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/19 11:35:33     52s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:33     52s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:33     52s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:33     52s] Shrink Factor                : 1.00000
[10/19 11:35:33     52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/19 11:35:33     52s] Using capacitance table file ...
[10/19 11:35:33     52s] 
[10/19 11:35:33     52s] Trim Metal Layers:
[10/19 11:35:33     52s] LayerId::1 widthSet size::4
[10/19 11:35:33     52s] LayerId::2 widthSet size::4
[10/19 11:35:33     52s] LayerId::3 widthSet size::4
[10/19 11:35:33     52s] LayerId::4 widthSet size::3
[10/19 11:35:33     52s] Updating RC grid for preRoute extraction ...
[10/19 11:35:33     52s] eee: pegSigSF::1.070000
[10/19 11:35:33     52s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:33     52s] Initializing multi-corner resistance tables ...
[10/19 11:35:33     52s] eee: l::1 avDens::0.140049 usedTrk::123.243271 availTrk::880.000000 sigTrk::123.243271
[10/19 11:35:33     52s] eee: l::2 avDens::0.261499 usedTrk::213.681732 availTrk::817.142857 sigTrk::213.681732
[10/19 11:35:33     52s] eee: l::3 avDens::0.428371 usedTrk::376.966344 availTrk::880.000000 sigTrk::376.966344
[10/19 11:35:33     52s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:33     52s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.514247 uaWl=0.000000 uaWlH=0.000000 aWlH=0.592253 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.283700 wHLS=3.009613 siPrev=0 viaL=0.000000
[10/19 11:35:33     52s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1751.363M)
[10/19 11:35:33     52s] Compute RC Scale Done ...
[10/19 11:35:33     52s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:35:33     52s] #################################################################################
[10/19 11:35:33     52s] # Design Stage: PreRoute
[10/19 11:35:33     52s] # Design Name: top
[10/19 11:35:33     52s] # Design Mode: 250nm
[10/19 11:35:33     52s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:35:33     52s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:35:33     52s] # Signoff Settings: SI Off 
[10/19 11:35:33     52s] #################################################################################
[10/19 11:35:33     52s] Calculate delays in BcWc mode...
[10/19 11:35:33     52s] Topological Sorting (REAL = 0:00:00.0, MEM = 1780.0M, InitMEM = 1780.0M)
[10/19 11:35:33     52s] Start delay calculation (fullDC) (1 T). (MEM=1779.96)
[10/19 11:35:33     52s] End AAE Lib Interpolated Model. (MEM=1779.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:33     52s] Total number of fetched objects 419
[10/19 11:35:33     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:33     52s] End delay calculation. (MEM=1786.84 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:33     52s] End delay calculation (fullDC). (MEM=1786.84 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:33     52s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1786.8M) ***
[10/19 11:35:33     52s] OPERPROF: Starting HotSpotCal at level 1, MEM:1738.8M, EPOCH TIME: 1697708133.380878
[10/19 11:35:33     52s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:33     52s] [hotspot] |            |   max hotspot | total hotspot |
[10/19 11:35:33     52s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:33     52s] [hotspot] | normalized |          0.00 |          0.00 |
[10/19 11:35:33     52s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:33     52s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:33     52s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/19 11:35:33     52s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1738.8M, EPOCH TIME: 1697708133.381176
[10/19 11:35:33     53s] Deleting Lib Analyzer.
[10/19 11:35:33     53s] **INFO: Flow update: Design timing is met.
[10/19 11:35:33     53s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:35:33     53s] **INFO: Flow update: Design timing is met.
[10/19 11:35:33     53s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[10/19 11:35:33     53s] Info: 18 nets with fixed/cover wires excluded.
[10/19 11:35:33     53s] Info: 18 clock nets excluded from IPO operation.
[10/19 11:35:33     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.1 mem=1750.8M
[10/19 11:35:33     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.1 mem=1750.8M
[10/19 11:35:33     53s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:33     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.1 mem=1808.1M
[10/19 11:35:33     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:1808.1M, EPOCH TIME: 1697708133.467616
[10/19 11:35:33     53s] Processing tracks to init pin-track alignment.
[10/19 11:35:33     53s] z: 2, totalTracks: 1
[10/19 11:35:33     53s] z: 4, totalTracks: 1
[10/19 11:35:33     53s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:33     53s] All LLGs are deleted
[10/19 11:35:33     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:33     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:33     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1808.1M, EPOCH TIME: 1697708133.470302
[10/19 11:35:33     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1808.1M, EPOCH TIME: 1697708133.470565
[10/19 11:35:33     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1808.1M, EPOCH TIME: 1697708133.470699
[10/19 11:35:33     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:33     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:33     53s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1808.1M, EPOCH TIME: 1697708133.470842
[10/19 11:35:33     53s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:33     53s] Core basic site is core_l_5v
[10/19 11:35:33     53s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1808.1M, EPOCH TIME: 1697708133.475410
[10/19 11:35:33     53s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:33     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:33     53s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1808.1M, EPOCH TIME: 1697708133.475590
[10/19 11:35:33     53s] Fast DP-INIT is on for default
[10/19 11:35:33     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:33     53s] Atter site array init, number of instance map data is 0.
[10/19 11:35:33     53s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1808.1M, EPOCH TIME: 1697708133.476440
[10/19 11:35:33     53s] 
[10/19 11:35:33     53s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:33     53s] 
[10/19 11:35:33     53s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:35:33     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1808.1M, EPOCH TIME: 1697708133.476875
[10/19 11:35:33     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1808.1M, EPOCH TIME: 1697708133.476919
[10/19 11:35:33     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1808.1M, EPOCH TIME: 1697708133.476960
[10/19 11:35:33     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1808.1MB).
[10/19 11:35:33     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1808.1M, EPOCH TIME: 1697708133.477081
[10/19 11:35:33     53s] TotalInstCnt at PhyDesignMc Initialization: 405
[10/19 11:35:33     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.1 mem=1808.1M
[10/19 11:35:33     53s] Begin: Area Reclaim Optimization
[10/19 11:35:33     53s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:53.1/0:00:54.8 (1.0), mem = 1808.1M
[10/19 11:35:33     53s] 
[10/19 11:35:33     53s] Creating Lib Analyzer ...
[10/19 11:35:33     53s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:33     53s] Total number of usable inverters from Lib Analyzer: 9 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX16 INL5VX16)
[10/19 11:35:33     53s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:33     53s] 
[10/19 11:35:35     54s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:54.7 mem=1828.1M
[10/19 11:35:35     54s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:54.7 mem=1828.1M
[10/19 11:35:35     54s] Creating Lib Analyzer, finished. 
[10/19 11:35:35     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.13
[10/19 11:35:35     54s] ### Creating RouteCongInterface, started
[10/19 11:35:35     54s] 
[10/19 11:35:35     54s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[10/19 11:35:35     54s] 
[10/19 11:35:35     54s] #optDebug: {0, 1.000}
[10/19 11:35:35     54s] ### Creating RouteCongInterface, finished
[10/19 11:35:35     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.7 mem=1828.1M
[10/19 11:35:35     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.7 mem=1828.1M
[10/19 11:35:35     54s] Usable buffer cells for single buffer setup transform:
[10/19 11:35:35     54s] BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16 
[10/19 11:35:35     54s] Number of usable buffer cells above: 10
[10/19 11:35:35     54s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1828.1M, EPOCH TIME: 1697708135.218789
[10/19 11:35:35     54s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1828.1M, EPOCH TIME: 1697708135.218895
[10/19 11:35:35     54s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 79.86
[10/19 11:35:35     54s] +---------+---------+--------+--------+------------+--------+
[10/19 11:35:35     54s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/19 11:35:35     54s] +---------+---------+--------+--------+------------+--------+
[10/19 11:35:35     54s] |   79.86%|        -|   0.100|   0.000|   0:00:00.0| 1828.1M|
[10/19 11:35:35     54s] |   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1829.1M|
[10/19 11:35:35     54s] #optDebug: <stH: 10.4000 MiSeL: 145.5200>
[10/19 11:35:35     54s] |   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1829.1M|
[10/19 11:35:35     54s] |   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1830.1M|
[10/19 11:35:35     54s] |   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1830.1M|
[10/19 11:35:35     54s] #optDebug: <stH: 10.4000 MiSeL: 145.5200>
[10/19 11:35:35     54s] #optDebug: RTR_SNLTF <10.0000 10.4000> <104.0000> 
[10/19 11:35:35     54s] |   79.86%|        0|   0.100|   0.000|   0:00:00.0| 1830.1M|
[10/19 11:35:35     54s] +---------+---------+--------+--------+------------+--------+
[10/19 11:35:35     54s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 79.86
[10/19 11:35:35     54s] 
[10/19 11:35:35     54s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/19 11:35:35     54s] --------------------------------------------------------------
[10/19 11:35:35     54s] |                                   | Total     | Sequential |
[10/19 11:35:35     54s] --------------------------------------------------------------
[10/19 11:35:35     54s] | Num insts resized                 |       0  |       0    |
[10/19 11:35:35     54s] | Num insts undone                  |       0  |       0    |
[10/19 11:35:35     54s] | Num insts Downsized               |       0  |       0    |
[10/19 11:35:35     54s] | Num insts Samesized               |       0  |       0    |
[10/19 11:35:35     54s] | Num insts Upsized                 |       0  |       0    |
[10/19 11:35:35     54s] | Num multiple commits+uncommits    |       0  |       -    |
[10/19 11:35:35     54s] --------------------------------------------------------------
[10/19 11:35:35     54s] 
[10/19 11:35:35     54s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[10/19 11:35:35     54s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[10/19 11:35:35     54s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1830.1M, EPOCH TIME: 1697708135.358706
[10/19 11:35:35     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[10/19 11:35:35     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     54s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1830.1M, EPOCH TIME: 1697708135.363879
[10/19 11:35:35     54s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1830.1M, EPOCH TIME: 1697708135.365811
[10/19 11:35:35     54s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1830.1M, EPOCH TIME: 1697708135.366039
[10/19 11:35:35     54s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1830.1M, EPOCH TIME: 1697708135.369276
[10/19 11:35:35     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     54s] 
[10/19 11:35:35     54s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:35     54s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1830.1M, EPOCH TIME: 1697708135.374971
[10/19 11:35:35     54s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1830.1M, EPOCH TIME: 1697708135.375036
[10/19 11:35:35     54s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1830.1M, EPOCH TIME: 1697708135.375082
[10/19 11:35:35     54s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1830.1M, EPOCH TIME: 1697708135.375180
[10/19 11:35:35     54s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1830.1M, EPOCH TIME: 1697708135.375271
[10/19 11:35:35     54s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.009, MEM:1830.1M, EPOCH TIME: 1697708135.375347
[10/19 11:35:35     54s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:1830.1M, EPOCH TIME: 1697708135.375386
[10/19 11:35:35     54s] TDRefine: refinePlace mode is spiral
[10/19 11:35:35     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.9
[10/19 11:35:35     54s] OPERPROF: Starting RefinePlace at level 1, MEM:1830.1M, EPOCH TIME: 1697708135.375440
[10/19 11:35:35     54s] *** Starting refinePlace (0:00:55.0 mem=1830.1M) ***
[10/19 11:35:35     54s] Total net bbox length = 4.888e+04 (3.490e+04 1.397e+04) (ext = 6.963e+03)
[10/19 11:35:35     54s] 
[10/19 11:35:35     54s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:35     54s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:35     54s] (I)      Default pattern map key = top_default.
[10/19 11:35:35     54s] (I)      Default pattern map key = top_default.
[10/19 11:35:35     54s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1830.1M, EPOCH TIME: 1697708135.376674
[10/19 11:35:35     54s] Starting refinePlace ...
[10/19 11:35:35     54s] (I)      Default pattern map key = top_default.
[10/19 11:35:35     54s] One DDP V2 for no tweak run.
[10/19 11:35:35     54s] 
[10/19 11:35:35     54s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/19 11:35:35     54s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/19 11:35:35     54s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:35     54s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:35     54s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1830.1MB) @(0:00:55.0 - 0:00:55.0).
[10/19 11:35:35     54s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:35     54s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1830.1MB
[10/19 11:35:35     54s] Statistics of distance of Instance movement in refine placement:
[10/19 11:35:35     54s]   maximum (X+Y) =         0.00 um
[10/19 11:35:35     54s]   mean    (X+Y) =         0.00 um
[10/19 11:35:35     54s] Summary Report:
[10/19 11:35:35     54s] Instances move: 0 (out of 388 movable)
[10/19 11:35:35     54s] Instances flipped: 0
[10/19 11:35:35     54s] Mean displacement: 0.00 um
[10/19 11:35:35     54s] Max displacement: 0.00 um 
[10/19 11:35:35     54s] Total instances moved : 0
[10/19 11:35:35     54s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.012, MEM:1830.1M, EPOCH TIME: 1697708135.389168
[10/19 11:35:35     54s] Total net bbox length = 4.888e+04 (3.490e+04 1.397e+04) (ext = 6.963e+03)
[10/19 11:35:35     54s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1830.1MB
[10/19 11:35:35     54s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1830.1MB) @(0:00:55.0 - 0:00:55.0).
[10/19 11:35:35     54s] *** Finished refinePlace (0:00:55.0 mem=1830.1M) ***
[10/19 11:35:35     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.9
[10/19 11:35:35     54s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.014, MEM:1830.1M, EPOCH TIME: 1697708135.389520
[10/19 11:35:35     54s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1830.1M, EPOCH TIME: 1697708135.390954
[10/19 11:35:35     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[10/19 11:35:35     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     54s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1830.1M, EPOCH TIME: 1697708135.393155
[10/19 11:35:35     54s] *** maximum move = 0.00 um ***
[10/19 11:35:35     54s] *** Finished re-routing un-routed nets (1830.1M) ***
[10/19 11:35:35     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1830.1M, EPOCH TIME: 1697708135.394289
[10/19 11:35:35     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1830.1M, EPOCH TIME: 1697708135.396433
[10/19 11:35:35     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     54s] 
[10/19 11:35:35     54s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:35     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1830.1M, EPOCH TIME: 1697708135.401069
[10/19 11:35:35     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1830.1M, EPOCH TIME: 1697708135.401130
[10/19 11:35:35     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1830.1M, EPOCH TIME: 1697708135.401171
[10/19 11:35:35     54s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1830.1M, EPOCH TIME: 1697708135.401257
[10/19 11:35:35     54s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1830.1M, EPOCH TIME: 1697708135.401339
[10/19 11:35:35     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1830.1M, EPOCH TIME: 1697708135.401411
[10/19 11:35:35     54s] 
[10/19 11:35:35     54s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1830.1M) ***
[10/19 11:35:35     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.13
[10/19 11:35:35     54s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:00:55.0/0:00:56.7 (1.0), mem = 1830.1M
[10/19 11:35:35     54s] 
[10/19 11:35:35     54s] =============================================================================================
[10/19 11:35:35     54s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.35-s114_1
[10/19 11:35:35     54s] =============================================================================================
[10/19 11:35:35     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:35     54s] ---------------------------------------------------------------------------------------------
[10/19 11:35:35     54s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:35     54s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  84.5 % )     0:00:01.6 /  0:00:01.6    1.0
[10/19 11:35:35     54s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:35     54s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:35     54s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:35     54s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:35     54s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:35     54s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:35     54s] [ OptGetWeight           ]     45   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:35     54s] [ OptEval                ]     45   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    0.9
[10/19 11:35:35     54s] [ OptCommit              ]     45   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:35     54s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:35     54s] [ RefinePlace            ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:35:35     54s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:35     54s] [ MISC                   ]          0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:35     54s] ---------------------------------------------------------------------------------------------
[10/19 11:35:35     54s]  AreaOpt #2 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[10/19 11:35:35     54s] ---------------------------------------------------------------------------------------------
[10/19 11:35:35     54s] 
[10/19 11:35:35     54s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1811.0M, EPOCH TIME: 1697708135.405473
[10/19 11:35:35     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:35     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     54s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1773.0M, EPOCH TIME: 1697708135.407901
[10/19 11:35:35     54s] TotalInstCnt at PhyDesignMc Destruction: 405
[10/19 11:35:35     54s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1773.02M, totSessionCpu=0:00:55).
[10/19 11:35:35     55s] postCtsLateCongRepair #1 0
[10/19 11:35:35     55s] postCtsLateCongRepair #1 0
[10/19 11:35:35     55s] Starting local wire reclaim
[10/19 11:35:35     55s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/19 11:35:35     55s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/19 11:35:35     55s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1773.0M, EPOCH TIME: 1697708135.426201
[10/19 11:35:35     55s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1773.0M, EPOCH TIME: 1697708135.426277
[10/19 11:35:35     55s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1773.0M, EPOCH TIME: 1697708135.426344
[10/19 11:35:35     55s] Processing tracks to init pin-track alignment.
[10/19 11:35:35     55s] z: 2, totalTracks: 1
[10/19 11:35:35     55s] z: 4, totalTracks: 1
[10/19 11:35:35     55s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:35     55s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1773.0M, EPOCH TIME: 1697708135.428726
[10/19 11:35:35     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     55s] 
[10/19 11:35:35     55s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:35     55s] 
[10/19 11:35:35     55s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:35:35     55s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.005, MEM:1773.0M, EPOCH TIME: 1697708135.433856
[10/19 11:35:35     55s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1773.0M, EPOCH TIME: 1697708135.433920
[10/19 11:35:35     55s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1773.0M, EPOCH TIME: 1697708135.433964
[10/19 11:35:35     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1773.0MB).
[10/19 11:35:35     55s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.008, MEM:1773.0M, EPOCH TIME: 1697708135.434091
[10/19 11:35:35     55s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.008, MEM:1773.0M, EPOCH TIME: 1697708135.434126
[10/19 11:35:35     55s] TDRefine: refinePlace mode is spiral
[10/19 11:35:35     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.10
[10/19 11:35:35     55s] OPERPROF:   Starting RefinePlace at level 2, MEM:1773.0M, EPOCH TIME: 1697708135.434174
[10/19 11:35:35     55s] *** Starting refinePlace (0:00:55.0 mem=1773.0M) ***
[10/19 11:35:35     55s] Total net bbox length = 4.888e+04 (3.490e+04 1.397e+04) (ext = 6.963e+03)
[10/19 11:35:35     55s] 
[10/19 11:35:35     55s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:35     55s] (I)      Default pattern map key = top_default.
[10/19 11:35:35     55s] (I)      Default pattern map key = top_default.
[10/19 11:35:35     55s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1773.0M, EPOCH TIME: 1697708135.435297
[10/19 11:35:35     55s] Starting refinePlace ...
[10/19 11:35:35     55s] (I)      Default pattern map key = top_default.
[10/19 11:35:35     55s] One DDP V2 for no tweak run.
[10/19 11:35:35     55s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1773.0M, EPOCH TIME: 1697708135.435631
[10/19 11:35:35     55s] OPERPROF:         Starting spMPad at level 5, MEM:1773.0M, EPOCH TIME: 1697708135.436273
[10/19 11:35:35     55s] OPERPROF:           Starting spContextMPad at level 6, MEM:1773.0M, EPOCH TIME: 1697708135.436352
[10/19 11:35:35     55s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1773.0M, EPOCH TIME: 1697708135.436389
[10/19 11:35:35     55s] MP Top (388): mp=1.050. U=0.795.
[10/19 11:35:35     55s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:1773.0M, EPOCH TIME: 1697708135.436574
[10/19 11:35:35     55s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1773.0M, EPOCH TIME: 1697708135.436682
[10/19 11:35:35     55s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1773.0M, EPOCH TIME: 1697708135.436719
[10/19 11:35:35     55s] OPERPROF:             Starting InitSKP at level 7, MEM:1773.0M, EPOCH TIME: 1697708135.437013
[10/19 11:35:35     55s] no activity file in design. spp won't run.
[10/19 11:35:35     55s] no activity file in design. spp won't run.
[10/19 11:35:35     55s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[10/19 11:35:35     55s] SKP cleared!
[10/19 11:35:35     55s] OPERPROF:             Finished InitSKP at level 7, CPU:0.010, REAL:0.013, MEM:1773.0M, EPOCH TIME: 1697708135.449581
[10/19 11:35:35     55s] **WARN: AAE based timing driven is off.
[10/19 11:35:35     55s] Init TDGP AAE failed.
[10/19 11:35:35     55s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.010, REAL:0.013, MEM:1773.0M, EPOCH TIME: 1697708135.449644
[10/19 11:35:35     55s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.010, REAL:0.013, MEM:1773.0M, EPOCH TIME: 1697708135.449683
[10/19 11:35:35     55s] Build timing info failed.
[10/19 11:35:35     55s] AAE Timing clean up.
[10/19 11:35:35     55s] Tweakage: fix icg 1, fix clk 0.
[10/19 11:35:35     55s] Tweakage: density cost 1, scale 0.4.
[10/19 11:35:35     55s] Tweakage: activity cost 0, scale 1.0.
[10/19 11:35:35     55s] OPERPROF:         Starting CoreOperation at level 5, MEM:1773.0M, EPOCH TIME: 1697708135.449741
[10/19 11:35:35     55s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:1773.0M, EPOCH TIME: 1697708135.450007
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage swap 94 pairs.
[10/19 11:35:35     55s] Tweakage swap 22 pairs.
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage swap 6 pairs.
[10/19 11:35:35     55s] Tweakage swap 2 pairs.
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage swap 20 pairs.
[10/19 11:35:35     55s] Tweakage swap 3 pairs.
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage swap 0 pairs.
[10/19 11:35:35     55s] Tweakage move 0 insts.
[10/19 11:35:35     55s] Tweakage move 0 insts.
[10/19 11:35:35     55s] Tweakage move 6 insts.
[10/19 11:35:35     55s] Tweakage move 4 insts.
[10/19 11:35:35     55s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.040, REAL:0.040, MEM:1773.0M, EPOCH TIME: 1697708135.489628
[10/19 11:35:35     55s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.040, REAL:0.040, MEM:1773.0M, EPOCH TIME: 1697708135.489729
[10/19 11:35:35     55s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.050, REAL:0.054, MEM:1773.0M, EPOCH TIME: 1697708135.489846
[10/19 11:35:35     55s] Move report: Congestion aware Tweak moves 144 insts, mean move: 38.14 um, max move: 145.40 um 
[10/19 11:35:35     55s] 	Max move on inst (I2/FE_OFC7_o_register_51): (421.40, 10.40) --> (546.00, 31.20)
[10/19 11:35:35     55s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=1773.0mb) @(0:00:55.0 - 0:00:55.1).
[10/19 11:35:35     55s] 
[10/19 11:35:35     55s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/19 11:35:35     55s] Move report: legalization moves 24 insts, mean move: 7.55 um, max move: 25.00 um spiral
[10/19 11:35:35     55s] 	Max move on inst (I2/FE_OFC11_o_register_47): (484.40, 41.60) --> (488.60, 62.40)
[10/19 11:35:35     55s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:35     55s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:35     55s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1777.1MB) @(0:00:55.1 - 0:00:55.1).
[10/19 11:35:35     55s] Move report: Detail placement moves 143 insts, mean move: 38.10 um, max move: 145.40 um 
[10/19 11:35:35     55s] 	Max move on inst (I2/FE_OFC7_o_register_51): (421.40, 10.40) --> (546.00, 31.20)
[10/19 11:35:35     55s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1777.1MB
[10/19 11:35:35     55s] Statistics of distance of Instance movement in refine placement:
[10/19 11:35:35     55s]   maximum (X+Y) =       145.40 um
[10/19 11:35:35     55s]   inst (I2/FE_OFC7_o_register_51) with max move: (421.4, 10.4) -> (546, 31.2)
[10/19 11:35:35     55s]   mean    (X+Y) =        38.10 um
[10/19 11:35:35     55s] Summary Report:
[10/19 11:35:35     55s] Instances move: 143 (out of 388 movable)
[10/19 11:35:35     55s] Instances flipped: 0
[10/19 11:35:35     55s] Mean displacement: 38.10 um
[10/19 11:35:35     55s] Max displacement: 145.40 um (Instance: I2/FE_OFC7_o_register_51) (421.4, 10.4) -> (546, 31.2)
[10/19 11:35:35     55s] 	Length: 6 sites, height: 1 rows, site name: core_l_5v, cell type: BUL5VX6
[10/19 11:35:35     55s] Total instances moved : 143
[10/19 11:35:35     55s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.070, REAL:0.073, MEM:1777.1M, EPOCH TIME: 1697708135.507915
[10/19 11:35:35     55s] Total net bbox length = 4.659e+04 (3.437e+04 1.223e+04) (ext = 7.182e+03)
[10/19 11:35:35     55s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1777.1MB
[10/19 11:35:35     55s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1777.1MB) @(0:00:55.0 - 0:00:55.1).
[10/19 11:35:35     55s] *** Finished refinePlace (0:00:55.1 mem=1777.1M) ***
[10/19 11:35:35     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.10
[10/19 11:35:35     55s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.070, REAL:0.074, MEM:1777.1M, EPOCH TIME: 1697708135.508282
[10/19 11:35:35     55s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1777.1M, EPOCH TIME: 1697708135.508322
[10/19 11:35:35     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[10/19 11:35:35     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     55s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:1774.1M, EPOCH TIME: 1697708135.511289
[10/19 11:35:35     55s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.090, REAL:0.085, MEM:1774.1M, EPOCH TIME: 1697708135.511356
[10/19 11:35:35     55s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:35:35     55s] #################################################################################
[10/19 11:35:35     55s] # Design Stage: PreRoute
[10/19 11:35:35     55s] # Design Name: top
[10/19 11:35:35     55s] # Design Mode: 250nm
[10/19 11:35:35     55s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:35:35     55s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:35:35     55s] # Signoff Settings: SI Off 
[10/19 11:35:35     55s] #################################################################################
[10/19 11:35:35     55s] Calculate delays in BcWc mode...
[10/19 11:35:35     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 1774.1M, InitMEM = 1774.1M)
[10/19 11:35:35     55s] Start delay calculation (fullDC) (1 T). (MEM=1774.08)
[10/19 11:35:35     55s] End AAE Lib Interpolated Model. (MEM=1774.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:35     55s] Total number of fetched objects 419
[10/19 11:35:35     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:35     55s] End delay calculation. (MEM=1789.77 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:35     55s] End delay calculation (fullDC). (MEM=1789.77 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:35     55s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1789.8M) ***
[10/19 11:35:35     55s] eGR doReRoute: optGuide
[10/19 11:35:35     55s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1789.8M, EPOCH TIME: 1697708135.806987
[10/19 11:35:35     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     55s] All LLGs are deleted
[10/19 11:35:35     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:35     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1789.8M, EPOCH TIME: 1697708135.807069
[10/19 11:35:35     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1789.8M, EPOCH TIME: 1697708135.807119
[10/19 11:35:35     55s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1744.8M, EPOCH TIME: 1697708135.807670
[10/19 11:35:35     55s] {MMLU 0 419 419}
[10/19 11:35:35     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.4 mem=1744.8M
[10/19 11:35:35     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.4 mem=1744.8M
[10/19 11:35:35     55s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1744.77 MB )
[10/19 11:35:35     55s] (I)      ====================== Layers =======================
[10/19 11:35:35     55s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:35     55s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:35     55s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:35     55s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:35     55s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:35     55s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:35     55s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:35     55s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:35     55s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:35     55s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:35     55s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:35     55s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:35     55s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:35     55s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:35     55s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:35     55s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:35     55s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:35     55s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:35     55s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:35     55s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:35     55s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:35     55s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:35     55s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:35     55s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:35     55s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:35     55s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:35     55s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:35     55s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:35     55s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:35     55s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:35     55s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:35     55s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:35     55s] (I)      Started Import and model ( Curr Mem: 1744.77 MB )
[10/19 11:35:35     55s] (I)      Default pattern map key = top_default.
[10/19 11:35:35     55s] (I)      == Non-default Options ==
[10/19 11:35:35     55s] (I)      Maximum routing layer                              : 3
[10/19 11:35:35     55s] (I)      Minimum routing layer                              : 1
[10/19 11:35:35     55s] (I)      Number of threads                                  : 1
[10/19 11:35:35     55s] (I)      Method to set GCell size                           : row
[10/19 11:35:35     55s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:35     55s] (I)      Use row-based GCell size
[10/19 11:35:35     55s] (I)      Use row-based GCell align
[10/19 11:35:35     55s] (I)      layer 0 area = 0
[10/19 11:35:35     55s] (I)      layer 1 area = 0
[10/19 11:35:35     55s] (I)      layer 2 area = 0
[10/19 11:35:35     55s] (I)      GCell unit size   : 10400
[10/19 11:35:35     55s] (I)      GCell multiplier  : 1
[10/19 11:35:35     55s] (I)      GCell row height  : 10400
[10/19 11:35:35     55s] (I)      Actual row height : 10400
[10/19 11:35:35     55s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:35     55s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:35     55s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:35     55s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:35     55s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:35     55s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:35     55s] (I)      ================ Default via ================
[10/19 11:35:35     55s] (I)      +---+------------------+--------------------+
[10/19 11:35:35     55s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:35     55s] (I)      +---+------------------+--------------------+
[10/19 11:35:35     55s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:35     55s] (I)      | 2 |    2  VIA2_C_via |    8  VIA2_CH1_via |
[10/19 11:35:35     55s] (I)      | 3 |    3  VIA3_C_via |   12  VIA3_CH1_via |
[10/19 11:35:35     55s] (I)      +---+------------------+--------------------+
[10/19 11:35:35     55s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:35     55s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:35     55s] [NR-eGR] Read 0 other shapes
[10/19 11:35:35     55s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:35     55s] [NR-eGR] #Instance Blockages : 18635
[10/19 11:35:35     55s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:35     55s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:35     55s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:35     55s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:35     55s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:35     55s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:35     55s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 495
[10/19 11:35:35     55s] [NR-eGR] Read 419 nets ( ignored 18 )
[10/19 11:35:35     55s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:35     55s] (I)      Read Num Blocks=19002  Num Prerouted Wires=495  Num CS=0
[10/19 11:35:35     55s] (I)      Layer 0 (H) : #blockages 18770 : #preroutes 170
[10/19 11:35:35     55s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 265
[10/19 11:35:35     55s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 60
[10/19 11:35:35     55s] (I)      Number of ignored nets                =     18
[10/19 11:35:35     55s] (I)      Number of connected nets              =      0
[10/19 11:35:35     55s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[10/19 11:35:35     55s] (I)      Number of clock nets                  =     18.  Ignored: No
[10/19 11:35:35     55s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:35     55s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:35     55s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:35     55s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:35     55s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:35     55s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:35     55s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:35     55s] (I)      Ndr track 0 does not exist
[10/19 11:35:35     55s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:35     55s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:35     55s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:35     55s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:35     55s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:35     55s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:35     55s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:35     55s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:35     55s] (I)      Grid                :   103    10     3
[10/19 11:35:35     55s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:35     55s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:35     55s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:35     55s] (I)      Default wire width  :   500   600   600
[10/19 11:35:35     55s] (I)      Default wire space  :   450   500   500
[10/19 11:35:35     55s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:35     55s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:35     55s] (I)      First track coord   :   650   700   650
[10/19 11:35:35     55s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:35     55s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:35     55s] (I)      Num of masks        :     1     1     1
[10/19 11:35:35     55s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:35     55s] (I)      --------------------------------------------------------
[10/19 11:35:35     55s] 
[10/19 11:35:35     55s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:35     55s] [NR-eGR] Rule id: 1  Nets: 401
[10/19 11:35:35     55s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/19 11:35:35     55s] (I)                    Layer     1     2     3 
[10/19 11:35:35     55s] (I)                    Pitch  1300  1400  1300 
[10/19 11:35:35     55s] (I)             #Used tracks     1     1     1 
[10/19 11:35:35     55s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:35     55s] [NR-eGR] ========================================
[10/19 11:35:35     55s] [NR-eGR] 
[10/19 11:35:35     55s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:35     55s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:35     55s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:35     55s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:35     55s] (I)      |     1 |    8240 |     6384 |        77.48% |
[10/19 11:35:35     55s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:35     55s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:35     55s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:35     55s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1744.77 MB )
[10/19 11:35:35     55s] (I)      Reset routing kernel
[10/19 11:35:35     55s] (I)      Started Global Routing ( Curr Mem: 1744.77 MB )
[10/19 11:35:35     55s] (I)      totalPins=1466  totalGlobalPin=1420 (96.86%)
[10/19 11:35:35     55s] (I)      total 2D Cap : 16220 = (9110 H, 7110 V)
[10/19 11:35:35     55s] [NR-eGR] Layer group 1: route 401 net(s) in layer range [1, 3]
[10/19 11:35:35     55s] (I)      
[10/19 11:35:35     55s] (I)      ============  Phase 1a Route ============
[10/19 11:35:35     55s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/19 11:35:35     55s] (I)      Usage: 4496 = (3179 H, 1317 V) = (34.90% H, 18.52% V) = (3.306e+04um H, 1.370e+04um V)
[10/19 11:35:35     55s] (I)      
[10/19 11:35:35     55s] (I)      ============  Phase 1b Route ============
[10/19 11:35:35     55s] (I)      Usage: 4508 = (3180 H, 1328 V) = (34.91% H, 18.68% V) = (3.307e+04um H, 1.381e+04um V)
[10/19 11:35:35     55s] (I)      Overflow of layer group 1: 12.94% H + 0.50% V. EstWL: 4.688320e+04um
[10/19 11:35:35     55s] (I)      Congestion metric : 12.94%H 0.50%V, 13.44%HV
[10/19 11:35:35     55s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/19 11:35:35     55s] (I)      
[10/19 11:35:35     55s] (I)      ============  Phase 1c Route ============
[10/19 11:35:35     55s] (I)      Level2 Grid: 21 x 2
[10/19 11:35:35     55s] (I)      Usage: 4508 = (3180 H, 1328 V) = (34.91% H, 18.68% V) = (3.307e+04um H, 1.381e+04um V)
[10/19 11:35:35     55s] (I)      
[10/19 11:35:35     55s] (I)      ============  Phase 1d Route ============
[10/19 11:35:35     55s] (I)      Usage: 4589 = (3185 H, 1404 V) = (34.96% H, 19.75% V) = (3.312e+04um H, 1.460e+04um V)
[10/19 11:35:35     55s] (I)      
[10/19 11:35:35     55s] (I)      ============  Phase 1e Route ============
[10/19 11:35:35     55s] (I)      Usage: 4589 = (3185 H, 1404 V) = (34.96% H, 19.75% V) = (3.312e+04um H, 1.460e+04um V)
[10/19 11:35:35     55s] [NR-eGR] Early Global Route overflow of layer group 1: 2.91% H + 1.08% V. EstWL: 4.772560e+04um
[10/19 11:35:35     55s] (I)      
[10/19 11:35:35     55s] (I)      ============  Phase 1l Route ============
[10/19 11:35:35     55s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/19 11:35:35     55s] (I)      Layer  1:       1819        98         0        5688        2472    (69.71%) 
[10/19 11:35:35     55s] (I)      Layer  2:       6396      2300        23           0        6886    ( 0.00%) 
[10/19 11:35:35     55s] (I)      Layer  3:       7147      3865       148           0        8160    ( 0.00%) 
[10/19 11:35:35     55s] (I)      Total:         15362      6263       171        5688       17518    (24.51%) 
[10/19 11:35:35     55s] (I)      
[10/19 11:35:35     55s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:35     55s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/19 11:35:35     55s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/19 11:35:35     55s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[10/19 11:35:35     55s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:35     55s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:35     55s] [NR-eGR]    MET2 ( 2)        15( 1.62%)         1( 0.11%)         0( 0.00%)   ( 1.72%) 
[10/19 11:35:35     55s] [NR-eGR]    MET3 ( 3)        66( 6.46%)        16( 1.57%)         1( 0.10%)   ( 8.13%) 
[10/19 11:35:35     55s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:35     55s] [NR-eGR]        Total        81( 3.59%)        17( 0.75%)         1( 0.04%)   ( 4.39%) 
[10/19 11:35:35     55s] [NR-eGR] 
[10/19 11:35:35     55s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1752.77 MB )
[10/19 11:35:35     55s] (I)      total 2D Cap : 16250 = (9128 H, 7122 V)
[10/19 11:35:35     55s] [NR-eGR] Overflow after Early Global Route 1.26% H + 1.55% V
[10/19 11:35:35     55s] (I)      ============= Track Assignment ============
[10/19 11:35:35     55s] (I)      Started Track Assignment (1T) ( Curr Mem: 1752.77 MB )
[10/19 11:35:35     55s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[10/19 11:35:35     55s] (I)      Run Multi-thread track assignment
[10/19 11:35:35     55s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1752.77 MB )
[10/19 11:35:35     55s] (I)      Started Export ( Curr Mem: 1752.77 MB )
[10/19 11:35:35     55s] [NR-eGR]               Length (um)  Vias 
[10/19 11:35:35     55s] [NR-eGR] --------------------------------
[10/19 11:35:35     55s] [NR-eGR]  MET1  (1H)          3221  1674 
[10/19 11:35:35     55s] [NR-eGR]  MET2  (2V)         17626  1625 
[10/19 11:35:35     55s] [NR-eGR]  MET3  (3H)         34365     0 
[10/19 11:35:35     55s] [NR-eGR]  MET4  (4V)             0     0 
[10/19 11:35:35     55s] [NR-eGR] --------------------------------
[10/19 11:35:35     55s] [NR-eGR]        Total        55212  3299 
[10/19 11:35:35     55s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:35     55s] [NR-eGR] Total half perimeter of net bounding box: 46593um
[10/19 11:35:35     55s] [NR-eGR] Total length: 55212um, number of vias: 3299
[10/19 11:35:35     55s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:35     55s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[10/19 11:35:35     55s] [NR-eGR] --------------------------------------------------------------------------
[10/19 11:35:35     55s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1743.25 MB )
[10/19 11:35:35     55s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1735.25 MB )
[10/19 11:35:35     55s] (I)      ======================================= Runtime Summary =======================================
[10/19 11:35:35     55s] (I)       Step                                              %      Start     Finish      Real       CPU 
[10/19 11:35:35     55s] (I)      -----------------------------------------------------------------------------------------------
[10/19 11:35:35     55s] (I)       Early Global Route kernel                   100.00%  34.16 sec  34.24 sec  0.08 sec  0.07 sec 
[10/19 11:35:35     55s] (I)       +-Import and model                           13.97%  34.17 sec  34.18 sec  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)       | +-Create place DB                           1.69%  34.17 sec  34.17 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | +-Import place data                       1.58%  34.17 sec  34.17 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Read instances and placement          0.50%  34.17 sec  34.17 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Read nets                             0.83%  34.17 sec  34.17 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | +-Create route DB                          10.68%  34.17 sec  34.18 sec  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)       | | +-Import route data (1T)                 10.30%  34.17 sec  34.18 sec  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)       | | | +-Read blockages ( Layer 1-3 )          6.32%  34.17 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | | +-Read routing blockages              0.00%  34.17 sec  34.17 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | | +-Read instance blockages             5.34%  34.17 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | | +-Read PG blockages                   0.08%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | | +-Read clock blockages                0.01%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | | +-Read other blockages                0.01%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | | +-Read halo blockages                 0.01%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | | +-Read boundary cut boxes             0.00%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Read blackboxes                       0.01%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Read prerouted                        0.52%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Read unlegalized nets                 0.03%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Read nets                             0.18%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Set up via pillars                    0.01%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Initialize 3D grid graph              0.01%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Model blockage capacity               1.51%  34.18 sec  34.18 sec  0.00 sec  0.01 sec 
[10/19 11:35:35     55s] (I)       | | | | +-Initialize 3D capacity              1.35%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | +-Read aux data                             0.00%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | +-Others data preparation                   0.03%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | +-Create route kernel                       0.93%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       +-Global Routing                             22.51%  34.18 sec  34.20 sec  0.02 sec  0.02 sec 
[10/19 11:35:35     55s] (I)       | +-Initialization                            0.14%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | +-Net group 1                              21.55%  34.18 sec  34.20 sec  0.02 sec  0.02 sec 
[10/19 11:35:35     55s] (I)       | | +-Generate topology                       0.61%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | +-Phase 1a                                2.01%  34.18 sec  34.18 sec  0.00 sec  0.01 sec 
[10/19 11:35:35     55s] (I)       | | | +-Pattern routing (1T)                  1.43%  34.18 sec  34.18 sec  0.00 sec  0.01 sec 
[10/19 11:35:35     55s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Add via demand to 2D                  0.09%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | +-Phase 1b                                1.16%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Monotonic routing (1T)                0.97%  34.18 sec  34.18 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | +-Phase 1c                                0.47%  34.18 sec  34.19 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Two level Routing                     0.35%  34.19 sec  34.19 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | | +-Two Level Routing (Regular)         0.05%  34.19 sec  34.19 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | | +-Two Level Routing (Strong)          0.05%  34.19 sec  34.19 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | +-Phase 1d                                3.54%  34.19 sec  34.19 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Detoured routing (1T)                 3.37%  34.19 sec  34.19 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | +-Phase 1e                                0.16%  34.19 sec  34.19 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | | +-Route legalization                    0.00%  34.19 sec  34.19 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | +-Phase 1l                               12.59%  34.19 sec  34.20 sec  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)       | | | +-Layer assignment (1T)                12.35%  34.19 sec  34.20 sec  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)       | +-Clean cong LA                             0.00%  34.20 sec  34.20 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       +-Export 3D cong map                          0.30%  34.20 sec  34.20 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | +-Export 2D cong map                        0.06%  34.20 sec  34.20 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       +-Extract Global 3D Wires                     0.15%  34.20 sec  34.20 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       +-Track Assignment (1T)                      11.94%  34.20 sec  34.21 sec  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)       | +-Initialization                            0.04%  34.20 sec  34.20 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | +-Track Assignment Kernel                  11.44%  34.20 sec  34.21 sec  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)       | +-Free Memory                               0.00%  34.21 sec  34.21 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       +-Export                                     35.32%  34.21 sec  34.24 sec  0.03 sec  0.02 sec 
[10/19 11:35:35     55s] (I)       | +-Export DB wires                           2.39%  34.21 sec  34.21 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | +-Export all nets                         1.72%  34.21 sec  34.21 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | | +-Set wire vias                           0.32%  34.21 sec  34.21 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | +-Report wirelength                         1.27%  34.21 sec  34.21 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | +-Update net boxes                          0.81%  34.21 sec  34.21 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)       | +-Update timing                            30.31%  34.21 sec  34.24 sec  0.02 sec  0.02 sec 
[10/19 11:35:35     55s] (I)       +-Postprocess design                          2.88%  34.24 sec  34.24 sec  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)      ======================= Summary by functions ========================
[10/19 11:35:35     55s] (I)       Lv  Step                                      %      Real       CPU 
[10/19 11:35:35     55s] (I)      ---------------------------------------------------------------------
[10/19 11:35:35     55s] (I)        0  Early Global Route kernel           100.00%  0.08 sec  0.07 sec 
[10/19 11:35:35     55s] (I)        1  Export                               35.32%  0.03 sec  0.02 sec 
[10/19 11:35:35     55s] (I)        1  Global Routing                       22.51%  0.02 sec  0.02 sec 
[10/19 11:35:35     55s] (I)        1  Import and model                     13.97%  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)        1  Track Assignment (1T)                11.94%  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)        1  Postprocess design                    2.88%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        1  Export 3D cong map                    0.30%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        1  Extract Global 3D Wires               0.15%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        2  Update timing                        30.31%  0.02 sec  0.02 sec 
[10/19 11:35:35     55s] (I)        2  Net group 1                          21.55%  0.02 sec  0.02 sec 
[10/19 11:35:35     55s] (I)        2  Track Assignment Kernel              11.44%  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)        2  Create route DB                      10.68%  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)        2  Export DB wires                       2.39%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        2  Create place DB                       1.69%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        2  Report wirelength                     1.27%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        2  Create route kernel                   0.93%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        2  Update net boxes                      0.81%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        2  Initialization                        0.18%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        2  Export 2D cong map                    0.06%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        2  Others data preparation               0.03%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        3  Phase 1l                             12.59%  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)        3  Import route data (1T)               10.30%  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)        3  Phase 1d                              3.54%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        3  Phase 1a                              2.01%  0.00 sec  0.01 sec 
[10/19 11:35:35     55s] (I)        3  Export all nets                       1.72%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        3  Import place data                     1.58%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        3  Phase 1b                              1.16%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        3  Generate topology                     0.61%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        3  Phase 1c                              0.47%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        3  Set wire vias                         0.32%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        3  Phase 1e                              0.16%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Layer assignment (1T)                12.35%  0.01 sec  0.01 sec 
[10/19 11:35:35     55s] (I)        4  Read blockages ( Layer 1-3 )          6.32%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Detoured routing (1T)                 3.37%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Model blockage capacity               1.51%  0.00 sec  0.01 sec 
[10/19 11:35:35     55s] (I)        4  Pattern routing (1T)                  1.43%  0.00 sec  0.01 sec 
[10/19 11:35:35     55s] (I)        4  Read nets                             1.01%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Monotonic routing (1T)                0.97%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Read prerouted                        0.52%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Read instances and placement          0.50%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Two level Routing                     0.35%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Pattern Routing Avoiding Blockages    0.11%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Add via demand to 2D                  0.09%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Read unlegalized nets                 0.03%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        5  Read instance blockages               5.34%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        5  Initialize 3D capacity                1.35%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        5  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        5  Two Level Routing (Regular)           0.05%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        5  Two Level Routing (Strong)            0.05%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/19 11:35:35     55s] Extraction called for design 'top' of instances=405 and nets=541 using extraction engine 'preRoute' .
[10/19 11:35:35     55s] PreRoute RC Extraction called for design top.
[10/19 11:35:35     55s] RC Extraction called in multi-corner(2) mode.
[10/19 11:35:35     55s] RCMode: PreRoute
[10/19 11:35:35     55s]       RC Corner Indexes            0       1   
[10/19 11:35:35     55s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/19 11:35:35     55s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:35     55s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:35     55s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:35     55s] Shrink Factor                : 1.00000
[10/19 11:35:35     55s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/19 11:35:35     55s] Using capacitance table file ...
[10/19 11:35:35     55s] 
[10/19 11:35:35     55s] Trim Metal Layers:
[10/19 11:35:35     55s] LayerId::1 widthSet size::4
[10/19 11:35:35     55s] LayerId::2 widthSet size::4
[10/19 11:35:35     55s] LayerId::3 widthSet size::4
[10/19 11:35:35     55s] LayerId::4 widthSet size::3
[10/19 11:35:35     55s] Updating RC grid for preRoute extraction ...
[10/19 11:35:35     55s] eee: pegSigSF::1.070000
[10/19 11:35:35     55s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:35     55s] Initializing multi-corner resistance tables ...
[10/19 11:35:35     55s] eee: l::1 avDens::0.138209 usedTrk::121.623557 availTrk::880.000000 sigTrk::121.623557
[10/19 11:35:35     55s] eee: l::2 avDens::0.233979 usedTrk::191.194228 availTrk::817.142857 sigTrk::191.194228
[10/19 11:35:35     55s] eee: l::3 avDens::0.421259 usedTrk::370.707700 availTrk::880.000000 sigTrk::370.707700
[10/19 11:35:35     55s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:35     55s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.505554 uaWl=0.000000 uaWlH=0.000000 aWlH=0.616426 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.297400 wHLS=3.079545 siPrev=0 viaL=0.000000
[10/19 11:35:35     55s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1735.254M)
[10/19 11:35:35     55s] Compute RC Scale Done ...
[10/19 11:35:35     55s] OPERPROF: Starting HotSpotCal at level 1, MEM:1754.3M, EPOCH TIME: 1697708135.925327
[10/19 11:35:35     55s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:35     55s] [hotspot] |            |   max hotspot | total hotspot |
[10/19 11:35:35     55s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:35     55s] [hotspot] | normalized |          0.00 |          0.00 |
[10/19 11:35:35     55s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:35     55s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:35     55s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/19 11:35:35     55s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1754.3M, EPOCH TIME: 1697708135.925585
[10/19 11:35:35     55s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[10/19 11:35:35     55s] Begin: GigaOpt Route Type Constraints Refinement
[10/19 11:35:35     55s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:55.5/0:00:57.3 (1.0), mem = 1754.3M
[10/19 11:35:35     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.14
[10/19 11:35:35     55s] ### Creating RouteCongInterface, started
[10/19 11:35:35     55s] 
[10/19 11:35:35     55s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[10/19 11:35:35     55s] 
[10/19 11:35:35     55s] #optDebug: {0, 1.000}
[10/19 11:35:35     55s] ### Creating RouteCongInterface, finished
[10/19 11:35:35     55s] Updated routing constraints on 0 nets.
[10/19 11:35:35     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.14
[10/19 11:35:35     55s] Bottom Preferred Layer:
[10/19 11:35:35     55s] +-------------+------------+------------+----------+
[10/19 11:35:35     55s] |    Layer    |     DB     |    CLK     |   Rule   |
[10/19 11:35:35     55s] +-------------+------------+------------+----------+
[10/19 11:35:35     55s] | MET1 (z=1)  |        401 |          0 | default  |
[10/19 11:35:35     55s] | MET3 (z=3)  |          0 |         18 | default  |
[10/19 11:35:35     55s] +-------------+------------+------------+----------+
[10/19 11:35:35     55s] Via Pillar Rule:
[10/19 11:35:35     55s]     None
[10/19 11:35:35     55s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:55.5/0:00:57.3 (1.0), mem = 1754.3M
[10/19 11:35:35     55s] 
[10/19 11:35:35     55s] =============================================================================================
[10/19 11:35:35     55s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.35-s114_1
[10/19 11:35:35     55s] =============================================================================================
[10/19 11:35:35     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:35     55s] ---------------------------------------------------------------------------------------------
[10/19 11:35:35     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  64.8 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:35     55s] [ MISC                   ]          0:00:00.0  (  35.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:35     55s] ---------------------------------------------------------------------------------------------
[10/19 11:35:35     55s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:35     55s] ---------------------------------------------------------------------------------------------
[10/19 11:35:35     55s] 
[10/19 11:35:35     55s] End: GigaOpt Route Type Constraints Refinement
[10/19 11:35:35     55s] skip EGR on cluster skew clock nets.
[10/19 11:35:36     55s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:35:36     55s] #################################################################################
[10/19 11:35:36     55s] # Design Stage: PreRoute
[10/19 11:35:36     55s] # Design Name: top
[10/19 11:35:36     55s] # Design Mode: 250nm
[10/19 11:35:36     55s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:35:36     55s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:35:36     55s] # Signoff Settings: SI Off 
[10/19 11:35:36     55s] #################################################################################
[10/19 11:35:36     55s] Calculate delays in BcWc mode...
[10/19 11:35:36     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 1763.8M, InitMEM = 1763.8M)
[10/19 11:35:36     55s] Start delay calculation (fullDC) (1 T). (MEM=1763.85)
[10/19 11:35:36     55s] End AAE Lib Interpolated Model. (MEM=1763.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:36     55s] Total number of fetched objects 419
[10/19 11:35:36     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:36     55s] End delay calculation. (MEM=1794 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:36     55s] End delay calculation (fullDC). (MEM=1794 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:36     55s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1794.0M) ***
[10/19 11:35:36     55s] Begin: GigaOpt postEco DRV Optimization
[10/19 11:35:36     55s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[10/19 11:35:36     55s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:55.8/0:00:57.5 (1.0), mem = 1794.0M
[10/19 11:35:36     55s] Info: 18 nets with fixed/cover wires excluded.
[10/19 11:35:36     55s] Info: 18 clock nets excluded from IPO operation.
[10/19 11:35:36     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.15
[10/19 11:35:36     55s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:36     55s] ### Creating PhyDesignMc. totSessionCpu=0:00:55.8 mem=1794.0M
[10/19 11:35:36     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:1794.0M, EPOCH TIME: 1697708136.192804
[10/19 11:35:36     55s] Processing tracks to init pin-track alignment.
[10/19 11:35:36     55s] z: 2, totalTracks: 1
[10/19 11:35:36     55s] z: 4, totalTracks: 1
[10/19 11:35:36     55s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:36     55s] All LLGs are deleted
[10/19 11:35:36     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.0M, EPOCH TIME: 1697708136.195820
[10/19 11:35:36     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1794.0M, EPOCH TIME: 1697708136.196085
[10/19 11:35:36     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1794.0M, EPOCH TIME: 1697708136.196226
[10/19 11:35:36     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     55s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1794.0M, EPOCH TIME: 1697708136.196387
[10/19 11:35:36     55s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:36     55s] Core basic site is core_l_5v
[10/19 11:35:36     55s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1794.0M, EPOCH TIME: 1697708136.201133
[10/19 11:35:36     55s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:36     55s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:36     55s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1794.0M, EPOCH TIME: 1697708136.201311
[10/19 11:35:36     55s] Fast DP-INIT is on for default
[10/19 11:35:36     55s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:36     55s] Atter site array init, number of instance map data is 0.
[10/19 11:35:36     55s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1794.0M, EPOCH TIME: 1697708136.202166
[10/19 11:35:36     55s] 
[10/19 11:35:36     55s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:36     55s] 
[10/19 11:35:36     55s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:35:36     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1794.0M, EPOCH TIME: 1697708136.202610
[10/19 11:35:36     55s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1794.0M, EPOCH TIME: 1697708136.202655
[10/19 11:35:36     55s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1794.0M, EPOCH TIME: 1697708136.202697
[10/19 11:35:36     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1794.0MB).
[10/19 11:35:36     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1794.0M, EPOCH TIME: 1697708136.202833
[10/19 11:35:36     55s] TotalInstCnt at PhyDesignMc Initialization: 405
[10/19 11:35:36     55s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:55.8 mem=1794.0M
[10/19 11:35:36     55s] ### Creating RouteCongInterface, started
[10/19 11:35:36     55s] 
[10/19 11:35:36     55s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[10/19 11:35:36     55s] 
[10/19 11:35:36     55s] #optDebug: {0, 1.000}
[10/19 11:35:36     55s] ### Creating RouteCongInterface, finished
[10/19 11:35:36     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.8 mem=1794.0M
[10/19 11:35:36     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.8 mem=1794.0M
[10/19 11:35:36     55s] [GPS-DRV] Optimizer parameters ============================= 
[10/19 11:35:36     55s] [GPS-DRV] maxDensity (design): 0.95
[10/19 11:35:36     55s] [GPS-DRV] maxLocalDensity: 0.98
[10/19 11:35:36     55s] [GPS-DRV] All active and enabled setup views
[10/19 11:35:36     55s] [GPS-DRV]     av_wc
[10/19 11:35:36     55s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[10/19 11:35:36     55s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[10/19 11:35:36     55s] [GPS-DRV] maxFanoutLoad on
[10/19 11:35:36     55s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[10/19 11:35:36     55s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[10/19 11:35:36     55s] [GPS-DRV] timing-driven DRV settings
[10/19 11:35:36     55s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[10/19 11:35:36     55s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1828.3M, EPOCH TIME: 1697708136.315339
[10/19 11:35:36     55s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1828.3M, EPOCH TIME: 1697708136.315432
[10/19 11:35:36     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:35:36     55s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/19 11:35:36     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:35:36     55s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/19 11:35:36     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:35:36     55s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/19 11:35:36     55s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   185.08|     0.00|       0|       0|       0| 79.86%|          |         |
[10/19 11:35:36     55s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/19 11:35:36     55s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   185.08|     0.00|       0|       0|       0| 79.86%| 0:00:00.0|  1844.3M|
[10/19 11:35:36     55s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:35:36     55s] 
[10/19 11:35:36     55s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1844.3M) ***
[10/19 11:35:36     55s] 
[10/19 11:35:36     55s] Total-nets :: 419, Stn-nets :: 0, ratio :: 0 %, Total-len 55212.1, Stn-len 0
[10/19 11:35:36     55s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1825.3M, EPOCH TIME: 1697708136.330015
[10/19 11:35:36     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[10/19 11:35:36     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     55s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1779.3M, EPOCH TIME: 1697708136.332777
[10/19 11:35:36     55s] TotalInstCnt at PhyDesignMc Destruction: 405
[10/19 11:35:36     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.15
[10/19 11:35:36     55s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:55.9/0:00:57.7 (1.0), mem = 1779.3M
[10/19 11:35:36     55s] 
[10/19 11:35:36     55s] =============================================================================================
[10/19 11:35:36     55s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.35-s114_1
[10/19 11:35:36     55s] =============================================================================================
[10/19 11:35:36     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:36     55s] ---------------------------------------------------------------------------------------------
[10/19 11:35:36     55s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     55s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     55s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.5 % )     0:00:00.0 /  0:00:00.0    1.7
[10/19 11:35:36     55s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     55s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     55s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     55s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     55s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     55s] [ MISC                   ]          0:00:00.1  (  80.7 % )     0:00:00.1 /  0:00:00.1    0.9
[10/19 11:35:36     55s] ---------------------------------------------------------------------------------------------
[10/19 11:35:36     55s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:36     55s] ---------------------------------------------------------------------------------------------
[10/19 11:35:36     55s] 
[10/19 11:35:36     55s] End: GigaOpt postEco DRV Optimization
[10/19 11:35:36     55s] **INFO: Flow update: Design timing is met.
[10/19 11:35:36     55s] **INFO: Skipping refine place as no non-legal commits were detected
[10/19 11:35:36     55s] **INFO: Flow update: Design timing is met.
[10/19 11:35:36     55s] **INFO: Flow update: Design timing is met.
[10/19 11:35:36     55s] **INFO: Flow update: Design timing is met.
[10/19 11:35:36     55s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[10/19 11:35:36     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.9 mem=1779.3M
[10/19 11:35:36     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.9 mem=1779.3M
[10/19 11:35:36     55s] Re-routed 0 nets
[10/19 11:35:36     55s] **INFO: Flow update: Design timing is met.
[10/19 11:35:36     55s] #optDebug: fT-D <X 1 0 0 0>
[10/19 11:35:36     55s] Register exp ratio and priority group on 0 nets on 419 nets : 
[10/19 11:35:36     55s] 
[10/19 11:35:36     55s] Active setup views:
[10/19 11:35:36     55s]  av_wc
[10/19 11:35:36     55s]   Dominating endpoints: 0
[10/19 11:35:36     55s]   Dominating TNS: -0.000
[10/19 11:35:36     55s] 
[10/19 11:35:36     55s] Extraction called for design 'top' of instances=405 and nets=541 using extraction engine 'preRoute' .
[10/19 11:35:36     55s] PreRoute RC Extraction called for design top.
[10/19 11:35:36     55s] RC Extraction called in multi-corner(2) mode.
[10/19 11:35:36     55s] RCMode: PreRoute
[10/19 11:35:36     55s]       RC Corner Indexes            0       1   
[10/19 11:35:36     55s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/19 11:35:36     55s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:36     55s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:36     55s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:36     55s] Shrink Factor                : 1.00000
[10/19 11:35:36     55s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/19 11:35:36     55s] Using capacitance table file ...
[10/19 11:35:36     55s] RC Grid backup saved.
[10/19 11:35:36     55s] 
[10/19 11:35:36     55s] Trim Metal Layers:
[10/19 11:35:36     55s] LayerId::1 widthSet size::4
[10/19 11:35:36     55s] LayerId::2 widthSet size::4
[10/19 11:35:36     55s] LayerId::3 widthSet size::4
[10/19 11:35:36     55s] LayerId::4 widthSet size::3
[10/19 11:35:36     55s] Skipped RC grid update for preRoute extraction.
[10/19 11:35:36     55s] eee: pegSigSF::1.070000
[10/19 11:35:36     55s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:36     55s] Initializing multi-corner resistance tables ...
[10/19 11:35:36     55s] eee: l::1 avDens::0.138209 usedTrk::121.623557 availTrk::880.000000 sigTrk::121.623557
[10/19 11:35:36     55s] eee: l::2 avDens::0.233979 usedTrk::191.194228 availTrk::817.142857 sigTrk::191.194228
[10/19 11:35:36     55s] eee: l::3 avDens::0.421259 usedTrk::370.707700 availTrk::880.000000 sigTrk::370.707700
[10/19 11:35:36     55s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:36     55s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.505554 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.297400 wHLS=3.079545 siPrev=0 viaL=0.000000
[10/19 11:35:36     55s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1761.910M)
[10/19 11:35:36     56s] Starting delay calculation for Setup views
[10/19 11:35:36     56s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:35:36     56s] #################################################################################
[10/19 11:35:36     56s] # Design Stage: PreRoute
[10/19 11:35:36     56s] # Design Name: top
[10/19 11:35:36     56s] # Design Mode: 250nm
[10/19 11:35:36     56s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:35:36     56s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:35:36     56s] # Signoff Settings: SI Off 
[10/19 11:35:36     56s] #################################################################################
[10/19 11:35:36     56s] Calculate delays in BcWc mode...
[10/19 11:35:36     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 1777.4M, InitMEM = 1777.4M)
[10/19 11:35:36     56s] Start delay calculation (fullDC) (1 T). (MEM=1777.45)
[10/19 11:35:36     56s] End AAE Lib Interpolated Model. (MEM=1777.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:36     56s] Total number of fetched objects 419
[10/19 11:35:36     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:36     56s] End delay calculation. (MEM=1793.88 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:36     56s] End delay calculation (fullDC). (MEM=1793.88 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:36     56s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1793.9M) ***
[10/19 11:35:36     56s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:56.2 mem=1793.9M)
[10/19 11:35:36     56s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1793.88 MB )
[10/19 11:35:36     56s] (I)      ====================== Layers =======================
[10/19 11:35:36     56s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:36     56s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:36     56s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:36     56s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:36     56s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:36     56s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:36     56s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:36     56s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:36     56s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:36     56s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:36     56s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:36     56s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:36     56s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:36     56s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:36     56s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:36     56s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:36     56s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:36     56s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:36     56s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:36     56s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:36     56s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:36     56s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:36     56s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:36     56s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:36     56s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:36     56s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:36     56s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:36     56s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:36     56s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:36     56s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:36     56s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:36     56s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:36     56s] (I)      Started Import and model ( Curr Mem: 1793.88 MB )
[10/19 11:35:36     56s] (I)      Default pattern map key = top_default.
[10/19 11:35:36     56s] (I)      == Non-default Options ==
[10/19 11:35:36     56s] (I)      Build term to term wires                           : false
[10/19 11:35:36     56s] (I)      Maximum routing layer                              : 3
[10/19 11:35:36     56s] (I)      Minimum routing layer                              : 1
[10/19 11:35:36     56s] (I)      Number of threads                                  : 1
[10/19 11:35:36     56s] (I)      Method to set GCell size                           : row
[10/19 11:35:36     56s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:36     56s] (I)      Use row-based GCell size
[10/19 11:35:36     56s] (I)      Use row-based GCell align
[10/19 11:35:36     56s] (I)      layer 0 area = 0
[10/19 11:35:36     56s] (I)      layer 1 area = 0
[10/19 11:35:36     56s] (I)      layer 2 area = 0
[10/19 11:35:36     56s] (I)      GCell unit size   : 10400
[10/19 11:35:36     56s] (I)      GCell multiplier  : 1
[10/19 11:35:36     56s] (I)      GCell row height  : 10400
[10/19 11:35:36     56s] (I)      Actual row height : 10400
[10/19 11:35:36     56s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:36     56s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:36     56s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:36     56s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:36     56s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:36     56s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:36     56s] (I)      ================ Default via ================
[10/19 11:35:36     56s] (I)      +---+------------------+--------------------+
[10/19 11:35:36     56s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:36     56s] (I)      +---+------------------+--------------------+
[10/19 11:35:36     56s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:36     56s] (I)      | 2 |    2  VIA2_C_via |    8  VIA2_CH1_via |
[10/19 11:35:36     56s] (I)      | 3 |    3  VIA3_C_via |   12  VIA3_CH1_via |
[10/19 11:35:36     56s] (I)      +---+------------------+--------------------+
[10/19 11:35:36     56s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:36     56s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:36     56s] [NR-eGR] Read 0 other shapes
[10/19 11:35:36     56s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:36     56s] [NR-eGR] #Instance Blockages : 18635
[10/19 11:35:36     56s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:36     56s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:36     56s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:36     56s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:36     56s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:36     56s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:36     56s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 495
[10/19 11:35:36     56s] [NR-eGR] Read 419 nets ( ignored 18 )
[10/19 11:35:36     56s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:36     56s] (I)      Read Num Blocks=19002  Num Prerouted Wires=495  Num CS=0
[10/19 11:35:36     56s] (I)      Layer 0 (H) : #blockages 18770 : #preroutes 170
[10/19 11:35:36     56s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 265
[10/19 11:35:36     56s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 60
[10/19 11:35:36     56s] (I)      Number of ignored nets                =     18
[10/19 11:35:36     56s] (I)      Number of connected nets              =      0
[10/19 11:35:36     56s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[10/19 11:35:36     56s] (I)      Number of clock nets                  =     18.  Ignored: No
[10/19 11:35:36     56s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:36     56s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:36     56s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:36     56s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:36     56s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:36     56s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:36     56s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:36     56s] (I)      Ndr track 0 does not exist
[10/19 11:35:36     56s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:36     56s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:36     56s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:36     56s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:36     56s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:36     56s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:36     56s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:36     56s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:36     56s] (I)      Grid                :   103    10     3
[10/19 11:35:36     56s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:36     56s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:36     56s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:36     56s] (I)      Default wire width  :   500   600   600
[10/19 11:35:36     56s] (I)      Default wire space  :   450   500   500
[10/19 11:35:36     56s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:36     56s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:36     56s] (I)      First track coord   :   650   700   650
[10/19 11:35:36     56s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:36     56s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:36     56s] (I)      Num of masks        :     1     1     1
[10/19 11:35:36     56s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:36     56s] (I)      --------------------------------------------------------
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:36     56s] [NR-eGR] Rule id: 1  Nets: 401
[10/19 11:35:36     56s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/19 11:35:36     56s] (I)                    Layer     1     2     3 
[10/19 11:35:36     56s] (I)                    Pitch  1300  1400  1300 
[10/19 11:35:36     56s] (I)             #Used tracks     1     1     1 
[10/19 11:35:36     56s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:36     56s] [NR-eGR] ========================================
[10/19 11:35:36     56s] [NR-eGR] 
[10/19 11:35:36     56s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:36     56s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:36     56s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:36     56s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:36     56s] (I)      |     1 |    8240 |     6384 |        77.48% |
[10/19 11:35:36     56s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:36     56s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:36     56s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:36     56s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1793.88 MB )
[10/19 11:35:36     56s] (I)      Reset routing kernel
[10/19 11:35:36     56s] (I)      Started Global Routing ( Curr Mem: 1793.88 MB )
[10/19 11:35:36     56s] (I)      totalPins=1466  totalGlobalPin=1420 (96.86%)
[10/19 11:35:36     56s] (I)      total 2D Cap : 16220 = (9110 H, 7110 V)
[10/19 11:35:36     56s] [NR-eGR] Layer group 1: route 401 net(s) in layer range [1, 3]
[10/19 11:35:36     56s] (I)      
[10/19 11:35:36     56s] (I)      ============  Phase 1a Route ============
[10/19 11:35:36     56s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/19 11:35:36     56s] (I)      Usage: 4496 = (3179 H, 1317 V) = (34.90% H, 18.52% V) = (3.306e+04um H, 1.370e+04um V)
[10/19 11:35:36     56s] (I)      
[10/19 11:35:36     56s] (I)      ============  Phase 1b Route ============
[10/19 11:35:36     56s] (I)      Usage: 4508 = (3180 H, 1328 V) = (34.91% H, 18.68% V) = (3.307e+04um H, 1.381e+04um V)
[10/19 11:35:36     56s] (I)      Overflow of layer group 1: 12.94% H + 0.50% V. EstWL: 4.688320e+04um
[10/19 11:35:36     56s] (I)      Congestion metric : 12.94%H 0.50%V, 13.44%HV
[10/19 11:35:36     56s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/19 11:35:36     56s] (I)      
[10/19 11:35:36     56s] (I)      ============  Phase 1c Route ============
[10/19 11:35:36     56s] (I)      Level2 Grid: 21 x 2
[10/19 11:35:36     56s] (I)      Usage: 4508 = (3180 H, 1328 V) = (34.91% H, 18.68% V) = (3.307e+04um H, 1.381e+04um V)
[10/19 11:35:36     56s] (I)      
[10/19 11:35:36     56s] (I)      ============  Phase 1d Route ============
[10/19 11:35:36     56s] (I)      Usage: 4589 = (3185 H, 1404 V) = (34.96% H, 19.75% V) = (3.312e+04um H, 1.460e+04um V)
[10/19 11:35:36     56s] (I)      
[10/19 11:35:36     56s] (I)      ============  Phase 1e Route ============
[10/19 11:35:36     56s] (I)      Usage: 4589 = (3185 H, 1404 V) = (34.96% H, 19.75% V) = (3.312e+04um H, 1.460e+04um V)
[10/19 11:35:36     56s] [NR-eGR] Early Global Route overflow of layer group 1: 2.91% H + 1.08% V. EstWL: 4.772560e+04um
[10/19 11:35:36     56s] (I)      
[10/19 11:35:36     56s] (I)      ============  Phase 1l Route ============
[10/19 11:35:36     56s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/19 11:35:36     56s] (I)      Layer  1:       1819        98         0        5688        2472    (69.71%) 
[10/19 11:35:36     56s] (I)      Layer  2:       6396      2300        23           0        6886    ( 0.00%) 
[10/19 11:35:36     56s] (I)      Layer  3:       7147      3865       148           0        8160    ( 0.00%) 
[10/19 11:35:36     56s] (I)      Total:         15362      6263       171        5688       17518    (24.51%) 
[10/19 11:35:36     56s] (I)      
[10/19 11:35:36     56s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:36     56s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/19 11:35:36     56s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/19 11:35:36     56s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[10/19 11:35:36     56s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:36     56s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:36     56s] [NR-eGR]    MET2 ( 2)        15( 1.62%)         1( 0.11%)         0( 0.00%)   ( 1.72%) 
[10/19 11:35:36     56s] [NR-eGR]    MET3 ( 3)        66( 6.46%)        16( 1.57%)         1( 0.10%)   ( 8.13%) 
[10/19 11:35:36     56s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:36     56s] [NR-eGR]        Total        81( 3.59%)        17( 0.75%)         1( 0.04%)   ( 4.39%) 
[10/19 11:35:36     56s] [NR-eGR] 
[10/19 11:35:36     56s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1801.88 MB )
[10/19 11:35:36     56s] (I)      total 2D Cap : 16250 = (9128 H, 7122 V)
[10/19 11:35:36     56s] [NR-eGR] Overflow after Early Global Route 1.26% H + 1.55% V
[10/19 11:35:36     56s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1801.88 MB )
[10/19 11:35:36     56s] (I)      ======================================= Runtime Summary =======================================
[10/19 11:35:36     56s] (I)       Step                                              %      Start     Finish      Real       CPU 
[10/19 11:35:36     56s] (I)      -----------------------------------------------------------------------------------------------
[10/19 11:35:36     56s] (I)       Early Global Route kernel                   100.00%  34.98 sec  35.02 sec  0.04 sec  0.04 sec 
[10/19 11:35:36     56s] (I)       +-Import and model                           28.32%  34.99 sec  35.00 sec  0.01 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | +-Create place DB                           3.42%  34.99 sec  34.99 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | +-Import place data                       3.19%  34.99 sec  34.99 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Read instances and placement          1.01%  34.99 sec  34.99 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Read nets                             1.69%  34.99 sec  34.99 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | +-Create route DB                          21.61%  34.99 sec  35.00 sec  0.01 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | +-Import route data (1T)                 20.86%  34.99 sec  35.00 sec  0.01 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Read blockages ( Layer 1-3 )         12.83%  34.99 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | | +-Read routing blockages              0.00%  34.99 sec  34.99 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | | +-Read instance blockages            10.87%  34.99 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | | +-Read PG blockages                   0.16%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | | +-Read clock blockages                0.03%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | | +-Read other blockages                0.03%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | | +-Read halo blockages                 0.01%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | | +-Read boundary cut boxes             0.00%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Read blackboxes                       0.02%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Read prerouted                        1.07%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Read unlegalized nets                 0.06%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Read nets                             0.37%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Set up via pillars                    0.02%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Initialize 3D grid graph              0.03%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Model blockage capacity               3.01%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | | +-Initialize 3D capacity              2.70%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | +-Read aux data                             0.00%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | +-Others data preparation                   0.06%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | +-Create route kernel                       1.91%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       +-Global Routing                             47.75%  35.00 sec  35.02 sec  0.02 sec  0.03 sec 
[10/19 11:35:36     56s] (I)       | +-Initialization                            0.27%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | +-Net group 1                              45.77%  35.00 sec  35.02 sec  0.02 sec  0.03 sec 
[10/19 11:35:36     56s] (I)       | | +-Generate topology                       1.19%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | +-Phase 1a                                4.03%  35.00 sec  35.00 sec  0.00 sec  0.02 sec 
[10/19 11:35:36     56s] (I)       | | | +-Pattern routing (1T)                  2.86%  35.00 sec  35.00 sec  0.00 sec  0.01 sec 
[10/19 11:35:36     56s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.21%  35.00 sec  35.00 sec  0.00 sec  0.01 sec 
[10/19 11:35:36     56s] (I)       | | | +-Add via demand to 2D                  0.17%  35.00 sec  35.00 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | +-Phase 1b                                2.33%  35.00 sec  35.01 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Monotonic routing (1T)                1.97%  35.00 sec  35.01 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | +-Phase 1c                                0.92%  35.01 sec  35.01 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Two level Routing                     0.67%  35.01 sec  35.01 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | | +-Two Level Routing (Regular)         0.10%  35.01 sec  35.01 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | | +-Two Level Routing (Strong)          0.10%  35.01 sec  35.01 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | +-Phase 1d                                9.17%  35.01 sec  35.01 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Detoured routing (1T)                 8.82%  35.01 sec  35.01 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | +-Phase 1e                                0.33%  35.01 sec  35.01 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | | +-Route legalization                    0.01%  35.01 sec  35.01 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | | +-Phase 1l                               25.77%  35.01 sec  35.02 sec  0.01 sec  0.01 sec 
[10/19 11:35:36     56s] (I)       | | | +-Layer assignment (1T)                25.31%  35.01 sec  35.02 sec  0.01 sec  0.01 sec 
[10/19 11:35:36     56s] (I)       | +-Clean cong LA                             0.00%  35.02 sec  35.02 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       +-Export 3D cong map                          0.60%  35.02 sec  35.02 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)       | +-Export 2D cong map                        0.12%  35.02 sec  35.02 sec  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)      ======================= Summary by functions ========================
[10/19 11:35:36     56s] (I)       Lv  Step                                      %      Real       CPU 
[10/19 11:35:36     56s] (I)      ---------------------------------------------------------------------
[10/19 11:35:36     56s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.04 sec 
[10/19 11:35:36     56s] (I)        1  Global Routing                       47.75%  0.02 sec  0.03 sec 
[10/19 11:35:36     56s] (I)        1  Import and model                     28.32%  0.01 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        1  Export 3D cong map                    0.60%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        2  Net group 1                          45.77%  0.02 sec  0.03 sec 
[10/19 11:35:36     56s] (I)        2  Create route DB                      21.61%  0.01 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        2  Create place DB                       3.42%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        2  Create route kernel                   1.91%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        2  Initialization                        0.27%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        2  Export 2D cong map                    0.12%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        3  Phase 1l                             25.77%  0.01 sec  0.01 sec 
[10/19 11:35:36     56s] (I)        3  Import route data (1T)               20.86%  0.01 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        3  Phase 1d                              9.17%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        3  Phase 1a                              4.03%  0.00 sec  0.02 sec 
[10/19 11:35:36     56s] (I)        3  Import place data                     3.19%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        3  Phase 1b                              2.33%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        3  Generate topology                     1.19%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        3  Phase 1c                              0.92%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        3  Phase 1e                              0.33%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Layer assignment (1T)                25.31%  0.01 sec  0.01 sec 
[10/19 11:35:36     56s] (I)        4  Read blockages ( Layer 1-3 )         12.83%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Detoured routing (1T)                 8.82%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Model blockage capacity               3.01%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Pattern routing (1T)                  2.86%  0.00 sec  0.01 sec 
[10/19 11:35:36     56s] (I)        4  Read nets                             2.06%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Monotonic routing (1T)                1.97%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Read prerouted                        1.07%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Read instances and placement          1.01%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Two level Routing                     0.67%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Pattern Routing Avoiding Blockages    0.21%  0.00 sec  0.01 sec 
[10/19 11:35:36     56s] (I)        4  Add via demand to 2D                  0.17%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Read unlegalized nets                 0.06%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        5  Read instance blockages              10.87%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        5  Initialize 3D capacity                2.70%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        5  Read PG blockages                     0.16%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        5  Two Level Routing (Regular)           0.10%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        5  Two Level Routing (Strong)            0.10%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/19 11:35:36     56s] OPERPROF: Starting HotSpotCal at level 1, MEM:1801.9M, EPOCH TIME: 1697708136.672701
[10/19 11:35:36     56s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:36     56s] [hotspot] |            |   max hotspot | total hotspot |
[10/19 11:35:36     56s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:36     56s] [hotspot] | normalized |          0.00 |          0.00 |
[10/19 11:35:36     56s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:36     56s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:36     56s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/19 11:35:36     56s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1801.9M, EPOCH TIME: 1697708136.672996
[10/19 11:35:36     56s] [hotspot] Hotspot report including placement blocked areas
[10/19 11:35:36     56s] OPERPROF: Starting HotSpotCal at level 1, MEM:1801.9M, EPOCH TIME: 1697708136.673112
[10/19 11:35:36     56s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:36     56s] [hotspot] |            |   max hotspot | total hotspot |
[10/19 11:35:36     56s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:36     56s] [hotspot] | normalized |          0.00 |          0.00 |
[10/19 11:35:36     56s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:36     56s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:36     56s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/19 11:35:36     56s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1801.9M, EPOCH TIME: 1697708136.673297
[10/19 11:35:36     56s] Reported timing to dir ../reports/par/timingReports/opt_design/
[10/19 11:35:36     56s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1428.0M, totSessionCpu=0:00:56 **
[10/19 11:35:36     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1759.9M, EPOCH TIME: 1697708136.692788
[10/19 11:35:36     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:36     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1759.9M, EPOCH TIME: 1697708136.698196
[10/19 11:35:36     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:36     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.085 | 185.085 | 188.346 | 192.571 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1775.3M, EPOCH TIME: 1697708136.880496
[10/19 11:35:36     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:36     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1775.3M, EPOCH TIME: 1697708136.886297
[10/19 11:35:36     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:36     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] Density: 79.862%
Routing Overflow: 1.26% H and 1.55% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:1775.3M, EPOCH TIME: 1697708136.890113
[10/19 11:35:36     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:36     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1775.3M, EPOCH TIME: 1697708136.894640
[10/19 11:35:36     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:36     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1429.4M, totSessionCpu=0:00:56 **
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:36     56s] Deleting Lib Analyzer.
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:36     56s] *** Finished optDesign ***
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.0 real=0:00:13.1)
[10/19 11:35:36     56s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[10/19 11:35:36     56s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.6 real=0:00:03.7)
[10/19 11:35:36     56s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[10/19 11:35:36     56s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:35:36     56s] Info: Destroy the CCOpt slew target map.
[10/19 11:35:36     56s] clean pInstBBox. size 0
[10/19 11:35:36     56s] All LLGs are deleted
[10/19 11:35:36     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1775.3M, EPOCH TIME: 1697708136.933268
[10/19 11:35:36     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1775.3M, EPOCH TIME: 1697708136.933373
[10/19 11:35:36     56s] Info: pop threads available for lower-level modules during optimization.
[10/19 11:35:36     56s] *** optDesign #1 [finish] : cpu/real = 0:00:11.0/0:00:11.1 (1.0), totSession cpu/real = 0:00:56.5/0:00:58.3 (1.0), mem = 1775.3M
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s] =============================================================================================
[10/19 11:35:36     56s]  Final TAT Report : optDesign #1                                                21.35-s114_1
[10/19 11:35:36     56s] =============================================================================================
[10/19 11:35:36     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:36     56s] ---------------------------------------------------------------------------------------------
[10/19 11:35:36     56s] [ InitOpt                ]      1   0:00:03.2  (  28.8 % )     0:00:03.5 /  0:00:03.5    1.0
[10/19 11:35:36     56s] [ GlobalOpt              ]      1   0:00:01.7  (  15.0 % )     0:00:01.7 /  0:00:01.7    1.0
[10/19 11:35:36     56s] [ DrvOpt                 ]      2   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[10/19 11:35:36     56s] [ AreaOpt                ]      2   0:00:03.5  (  31.8 % )     0:00:03.6 /  0:00:03.6    1.0
[10/19 11:35:36     56s] [ ViewPruning            ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     56s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.5 % )     0:00:00.5 /  0:00:00.4    0.9
[10/19 11:35:36     56s] [ DrvReport              ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.6
[10/19 11:35:36     56s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     56s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[10/19 11:35:36     56s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     56s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:35:36     56s] [ SteinerInterfaceInit   ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     56s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     56s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     56s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:36     56s] [ RefinePlace            ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:35:36     56s] [ EarlyGlobalRoute       ]      3   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:35:36     56s] [ ExtractRC              ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:36     56s] [ TimingUpdate           ]     22   0:00:00.2  (   2.1 % )     0:00:00.5 /  0:00:00.5    1.0
[10/19 11:35:36     56s] [ FullDelayCalc          ]      5   0:00:00.8  (   6.9 % )     0:00:00.8 /  0:00:00.8    1.0
[10/19 11:35:36     56s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[10/19 11:35:36     56s] [ GenerateReports        ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.7
[10/19 11:35:36     56s] [ MISC                   ]          0:00:00.8  (   7.3 % )     0:00:00.8 /  0:00:00.8    1.0
[10/19 11:35:36     56s] ---------------------------------------------------------------------------------------------
[10/19 11:35:36     56s]  optDesign #1 TOTAL                 0:00:11.1  ( 100.0 % )     0:00:11.1 /  0:00:11.0    1.0
[10/19 11:35:36     56s] ---------------------------------------------------------------------------------------------
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s] <CMD> optDesign -postCTS -hold -outDir ../reports/par/timingReports/opt_design/
[10/19 11:35:36     56s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1394.8M, totSessionCpu=0:00:56 **
[10/19 11:35:36     56s] *** optDesign #2 [begin] : totSession cpu/real = 0:00:56.5/0:00:58.3 (1.0), mem = 1747.3M
[10/19 11:35:36     56s] Info: 1 threads available for lower-level modules during optimization.
[10/19 11:35:36     56s] GigaOpt running with 1 threads.
[10/19 11:35:36     56s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:56.5/0:00:58.3 (1.0), mem = 1747.3M
[10/19 11:35:36     56s] **INFO: User settings:
[10/19 11:35:36     56s] setDesignMode -process                       250
[10/19 11:35:36     56s] setExtractRCMode -coupling_c_th              3
[10/19 11:35:36     56s] setExtractRCMode -engine                     preRoute
[10/19 11:35:36     56s] setExtractRCMode -relative_c_th              0.03
[10/19 11:35:36     56s] setExtractRCMode -total_c_th                 5
[10/19 11:35:36     56s] setUsefulSkewMode -ecoRoute                  false
[10/19 11:35:36     56s] setDelayCalMode -enable_high_fanout          true
[10/19 11:35:36     56s] setDelayCalMode -engine                      aae
[10/19 11:35:36     56s] setDelayCalMode -ignoreNetLoad               false
[10/19 11:35:36     56s] setDelayCalMode -socv_accuracy_mode          low
[10/19 11:35:36     56s] setOptMode -activeSetupViews                 { av_wc }
[10/19 11:35:36     56s] setOptMode -autoSetupViews                   { av_wc}
[10/19 11:35:36     56s] setOptMode -autoTDGRSetupViews               { av_wc}
[10/19 11:35:36     56s] setOptMode -checkRoutingCongestion           true
[10/19 11:35:36     56s] setOptMode -clkGateAware                     false
[10/19 11:35:36     56s] setOptMode -drcMargin                        0
[10/19 11:35:36     56s] setOptMode -effort                           high
[10/19 11:35:36     56s] setOptMode -fixDrc                           true
[10/19 11:35:36     56s] setOptMode -fixFanoutLoad                    true
[10/19 11:35:36     56s] setOptMode -optimizeFF                       true
[10/19 11:35:36     56s] setOptMode -preserveAllSequential            false
[10/19 11:35:36     56s] setOptMode -setupTargetSlack                 0
[10/19 11:35:36     56s] setOptMode -timeDesignCompressReports        false
[10/19 11:35:36     56s] setOptMode -usefulSkew                       true
[10/19 11:35:36     56s] setOptMode -usefulSkewCCOpt                  extreme
[10/19 11:35:36     56s] setPlaceMode -place_detail_preroute_as_obs   {}
[10/19 11:35:36     56s] setPlaceMode -place_global_clock_gate_aware  true
[10/19 11:35:36     56s] setPlaceMode -place_global_cong_effort       high
[10/19 11:35:36     56s] setPlaceMode -place_global_place_io_pins     false
[10/19 11:35:36     56s] setAnalysisMode -checkType                   setup
[10/19 11:35:36     56s] setAnalysisMode -clkSrcPath                  true
[10/19 11:35:36     56s] setAnalysisMode -clockPropagation            sdcControl
[10/19 11:35:36     56s] setAnalysisMode -usefulSkew                  true
[10/19 11:35:36     56s] setRouteMode -earlyGlobalMaxRouteLayer       3
[10/19 11:35:36     56s] setRouteMode -earlyGlobalMinRouteLayer       1
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:36     56s] Summary for sequential cells identification: 
[10/19 11:35:36     56s]   Identified SBFF number: 64
[10/19 11:35:36     56s]   Identified MBFF number: 0
[10/19 11:35:36     56s]   Identified SB Latch number: 0
[10/19 11:35:36     56s]   Identified MB Latch number: 0
[10/19 11:35:36     56s]   Not identified SBFF number: 0
[10/19 11:35:36     56s]   Not identified MBFF number: 0
[10/19 11:35:36     56s]   Not identified SB Latch number: 0
[10/19 11:35:36     56s]   Not identified MB Latch number: 0
[10/19 11:35:36     56s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:36     56s]  Visiting view : av_wc
[10/19 11:35:36     56s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:36     56s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:36     56s]  Visiting view : av_bc
[10/19 11:35:36     56s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:36     56s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:36     56s] TLC MultiMap info (StdDelay):
[10/19 11:35:36     56s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:35:36     56s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:35:36     56s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:35:36     56s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:35:36     56s]  Setting StdDelay to: 184.6ps
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:36     56s] Need call spDPlaceInit before registerPrioInstLoc.
[10/19 11:35:36     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1749.3M, EPOCH TIME: 1697708136.975808
[10/19 11:35:36     56s] Processing tracks to init pin-track alignment.
[10/19 11:35:36     56s] z: 2, totalTracks: 1
[10/19 11:35:36     56s] z: 4, totalTracks: 1
[10/19 11:35:36     56s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:36     56s] All LLGs are deleted
[10/19 11:35:36     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1749.3M, EPOCH TIME: 1697708136.978674
[10/19 11:35:36     56s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1749.3M, EPOCH TIME: 1697708136.978934
[10/19 11:35:36     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1749.3M, EPOCH TIME: 1697708136.979069
[10/19 11:35:36     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1749.3M, EPOCH TIME: 1697708136.979203
[10/19 11:35:36     56s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:36     56s] Core basic site is core_l_5v
[10/19 11:35:36     56s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1749.3M, EPOCH TIME: 1697708136.983841
[10/19 11:35:36     56s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:36     56s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:36     56s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1749.3M, EPOCH TIME: 1697708136.984025
[10/19 11:35:36     56s] Fast DP-INIT is on for default
[10/19 11:35:36     56s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:36     56s] Atter site array init, number of instance map data is 0.
[10/19 11:35:36     56s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1749.3M, EPOCH TIME: 1697708136.984914
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:36     56s] OPERPROF:     Starting CMU at level 3, MEM:1749.3M, EPOCH TIME: 1697708136.985220
[10/19 11:35:36     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1749.3M, EPOCH TIME: 1697708136.985624
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:36     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1749.3M, EPOCH TIME: 1697708136.985732
[10/19 11:35:36     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1749.3M, EPOCH TIME: 1697708136.985778
[10/19 11:35:36     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1749.3M, EPOCH TIME: 1697708136.985818
[10/19 11:35:36     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1749.3MB).
[10/19 11:35:36     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1749.3M, EPOCH TIME: 1697708136.986030
[10/19 11:35:36     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1749.3M, EPOCH TIME: 1697708136.986153
[10/19 11:35:36     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:36     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:36     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1747.3M, EPOCH TIME: 1697708136.988558
[10/19 11:35:36     56s] 
[10/19 11:35:36     56s] Creating Lib Analyzer ...
[10/19 11:35:37     56s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:37     56s] Total number of usable inverters from Lib Analyzer: 10 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX8 INCL5VX16 INL5VX16)
[10/19 11:35:37     56s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:37     56s] 
[10/19 11:35:38     58s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:58.2 mem=1769.4M
[10/19 11:35:38     58s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:58.2 mem=1769.4M
[10/19 11:35:38     58s] Creating Lib Analyzer, finished. 
[10/19 11:35:38     58s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1400.8M, totSessionCpu=0:00:58 **
[10/19 11:35:38     58s] *** optDesign -postCTS ***
[10/19 11:35:38     58s] DRC Margin: user margin 0.0
[10/19 11:35:38     58s] Hold Target Slack: user slack 0
[10/19 11:35:38     58s] Setup Target Slack: user slack 0;
[10/19 11:35:38     58s] setUsefulSkewMode -ecoRoute false
[10/19 11:35:38     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1769.4M, EPOCH TIME: 1697708138.647739
[10/19 11:35:38     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:38     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:38     58s] 
[10/19 11:35:38     58s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:38     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1769.4M, EPOCH TIME: 1697708138.653417
[10/19 11:35:38     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:38     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:38     58s] 
[10/19 11:35:38     58s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:38     58s] Deleting Lib Analyzer.
[10/19 11:35:38     58s] 
[10/19 11:35:38     58s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:38     58s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/19 11:35:38     58s] 
[10/19 11:35:38     58s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:38     58s] Summary for sequential cells identification: 
[10/19 11:35:38     58s]   Identified SBFF number: 64
[10/19 11:35:38     58s]   Identified MBFF number: 0
[10/19 11:35:38     58s]   Identified SB Latch number: 0
[10/19 11:35:38     58s]   Identified MB Latch number: 0
[10/19 11:35:38     58s]   Not identified SBFF number: 0
[10/19 11:35:38     58s]   Not identified MBFF number: 0
[10/19 11:35:38     58s]   Not identified SB Latch number: 0
[10/19 11:35:38     58s]   Not identified MB Latch number: 0
[10/19 11:35:38     58s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:38     58s]  Visiting view : av_wc
[10/19 11:35:38     58s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:38     58s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:38     58s]  Visiting view : av_bc
[10/19 11:35:38     58s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:38     58s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:38     58s] TLC MultiMap info (StdDelay):
[10/19 11:35:38     58s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:35:38     58s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:35:38     58s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:35:38     58s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:35:38     58s]  Setting StdDelay to: 184.6ps
[10/19 11:35:38     58s] 
[10/19 11:35:38     58s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:38     58s] 
[10/19 11:35:38     58s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:38     58s] 
[10/19 11:35:38     58s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:38     58s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1769.4M, EPOCH TIME: 1697708138.689560
[10/19 11:35:38     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:38     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:38     58s] All LLGs are deleted
[10/19 11:35:38     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:38     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:38     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1769.4M, EPOCH TIME: 1697708138.689669
[10/19 11:35:38     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1769.4M, EPOCH TIME: 1697708138.689719
[10/19 11:35:38     58s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1763.4M, EPOCH TIME: 1697708138.690292
[10/19 11:35:38     58s] Start to check current routing status for nets...
[10/19 11:35:38     58s] All nets are already routed correctly.
[10/19 11:35:38     58s] End to check current routing status for nets (mem=1763.4M)
[10/19 11:35:38     58s] 
[10/19 11:35:38     58s] Creating Lib Analyzer ...
[10/19 11:35:38     58s] 
[10/19 11:35:38     58s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:38     58s] Summary for sequential cells identification: 
[10/19 11:35:38     58s]   Identified SBFF number: 64
[10/19 11:35:38     58s]   Identified MBFF number: 0
[10/19 11:35:38     58s]   Identified SB Latch number: 0
[10/19 11:35:38     58s]   Identified MB Latch number: 0
[10/19 11:35:38     58s]   Not identified SBFF number: 0
[10/19 11:35:38     58s]   Not identified MBFF number: 0
[10/19 11:35:38     58s]   Not identified SB Latch number: 0
[10/19 11:35:38     58s]   Not identified MB Latch number: 0
[10/19 11:35:38     58s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:38     58s]  Visiting view : av_wc
[10/19 11:35:38     58s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:38     58s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:38     58s]  Visiting view : av_bc
[10/19 11:35:38     58s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:38     58s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:38     58s] TLC MultiMap info (StdDelay):
[10/19 11:35:38     58s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:35:38     58s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:35:38     58s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:35:38     58s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:35:38     58s]  Setting StdDelay to: 184.6ps
[10/19 11:35:38     58s] 
[10/19 11:35:38     58s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:38     58s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:38     58s] Total number of usable inverters from Lib Analyzer: 10 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX8 INCL5VX16 INL5VX16)
[10/19 11:35:38     58s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:38     58s] 
[10/19 11:35:40     59s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:59.9 mem=1769.4M
[10/19 11:35:40     59s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:59.9 mem=1769.4M
[10/19 11:35:40     59s] Creating Lib Analyzer, finished. 
[10/19 11:35:40     59s] #optDebug: Start CG creation (mem=1798.0M)
[10/19 11:35:40     59s]  ...initializing CG  maxDriveDist 5822.057000 stdCellHgt 10.400000 defLenToSkip 72.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 582.205000 
[10/19 11:35:40     59s] (cpu=0:00:00.1, mem=1852.7M)
[10/19 11:35:40     59s]  ...processing cgPrt (cpu=0:00:00.1, mem=1852.7M)
[10/19 11:35:40     59s]  ...processing cgEgp (cpu=0:00:00.1, mem=1852.7M)
[10/19 11:35:40     59s]  ...processing cgPbk (cpu=0:00:00.1, mem=1852.7M)
[10/19 11:35:40     59s]  ...processing cgNrb(cpu=0:00:00.1, mem=1852.7M)
[10/19 11:35:40     59s]  ...processing cgObs (cpu=0:00:00.1, mem=1852.7M)
[10/19 11:35:40     59s]  ...processing cgCon (cpu=0:00:00.1, mem=1852.7M)
[10/19 11:35:40     59s]  ...processing cgPdm (cpu=0:00:00.1, mem=1852.7M)
[10/19 11:35:40     59s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1852.7M)
[10/19 11:35:40     59s] Compute RC Scale Done ...
[10/19 11:35:40     59s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:01:00.0/0:01:01.7 (1.0), mem = 1843.1M
[10/19 11:35:40     59s] 
[10/19 11:35:40     59s] =============================================================================================
[10/19 11:35:40     59s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.35-s114_1
[10/19 11:35:40     59s] =============================================================================================
[10/19 11:35:40     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:40     59s] ---------------------------------------------------------------------------------------------
[10/19 11:35:40     59s] [ CellServerInit         ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:35:40     59s] [ LibAnalyzerInit        ]      2   0:00:03.3  (  94.7 % )     0:00:03.3 /  0:00:03.3    1.0
[10/19 11:35:40     59s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:40     59s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[10/19 11:35:40     59s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:40     59s] [ MISC                   ]          0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:40     59s] ---------------------------------------------------------------------------------------------
[10/19 11:35:40     59s]  InitOpt #1 TOTAL                   0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[10/19 11:35:40     59s] ---------------------------------------------------------------------------------------------
[10/19 11:35:40     59s] 
[10/19 11:35:40     59s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:40     59s] ### Creating PhyDesignMc. totSessionCpu=0:01:00.0 mem=1843.1M
[10/19 11:35:40     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:1843.1M, EPOCH TIME: 1697708140.408635
[10/19 11:35:40     59s] Processing tracks to init pin-track alignment.
[10/19 11:35:40     59s] z: 2, totalTracks: 1
[10/19 11:35:40     59s] z: 4, totalTracks: 1
[10/19 11:35:40     59s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:40     59s] All LLGs are deleted
[10/19 11:35:40     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:40     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:40     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1843.1M, EPOCH TIME: 1697708140.411656
[10/19 11:35:40     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1843.1M, EPOCH TIME: 1697708140.411933
[10/19 11:35:40     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1843.1M, EPOCH TIME: 1697708140.412071
[10/19 11:35:40     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:40     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:40     59s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1843.1M, EPOCH TIME: 1697708140.412577
[10/19 11:35:40     59s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:40     59s] Core basic site is core_l_5v
[10/19 11:35:40     59s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1843.1M, EPOCH TIME: 1697708140.417222
[10/19 11:35:40     59s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:40     59s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:40     59s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1843.1M, EPOCH TIME: 1697708140.417396
[10/19 11:35:40     59s] Fast DP-INIT is on for default
[10/19 11:35:40     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:40     59s] Atter site array init, number of instance map data is 0.
[10/19 11:35:40     59s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1843.1M, EPOCH TIME: 1697708140.418249
[10/19 11:35:40     59s] 
[10/19 11:35:40     59s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:40     59s] 
[10/19 11:35:40     59s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:35:40     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1843.1M, EPOCH TIME: 1697708140.418525
[10/19 11:35:40     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1843.1M, EPOCH TIME: 1697708140.418572
[10/19 11:35:40     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1843.1M, EPOCH TIME: 1697708140.418612
[10/19 11:35:40     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1843.1MB).
[10/19 11:35:40     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1843.1M, EPOCH TIME: 1697708140.418738
[10/19 11:35:40     59s] TotalInstCnt at PhyDesignMc Initialization: 405
[10/19 11:35:40     59s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:00.0 mem=1843.1M
[10/19 11:35:40     59s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1843.1M, EPOCH TIME: 1697708140.419281
[10/19 11:35:40     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:40     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:40     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:40     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:40     59s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1793.1M, EPOCH TIME: 1697708140.421692
[10/19 11:35:40     59s] TotalInstCnt at PhyDesignMc Destruction: 405
[10/19 11:35:40     59s] GigaOpt Hold Optimizer is used
[10/19 11:35:40     59s] Deleting Lib Analyzer.
[10/19 11:35:40     60s] End AAE Lib Interpolated Model. (MEM=1793.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:40     60s] 
[10/19 11:35:40     60s] Creating Lib Analyzer ...
[10/19 11:35:40     60s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:40     60s] Total number of usable inverters from Lib Analyzer: 10 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX8 INCL5VX16 INL5VX16)
[10/19 11:35:40     60s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:40     60s] 
[10/19 11:35:42     61s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:02 mem=1793.1M
[10/19 11:35:42     61s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:02 mem=1793.1M
[10/19 11:35:42     61s] Creating Lib Analyzer, finished. 
[10/19 11:35:42     61s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:02 mem=1793.1M ***
[10/19 11:35:42     61s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:01.6/0:01:03.4 (1.0), mem = 1793.1M
[10/19 11:35:42     61s] Saving timing graph ...
[10/19 11:35:42     61s] Done save timing graph
[10/19 11:35:42     61s] 
[10/19 11:35:42     61s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:42     61s] Deleting Lib Analyzer.
[10/19 11:35:42     61s] 
[10/19 11:35:42     61s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:42     61s] Starting delay calculation for Hold views
[10/19 11:35:42     61s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:35:42     61s] #################################################################################
[10/19 11:35:42     61s] # Design Stage: PreRoute
[10/19 11:35:42     61s] # Design Name: top
[10/19 11:35:42     61s] # Design Mode: 250nm
[10/19 11:35:42     61s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:35:42     61s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:35:42     61s] # Signoff Settings: SI Off 
[10/19 11:35:42     61s] #################################################################################
[10/19 11:35:42     61s] Calculate delays in BcWc mode...
[10/19 11:35:42     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 1823.7M, InitMEM = 1823.7M)
[10/19 11:35:42     61s] Start delay calculation (fullDC) (1 T). (MEM=1823.66)
[10/19 11:35:42     61s] *** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
[10/19 11:35:42     61s] End AAE Lib Interpolated Model. (MEM=1823.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:42     62s] Total number of fetched objects 419
[10/19 11:35:42     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:42     62s] End delay calculation. (MEM=1803.47 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:42     62s] End delay calculation (fullDC). (MEM=1803.47 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:42     62s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1803.5M) ***
[10/19 11:35:42     62s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:02 mem=1803.5M)
[10/19 11:35:42     62s] 
[10/19 11:35:42     62s] Active hold views:
[10/19 11:35:42     62s]  av_bc
[10/19 11:35:42     62s]   Dominating endpoints: 0
[10/19 11:35:42     62s]   Dominating TNS: -0.000
[10/19 11:35:42     62s] 
[10/19 11:35:42     62s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:02 mem=1834.7M ***
[10/19 11:35:42     62s] Done building hold timer [280 node(s), 288 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:02 mem=1834.7M ***
[10/19 11:35:42     62s] Restoring timing graph ...
[10/19 11:35:43     62s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[10/19 11:35:43     62s] Done restore timing graph
[10/19 11:35:43     62s] Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:03 mem=1834.7M ***
[10/19 11:35:43     62s] *info: category slack lower bound [L 0.0] in2out in2reg reg2out default
[10/19 11:35:43     62s] *info: category slack lower bound [H 0.0] reg2reg 
[10/19 11:35:43     62s] --------------------------------------------------- 
[10/19 11:35:43     62s]    Setup Violation Summary with Target Slack (0.000 ns)
[10/19 11:35:43     62s] --------------------------------------------------- 
[10/19 11:35:43     62s]          WNS    reg2regWNS
[10/19 11:35:43     62s]   185.085 ns    185.085 ns
[10/19 11:35:43     62s] --------------------------------------------------- 
[10/19 11:35:43     62s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:35:43     62s] 
[10/19 11:35:43     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:43     62s] Summary for sequential cells identification: 
[10/19 11:35:43     62s]   Identified SBFF number: 64
[10/19 11:35:43     62s]   Identified MBFF number: 0
[10/19 11:35:43     62s]   Identified SB Latch number: 0
[10/19 11:35:43     62s]   Identified MB Latch number: 0
[10/19 11:35:43     62s]   Not identified SBFF number: 0
[10/19 11:35:43     62s]   Not identified MBFF number: 0
[10/19 11:35:43     62s]   Not identified SB Latch number: 0
[10/19 11:35:43     62s]   Not identified MB Latch number: 0
[10/19 11:35:43     62s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:43     62s]  Visiting view : av_wc
[10/19 11:35:43     62s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:43     62s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:43     62s]  Visiting view : av_bc
[10/19 11:35:43     62s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:43     62s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:43     62s] TLC MultiMap info (StdDelay):
[10/19 11:35:43     62s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:35:43     62s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:35:43     62s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:35:43     62s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:35:43     62s]  Setting StdDelay to: 184.6ps
[10/19 11:35:43     62s] 
[10/19 11:35:43     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:43     62s] 
[10/19 11:35:43     62s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:43     62s] 
[10/19 11:35:43     62s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:43     62s] 
[10/19 11:35:43     62s] Creating Lib Analyzer ...
[10/19 11:35:43     62s] 
[10/19 11:35:43     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:43     62s] Summary for sequential cells identification: 
[10/19 11:35:43     62s]   Identified SBFF number: 64
[10/19 11:35:43     62s]   Identified MBFF number: 0
[10/19 11:35:43     62s]   Identified SB Latch number: 0
[10/19 11:35:43     62s]   Identified MB Latch number: 0
[10/19 11:35:43     62s]   Not identified SBFF number: 0
[10/19 11:35:43     62s]   Not identified MBFF number: 0
[10/19 11:35:43     62s]   Not identified SB Latch number: 0
[10/19 11:35:43     62s]   Not identified MB Latch number: 0
[10/19 11:35:43     62s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:43     62s]  Visiting view : av_wc
[10/19 11:35:43     62s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:43     62s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:43     62s]  Visiting view : av_bc
[10/19 11:35:43     62s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:43     62s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:43     62s] TLC MultiMap info (StdDelay):
[10/19 11:35:43     62s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:35:43     62s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:35:43     62s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:35:43     62s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:35:43     62s]  Setting StdDelay to: 184.6ps
[10/19 11:35:43     62s] 
[10/19 11:35:43     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:43     62s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:43     62s] Total number of usable inverters from Lib Analyzer: 10 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX8 INCL5VX16 INL5VX16)
[10/19 11:35:43     62s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:43     62s] 
[10/19 11:35:44     64s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:04 mem=1834.7M
[10/19 11:35:44     64s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:04 mem=1834.7M
[10/19 11:35:44     64s] Creating Lib Analyzer, finished. 
[10/19 11:35:44     64s] 
[10/19 11:35:44     64s] *Info: minBufDelay = 404.9 ps, libStdDelay = 184.6 ps, minBufSize = 58240000 (4.0)
[10/19 11:35:44     64s] *Info: worst delay setup view: av_wc
[10/19 11:35:44     64s] Footprint list for hold buffering (delay unit: ps)
[10/19 11:35:44     64s] =================================================================
[10/19 11:35:44     64s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[10/19 11:35:44     64s] ------------------------------------------------------------------
[10/19 11:35:44     64s] *Info:      193.5       2.79     67.62    4.0  56.18 BUL5VX2 (A,Q)
[10/19 11:35:44     64s] *Info:      229.7       3.12    128.77    4.0 128.70 BUL5VX1 (A,Q)
[10/19 11:35:44     64s] *Info:      165.9       2.67     35.14    5.0  28.52 BUL5VX4 (A,Q)
[10/19 11:35:44     64s] *Info:      177.5       2.71     48.08    5.0  39.31 BUL5VX3 (A,Q)
[10/19 11:35:44     64s] *Info:      167.7       2.59     23.05    6.0  18.99 BUL5VX6 (A,Q)
[10/19 11:35:44     64s] *Info:      537.3       3.11    150.56    7.0 148.53 DLY1L5VX1 (A,Q)
[10/19 11:35:44     64s] *Info:      157.6       2.64     17.01    8.0  14.05 BUL5VX8 (A,Q)
[10/19 11:35:44     64s] *Info:      204.0       2.78     26.43    9.0  19.31 BUCL5VX6 (A,Q)
[10/19 11:35:44     64s] *Info:     1101.5       3.12    171.08    9.0 157.34 DLY2L5VX1 (A,Q)
[10/19 11:35:44     64s] *Info:      207.1       2.72     20.81   10.0  14.54 BUCL5VX8 (A,Q)
[10/19 11:35:44     64s] *Info:     2278.8       2.98    207.63   12.0 177.40 DLY4L5VX1 (A,Q)
[10/19 11:35:44     64s] *Info:      155.3       2.61      8.58   14.0   7.06 BUL5VX16 (A,Q)
[10/19 11:35:44     64s] *Info:      189.7       2.55     10.68   14.0   7.21 BUCL5VX16 (A,Q)
[10/19 11:35:44     64s] *Info:     4340.9       2.93    251.63   15.0 204.61 DLY8L5VX1 (A,Q)
[10/19 11:35:44     64s] =================================================================
[10/19 11:35:44     64s] Hold Timer stdDelay = 80.0ps
[10/19 11:35:44     64s]  Visiting view : av_bc
[10/19 11:35:44     64s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:44     64s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:44     64s] Hold Timer stdDelay = 80.0ps (av_bc)
[10/19 11:35:44     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1834.7M, EPOCH TIME: 1697708144.869921
[10/19 11:35:44     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:44     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:44     64s] 
[10/19 11:35:44     64s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:44     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1834.7M, EPOCH TIME: 1697708144.875383
[10/19 11:35:44     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:44     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:44     64s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 av_wc
Hold views included:
 av_bc

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.085 | 185.085 | 188.346 | 192.571 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.257  |  0.508  | -0.257  |  0.766  |   N/A   |  0.000  |
|           TNS (ns):| -0.406  |  0.000  | -0.406  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    9    |    0    |    9    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1872.9M, EPOCH TIME: 1697708144.897058
[10/19 11:35:44     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:44     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:44     64s] 
[10/19 11:35:44     64s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:44     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1872.9M, EPOCH TIME: 1697708144.902326
[10/19 11:35:44     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:44     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:44     64s] Density: 79.862%
Routing Overflow: 1.26% H and 1.55% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1444.6M, totSessionCpu=0:01:04 **
[10/19 11:35:44     64s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:01:04.4/0:01:06.2 (1.0), mem = 1788.9M
[10/19 11:35:44     64s] 
[10/19 11:35:44     64s] =============================================================================================
[10/19 11:35:44     64s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.35-s114_1
[10/19 11:35:44     64s] =============================================================================================
[10/19 11:35:44     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:44     64s] ---------------------------------------------------------------------------------------------
[10/19 11:35:44     64s] [ ViewPruning            ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[10/19 11:35:44     64s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:35:44     64s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:35:44     64s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[10/19 11:35:44     64s] [ CellServerInit         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[10/19 11:35:44     64s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  57.5 % )     0:00:01.6 /  0:00:01.6    1.0
[10/19 11:35:44     64s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:44     64s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[10/19 11:35:44     64s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:44     64s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:44     64s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:44     64s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:44     64s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:44     64s] [ TimingUpdate           ]     10   0:00:00.1  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:35:44     64s] [ FullDelayCalc          ]      2   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:44     64s] [ TimingReport           ]      2   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:44     64s] [ SaveTimingGraph        ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.1    0.9
[10/19 11:35:44     64s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:35:44     64s] [ MISC                   ]          0:00:00.4  (  15.2 % )     0:00:00.4 /  0:00:00.4    0.9
[10/19 11:35:44     64s] ---------------------------------------------------------------------------------------------
[10/19 11:35:44     64s]  BuildHoldData #1 TOTAL             0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[10/19 11:35:44     64s] ---------------------------------------------------------------------------------------------
[10/19 11:35:44     64s] 
[10/19 11:35:44     64s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:04.4/0:01:06.2 (1.0), mem = 1788.9M
[10/19 11:35:44     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.16
[10/19 11:35:44     64s] {MMLU 0 419 419}
[10/19 11:35:44     64s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=1788.9M
[10/19 11:35:44     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=1788.9M
[10/19 11:35:44     64s] HoldSingleBuffer minRootGain=0.000
[10/19 11:35:44     64s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 10400 dbu)
[10/19 11:35:44     64s] HoldSingleBuffer minRootGain=0.000
[10/19 11:35:44     64s] HoldSingleBuffer minRootGain=0.000
[10/19 11:35:44     64s] HoldSingleBuffer minRootGain=0.000
[10/19 11:35:44     64s] *info: Run optDesign holdfix with 1 thread.
[10/19 11:35:44     64s] Info: 18 nets with fixed/cover wires excluded.
[10/19 11:35:44     64s] Info: 18 clock nets excluded from IPO operation.
[10/19 11:35:44     64s] --------------------------------------------------- 
[10/19 11:35:44     64s]    Hold Timing Summary  - Initial 
[10/19 11:35:44     64s] --------------------------------------------------- 
[10/19 11:35:44     64s]  Target slack:       0.0000 ns
[10/19 11:35:44     64s]  View: av_bc 
[10/19 11:35:44     64s]    WNS:      -0.2570
[10/19 11:35:44     64s]    TNS:      -0.4065
[10/19 11:35:44     64s]    VP :            9
[10/19 11:35:44     64s]    Worst hold path end point: ss_sync1_reg/D 
[10/19 11:35:44     64s] --------------------------------------------------- 
[10/19 11:35:44     64s] Info: Done creating the CCOpt slew target map.
[10/19 11:35:44     64s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:35:44     64s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=1848.1M
[10/19 11:35:44     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:1848.1M, EPOCH TIME: 1697708144.953026
[10/19 11:35:44     64s] Processing tracks to init pin-track alignment.
[10/19 11:35:44     64s] z: 2, totalTracks: 1
[10/19 11:35:44     64s] z: 4, totalTracks: 1
[10/19 11:35:44     64s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:44     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1849.1M, EPOCH TIME: 1697708144.955718
[10/19 11:35:44     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:44     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:44     64s] 
[10/19 11:35:44     64s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:44     64s] 
[10/19 11:35:44     64s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:35:44     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1849.1M, EPOCH TIME: 1697708144.960833
[10/19 11:35:44     64s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1849.1M, EPOCH TIME: 1697708144.960890
[10/19 11:35:44     64s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1849.1M, EPOCH TIME: 1697708144.960935
[10/19 11:35:44     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1849.1MB).
[10/19 11:35:44     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.008, MEM:1849.1M, EPOCH TIME: 1697708144.961058
[10/19 11:35:44     64s] TotalInstCnt at PhyDesignMc Initialization: 405
[10/19 11:35:44     64s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=1849.1M
[10/19 11:35:44     64s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1849.1M, EPOCH TIME: 1697708144.963013
[10/19 11:35:44     64s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1849.1M, EPOCH TIME: 1697708144.963106
[10/19 11:35:44     64s] 
[10/19 11:35:44     64s] *** Starting Core Fixing (fixHold) cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:01:04 mem=1849.1M density=79.862% ***
[10/19 11:35:44     64s] Optimizer Target Slack 0.000 StdDelay is 0.08000  
[10/19 11:35:44     64s] ### Creating RouteCongInterface, started
[10/19 11:35:44     64s] 
[10/19 11:35:44     64s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[10/19 11:35:44     64s] 
[10/19 11:35:44     64s] #optDebug: {0, 0.900}
[10/19 11:35:44     64s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.085 | 185.085 | 188.346 | 192.571 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 79.862%
Routing Overflow: 1.26% H and 1.55% V
------------------------------------------------------------------
[10/19 11:35:44     64s] *info: Hold Batch Commit is enabled
[10/19 11:35:44     64s] *info: Levelized Batch Commit is enabled
[10/19 11:35:44     64s] 
[10/19 11:35:44     64s] Phase I ......
[10/19 11:35:44     64s] Executing transform: ECO Safe Resize
[10/19 11:35:44     64s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/19 11:35:44     64s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[10/19 11:35:44     64s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/19 11:35:44     64s] Worst hold path end point:
[10/19 11:35:44     64s]   ss_sync1_reg/D
[10/19 11:35:44     64s]     net: i_ss (nrTerm=2)
[10/19 11:35:44     64s] |   0|  -0.257|    -0.41|       9|          0|       0(     0)|   79.86%|   0:00:00.0|  1859.1M|
[10/19 11:35:44     64s] Worst hold path end point:
[10/19 11:35:44     64s]   ss_sync1_reg/D
[10/19 11:35:44     64s]     net: i_ss (nrTerm=2)
[10/19 11:35:44     64s] |   1|  -0.257|    -0.41|       9|          0|       0(     0)|   79.86%|   0:00:00.0|  1859.1M|
[10/19 11:35:44     64s] 
[10/19 11:35:44     64s] Capturing REF for hold ...
[10/19 11:35:44     64s]    Hold Timing Snapshot: (REF)
[10/19 11:35:44     64s]              All PG WNS: -0.257
[10/19 11:35:44     64s]              All PG TNS: -0.407
[10/19 11:35:44     64s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/19 11:35:44     64s] Executing transform: AddBuffer + LegalResize
[10/19 11:35:44     64s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/19 11:35:44     64s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[10/19 11:35:44     64s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/19 11:35:44     64s] Worst hold path end point:
[10/19 11:35:44     64s]   ss_sync1_reg/D
[10/19 11:35:44     64s]     net: i_ss (nrTerm=2)
[10/19 11:35:44     64s] |   0|  -0.257|    -0.41|       9|          0|       0(     0)|   79.86%|   0:00:00.0|  1859.1M|
[10/19 11:35:45     64s] Worst hold path end point:
[10/19 11:35:45     64s]   i_register_sync1_reg[6]/D
[10/19 11:35:45     64s]     net: FE_PHN93_i_register_6 (nrTerm=2)
[10/19 11:35:45     64s] |   1|   0.158|     0.00|       0|          9|       0(     0)|   80.47%|   0:00:01.0|  1886.8M|
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] Capturing REF for hold ...
[10/19 11:35:45     64s]    Hold Timing Snapshot: (REF)
[10/19 11:35:45     64s]              All PG WNS: 0.158
[10/19 11:35:45     64s]              All PG TNS: 0.000
[10/19 11:35:45     64s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] *info:    Total 9 cells added for Phase I
[10/19 11:35:45     64s] *info:        in which 0 is ripple commits (0.000%)
[10/19 11:35:45     64s] --------------------------------------------------- 
[10/19 11:35:45     64s]    Hold Timing Summary  - Phase I 
[10/19 11:35:45     64s] --------------------------------------------------- 
[10/19 11:35:45     64s]  Target slack:       0.0000 ns
[10/19 11:35:45     64s]  View: av_bc 
[10/19 11:35:45     64s]    WNS:       0.1580
[10/19 11:35:45     64s]    TNS:       0.0000
[10/19 11:35:45     64s]    VP :            0
[10/19 11:35:45     64s]    Worst hold path end point: i_register_sync1_reg[6]/D 
[10/19 11:35:45     64s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.085 | 185.085 | 188.346 | 192.571 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 80.468%
Routing Overflow: 1.26% H and 1.55% V
------------------------------------------------------------------
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] *** Finished Core Fixing (fixHold) cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:01:05 mem=1896.8M density=80.468% ***
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] *info:
[10/19 11:35:45     64s] *info: Added a total of 9 cells to fix/reduce hold violation
[10/19 11:35:45     64s] *info:          in which 9 termBuffering
[10/19 11:35:45     64s] *info:          in which 0 dummyBuffering
[10/19 11:35:45     64s] *info:
[10/19 11:35:45     64s] *info: Summary: 
[10/19 11:35:45     64s] *info:            9 cells of type 'BUL5VX2' (4.0, 	56.176) used
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1896.8M, EPOCH TIME: 1697708145.084291
[10/19 11:35:45     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:414).
[10/19 11:35:45     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1879.8M, EPOCH TIME: 1697708145.087608
[10/19 11:35:45     64s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1879.8M, EPOCH TIME: 1697708145.088038
[10/19 11:35:45     64s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1879.8M, EPOCH TIME: 1697708145.088113
[10/19 11:35:45     64s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1879.8M, EPOCH TIME: 1697708145.090502
[10/19 11:35:45     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:45     64s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1879.8M, EPOCH TIME: 1697708145.095655
[10/19 11:35:45     64s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1879.8M, EPOCH TIME: 1697708145.095711
[10/19 11:35:45     64s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1879.8M, EPOCH TIME: 1697708145.095752
[10/19 11:35:45     64s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1879.8M, EPOCH TIME: 1697708145.095849
[10/19 11:35:45     64s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1879.8M, EPOCH TIME: 1697708145.095934
[10/19 11:35:45     64s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.008, MEM:1879.8M, EPOCH TIME: 1697708145.096002
[10/19 11:35:45     64s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.008, MEM:1879.8M, EPOCH TIME: 1697708145.096036
[10/19 11:35:45     64s] TDRefine: refinePlace mode is spiral
[10/19 11:35:45     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.11
[10/19 11:35:45     64s] OPERPROF: Starting RefinePlace at level 1, MEM:1879.8M, EPOCH TIME: 1697708145.096087
[10/19 11:35:45     64s] *** Starting refinePlace (0:01:05 mem=1879.8M) ***
[10/19 11:35:45     64s] Total net bbox length = 4.717e+04 (3.476e+04 1.241e+04) (ext = 7.405e+03)
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:45     64s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:45     64s] (I)      Default pattern map key = top_default.
[10/19 11:35:45     64s] (I)      Default pattern map key = top_default.
[10/19 11:35:45     64s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1879.8M, EPOCH TIME: 1697708145.097202
[10/19 11:35:45     64s] Starting refinePlace ...
[10/19 11:35:45     64s] (I)      Default pattern map key = top_default.
[10/19 11:35:45     64s] One DDP V2 for no tweak run.
[10/19 11:35:45     64s] (I)      Default pattern map key = top_default.
[10/19 11:35:45     64s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1879.8M, EPOCH TIME: 1697708145.098491
[10/19 11:35:45     64s] DDP initSite1 nrRow 8 nrJob 8
[10/19 11:35:45     64s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1879.8M, EPOCH TIME: 1697708145.098544
[10/19 11:35:45     64s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1879.8M, EPOCH TIME: 1697708145.098586
[10/19 11:35:45     64s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1879.8M, EPOCH TIME: 1697708145.098623
[10/19 11:35:45     64s] DDP markSite nrRow 8 nrJob 8
[10/19 11:35:45     64s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1879.8M, EPOCH TIME: 1697708145.098671
[10/19 11:35:45     64s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1879.8M, EPOCH TIME: 1697708145.098704
[10/19 11:35:45     64s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/19 11:35:45     64s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1879.8M, EPOCH TIME: 1697708145.099280
[10/19 11:35:45     64s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1879.8M, EPOCH TIME: 1697708145.099316
[10/19 11:35:45     64s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1879.8M, EPOCH TIME: 1697708145.099426
[10/19 11:35:45     64s] ** Cut row section cpu time 0:00:00.0.
[10/19 11:35:45     64s]  ** Cut row section real time 0:00:00.0.
[10/19 11:35:45     64s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1879.8M, EPOCH TIME: 1697708145.099469
[10/19 11:35:45     64s]   Spread Effort: high, pre-route mode, useDDP on.
[10/19 11:35:45     64s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1880.8MB) @(0:01:05 - 0:01:05).
[10/19 11:35:45     64s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:45     64s] wireLenOptFixPriorityInst 147 inst fixed
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/19 11:35:45     64s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/19 11:35:45     64s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:45     64s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:45     64s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1880.8MB) @(0:01:05 - 0:01:05).
[10/19 11:35:45     64s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:45     64s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1880.8MB
[10/19 11:35:45     64s] Statistics of distance of Instance movement in refine placement:
[10/19 11:35:45     64s]   maximum (X+Y) =         0.00 um
[10/19 11:35:45     64s]   mean    (X+Y) =         0.00 um
[10/19 11:35:45     64s] Summary Report:
[10/19 11:35:45     64s] Instances move: 0 (out of 397 movable)
[10/19 11:35:45     64s] Instances flipped: 0
[10/19 11:35:45     64s] Mean displacement: 0.00 um
[10/19 11:35:45     64s] Max displacement: 0.00 um 
[10/19 11:35:45     64s] Total instances moved : 0
[10/19 11:35:45     64s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.019, MEM:1880.8M, EPOCH TIME: 1697708145.116381
[10/19 11:35:45     64s] Total net bbox length = 4.717e+04 (3.476e+04 1.241e+04) (ext = 7.405e+03)
[10/19 11:35:45     64s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1880.8MB
[10/19 11:35:45     64s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1880.8MB) @(0:01:05 - 0:01:05).
[10/19 11:35:45     64s] *** Finished refinePlace (0:01:05 mem=1880.8M) ***
[10/19 11:35:45     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.11
[10/19 11:35:45     64s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.021, MEM:1880.8M, EPOCH TIME: 1697708145.116749
[10/19 11:35:45     64s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1880.8M, EPOCH TIME: 1697708145.118273
[10/19 11:35:45     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:414).
[10/19 11:35:45     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1880.8M, EPOCH TIME: 1697708145.120491
[10/19 11:35:45     64s] *** maximum move = 0.00 um ***
[10/19 11:35:45     64s] *** Finished re-routing un-routed nets (1880.8M) ***
[10/19 11:35:45     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:1880.8M, EPOCH TIME: 1697708145.120928
[10/19 11:35:45     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1880.8M, EPOCH TIME: 1697708145.123235
[10/19 11:35:45     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:45     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1880.8M, EPOCH TIME: 1697708145.128013
[10/19 11:35:45     64s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1880.8M, EPOCH TIME: 1697708145.128070
[10/19 11:35:45     64s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1880.8M, EPOCH TIME: 1697708145.128112
[10/19 11:35:45     64s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1880.8M, EPOCH TIME: 1697708145.128196
[10/19 11:35:45     64s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1880.8M, EPOCH TIME: 1697708145.128276
[10/19 11:35:45     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1880.8M, EPOCH TIME: 1697708145.128342
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1880.8M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.085 | 185.085 | 188.346 | 192.571 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 80.468%
Routing Overflow: 1.26% H and 1.55% V
------------------------------------------------------------------
[10/19 11:35:45     64s] *** Finish Post CTS Hold Fixing (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:01:05 mem=1890.8M density=80.468%) ***
[10/19 11:35:45     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.16
[10/19 11:35:45     64s] **INFO: total 20 insts, 20 nets marked don't touch
[10/19 11:35:45     64s] **INFO: total 20 insts, 20 nets marked don't touch DB property
[10/19 11:35:45     64s] **INFO: total 20 insts, 20 nets unmarked don't touch

[10/19 11:35:45     64s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1871.7M, EPOCH TIME: 1697708145.148026
[10/19 11:35:45     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:45     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1800.7M, EPOCH TIME: 1697708145.151281
[10/19 11:35:45     64s] TotalInstCnt at PhyDesignMc Destruction: 414
[10/19 11:35:45     64s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:04.6/0:01:06.5 (1.0), mem = 1800.7M
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] =============================================================================================
[10/19 11:35:45     64s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.35-s114_1
[10/19 11:35:45     64s] =============================================================================================
[10/19 11:35:45     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:45     64s] ---------------------------------------------------------------------------------------------
[10/19 11:35:45     64s] [ OptSummaryReport       ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.5
[10/19 11:35:45     64s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.0
[10/19 11:35:45     64s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ OptimizationStep       ]      2   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:45     64s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:35:45     64s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ OptEval                ]      2   0:00:00.0  (  15.9 % )     0:00:00.0 /  0:00:00.0    1.3
[10/19 11:35:45     64s] [ OptCommit              ]      2   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:35:45     64s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.7
[10/19 11:35:45     64s] [ IncrDelayCalc          ]      3   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.9
[10/19 11:35:45     64s] [ HoldReEval             ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ HoldCollectNode        ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ HoldDBCommit           ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ RefinePlace            ]      1   0:00:00.0  (  20.5 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:35:45     64s] [ TimingUpdate           ]      7   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ TimingReport           ]      3   0:00:00.0  (  17.1 % )     0:00:00.0 /  0:00:00.0    1.2
[10/19 11:35:45     64s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:45     64s] [ MISC                   ]          0:00:00.0  (  20.6 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:35:45     64s] ---------------------------------------------------------------------------------------------
[10/19 11:35:45     64s]  HoldOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:35:45     64s] ---------------------------------------------------------------------------------------------
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1800.7M, EPOCH TIME: 1697708145.154482
[10/19 11:35:45     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:45     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1800.7M, EPOCH TIME: 1697708145.159517
[10/19 11:35:45     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:45     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] *** Steiner Routed Nets: 4.206%; Threshold: 100; Threshold for Hold: 100
[10/19 11:35:45     64s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=1800.7M
[10/19 11:35:45     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=1800.7M
[10/19 11:35:45     64s] Re-routed 0 nets
[10/19 11:35:45     64s] GigaOpt_HOLD: Recover setup timing after hold fixing
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:45     64s] Deleting Lib Analyzer.
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:45     64s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:45     64s] Summary for sequential cells identification: 
[10/19 11:35:45     64s]   Identified SBFF number: 64
[10/19 11:35:45     64s]   Identified MBFF number: 0
[10/19 11:35:45     64s]   Identified SB Latch number: 0
[10/19 11:35:45     64s]   Identified MB Latch number: 0
[10/19 11:35:45     64s]   Not identified SBFF number: 0
[10/19 11:35:45     64s]   Not identified MBFF number: 0
[10/19 11:35:45     64s]   Not identified SB Latch number: 0
[10/19 11:35:45     64s]   Not identified MB Latch number: 0
[10/19 11:35:45     64s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:45     64s]  Visiting view : av_wc
[10/19 11:35:45     64s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:45     64s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:45     64s]  Visiting view : av_bc
[10/19 11:35:45     64s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:45     64s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:45     64s] TLC MultiMap info (StdDelay):
[10/19 11:35:45     64s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:35:45     64s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:35:45     64s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:35:45     64s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:35:45     64s]  Setting StdDelay to: 184.6ps
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:45     64s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[10/19 11:35:45     64s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:45     64s] Summary for sequential cells identification: 
[10/19 11:35:45     64s]   Identified SBFF number: 64
[10/19 11:35:45     64s]   Identified MBFF number: 0
[10/19 11:35:45     64s]   Identified SB Latch number: 0
[10/19 11:35:45     64s]   Identified MB Latch number: 0
[10/19 11:35:45     64s]   Not identified SBFF number: 0
[10/19 11:35:45     64s]   Not identified MBFF number: 0
[10/19 11:35:45     64s]   Not identified SB Latch number: 0
[10/19 11:35:45     64s]   Not identified MB Latch number: 0
[10/19 11:35:45     64s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:45     64s]  Visiting view : av_wc
[10/19 11:35:45     64s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:45     64s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:45     64s]  Visiting view : av_bc
[10/19 11:35:45     64s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:45     64s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:45     64s] TLC MultiMap info (StdDelay):
[10/19 11:35:45     64s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:35:45     64s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:35:45     64s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:35:45     64s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:35:45     64s]  Setting StdDelay to: 184.6ps
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:45     64s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[10/19 11:35:45     64s] GigaOpt: WNS bump threshold: 0.0923
[10/19 11:35:45     64s] GigaOpt: Skipping postEco optimization
[10/19 11:35:45     64s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[10/19 11:35:45     64s] GigaOpt: Skipping nonLegal postEco optimization
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] Active setup views:
[10/19 11:35:45     64s]  av_wc
[10/19 11:35:45     64s]   Dominating endpoints: 0
[10/19 11:35:45     64s]   Dominating TNS: -0.000
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1838.87 MB )
[10/19 11:35:45     64s] (I)      ====================== Layers =======================
[10/19 11:35:45     64s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:45     64s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:35:45     64s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:45     64s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:35:45     64s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:35:45     64s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:35:45     64s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:35:45     64s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:35:45     64s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:35:45     64s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:35:45     64s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:35:45     64s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:45     64s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:35:45     64s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:35:45     64s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:35:45     64s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:35:45     64s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:35:45     64s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:35:45     64s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:35:45     64s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:35:45     64s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:35:45     64s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:35:45     64s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:35:45     64s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:35:45     64s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:35:45     64s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:35:45     64s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:35:45     64s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:35:45     64s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:35:45     64s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:35:45     64s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:35:45     64s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:35:45     64s] (I)      Started Import and model ( Curr Mem: 1838.87 MB )
[10/19 11:35:45     64s] (I)      Default pattern map key = top_default.
[10/19 11:35:45     64s] (I)      == Non-default Options ==
[10/19 11:35:45     64s] (I)      Build term to term wires                           : false
[10/19 11:35:45     64s] (I)      Maximum routing layer                              : 3
[10/19 11:35:45     64s] (I)      Minimum routing layer                              : 1
[10/19 11:35:45     64s] (I)      Number of threads                                  : 1
[10/19 11:35:45     64s] (I)      Method to set GCell size                           : row
[10/19 11:35:45     64s] (I)      Counted 211 PG shapes. We will not process PG shapes layer by layer.
[10/19 11:35:45     64s] (I)      Use row-based GCell size
[10/19 11:35:45     64s] (I)      Use row-based GCell align
[10/19 11:35:45     64s] (I)      layer 0 area = 0
[10/19 11:35:45     64s] (I)      layer 1 area = 0
[10/19 11:35:45     64s] (I)      layer 2 area = 0
[10/19 11:35:45     64s] (I)      GCell unit size   : 10400
[10/19 11:35:45     64s] (I)      GCell multiplier  : 1
[10/19 11:35:45     64s] (I)      GCell row height  : 10400
[10/19 11:35:45     64s] (I)      Actual row height : 10400
[10/19 11:35:45     64s] (I)      GCell align ref   : 11200 10400
[10/19 11:35:45     64s] [NR-eGR] Track table information for default rule: 
[10/19 11:35:45     64s] [NR-eGR] MET1 has single uniform track structure
[10/19 11:35:45     64s] [NR-eGR] MET2 has single uniform track structure
[10/19 11:35:45     64s] [NR-eGR] MET3 has single uniform track structure
[10/19 11:35:45     64s] [NR-eGR] MET4 has single uniform track structure
[10/19 11:35:45     64s] (I)      ================ Default via ================
[10/19 11:35:45     64s] (I)      +---+------------------+--------------------+
[10/19 11:35:45     64s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[10/19 11:35:45     64s] (I)      +---+------------------+--------------------+
[10/19 11:35:45     64s] (I)      | 1 |    1  VIA1_C_via |    6  VIA1_CV1_via |
[10/19 11:35:45     64s] (I)      | 2 |    2  VIA2_C_via |    8  VIA2_CH1_via |
[10/19 11:35:45     64s] (I)      | 3 |    3  VIA3_C_via |   12  VIA3_CH1_via |
[10/19 11:35:45     64s] (I)      +---+------------------+--------------------+
[10/19 11:35:45     64s] [NR-eGR] Read 367 PG shapes
[10/19 11:35:45     64s] [NR-eGR] Read 0 clock shapes
[10/19 11:35:45     64s] [NR-eGR] Read 0 other shapes
[10/19 11:35:45     64s] [NR-eGR] #Routing Blockages  : 0
[10/19 11:35:45     64s] [NR-eGR] #Instance Blockages : 18779
[10/19 11:35:45     64s] [NR-eGR] #PG Blockages       : 367
[10/19 11:35:45     64s] [NR-eGR] #Halo Blockages     : 0
[10/19 11:35:45     64s] [NR-eGR] #Boundary Blockages : 0
[10/19 11:35:45     64s] [NR-eGR] #Clock Blockages    : 0
[10/19 11:35:45     64s] [NR-eGR] #Other Blockages    : 0
[10/19 11:35:45     64s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/19 11:35:45     64s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 495
[10/19 11:35:45     64s] [NR-eGR] Read 428 nets ( ignored 18 )
[10/19 11:35:45     64s] (I)      early_global_route_priority property id does not exist.
[10/19 11:35:45     64s] (I)      Read Num Blocks=19146  Num Prerouted Wires=495  Num CS=0
[10/19 11:35:45     64s] (I)      Layer 0 (H) : #blockages 18914 : #preroutes 170
[10/19 11:35:45     64s] (I)      Layer 1 (V) : #blockages 180 : #preroutes 265
[10/19 11:35:45     64s] (I)      Layer 2 (H) : #blockages 52 : #preroutes 60
[10/19 11:35:45     64s] (I)      Number of ignored nets                =     18
[10/19 11:35:45     64s] (I)      Number of connected nets              =      0
[10/19 11:35:45     64s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[10/19 11:35:45     64s] (I)      Number of clock nets                  =     18.  Ignored: No
[10/19 11:35:45     64s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/19 11:35:45     64s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/19 11:35:45     64s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/19 11:35:45     64s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/19 11:35:45     64s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/19 11:35:45     64s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/19 11:35:45     64s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/19 11:35:45     64s] (I)      Ndr track 0 does not exist
[10/19 11:35:45     64s] (I)      ---------------------Grid Graph Info--------------------
[10/19 11:35:45     64s] (I)      Routing area        : (0, 0) - (1062600, 104000)
[10/19 11:35:45     64s] (I)      Core area           : (11200, 10400) - (1051400, 93600)
[10/19 11:35:45     64s] (I)      Site width          :  1400  (dbu)
[10/19 11:35:45     64s] (I)      Row height          : 10400  (dbu)
[10/19 11:35:45     64s] (I)      GCell row height    : 10400  (dbu)
[10/19 11:35:45     64s] (I)      GCell width         : 10400  (dbu)
[10/19 11:35:45     64s] (I)      GCell height        : 10400  (dbu)
[10/19 11:35:45     64s] (I)      Grid                :   103    10     3
[10/19 11:35:45     64s] (I)      Layer numbers       :     1     2     3
[10/19 11:35:45     64s] (I)      Vertical capacity   :     0 10400     0
[10/19 11:35:45     64s] (I)      Horizontal capacity : 10400     0 10400
[10/19 11:35:45     64s] (I)      Default wire width  :   500   600   600
[10/19 11:35:45     64s] (I)      Default wire space  :   450   500   500
[10/19 11:35:45     64s] (I)      Default wire pitch  :   950  1100  1100
[10/19 11:35:45     64s] (I)      Default pitch size  :  1300  1400  1300
[10/19 11:35:45     64s] (I)      First track coord   :   650   700   650
[10/19 11:35:45     64s] (I)      Num tracks per GCell:  8.00  7.43  8.00
[10/19 11:35:45     64s] (I)      Total num of tracks :    80   759    80
[10/19 11:35:45     64s] (I)      Num of masks        :     1     1     1
[10/19 11:35:45     64s] (I)      Num of trim masks   :     0     0     0
[10/19 11:35:45     64s] (I)      --------------------------------------------------------
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] [NR-eGR] ============ Routing rule table ============
[10/19 11:35:45     64s] [NR-eGR] Rule id: 0  Nets: 410
[10/19 11:35:45     64s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/19 11:35:45     64s] (I)                    Layer     1     2     3 
[10/19 11:35:45     64s] (I)                    Pitch  1300  1400  1300 
[10/19 11:35:45     64s] (I)             #Used tracks     1     1     1 
[10/19 11:35:45     64s] (I)       #Fully used tracks     1     1     1 
[10/19 11:35:45     64s] [NR-eGR] ========================================
[10/19 11:35:45     64s] [NR-eGR] 
[10/19 11:35:45     64s] (I)      =============== Blocked Tracks ===============
[10/19 11:35:45     64s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:45     64s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/19 11:35:45     64s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:45     64s] (I)      |     1 |    8240 |     6384 |        77.48% |
[10/19 11:35:45     64s] (I)      |     2 |    7590 |      500 |         6.59% |
[10/19 11:35:45     64s] (I)      |     3 |    8240 |     1020 |        12.38% |
[10/19 11:35:45     64s] (I)      +-------+---------+----------+---------------+
[10/19 11:35:45     64s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1838.87 MB )
[10/19 11:35:45     64s] (I)      Reset routing kernel
[10/19 11:35:45     64s] (I)      Started Global Routing ( Curr Mem: 1838.87 MB )
[10/19 11:35:45     64s] (I)      totalPins=1484  totalGlobalPin=1436 (96.77%)
[10/19 11:35:45     64s] (I)      total 2D Cap : 16220 = (9110 H, 7110 V)
[10/19 11:35:45     64s] [NR-eGR] Layer group 1: route 410 net(s) in layer range [1, 3]
[10/19 11:35:45     64s] (I)      
[10/19 11:35:45     64s] (I)      ============  Phase 1a Route ============
[10/19 11:35:45     64s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/19 11:35:45     64s] (I)      Usage: 4551 = (3218 H, 1333 V) = (35.32% H, 18.75% V) = (3.347e+04um H, 1.386e+04um V)
[10/19 11:35:45     64s] (I)      
[10/19 11:35:45     64s] (I)      ============  Phase 1b Route ============
[10/19 11:35:45     64s] (I)      Usage: 4563 = (3219 H, 1344 V) = (35.33% H, 18.90% V) = (3.348e+04um H, 1.398e+04um V)
[10/19 11:35:45     64s] (I)      Overflow of layer group 1: 13.15% H + 0.50% V. EstWL: 4.745520e+04um
[10/19 11:35:45     64s] (I)      Congestion metric : 13.15%H 0.50%V, 13.65%HV
[10/19 11:35:45     64s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/19 11:35:45     64s] (I)      
[10/19 11:35:45     64s] (I)      ============  Phase 1c Route ============
[10/19 11:35:45     64s] (I)      Level2 Grid: 21 x 2
[10/19 11:35:45     64s] (I)      Usage: 4563 = (3219 H, 1344 V) = (35.33% H, 18.90% V) = (3.348e+04um H, 1.398e+04um V)
[10/19 11:35:45     64s] (I)      
[10/19 11:35:45     64s] (I)      ============  Phase 1d Route ============
[10/19 11:35:45     64s] (I)      Usage: 4648 = (3224 H, 1424 V) = (35.39% H, 20.03% V) = (3.353e+04um H, 1.481e+04um V)
[10/19 11:35:45     64s] (I)      
[10/19 11:35:45     64s] (I)      ============  Phase 1e Route ============
[10/19 11:35:45     64s] (I)      Usage: 4648 = (3224 H, 1424 V) = (35.39% H, 20.03% V) = (3.353e+04um H, 1.481e+04um V)
[10/19 11:35:45     64s] [NR-eGR] Early Global Route overflow of layer group 1: 3.50% H + 1.18% V. EstWL: 4.833920e+04um
[10/19 11:35:45     64s] (I)      
[10/19 11:35:45     64s] (I)      ============  Phase 1l Route ============
[10/19 11:35:45     64s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/19 11:35:45     64s] (I)      Layer  1:       1819       107         0        5696        2464    (69.80%) 
[10/19 11:35:45     64s] (I)      Layer  2:       6396      2324        24           0        6886    ( 0.00%) 
[10/19 11:35:45     64s] (I)      Layer  3:       7147      3894       143           0        8160    ( 0.00%) 
[10/19 11:35:45     64s] (I)      Total:         15362      6325       167        5696       17510    (24.55%) 
[10/19 11:35:45     64s] (I)      
[10/19 11:35:45     64s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/19 11:35:45     64s] [NR-eGR]                        OverCon           OverCon           OverCon            
[10/19 11:35:45     64s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[10/19 11:35:45     64s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[10/19 11:35:45     64s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:45     64s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[10/19 11:35:45     64s] [NR-eGR]    MET2 ( 2)        16( 1.72%)         1( 0.11%)         0( 0.00%)   ( 1.83%) 
[10/19 11:35:45     64s] [NR-eGR]    MET3 ( 3)        63( 6.17%)        16( 1.57%)         1( 0.10%)   ( 7.84%) 
[10/19 11:35:45     64s] [NR-eGR] --------------------------------------------------------------------------------
[10/19 11:35:45     64s] [NR-eGR]        Total        79( 3.50%)        17( 0.75%)         1( 0.04%)   ( 4.30%) 
[10/19 11:35:45     64s] [NR-eGR] 
[10/19 11:35:45     64s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1838.87 MB )
[10/19 11:35:45     64s] (I)      total 2D Cap : 16249 = (9127 H, 7122 V)
[10/19 11:35:45     64s] [NR-eGR] Overflow after Early Global Route 1.36% H + 1.65% V
[10/19 11:35:45     64s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1838.87 MB )
[10/19 11:35:45     64s] (I)      ======================================= Runtime Summary =======================================
[10/19 11:35:45     64s] (I)       Step                                              %      Start     Finish      Real       CPU 
[10/19 11:35:45     64s] (I)      -----------------------------------------------------------------------------------------------
[10/19 11:35:45     64s] (I)       Early Global Route kernel                   100.00%  43.60 sec  43.65 sec  0.05 sec  0.05 sec 
[10/19 11:35:45     64s] (I)       +-Import and model                           23.38%  43.61 sec  43.62 sec  0.01 sec  0.01 sec 
[10/19 11:35:45     64s] (I)       | +-Create place DB                           2.77%  43.61 sec  43.61 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | +-Import place data                       2.58%  43.61 sec  43.61 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Read instances and placement          0.84%  43.61 sec  43.61 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Read nets                             1.34%  43.61 sec  43.61 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | +-Create route DB                          17.94%  43.61 sec  43.62 sec  0.01 sec  0.01 sec 
[10/19 11:35:45     64s] (I)       | | +-Import route data (1T)                 17.30%  43.61 sec  43.62 sec  0.01 sec  0.01 sec 
[10/19 11:35:45     64s] (I)       | | | +-Read blockages ( Layer 1-3 )         10.63%  43.61 sec  43.62 sec  0.00 sec  0.01 sec 
[10/19 11:35:45     64s] (I)       | | | | +-Read routing blockages              0.00%  43.61 sec  43.61 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | | +-Read instance blockages             9.03%  43.61 sec  43.62 sec  0.00 sec  0.01 sec 
[10/19 11:35:45     64s] (I)       | | | | +-Read PG blockages                   0.13%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | | +-Read clock blockages                0.02%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | | +-Read other blockages                0.02%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | | +-Read halo blockages                 0.01%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | | +-Read boundary cut boxes             0.00%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Read blackboxes                       0.02%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Read prerouted                        0.86%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Read unlegalized nets                 0.05%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Read nets                             0.36%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Set up via pillars                    0.01%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Initialize 3D grid graph              0.04%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Model blockage capacity               2.50%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | | +-Initialize 3D capacity              2.23%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | +-Read aux data                             0.00%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | +-Others data preparation                   0.05%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | +-Create route kernel                       1.57%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       +-Global Routing                             57.16%  43.62 sec  43.65 sec  0.03 sec  0.03 sec 
[10/19 11:35:45     64s] (I)       | +-Initialization                            0.22%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | +-Net group 1                              55.45%  43.62 sec  43.65 sec  0.03 sec  0.03 sec 
[10/19 11:35:45     64s] (I)       | | +-Generate topology                       1.05%  43.62 sec  43.62 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | +-Phase 1a                                3.61%  43.62 sec  43.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Pattern routing (1T)                  2.65%  43.62 sec  43.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.19%  43.63 sec  43.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Add via demand to 2D                  0.15%  43.63 sec  43.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | +-Phase 1b                                1.97%  43.63 sec  43.63 sec  0.00 sec  0.01 sec 
[10/19 11:35:45     64s] (I)       | | | +-Monotonic routing (1T)                1.67%  43.63 sec  43.63 sec  0.00 sec  0.01 sec 
[10/19 11:35:45     64s] (I)       | | +-Phase 1c                                0.76%  43.63 sec  43.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Two level Routing                     0.56%  43.63 sec  43.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | | +-Two Level Routing (Regular)         0.09%  43.63 sec  43.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | | +-Two Level Routing (Strong)          0.08%  43.63 sec  43.63 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | +-Phase 1d                               14.99%  43.63 sec  43.63 sec  0.01 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Detoured routing (1T)                14.50%  43.63 sec  43.63 sec  0.01 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | +-Phase 1e                                0.70%  43.64 sec  43.64 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | | +-Route legalization                    0.01%  43.64 sec  43.64 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | | +-Phase 1l                               30.02%  43.64 sec  43.65 sec  0.01 sec  0.02 sec 
[10/19 11:35:45     64s] (I)       | | | +-Layer assignment (1T)                29.23%  43.64 sec  43.65 sec  0.01 sec  0.02 sec 
[10/19 11:35:45     64s] (I)       | +-Clean cong LA                             0.00%  43.65 sec  43.65 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       +-Export 3D cong map                          0.53%  43.65 sec  43.65 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)       | +-Export 2D cong map                        0.11%  43.65 sec  43.65 sec  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)      ======================= Summary by functions ========================
[10/19 11:35:45     64s] (I)       Lv  Step                                      %      Real       CPU 
[10/19 11:35:45     64s] (I)      ---------------------------------------------------------------------
[10/19 11:35:45     64s] (I)        0  Early Global Route kernel           100.00%  0.05 sec  0.05 sec 
[10/19 11:35:45     64s] (I)        1  Global Routing                       57.16%  0.03 sec  0.03 sec 
[10/19 11:35:45     64s] (I)        1  Import and model                     23.38%  0.01 sec  0.01 sec 
[10/19 11:35:45     64s] (I)        1  Export 3D cong map                    0.53%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        2  Net group 1                          55.45%  0.03 sec  0.03 sec 
[10/19 11:35:45     64s] (I)        2  Create route DB                      17.94%  0.01 sec  0.01 sec 
[10/19 11:35:45     64s] (I)        2  Create place DB                       2.77%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        2  Create route kernel                   1.57%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        2  Initialization                        0.22%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        2  Export 2D cong map                    0.11%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        3  Phase 1l                             30.02%  0.01 sec  0.02 sec 
[10/19 11:35:45     64s] (I)        3  Import route data (1T)               17.30%  0.01 sec  0.01 sec 
[10/19 11:35:45     64s] (I)        3  Phase 1d                             14.99%  0.01 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        3  Phase 1a                              3.61%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        3  Import place data                     2.58%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        3  Phase 1b                              1.97%  0.00 sec  0.01 sec 
[10/19 11:35:45     64s] (I)        3  Generate topology                     1.05%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        3  Phase 1c                              0.76%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        3  Phase 1e                              0.70%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Layer assignment (1T)                29.23%  0.01 sec  0.02 sec 
[10/19 11:35:45     64s] (I)        4  Detoured routing (1T)                14.50%  0.01 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Read blockages ( Layer 1-3 )         10.63%  0.00 sec  0.01 sec 
[10/19 11:35:45     64s] (I)        4  Pattern routing (1T)                  2.65%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Model blockage capacity               2.50%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Read nets                             1.69%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Monotonic routing (1T)                1.67%  0.00 sec  0.01 sec 
[10/19 11:35:45     64s] (I)        4  Read prerouted                        0.86%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Read instances and placement          0.84%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Two level Routing                     0.56%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Pattern Routing Avoiding Blockages    0.19%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Add via demand to 2D                  0.15%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        5  Read instance blockages               9.03%  0.00 sec  0.01 sec 
[10/19 11:35:45     64s] (I)        5  Initialize 3D capacity                2.23%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        5  Read PG blockages                     0.13%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        5  Two Level Routing (Regular)           0.09%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        5  Two Level Routing (Strong)            0.08%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[10/19 11:35:45     64s] OPERPROF: Starting HotSpotCal at level 1, MEM:1838.9M, EPOCH TIME: 1697708145.302954
[10/19 11:35:45     64s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:45     64s] [hotspot] |            |   max hotspot | total hotspot |
[10/19 11:35:45     64s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:45     64s] [hotspot] | normalized |          0.00 |          0.00 |
[10/19 11:35:45     64s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:45     64s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:45     64s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/19 11:35:45     64s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1838.9M, EPOCH TIME: 1697708145.303225
[10/19 11:35:45     64s] [hotspot] Hotspot report including placement blocked areas
[10/19 11:35:45     64s] OPERPROF: Starting HotSpotCal at level 1, MEM:1838.9M, EPOCH TIME: 1697708145.303332
[10/19 11:35:45     64s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:45     64s] [hotspot] |            |   max hotspot | total hotspot |
[10/19 11:35:45     64s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:45     64s] [hotspot] | normalized |          0.00 |          0.00 |
[10/19 11:35:45     64s] [hotspot] +------------+---------------+---------------+
[10/19 11:35:45     64s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:45     64s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/19 11:35:45     64s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1838.9M, EPOCH TIME: 1697708145.303525
[10/19 11:35:45     64s] Reported timing to dir ../reports/par/timingReports/opt_design/
[10/19 11:35:45     64s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1412.9M, totSessionCpu=0:01:05 **
[10/19 11:35:45     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1779.4M, EPOCH TIME: 1697708145.338379
[10/19 11:35:45     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:45     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1779.4M, EPOCH TIME: 1697708145.344005
[10/19 11:35:45     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:45     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:45     64s] 
[10/19 11:35:45     64s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:45     64s] Starting delay calculation for Hold views
[10/19 11:35:45     64s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:35:45     64s] #################################################################################
[10/19 11:35:45     64s] # Design Stage: PreRoute
[10/19 11:35:45     64s] # Design Name: top
[10/19 11:35:45     64s] # Design Mode: 250nm
[10/19 11:35:45     64s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:35:45     64s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:35:45     64s] # Signoff Settings: SI Off 
[10/19 11:35:45     64s] #################################################################################
[10/19 11:35:45     64s] Calculate delays in BcWc mode...
[10/19 11:35:45     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 1794.9M, InitMEM = 1794.9M)
[10/19 11:35:45     64s] Start delay calculation (fullDC) (1 T). (MEM=1794.91)
[10/19 11:35:45     64s] *** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
[10/19 11:35:45     64s] End AAE Lib Interpolated Model. (MEM=1794.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:45     65s] Total number of fetched objects 428
[10/19 11:35:45     65s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:45     65s] End delay calculation. (MEM=1811.34 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:45     65s] End delay calculation (fullDC). (MEM=1811.34 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:45     65s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1811.3M) ***
[10/19 11:35:45     65s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:05 mem=1811.3M)
[10/19 11:35:45     65s] Starting delay calculation for Setup views
[10/19 11:35:45     65s] AAE_INFO: opIsDesignInPostRouteState() is 0
[10/19 11:35:45     65s] #################################################################################
[10/19 11:35:45     65s] # Design Stage: PreRoute
[10/19 11:35:45     65s] # Design Name: top
[10/19 11:35:45     65s] # Design Mode: 250nm
[10/19 11:35:45     65s] # Analysis Mode: MMMC Non-OCV 
[10/19 11:35:45     65s] # Parasitics Mode: No SPEF/RCDB 
[10/19 11:35:45     65s] # Signoff Settings: SI Off 
[10/19 11:35:45     65s] #################################################################################
[10/19 11:35:45     65s] Calculate delays in BcWc mode...
[10/19 11:35:45     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 1767.4M, InitMEM = 1767.4M)
[10/19 11:35:45     65s] Start delay calculation (fullDC) (1 T). (MEM=1767.37)
[10/19 11:35:45     65s] *** Calculating scaling factor for ls_wc libraries using the default operating condition of each library.
[10/19 11:35:45     65s] End AAE Lib Interpolated Model. (MEM=1767.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:45     65s] Total number of fetched objects 428
[10/19 11:35:45     65s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:45     65s] End delay calculation. (MEM=1815.06 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:45     65s] End delay calculation (fullDC). (MEM=1815.06 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:45     65s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1815.1M) ***
[10/19 11:35:46     65s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:05 mem=1815.1M)
[10/19 11:35:46     65s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_wc 
Hold views included:
 av_bc

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.085 | 185.085 | 188.346 | 192.571 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.158  |  0.508  |  0.158  |  0.766  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/19 11:35:46     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1786.5M, EPOCH TIME: 1697708146.161834
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:46     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1786.5M, EPOCH TIME: 1697708146.168134
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] Density: 80.468%
Routing Overflow: 1.36% H and 1.65% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:1786.5M, EPOCH TIME: 1697708146.171771
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:46     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1786.5M, EPOCH TIME: 1697708146.176388
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1786.5M, EPOCH TIME: 1697708146.179657
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:46     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1786.5M, EPOCH TIME: 1697708146.184056
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] *** Final Summary (holdfix) CPU=0:00:00.8, REAL=0:00:01.0, MEM=1786.5M
[10/19 11:35:46     65s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1451.9M, totSessionCpu=0:01:06 **
[10/19 11:35:46     65s] *** Finished optDesign ***
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:09.1 real=0:00:09.2)
[10/19 11:35:46     65s] Info: Destroy the CCOpt slew target map.
[10/19 11:35:46     65s] clean pInstBBox. size 0
[10/19 11:35:46     65s] All LLGs are deleted
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1786.5M, EPOCH TIME: 1697708146.217387
[10/19 11:35:46     65s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1786.5M, EPOCH TIME: 1697708146.217483
[10/19 11:35:46     65s] Info: pop threads available for lower-level modules during optimization.
[10/19 11:35:46     65s] *** optDesign #2 [finish] : cpu/real = 0:00:09.1/0:00:09.3 (1.0), totSession cpu/real = 0:01:05.6/0:01:07.6 (1.0), mem = 1786.5M
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] =============================================================================================
[10/19 11:35:46     65s]  Final TAT Report : optDesign #2                                                21.35-s114_1
[10/19 11:35:46     65s] =============================================================================================
[10/19 11:35:46     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:46     65s] ---------------------------------------------------------------------------------------------
[10/19 11:35:46     65s] [ InitOpt                ]      1   0:00:03.5  (  37.4 % )     0:00:03.5 /  0:00:03.5    1.0
[10/19 11:35:46     65s] [ HoldOpt                ]      1   0:00:00.1  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:35:46     65s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:35:46     65s] [ BuildHoldData          ]      1   0:00:02.4  (  26.4 % )     0:00:02.8 /  0:00:02.8    1.0
[10/19 11:35:46     65s] [ OptSummaryReport       ]      5   0:00:00.2  (   2.2 % )     0:00:00.9 /  0:00:00.9    1.0
[10/19 11:35:46     65s] [ DrvReport              ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:35:46     65s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:46     65s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[10/19 11:35:46     65s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  17.6 % )     0:00:01.6 /  0:00:01.6    1.0
[10/19 11:35:46     65s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:46     65s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:46     65s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:46     65s] [ RefinePlace            ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:35:46     65s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[10/19 11:35:46     65s] [ TimingUpdate           ]     27   0:00:00.3  (   3.5 % )     0:00:00.7 /  0:00:00.7    1.0
[10/19 11:35:46     65s] [ FullDelayCalc          ]      4   0:00:00.4  (   3.9 % )     0:00:00.4 /  0:00:00.4    1.0
[10/19 11:35:46     65s] [ TimingReport           ]      7   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.1
[10/19 11:35:46     65s] [ GenerateReports        ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.7
[10/19 11:35:46     65s] [ MISC                   ]          0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.1    0.7
[10/19 11:35:46     65s] ---------------------------------------------------------------------------------------------
[10/19 11:35:46     65s]  optDesign #2 TOTAL                 0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:09.1    1.0
[10/19 11:35:46     65s] ---------------------------------------------------------------------------------------------
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] <CMD> setLimitedAccessFeature legacy_fects_final_release 1
[10/19 11:35:46     65s] INFO: You have enabled new technology 'legacy_fects_final_release' that has been internally qualified at Cadence but has only limited customer testing. You are encouraged to work with Cadence directly to qualify your usage and make sure it meets your needs before deploying it widely. Final production licensing of this feature is subject to change.
[10/19 11:35:46     65s] **WARN: (IMPSYC-3131):	Command "bufferTreeSynthesis" is obsolete. Use "optDesign -drv -preCTS -selectedNets <file_name>".
[10/19 11:35:46     65s] <CMD> get_message -id IMPCK-8086 -suppress
[10/19 11:35:46     65s] <CMD> suppressMessage -silent IMPCK-8086
[10/19 11:35:46     65s] <CMD> getAttribute -quiet -net rst
[10/19 11:35:46     65s] <CMD> all_hold_analysis_views
[10/19 11:35:46     65s] <CMD> all_setup_analysis_views
[10/19 11:35:46     65s] <CMD> getPlaceMode -doneQuickCTS -quiet
[10/19 11:35:46     65s] Checking spec file integrity...
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Reading clock tree spec file 'bts.cts_spec' ...
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] RouteType               : FE_CTS_DEFAULT
[10/19 11:35:46     65s] PreferredExtraSpace     : 1
[10/19 11:35:46     65s] Shield                  : NONE
[10/19 11:35:46     65s] PreferLayer             : M3 M4 
[10/19 11:35:46     65s] RC Information for View av_wc :
[10/19 11:35:46     65s] Est. Cap                : 0.164798(V=0.146233 H=0.183364) (ff/um) [0.000164798]
[10/19 11:35:46     65s] Est. Res                : 0.154984(V=0.096657 H=0.213312)(ohm/um) [0.000154984]
[10/19 11:35:46     65s] Est. Via Res            : 2.47752(ohm) [4.95504]
[10/19 11:35:46     65s] Est. Via Cap            : 0.497435(ff)
[10/19 11:35:46     65s] M1(H) w=0.5(um) s=0.45(um) p=1.3(um) es=2.1(um) cap=0.17(ff/um) res=0.28(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[10/19 11:35:46     65s] M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.183(ff/um) res=0.233(ohm/um) viaRes=2.47752(ohm) viaCap=0.547867(ff)
[10/19 11:35:46     65s] M3(H) w=0.6(um) s=0.5(um) p=1.3(um) es=2(um) cap=0.183(ff/um) res=0.213(ohm/um) viaRes=2.47752(ohm) viaCap=0.548386(ff)
[10/19 11:35:46     65s] M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.146(ff/um) res=0.0967(ohm/um) viaRes=2.47752(ohm) viaCap=0.497435(ff)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] RC Information for View av_bc :
[10/19 11:35:46     65s] Est. Cap                : 0.127061(V=0.115867 H=0.138255) (ff/um) [0.000127061]
[10/19 11:35:46     65s] Est. Res                : 0.0685328(V=0.0444015 H=0.092664)(ohm/um) [6.85327e-05]
[10/19 11:35:46     65s] Est. Via Res            : 0.64764(ohm) [1.29528]
[10/19 11:35:46     65s] Est. Via Cap            : 0.385552(ff)
[10/19 11:35:46     65s] M1(H) w=0.5(um) s=0.45(um) p=1.3(um) es=2.1(um) cap=0.127(ff/um) res=0.116(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[10/19 11:35:46     65s] M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.138(ff/um) res=0.0965(ohm/um) viaRes=0.64764(ohm) viaCap=0.414873(ff)
[10/19 11:35:46     65s] M3(H) w=0.6(um) s=0.5(um) p=1.3(um) es=2(um) cap=0.138(ff/um) res=0.0927(ohm/um) viaRes=0.64764(ohm) viaCap=0.416716(ff)
[10/19 11:35:46     65s] M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.116(ff/um) res=0.0444(ohm/um) viaRes=0.64764(ohm) viaCap=0.385552(ff)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] RouteType               : FE_CTS_DEFAULT_LEAF
[10/19 11:35:46     65s] PreferredExtraSpace     : 1
[10/19 11:35:46     65s] Shield                  : NONE
[10/19 11:35:46     65s] PreferLayer             : M3 M4 
[10/19 11:35:46     65s] RC Information for View av_wc :
[10/19 11:35:46     65s] Est. Cap                : 0.164798(V=0.146233 H=0.183364) (ff/um) [0.000164798]
[10/19 11:35:46     65s] Est. Res                : 0.154984(V=0.096657 H=0.213312)(ohm/um) [0.000154984]
[10/19 11:35:46     65s] Est. Via Res            : 2.47752(ohm) [4.95504]
[10/19 11:35:46     65s] Est. Via Cap            : 0.497435(ff)
[10/19 11:35:46     65s] M1(H) w=0.5(um) s=0.45(um) p=1.3(um) es=2.1(um) cap=0.17(ff/um) res=0.28(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[10/19 11:35:46     65s] M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.183(ff/um) res=0.233(ohm/um) viaRes=2.47752(ohm) viaCap=0.547867(ff)
[10/19 11:35:46     65s] M3(H) w=0.6(um) s=0.5(um) p=1.3(um) es=2(um) cap=0.183(ff/um) res=0.213(ohm/um) viaRes=2.47752(ohm) viaCap=0.548386(ff)
[10/19 11:35:46     65s] M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.146(ff/um) res=0.0967(ohm/um) viaRes=2.47752(ohm) viaCap=0.497435(ff)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] RC Information for View av_bc :
[10/19 11:35:46     65s] Est. Cap                : 0.127061(V=0.115867 H=0.138255) (ff/um) [0.000127061]
[10/19 11:35:46     65s] Est. Res                : 0.0685328(V=0.0444015 H=0.092664)(ohm/um) [6.85327e-05]
[10/19 11:35:46     65s] Est. Via Res            : 0.64764(ohm) [1.29528]
[10/19 11:35:46     65s] Est. Via Cap            : 0.385552(ff)
[10/19 11:35:46     65s] M1(H) w=0.5(um) s=0.45(um) p=1.3(um) es=2.1(um) cap=0.127(ff/um) res=0.116(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[10/19 11:35:46     65s] M2(V) w=0.6(um) s=0.5(um) p=1.4(um) es=2.2(um) cap=0.138(ff/um) res=0.0965(ohm/um) viaRes=0.64764(ohm) viaCap=0.414873(ff)
[10/19 11:35:46     65s] M3(H) w=0.6(um) s=0.5(um) p=1.3(um) es=2(um) cap=0.138(ff/um) res=0.0927(ohm/um) viaRes=0.64764(ohm) viaCap=0.416716(ff)
[10/19 11:35:46     65s] M4(V) w=0.6(um) s=0.6(um) p=1.4(um) es=2.2(um) cap=0.116(ff/um) res=0.0444(ohm/um) viaRes=0.64764(ohm) viaCap=0.385552(ff)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Switching off Advanced RC Correlation modes in AAE mode.
[10/19 11:35:46     65s] Active Analysis Views for CTS are,
[10/19 11:35:46     65s] #1 av_wc
[10/19 11:35:46     65s] #2 av_bc
[10/19 11:35:46     65s] Default Analysis Views is av_wc
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] ****** AutoClockRootPin ******
[10/19 11:35:46     65s] AutoClockRootPin 1: rst
[10/19 11:35:46     65s] # NoGating         NO
[10/19 11:35:46     65s] # SetDPinAsSync    NO
[10/19 11:35:46     65s] # SetIoPinAsSync   NO
[10/19 11:35:46     65s] # SetAsyncSRPinAsSync   NO
[10/19 11:35:46     65s] # SetTriStEnPinAsSync   NO
[10/19 11:35:46     65s] # SetBBoxPinAsSync   NO
[10/19 11:35:46     65s] # RouteClkNet      NO
[10/19 11:35:46     65s] # PostOpt          NO
[10/19 11:35:46     65s] # RouteType        FE_CTS_DEFAULT
[10/19 11:35:46     65s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] ***** !! NOTE !! *****
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[10/19 11:35:46     65s] If you want to change the behavior, you need to use the SetDPinAsSync
[10/19 11:35:46     65s] or SetIoPinAsSync statement in the clock tree specification file,
[10/19 11:35:46     65s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[10/19 11:35:46     65s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[10/19 11:35:46     65s] before specifyClockTree command.
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1796.5M) ***
[10/19 11:35:46     65s] <CMD> getPlaceMode -doneQuickCTS -quiet
[10/19 11:35:46     65s] <CMD> ::MSV_CTS::ckSynthesis -forceReconvergent
[10/19 11:35:46     65s] Redoing specifyClockTree ...
[10/19 11:35:46     65s] Checking spec file integrity...
[10/19 11:35:46     65s] List of dont use cells: LGCNL5VX1 LGCNL5VX2 LGCNL5VX3 LGCNL5VX4 LGCNL5VX8 DECAP2L5V MPROBEBUL5VX8 LGCPL5VX1 LGCPL5VX2 LGCPL5VX3 LGCPL5VX4 LGCPL5VX8 ANTENNACELLN10L5V LSGCNL5VX1 LSGCNL5VX2 LSGCNL5VX3 LSGCNL5VX4 LSGCNL5VX8 ANTENNACELLN5L5V LSGCPL5VX1 LSGCPL5VX2 LSGCPL5VX3 LSGCPL5VX4 LSGCPL5VX8 LSOGCPL5VX8 LSOGCPL5VX4 LSOGCPL5VX3 LSOGCPL5VX2 LSOGCPL5VX1 LSOGCNL5VX3 LSOGCNL5VX8 LSOGCNL5VX2 LSOGCNL5VX1 LSOGCNL5VX4 MPROBEL5V FEED10L5V ANTENNACELL10L5V R_FEED4L5V DECAP25L5V ANTENNACELL5L5V ANTENNACELLN2L5V DECAP10L5V FEED5L5V STL5VX1 STL5VX2 STL5VX3 STL5VX4 ANTENNACELLNP2L5V ANTENNACELL2L5V DECAP5L5V ANTENNACELL25L5V SIGNALHOLDL5V DECAP3L5V FEED1L5V FEEDCAP2L5V FEED2L5V FEED25L5V FEEDCAP5L5V R_FEED25L5V ANTENNACELLN25L5V FEEDCAP25L5V FEEDCAP10L5V FEED3L5V 
[10/19 11:35:46     65s] List of dont touch cells: DECAP2L5V MPROBEBUL5VX8 ANTENNACELLN10L5V ANTENNACELLN5L5V MPROBEL5V FEED10L5V ANTENNACELL10L5V R_FEED4L5V DECAP25L5V ANTENNACELL5L5V ANTENNACELLN2L5V DECAP10L5V FEED5L5V ANTENNACELLNP2L5V ANTENNACELL2L5V DECAP5L5V ANTENNACELL25L5V SIGNALHOLDL5V DECAP3L5V FEED1L5V FEEDCAP2L5V FEED2L5V FEED25L5V FEEDCAP5L5V R_FEED25L5V ANTENNACELLN25L5V FEEDCAP25L5V FEEDCAP10L5V FEED3L5V 
[10/19 11:35:46     65s] List of valid cells: BUL5VX1 BUL5VX2 BUL5VX3 BUL5VX4 BUL5VX6 BUL5VX8 BUL5VX16 
[10/19 11:35:46     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1778.5M, EPOCH TIME: 1697708146.273268
[10/19 11:35:46     65s] All LLGs are deleted
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1778.5M, EPOCH TIME: 1697708146.276246
[10/19 11:35:46     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1697708146.276501
[10/19 11:35:46     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1778.5M, EPOCH TIME: 1697708146.276640
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1778.5M, EPOCH TIME: 1697708146.276787
[10/19 11:35:46     65s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:46     65s] Core basic site is core_l_5v
[10/19 11:35:46     65s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1778.5M, EPOCH TIME: 1697708146.281510
[10/19 11:35:46     65s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:46     65s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:46     65s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1697708146.281692
[10/19 11:35:46     65s] Fast DP-INIT is on for default
[10/19 11:35:46     65s] Atter site array init, number of instance map data is 0.
[10/19 11:35:46     65s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1778.5M, EPOCH TIME: 1697708146.282551
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:46     65s] OPERPROF:     Starting CMU at level 3, MEM:1778.5M, EPOCH TIME: 1697708146.282790
[10/19 11:35:46     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1697708146.283183
[10/19 11:35:46     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1778.5M, EPOCH TIME: 1697708146.283283
[10/19 11:35:46     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1778.5M, EPOCH TIME: 1697708146.283321
[10/19 11:35:46     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1697708146.283361
[10/19 11:35:46     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1778.5M, EPOCH TIME: 1697708146.283476
[10/19 11:35:46     65s] ***** Allocate Placement Memory Finished (MEM: 1778.508M)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Start to trace clock trees ...
[10/19 11:35:46     65s] *** Begin Tracer (mem=1778.5M) ***
[10/19 11:35:46     65s] Tracing Clock rst ...
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Reconvergent mux Check for spec:rst 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] *** End Tracer (mem=1778.5M) ***
[10/19 11:35:46     65s] ***** Allocate Obstruction Memory  Finished (MEM: 1778.508M)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] #############################################################################
[10/19 11:35:46     65s] #
[10/19 11:35:46     65s] # Pre-Synthesis Checks and Parameters
[10/19 11:35:46     65s] #
[10/19 11:35:46     65s] #############################################################################
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Types of Check                                    :          Enabled|Disabled
[10/19 11:35:46     65s] ----------------------------------------------------------------------------
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Check cell drive strength                         :          enabled
[10/19 11:35:46     65s] Check root input transition                       :          enabled
[10/19 11:35:46     65s] Check pin capacitance                             :          enabled
[10/19 11:35:46     65s] Check multiple path through MUX                   :          enabled
[10/19 11:35:46     65s] Check gating depth                                :          enabled
[10/19 11:35:46     65s] Check placement near clock pins                   :          enabled
[10/19 11:35:46     65s] Check route blockages over clock pins             :          enabled
[10/19 11:35:46     65s] Report FIXED, DontUse and DontTouch               :          enabled
[10/19 11:35:46     65s] clock gating checks                               :          enabled
[10/19 11:35:46     65s] MacroModel checks                                 :          enabled
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Parameters of checking :
[10/19 11:35:46     65s] CTS uses following values to determine if diagnostic checks are successful.
[10/19 11:35:46     65s] Use setCTSMode to change default values.
[10/19 11:35:46     65s] ----------------------------------------------------------------------------
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 1) Pin capacitance check
[10/19 11:35:46     65s]    Threshold for MaxCap check                     :          90% of constraint (default)
[10/19 11:35:46     65s] 2) Gating depth check
[10/19 11:35:46     65s]    Maximum gating depth                           :          10 levels (default)
[10/19 11:35:46     65s] 3) Placement near clock pin check
[10/19 11:35:46     65s]    Threshold distance for placeable location      :          0(um) (default)
[10/19 11:35:46     65s] 4) Clock gating location check
[10/19 11:35:46     65s]    Allowed clock gate detour                      :          2030(um) (default)
[10/19 11:35:46     65s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[10/19 11:35:46     65s] 5) Macromodel check
[10/19 11:35:46     65s]    MacroModel max delay threshold                 :          0.9 (default)
[10/19 11:35:46     65s]    MacroModel max skew threshold                  :          0.9 (default)
[10/19 11:35:46     65s]    MacroModel variance step size                  :          100ps  (default)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] ****** Clock (rst) Diagnostic check Parameters
[10/19 11:35:46     65s] Assumed driver input transition                   :          133(ps) (derived from BUL5VX16)
[10/19 11:35:46     65s] Threshold for MaxBufTran check                    :          9819(ps) derived from 90% (default) MaxBufTran constraint
[10/19 11:35:46     65s] Threshold for MaxSinkTran check                   :          9819(ps) derived from 90% (default) MaxSinkTran constraint
[10/19 11:35:46     65s] Root Input Transition                             :          [10910(ps) 10910(ps)]
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Max Cap Limit Checks
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Max Cap Limit Checks Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Deep Gating Level Checks
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] ** INFO Clock rst has a maximum of 0 levels of logic before synthesis.
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Max placement distance Checks
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Max placement distance Checks Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Root input tran Checks
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] **WARN: (IMPCK-6320):	The root input transition specified at rst is 10910p. This may make it difficult to achieve an acceptable transition time.
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Root input tran Checks Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Attribute settings check 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Following standard cells instances have FIXED placement
[10/19 11:35:46     65s] ---------------------------------------------------------
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Following instances are marked as DontTouch
[10/19 11:35:46     65s] +------------------------------------------------------------------------------------------+---------------------------------------+
[10/19 11:35:46     65s] | Instance                                                                                 | Analysis Views                        |
[10/19 11:35:46     65s] +------------------------------------------------------------------------------------------+---------------------------------------+
[10/19 11:35:46     65s] +------------------------------------------------------------------------------------------+---------------------------------------+
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Following Cells are marked as DontUse in library 
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] | Cell                              | Analysis Views                                                                               |
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Following Cells are marked as DontUse in SDC
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] | Cell                              | Analysis Views                                                                               |
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Following Cells are marked as DontTouch in library 
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] | Cell                              | Analysis Views                                                                               |
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Following Cells are marked as DontTouch in SDC
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] | Cell                              | Analysis Views                                                                               |
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Attribute settings check Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Routing OBS checks
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Routing OBS Checks Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Weak Cell Checks
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Weak Cell Checks Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] MacroModel Debugging Check
[10/19 11:35:46     65s] ==========================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Clock gating checks
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Clock gating Checks Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] #############################################################################
[10/19 11:35:46     65s] #
[10/19 11:35:46     65s] # Summary of Pre-Synthesis Checks
[10/19 11:35:46     65s] #
[10/19 11:35:46     65s] #############################################################################
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Types of Check                                    :          Number of warnings
[10/19 11:35:46     65s] ----------------------------------------------------------------------------
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Check cell drive strength                         :          0
[10/19 11:35:46     65s] Check root input transition                       :          1
[10/19 11:35:46     65s] Check pin capacitance                             :          0
[10/19 11:35:46     65s] Check multiple path through MUX                   :          0
[10/19 11:35:46     65s] Check gating depth                                :          0
[10/19 11:35:46     65s] Check placement near clock pins                   :          0
[10/19 11:35:46     65s] Check route blockages over clock pins             :          0
[10/19 11:35:46     65s] Report FIXED, DontUse and DontTouch               :          0
[10/19 11:35:46     65s] clock gating checks                               :          0
[10/19 11:35:46     65s] MacroModel checks                                 :          0
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Switching off Advanced RC Correlation modes in AAE mode.
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] #############################################################################
[10/19 11:35:46     65s] #
[10/19 11:35:46     65s] # During-Synthesis Checks and Parameters
[10/19 11:35:46     65s] #
[10/19 11:35:46     65s] #############################################################################
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Types of Check                                    :          Enabled|Disabled
[10/19 11:35:46     65s] ----------------------------------------------------------------------------
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Check RefinePlacement move distance               :          enabled
[10/19 11:35:46     65s] Check route layer follows preference              :          enabled
[10/19 11:35:46     65s] Check route follows guide                         :          enabled
[10/19 11:35:46     65s] clock gating checks                               :          enabled
[10/19 11:35:46     65s] Wire resistance check                             :          enabled
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Parameters of checking :
[10/19 11:35:46     65s] CTS uses following values to determine if diagnostic checks are successful.
[10/19 11:35:46     65s] Use setCTSMode to change default values.
[10/19 11:35:46     65s] ----------------------------------------------------------------------------
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 1) Route layer follows preference check
[10/19 11:35:46     65s]    Minimum preferred layer utilization            :          80% (default)
[10/19 11:35:46     65s]    Minimum length to check threshold              :          280(um) (default)
[10/19 11:35:46     65s] 2) Route follows guide check
[10/19 11:35:46     65s]    Deviation in length from route guide           :          50% (user set)
[10/19 11:35:46     65s]    Minimum length to check threshold              :          280(um) (default)
[10/19 11:35:46     65s]    Delay threshold                                :          10(ps) (default)
[10/19 11:35:46     65s] 3) Saving intermediate database
[10/19 11:35:46     65s]    Save long-running subtrees time                :          0(min) (default)
[10/19 11:35:46     65s]    Maximum number of saved databases              :          1 (default)
[10/19 11:35:46     65s] 4) Clock gating location check
[10/19 11:35:46     65s]    Allowed clock gate detour                      :          2030(um) (default)
[10/19 11:35:46     65s] 5) Wire resistance check
[10/19 11:35:46     65s]    Allowed resistance deviation                   :          0.2 (default)
[10/19 11:35:46     65s]    Resistance threshold                           :          49.5504 Ohm (user set)
[10/19 11:35:46     65s]    Net length threshold for resistance checks     :          280 um (derived 200*M2 layer pitch)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] ****** Clock (rst) Diagnostic check Parameters
[10/19 11:35:46     65s] Assumed driver input transition                   :          133(ps) (derived from BUL5VX16)
[10/19 11:35:46     65s] Threshold for MaxBufTran check                    :          9819(ps) derived from 90% (default) MaxBufTran constraint
[10/19 11:35:46     65s] Threshold for MaxSinkTran check                   :          9819(ps) derived from 90% (default) MaxSinkTran constraint
[10/19 11:35:46     65s] Movement threshold                                :          2.600000(um) (derived 5% of MaxBuf strength)
[10/19 11:35:46     65s] Root Input Transition                             :          [10910(ps) 10910(ps)]
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] ****** Clock Tree (rst) Structure
[10/19 11:35:46     65s] Max. Skew           : 100000(ps)
[10/19 11:35:46     65s] Max. Sink Transition: 10910(ps)
[10/19 11:35:46     65s] Max. Buf Transition : 10910(ps)
[10/19 11:35:46     65s] Max. Delay          : 10000(ps)
[10/19 11:35:46     65s] Min. Delay          : 0(ps)
[10/19 11:35:46     65s] Buffer              : (BUL5VX1) (BUL5VX2) (BUL5VX3) (BUL5VX4) (BUL5VX6) (BUL5VX8) (BUL5VX16) 
[10/19 11:35:46     65s] Nr. Subtrees                    : 1
[10/19 11:35:46     65s] Nr. Sinks                       : 40
[10/19 11:35:46     65s] Nr.          Rising  Sync Pins  : 40
[10/19 11:35:46     65s] Nr. Inverter Rising  Sync Pins  : 0
[10/19 11:35:46     65s] Nr.          Falling Sync Pins  : 0
[10/19 11:35:46     65s] Nr. Inverter Falling Sync Pins  : 0
[10/19 11:35:46     65s] Nr. Unsync Pins                 : 0
[10/19 11:35:46     65s] ***********************************************************
[10/19 11:35:46     65s] MaxFanout: BUL5VX1=10 BUL5VX2=10 BUL5VX3=10 BUL5VX4=10 BUL5VX6=10 BUL5VX8=10 BUL5VX16=10 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] SubTree No: 0
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Input_Pin:  (NULL)
[10/19 11:35:46     65s] Output_Pin: (rst)
[10/19 11:35:46     65s] Output_Net: (rst)   
[10/19 11:35:46     65s] **** CK_START: TopDown Tree Construction for rst (40-leaf) (maxFan=10) (mem=1786.5M)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
[10/19 11:35:46     65s]  1 channel(s).
[10/19 11:35:46     65s] Total 2 topdown clustering. 
[10/19 11:35:46     65s] Trig. Edge Skew=41[1178,1219] N40 B5 G1 A18(17.5) L[3,3] score=600 cpu=0:00:00.0 mem=1787M 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] **** CK_END: TopDown Tree Construction for rst (cpu=0:00:00.1, real=0:00:00.0, mem=1786.5M)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] **** CK_START: Update Database (mem=1786.5M)
[10/19 11:35:46     65s] 5 Clock Buffers/Inverters inserted.
[10/19 11:35:46     65s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1786.5M)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Refine place movement check
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] **INFO: The distance threshold for maximum refine placement move is 2.600000 microns (5% of max driving distance).
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] ***** Start Refine Placement.....
[10/19 11:35:46     65s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1786.5M, EPOCH TIME: 1697708146.394882
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] All LLGs are deleted
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1786.5M, EPOCH TIME: 1697708146.396113
[10/19 11:35:46     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1786.5M, EPOCH TIME: 1697708146.396348
[10/19 11:35:46     65s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1778.5M, EPOCH TIME: 1697708146.397289
[10/19 11:35:46     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1778.5M, EPOCH TIME: 1697708146.397378
[10/19 11:35:46     65s] All LLGs are deleted
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1778.5M, EPOCH TIME: 1697708146.400111
[10/19 11:35:46     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1697708146.400325
[10/19 11:35:46     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1778.5M, EPOCH TIME: 1697708146.400456
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1778.5M, EPOCH TIME: 1697708146.400584
[10/19 11:35:46     65s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:46     65s] Core basic site is core_l_5v
[10/19 11:35:46     65s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1778.5M, EPOCH TIME: 1697708146.405197
[10/19 11:35:46     65s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:46     65s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:46     65s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1697708146.405362
[10/19 11:35:46     65s] Fast DP-INIT is on for default
[10/19 11:35:46     65s] Atter site array init, number of instance map data is 0.
[10/19 11:35:46     65s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1778.5M, EPOCH TIME: 1697708146.406194
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:46     65s] OPERPROF:     Starting CMU at level 3, MEM:1778.5M, EPOCH TIME: 1697708146.406423
[10/19 11:35:46     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1697708146.406799
[10/19 11:35:46     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1778.5M, EPOCH TIME: 1697708146.406901
[10/19 11:35:46     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1778.5M, EPOCH TIME: 1697708146.406940
[10/19 11:35:46     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1697708146.406979
[10/19 11:35:46     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1778.5M, EPOCH TIME: 1697708146.407097
[10/19 11:35:46     65s] TDRefine: refinePlace mode is spiral
[10/19 11:35:46     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.12
[10/19 11:35:46     65s] OPERPROF: Starting RefinePlace at level 1, MEM:1778.5M, EPOCH TIME: 1697708146.407144
[10/19 11:35:46     65s] *** Starting refinePlace (0:01:06 mem=1778.5M) ***
[10/19 11:35:46     65s] Total net bbox length = 4.759e+04 (3.498e+04 1.261e+04) (ext = 7.401e+03)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:46     65s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:46     65s] (I)      Default pattern map key = top_default.
[10/19 11:35:46     65s] (I)      Default pattern map key = top_default.
[10/19 11:35:46     65s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1778.5M, EPOCH TIME: 1697708146.408247
[10/19 11:35:46     65s] Starting refinePlace ...
[10/19 11:35:46     65s] (I)      Default pattern map key = top_default.
[10/19 11:35:46     65s] One DDP V2 for no tweak run.
[10/19 11:35:46     65s] (I)      Default pattern map key = top_default.
[10/19 11:35:46     65s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1778.5M, EPOCH TIME: 1697708146.409525
[10/19 11:35:46     65s] DDP initSite1 nrRow 8 nrJob 8
[10/19 11:35:46     65s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1778.5M, EPOCH TIME: 1697708146.409580
[10/19 11:35:46     65s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1697708146.409623
[10/19 11:35:46     65s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1778.5M, EPOCH TIME: 1697708146.409658
[10/19 11:35:46     65s] DDP markSite nrRow 8 nrJob 8
[10/19 11:35:46     65s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1697708146.409708
[10/19 11:35:46     65s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1697708146.409744
[10/19 11:35:46     65s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1778.5M, EPOCH TIME: 1697708146.409933
[10/19 11:35:46     65s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1778.5M, EPOCH TIME: 1697708146.409969
[10/19 11:35:46     65s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1697708146.410078
[10/19 11:35:46     65s] ** Cut row section cpu time 0:00:00.0.
[10/19 11:35:46     65s]  ** Cut row section real time 0:00:00.0.
[10/19 11:35:46     65s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1778.5M, EPOCH TIME: 1697708146.410120
[10/19 11:35:46     65s]   Spread Effort: high, pre-route mode, useDDP on.
[10/19 11:35:46     65s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1778.5MB) @(0:01:06 - 0:01:06).
[10/19 11:35:46     65s] Move report: preRPlace moves 91 insts, mean move: 4.45 um, max move: 21.60 um 
[10/19 11:35:46     65s] 	Max move on inst (mux_inst/g2691__9315): (921.20, 41.60) --> (932.40, 31.20)
[10/19 11:35:46     65s] 	Length: 7 sites, height: 1 rows, site name: core_l_5v, cell type: AO211L5VX1
[10/19 11:35:46     65s] wireLenOptFixPriorityInst 192 inst fixed
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/19 11:35:46     65s] Move report: legalization moves 42 insts, mean move: 23.74 um, max move: 155.40 um spiral
[10/19 11:35:46     65s] 	Max move on inst (mux_inst/g2): (826.00, 10.40) --> (743.40, 83.20)
[10/19 11:35:46     65s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:46     65s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:46     65s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1797.6MB) @(0:01:06 - 0:01:06).
[10/19 11:35:46     65s] Move report: Detail placement moves 100 insts, mean move: 13.21 um, max move: 155.40 um 
[10/19 11:35:46     65s] 	Max move on inst (mux_inst/g2): (826.00, 10.40) --> (743.40, 83.20)
[10/19 11:35:46     65s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1797.6MB
[10/19 11:35:46     65s] Statistics of distance of Instance movement in refine placement:
[10/19 11:35:46     65s]   maximum (X+Y) =       155.40 um
[10/19 11:35:46     65s]   inst (mux_inst/g2) with max move: (826, 10.4) -> (743.4, 83.2)
[10/19 11:35:46     65s]   mean    (X+Y) =        13.21 um
[10/19 11:35:46     65s] Summary Report:
[10/19 11:35:46     65s] Instances move: 100 (out of 402 movable)
[10/19 11:35:46     65s] Instances flipped: 0
[10/19 11:35:46     65s] Mean displacement: 13.21 um
[10/19 11:35:46     65s] Max displacement: 155.40 um (Instance: mux_inst/g2) (826, 10.4) -> (743.4, 83.2)
[10/19 11:35:46     65s] 	Length: 5 sites, height: 1 rows, site name: core_l_5v, cell type: AN21L5VX1
[10/19 11:35:46     65s] Total instances moved : 100
[10/19 11:35:46     65s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.027, MEM:1797.6M, EPOCH TIME: 1697708146.434931
[10/19 11:35:46     65s] Total net bbox length = 4.921e+04 (3.617e+04 1.304e+04) (ext = 7.537e+03)
[10/19 11:35:46     65s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1797.6MB
[10/19 11:35:46     65s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1797.6MB) @(0:01:06 - 0:01:06).
[10/19 11:35:46     65s] *** Finished refinePlace (0:01:06 mem=1797.6M) ***
[10/19 11:35:46     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.12
[10/19 11:35:46     65s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.028, MEM:1797.6M, EPOCH TIME: 1697708146.435310
[10/19 11:35:46     65s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1797.566M)
[10/19 11:35:46     65s] **WARN: (IMPCK-6323):	The placement of mux_inst/g2 was moved by 155.4 microns during refinePlace. Original location : (826, 10.4), Refined location : (743.4, 83.2)
[10/19 11:35:46     65s] **WARN: (IMPCK-6323):	The placement of mux_inst/g2872__9945 was moved by 117 microns during refinePlace. Original location : (821.8, 20.8), Refined location : (767.2, 83.2)
[10/19 11:35:46     65s] **WARN: (IMPCK-6323):	The placement of mux_inst/g2758__6131 was moved by 100.8 microns during refinePlace. Original location : (838.6, 83.2), Refined location : (737.8, 83.2)
[10/19 11:35:46     65s] **WARN: (IMPCK-6323):	The placement of mux_inst/g2864__7482 was moved by 68.2 microns during refinePlace. Original location : (809.2, 41.6), Refined location : (835.8, 83.2)
[10/19 11:35:46     65s] **WARN: (IMPCK-6323):	The placement of mux_inst/g2734__2398 was moved by 49.4 microns during refinePlace. Original location : (820.4, 10.4), Refined location : (802.2, 41.6)
[10/19 11:35:46     65s] **WARN: (IMPCK-6323):	The placement of mux_inst/FE_OFC73_o_analog_p_17 was moved by 37 microns during refinePlace. Original location : (856.8, 52), Refined location : (883.4, 41.6)
[10/19 11:35:46     65s] **WARN: (IMPCK-6323):	The placement of mux_inst/FE_OFC63_o_analog_p_27 was moved by 36.2 microns during refinePlace. Original location : (912.8, 31.2), Refined location : (928.2, 10.4)
[10/19 11:35:46     65s] **WARN: (IMPCK-6323):	The placement of I1/g543__8246 was moved by 34.8 microns during refinePlace. Original location : (684.6, 31.2), Refined location : (698.6, 52)
[10/19 11:35:46     65s] **WARN: (IMPCK-6323):	The placement of mux_inst/FE_OFC87_o_analog_p_3 was moved by 34.2 microns during refinePlace. Original location : (698.6, 52), Refined location : (722.4, 41.6)
[10/19 11:35:46     65s] **WARN: (IMPCK-6323):	The placement of mux_inst/FE_OFC90_o_analog_p_0 was moved by 30.8 microns during refinePlace. Original location : (786.8, 10.4), Refined location : (817.6, 10.4)
[10/19 11:35:46     65s] **WARN: (IMPCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 2.6 microns.
[10/19 11:35:46     65s] Refer to file "CTS_RP_MOVE.txt" for complete detail.
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] **INFO: Total instances moved beyond threshold limit during refinePlace are 78...
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1797.6M, EPOCH TIME: 1697708146.439341
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:419).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] All LLGs are deleted
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1797.6M, EPOCH TIME: 1697708146.440476
[10/19 11:35:46     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1797.6M, EPOCH TIME: 1697708146.440690
[10/19 11:35:46     65s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:1794.6M, EPOCH TIME: 1697708146.442056
[10/19 11:35:46     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1794.6M, EPOCH TIME: 1697708146.442145
[10/19 11:35:46     65s] All LLGs are deleted
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.6M, EPOCH TIME: 1697708146.444716
[10/19 11:35:46     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.444936
[10/19 11:35:46     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1794.6M, EPOCH TIME: 1697708146.445071
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1794.6M, EPOCH TIME: 1697708146.445197
[10/19 11:35:46     65s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:46     65s] Core basic site is core_l_5v
[10/19 11:35:46     65s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1794.6M, EPOCH TIME: 1697708146.449658
[10/19 11:35:46     65s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:46     65s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:46     65s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.449810
[10/19 11:35:46     65s] Fast DP-INIT is on for default
[10/19 11:35:46     65s] Atter site array init, number of instance map data is 0.
[10/19 11:35:46     65s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:1794.6M, EPOCH TIME: 1697708146.450634
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:46     65s] OPERPROF:     Starting CMU at level 3, MEM:1794.6M, EPOCH TIME: 1697708146.450863
[10/19 11:35:46     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.451223
[10/19 11:35:46     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1794.6M, EPOCH TIME: 1697708146.451325
[10/19 11:35:46     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1794.6M, EPOCH TIME: 1697708146.451364
[10/19 11:35:46     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.451406
[10/19 11:35:46     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.009, MEM:1794.6M, EPOCH TIME: 1697708146.451522
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Refine place movement check finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] ***** Start Refine Placement.....
[10/19 11:35:46     65s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1794.6M, EPOCH TIME: 1697708146.454332
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] All LLGs are deleted
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.6M, EPOCH TIME: 1697708146.455179
[10/19 11:35:46     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.455369
[10/19 11:35:46     65s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1794.6M, EPOCH TIME: 1697708146.456197
[10/19 11:35:46     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1794.6M, EPOCH TIME: 1697708146.456284
[10/19 11:35:46     65s] All LLGs are deleted
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.6M, EPOCH TIME: 1697708146.458453
[10/19 11:35:46     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.458650
[10/19 11:35:46     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1794.6M, EPOCH TIME: 1697708146.458783
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1794.6M, EPOCH TIME: 1697708146.458885
[10/19 11:35:46     65s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:46     65s] Core basic site is core_l_5v
[10/19 11:35:46     65s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1794.6M, EPOCH TIME: 1697708146.462957
[10/19 11:35:46     65s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:46     65s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:46     65s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.463100
[10/19 11:35:46     65s] Fast DP-INIT is on for default
[10/19 11:35:46     65s] Atter site array init, number of instance map data is 0.
[10/19 11:35:46     65s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1794.6M, EPOCH TIME: 1697708146.463910
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:46     65s] OPERPROF:     Starting CMU at level 3, MEM:1794.6M, EPOCH TIME: 1697708146.464126
[10/19 11:35:46     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.464479
[10/19 11:35:46     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1794.6M, EPOCH TIME: 1697708146.464577
[10/19 11:35:46     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1794.6M, EPOCH TIME: 1697708146.464616
[10/19 11:35:46     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.464655
[10/19 11:35:46     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1794.6M, EPOCH TIME: 1697708146.464773
[10/19 11:35:46     65s] TDRefine: refinePlace mode is spiral
[10/19 11:35:46     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.13
[10/19 11:35:46     65s] OPERPROF: Starting RefinePlace at level 1, MEM:1794.6M, EPOCH TIME: 1697708146.464820
[10/19 11:35:46     65s] *** Starting refinePlace (0:01:06 mem=1794.6M) ***
[10/19 11:35:46     65s] Total net bbox length = 4.921e+04 (3.617e+04 1.304e+04) (ext = 7.537e+03)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:46     65s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:46     65s] (I)      Default pattern map key = top_default.
[10/19 11:35:46     65s] (I)      Default pattern map key = top_default.
[10/19 11:35:46     65s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1794.6M, EPOCH TIME: 1697708146.465901
[10/19 11:35:46     65s] Starting refinePlace ...
[10/19 11:35:46     65s] (I)      Default pattern map key = top_default.
[10/19 11:35:46     65s] One DDP V2 for no tweak run.
[10/19 11:35:46     65s] (I)      Default pattern map key = top_default.
[10/19 11:35:46     65s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1794.6M, EPOCH TIME: 1697708146.467136
[10/19 11:35:46     65s] DDP initSite1 nrRow 8 nrJob 8
[10/19 11:35:46     65s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1794.6M, EPOCH TIME: 1697708146.467192
[10/19 11:35:46     65s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.467235
[10/19 11:35:46     65s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1794.6M, EPOCH TIME: 1697708146.467270
[10/19 11:35:46     65s] DDP markSite nrRow 8 nrJob 8
[10/19 11:35:46     65s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.467322
[10/19 11:35:46     65s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.467358
[10/19 11:35:46     65s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1794.6M, EPOCH TIME: 1697708146.467512
[10/19 11:35:46     65s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1794.6M, EPOCH TIME: 1697708146.467547
[10/19 11:35:46     65s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.467656
[10/19 11:35:46     65s] ** Cut row section cpu time 0:00:00.0.
[10/19 11:35:46     65s]  ** Cut row section real time 0:00:00.0.
[10/19 11:35:46     65s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.467698
[10/19 11:35:46     65s]   Spread Effort: high, pre-route mode, useDDP on.
[10/19 11:35:46     65s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1794.6MB) @(0:01:06 - 0:01:06).
[10/19 11:35:46     65s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:46     65s] wireLenOptFixPriorityInst 192 inst fixed
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/19 11:35:46     65s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/19 11:35:46     65s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:46     65s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:35:46     65s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1794.6MB) @(0:01:06 - 0:01:06).
[10/19 11:35:46     65s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:35:46     65s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1794.6MB
[10/19 11:35:46     65s] Statistics of distance of Instance movement in refine placement:
[10/19 11:35:46     65s]   maximum (X+Y) =         0.00 um
[10/19 11:35:46     65s]   mean    (X+Y) =         0.00 um
[10/19 11:35:46     65s] Summary Report:
[10/19 11:35:46     65s] Instances move: 0 (out of 402 movable)
[10/19 11:35:46     65s] Instances flipped: 0
[10/19 11:35:46     65s] Mean displacement: 0.00 um
[10/19 11:35:46     65s] Max displacement: 0.00 um 
[10/19 11:35:46     65s] Total instances moved : 0
[10/19 11:35:46     65s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.022, MEM:1794.6M, EPOCH TIME: 1697708146.487879
[10/19 11:35:46     65s] Total net bbox length = 4.921e+04 (3.617e+04 1.304e+04) (ext = 7.537e+03)
[10/19 11:35:46     65s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1794.6MB
[10/19 11:35:46     65s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1794.6MB) @(0:01:06 - 0:01:06).
[10/19 11:35:46     65s] *** Finished refinePlace (0:01:06 mem=1794.6M) ***
[10/19 11:35:46     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.13
[10/19 11:35:46     65s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.024, MEM:1794.6M, EPOCH TIME: 1697708146.488907
[10/19 11:35:46     65s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1794.6M, EPOCH TIME: 1697708146.489021
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:419).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] All LLGs are deleted
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.6M, EPOCH TIME: 1697708146.491215
[10/19 11:35:46     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1794.6M, EPOCH TIME: 1697708146.491786
[10/19 11:35:46     65s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1794.6M, EPOCH TIME: 1697708146.493487
[10/19 11:35:46     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1794.6M, EPOCH TIME: 1697708146.493722
[10/19 11:35:46     65s] All LLGs are deleted
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.6M, EPOCH TIME: 1697708146.497128
[10/19 11:35:46     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.497401
[10/19 11:35:46     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1794.6M, EPOCH TIME: 1697708146.497575
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1794.6M, EPOCH TIME: 1697708146.497723
[10/19 11:35:46     65s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:46     65s] Core basic site is core_l_5v
[10/19 11:35:46     65s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1794.6M, EPOCH TIME: 1697708146.503270
[10/19 11:35:46     65s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:46     65s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:46     65s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.503455
[10/19 11:35:46     65s] Fast DP-INIT is on for default
[10/19 11:35:46     65s] Atter site array init, number of instance map data is 0.
[10/19 11:35:46     65s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1794.6M, EPOCH TIME: 1697708146.504611
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:46     65s] OPERPROF:     Starting CMU at level 3, MEM:1794.6M, EPOCH TIME: 1697708146.504895
[10/19 11:35:46     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.505270
[10/19 11:35:46     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1794.6M, EPOCH TIME: 1697708146.505371
[10/19 11:35:46     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1794.6M, EPOCH TIME: 1697708146.505413
[10/19 11:35:46     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.505454
[10/19 11:35:46     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1794.6M, EPOCH TIME: 1697708146.505572
[10/19 11:35:46     65s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1794.566M)
[10/19 11:35:46     65s] End AAE Lib Interpolated Model. (MEM=1794.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] **** Clock Tree rst Stat ****
[10/19 11:35:46     65s] Total Clock Level	: 3
[10/19 11:35:46     65s] ***** Top Nodes *****
[10/19 11:35:46     65s] rst delay[0(ps) 0(ps)] (  rst__L1_I0/A )
[10/19 11:35:46     65s] Level 3 (Total=40	Sink=40)
[10/19 11:35:46     65s] Level 2 (Total=4	Sink=0	BUL5VX16=4)
[10/19 11:35:46     65s] Level 1 (Total=1	Sink=0	BUL5VX16=1)
[10/19 11:35:46     65s] Total Sinks		: 40
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] # Analysis View: av_wc
[10/19 11:35:46     65s] ********** Clock rst Pre-Route Timing Analysis **********
[10/19 11:35:46     65s] Nr. of Subtrees                : 1
[10/19 11:35:46     65s] Nr. of Sinks                   : 40
[10/19 11:35:46     65s] Nr. of Buffer                  : 5
[10/19 11:35:46     65s] Nr. of Level (including gates) : 2
[10/19 11:35:46     65s] Root Rise Input Tran           : 10910(ps)
[10/19 11:35:46     65s] Root Fall Input Tran           : 10910(ps)
[10/19 11:35:46     65s] No Driving Cell Specified!
[10/19 11:35:46     65s] Max trig. edge delay at sink(R): FE_DBTC0_rst/A 1223.2(ps)
[10/19 11:35:46     65s] Min trig. edge delay at sink(R): mux_inst/g2691__9315/A 1180.5(ps)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s]                                  (Actual)               (Required)          
[10/19 11:35:46     65s] Rise Phase Delay               : 1180.5~1223.2(ps)      0~10000(ps)         
[10/19 11:35:46     65s] Fall Phase Delay               : 3073.8~3115.3(ps)      0~10000(ps)         
[10/19 11:35:46     65s] Trig. Edge Skew                : 42.7(ps)               100000(ps)          
[10/19 11:35:46     65s] Rise Skew                      : 42.7(ps)               
[10/19 11:35:46     65s] Fall Skew                      : 41.5(ps)               
[10/19 11:35:46     65s] Max. Rise Buffer Tran.         : 476.2(ps)              10910(ps)           
[10/19 11:35:46     65s] Max. Fall Buffer Tran.         : 431.3(ps)              10910(ps)           
[10/19 11:35:46     65s] Max. Rise Sink Tran.           : 235.7(ps)              10910(ps)           
[10/19 11:35:46     65s] Max. Fall Sink Tran.           : 198.1(ps)              10910(ps)           
[10/19 11:35:46     65s] Min. Rise Buffer Tran.         : 476.2(ps)              0(ps)               
[10/19 11:35:46     65s] Min. Fall Buffer Tran.         : 431.3(ps)              0(ps)               
[10/19 11:35:46     65s] Min. Rise Sink Tran.           : 188.7(ps)              0(ps)               
[10/19 11:35:46     65s] Min. Fall Sink Tran.           : 161.6(ps)              0(ps)               
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] view av_wc : skew = 42.7ps (required = 100000ps)
[10/19 11:35:46     65s] view av_bc : skew = 18ps (required = 100000ps)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Clock Analysis (CPU Time 0:00:00.0)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Routing correlation check
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Min length threshold value is :: 280 microns
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Allowed deviation from route guide is 50%
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Routing correlation check finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Wire resistance checks
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] **WARN: (IMPCK-6351):	Clock rst has not been routed yet. Wire resistance checks do not work without clock routing.
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Wire resistance checks Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] **** Clock Tree rst Stat ****
[10/19 11:35:46     65s] Total Clock Level	: 3
[10/19 11:35:46     65s] ***** Top Nodes *****
[10/19 11:35:46     65s] rst delay[0(ps) 0(ps)] (  rst__L1_I0/A )
[10/19 11:35:46     65s] Level 3 (Total=40	Sink=40)
[10/19 11:35:46     65s] Level 2 (Total=4	Sink=0	BUL5VX16=4)
[10/19 11:35:46     65s] Level 1 (Total=1	Sink=0	BUL5VX16=1)
[10/19 11:35:46     65s] Total Sinks		: 40
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] # Analysis View: av_wc
[10/19 11:35:46     65s] ********** Clock rst Pre-Route Timing Analysis **********
[10/19 11:35:46     65s] Nr. of Subtrees                : 1
[10/19 11:35:46     65s] Nr. of Sinks                   : 40
[10/19 11:35:46     65s] Nr. of Buffer                  : 5
[10/19 11:35:46     65s] Nr. of Level (including gates) : 2
[10/19 11:35:46     65s] Root Rise Input Tran           : 10910(ps)
[10/19 11:35:46     65s] Root Fall Input Tran           : 10910(ps)
[10/19 11:35:46     65s] No Driving Cell Specified!
[10/19 11:35:46     65s] Max trig. edge delay at sink(R): FE_DBTC0_rst/A 1223.2(ps)
[10/19 11:35:46     65s] Min trig. edge delay at sink(R): mux_inst/g2691__9315/A 1180.5(ps)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s]                                  (Actual)               (Required)          
[10/19 11:35:46     65s] Rise Phase Delay               : 1180.5~1223.2(ps)      0~10000(ps)         
[10/19 11:35:46     65s] Fall Phase Delay               : 3073.8~3115.3(ps)      0~10000(ps)         
[10/19 11:35:46     65s] Trig. Edge Skew                : 42.7(ps)               100000(ps)          
[10/19 11:35:46     65s] Rise Skew                      : 42.7(ps)               
[10/19 11:35:46     65s] Fall Skew                      : 41.5(ps)               
[10/19 11:35:46     65s] Max. Rise Buffer Tran.         : 476.2(ps)              10910(ps)           
[10/19 11:35:46     65s] Max. Fall Buffer Tran.         : 431.3(ps)              10910(ps)           
[10/19 11:35:46     65s] Max. Rise Sink Tran.           : 235.7(ps)              10910(ps)           
[10/19 11:35:46     65s] Max. Fall Sink Tran.           : 198.1(ps)              10910(ps)           
[10/19 11:35:46     65s] Min. Rise Buffer Tran.         : 476.2(ps)              0(ps)               
[10/19 11:35:46     65s] Min. Fall Buffer Tran.         : 431.3(ps)              0(ps)               
[10/19 11:35:46     65s] Min. Rise Sink Tran.           : 188.7(ps)              0(ps)               
[10/19 11:35:46     65s] Min. Fall Sink Tran.           : 161.6(ps)              0(ps)               
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] view av_wc : skew = 42.7ps (required = 100000ps)
[10/19 11:35:46     65s] view av_bc : skew = 18ps (required = 100000ps)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Clock Analysis (CPU Time 0:00:00.0)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/19 11:35:46     65s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/19 11:35:46     65s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] None of the clock tree buffers/gates are modified by the skew optimization.
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Switching to the default view 'av_wc' ...
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] *** None of the buffer chains at roots are modified by the fine-tune process.
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/19 11:35:46     65s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/19 11:35:46     65s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/19 11:35:46     65s] *** Look For Reconvergent Clock Component ***
[10/19 11:35:46     65s] The clock tree rst has no reconvergent cell.
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] **** Clock Tree rst Stat ****
[10/19 11:35:46     65s] Total Clock Level	: 3
[10/19 11:35:46     65s] ***** Top Nodes *****
[10/19 11:35:46     65s] rst delay[0(ps) 0(ps)] (  rst__L1_I0/A )
[10/19 11:35:46     65s] Level 3 (Total=40	Sink=40)
[10/19 11:35:46     65s] Level 2 (Total=4	Sink=0	BUL5VX16=4)
[10/19 11:35:46     65s] Level 1 (Total=1	Sink=0	BUL5VX16=1)
[10/19 11:35:46     65s] Total Sinks		: 40
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] # Analysis View: av_wc
[10/19 11:35:46     65s] ********** Clock rst Pre-Route Timing Analysis **********
[10/19 11:35:46     65s] Nr. of Subtrees                : 1
[10/19 11:35:46     65s] Nr. of Sinks                   : 40
[10/19 11:35:46     65s] Nr. of Buffer                  : 5
[10/19 11:35:46     65s] Nr. of Level (including gates) : 2
[10/19 11:35:46     65s] Root Rise Input Tran           : 10910(ps)
[10/19 11:35:46     65s] Root Fall Input Tran           : 10910(ps)
[10/19 11:35:46     65s] No Driving Cell Specified!
[10/19 11:35:46     65s] Max trig. edge delay at sink(R): FE_DBTC0_rst/A 1223.2(ps)
[10/19 11:35:46     65s] Min trig. edge delay at sink(R): mux_inst/g2691__9315/A 1180.5(ps)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s]                                  (Actual)               (Required)          
[10/19 11:35:46     65s] Rise Phase Delay               : 1180.5~1223.2(ps)      0~10000(ps)         
[10/19 11:35:46     65s] Fall Phase Delay               : 3073.8~3115.3(ps)      0~10000(ps)         
[10/19 11:35:46     65s] Trig. Edge Skew                : 42.7(ps)               100000(ps)          
[10/19 11:35:46     65s] Rise Skew                      : 42.7(ps)               
[10/19 11:35:46     65s] Fall Skew                      : 41.5(ps)               
[10/19 11:35:46     65s] Max. Rise Buffer Tran.         : 476.2(ps)              10910(ps)           
[10/19 11:35:46     65s] Max. Fall Buffer Tran.         : 431.3(ps)              10910(ps)           
[10/19 11:35:46     65s] Max. Rise Sink Tran.           : 235.7(ps)              10910(ps)           
[10/19 11:35:46     65s] Max. Fall Sink Tran.           : 198.1(ps)              10910(ps)           
[10/19 11:35:46     65s] Min. Rise Buffer Tran.         : 476.2(ps)              0(ps)               
[10/19 11:35:46     65s] Min. Fall Buffer Tran.         : 431.3(ps)              0(ps)               
[10/19 11:35:46     65s] Min. Rise Sink Tran.           : 188.7(ps)              0(ps)               
[10/19 11:35:46     65s] Min. Fall Sink Tran.           : 161.6(ps)              0(ps)               
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] view av_wc : skew = 42.7ps (required = 100000ps)
[10/19 11:35:46     65s] view av_bc : skew = 18ps (required = 100000ps)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Generating Clock Analysis Report top.ctsrpt ....
[10/19 11:35:46     65s] Generating Clock Routing Guide top.rguide ....
[10/19 11:35:46     65s] Clock Analysis (CPU Time 0:00:00.0)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Clock gating checks
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Clock gating Checks Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] #############################################################################
[10/19 11:35:46     65s] #
[10/19 11:35:46     65s] # Summary of During-Synthesis Checks
[10/19 11:35:46     65s] #
[10/19 11:35:46     65s] #############################################################################
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Types of Check                                    :          Number of warnings
[10/19 11:35:46     65s] ----------------------------------------------------------------------------
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Check RefinePlacement move distance               :          78
[10/19 11:35:46     65s] Check route layer follows preference              :          0
[10/19 11:35:46     65s] Check route follows guide                         :          0
[10/19 11:35:46     65s] clock gating checks                               :          0
[10/19 11:35:46     65s] Wire resistance checks                            :          0
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1794.6M, EPOCH TIME: 1697708146.534707
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] All LLGs are deleted
[10/19 11:35:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.6M, EPOCH TIME: 1697708146.535662
[10/19 11:35:46     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1794.6M, EPOCH TIME: 1697708146.535892
[10/19 11:35:46     65s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:1794.6M, EPOCH TIME: 1697708146.536782
[10/19 11:35:46     65s] *** End ckSynthesis (cpu=0:00:00.3, real=0:00:00.0, mem=1794.6M) ***
[10/19 11:35:46     65s] <CMD> getPlaceMode -doneQuickCTS -quiet
[10/19 11:35:46     65s] <CMD> ::MSV_CTS::ckSynthesis -prePlace -check -trace trace.9519 -forceReconvergent
[10/19 11:35:46     65s] Checking spec file integrity...
[10/19 11:35:46     65s] List of dont use cells: LGCNL5VX1 LGCNL5VX2 LGCNL5VX3 LGCNL5VX4 LGCNL5VX8 DECAP2L5V MPROBEBUL5VX8 LGCPL5VX1 LGCPL5VX2 LGCPL5VX3 LGCPL5VX4 LGCPL5VX8 ANTENNACELLN10L5V LSGCNL5VX1 LSGCNL5VX2 LSGCNL5VX3 LSGCNL5VX4 LSGCNL5VX8 ANTENNACELLN5L5V LSGCPL5VX1 LSGCPL5VX2 LSGCPL5VX3 LSGCPL5VX4 LSGCPL5VX8 LSOGCPL5VX8 LSOGCPL5VX4 LSOGCPL5VX3 LSOGCPL5VX2 LSOGCPL5VX1 LSOGCNL5VX3 LSOGCNL5VX8 LSOGCNL5VX2 LSOGCNL5VX1 LSOGCNL5VX4 MPROBEL5V FEED10L5V ANTENNACELL10L5V R_FEED4L5V DECAP25L5V ANTENNACELL5L5V ANTENNACELLN2L5V DECAP10L5V FEED5L5V STL5VX1 STL5VX2 STL5VX3 STL5VX4 ANTENNACELLNP2L5V ANTENNACELL2L5V DECAP5L5V ANTENNACELL25L5V SIGNALHOLDL5V DECAP3L5V FEED1L5V FEEDCAP2L5V FEED2L5V FEED25L5V FEEDCAP5L5V R_FEED25L5V ANTENNACELLN25L5V FEEDCAP25L5V FEEDCAP10L5V FEED3L5V 
[10/19 11:35:46     65s] List of dont touch cells: DECAP2L5V MPROBEBUL5VX8 ANTENNACELLN10L5V ANTENNACELLN5L5V MPROBEL5V FEED10L5V ANTENNACELL10L5V R_FEED4L5V DECAP25L5V ANTENNACELL5L5V ANTENNACELLN2L5V DECAP10L5V FEED5L5V ANTENNACELLNP2L5V ANTENNACELL2L5V DECAP5L5V ANTENNACELL25L5V SIGNALHOLDL5V DECAP3L5V FEED1L5V FEEDCAP2L5V FEED2L5V FEED25L5V FEEDCAP5L5V R_FEED25L5V ANTENNACELLN25L5V FEEDCAP25L5V FEEDCAP10L5V FEED3L5V 
[10/19 11:35:46     65s] List of valid cells: BUL5VX1 BUL5VX2 BUL5VX3 BUL5VX4 BUL5VX6 BUL5VX8 BUL5VX16 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Start to trace clock trees ...
[10/19 11:35:46     65s] *** Begin Tracer (mem=1794.6M) ***
[10/19 11:35:46     65s] **WARN: (IMPCK-767):	Find clock buffer rst__L1_I0 in the clock tree.
[10/19 11:35:46     65s] Type 'man IMPCK-767' for more detail.
[10/19 11:35:46     65s] **WARN: (IMPCK-209):	Clock rst has been synthesized. Type 'man ENCCK-209' to see extended message about this warning.
[10/19 11:35:46     65s] Type 'man IMPCK-209' for more detail.
[10/19 11:35:46     65s] Tracing Clock rst ...
[10/19 11:35:46     65s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (BUL5VX16/A) is 0.0092. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[10/19 11:35:46     65s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (BUL5VX16/A) is 0.0092. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[10/19 11:35:46     65s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (BUL5VX16/A) is 0.0092. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[10/19 11:35:46     65s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (BUL5VX16/A) is 0.0092. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[10/19 11:35:46     65s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (BUL5VX16/A) is 0.0092. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Reconvergent mux Check for spec:rst 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] *** End Tracer (mem=1794.6M) ***
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] ****** Clock Tree (rst) Structure
[10/19 11:35:46     65s] Max. Skew           : 100000(ps)
[10/19 11:35:46     65s] Max. Sink Transition: 10910(ps)
[10/19 11:35:46     65s] Max. Buf Transition : 10910(ps)
[10/19 11:35:46     65s] Max. Delay          : 10000(ps)
[10/19 11:35:46     65s] Min. Delay          : 0(ps)
[10/19 11:35:46     65s] Buffer              : (BUL5VX1) (BUL5VX2) (BUL5VX3) (BUL5VX4) (BUL5VX6) (BUL5VX8) (BUL5VX16) 
[10/19 11:35:46     65s] Nr. Subtrees                    : 6
[10/19 11:35:46     65s] Nr. Sinks                       : 40
[10/19 11:35:46     65s] Nr.          Rising  Sync Pins  : 40
[10/19 11:35:46     65s] Nr. Inverter Rising  Sync Pins  : 0
[10/19 11:35:46     65s] Nr.          Falling Sync Pins  : 0
[10/19 11:35:46     65s] Nr. Inverter Falling Sync Pins  : 0
[10/19 11:35:46     65s] Nr. Unsync Pins                 : 0
[10/19 11:35:46     65s] ***********************************************************
[10/19 11:35:46     65s] MaxFanout: BUL5VX1=10 BUL5VX2=10 BUL5VX3=10 BUL5VX4=10 BUL5VX6=10 BUL5VX8=10 BUL5VX16=10 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] #############################################################################
[10/19 11:35:46     65s] #
[10/19 11:35:46     65s] # Pre-Synthesis Checks and Parameters
[10/19 11:35:46     65s] #
[10/19 11:35:46     65s] #############################################################################
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Types of Check                                    :          Enabled|Disabled
[10/19 11:35:46     65s] ----------------------------------------------------------------------------
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Check multiple path through MUX                   :          enabled
[10/19 11:35:46     65s] Check gating depth                                :          enabled
[10/19 11:35:46     65s] Report FIXED, DontUse and DontTouch               :          enabled
[10/19 11:35:46     65s] MacroModel checks                                 :          enabled
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Parameters of checking :
[10/19 11:35:46     65s] CTS uses following values to determine if diagnostic checks are successful.
[10/19 11:35:46     65s] Use setCTSMode to change default values.
[10/19 11:35:46     65s] ----------------------------------------------------------------------------
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 1) Gating depth check
[10/19 11:35:46     65s]    Maximum gating depth                           :          10 levels (default)
[10/19 11:35:46     65s] 2) Macromodel check
[10/19 11:35:46     65s]    MacroModel max delay threshold                 :          0.9 (default)
[10/19 11:35:46     65s]    MacroModel max skew threshold                  :          0.9 (default)
[10/19 11:35:46     65s]    MacroModel variance step size                  :          100ps  (default)
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Deep Gating Level Checks
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] ** INFO Clock rst has a maximum of 2 levels of logic before synthesis.
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Attribute settings check 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Following standard cells instances have FIXED placement
[10/19 11:35:46     65s] ---------------------------------------------------------
[10/19 11:35:46     65s] BUL5VX16             : rst__L2_I3          
[10/19 11:35:46     65s] BUL5VX16             : rst__L2_I2          
[10/19 11:35:46     65s] BUL5VX16             : rst__L2_I1          
[10/19 11:35:46     65s] BUL5VX16             : rst__L2_I0          
[10/19 11:35:46     65s] BUL5VX16             : rst__L1_I0          
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Following instances are marked as DontTouch
[10/19 11:35:46     65s] +------------------------------------------------------------------------------------------+---------------------------------------+
[10/19 11:35:46     65s] | Instance                                                                                 | Analysis Views                        |
[10/19 11:35:46     65s] +------------------------------------------------------------------------------------------+---------------------------------------+
[10/19 11:35:46     65s] +------------------------------------------------------------------------------------------+---------------------------------------+
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Following Cells are marked as DontUse in library 
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] | Cell                              | Analysis Views                                                                               |
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Following Cells are marked as DontUse in SDC
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] | Cell                              | Analysis Views                                                                               |
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Following Cells are marked as DontTouch in library 
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] | Cell                              | Analysis Views                                                                               |
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Following Cells are marked as DontTouch in SDC
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] | Cell                              | Analysis Views                                                                               |
[10/19 11:35:46     65s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Attribute settings check Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] MacroModel Debugging Check
[10/19 11:35:46     65s] ==========================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[10/19 11:35:46     65s] ============================================================
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] #############################################################################
[10/19 11:35:46     65s] #
[10/19 11:35:46     65s] # Summary of Pre-Synthesis Checks
[10/19 11:35:46     65s] #
[10/19 11:35:46     65s] #############################################################################
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Types of Check                                    :          Number of warnings
[10/19 11:35:46     65s] ----------------------------------------------------------------------------
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] Check multiple path through MUX                   :          0
[10/19 11:35:46     65s] Check gating depth                                :          0
[10/19 11:35:46     65s] Report FIXED, DontUse and DontTouch               :          0
[10/19 11:35:46     65s] MacroModel checks                                 :          0
[10/19 11:35:46     65s] 
[10/19 11:35:46     65s] *** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=1794.6M) ***
[10/19 11:35:46     65s] <CMD> redirect -quiet -nolog {getClockTreeSpec -list} >& /dev/null
[10/19 11:35:46     65s] <CMD> all_hold_analysis_views
[10/19 11:35:46     65s] <CMD> all_setup_analysis_views
[10/19 11:35:46     65s] <CMD> getPlaceMode -doneQuickCTS -quiet
[10/19 11:35:46     65s] Redoing specifyClockTree ...
[10/19 11:35:46     65s] Checking spec file integrity...
[10/19 11:35:46     65s] <CMD> getenv BTS_FAST_TRACE_UPDATE
[10/19 11:35:46     65s] <CMD_INTERNAL> getReport -quiet {saveClockNets -output .clkNets} > /dev/null
[10/19 11:35:46     65s] Checking spec file integrity...
[10/19 11:35:46     65s] *** BTS ckSynthesis: noFenceBuf=0
[10/19 11:35:46     65s] restoring prefer layers ...
[10/19 11:35:46     65s] <CMD_INTERNAL> getReport -quiet {setAttribute -net rst -bottom_preferred_routing_layer 1} > /dev/null
[10/19 11:35:46     65s] <CMD_INTERNAL> getReport -quiet {setAttribute -net rst -top_preferred_routing_layer 3} > /dev/null
[10/19 11:35:46     65s] <CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L1_N0 -bottom_preferred_routing_layer 1} > /dev/null
[10/19 11:35:46     65s] <CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L1_N0 -top_preferred_routing_layer 3} > /dev/null
[10/19 11:35:46     65s] <CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N0 -bottom_preferred_routing_layer 1} > /dev/null
[10/19 11:35:46     65s] <CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N0 -top_preferred_routing_layer 3} > /dev/null
[10/19 11:35:46     65s] <CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N1 -bottom_preferred_routing_layer 1} > /dev/null
[10/19 11:35:46     65s] <CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N1 -top_preferred_routing_layer 3} > /dev/null
[10/19 11:35:46     65s] <CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N2 -bottom_preferred_routing_layer 1} > /dev/null
[10/19 11:35:46     65s] <CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N2 -top_preferred_routing_layer 3} > /dev/null
[10/19 11:35:46     66s] <CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N3 -bottom_preferred_routing_layer 1} > /dev/null
[10/19 11:35:46     66s] <CMD_INTERNAL> getReport -quiet {setAttribute -net rst__L2_N3 -top_preferred_routing_layer 3} > /dev/null
[10/19 11:35:46     66s] <CMD> all_hold_analysis_views
[10/19 11:35:46     66s] <CMD> all_setup_analysis_views
[10/19 11:35:46     66s] <CMD> getPlaceMode -doneQuickCTS -quiet
[10/19 11:35:46     66s] Redoing specifyClockTree ...
[10/19 11:35:46     66s] Checking spec file integrity...
[10/19 11:35:46     66s] <CMD> get_interactive_constraint_modes
[10/19 11:35:46     66s] <CMD> all_constraint_modes -active
[10/19 11:35:46     66s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[10/19 11:35:46     66s] <CMD> set_dont_touch [get_net {rst}] true
[10/19 11:35:46     66s] <CMD> set_dont_touch [get_net {rst__L1_N0}] true
[10/19 11:35:46     66s] <CMD> set_dont_touch [get_net {rst__L2_N0}] true
[10/19 11:35:46     66s] <CMD> set_dont_touch [get_net {rst__L2_N1}] true
[10/19 11:35:46     66s] <CMD> set_dont_touch [get_net {rst__L2_N2}] true
[10/19 11:35:46     66s] <CMD> set_dont_touch [get_net {rst__L2_N3}] true
[10/19 11:35:46     66s] <CMD> set_interactive_constraint_modes ${_savedInteractiveModes}
[10/19 11:35:46     66s] <CMD> getPlaceMode -doneQuickCTS -quiet
[10/19 11:35:46     66s] **WARN: (IMPSYC-1982):	Command changeInstName will be obsolete in future release. Use command rename_obj instead.
[10/19 11:35:46     66s] **WARN: (IMPSYC-1982):	Command changeInstName will be obsolete in future release. Use command rename_obj instead.
[10/19 11:35:46     66s] **WARN: (IMPSYC-1982):	Command changeInstName will be obsolete in future release. Use command rename_obj instead.
[10/19 11:35:46     66s] **WARN: (IMPSYC-1982):	Command changeInstName will be obsolete in future release. Use command rename_obj instead.
[10/19 11:35:46     66s] **WARN: (IMPSYC-1982):	Command changeInstName will be obsolete in future release. Use command rename_obj instead.
[10/19 11:35:46     66s] MSV BTS finished successfully.
[10/19 11:35:46     66s] <CMD> unsuppressMessage IMPCK-8086
[10/19 11:35:46     66s] <CMD> setDelayCalMode -engine aae
[10/19 11:35:46     66s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[10/19 11:35:46     66s] <CMD> setNanoRouteMode -routeWithTimingDriven false -routeWithSiDriven true -droutePostRouteSpreadWire false
[10/19 11:35:46     66s] <CMD> setAttribute -net * -bottom_preferred_routing_layer 1
[10/19 11:35:46     66s] <CMD> setAttribute -net * -top_preferred_routing_layer 3
[10/19 11:35:46     66s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[10/19 11:35:46     66s] #% Begin routeDesign (date=10/19 11:35:46, mem=1389.4M)
[10/19 11:35:46     66s] ### Time Record (routeDesign) is installed.
[10/19 11:35:46     66s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1389.46 (MB), peak = 1498.44 (MB)
[10/19 11:35:46     66s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[10/19 11:35:46     66s] #**INFO: setDesignMode -flowEffort standard
[10/19 11:35:46     66s] #**INFO: setDesignMode -powerEffort none
[10/19 11:35:46     66s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[10/19 11:35:46     66s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[10/19 11:35:46     66s] **INFO: User settings:
[10/19 11:35:46     66s] setNanoRouteMode -drouteAutoStop                  false
[10/19 11:35:46     66s] setNanoRouteMode -droutePostRouteSpreadWire       false
[10/19 11:35:46     66s] setNanoRouteMode -drouteStartIteration            0
[10/19 11:35:46     66s] setNanoRouteMode -drouteUseMinSpacingForBlockage  false
[10/19 11:35:46     66s] setNanoRouteMode -drouteUseMultiCutViaEffort      high
[10/19 11:35:46     66s] setNanoRouteMode -extractThirdPartyCompatible     false
[10/19 11:35:46     66s] setNanoRouteMode -grouteExpTdStdDelay             184.6
[10/19 11:35:46     66s] setNanoRouteMode -routeAntennaCellName            ANTENNACELL2L5V
[10/19 11:35:46     66s] setNanoRouteMode -routeBottomRoutingLayer         1
[10/19 11:35:46     66s] setNanoRouteMode -routeInsertAntennaDiode         true
[10/19 11:35:46     66s] setNanoRouteMode -routeTopRoutingLayer            3
[10/19 11:35:46     66s] setNanoRouteMode -routeWithSiDriven               true
[10/19 11:35:46     66s] setNanoRouteMode -routeWithTimingDriven           false
[10/19 11:35:46     66s] setNanoRouteMode -timingEngine                    {}
[10/19 11:35:46     66s] setDesignMode -process                            250
[10/19 11:35:46     66s] setExtractRCMode -coupling_c_th                   3
[10/19 11:35:46     66s] setExtractRCMode -engine                          preRoute
[10/19 11:35:46     66s] setExtractRCMode -relative_c_th                   0.03
[10/19 11:35:46     66s] setExtractRCMode -total_c_th                      5
[10/19 11:35:46     66s] setDelayCalMode -enable_high_fanout               true
[10/19 11:35:46     66s] setDelayCalMode -engine                           aae
[10/19 11:35:46     66s] setDelayCalMode -ignoreNetLoad                    false
[10/19 11:35:46     66s] setDelayCalMode -socv_accuracy_mode               low
[10/19 11:35:46     66s] setSIMode -separate_delta_delay_on_data           true
[10/19 11:35:46     66s] 
[10/19 11:35:46     66s] #**INFO: multi-cut via swapping will not be performed after routing.
[10/19 11:35:46     66s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[10/19 11:35:46     66s] OPERPROF: Starting checkPlace at level 1, MEM:1769.1M, EPOCH TIME: 1697708146.878890
[10/19 11:35:46     66s] Processing tracks to init pin-track alignment.
[10/19 11:35:46     66s] z: 2, totalTracks: 1
[10/19 11:35:46     66s] z: 4, totalTracks: 1
[10/19 11:35:46     66s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:46     66s] All LLGs are deleted
[10/19 11:35:46     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1769.1M, EPOCH TIME: 1697708146.882939
[10/19 11:35:46     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1769.1M, EPOCH TIME: 1697708146.883242
[10/19 11:35:46     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1769.1M, EPOCH TIME: 1697708146.883307
[10/19 11:35:46     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     66s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1769.1M, EPOCH TIME: 1697708146.883450
[10/19 11:35:46     66s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:46     66s] Core basic site is core_l_5v
[10/19 11:35:46     66s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1769.1M, EPOCH TIME: 1697708146.883611
[10/19 11:35:46     66s] After signature check, allow fast init is false, keep pre-filter is true.
[10/19 11:35:46     66s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/19 11:35:46     66s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1769.1M, EPOCH TIME: 1697708146.883761
[10/19 11:35:46     66s] SiteArray: non-trimmed site array dimensions = 8 x 743
[10/19 11:35:46     66s] SiteArray: use 32,768 bytes
[10/19 11:35:46     66s] SiteArray: current memory after site array memory allocation 1769.1M
[10/19 11:35:46     66s] SiteArray: FP blocked sites are writable
[10/19 11:35:46     66s] SiteArray: number of non floorplan blocked sites for llg default is 5944
[10/19 11:35:46     66s] Atter site array init, number of instance map data is 0.
[10/19 11:35:46     66s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:1769.1M, EPOCH TIME: 1697708146.884269
[10/19 11:35:46     66s] 
[10/19 11:35:46     66s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:46     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:1769.1M, EPOCH TIME: 1697708146.884450
[10/19 11:35:46     66s] Begin checking placement ... (start mem=1769.1M, init mem=1769.1M)
[10/19 11:35:46     66s] Begin checking exclusive groups violation ...
[10/19 11:35:46     66s] There are 0 groups to check, max #box is 0, total #box is 0
[10/19 11:35:46     66s] Finished checking exclusive groups violations. Found 0 Vio.
[10/19 11:35:46     66s] 
[10/19 11:35:46     66s] Running CheckPlace using 1 thread in normal mode...
[10/19 11:35:46     66s] 
[10/19 11:35:46     66s] ...checkPlace normal is done!
[10/19 11:35:46     66s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1769.1M, EPOCH TIME: 1697708146.887748
[10/19 11:35:46     66s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1769.1M, EPOCH TIME: 1697708146.888011
[10/19 11:35:46     66s] *info: Placed = 419            (Fixed = 22)
[10/19 11:35:46     66s] *info: Unplaced = 0           
[10/19 11:35:46     66s] Placement Density:81.43%(69640/85525)
[10/19 11:35:46     66s] Placement Density (including fixed std cells):81.65%(70660/86545)
[10/19 11:35:46     66s] All LLGs are deleted
[10/19 11:35:46     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:419).
[10/19 11:35:46     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1769.1M, EPOCH TIME: 1697708146.888333
[10/19 11:35:46     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1769.1M, EPOCH TIME: 1697708146.888546
[10/19 11:35:46     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:46     66s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1769.1M)
[10/19 11:35:46     66s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.011, MEM:1769.1M, EPOCH TIME: 1697708146.889410
[10/19 11:35:46     66s] 
[10/19 11:35:46     66s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/19 11:35:46     66s] *** Changed status on (18) nets in Clock.
[10/19 11:35:46     66s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1769.1M) ***
[10/19 11:35:46     66s] % Begin globalDetailRoute (date=10/19 11:35:46, mem=1389.5M)
[10/19 11:35:46     66s] 
[10/19 11:35:46     66s] globalDetailRoute
[10/19 11:35:46     66s] 
[10/19 11:35:46     66s] #Start globalDetailRoute on Thu Oct 19 11:35:46 2023
[10/19 11:35:46     66s] #
[10/19 11:35:46     66s] ### Time Record (globalDetailRoute) is installed.
[10/19 11:35:46     66s] ### Time Record (Pre Callback) is installed.
[10/19 11:35:46     66s] ### Time Record (Pre Callback) is uninstalled.
[10/19 11:35:46     66s] ### Time Record (DB Import) is installed.
[10/19 11:35:46     66s] ### Time Record (Timing Data Generation) is installed.
[10/19 11:35:46     66s] ### Time Record (Timing Data Generation) is uninstalled.
[10/19 11:35:46     66s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[10/19 11:35:46     66s] ### Net info: total nets: 555
[10/19 11:35:46     66s] ### Net info: dirty nets: 0
[10/19 11:35:46     66s] ### Net info: marked as disconnected nets: 0
[10/19 11:35:46     66s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/19 11:35:46     66s] #num needed restored net=0
[10/19 11:35:46     66s] #need_extraction net=0 (total=555)
[10/19 11:35:46     66s] ### Net info: fully routed nets: 18
[10/19 11:35:46     66s] ### Net info: trivial (< 2 pins) nets: 122
[10/19 11:35:46     66s] ### Net info: unrouted nets: 415
[10/19 11:35:46     66s] ### Net info: re-extraction nets: 0
[10/19 11:35:46     66s] ### Net info: ignored nets: 0
[10/19 11:35:46     66s] ### Net info: skip routing nets: 0
[10/19 11:35:46     66s] ### import design signature (16): route=235422542 fixed_route=171400282 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1190436506 dirty_area=0 del_dirty_area=0 cell=359584806 placement=383192266 pin_access=1410141003 inst_pattern=1
[10/19 11:35:46     66s] ### Time Record (DB Import) is uninstalled.
[10/19 11:35:46     66s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[10/19 11:35:46     66s] #RTESIG:78da95d33d6fc2301006e0cefd1527c3904a85fa9cf86ba4151b4a2b04acc86d0c440a8e
[10/19 11:35:46     66s] #       e43803ffbea11d2aaa1083573fbaf37bb647e3cd7c0984e134e5930631db22e44bc6a846
[10/19 11:35:46     66s] #       366194662f0cb7c827eb57f2381abf7fac304b6167aac642f259d7d533b48df5d0d8104a
[10/19 11:35:46     66s] #       b77ffa354cab4b539c9c39965f50d89d69abf08f675c0385a474c1eeadefad282903f253
[10/19 11:35:46     66s] #       9240d204dfedf4bb54feb960bd33fe74056a2087727f18ae87b46b1c8b8bc81404dfde18
[10/19 11:35:46     66s] #       17cf23bc87737a0fe74203aa6c2ae87941b2ab6a13facfcdb588871392c79194dddc67f9
[10/19 11:35:46     66s] #       6a9ee7b3b7f962c1167c1399ac540270f8d6516abce99694ea9e47138c2b8c2f3a6b5d7b
[10/19 11:35:46     66s] #       bc265320ae76764831aae4c5c8fb0c228d1b21201dcec8507120c3f93a23e2bd948e7f4c
[10/19 11:35:46     66s] #       c6d281660fdfa4303d1f
[10/19 11:35:46     66s] #
[10/19 11:35:46     66s] ### Time Record (Data Preparation) is installed.
[10/19 11:35:46     66s] #RTESIG:78da9593316fc23010853bf7579c02432a15eabbc4b13dd28a0da5150256e43606220547
[10/19 11:35:46     66s] #       4a9c817f5fd30e155588c1ab3fddbdf7ee6e34decc9710114e133e6911d32d42be24620a
[10/19 11:35:46     66s] #       69428ca52f845be493f56bf4381abf7fac304d60a7abd640fc59d7d53374ad69a035ce95
[10/19 11:35:46     66s] #       76fff4cb9092974c71b2fa587e416176baabdc3f3ce50a18c4a575666f9ade8a8211443f
[10/19 11:35:46     66s] #       2523885bd7f89f7e2e117f9c338dd5cde90aa8203a94fbc3703d64be71c82e2249704d77
[10/19 11:35:46     66s] #       a35d3c47780fced93d38cf14a04ca7193b3f887755ad5dbf6eaeb2b0b94cf0302484cf7d
[10/19 11:35:46     66s] #       96afe6793e7b9b2f16b4e09b40b2426680c35347a1f0a62949e9d7a375da16ba293c6b6c
[10/19 11:35:46     66s] #       77bc462610d9da9a414a11bf69dd884971319b3e069185992c8364380c42e94505f4a00f
[10/19 11:35:46     66s] #       35d84baaf005132503cd1ebe019c8049d4
[10/19 11:35:46     66s] #
[10/19 11:35:46     66s] ### Time Record (Data Preparation) is uninstalled.
[10/19 11:35:46     66s] ### Time Record (Global Routing) is installed.
[10/19 11:35:46     66s] ### Time Record (Global Routing) is uninstalled.
[10/19 11:35:46     66s] #Total number of trivial nets (e.g. < 2 pins) = 122 (skipped).
[10/19 11:35:46     66s] #Total number of routable nets = 433.
[10/19 11:35:46     66s] #Total number of nets in the design = 555.
[10/19 11:35:46     66s] #420 routable nets do not have any wires.
[10/19 11:35:46     66s] #13 routable nets have routed wires.
[10/19 11:35:46     66s] #420 nets will be global routed.
[10/19 11:35:46     66s] #420 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/19 11:35:46     66s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/19 11:35:46     66s] ### Time Record (Data Preparation) is installed.
[10/19 11:35:46     66s] #Start routing data preparation on Thu Oct 19 11:35:46 2023
[10/19 11:35:46     66s] #
[10/19 11:35:46     66s] #Minimum voltage of a net in the design = 0.000.
[10/19 11:35:46     66s] #Maximum voltage of a net in the design = 5.500.
[10/19 11:35:46     66s] #Voltage range [0.000 - 5.500] has 553 nets.
[10/19 11:35:46     66s] #Voltage range [0.000 - 0.000] has 1 net.
[10/19 11:35:46     66s] #Voltage range [4.500 - 5.500] has 1 net.
[10/19 11:35:46     66s] #Build and mark too close pins for the same net.
[10/19 11:35:46     66s] ### Time Record (Cell Pin Access) is installed.
[10/19 11:35:46     66s] #Rebuild pin access data for design.
[10/19 11:35:46     66s] #Initial pin access analysis.
[10/19 11:35:47     66s] #Detail pin access analysis.
[10/19 11:35:47     66s] ### Time Record (Cell Pin Access) is uninstalled.
[10/19 11:35:47     66s] # MET1         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.1500
[10/19 11:35:47     66s] # MET2         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.2000
[10/19 11:35:47     66s] # MET3         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.2000
[10/19 11:35:47     66s] # MET4         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.3000
[10/19 11:35:47     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.38 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #Regenerating Ggrids automatically.
[10/19 11:35:47     66s] #Auto generating G-grids with size=20 tracks, using layer MET2's pitch = 1.4000.
[10/19 11:35:47     66s] #Using automatically generated G-grids.
[10/19 11:35:47     66s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/19 11:35:47     66s] #Done routing data preparation.
[10/19 11:35:47     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.93 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Finished routing data preparation on Thu Oct 19 11:35:47 2023
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Cpu time = 00:00:00
[10/19 11:35:47     66s] #Elapsed time = 00:00:00
[10/19 11:35:47     66s] #Increased memory = 5.64 (MB)
[10/19 11:35:47     66s] #Total memory = 1393.97 (MB)
[10/19 11:35:47     66s] #Peak memory = 1498.44 (MB)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] ### Time Record (Data Preparation) is uninstalled.
[10/19 11:35:47     66s] ### Time Record (Global Routing) is installed.
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Start global routing on Thu Oct 19 11:35:47 2023
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Start global routing initialization on Thu Oct 19 11:35:47 2023
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Number of eco nets is 5
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Start global routing data preparation on Thu Oct 19 11:35:47 2023
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] ### build_merged_routing_blockage_rect_list starts on Thu Oct 19 11:35:47 2023 with memory = 1394.02 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] #Start routing resource analysis on Thu Oct 19 11:35:47 2023
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] ### init_is_bin_blocked starts on Thu Oct 19 11:35:47 2023 with memory = 1394.04 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Oct 19 11:35:47 2023 with memory = 1394.06 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### adjust_flow_cap starts on Thu Oct 19 11:35:47 2023 with memory = 1394.14 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### adjust_flow_per_partial_route_obs starts on Thu Oct 19 11:35:47 2023 with memory = 1394.14 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### set_via_blocked starts on Thu Oct 19 11:35:47 2023 with memory = 1394.14 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### copy_flow starts on Thu Oct 19 11:35:47 2023 with memory = 1394.14 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] #Routing resource analysis is done on Thu Oct 19 11:35:47 2023
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] ### report_flow_cap starts on Thu Oct 19 11:35:47 2023 with memory = 1394.15 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #  Resource Analysis:
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/19 11:35:47     66s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/19 11:35:47     66s] #  --------------------------------------------------------------
[10/19 11:35:47     66s] #  MET1           H          16          64         152    44.74%
[10/19 11:35:47     66s] #  MET2           V         649         110         152     0.00%
[10/19 11:35:47     66s] #  MET3           H          61          19         152     0.00%
[10/19 11:35:47     66s] #  --------------------------------------------------------------
[10/19 11:35:47     66s] #  Total                    726      39.21%         456    14.91%
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #  24 nets (4.32%) with 1 preferred extra spacing.
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### analyze_m2_tracks starts on Thu Oct 19 11:35:47 2023 with memory = 1394.16 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### report_initial_resource starts on Thu Oct 19 11:35:47 2023 with memory = 1394.16 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### mark_pg_pins_accessibility starts on Thu Oct 19 11:35:47 2023 with memory = 1394.16 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### set_net_region starts on Thu Oct 19 11:35:47 2023 with memory = 1394.16 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Global routing data preparation is done on Thu Oct 19 11:35:47 2023
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.17 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] ### prepare_level starts on Thu Oct 19 11:35:47 2023 with memory = 1394.18 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### init level 1 starts on Thu Oct 19 11:35:47 2023 with memory = 1394.19 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### Level 1 hgrid = 38 X 4
[10/19 11:35:47     66s] ### prepare_level_flow starts on Thu Oct 19 11:35:47 2023 with memory = 1394.23 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Global routing initialization is done on Thu Oct 19 11:35:47 2023
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.23 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #start global routing iteration 1...
[10/19 11:35:47     66s] ### init_flow_edge starts on Thu Oct 19 11:35:47 2023 with memory = 1394.27 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### routing at level 1 (topmost level) iter 0
[10/19 11:35:47     66s] ### measure_qor starts on Thu Oct 19 11:35:47 2023 with memory = 1394.74 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### measure_congestion starts on Thu Oct 19 11:35:47 2023 with memory = 1394.74 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.75 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #start global routing iteration 2...
[10/19 11:35:47     66s] ### routing at level 1 (topmost level) iter 1
[10/19 11:35:47     66s] ### measure_qor starts on Thu Oct 19 11:35:47 2023 with memory = 1394.78 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### measure_congestion starts on Thu Oct 19 11:35:47 2023 with memory = 1394.78 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.78 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #start global routing iteration 3...
[10/19 11:35:47     66s] ### routing at level 1 (topmost level) iter 2
[10/19 11:35:47     66s] ### measure_qor starts on Thu Oct 19 11:35:47 2023 with memory = 1394.78 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### measure_congestion starts on Thu Oct 19 11:35:47 2023 with memory = 1394.78 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.78 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #start global routing iteration 4...
[10/19 11:35:47     66s] ### routing at level 1 (topmost level) iter 3
[10/19 11:35:47     66s] ### measure_qor starts on Thu Oct 19 11:35:47 2023 with memory = 1394.78 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### measure_congestion starts on Thu Oct 19 11:35:47 2023 with memory = 1394.78 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.78 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] ### route_end starts on Thu Oct 19 11:35:47 2023 with memory = 1394.79 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Total number of trivial nets (e.g. < 2 pins) = 122 (skipped).
[10/19 11:35:47     66s] #Total number of routable nets = 433.
[10/19 11:35:47     66s] #Total number of nets in the design = 555.
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #433 routable nets have routed wires.
[10/19 11:35:47     66s] #420 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/19 11:35:47     66s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Routed net constraints summary:
[10/19 11:35:47     66s] #-------------------------------------------------------------
[10/19 11:35:47     66s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[10/19 11:35:47     66s] #-------------------------------------------------------------
[10/19 11:35:47     66s] #      Default                 11          409               0  
[10/19 11:35:47     66s] #-------------------------------------------------------------
[10/19 11:35:47     66s] #        Total                 11          409               0  
[10/19 11:35:47     66s] #-------------------------------------------------------------
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Routing constraints summary of the whole design:
[10/19 11:35:47     66s] #-------------------------------------------------------------
[10/19 11:35:47     66s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[10/19 11:35:47     66s] #-------------------------------------------------------------
[10/19 11:35:47     66s] #      Default                 24          409               0  
[10/19 11:35:47     66s] #-------------------------------------------------------------
[10/19 11:35:47     66s] #        Total                 24          409               0  
[10/19 11:35:47     66s] #-------------------------------------------------------------
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] ### adjust_flow_per_partial_route_obs starts on Thu Oct 19 11:35:47 2023 with memory = 1394.80 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### cal_base_flow starts on Thu Oct 19 11:35:47 2023 with memory = 1394.80 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### init_flow_edge starts on Thu Oct 19 11:35:47 2023 with memory = 1394.80 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### cal_flow starts on Thu Oct 19 11:35:47 2023 with memory = 1394.80 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### report_overcon starts on Thu Oct 19 11:35:47 2023 with memory = 1394.82 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #                 OverCon       OverCon       OverCon       OverCon          
[10/19 11:35:47     66s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[10/19 11:35:47     66s] #     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon  Flow/Cap
[10/19 11:35:47     66s] #  ----------------------------------------------------------------------------------------
[10/19 11:35:47     66s] #  MET1          5(5.32%)      1(1.06%)      0(0.00%)      0(0.00%)   (6.38%)     0.82  
[10/19 11:35:47     66s] #  MET2          7(4.61%)      3(1.97%)      1(0.66%)      0(0.00%)   (7.24%)     0.68  
[10/19 11:35:47     66s] #  MET3         28(18.4%)      8(5.26%)      0(0.00%)      1(0.66%)   (24.3%)     0.80  
[10/19 11:35:47     66s] #  ----------------------------------------------------------------------------------------
[10/19 11:35:47     66s] #     Total     40(10.1%)     12(3.02%)      1(0.25%)      1(0.25%)   (13.6%)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[10/19 11:35:47     66s] #  Overflow after GR: 10.80% H + 2.76% V
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### cal_base_flow starts on Thu Oct 19 11:35:47 2023 with memory = 1394.83 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### init_flow_edge starts on Thu Oct 19 11:35:47 2023 with memory = 1394.83 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### cal_flow starts on Thu Oct 19 11:35:47 2023 with memory = 1394.83 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### generate_cong_map_content starts on Thu Oct 19 11:35:47 2023 with memory = 1394.84 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### Sync with Inovus CongMap starts on Thu Oct 19 11:35:47 2023 with memory = 1394.84 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #Hotspot report including placement blocked areas
[10/19 11:35:47     66s] OPERPROF: Starting HotSpotCal at level 1, MEM:1772.8M, EPOCH TIME: 1697708147.326506
[10/19 11:35:47     66s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/19 11:35:47     66s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[10/19 11:35:47     66s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/19 11:35:47     66s] [hotspot] |     MET1(H)    |              2.00 |              5.00 |   415.98    -0.03   499.18    41.58 |
[10/19 11:35:47     66s] [hotspot] |     MET2(V)    |              3.00 |              4.00 |   748.77    41.58   873.58    83.17 |
[10/19 11:35:47     66s] [hotspot] |     MET3(H)    |             10.00 |             22.00 |   332.78    -0.03   540.77   104.03 |
[10/19 11:35:47     66s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/19 11:35:47     66s] [hotspot] |      worst     |   (MET3)    10.00 |   (MET3)    22.00 |                                     |
[10/19 11:35:47     66s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/19 11:35:47     66s] [hotspot] |   all layers   |             15.00 |             28.00 |                                     |
[10/19 11:35:47     66s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/19 11:35:47     66s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 15.00, normalized total congestion hotspot area = 28.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:47     66s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 15.00/28.00 (area is in unit of 4 std-cell row bins)
[10/19 11:35:47     66s] [hotspot] max/total 15.00/28.00, big hotspot (>10) total 15.00
[10/19 11:35:47     66s] [hotspot] top 4 congestion hotspot bounding boxes and scores of all layers hotspot
[10/19 11:35:47     66s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:47     66s] [hotspot] | top |            hotspot bbox             | hotspot score |
[10/19 11:35:47     66s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:47     66s] [hotspot] |  1  |   291.18    -0.03   540.77   104.03 |       15.00   |
[10/19 11:35:47     66s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:47     66s] [hotspot] |  2  |   707.18    -0.03   873.58   104.03 |        9.00   |
[10/19 11:35:47     66s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:47     66s] [hotspot] |  3  |   124.78    -0.03   166.38   104.03 |        3.00   |
[10/19 11:35:47     66s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:47     66s] [hotspot] |  4  |    41.58    -0.03    83.17    41.58 |        1.00   |
[10/19 11:35:47     66s] [hotspot] +-----+-------------------------------------+---------------+
[10/19 11:35:47     66s] Top 4 hotspots total area: 28.00
[10/19 11:35:47     66s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1772.8M, EPOCH TIME: 1697708147.327464
[10/19 11:35:47     66s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### update starts on Thu Oct 19 11:35:47 2023 with memory = 1394.84 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #Complete Global Routing.
[10/19 11:35:47     66s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:35:47     66s] #Total wire length = 59120 um.
[10/19 11:35:47     66s] #Total half perimeter of net bounding box = 50740 um.
[10/19 11:35:47     66s] #Total wire length on LAYER MET1 = 6557 um.
[10/19 11:35:47     66s] #Total wire length on LAYER MET2 = 18291 um.
[10/19 11:35:47     66s] #Total wire length on LAYER MET3 = 34271 um.
[10/19 11:35:47     66s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:35:47     66s] #Total number of vias = 2878
[10/19 11:35:47     66s] #Total number of multi-cut vias = 254 (  8.8%)
[10/19 11:35:47     66s] #Total number of single cut vias = 2624 ( 91.2%)
[10/19 11:35:47     66s] #Up-Via Summary (total 2878):
[10/19 11:35:47     66s] #                   single-cut          multi-cut      Total
[10/19 11:35:47     66s] #-----------------------------------------------------------
[10/19 11:35:47     66s] # MET1            1643 ( 95.0%)        86 (  5.0%)       1729
[10/19 11:35:47     66s] # MET2             981 ( 85.4%)       168 ( 14.6%)       1149
[10/19 11:35:47     66s] #-----------------------------------------------------------
[10/19 11:35:47     66s] #                 2624 ( 91.2%)       254 (  8.8%)       2878 
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### report_overcon starts on Thu Oct 19 11:35:47 2023 with memory = 1395.27 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### report_overcon starts on Thu Oct 19 11:35:47 2023 with memory = 1395.27 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #Max overcon = 7 tracks.
[10/19 11:35:47     66s] #Total overcon = 14.32%.
[10/19 11:35:47     66s] #Worst layer Gcell overcon rate = 24.34%.
[10/19 11:35:47     66s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### global_route design signature (19): route=14025708 net_attr=411651827
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Global routing statistics:
[10/19 11:35:47     66s] #Cpu time = 00:00:00
[10/19 11:35:47     66s] #Elapsed time = 00:00:00
[10/19 11:35:47     66s] #Increased memory = 0.89 (MB)
[10/19 11:35:47     66s] #Total memory = 1394.86 (MB)
[10/19 11:35:47     66s] #Peak memory = 1498.44 (MB)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Finished global routing on Thu Oct 19 11:35:47 2023
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] ### Time Record (Global Routing) is uninstalled.
[10/19 11:35:47     66s] ### Time Record (Data Preparation) is installed.
[10/19 11:35:47     66s] ### Time Record (Data Preparation) is uninstalled.
[10/19 11:35:47     66s] ### track-assign external-init starts on Thu Oct 19 11:35:47 2023 with memory = 1394.87 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### Time Record (Track Assignment) is installed.
[10/19 11:35:47     66s] ### Time Record (Track Assignment) is uninstalled.
[10/19 11:35:47     66s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.87 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### track-assign engine-init starts on Thu Oct 19 11:35:47 2023 with memory = 1394.88 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] ### Time Record (Track Assignment) is installed.
[10/19 11:35:47     66s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### track-assign core-engine starts on Thu Oct 19 11:35:47 2023 with memory = 1394.92 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #Start Track Assignment.
[10/19 11:35:47     66s] #Done with 734 horizontal wires in 1 hboxes and 585 vertical wires in 2 hboxes.
[10/19 11:35:47     66s] #Done with 251 horizontal wires in 1 hboxes and 142 vertical wires in 2 hboxes.
[10/19 11:35:47     66s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Track assignment summary:
[10/19 11:35:47     66s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/19 11:35:47     66s] #------------------------------------------------------------------------
[10/19 11:35:47     66s] # MET1        6421.30 	  5.32%  	  0.00% 	  0.00%
[10/19 11:35:47     66s] # MET2       16542.78 	  0.18%  	  0.00% 	  0.00%
[10/19 11:35:47     66s] # MET3       30513.93 	  0.54%  	  0.00% 	  0.10%
[10/19 11:35:47     66s] #------------------------------------------------------------------------
[10/19 11:35:47     66s] # All       53478.00  	  1.00% 	  0.00% 	  0.10%
[10/19 11:35:47     66s] #Complete Track Assignment.
[10/19 11:35:47     66s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:35:47     66s] #Total wire length = 58358 um.
[10/19 11:35:47     66s] #Total half perimeter of net bounding box = 50740 um.
[10/19 11:35:47     66s] #Total wire length on LAYER MET1 = 6419 um.
[10/19 11:35:47     66s] #Total wire length on LAYER MET2 = 17797 um.
[10/19 11:35:47     66s] #Total wire length on LAYER MET3 = 34142 um.
[10/19 11:35:47     66s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:35:47     66s] #Total number of vias = 2878
[10/19 11:35:47     66s] #Total number of multi-cut vias = 254 (  8.8%)
[10/19 11:35:47     66s] #Total number of single cut vias = 2624 ( 91.2%)
[10/19 11:35:47     66s] #Up-Via Summary (total 2878):
[10/19 11:35:47     66s] #                   single-cut          multi-cut      Total
[10/19 11:35:47     66s] #-----------------------------------------------------------
[10/19 11:35:47     66s] # MET1            1643 ( 95.0%)        86 (  5.0%)       1729
[10/19 11:35:47     66s] # MET2             981 ( 85.4%)       168 ( 14.6%)       1149
[10/19 11:35:47     66s] #-----------------------------------------------------------
[10/19 11:35:47     66s] #                 2624 ( 91.2%)       254 (  8.8%)       2878 
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] ### track_assign design signature (22): route=155846947
[10/19 11:35:47     66s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[10/19 11:35:47     66s] ### Time Record (Track Assignment) is uninstalled.
[10/19 11:35:47     66s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.21 (MB), peak = 1498.44 (MB)
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #number of short segments in preferred routing layers
[10/19 11:35:47     66s] #	MET1      MET2      MET3      Total 
[10/19 11:35:47     66s] #	26        457       393       876       
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/19 11:35:47     66s] #Cpu time = 00:00:01
[10/19 11:35:47     66s] #Elapsed time = 00:00:01
[10/19 11:35:47     66s] #Increased memory = 6.96 (MB)
[10/19 11:35:47     66s] #Total memory = 1395.21 (MB)
[10/19 11:35:47     66s] #Peak memory = 1498.44 (MB)
[10/19 11:35:47     66s] ### Time Record (Detail Routing) is installed.
[10/19 11:35:47     66s] ### drc_pitch = 3700 (  3.7000 um) drc_range = 2250 (  2.2500 um) route_pitch = 3400 (  3.4000 um) patch_pitch = 22900 ( 22.9000 um) top_route_layer = 3 top_pin_layer = 3
[10/19 11:35:47     66s] #
[10/19 11:35:47     66s] #Start Detail Routing..
[10/19 11:35:47     66s] #start initial detail routing ...
[10/19 11:35:47     66s] ### Design has 0 dirty nets, 634 dirty-areas)
[10/19 11:35:50     69s] #   number of violations = 72
[10/19 11:35:50     69s] #
[10/19 11:35:50     69s] #    By Layer and Type :
[10/19 11:35:50     69s] #	         MetSpc    Short     Loop   Totals
[10/19 11:35:50     69s] #	MET1          0        0        0        0
[10/19 11:35:50     69s] #	MET2          4       50        1       55
[10/19 11:35:50     69s] #	MET3          0       17        0       17
[10/19 11:35:50     69s] #	Totals        4       67        1       72
[10/19 11:35:50     69s] #251 out of 419 instances (59.9%) need to be verified(marked ipoed), dirty area = 28.3%.
[10/19 11:35:50     70s] ### Routing stats: routing = 100.00% dirty-area = 92.11%
[10/19 11:35:50     70s] #   number of violations = 73
[10/19 11:35:50     70s] #
[10/19 11:35:50     70s] #    By Layer and Type :
[10/19 11:35:50     70s] #	         MetSpc    Short     Loop   Totals
[10/19 11:35:50     70s] #	MET1          0        0        0        0
[10/19 11:35:50     70s] #	MET2          4       51        1       56
[10/19 11:35:50     70s] #	MET3          0       17        0       17
[10/19 11:35:50     70s] #	Totals        4       68        1       73
[10/19 11:35:50     70s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1406.79 (MB), peak = 1498.44 (MB)
[10/19 11:35:50     70s] #start 1st optimization iteration ...
[10/19 11:35:52     72s] ### Routing stats: routing = 100.00% dirty-area = 92.11%
[10/19 11:35:52     72s] #   number of violations = 28
[10/19 11:35:52     72s] #
[10/19 11:35:52     72s] #    By Layer and Type :
[10/19 11:35:52     72s] #	         MetSpc    Short     Loop   Totals
[10/19 11:35:52     72s] #	MET1          0        0        0        0
[10/19 11:35:52     72s] #	MET2          1       21        2       24
[10/19 11:35:52     72s] #	MET3          0        4        0        4
[10/19 11:35:52     72s] #	Totals        1       25        2       28
[10/19 11:35:52     72s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1406.82 (MB), peak = 1498.44 (MB)
[10/19 11:35:52     72s] #start 2nd optimization iteration ...
[10/19 11:35:53     73s] ### Routing stats: routing = 100.00% dirty-area = 92.11%
[10/19 11:35:53     73s] #   number of violations = 27
[10/19 11:35:53     73s] #
[10/19 11:35:53     73s] #    By Layer and Type :
[10/19 11:35:53     73s] #	         MetSpc    Short     Loop   Totals
[10/19 11:35:53     73s] #	MET1          0        0        0        0
[10/19 11:35:53     73s] #	MET2          9       15        2       26
[10/19 11:35:53     73s] #	MET3          0        1        0        1
[10/19 11:35:53     73s] #	Totals        9       16        2       27
[10/19 11:35:53     73s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1407.04 (MB), peak = 1498.44 (MB)
[10/19 11:35:53     73s] #start 3rd optimization iteration ...
[10/19 11:35:54     74s] ### Routing stats: routing = 100.00% dirty-area = 92.11%
[10/19 11:35:54     74s] #   number of violations = 0
[10/19 11:35:54     74s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1406.89 (MB), peak = 1498.44 (MB)
[10/19 11:35:54     74s] #Complete Detail Routing.
[10/19 11:35:54     74s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:35:54     74s] #Total wire length = 60008 um.
[10/19 11:35:54     74s] #Total half perimeter of net bounding box = 50740 um.
[10/19 11:35:54     74s] #Total wire length on LAYER MET1 = 6817 um.
[10/19 11:35:54     74s] #Total wire length on LAYER MET2 = 20927 um.
[10/19 11:35:54     74s] #Total wire length on LAYER MET3 = 32264 um.
[10/19 11:35:54     74s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:35:54     74s] #Total number of vias = 3430
[10/19 11:35:54     74s] #Total number of multi-cut vias = 999 ( 29.1%)
[10/19 11:35:54     74s] #Total number of single cut vias = 2431 ( 70.9%)
[10/19 11:35:54     74s] #Up-Via Summary (total 3430):
[10/19 11:35:54     74s] #                   single-cut          multi-cut      Total
[10/19 11:35:54     74s] #-----------------------------------------------------------
[10/19 11:35:54     74s] # MET1            1371 ( 76.8%)       414 ( 23.2%)       1785
[10/19 11:35:54     74s] # MET2            1060 ( 64.4%)       585 ( 35.6%)       1645
[10/19 11:35:54     74s] #-----------------------------------------------------------
[10/19 11:35:54     74s] #                 2431 ( 70.9%)       999 ( 29.1%)       3430 
[10/19 11:35:54     74s] #
[10/19 11:35:54     74s] #Total number of DRC violations = 0
[10/19 11:35:54     74s] ### Time Record (Detail Routing) is uninstalled.
[10/19 11:35:54     74s] #Cpu time = 00:00:07
[10/19 11:35:54     74s] #Elapsed time = 00:00:07
[10/19 11:35:54     74s] #Increased memory = 11.68 (MB)
[10/19 11:35:54     74s] #Total memory = 1406.89 (MB)
[10/19 11:35:54     74s] #Peak memory = 1498.44 (MB)
[10/19 11:35:54     74s] ### Time Record (Antenna Fixing) is installed.
[10/19 11:35:54     74s] #
[10/19 11:35:54     74s] #start routing for process antenna violation fix ...
[10/19 11:35:54     74s] ### drc_pitch = 3700 (  3.7000 um) drc_range = 2250 (  2.2500 um) route_pitch = 3400 (  3.4000 um) patch_pitch = 22900 ( 22.9000 um) top_route_layer = 3 top_pin_layer = 3
[10/19 11:35:55     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.93 (MB), peak = 1498.44 (MB)
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:35:55     74s] #Total wire length = 60008 um.
[10/19 11:35:55     74s] #Total half perimeter of net bounding box = 50740 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET1 = 6817 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET2 = 20927 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET3 = 32264 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:35:55     74s] #Total number of vias = 3430
[10/19 11:35:55     74s] #Total number of multi-cut vias = 999 ( 29.1%)
[10/19 11:35:55     74s] #Total number of single cut vias = 2431 ( 70.9%)
[10/19 11:35:55     74s] #Up-Via Summary (total 3430):
[10/19 11:35:55     74s] #                   single-cut          multi-cut      Total
[10/19 11:35:55     74s] #-----------------------------------------------------------
[10/19 11:35:55     74s] # MET1            1371 ( 76.8%)       414 ( 23.2%)       1785
[10/19 11:35:55     74s] # MET2            1060 ( 64.4%)       585 ( 35.6%)       1645
[10/19 11:35:55     74s] #-----------------------------------------------------------
[10/19 11:35:55     74s] #                 2431 ( 70.9%)       999 ( 29.1%)       3430 
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #Total number of DRC violations = 0
[10/19 11:35:55     74s] #Total number of process antenna violations = 0
[10/19 11:35:55     74s] #Total number of net violated process antenna rule = 0
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:35:55     74s] #Total wire length = 60008 um.
[10/19 11:35:55     74s] #Total half perimeter of net bounding box = 50740 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET1 = 6817 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET2 = 20927 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET3 = 32264 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:35:55     74s] #Total number of vias = 3430
[10/19 11:35:55     74s] #Total number of multi-cut vias = 999 ( 29.1%)
[10/19 11:35:55     74s] #Total number of single cut vias = 2431 ( 70.9%)
[10/19 11:35:55     74s] #Up-Via Summary (total 3430):
[10/19 11:35:55     74s] #                   single-cut          multi-cut      Total
[10/19 11:35:55     74s] #-----------------------------------------------------------
[10/19 11:35:55     74s] # MET1            1371 ( 76.8%)       414 ( 23.2%)       1785
[10/19 11:35:55     74s] # MET2            1060 ( 64.4%)       585 ( 35.6%)       1645
[10/19 11:35:55     74s] #-----------------------------------------------------------
[10/19 11:35:55     74s] #                 2431 ( 70.9%)       999 ( 29.1%)       3430 
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #Total number of DRC violations = 0
[10/19 11:35:55     74s] #Total number of process antenna violations = 0
[10/19 11:35:55     74s] #Total number of net violated process antenna rule = 0
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] ### Time Record (Antenna Fixing) is uninstalled.
[10/19 11:35:55     74s] #detailRoute Statistics:
[10/19 11:35:55     74s] #Cpu time = 00:00:08
[10/19 11:35:55     74s] #Elapsed time = 00:00:08
[10/19 11:35:55     74s] #Increased memory = 11.74 (MB)
[10/19 11:35:55     74s] #Total memory = 1406.95 (MB)
[10/19 11:35:55     74s] #Peak memory = 1498.44 (MB)
[10/19 11:35:55     74s] ### global_detail_route design signature (39): route=687480904 flt_obj=0 vio=1905142130 shield_wire=1
[10/19 11:35:55     74s] ### Time Record (DB Export) is installed.
[10/19 11:35:55     74s] ### export design design signature (40): route=687480904 fixed_route=171400282 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1678953422 dirty_area=0 del_dirty_area=0 cell=359584806 placement=383192266 pin_access=1921495284 inst_pattern=1
[10/19 11:35:55     74s] #	no debugging net set
[10/19 11:35:55     74s] ### Time Record (DB Export) is uninstalled.
[10/19 11:35:55     74s] ### Time Record (Post Callback) is installed.
[10/19 11:35:55     74s] ### Time Record (Post Callback) is uninstalled.
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #globalDetailRoute statistics:
[10/19 11:35:55     74s] #Cpu time = 00:00:08
[10/19 11:35:55     74s] #Elapsed time = 00:00:08
[10/19 11:35:55     74s] #Increased memory = 15.44 (MB)
[10/19 11:35:55     74s] #Total memory = 1404.94 (MB)
[10/19 11:35:55     74s] #Peak memory = 1498.44 (MB)
[10/19 11:35:55     74s] #Number of warnings = 1
[10/19 11:35:55     74s] #Total number of warnings = 14
[10/19 11:35:55     74s] #Number of fails = 0
[10/19 11:35:55     74s] #Total number of fails = 0
[10/19 11:35:55     74s] #Complete globalDetailRoute on Thu Oct 19 11:35:55 2023
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] ### import design signature (41): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1921495284 inst_pattern=1
[10/19 11:35:55     74s] ### Time Record (globalDetailRoute) is uninstalled.
[10/19 11:35:55     74s] % End globalDetailRoute (date=10/19 11:35:55, total cpu=0:00:08.2, real=0:00:09.0, peak res=1404.9M, current mem=1404.9M)
[10/19 11:35:55     74s] #Default setup view is reset to av_wc.
[10/19 11:35:55     74s] % Begin detailRoute (date=10/19 11:35:55, mem=1405.0M)
[10/19 11:35:55     74s] 
[10/19 11:35:55     74s] detailRoute
[10/19 11:35:55     74s] 
[10/19 11:35:55     74s] #Start detailRoute on Thu Oct 19 11:35:55 2023
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] ### Time Record (detailRoute) is installed.
[10/19 11:35:55     74s] ### Time Record (Pre Callback) is installed.
[10/19 11:35:55     74s] Saved RC grid cleaned up.
[10/19 11:35:55     74s] ### Time Record (Pre Callback) is uninstalled.
[10/19 11:35:55     74s] ### Time Record (DB Import) is installed.
[10/19 11:35:55     74s] ### Time Record (Timing Data Generation) is installed.
[10/19 11:35:55     74s] ### Time Record (Timing Data Generation) is uninstalled.
[10/19 11:35:55     74s] ### Net info: total nets: 555
[10/19 11:35:55     74s] ### Net info: dirty nets: 0
[10/19 11:35:55     74s] ### Net info: marked as disconnected nets: 0
[10/19 11:35:55     74s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/19 11:35:55     74s] #num needed restored net=0
[10/19 11:35:55     74s] #need_extraction net=0 (total=555)
[10/19 11:35:55     74s] ### Net info: fully routed nets: 433
[10/19 11:35:55     74s] ### Net info: trivial (< 2 pins) nets: 122
[10/19 11:35:55     74s] ### Net info: unrouted nets: 0
[10/19 11:35:55     74s] ### Net info: re-extraction nets: 0
[10/19 11:35:55     74s] ### Net info: ignored nets: 0
[10/19 11:35:55     74s] ### Net info: skip routing nets: 0
[10/19 11:35:55     74s] ### import design signature (42): route=2138707595 fixed_route=171400282 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1704009903 dirty_area=0 del_dirty_area=0 cell=359584806 placement=383192266 pin_access=1921495284 inst_pattern=1
[10/19 11:35:55     74s] ### Time Record (DB Import) is uninstalled.
[10/19 11:35:55     74s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[10/19 11:35:55     74s] #RTESIG:78da9593316fc23010853bf7579c0c432a15eabbc4b13dd28a0da5150256e43606220547
[10/19 11:35:55     74s] #       4a9c817fdfd00e155588c1ab3fbd77ef9d3d1a6fe64b6084d3584c1ac4648b902d89b846
[10/19 11:35:55     74s] #       9a10e7c90be116c564fdca1e47e3f78f152631ec4cd958883eabaa7c86b6b13534d6fbc2
[10/19 11:35:55     74s] #       ed9f7e19d2ea92c94fce1c8b2fc8edceb4a5ff8727420387a870deee6dddab283901fb91
[10/19 11:35:55     74s] #       641035beee6efab958fe71ded6ced4a72ba0067628f687613de49d71282e2229f0757b63
[10/19 11:35:55     74s] #       5c3c57780f2ef83db84835a04aa6293f1f887665657cffdc42a7e170a9146148caaef759
[10/19 11:35:55     74s] #       b69a67d9ec6dbe58d0426c02cd4a95020e6f1da5c69bb6a454f73c1a6f5c6eeabc63ad6b
[10/19 11:35:55     74s] #       8fd7c81898ab9c1da2882b7951791f83c8c30cc5b7cc4f98a6100f7741a8e2b09f12c042
[10/19 11:35:55     74s] #       5e5def611d1dfee4740e77d5ece11b80215498
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] ### Time Record (Data Preparation) is installed.
[10/19 11:35:55     74s] #Start routing data preparation on Thu Oct 19 11:35:55 2023
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #Minimum voltage of a net in the design = 0.000.
[10/19 11:35:55     74s] #Maximum voltage of a net in the design = 5.500.
[10/19 11:35:55     74s] #Voltage range [0.000 - 5.500] has 553 nets.
[10/19 11:35:55     74s] #Voltage range [0.000 - 0.000] has 1 net.
[10/19 11:35:55     74s] #Voltage range [4.500 - 5.500] has 1 net.
[10/19 11:35:55     74s] #Build and mark too close pins for the same net.
[10/19 11:35:55     74s] ### Time Record (Cell Pin Access) is installed.
[10/19 11:35:55     74s] #Initial pin access analysis.
[10/19 11:35:55     74s] #Detail pin access analysis.
[10/19 11:35:55     74s] ### Time Record (Cell Pin Access) is uninstalled.
[10/19 11:35:55     74s] # MET1         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.1500
[10/19 11:35:55     74s] # MET2         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.2000
[10/19 11:35:55     74s] # MET3         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.2000
[10/19 11:35:55     74s] # MET4         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.3000
[10/19 11:35:55     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.22 (MB), peak = 1498.44 (MB)
[10/19 11:35:55     74s] #Regenerating Ggrids automatically.
[10/19 11:35:55     74s] #Auto generating G-grids with size=20 tracks, using layer MET2's pitch = 1.4000.
[10/19 11:35:55     74s] #Using automatically generated G-grids.
[10/19 11:35:55     74s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/19 11:35:55     74s] #Done routing data preparation.
[10/19 11:35:55     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1410.74 (MB), peak = 1498.44 (MB)
[10/19 11:35:55     74s] ### Time Record (Data Preparation) is uninstalled.
[10/19 11:35:55     74s] ### Time Record (Detail Routing) is installed.
[10/19 11:35:55     74s] ### drc_pitch = 3700 (  3.7000 um) drc_range = 2250 (  2.2500 um) route_pitch = 3400 (  3.4000 um) patch_pitch = 22900 ( 22.9000 um) top_route_layer = 3 top_pin_layer = 3
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #Start Detail Routing..
[10/19 11:35:55     74s] #start initial detail routing ...
[10/19 11:35:55     74s] ### Design has 0 dirty nets, has valid drcs
[10/19 11:35:55     74s] ### Routing stats:
[10/19 11:35:55     74s] #   number of violations = 0
[10/19 11:35:55     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1410.74 (MB), peak = 1498.44 (MB)
[10/19 11:35:55     74s] #Complete Detail Routing.
[10/19 11:35:55     74s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:35:55     74s] #Total wire length = 60008 um.
[10/19 11:35:55     74s] #Total half perimeter of net bounding box = 50740 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET1 = 6817 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET2 = 20927 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET3 = 32264 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:35:55     74s] #Total number of vias = 3430
[10/19 11:35:55     74s] #Total number of multi-cut vias = 999 ( 29.1%)
[10/19 11:35:55     74s] #Total number of single cut vias = 2431 ( 70.9%)
[10/19 11:35:55     74s] #Up-Via Summary (total 3430):
[10/19 11:35:55     74s] #                   single-cut          multi-cut      Total
[10/19 11:35:55     74s] #-----------------------------------------------------------
[10/19 11:35:55     74s] # MET1            1371 ( 76.8%)       414 ( 23.2%)       1785
[10/19 11:35:55     74s] # MET2            1060 ( 64.4%)       585 ( 35.6%)       1645
[10/19 11:35:55     74s] #-----------------------------------------------------------
[10/19 11:35:55     74s] #                 2431 ( 70.9%)       999 ( 29.1%)       3430 
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #Total number of DRC violations = 0
[10/19 11:35:55     74s] ### Time Record (Detail Routing) is uninstalled.
[10/19 11:35:55     74s] #Cpu time = 00:00:00
[10/19 11:35:55     74s] #Elapsed time = 00:00:00
[10/19 11:35:55     74s] #Increased memory = 5.29 (MB)
[10/19 11:35:55     74s] #Total memory = 1410.74 (MB)
[10/19 11:35:55     74s] #Peak memory = 1498.44 (MB)
[10/19 11:35:55     74s] ### Time Record (Antenna Fixing) is installed.
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #start routing for process antenna violation fix ...
[10/19 11:35:55     74s] ### drc_pitch = 3700 (  3.7000 um) drc_range = 2250 (  2.2500 um) route_pitch = 3400 (  3.4000 um) patch_pitch = 22900 ( 22.9000 um) top_route_layer = 3 top_pin_layer = 3
[10/19 11:35:55     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1410.66 (MB), peak = 1498.44 (MB)
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:35:55     74s] #Total wire length = 60008 um.
[10/19 11:35:55     74s] #Total half perimeter of net bounding box = 50740 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET1 = 6817 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET2 = 20927 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET3 = 32264 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:35:55     74s] #Total number of vias = 3430
[10/19 11:35:55     74s] #Total number of multi-cut vias = 999 ( 29.1%)
[10/19 11:35:55     74s] #Total number of single cut vias = 2431 ( 70.9%)
[10/19 11:35:55     74s] #Up-Via Summary (total 3430):
[10/19 11:35:55     74s] #                   single-cut          multi-cut      Total
[10/19 11:35:55     74s] #-----------------------------------------------------------
[10/19 11:35:55     74s] # MET1            1371 ( 76.8%)       414 ( 23.2%)       1785
[10/19 11:35:55     74s] # MET2            1060 ( 64.4%)       585 ( 35.6%)       1645
[10/19 11:35:55     74s] #-----------------------------------------------------------
[10/19 11:35:55     74s] #                 2431 ( 70.9%)       999 ( 29.1%)       3430 
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #Total number of DRC violations = 0
[10/19 11:35:55     74s] #Total number of process antenna violations = 0
[10/19 11:35:55     74s] #Total number of net violated process antenna rule = 0
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:35:55     74s] #Total wire length = 60008 um.
[10/19 11:35:55     74s] #Total half perimeter of net bounding box = 50740 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET1 = 6817 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET2 = 20927 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET3 = 32264 um.
[10/19 11:35:55     74s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:35:55     74s] #Total number of vias = 3430
[10/19 11:35:55     74s] #Total number of multi-cut vias = 999 ( 29.1%)
[10/19 11:35:55     74s] #Total number of single cut vias = 2431 ( 70.9%)
[10/19 11:35:55     74s] #Up-Via Summary (total 3430):
[10/19 11:35:55     74s] #                   single-cut          multi-cut      Total
[10/19 11:35:55     74s] #-----------------------------------------------------------
[10/19 11:35:55     74s] # MET1            1371 ( 76.8%)       414 ( 23.2%)       1785
[10/19 11:35:55     74s] # MET2            1060 ( 64.4%)       585 ( 35.6%)       1645
[10/19 11:35:55     74s] #-----------------------------------------------------------
[10/19 11:35:55     74s] #                 2431 ( 70.9%)       999 ( 29.1%)       3430 
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #Total number of DRC violations = 0
[10/19 11:35:55     74s] #Total number of process antenna violations = 0
[10/19 11:35:55     74s] #Total number of net violated process antenna rule = 0
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] ### Time Record (Antenna Fixing) is uninstalled.
[10/19 11:35:55     74s] ### detail_route design signature (50): route=178148171 flt_obj=0 vio=1905142130 shield_wire=1
[10/19 11:35:55     74s] ### Time Record (DB Export) is installed.
[10/19 11:35:55     74s] ### export design design signature (51): route=178148171 fixed_route=171400282 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2100832074 dirty_area=0 del_dirty_area=0 cell=359584806 placement=383192266 pin_access=1921495284 inst_pattern=1
[10/19 11:35:55     74s] #	no debugging net set
[10/19 11:35:55     74s] ### Time Record (DB Export) is uninstalled.
[10/19 11:35:55     74s] ### Time Record (Post Callback) is installed.
[10/19 11:35:55     74s] ### Time Record (Post Callback) is uninstalled.
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] #detailRoute statistics:
[10/19 11:35:55     74s] #Cpu time = 00:00:00
[10/19 11:35:55     74s] #Elapsed time = 00:00:00
[10/19 11:35:55     74s] #Increased memory = 3.69 (MB)
[10/19 11:35:55     74s] #Total memory = 1408.64 (MB)
[10/19 11:35:55     74s] #Peak memory = 1498.44 (MB)
[10/19 11:35:55     74s] #Number of warnings = 0
[10/19 11:35:55     74s] #Total number of warnings = 14
[10/19 11:35:55     74s] #Number of fails = 0
[10/19 11:35:55     74s] #Total number of fails = 0
[10/19 11:35:55     74s] #Complete detailRoute on Thu Oct 19 11:35:55 2023
[10/19 11:35:55     74s] #
[10/19 11:35:55     74s] ### import design signature (52): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1921495284 inst_pattern=1
[10/19 11:35:55     74s] ### Time Record (detailRoute) is uninstalled.
[10/19 11:35:55     74s] % End detailRoute (date=10/19 11:35:55, total cpu=0:00:00.3, real=0:00:00.0, peak res=1408.8M, current mem=1408.8M)
[10/19 11:35:55     74s] #Default setup view is reset to av_wc.
[10/19 11:35:55     74s] AAE_INFO: Post Route call back at the end of routeDesign
[10/19 11:35:55     74s] #routeDesign: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1408.77 (MB), peak = 1498.44 (MB)
[10/19 11:35:55     74s] *** Message Summary: 0 warning(s), 0 error(s)
[10/19 11:35:55     74s] 
[10/19 11:35:55     74s] ### Time Record (routeDesign) is uninstalled.
[10/19 11:35:55     74s] ### 
[10/19 11:35:55     74s] ###   Scalability Statistics
[10/19 11:35:55     74s] ### 
[10/19 11:35:55     74s] ### --------------------------------+----------------+----------------+----------------+
[10/19 11:35:55     74s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[10/19 11:35:55     74s] ### --------------------------------+----------------+----------------+----------------+
[10/19 11:35:55     74s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:55     74s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:55     74s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:55     74s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:55     74s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:55     74s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:55     74s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:55     74s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:55     74s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:55     74s] ###   Detail Routing                |        00:00:07|        00:00:07|             1.0|
[10/19 11:35:55     74s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[10/19 11:35:55     74s] ###   Entire Command                |        00:00:09|        00:00:09|             1.0|
[10/19 11:35:55     74s] ### --------------------------------+----------------+----------------+----------------+
[10/19 11:35:55     74s] ### 
[10/19 11:35:55     74s] #% End routeDesign (date=10/19 11:35:55, total cpu=0:00:08.6, real=0:00:09.0, peak res=1408.8M, current mem=1408.8M)
[10/19 11:35:55     74s] <CMD> setDelayCalMode -SIAware false
[10/19 11:35:55     74s] <CMD> optDesign -postRoute -setup -hold -outDir ../reports/par/timingReports/opt_design/
[10/19 11:35:55     74s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1408.8M, totSessionCpu=0:01:15 **
[10/19 11:35:55     74s] *** optDesign #3 [begin] : totSession cpu/real = 0:01:14.8/0:01:16.9 (1.0), mem = 1780.6M
[10/19 11:35:55     74s] Info: 1 threads available for lower-level modules during optimization.
[10/19 11:35:55     74s] GigaOpt running with 1 threads.
[10/19 11:35:55     74s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:14.8/0:01:16.9 (1.0), mem = 1780.6M
[10/19 11:35:55     74s] **INFO: User settings:
[10/19 11:35:55     74s] setNanoRouteMode -drouteAutoStop                                false
[10/19 11:35:55     74s] setNanoRouteMode -droutePostRouteSpreadWire                     false
[10/19 11:35:55     74s] setNanoRouteMode -drouteStartIteration                          0
[10/19 11:35:55     74s] setNanoRouteMode -drouteUseMinSpacingForBlockage                false
[10/19 11:35:55     74s] setNanoRouteMode -drouteUseMultiCutViaEffort                    high
[10/19 11:35:55     74s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/19 11:35:55     74s] setNanoRouteMode -grouteExpTdStdDelay                           184.6
[10/19 11:35:55     74s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/19 11:35:55     74s] setNanoRouteMode -routeAntennaCellName                          ANTENNACELL2L5V
[10/19 11:35:55     74s] setNanoRouteMode -routeBottomRoutingLayer                       1
[10/19 11:35:55     74s] setNanoRouteMode -routeInsertAntennaDiode                       true
[10/19 11:35:55     74s] setNanoRouteMode -routeTopRoutingLayer                          3
[10/19 11:35:55     74s] setNanoRouteMode -routeWithSiDriven                             true
[10/19 11:35:55     74s] setNanoRouteMode -routeWithTimingDriven                         false
[10/19 11:35:55     74s] setNanoRouteMode -timingEngine                                  {}
[10/19 11:35:55     74s] setDesignMode -process                                          250
[10/19 11:35:55     74s] setExtractRCMode -coupling_c_th                                 3
[10/19 11:35:55     74s] setExtractRCMode -engine                                        preRoute
[10/19 11:35:55     74s] setExtractRCMode -relative_c_th                                 0.03
[10/19 11:35:55     74s] setExtractRCMode -total_c_th                                    5
[10/19 11:35:55     74s] setUsefulSkewMode -ecoRoute                                     false
[10/19 11:35:55     74s] setDelayCalMode -enable_high_fanout                             true
[10/19 11:35:55     74s] setDelayCalMode -engine                                         aae
[10/19 11:35:55     74s] setDelayCalMode -ignoreNetLoad                                  false
[10/19 11:35:55     74s] setDelayCalMode -SIAware                                        false
[10/19 11:35:55     74s] setDelayCalMode -socv_accuracy_mode                             low
[10/19 11:35:55     74s] setOptMode -activeHoldViews                                     { av_bc }
[10/19 11:35:55     74s] setOptMode -activeSetupViews                                    { av_wc }
[10/19 11:35:55     74s] setOptMode -autoHoldViews                                       { av_bc}
[10/19 11:35:55     74s] setOptMode -autoSetupViews                                      { av_wc}
[10/19 11:35:55     74s] setOptMode -autoTDGRSetupViews                                  { av_wc}
[10/19 11:35:55     74s] setOptMode -autoViewHoldTargetSlack                             0
[10/19 11:35:55     74s] setOptMode -checkRoutingCongestion                              true
[10/19 11:35:55     74s] setOptMode -clkGateAware                                        false
[10/19 11:35:55     74s] setOptMode -drcMargin                                           0
[10/19 11:35:55     74s] setOptMode -effort                                              high
[10/19 11:35:55     74s] setOptMode -fixDrc                                              true
[10/19 11:35:55     74s] setOptMode -fixFanoutLoad                                       true
[10/19 11:35:55     74s] setOptMode -optimizeFF                                          true
[10/19 11:35:55     74s] setOptMode -preserveAllSequential                               false
[10/19 11:35:55     74s] setOptMode -setupTargetSlack                                    0
[10/19 11:35:55     74s] setOptMode -timeDesignCompressReports                           false
[10/19 11:35:55     74s] setOptMode -usefulSkew                                          true
[10/19 11:35:55     74s] setOptMode -usefulSkewCCOpt                                     extreme
[10/19 11:35:55     74s] setSIMode -separate_delta_delay_on_data                         true
[10/19 11:35:55     74s] setPlaceMode -place_detail_preroute_as_obs                      {}
[10/19 11:35:55     74s] setPlaceMode -place_global_clock_gate_aware                     true
[10/19 11:35:55     74s] setPlaceMode -place_global_cong_effort                          high
[10/19 11:35:55     74s] setPlaceMode -place_global_place_io_pins                        false
[10/19 11:35:55     74s] setAnalysisMode -analysisType                                   onChipVariation
[10/19 11:35:55     74s] setAnalysisMode -checkType                                      setup
[10/19 11:35:55     74s] setAnalysisMode -clkSrcPath                                     true
[10/19 11:35:55     74s] setAnalysisMode -clockPropagation                               sdcControl
[10/19 11:35:55     74s] setAnalysisMode -cppr                                           both
[10/19 11:35:55     74s] setAnalysisMode -usefulSkew                                     true
[10/19 11:35:55     74s] 
[10/19 11:35:55     74s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/19 11:35:55     74s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/19 11:35:55     74s] 
[10/19 11:35:55     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:55     74s] Summary for sequential cells identification: 
[10/19 11:35:55     74s]   Identified SBFF number: 64
[10/19 11:35:55     74s]   Identified MBFF number: 0
[10/19 11:35:55     74s]   Identified SB Latch number: 0
[10/19 11:35:55     74s]   Identified MB Latch number: 0
[10/19 11:35:55     74s]   Not identified SBFF number: 0
[10/19 11:35:55     74s]   Not identified MBFF number: 0
[10/19 11:35:55     74s]   Not identified SB Latch number: 0
[10/19 11:35:55     74s]   Not identified MB Latch number: 0
[10/19 11:35:55     74s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:55     74s]  Visiting view : av_wc
[10/19 11:35:55     74s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:55     74s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:55     74s]  Visiting view : av_bc
[10/19 11:35:55     74s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:55     74s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:55     74s] TLC MultiMap info (StdDelay):
[10/19 11:35:55     74s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:35:55     74s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:35:55     74s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:35:55     74s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:35:55     74s]  Setting StdDelay to: 184.6ps
[10/19 11:35:55     74s] 
[10/19 11:35:55     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:55     74s] Need call spDPlaceInit before registerPrioInstLoc.
[10/19 11:35:55     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:1798.2M, EPOCH TIME: 1697708155.593850
[10/19 11:35:55     74s] Processing tracks to init pin-track alignment.
[10/19 11:35:55     74s] z: 2, totalTracks: 1
[10/19 11:35:55     74s] z: 4, totalTracks: 1
[10/19 11:35:55     74s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:55     74s] All LLGs are deleted
[10/19 11:35:55     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:55     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:55     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1798.2M, EPOCH TIME: 1697708155.596827
[10/19 11:35:55     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1798.2M, EPOCH TIME: 1697708155.597093
[10/19 11:35:55     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1798.2M, EPOCH TIME: 1697708155.597237
[10/19 11:35:55     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:55     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:55     74s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1798.2M, EPOCH TIME: 1697708155.597404
[10/19 11:35:55     74s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:55     74s] Core basic site is core_l_5v
[10/19 11:35:55     74s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1798.2M, EPOCH TIME: 1697708155.602248
[10/19 11:35:55     74s] After signature check, allow fast init is false, keep pre-filter is true.
[10/19 11:35:55     74s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/19 11:35:55     74s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1798.2M, EPOCH TIME: 1697708155.602456
[10/19 11:35:55     74s] SiteArray: non-trimmed site array dimensions = 8 x 743
[10/19 11:35:55     74s] SiteArray: use 32,768 bytes
[10/19 11:35:55     74s] SiteArray: current memory after site array memory allocation 1798.2M
[10/19 11:35:55     74s] SiteArray: FP blocked sites are writable
[10/19 11:35:55     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:35:55     74s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1798.2M, EPOCH TIME: 1697708155.602895
[10/19 11:35:55     74s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1798.2M, EPOCH TIME: 1697708155.603051
[10/19 11:35:55     74s] SiteArray: number of non floorplan blocked sites for llg default is 5944
[10/19 11:35:55     74s] Atter site array init, number of instance map data is 0.
[10/19 11:35:55     74s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1798.2M, EPOCH TIME: 1697708155.603644
[10/19 11:35:55     74s] 
[10/19 11:35:55     74s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:55     74s] OPERPROF:     Starting CMU at level 3, MEM:1798.2M, EPOCH TIME: 1697708155.604008
[10/19 11:35:55     74s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1798.2M, EPOCH TIME: 1697708155.604418
[10/19 11:35:55     74s] 
[10/19 11:35:55     74s] Bad Lib Cell Checking (CMU) is done! (0)
[10/19 11:35:55     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1798.2M, EPOCH TIME: 1697708155.604524
[10/19 11:35:55     74s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1798.2M, EPOCH TIME: 1697708155.604561
[10/19 11:35:55     74s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1798.2M, EPOCH TIME: 1697708155.604602
[10/19 11:35:55     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1798.2MB).
[10/19 11:35:55     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1798.2M, EPOCH TIME: 1697708155.604818
[10/19 11:35:55     74s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1798.2M, EPOCH TIME: 1697708155.604942
[10/19 11:35:55     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:35:55     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:55     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:55     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:55     74s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1796.2M, EPOCH TIME: 1697708155.607902
[10/19 11:35:55     74s] 
[10/19 11:35:55     74s] Trim Metal Layers:
[10/19 11:35:55     74s] LayerId::1 widthSet size::4
[10/19 11:35:55     74s] LayerId::2 widthSet size::4
[10/19 11:35:55     74s] LayerId::3 widthSet size::4
[10/19 11:35:55     74s] LayerId::4 widthSet size::3
[10/19 11:35:55     74s] Updating RC grid for preRoute extraction ...
[10/19 11:35:55     74s] eee: pegSigSF::1.070000
[10/19 11:35:55     74s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:55     74s] Initializing multi-corner resistance tables ...
[10/19 11:35:55     74s] eee: l::1 avDens::0.177496 usedTrk::156.196635 availTrk::880.000000 sigTrk::156.196635
[10/19 11:35:55     74s] eee: l::2 avDens::0.272818 usedTrk::222.931490 availTrk::817.142857 sigTrk::222.931490
[10/19 11:35:55     74s] eee: l::3 avDens::0.398305 usedTrk::350.508174 availTrk::880.000000 sigTrk::350.508174
[10/19 11:35:55     74s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:55     74s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.476387 uaWl=0.000000 uaWlH=0.000000 aWlH=0.525900 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.232700 wHLS=2.817657 siPrev=0 viaL=0.000000
[10/19 11:35:55     74s] 
[10/19 11:35:55     74s] Creating Lib Analyzer ...
[10/19 11:35:55     74s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:35:55     74s] Total number of usable inverters from Lib Analyzer: 10 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX8 INCL5VX16 INL5VX16)
[10/19 11:35:55     74s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:35:55     74s] 
[10/19 11:35:57     76s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:17 mem=1802.2M
[10/19 11:35:57     76s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:17 mem=1802.2M
[10/19 11:35:57     76s] Creating Lib Analyzer, finished. 
[10/19 11:35:57     76s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1437.4M, totSessionCpu=0:01:17 **
[10/19 11:35:57     76s] Existing Dirty Nets : 0
[10/19 11:35:57     76s] New Signature Flow (optDesignCheckOptions) ....
[10/19 11:35:57     76s] #Taking db snapshot
[10/19 11:35:57     76s] #Taking db snapshot ... done
[10/19 11:35:57     76s] OPERPROF: Starting checkPlace at level 1, MEM:1802.2M, EPOCH TIME: 1697708157.305641
[10/19 11:35:57     76s] Processing tracks to init pin-track alignment.
[10/19 11:35:57     76s] z: 2, totalTracks: 1
[10/19 11:35:57     76s] z: 4, totalTracks: 1
[10/19 11:35:57     76s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:35:57     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1802.2M, EPOCH TIME: 1697708157.308353
[10/19 11:35:57     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:57     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:57     76s] 
[10/19 11:35:57     76s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:57     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1802.2M, EPOCH TIME: 1697708157.312595
[10/19 11:35:57     76s] Begin checking placement ... (start mem=1802.2M, init mem=1802.2M)
[10/19 11:35:57     76s] Begin checking exclusive groups violation ...
[10/19 11:35:57     76s] There are 0 groups to check, max #box is 0, total #box is 0
[10/19 11:35:57     76s] Finished checking exclusive groups violations. Found 0 Vio.
[10/19 11:35:57     76s] 
[10/19 11:35:57     76s] Running CheckPlace using 1 thread in normal mode...
[10/19 11:35:57     76s] 
[10/19 11:35:57     76s] ...checkPlace normal is done!
[10/19 11:35:57     76s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1802.2M, EPOCH TIME: 1697708157.317098
[10/19 11:35:57     76s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1802.2M, EPOCH TIME: 1697708157.317354
[10/19 11:35:57     76s] *info: Placed = 419            (Fixed = 22)
[10/19 11:35:57     76s] *info: Unplaced = 0           
[10/19 11:35:57     76s] Placement Density:81.43%(69640/85525)
[10/19 11:35:57     76s] Placement Density (including fixed std cells):81.65%(70660/86545)
[10/19 11:35:57     76s] All LLGs are deleted
[10/19 11:35:57     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:419).
[10/19 11:35:57     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:57     76s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1802.2M, EPOCH TIME: 1697708157.318131
[10/19 11:35:57     76s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1802.2M, EPOCH TIME: 1697708157.318327
[10/19 11:35:57     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:57     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:57     76s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1802.2M)
[10/19 11:35:57     76s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.014, MEM:1802.2M, EPOCH TIME: 1697708157.319246
[10/19 11:35:57     76s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[10/19 11:35:57     76s] setExtractRCMode -engine postRoute
[10/19 11:35:57     76s] *** optDesign -postRoute ***
[10/19 11:35:57     76s] DRC Margin: user margin 0.0; extra margin 0
[10/19 11:35:57     76s] Setup Target Slack: user slack 0
[10/19 11:35:57     76s] Hold Target Slack: user slack 0
[10/19 11:35:57     76s] Opt: RC extraction mode changed to 'detail'
[10/19 11:35:57     76s] All LLGs are deleted
[10/19 11:35:57     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:57     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:57     76s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1802.2M, EPOCH TIME: 1697708157.355093
[10/19 11:35:57     76s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1802.2M, EPOCH TIME: 1697708157.355320
[10/19 11:35:57     76s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1802.2M, EPOCH TIME: 1697708157.355449
[10/19 11:35:57     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:57     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:57     76s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1802.2M, EPOCH TIME: 1697708157.355554
[10/19 11:35:57     76s] Max number of tech site patterns supported in site array is 256.
[10/19 11:35:57     76s] Core basic site is core_l_5v
[10/19 11:35:57     76s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1802.2M, EPOCH TIME: 1697708157.359773
[10/19 11:35:57     76s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:35:57     76s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:35:57     76s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1802.2M, EPOCH TIME: 1697708157.359960
[10/19 11:35:57     76s] Fast DP-INIT is on for default
[10/19 11:35:57     76s] Atter site array init, number of instance map data is 0.
[10/19 11:35:57     76s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1802.2M, EPOCH TIME: 1697708157.360772
[10/19 11:35:57     76s] 
[10/19 11:35:57     76s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:35:57     76s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1802.2M, EPOCH TIME: 1697708157.361036
[10/19 11:35:57     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:35:57     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:35:57     76s] 
[10/19 11:35:57     76s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:57     76s] Deleting Lib Analyzer.
[10/19 11:35:57     76s] 
[10/19 11:35:57     76s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:57     76s] Multi-VT timing optimization disabled based on library information.
[10/19 11:35:57     76s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:35:57     76s] 
[10/19 11:35:57     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:35:57     76s] Summary for sequential cells identification: 
[10/19 11:35:57     76s]   Identified SBFF number: 64
[10/19 11:35:57     76s]   Identified MBFF number: 0
[10/19 11:35:57     76s]   Identified SB Latch number: 0
[10/19 11:35:57     76s]   Identified MB Latch number: 0
[10/19 11:35:57     76s]   Not identified SBFF number: 0
[10/19 11:35:57     76s]   Not identified MBFF number: 0
[10/19 11:35:57     76s]   Not identified SB Latch number: 0
[10/19 11:35:57     76s]   Not identified MB Latch number: 0
[10/19 11:35:57     76s]   Number of sequential cells which are not FFs: 62
[10/19 11:35:57     76s]  Visiting view : av_wc
[10/19 11:35:57     76s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:35:57     76s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:35:57     76s]  Visiting view : av_bc
[10/19 11:35:57     76s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:35:57     76s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:35:57     76s] TLC MultiMap info (StdDelay):
[10/19 11:35:57     76s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:35:57     76s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:35:57     76s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:35:57     76s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:35:57     76s]  Setting StdDelay to: 184.6ps
[10/19 11:35:57     76s] 
[10/19 11:35:57     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:35:57     76s] 
[10/19 11:35:57     76s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:35:57     76s] 
[10/19 11:35:57     76s] TimeStamp Deleting Cell Server End ...
[10/19 11:35:57     76s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:01:16.7/0:01:18.7 (1.0), mem = 1802.2M
[10/19 11:35:57     76s] 
[10/19 11:35:57     76s] =============================================================================================
[10/19 11:35:57     76s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.35-s114_1
[10/19 11:35:57     76s] =============================================================================================
[10/19 11:35:57     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:35:57     76s] ---------------------------------------------------------------------------------------------
[10/19 11:35:57     76s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[10/19 11:35:57     76s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  87.5 % )     0:00:01.6 /  0:00:01.6    1.0
[10/19 11:35:57     76s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:57     76s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:35:57     76s] [ CheckPlace             ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.4
[10/19 11:35:57     76s] [ MISC                   ]          0:00:00.2  (  10.9 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:35:57     76s] ---------------------------------------------------------------------------------------------
[10/19 11:35:57     76s]  InitOpt #1 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[10/19 11:35:57     76s] ---------------------------------------------------------------------------------------------
[10/19 11:35:57     76s] 
[10/19 11:35:57     76s] ** INFO : this run is activating 'postRoute' automaton
[10/19 11:35:57     76s] **INFO: flowCheckPoint #1 InitialSummary
[10/19 11:35:57     76s] Extraction called for design 'top' of instances=419 and nets=555 using extraction engine 'postRoute' at effort level 'low' .
[10/19 11:35:57     76s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/19 11:35:57     76s] RC Extraction called in multi-corner(2) mode.
[10/19 11:35:57     76s] Process corner(s) are loaded.
[10/19 11:35:57     76s]  Corner: rc_cWorst
[10/19 11:35:57     76s]  Corner: rc_cBest
[10/19 11:35:57     76s] extractDetailRC Option : -outfile /tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d  -extended
[10/19 11:35:57     76s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[10/19 11:35:57     76s]       RC Corner Indexes            0       1   
[10/19 11:35:57     76s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/19 11:35:57     76s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[10/19 11:35:57     76s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:57     76s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:57     76s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/19 11:35:57     76s] Shrink Factor                : 1.00000
[10/19 11:35:57     76s] 
[10/19 11:35:57     76s] Trim Metal Layers:
[10/19 11:35:57     76s] LayerId::1 widthSet size::4
[10/19 11:35:57     76s] LayerId::2 widthSet size::4
[10/19 11:35:57     76s] LayerId::3 widthSet size::4
[10/19 11:35:57     76s] LayerId::4 widthSet size::3
[10/19 11:35:57     76s] eee: pegSigSF::1.070000
[10/19 11:35:57     76s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:57     76s] Initializing multi-corner resistance tables ...
[10/19 11:35:57     76s] eee: l::1 avDens::0.177496 usedTrk::156.196635 availTrk::880.000000 sigTrk::156.196635
[10/19 11:35:57     76s] eee: l::2 avDens::0.272818 usedTrk::222.931490 availTrk::817.142857 sigTrk::222.931490
[10/19 11:35:57     76s] eee: l::3 avDens::0.398305 usedTrk::350.508174 availTrk::880.000000 sigTrk::350.508174
[10/19 11:35:57     76s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:57     76s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.476387 uaWl=0.000000 uaWlH=0.000000 aWlH=0.525900 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.232700 wHLS=2.817657 siPrev=0 viaL=0.000000
[10/19 11:35:57     76s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1796.2M)
[10/19 11:35:57     76s] Creating parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d' for storing RC.
[10/19 11:35:57     76s] Extracted 10.0294% (CPU Time= 0:00:00.0  MEM= 1848.2M)
[10/19 11:35:57     76s] Extracted 20.0378% (CPU Time= 0:00:00.0  MEM= 1848.2M)
[10/19 11:35:57     76s] Extracted 30.0252% (CPU Time= 0:00:00.0  MEM= 1848.2M)
[10/19 11:35:57     76s] Extracted 40.0336% (CPU Time= 0:00:00.0  MEM= 1848.2M)
[10/19 11:35:57     76s] Extracted 50.0421% (CPU Time= 0:00:00.0  MEM= 1848.2M)
[10/19 11:35:57     76s] Extracted 60.0294% (CPU Time= 0:00:00.1  MEM= 1848.2M)
[10/19 11:35:57     76s] Extracted 70.0378% (CPU Time= 0:00:00.1  MEM= 1848.2M)
[10/19 11:35:57     76s] Extracted 80.0252% (CPU Time= 0:00:00.1  MEM= 1848.2M)
[10/19 11:35:57     76s] Extracted 90.0336% (CPU Time= 0:00:00.1  MEM= 1848.2M)
[10/19 11:35:57     76s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1848.2M)
[10/19 11:35:57     76s] Number of Extracted Resistors     : 8373
[10/19 11:35:57     76s] Number of Extracted Ground Cap.   : 8734
[10/19 11:35:57     76s] Number of Extracted Coupling Cap. : 23204
[10/19 11:35:57     76s] Opening parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d' for reading (mem: 1816.945M)
[10/19 11:35:57     76s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[10/19 11:35:57     76s]  Corner: rc_cWorst
[10/19 11:35:57     76s]  Corner: rc_cBest
[10/19 11:35:57     76s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1816.9M)
[10/19 11:35:57     76s] Creating parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb_Filter.rcdb.d' for storing RC.
[10/19 11:35:58     76s] Closing parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d': 433 access done (mem: 1824.945M)
[10/19 11:35:58     76s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1824.945M)
[10/19 11:35:58     76s] Opening parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d' for reading (mem: 1824.945M)
[10/19 11:35:58     76s] processing rcdb (/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d) for hinst (top) of cell (top);
[10/19 11:35:59     77s] Closing parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d': 0 access done (mem: 1824.945M)
[10/19 11:35:59     77s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1824.945M)
[10/19 11:35:59     77s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 1824.945M)
[10/19 11:35:59     77s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:17.6/0:01:20.5 (1.0), mem = 1824.9M
[10/19 11:35:59     77s] Starting delay calculation for Hold views
[10/19 11:35:59     77s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/19 11:35:59     77s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[10/19 11:35:59     77s] AAE DB initialization (MEM=1832.48 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/19 11:35:59     77s] #################################################################################
[10/19 11:35:59     77s] # Design Stage: PostRoute
[10/19 11:35:59     77s] # Design Name: top
[10/19 11:35:59     77s] # Design Mode: 250nm
[10/19 11:35:59     77s] # Analysis Mode: MMMC OCV 
[10/19 11:35:59     77s] # Parasitics Mode: SPEF/RCDB 
[10/19 11:35:59     77s] # Signoff Settings: SI Off 
[10/19 11:35:59     77s] #################################################################################
[10/19 11:35:59     77s] Calculate late delays in OCV mode...
[10/19 11:35:59     77s] Calculate early delays in OCV mode...
[10/19 11:35:59     77s] Topological Sorting (REAL = 0:00:00.0, MEM = 1844.0M, InitMEM = 1844.0M)
[10/19 11:35:59     77s] Start delay calculation (fullDC) (1 T). (MEM=1844)
[10/19 11:35:59     77s] *** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
[10/19 11:35:59     77s] 
[10/19 11:35:59     77s] Trim Metal Layers:
[10/19 11:35:59     77s] LayerId::1 widthSet size::4
[10/19 11:35:59     77s] LayerId::2 widthSet size::4
[10/19 11:35:59     77s] LayerId::3 widthSet size::4
[10/19 11:35:59     77s] LayerId::4 widthSet size::3
[10/19 11:35:59     77s] eee: pegSigSF::1.070000
[10/19 11:35:59     77s] Initializing multi-corner capacitance tables ... 
[10/19 11:35:59     77s] Initializing multi-corner resistance tables ...
[10/19 11:35:59     77s] eee: l::1 avDens::0.177496 usedTrk::156.196635 availTrk::880.000000 sigTrk::156.196635
[10/19 11:35:59     77s] eee: l::2 avDens::0.272818 usedTrk::222.931490 availTrk::817.142857 sigTrk::222.931490
[10/19 11:35:59     77s] eee: l::3 avDens::0.398305 usedTrk::350.508174 availTrk::880.000000 sigTrk::350.508174
[10/19 11:35:59     77s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:35:59     77s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.476387 uaWl=0.000000 uaWlH=0.000000 aWlH=0.525900 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.232700 wHLS=2.817657 siPrev=0 viaL=0.000000
[10/19 11:35:59     77s] Start AAE Lib Loading. (MEM=1852.21)
[10/19 11:35:59     77s] End AAE Lib Loading. (MEM=1871.29 CPU=0:00:00.0 Real=0:00:00.0)
[10/19 11:35:59     77s] End AAE Lib Interpolated Model. (MEM=1871.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:59     77s] Opening parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d' for reading (mem: 1871.289M)
[10/19 11:35:59     77s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1871.3M)
[10/19 11:35:59     77s] Total number of fetched objects 433
[10/19 11:35:59     78s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:59     78s] End delay calculation. (MEM=1904.51 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:59     78s] End delay calculation (fullDC). (MEM=1867.89 CPU=0:00:00.2 REAL=0:00:00.0)
[10/19 11:35:59     78s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1867.9M) ***
[10/19 11:35:59     78s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:18 mem=1891.9M)
[10/19 11:35:59     78s] 
[10/19 11:35:59     78s] Active hold views:
[10/19 11:35:59     78s]  av_bc
[10/19 11:35:59     78s]   Dominating endpoints: 0
[10/19 11:35:59     78s]   Dominating TNS: -0.000
[10/19 11:35:59     78s] 
[10/19 11:35:59     78s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:18 mem=1923.2M ***
[10/19 11:35:59     78s] Starting delay calculation for Setup views
[10/19 11:35:59     78s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/19 11:35:59     78s] #################################################################################
[10/19 11:35:59     78s] # Design Stage: PostRoute
[10/19 11:35:59     78s] # Design Name: top
[10/19 11:35:59     78s] # Design Mode: 250nm
[10/19 11:35:59     78s] # Analysis Mode: MMMC OCV 
[10/19 11:35:59     78s] # Parasitics Mode: SPEF/RCDB 
[10/19 11:35:59     78s] # Signoff Settings: SI Off 
[10/19 11:35:59     78s] #################################################################################
[10/19 11:35:59     78s] Calculate early delays in OCV mode...
[10/19 11:35:59     78s] Calculate late delays in OCV mode...
[10/19 11:35:59     78s] Topological Sorting (REAL = 0:00:00.0, MEM = 1899.2M, InitMEM = 1899.2M)
[10/19 11:35:59     78s] Start delay calculation (fullDC) (1 T). (MEM=1899.16)
[10/19 11:35:59     78s] *** Calculating scaling factor for ls_wc libraries using the default operating condition of each library.
[10/19 11:35:59     78s] End AAE Lib Interpolated Model. (MEM=1899.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:59     78s] Total number of fetched objects 433
[10/19 11:35:59     78s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:35:59     78s] End delay calculation. (MEM=1867.89 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:59     78s] End delay calculation (fullDC). (MEM=1867.89 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:35:59     78s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1867.9M) ***
[10/19 11:36:00     78s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:19 mem=1891.9M)
[10/19 11:36:00     78s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1891.9M, EPOCH TIME: 1697708160.014289
[10/19 11:36:00     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:00     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:00     78s] 
[10/19 11:36:00     78s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:00     78s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1891.9M, EPOCH TIME: 1697708160.021091
[10/19 11:36:00     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:00     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:00     78s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.262 | 185.262 | 186.934 | 192.349 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1907.2M, EPOCH TIME: 1697708160.060898
[10/19 11:36:00     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:00     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:00     78s] 
[10/19 11:36:00     78s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:00     78s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1907.2M, EPOCH TIME: 1697708160.066391
[10/19 11:36:00     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:00     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:00     78s] Density: 81.427%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:18.6/0:01:21.4 (1.0), mem = 1907.2M
[10/19 11:36:00     78s] 
[10/19 11:36:00     78s] =============================================================================================
[10/19 11:36:00     78s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              21.35-s114_1
[10/19 11:36:00     78s] =============================================================================================
[10/19 11:36:00     78s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:36:00     78s] ---------------------------------------------------------------------------------------------
[10/19 11:36:00     78s] [ ViewPruning            ]     10   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.5
[10/19 11:36:00     78s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.8 % )     0:00:00.1 /  0:00:00.0    0.9
[10/19 11:36:00     78s] [ DrvReport              ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.7
[10/19 11:36:00     78s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:00     78s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:00     78s] [ TimingUpdate           ]      4   0:00:00.3  (  28.4 % )     0:00:00.6 /  0:00:00.6    1.0
[10/19 11:36:00     78s] [ FullDelayCalc          ]      2   0:00:00.4  (  39.9 % )     0:00:00.4 /  0:00:00.4    1.1
[10/19 11:36:00     78s] [ TimingReport           ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[10/19 11:36:00     78s] [ MISC                   ]          0:00:00.2  (  22.8 % )     0:00:00.2 /  0:00:00.2    1.1
[10/19 11:36:00     78s] ---------------------------------------------------------------------------------------------
[10/19 11:36:00     78s]  BuildHoldData #1 TOTAL             0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[10/19 11:36:00     78s] ---------------------------------------------------------------------------------------------
[10/19 11:36:00     78s] 
[10/19 11:36:00     78s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1472.0M, totSessionCpu=0:01:19 **
[10/19 11:36:00     78s] OPTC: m1 20.0 20.0
[10/19 11:36:00     78s] Info: Done creating the CCOpt slew target map.
[10/19 11:36:00     78s] **INFO: flowCheckPoint #2 OptimizationPass1
[10/19 11:36:00     78s] *** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:18.6/0:01:21.5 (1.0), mem = 1845.2M
[10/19 11:36:00     78s] Running CCOpt-PRO on entire clock network
[10/19 11:36:00     78s] Net route status summary:
[10/19 11:36:00     78s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:36:00     78s]   Non-clock:   537 (unrouted=122, trialRouted=0, noStatus=0, routed=415, fixed=0, [crossesIlmBoundary=0, tooFewTerms=122, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:36:00     78s] Clock tree cells fixed by user: 0 out of 17 (0%)
[10/19 11:36:00     78s] PRO...
[10/19 11:36:00     78s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[10/19 11:36:00     78s] Initializing clock structures...
[10/19 11:36:00     78s]   Creating own balancer
[10/19 11:36:00     78s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[10/19 11:36:00     78s]   Removing CTS place status from clock tree and sinks.
[10/19 11:36:00     78s]   Removed CTS place status from 17 clock cells (out of 19 ) and 0 clock sinks (out of 0 ).
[10/19 11:36:00     78s]   Initializing legalizer
[10/19 11:36:00     78s]   Using cell based legalization.
[10/19 11:36:00     78s]   Leaving CCOpt scope - Initializing placement interface...
[10/19 11:36:00     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:1845.2M, EPOCH TIME: 1697708160.158742
[10/19 11:36:00     78s] Processing tracks to init pin-track alignment.
[10/19 11:36:00     78s] z: 2, totalTracks: 1
[10/19 11:36:00     78s] z: 4, totalTracks: 1
[10/19 11:36:00     78s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:36:00     78s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1845.2M, EPOCH TIME: 1697708160.161558
[10/19 11:36:00     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:00     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:00     78s] 
[10/19 11:36:00     78s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:00     78s] 
[10/19 11:36:00     78s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:36:00     78s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1845.2M, EPOCH TIME: 1697708160.167092
[10/19 11:36:00     78s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1845.2M, EPOCH TIME: 1697708160.167145
[10/19 11:36:00     78s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1845.2M, EPOCH TIME: 1697708160.167193
[10/19 11:36:00     78s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1845.2MB).
[10/19 11:36:00     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1845.2M, EPOCH TIME: 1697708160.167315
[10/19 11:36:00     78s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:00     78s] (I)      Default pattern map key = top_default.
[10/19 11:36:00     78s] (I)      Load db... (mem=1845.2M)
[10/19 11:36:00     78s] (I)      Read data from FE... (mem=1845.2M)
[10/19 11:36:00     78s] (I)      Number of ignored instance 0
[10/19 11:36:00     78s] (I)      Number of inbound cells 0
[10/19 11:36:00     78s] (I)      Number of opened ILM blockages 0
[10/19 11:36:00     78s] (I)      Number of instances temporarily fixed by detailed placement 152
[10/19 11:36:00     78s] (I)      numMoveCells=267, numMacros=0  numPads=103  numMultiRowHeightInsts=0
[10/19 11:36:00     78s] (I)      cell height: 10400, count: 414
[10/19 11:36:00     78s] (I)      Read rows... (mem=1845.2M)
[10/19 11:36:00     78s] (I)      Done Read rows (cpu=0.000s, mem=1845.2M)
[10/19 11:36:00     78s] (I)      Done Read data from FE (cpu=0.000s, mem=1845.2M)
[10/19 11:36:00     78s] (I)      Done Load db (cpu=0.000s, mem=1845.2M)
[10/19 11:36:00     78s] (I)      Constructing placeable region... (mem=1845.2M)
[10/19 11:36:00     78s] (I)      Constructing bin map
[10/19 11:36:00     78s] (I)      Initialize bin information with width=104000 height=104000
[10/19 11:36:00     78s] (I)      Done constructing bin map
[10/19 11:36:00     78s] (I)      Compute region effective width... (mem=1845.2M)
[10/19 11:36:00     78s] (I)      Done Compute region effective width (cpu=0.000s, mem=1845.2M)
[10/19 11:36:00     78s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1845.2M)
[10/19 11:36:00     78s]   Legalizer reserving space for clock trees
[10/19 11:36:00     78s]   Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s]   Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s]   Reconstructing clock tree datastructures, skew aware...
[10/19 11:36:00     78s]     Validating CTS configuration...
[10/19 11:36:00     78s]     Checking module port directions...
[10/19 11:36:00     78s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:00     78s]     Non-default CCOpt properties:
[10/19 11:36:00     78s]       Public non-default CCOpt properties:
[10/19 11:36:00     78s]         adjacent_rows_legal: true (default: false)
[10/19 11:36:00     78s]         buffer_cells is set for at least one object
[10/19 11:36:00     78s]         cell_density is set for at least one object
[10/19 11:36:00     78s]         cell_halo_rows: 0 (default: 1)
[10/19 11:36:00     78s]         cell_halo_sites: 0 (default: 4)
[10/19 11:36:00     78s]         inverter_cells is set for at least one object
[10/19 11:36:00     78s]         route_type is set for at least one object
[10/19 11:36:00     78s]         target_insertion_delay is set for at least one object
[10/19 11:36:00     78s]         target_max_trans_sdc is set for at least one object
[10/19 11:36:00     78s]         target_skew is set for at least one object
[10/19 11:36:00     78s]         target_skew_wire is set for at least one object
[10/19 11:36:00     78s]       Private non-default CCOpt properties:
[10/19 11:36:00     78s]         allow_non_fterm_identical_swaps: 0 (default: true)
[10/19 11:36:00     78s]         clock_nets_detailed_routed: 1 (default: false)
[10/19 11:36:00     78s]         cluster_when_starting_skewing: 1 (default: false)
[10/19 11:36:00     78s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[10/19 11:36:00     78s]         force_design_routing_status: 1 (default: auto)
[10/19 11:36:00     78s]         mini_not_full_band_size_factor: 0 (default: 100)
[10/19 11:36:00     78s]         pro_enable_post_commit_delay_update: 1 (default: false)
[10/19 11:36:00     78s]         r2r_iterations: 5 (default: 1)
[10/19 11:36:00     78s]     Route type trimming info:
[10/19 11:36:00     78s]       No route type modifications were made.
[10/19 11:36:00     78s] End AAE Lib Interpolated Model. (MEM=1848.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:00     78s]     Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s]     Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s]     Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s]     Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s]     Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s] (I)      Initializing Steiner engine. 
[10/19 11:36:00     78s] (I)      ====================== Layers =======================
[10/19 11:36:00     78s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:36:00     78s] (I)      | DB# |  ID |     Name |      Type | #Masks | Extra |
[10/19 11:36:00     78s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:36:00     78s] (I)      |  33 |   0 |     CONT |       cut |      1 |       |
[10/19 11:36:00     78s] (I)      |   1 |   1 |     MET1 |      wire |      1 |       |
[10/19 11:36:00     78s] (I)      |  34 |   1 |     VIA1 |       cut |      1 |       |
[10/19 11:36:00     78s] (I)      |   2 |   2 |     MET2 |      wire |      1 |       |
[10/19 11:36:00     78s] (I)      |  35 |   2 |     VIA2 |       cut |      1 |       |
[10/19 11:36:00     78s] (I)      |   3 |   3 |     MET3 |      wire |      1 |       |
[10/19 11:36:00     78s] (I)      |  36 |   3 |     VIA3 |       cut |      1 |       |
[10/19 11:36:00     78s] (I)      |   4 |   4 |     MET4 |      wire |      1 |       |
[10/19 11:36:00     78s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:36:00     78s] (I)      |  64 |  64 |  OVERLAP |   overlap |        |       |
[10/19 11:36:00     78s] (I)      |  65 |  65 |  VLDWELL |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  66 |  66 |   LDWELL |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  67 |  67 |   HDWELL |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  68 |  68 |   DPWELL |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  69 |  69 |   MPWELL |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  70 |  70 |    PWELL |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  71 |  71 |    NWELL |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  72 |  72 |     DIFF | diffusion |        |    MS |
[10/19 11:36:00     78s] (I)      |  73 |  73 |    POLY1 |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  74 |  74 |   TSVDSE |     other |        |       |
[10/19 11:36:00     78s] (I)      |   0 |   0 |    POLY2 | diffusion |        |    MS |
[10/19 11:36:00     78s] (I)      |  75 |  75 |  TSVBSM1 |     other |        |       |
[10/19 11:36:00     78s] (I)      |  76 |  76 |   UBMPAD |     other |        |       |
[10/19 11:36:00     78s] (I)      |  77 |  77 |  UBMBUMP |     other |        |       |
[10/19 11:36:00     78s] (I)      |  78 |  78 |   LOCKED |     other |        |       |
[10/19 11:36:00     78s] (I)      |  79 |  79 |  LOCKED1 |     other |        |       |
[10/19 11:36:00     78s] (I)      |  80 |  80 |  LOCKED2 |     other |        |       |
[10/19 11:36:00     78s] (I)      |  81 |  81 |     PIMP |   implant |        |       |
[10/19 11:36:00     78s] (I)      |  82 |  82 |     NIMP |   implant |        |       |
[10/19 11:36:00     78s] (I)      |  83 |  83 |     LRES |   implant |        |       |
[10/19 11:36:00     78s] (I)      |  84 |  84 |  SLBNDRY |     other |        |       |
[10/19 11:36:00     78s] (I)      |  85 |  85 |     SLIT |     other |        |       |
[10/19 11:36:00     78s] (I)      |  86 |  86 |     METO |     other |        |       |
[10/19 11:36:00     78s] (I)      |  87 |  87 |       L0 |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  88 |  88 |      SPD |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  89 |  89 |  NOPWELL |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  90 |  90 |      PAD |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  91 |  91 |      HWM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  92 |  92 |      NG1 |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  93 |  93 |      NG2 |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  94 |  94 |      ELD |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  95 |  95 |      M1T |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  96 |  96 |      M2T |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  97 |  97 |      UWD |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  98 |  98 |      UPD |     other |        |    MS |
[10/19 11:36:00     78s] (I)      |  99 |  99 |      CBB |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 100 | 100 |      CRT |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 101 | 101 |      OSC |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 102 | 102 |      ISC |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 103 | 103 |      DEM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 104 | 104 |   M1HOLE |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 105 | 105 |     MR1M |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 106 | 106 |     MR2M |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 107 | 107 |      MPT |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 108 | 108 |   PADTXT |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 109 | 109 |      NG3 |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 110 | 110 |     MR3M |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 111 | 111 |      M3T |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 112 | 112 |      NG4 |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 113 | 113 |     MR4M |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 114 | 114 |    CETXT |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 115 | 115 |   M2HOLE |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 116 | 116 |      HSM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 117 | 117 |   M3HOLE |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 118 | 118 |      INM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 119 | 119 |      HRM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 120 | 120 |   M4HOLE |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 121 | 121 |      LPM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 122 | 122 |      LNM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 123 | 123 |      NGM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 124 | 124 |      L50 |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 125 | 125 |      PRD |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 126 | 126 |      L53 |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 127 | 127 |     SBLK |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 128 | 128 |      NMM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 129 | 129 |    TUIMP |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 130 | 130 |      HPM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 131 | 131 |      HNM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 132 | 132 |     HRES |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 133 | 133 |      LDM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 134 | 134 |      PBM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 135 | 135 |   THINOX |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 136 | 136 |      NGF |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 137 | 137 |  FAKEPIN |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 138 | 138 |      NGD |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 139 | 139 |      PGD |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 140 | 140 |   M1TERM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 141 | 141 |   M2TERM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 142 | 142 |   M3TERM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 143 | 143 |   M4TERM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 144 | 144 |   CAPDEF |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 145 | 145 |  NOBNGEN |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 146 | 146 |      L77 |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 147 | 147 |   RESTRM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 148 | 148 |   DIODEF |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 149 | 149 |     NBUR |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 150 | 150 |    CWELL |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 151 | 151 | ESDPWELL |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 152 | 152 |    NOPIM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 153 | 153 |    EMITT |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 154 | 154 |      XBM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 155 | 155 |   INDDEF |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 156 | 156 |   VARDEF |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 157 | 157 |      COM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 158 | 158 |     CAPM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 159 | 159 |      CEM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 160 | 160 |     METL |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 161 | 161 |     VIAL |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 162 | 162 |   ZAPDEF |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 163 | 163 |   RESDEF |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 164 | 164 |      L97 |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 165 | 165 |       NB |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 166 | 166 |      FDW |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 167 | 167 |     TMEM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 168 | 168 |     TIMP |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 169 | 169 |     TCOV |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 170 | 170 |       MD |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 171 | 171 |    TPOLY |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 172 | 172 |       AR |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 173 | 173 |       FN |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 174 | 174 |       FP |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 175 | 175 |       FO |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 176 | 176 |      PMM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 177 | 177 |    RFDEF |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 178 | 178 |    HPDEF |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 179 | 179 |    HNDEF |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 180 | 180 |     XRES |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 181 | 181 |    CAPM2 |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 182 | 182 |    NDIMP |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 183 | 183 |     FGOX |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 184 | 184 |     OPTO |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 185 | 185 |   PHODEF |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 186 | 186 |     BSEM |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 187 | 187 |    CAPM3 |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 188 | 188 |   SUBCUT |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 189 | 189 |      STI |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 190 | 190 |      TOX |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 191 | 191 |    TOPAD |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 192 | 192 |    STMET |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 193 | 193 |    LNDEV |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 194 | 194 |     NIFE |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 195 | 195 |     VIAO |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 196 | 196 |     PIVO |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 197 | 197 |   MOHOLE |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 198 | 198 |   ANODEO |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 199 | 199 | CATHODEO |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 200 | 200 |      TFE |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 201 | 201 |  FLUIDIC |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 202 | 202 |     GOLD |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 203 | 203 |   HYDROL |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 204 | 204 |     PORT |     other |        |    MS |
[10/19 11:36:00     78s] (I)      | 205 | 205 |    ARRAY |     other |        |    MS |
[10/19 11:36:00     78s] (I)      +-----+-----+----------+-----------+--------+-------+
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[10/19 11:36:00     78s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[10/19 11:36:00     78s] To increase the message display limit, refer to the product command reference manual.
[10/19 11:36:00     78s]     Library trimming buffers in power domain auto-default and half-corner dc_wc:setup.late removed 1 of 7 cells
[10/19 11:36:00     78s]     Original list had 7 cells:
[10/19 11:36:00     78s]     BUL5VX16 BUL5VX8 BUL5VX6 BUL5VX4 BUL5VX3 BUL5VX2 BUL5VX1 
[10/19 11:36:00     78s]     New trimmed list has 6 cells:
[10/19 11:36:00     78s]     BUL5VX16 BUL5VX8 BUL5VX6 BUL5VX4 BUL5VX2 BUL5VX1 
[10/19 11:36:00     78s]     Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s]     Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s]     Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s]     Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s]     Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s]     Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s]     Accumulated time to calculate placeable region: 0
[10/19 11:36:00     78s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK_ext. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[10/19 11:36:02     80s]     Library trimming inverters in power domain auto-default and half-corner dc_wc:setup.late removed 3 of 7 cells
[10/19 11:36:02     80s]     Original list had 7 cells:
[10/19 11:36:02     80s]     INL5VX16 INL5VX8 INL5VX6 INL5VX4 INL5VX3 INL5VX2 INL5VX1 
[10/19 11:36:02     80s]     New trimmed list has 4 cells:
[10/19 11:36:02     80s]     INL5VX8 INL5VX6 INL5VX4 INL5VX3 
[10/19 11:36:02     80s]     Clock tree balancer configuration for clock_tree CLK_ext:
[10/19 11:36:02     80s]     Non-default CCOpt properties:
[10/19 11:36:02     80s]       Public non-default CCOpt properties:
[10/19 11:36:02     80s]         cell_density: 1 (default: 0.75)
[10/19 11:36:02     80s]         route_type (leaf): default_route_type_leaf (default: default)
[10/19 11:36:02     80s]         route_type (top): default_route_type_nonleaf (default: default)
[10/19 11:36:02     80s]         route_type (trunk): default_route_type_nonleaf (default: default)
[10/19 11:36:02     80s]       No private non-default CCOpt properties
[10/19 11:36:02     80s]     For power domain auto-default:
[10/19 11:36:02     80s]       Buffers:     {BUL5VX16 BUL5VX8 BUL5VX6 BUL5VX4 BUL5VX2 BUL5VX1}
[10/19 11:36:02     80s]       Inverters:   {INL5VX8 INL5VX6 INL5VX4 INL5VX3}
[10/19 11:36:02     80s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 86528.000um^2
[10/19 11:36:02     80s]     Top Routing info:
[10/19 11:36:02     80s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[10/19 11:36:02     80s]       Unshielded; Mask Constraint: 0; Source: route_type.
[10/19 11:36:02     80s]     Trunk Routing info:
[10/19 11:36:02     80s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[10/19 11:36:02     80s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/19 11:36:02     80s]     Leaf Routing info:
[10/19 11:36:02     80s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
[10/19 11:36:02     80s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/19 11:36:02     80s]     For timing_corner dc_wc:setup, late and power domain auto-default:
[10/19 11:36:02     80s]       Slew time target (leaf):    5.000ns
[10/19 11:36:02     80s]       Slew time target (trunk):   5.000ns
[10/19 11:36:02     80s]       Slew time target (top):     5.000ns (Note: no nets are considered top nets in this clock tree)
[10/19 11:36:02     80s]       Buffer unit delay: 0.736ns
[10/19 11:36:02     80s]       Buffer max distance: 11827.924um
[10/19 11:36:02     80s]     Fastest wire driving cells and distances:
[10/19 11:36:02     80s]       Buffer    : {lib_cell:BUL5VX16, fastest_considered_half_corner=dc_wc:setup.late, optimalDrivingDistance=8418.312um, saturatedSlew=2.662ns, speed=3265.316um per ns, cellArea=24.214um^2 per 1000um}
[10/19 11:36:02     80s]       Inverter  : {lib_cell:INL5VX8, fastest_considered_half_corner=dc_wc:setup.late, optimalDrivingDistance=6333.437um, saturatedSlew=3.254ns, speed=2092.660um per ns, cellArea=13.793um^2 per 1000um}
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Logic Sizing Table:
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     ----------------------------------------------------------
[10/19 11:36:02     80s]     Cell    Instance count    Source    Eligible library cells
[10/19 11:36:02     80s]     ----------------------------------------------------------
[10/19 11:36:02     80s]       (empty table)
[10/19 11:36:02     80s]     ----------------------------------------------------------
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Clock tree balancer configuration for skew_group CLK_ext/cm:
[10/19 11:36:02     80s]       Sources:                     pin clk
[10/19 11:36:02     80s]       Total number of sinks:       147
[10/19 11:36:02     80s]       Delay constrained sinks:     147
[10/19 11:36:02     80s]       Constrains:                  default
[10/19 11:36:02     80s]       Non-leaf sinks:              0
[10/19 11:36:02     80s]       Ignore pins:                 0
[10/19 11:36:02     80s]      Timing corner dc_wc:setup.late:
[10/19 11:36:02     80s]       Skew target:                 0.736ns
[10/19 11:36:02     80s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree CLK_ext: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/19 11:36:02     80s] Type 'man IMPCCOPT-1361' for more detail.
[10/19 11:36:02     80s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree CLK_ext: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/19 11:36:02     80s] Type 'man IMPCCOPT-1361' for more detail.
[10/19 11:36:02     80s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree CLK_ext: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/19 11:36:02     80s] Type 'man IMPCCOPT-1361' for more detail.
[10/19 11:36:02     80s]     Primary reporting skew groups are:
[10/19 11:36:02     80s]     skew_group CLK_ext/cm with 147 clock sinks
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Clock DAG stats initial state:
[10/19 11:36:02     80s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:36:02     80s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:36:02     80s]       misc counts      : r=1, pp=0
[10/19 11:36:02     80s]       cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:36:02     80s]       hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2134.250um, total=2808.650um
[10/19 11:36:02     80s]     Clock DAG library cell distribution initial state {count}:
[10/19 11:36:02     80s]        Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:36:02     80s]     Clock DAG hash initial state: 10328292004559481147 14353231619997921008
[10/19 11:36:02     80s]     CTS services accumulated run-time stats initial state:
[10/19 11:36:02     80s]       delay calculator: calls=23460, total_wall_time=1.209s, mean_wall_time=0.052ms
[10/19 11:36:02     80s]       legalizer: calls=1569, total_wall_time=0.026s, mean_wall_time=0.016ms
[10/19 11:36:02     80s]       steiner router: calls=21619, total_wall_time=0.230s, mean_wall_time=0.011ms
[10/19 11:36:02     80s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
[10/19 11:36:02     80s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Layer information for route type default_route_type_leaf:
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     --------------------------------------------------------------------
[10/19 11:36:02     80s]     Layer    Preferred    Route    Res.          Cap.          RC
[10/19 11:36:02     80s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/19 11:36:02     80s]     --------------------------------------------------------------------
[10/19 11:36:02     80s]     MET1     N            H          0.280         0.183         0.051
[10/19 11:36:02     80s]     MET2     N            V          0.233         0.213         0.050
[10/19 11:36:02     80s]     MET3     Y            H          0.213         0.206         0.044
[10/19 11:36:02     80s]     MET4     Y            V          0.097         0.192         0.019
[10/19 11:36:02     80s]     --------------------------------------------------------------------
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[10/19 11:36:02     80s]     Unshielded; Mask Constraint: 0; Source: route_type.
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Layer information for route type default_route_type_nonleaf:
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     --------------------------------------------------------------------
[10/19 11:36:02     80s]     Layer    Preferred    Route    Res.          Cap.          RC
[10/19 11:36:02     80s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/19 11:36:02     80s]     --------------------------------------------------------------------
[10/19 11:36:02     80s]     MET1     N            H          0.280         0.220         0.062
[10/19 11:36:02     80s]     MET2     N            V          0.233         0.245         0.057
[10/19 11:36:02     80s]     MET3     Y            H          0.213         0.243         0.052
[10/19 11:36:02     80s]     MET4     Y            V          0.097         0.257         0.025
[10/19 11:36:02     80s]     --------------------------------------------------------------------
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[10/19 11:36:02     80s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Layer information for route type default_route_type_nonleaf:
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     --------------------------------------------------------------------
[10/19 11:36:02     80s]     Layer    Preferred    Route    Res.          Cap.          RC
[10/19 11:36:02     80s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[10/19 11:36:02     80s]     --------------------------------------------------------------------
[10/19 11:36:02     80s]     MET1     N            H          0.280         0.183         0.051
[10/19 11:36:02     80s]     MET2     N            V          0.233         0.213         0.050
[10/19 11:36:02     80s]     MET3     Y            H          0.213         0.206         0.044
[10/19 11:36:02     80s]     MET4     Y            V          0.097         0.192         0.019
[10/19 11:36:02     80s]     --------------------------------------------------------------------
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Via selection for estimated routes (rule default):
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     ------------------------------------------------------------------
[10/19 11:36:02     80s]     Layer        Via Cell      Res.     Cap.     RC       Top of Stack
[10/19 11:36:02     80s]     Range                      (Ohm)    (fF)     (fs)     Only
[10/19 11:36:02     80s]     ------------------------------------------------------------------
[10/19 11:36:02     80s]     MET1-MET2    VIA1_C_via    4.129    0.130    0.536    false
[10/19 11:36:02     80s]     MET2-MET3    VIA2_C_via    4.129    0.125    0.518    false
[10/19 11:36:02     80s]     MET3-MET4    VIA3_C_via    4.129    0.115    0.473    false
[10/19 11:36:02     80s]     ------------------------------------------------------------------
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     No ideal or dont_touch nets found in the clock tree
[10/19 11:36:02     80s]     No dont_touch hnets found in the clock tree
[10/19 11:36:02     80s]     No dont_touch hpins found in the clock network.
[10/19 11:36:02     80s]     Checking for illegal sizes of clock logic instances...
[10/19 11:36:02     80s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Filtering reasons for cell type: buffer
[10/19 11:36:02     80s]     =======================================
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     ----------------------------------------------------------------
[10/19 11:36:02     80s]     Clock trees    Power domain    Reason              Library cells
[10/19 11:36:02     80s]     ----------------------------------------------------------------
[10/19 11:36:02     80s]     all            auto-default    Library trimming    { BUL5VX3 }
[10/19 11:36:02     80s]     ----------------------------------------------------------------
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Filtering reasons for cell type: inverter
[10/19 11:36:02     80s]     =========================================
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     -------------------------------------------------------------------------------
[10/19 11:36:02     80s]     Clock trees    Power domain    Reason              Library cells
[10/19 11:36:02     80s]     -------------------------------------------------------------------------------
[10/19 11:36:02     80s]     all            auto-default    Library trimming    { INL5VX1 INL5VX16 INL5VX2 }
[10/19 11:36:02     80s]     -------------------------------------------------------------------------------
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
[10/19 11:36:02     80s] **WARN: (IMPCCOPT-1261):	The skew target of 0.733ns for skew_group CLK_ext/cm in primary delay corner dc_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.736ns. The skew target has been relaxed to 0.736ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[10/19 11:36:02     80s] Type 'man IMPCCOPT-1261' for more detail.
[10/19 11:36:02     80s]     CCOpt configuration status: all checks passed.
[10/19 11:36:02     80s]   Reconstructing clock tree datastructures, skew aware done.
[10/19 11:36:02     80s] Initializing clock structures done.
[10/19 11:36:02     80s] PRO...
[10/19 11:36:02     80s]   PRO active optimizations:
[10/19 11:36:02     80s]    - DRV fixing with sizing
[10/19 11:36:02     80s]   
[10/19 11:36:02     80s]   Detected clock skew data from CTS
[10/19 11:36:02     80s]   Clock tree timing engine global stage delay update for dc_wc:setup.late...
[10/19 11:36:02     80s]   Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:02     80s]   Clock DAG stats PRO initial state:
[10/19 11:36:02     80s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:36:02     80s]     sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:36:02     80s]     misc counts      : r=1, pp=0
[10/19 11:36:02     80s]     cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:36:02     80s]     cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:36:02     80s]     sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:36:02     80s]     wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.645pF, total=0.845pF
[10/19 11:36:02     80s]     wire lengths     : top=0.000um, trunk=1327.800um, leaf=3480.750um, total=4808.550um
[10/19 11:36:02     80s]     hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2134.250um, total=2808.650um
[10/19 11:36:02     80s]   Clock DAG net violations PRO initial state: none
[10/19 11:36:02     80s]   Clock DAG primary half-corner transition distribution PRO initial state:
[10/19 11:36:02     80s]     Trunk : target=4.926ns count=2 avg=0.238ns sd=0.000ns min=0.238ns max=0.238ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:36:02     80s]     Trunk : target=5.000ns count=1 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:36:02     80s]     Leaf  : target=4.885ns count=15 avg=0.537ns sd=0.049ns min=0.467ns max=0.599ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:36:02     80s]   Clock DAG library cell distribution PRO initial state {count}:
[10/19 11:36:02     80s]      Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:36:02     80s]   Clock DAG hash PRO initial state: 10328292004559481147 14353231619997921008
[10/19 11:36:02     80s]   CTS services accumulated run-time stats PRO initial state:
[10/19 11:36:02     80s]     delay calculator: calls=23478, total_wall_time=1.209s, mean_wall_time=0.051ms
[10/19 11:36:02     80s]     legalizer: calls=1569, total_wall_time=0.026s, mean_wall_time=0.016ms
[10/19 11:36:02     80s]     steiner router: calls=21619, total_wall_time=0.230s, mean_wall_time=0.011ms
[10/19 11:36:02     80s]   Primary reporting skew groups PRO initial state:
[10/19 11:36:02     80s]     skew_group default.CLK_ext/cm: unconstrained
[10/19 11:36:02     80s]         min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:36:02     80s]         max path sink: I2/ctrl_reg_ps_reg[4][2]/C
[10/19 11:36:02     80s]   Skew group summary PRO initial state:
[10/19 11:36:02     80s]     skew_group CLK_ext/cm: insertion delay [min=1.038, max=1.134, avg=1.090, sd=0.034], skew [0.096 vs 0.736], 100% {1.038, 1.134} (wid=0.018 ws=0.010) (gid=1.119 gs=0.091)
[10/19 11:36:02     80s]   Recomputing CTS skew targets...
[10/19 11:36:02     80s]   Resolving skew group constraints...
[10/19 11:36:02     80s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[10/19 11:36:02     80s]   Resolving skew group constraints done.
[10/19 11:36:02     80s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:02     80s]   PRO Fixing DRVs...
[10/19 11:36:02     80s]     Clock DAG hash before 'PRO Fixing DRVs': 10328292004559481147 14353231619997921008
[10/19 11:36:02     80s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[10/19 11:36:02     80s]       delay calculator: calls=23502, total_wall_time=1.210s, mean_wall_time=0.051ms
[10/19 11:36:02     80s]       legalizer: calls=1569, total_wall_time=0.026s, mean_wall_time=0.016ms
[10/19 11:36:02     80s]       steiner router: calls=21643, total_wall_time=0.230s, mean_wall_time=0.011ms
[10/19 11:36:02     80s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/19 11:36:02     80s]     CCOpt-PRO: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Statistics: Fix DRVs (cell sizing):
[10/19 11:36:02     80s]     ===================================
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Cell changes by Net Type:
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     -------------------------------------------------------------------------------------------------
[10/19 11:36:02     80s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[10/19 11:36:02     80s]     -------------------------------------------------------------------------------------------------
[10/19 11:36:02     80s]     top                0            0           0            0                    0                0
[10/19 11:36:02     80s]     trunk              0            0           0            0                    0                0
[10/19 11:36:02     80s]     leaf               0            0           0            0                    0                0
[10/19 11:36:02     80s]     -------------------------------------------------------------------------------------------------
[10/19 11:36:02     80s]     Total              0            0           0            0                    0                0
[10/19 11:36:02     80s]     -------------------------------------------------------------------------------------------------
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[10/19 11:36:02     80s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[10/19 11:36:02     80s]     
[10/19 11:36:02     80s]     Clock DAG stats after 'PRO Fixing DRVs':
[10/19 11:36:02     80s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:36:02     80s]       sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:36:02     80s]       misc counts      : r=1, pp=0
[10/19 11:36:02     80s]       cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:36:02     80s]       cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:36:02     80s]       sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:36:02     80s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.645pF, total=0.845pF
[10/19 11:36:02     80s]       wire lengths     : top=0.000um, trunk=1327.800um, leaf=3480.750um, total=4808.550um
[10/19 11:36:02     80s]       hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2134.250um, total=2808.650um
[10/19 11:36:02     80s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[10/19 11:36:02     80s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[10/19 11:36:02     80s]       Trunk : target=4.926ns count=2 avg=0.238ns sd=0.000ns min=0.238ns max=0.238ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:36:02     80s]       Trunk : target=5.000ns count=1 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:36:02     80s]       Leaf  : target=4.885ns count=15 avg=0.537ns sd=0.049ns min=0.467ns max=0.599ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:36:02     80s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[10/19 11:36:02     80s]        Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:36:02     80s]     Clock DAG hash after 'PRO Fixing DRVs': 10328292004559481147 14353231619997921008
[10/19 11:36:02     80s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[10/19 11:36:02     80s]       delay calculator: calls=23502, total_wall_time=1.210s, mean_wall_time=0.051ms
[10/19 11:36:02     80s]       legalizer: calls=1569, total_wall_time=0.026s, mean_wall_time=0.016ms
[10/19 11:36:02     80s]       steiner router: calls=21643, total_wall_time=0.230s, mean_wall_time=0.011ms
[10/19 11:36:02     80s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[10/19 11:36:02     80s]       skew_group default.CLK_ext/cm: unconstrained
[10/19 11:36:02     80s]           min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:36:02     80s]           max path sink: I2/ctrl_reg_ps_reg[4][2]/C
[10/19 11:36:02     80s]     Skew group summary after 'PRO Fixing DRVs':
[10/19 11:36:02     80s]       skew_group CLK_ext/cm: insertion delay [min=1.038, max=1.134], skew [0.096 vs 0.736]
[10/19 11:36:02     80s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[10/19 11:36:02     80s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:02     80s]   
[10/19 11:36:02     80s]   Slew Diagnostics: After DRV fixing
[10/19 11:36:02     80s]   ==================================
[10/19 11:36:02     80s]   
[10/19 11:36:02     80s]   Global Causes:
[10/19 11:36:02     80s]   
[10/19 11:36:02     80s]   -------------------------------------
[10/19 11:36:02     80s]   Cause
[10/19 11:36:02     80s]   -------------------------------------
[10/19 11:36:02     80s]   DRV fixing with buffering is disabled
[10/19 11:36:02     80s]   -------------------------------------
[10/19 11:36:02     80s]   
[10/19 11:36:02     80s]   Top 5 overslews:
[10/19 11:36:02     80s]   
[10/19 11:36:02     80s]   ---------------------------------
[10/19 11:36:02     80s]   Overslew    Causes    Driving Pin
[10/19 11:36:02     80s]   ---------------------------------
[10/19 11:36:02     80s]     (empty table)
[10/19 11:36:02     80s]   ---------------------------------
[10/19 11:36:02     80s]   
[10/19 11:36:02     80s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/19 11:36:02     80s]   
[10/19 11:36:02     80s]   -------------------
[10/19 11:36:02     80s]   Cause    Occurences
[10/19 11:36:02     80s]   -------------------
[10/19 11:36:02     80s]     (empty table)
[10/19 11:36:02     80s]   -------------------
[10/19 11:36:02     80s]   
[10/19 11:36:02     80s]   Violation diagnostics counts from the 0 nodes that have violations:
[10/19 11:36:02     80s]   
[10/19 11:36:02     80s]   -------------------
[10/19 11:36:02     80s]   Cause    Occurences
[10/19 11:36:02     80s]   -------------------
[10/19 11:36:02     80s]     (empty table)
[10/19 11:36:02     80s]   -------------------
[10/19 11:36:02     80s]   
[10/19 11:36:02     80s]   Reconnecting optimized routes...
[10/19 11:36:02     80s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:02     80s]   Set dirty flag on 0 instances, 0 nets
[10/19 11:36:02     80s]   Clock tree timing engine global stage delay update for dc_wc:setup.late...
[10/19 11:36:02     80s] End AAE Lib Interpolated Model. (MEM=1886.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:02     80s]   Clock tree timing engine global stage delay update for dc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:02     80s]   Clock DAG stats PRO final:
[10/19 11:36:02     80s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[10/19 11:36:02     80s]     sink counts      : regular=147, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=147
[10/19 11:36:02     80s]     misc counts      : r=1, pp=0
[10/19 11:36:02     80s]     cell areas       : b=1499.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1499.680um^2
[10/19 11:36:02     80s]     cell capacitance : b=0.245pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.245pF
[10/19 11:36:02     80s]     sink capacitance : total=0.954pF, avg=0.006pF, sd=0.000pF, min=0.006pF, max=0.007pF
[10/19 11:36:02     80s]     wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.645pF, total=0.845pF
[10/19 11:36:02     80s]     wire lengths     : top=0.000um, trunk=1327.800um, leaf=3480.750um, total=4808.550um
[10/19 11:36:02     80s]     hp wire lengths  : top=0.000um, trunk=674.400um, leaf=2134.250um, total=2808.650um
[10/19 11:36:02     80s]   Clock DAG net violations PRO final: none
[10/19 11:36:02     80s]   Clock DAG primary half-corner transition distribution PRO final:
[10/19 11:36:02     80s]     Trunk : target=4.926ns count=2 avg=0.238ns sd=0.000ns min=0.238ns max=0.238ns {2 <= 2.956ns, 0 <= 3.941ns, 0 <= 4.433ns, 0 <= 4.680ns, 0 <= 4.926ns}
[10/19 11:36:02     80s]     Trunk : target=5.000ns count=1 avg=0.013ns sd=0.000ns min=0.013ns max=0.013ns {1 <= 3.000ns, 0 <= 4.000ns, 0 <= 4.500ns, 0 <= 4.750ns, 0 <= 5.000ns}
[10/19 11:36:02     80s]     Leaf  : target=4.885ns count=15 avg=0.537ns sd=0.049ns min=0.467ns max=0.599ns {15 <= 2.931ns, 0 <= 3.908ns, 0 <= 4.396ns, 0 <= 4.641ns, 0 <= 4.885ns}
[10/19 11:36:02     80s]   Clock DAG library cell distribution PRO final {count}:
[10/19 11:36:02     80s]      Bufs: BUL5VX16: 2 BUL5VX4: 15 
[10/19 11:36:02     80s]   Clock DAG hash PRO final: 10328292004559481147 14353231619997921008
[10/19 11:36:02     80s]   CTS services accumulated run-time stats PRO final:
[10/19 11:36:02     80s]     delay calculator: calls=23520, total_wall_time=1.211s, mean_wall_time=0.051ms
[10/19 11:36:02     80s]     legalizer: calls=1569, total_wall_time=0.026s, mean_wall_time=0.016ms
[10/19 11:36:02     80s]     steiner router: calls=21643, total_wall_time=0.230s, mean_wall_time=0.011ms
[10/19 11:36:02     80s]   Primary reporting skew groups PRO final:
[10/19 11:36:02     80s]     skew_group default.CLK_ext/cm: unconstrained
[10/19 11:36:02     80s]         min path sink: mux_inst/prev_input_s_reg[1]/C
[10/19 11:36:02     80s]         max path sink: I2/ctrl_reg_ps_reg[4][2]/C
[10/19 11:36:02     80s]   Skew group summary PRO final:
[10/19 11:36:02     80s]     skew_group CLK_ext/cm: insertion delay [min=1.038, max=1.134, avg=1.090, sd=0.034], skew [0.096 vs 0.736], 100% {1.038, 1.134} (wid=0.018 ws=0.010) (gid=1.119 gs=0.091)
[10/19 11:36:02     80s] PRO done.
[10/19 11:36:02     80s] Restoring CTS place status for unmodified clock tree cells and sinks.
[10/19 11:36:02     80s] numClockCells = 19, numClockCellsFixed = 0, numClockCellsRestored = 17, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[10/19 11:36:02     80s] Net route status summary:
[10/19 11:36:02     80s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:36:02     80s]   Non-clock:   537 (unrouted=122, trialRouted=0, noStatus=0, routed=415, fixed=0, [crossesIlmBoundary=0, tooFewTerms=122, (crossesIlmBoundary AND tooFewTerms=0)])
[10/19 11:36:02     80s] Updating delays...
[10/19 11:36:02     80s] Updating delays done.
[10/19 11:36:02     80s] PRO done. (took cpu=0:00:02.1 real=0:00:02.1)
[10/19 11:36:02     80s] Leaving CCOpt scope - Cleaning up placement interface...
[10/19 11:36:02     80s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1948.1M, EPOCH TIME: 1697708162.236045
[10/19 11:36:02     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[10/19 11:36:02     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:02     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:02     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:02     80s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:1846.1M, EPOCH TIME: 1697708162.241312
[10/19 11:36:02     80s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:02     80s] *** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:20.7/0:01:23.6 (1.0), mem = 1846.1M
[10/19 11:36:02     80s] 
[10/19 11:36:02     80s] =============================================================================================
[10/19 11:36:02     80s]  Step TAT Report : ClockDrv #1 / optDesign #3                                   21.35-s114_1
[10/19 11:36:02     80s] =============================================================================================
[10/19 11:36:02     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:36:02     80s] ---------------------------------------------------------------------------------------------
[10/19 11:36:02     80s] [ OptimizationStep       ]      1   0:00:02.1  (  97.9 % )     0:00:02.1 /  0:00:02.1    1.0
[10/19 11:36:02     80s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:36:02     80s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[10/19 11:36:02     80s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:02     80s] ---------------------------------------------------------------------------------------------
[10/19 11:36:02     80s]  ClockDrv #1 TOTAL                  0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[10/19 11:36:02     80s] ---------------------------------------------------------------------------------------------
[10/19 11:36:02     80s] 
[10/19 11:36:02     80s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:36:02     80s] **INFO: Start fixing DRV (Mem = 1846.12M) ...
[10/19 11:36:02     80s] Begin: GigaOpt DRV Optimization
[10/19 11:36:02     80s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 1 -max_fanout
[10/19 11:36:02     80s] *** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:20.8/0:01:23.6 (1.0), mem = 1846.1M
[10/19 11:36:02     80s] Info: 6 don't touch nets, 0 undriven net  excluded from IPO operation.
[10/19 11:36:02     80s] Info: 18 clock nets excluded from IPO operation.
[10/19 11:36:02     80s] End AAE Lib Interpolated Model. (MEM=1846.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:02     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.17
[10/19 11:36:02     80s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:36:02     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:21 mem=1846.1M
[10/19 11:36:02     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:1846.1M, EPOCH TIME: 1697708162.313737
[10/19 11:36:02     80s] Processing tracks to init pin-track alignment.
[10/19 11:36:02     80s] z: 2, totalTracks: 1
[10/19 11:36:02     80s] z: 4, totalTracks: 1
[10/19 11:36:02     80s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:36:02     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1846.1M, EPOCH TIME: 1697708162.316792
[10/19 11:36:02     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:02     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:02     80s] 
[10/19 11:36:02     80s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:02     80s] 
[10/19 11:36:02     80s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:36:02     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1846.1M, EPOCH TIME: 1697708162.322760
[10/19 11:36:02     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1846.1M, EPOCH TIME: 1697708162.322815
[10/19 11:36:02     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1846.1M, EPOCH TIME: 1697708162.322857
[10/19 11:36:02     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1846.1MB).
[10/19 11:36:02     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.009, MEM:1846.1M, EPOCH TIME: 1697708162.322989
[10/19 11:36:02     80s] InstCnt mismatch: prevInstCnt = 414, ttlInstCnt = 419
[10/19 11:36:02     80s] TotalInstCnt at PhyDesignMc Initialization: 419
[10/19 11:36:02     80s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=1846.1M
[10/19 11:36:02     80s] #optDebug: Start CG creation (mem=1846.1M)
[10/19 11:36:02     80s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 10.400000 defLenToSkip 72.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 72.800000 
[10/19 11:36:02     80s] (cpu=0:00:00.1, mem=1905.5M)
[10/19 11:36:02     80s]  ...processing cgPrt (cpu=0:00:00.1, mem=1905.5M)
[10/19 11:36:02     80s]  ...processing cgEgp (cpu=0:00:00.1, mem=1905.5M)
[10/19 11:36:02     80s]  ...processing cgPbk (cpu=0:00:00.1, mem=1905.5M)
[10/19 11:36:02     80s]  ...processing cgNrb(cpu=0:00:00.1, mem=1905.5M)
[10/19 11:36:02     80s]  ...processing cgObs (cpu=0:00:00.1, mem=1905.5M)
[10/19 11:36:02     80s]  ...processing cgCon (cpu=0:00:00.1, mem=1905.5M)
[10/19 11:36:02     80s]  ...processing cgPdm (cpu=0:00:00.1, mem=1905.5M)
[10/19 11:36:02     80s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1905.5M)
[10/19 11:36:02     80s] ### Creating RouteCongInterface, started
[10/19 11:36:02     80s] {MMLU 5 433 433}
[10/19 11:36:02     80s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=1905.5M
[10/19 11:36:02     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=1905.5M
[10/19 11:36:02     80s] ### Creating RouteCongInterface, finished
[10/19 11:36:02     80s] 
[10/19 11:36:02     80s] Creating Lib Analyzer ...
[10/19 11:36:02     80s] 
[10/19 11:36:02     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:36:02     80s] Summary for sequential cells identification: 
[10/19 11:36:02     80s]   Identified SBFF number: 64
[10/19 11:36:02     80s]   Identified MBFF number: 0
[10/19 11:36:02     80s]   Identified SB Latch number: 0
[10/19 11:36:02     80s]   Identified MB Latch number: 0
[10/19 11:36:02     80s]   Not identified SBFF number: 0
[10/19 11:36:02     80s]   Not identified MBFF number: 0
[10/19 11:36:02     80s]   Not identified SB Latch number: 0
[10/19 11:36:02     80s]   Not identified MB Latch number: 0
[10/19 11:36:02     80s]   Number of sequential cells which are not FFs: 62
[10/19 11:36:02     80s]  Visiting view : av_wc
[10/19 11:36:02     80s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:36:02     80s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:36:02     80s]  Visiting view : av_bc
[10/19 11:36:02     80s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:36:02     80s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:36:02     80s] TLC MultiMap info (StdDelay):
[10/19 11:36:02     80s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:36:02     80s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:36:02     80s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:36:02     80s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:36:02     80s]  Setting StdDelay to: 184.6ps
[10/19 11:36:02     80s] 
[10/19 11:36:02     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:36:02     80s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:36:02     80s] Total number of usable inverters from Lib Analyzer: 9 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX16 INL5VX16)
[10/19 11:36:02     80s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:36:02     80s] 
[10/19 11:36:04     82s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:23 mem=1921.5M
[10/19 11:36:04     82s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:23 mem=1921.5M
[10/19 11:36:04     82s] Creating Lib Analyzer, finished. 
[10/19 11:36:04     82s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[10/19 11:36:04     82s] **INFO: Disabling fanout fix in postRoute stage.
[10/19 11:36:04     82s] [GPS-DRV] Optimizer parameters ============================= 
[10/19 11:36:04     82s] [GPS-DRV] maxDensity (design): 0.95
[10/19 11:36:04     82s] [GPS-DRV] maxLocalDensity: 0.96
[10/19 11:36:04     82s] [GPS-DRV] MaintainWNS: 1
[10/19 11:36:04     82s] [GPS-DRV] All active and enabled setup views
[10/19 11:36:04     82s] [GPS-DRV]     av_wc
[10/19 11:36:04     82s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[10/19 11:36:04     82s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[10/19 11:36:04     82s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[10/19 11:36:04     82s] [GPS-DRV] timing-driven DRV settings
[10/19 11:36:04     82s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[10/19 11:36:04     82s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1959.7M, EPOCH TIME: 1697708164.152097
[10/19 11:36:04     82s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1959.7M, EPOCH TIME: 1697708164.152208
[10/19 11:36:04     82s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:36:04     82s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/19 11:36:04     82s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:36:04     82s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/19 11:36:04     82s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:36:04     82s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/19 11:36:04     82s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   185.27|     0.00|       0|       0|       0| 81.43%|          |         |
[10/19 11:36:04     82s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/19 11:36:04     82s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   185.27|     0.00|       0|       0|       0| 81.43%| 0:00:00.0|  1959.7M|
[10/19 11:36:04     82s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1959.7M) ***
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] Total-nets :: 433, Stn-nets :: 0, ratio :: 0 %, Total-len 60007.6, Stn-len 0
[10/19 11:36:04     82s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1940.6M, EPOCH TIME: 1697708164.173999
[10/19 11:36:04     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:419).
[10/19 11:36:04     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:04     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:04     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:04     82s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1896.6M, EPOCH TIME: 1697708164.177165
[10/19 11:36:04     82s] TotalInstCnt at PhyDesignMc Destruction: 419
[10/19 11:36:04     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.17
[10/19 11:36:04     82s] *** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:01:22.7/0:01:25.5 (1.0), mem = 1896.6M
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] =============================================================================================
[10/19 11:36:04     82s]  Step TAT Report : DrvOpt #1 / optDesign #3                                     21.35-s114_1
[10/19 11:36:04     82s] =============================================================================================
[10/19 11:36:04     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:36:04     82s] ---------------------------------------------------------------------------------------------
[10/19 11:36:04     82s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[10/19 11:36:04     82s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:04     82s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  87.6 % )     0:00:01.6 /  0:00:01.6    1.0
[10/19 11:36:04     82s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:04     82s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:36:04     82s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:04     82s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:04     82s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.9
[10/19 11:36:04     82s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:04     82s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:04     82s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:04     82s] [ MISC                   ]          0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:36:04     82s] ---------------------------------------------------------------------------------------------
[10/19 11:36:04     82s]  DrvOpt #1 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[10/19 11:36:04     82s] ---------------------------------------------------------------------------------------------
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] drv optimizer changes nothing and skips refinePlace
[10/19 11:36:04     82s] End: GigaOpt DRV Optimization
[10/19 11:36:04     82s] *info:
[10/19 11:36:04     82s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1896.58M).
[10/19 11:36:04     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1896.6M, EPOCH TIME: 1697708164.181159
[10/19 11:36:04     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:04     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:04     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1896.6M, EPOCH TIME: 1697708164.186481
[10/19 11:36:04     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:04     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:04     82s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.03min real=0.03min mem=1896.6M)
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.267 | 185.267 | 186.938 | 192.349 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1944.7M, EPOCH TIME: 1697708164.228529
[10/19 11:36:04     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:04     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:04     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1944.7M, EPOCH TIME: 1697708164.234530
[10/19 11:36:04     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:04     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:04     82s] Density: 81.427%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1506.4M, totSessionCpu=0:01:23 **
[10/19 11:36:04     82s]   DRV Snapshot: (REF)
[10/19 11:36:04     82s]          Tran DRV: 0 (0)
[10/19 11:36:04     82s]           Cap DRV: 0 (0)
[10/19 11:36:04     82s]        Fanout DRV: 0 (0)
[10/19 11:36:04     82s]            Glitch: 0 (0)
[10/19 11:36:04     82s] *** Timing Is met
[10/19 11:36:04     82s] *** Check timing (0:00:00.0)
[10/19 11:36:04     82s] *** Setup timing is met (target slack 0ns)
[10/19 11:36:04     82s]   Timing Snapshot: (REF)
[10/19 11:36:04     82s]      Weighted WNS: 0.000
[10/19 11:36:04     82s]       All  PG WNS: 0.000
[10/19 11:36:04     82s]       High PG WNS: 0.000
[10/19 11:36:04     82s]       All  PG TNS: 0.000
[10/19 11:36:04     82s]       High PG TNS: 0.000
[10/19 11:36:04     82s]       Low  PG TNS: 0.000
[10/19 11:36:04     82s]    Category Slack: { [L, 185.267] [H, 185.267] }
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] **INFO: flowCheckPoint #3 OptimizationHold
[10/19 11:36:04     82s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:36:04     82s] Deleting Lib Analyzer.
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] TimeStamp Deleting Cell Server End ...
[10/19 11:36:04     82s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:36:04     82s] Summary for sequential cells identification: 
[10/19 11:36:04     82s]   Identified SBFF number: 64
[10/19 11:36:04     82s]   Identified MBFF number: 0
[10/19 11:36:04     82s]   Identified SB Latch number: 0
[10/19 11:36:04     82s]   Identified MB Latch number: 0
[10/19 11:36:04     82s]   Not identified SBFF number: 0
[10/19 11:36:04     82s]   Not identified MBFF number: 0
[10/19 11:36:04     82s]   Not identified SB Latch number: 0
[10/19 11:36:04     82s]   Not identified MB Latch number: 0
[10/19 11:36:04     82s]   Number of sequential cells which are not FFs: 62
[10/19 11:36:04     82s]  Visiting view : av_wc
[10/19 11:36:04     82s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:36:04     82s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:36:04     82s]  Visiting view : av_bc
[10/19 11:36:04     82s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:36:04     82s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:36:04     82s] TLC MultiMap info (StdDelay):
[10/19 11:36:04     82s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:36:04     82s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:36:04     82s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:36:04     82s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:36:04     82s]  Setting StdDelay to: 184.6ps
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] TimeStamp Deleting Cell Server End ...
[10/19 11:36:04     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1934.9M, EPOCH TIME: 1697708164.276274
[10/19 11:36:04     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:04     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:04     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1934.9M, EPOCH TIME: 1697708164.281287
[10/19 11:36:04     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:04     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:04     82s] GigaOpt Hold Optimizer is used
[10/19 11:36:04     82s] End AAE Lib Interpolated Model. (MEM=1934.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] Creating Lib Analyzer ...
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:36:04     82s] Summary for sequential cells identification: 
[10/19 11:36:04     82s]   Identified SBFF number: 64
[10/19 11:36:04     82s]   Identified MBFF number: 0
[10/19 11:36:04     82s]   Identified SB Latch number: 0
[10/19 11:36:04     82s]   Identified MB Latch number: 0
[10/19 11:36:04     82s]   Not identified SBFF number: 0
[10/19 11:36:04     82s]   Not identified MBFF number: 0
[10/19 11:36:04     82s]   Not identified SB Latch number: 0
[10/19 11:36:04     82s]   Not identified MB Latch number: 0
[10/19 11:36:04     82s]   Number of sequential cells which are not FFs: 62
[10/19 11:36:04     82s]  Visiting view : av_wc
[10/19 11:36:04     82s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:36:04     82s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:36:04     82s]  Visiting view : av_bc
[10/19 11:36:04     82s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:36:04     82s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:36:04     82s] TLC MultiMap info (StdDelay):
[10/19 11:36:04     82s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:36:04     82s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:36:04     82s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:36:04     82s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:36:04     82s]  Setting StdDelay to: 184.6ps
[10/19 11:36:04     82s] 
[10/19 11:36:04     82s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:36:04     82s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:36:04     82s] Total number of usable inverters from Lib Analyzer: 10 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX8 INCL5VX16 INL5VX16)
[10/19 11:36:04     82s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:36:04     82s] 
[10/19 11:36:05     84s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:24 mem=1934.9M
[10/19 11:36:05     84s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:24 mem=1934.9M
[10/19 11:36:05     84s] Creating Lib Analyzer, finished. 
[10/19 11:36:05     84s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:24 mem=1934.9M ***
[10/19 11:36:05     84s] *** BuildHoldData #2 [begin] (optDesign #3) : totSession cpu/real = 0:01:24.4/0:01:27.2 (1.0), mem = 1934.9M
[10/19 11:36:05     84s] Saving timing graph ...
[10/19 11:36:06     84s] Done save timing graph
[10/19 11:36:06     84s] 
[10/19 11:36:06     84s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:36:06     84s] Deleting Lib Analyzer.
[10/19 11:36:06     84s] 
[10/19 11:36:06     84s] TimeStamp Deleting Cell Server End ...
[10/19 11:36:06     84s] Starting delay calculation for Hold views
[10/19 11:36:06     84s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/19 11:36:06     84s] #################################################################################
[10/19 11:36:06     84s] # Design Stage: PostRoute
[10/19 11:36:06     84s] # Design Name: top
[10/19 11:36:06     84s] # Design Mode: 250nm
[10/19 11:36:06     84s] # Analysis Mode: MMMC OCV 
[10/19 11:36:06     84s] # Parasitics Mode: SPEF/RCDB 
[10/19 11:36:06     84s] # Signoff Settings: SI Off 
[10/19 11:36:06     84s] #################################################################################
[10/19 11:36:06     84s] Calculate late delays in OCV mode...
[10/19 11:36:06     84s] Calculate early delays in OCV mode...
[10/19 11:36:06     84s] Topological Sorting (REAL = 0:00:00.0, MEM = 1902.7M, InitMEM = 1902.7M)
[10/19 11:36:06     84s] Start delay calculation (fullDC) (1 T). (MEM=1902.69)
[10/19 11:36:06     84s] *** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
[10/19 11:36:06     84s] End AAE Lib Interpolated Model. (MEM=1910.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:06     84s] Total number of fetched objects 433
[10/19 11:36:06     84s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:06     84s] End delay calculation. (MEM=1880.63 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:36:06     84s] End delay calculation (fullDC). (MEM=1880.63 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:36:06     84s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1880.6M) ***
[10/19 11:36:06     84s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:25 mem=1904.6M)
[10/19 11:36:06     84s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:25 mem=1904.6M ***
[10/19 11:36:06     84s] Done building hold timer [308 node(s), 318 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:25 mem=1919.9M ***
[10/19 11:36:06     84s] Restoring timing graph ...
[10/19 11:36:06     85s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[10/19 11:36:06     85s] Done restore timing graph
[10/19 11:36:06     85s] Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:25 mem=1905.4M ***
[10/19 11:36:07     85s] *info: category slack lower bound [L 0.0] in2out in2reg reg2out default
[10/19 11:36:07     85s] *info: category slack lower bound [H 0.0] reg2reg 
[10/19 11:36:07     85s] --------------------------------------------------- 
[10/19 11:36:07     85s]    Setup Violation Summary with Target Slack (0.000 ns)
[10/19 11:36:07     85s] --------------------------------------------------- 
[10/19 11:36:07     85s]          WNS    reg2regWNS
[10/19 11:36:07     85s]   185.267 ns    185.267 ns
[10/19 11:36:07     85s] --------------------------------------------------- 
[10/19 11:36:07     85s] OPTC: m1 20.0 20.0
[10/19 11:36:07     85s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/19 11:36:07     85s] 
[10/19 11:36:07     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:36:07     85s] Summary for sequential cells identification: 
[10/19 11:36:07     85s]   Identified SBFF number: 64
[10/19 11:36:07     85s]   Identified MBFF number: 0
[10/19 11:36:07     85s]   Identified SB Latch number: 0
[10/19 11:36:07     85s]   Identified MB Latch number: 0
[10/19 11:36:07     85s]   Not identified SBFF number: 0
[10/19 11:36:07     85s]   Not identified MBFF number: 0
[10/19 11:36:07     85s]   Not identified SB Latch number: 0
[10/19 11:36:07     85s]   Not identified MB Latch number: 0
[10/19 11:36:07     85s]   Number of sequential cells which are not FFs: 62
[10/19 11:36:07     85s]  Visiting view : av_wc
[10/19 11:36:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:36:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:36:07     85s]  Visiting view : av_bc
[10/19 11:36:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:36:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:36:07     85s] TLC MultiMap info (StdDelay):
[10/19 11:36:07     85s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:36:07     85s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:36:07     85s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:36:07     85s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:36:07     85s]  Setting StdDelay to: 184.6ps
[10/19 11:36:07     85s] 
[10/19 11:36:07     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:36:07     85s] 
[10/19 11:36:07     85s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:36:07     85s] 
[10/19 11:36:07     85s] TimeStamp Deleting Cell Server End ...
[10/19 11:36:07     85s] 
[10/19 11:36:07     85s] Creating Lib Analyzer ...
[10/19 11:36:07     85s] 
[10/19 11:36:07     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:36:07     85s] Summary for sequential cells identification: 
[10/19 11:36:07     85s]   Identified SBFF number: 64
[10/19 11:36:07     85s]   Identified MBFF number: 0
[10/19 11:36:07     85s]   Identified SB Latch number: 0
[10/19 11:36:07     85s]   Identified MB Latch number: 0
[10/19 11:36:07     85s]   Not identified SBFF number: 0
[10/19 11:36:07     85s]   Not identified MBFF number: 0
[10/19 11:36:07     85s]   Not identified SB Latch number: 0
[10/19 11:36:07     85s]   Not identified MB Latch number: 0
[10/19 11:36:07     85s]   Number of sequential cells which are not FFs: 62
[10/19 11:36:07     85s]  Visiting view : av_wc
[10/19 11:36:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:36:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:36:07     85s]  Visiting view : av_bc
[10/19 11:36:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:36:07     85s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:36:07     85s] TLC MultiMap info (StdDelay):
[10/19 11:36:07     85s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:36:07     85s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:36:07     85s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:36:07     85s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:36:07     85s]  Setting StdDelay to: 184.6ps
[10/19 11:36:07     85s] 
[10/19 11:36:07     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:36:07     85s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:36:07     85s] Total number of usable inverters from Lib Analyzer: 10 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX8 INCL5VX16 INL5VX16)
[10/19 11:36:07     85s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:36:07     85s] 
[10/19 11:36:08     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=1929.4M
[10/19 11:36:08     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=1929.4M
[10/19 11:36:08     87s] Creating Lib Analyzer, finished. 
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] *Info: minBufDelay = 404.9 ps, libStdDelay = 184.6 ps, minBufSize = 58240000 (4.0)
[10/19 11:36:08     87s] *Info: worst delay setup view: av_wc
[10/19 11:36:08     87s] Footprint list for hold buffering (delay unit: ps)
[10/19 11:36:08     87s] =================================================================
[10/19 11:36:08     87s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[10/19 11:36:08     87s] ------------------------------------------------------------------
[10/19 11:36:08     87s] *Info:      193.5       2.79     67.62    4.0  56.18 BUL5VX2 (A,Q)
[10/19 11:36:08     87s] *Info:      229.7       3.12    128.77    4.0 128.70 BUL5VX1 (A,Q)
[10/19 11:36:08     87s] *Info:      165.9       2.67     35.14    5.0  28.52 BUL5VX4 (A,Q)
[10/19 11:36:08     87s] *Info:      177.5       2.71     48.08    5.0  39.31 BUL5VX3 (A,Q)
[10/19 11:36:08     87s] *Info:      167.7       2.59     23.05    6.0  18.99 BUL5VX6 (A,Q)
[10/19 11:36:08     87s] *Info:      537.3       3.11    150.56    7.0 148.53 DLY1L5VX1 (A,Q)
[10/19 11:36:08     87s] *Info:      157.6       2.64     17.01    8.0  14.05 BUL5VX8 (A,Q)
[10/19 11:36:08     87s] *Info:      204.0       2.78     26.43    9.0  19.31 BUCL5VX6 (A,Q)
[10/19 11:36:08     87s] *Info:     1101.5       3.12    171.08    9.0 157.34 DLY2L5VX1 (A,Q)
[10/19 11:36:08     87s] *Info:      207.1       2.72     20.81   10.0  14.54 BUCL5VX8 (A,Q)
[10/19 11:36:08     87s] *Info:     2278.8       2.98    207.63   12.0 177.40 DLY4L5VX1 (A,Q)
[10/19 11:36:08     87s] *Info:      155.3       2.61      8.58   14.0   7.06 BUL5VX16 (A,Q)
[10/19 11:36:08     87s] *Info:      189.7       2.55     10.68   14.0   7.21 BUCL5VX16 (A,Q)
[10/19 11:36:08     87s] *Info:     4340.9       2.93    251.63   15.0 204.61 DLY8L5VX1 (A,Q)
[10/19 11:36:08     87s] =================================================================
[10/19 11:36:08     87s] Hold Timer stdDelay = 80.0ps
[10/19 11:36:08     87s]  Visiting view : av_bc
[10/19 11:36:08     87s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:36:08     87s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:36:08     87s] Hold Timer stdDelay = 80.0ps (av_bc)
[10/19 11:36:08     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1929.4M, EPOCH TIME: 1697708168.732546
[10/19 11:36:08     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:08     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1929.4M, EPOCH TIME: 1697708168.737739
[10/19 11:36:08     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:08     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 av_wc
Hold views included:
 av_bc

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.267 | 185.267 | 186.938 | 192.349 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.303  |  0.488  | -0.303  |  0.791  |   N/A   |  0.000  |
|           TNS (ns):| -3.001  |  0.000  | -3.001  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   11    |    0    |   11    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1967.6M, EPOCH TIME: 1697708168.759182
[10/19 11:36:08     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:08     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1967.6M, EPOCH TIME: 1697708168.763740
[10/19 11:36:08     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:08     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] Density: 81.427%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1549.1M, totSessionCpu=0:01:27 **
[10/19 11:36:08     87s] *** BuildHoldData #2 [finish] (optDesign #3) : cpu/real = 0:00:02.8/0:00:02.9 (1.0), totSession cpu/real = 0:01:27.2/0:01:30.1 (1.0), mem = 1918.6M
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] =============================================================================================
[10/19 11:36:08     87s]  Step TAT Report : BuildHoldData #2 / optDesign #3                              21.35-s114_1
[10/19 11:36:08     87s] =============================================================================================
[10/19 11:36:08     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:36:08     87s] ---------------------------------------------------------------------------------------------
[10/19 11:36:08     87s] [ ViewPruning            ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:36:08     87s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:36:08     87s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.9
[10/19 11:36:08     87s] [ CellServerInit         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:36:08     87s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  57.4 % )     0:00:01.6 /  0:00:01.7    1.0
[10/19 11:36:08     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[10/19 11:36:08     87s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ TimingUpdate           ]      6   0:00:00.1  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:36:08     87s] [ FullDelayCalc          ]      2   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.1
[10/19 11:36:08     87s] [ TimingReport           ]      2   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:36:08     87s] [ SaveTimingGraph        ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.1    0.8
[10/19 11:36:08     87s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:36:08     87s] [ MISC                   ]          0:00:00.5  (  16.4 % )     0:00:00.5 /  0:00:00.4    0.9
[10/19 11:36:08     87s] ---------------------------------------------------------------------------------------------
[10/19 11:36:08     87s]  BuildHoldData #2 TOTAL             0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.8    1.0
[10/19 11:36:08     87s] ---------------------------------------------------------------------------------------------
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] *** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:27.2/0:01:30.1 (1.0), mem = 1918.6M
[10/19 11:36:08     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9519.18
[10/19 11:36:08     87s] HoldSingleBuffer minRootGain=0.000
[10/19 11:36:08     87s] HoldSingleBuffer minRootGain=0.000
[10/19 11:36:08     87s] HoldSingleBuffer minRootGain=0.000
[10/19 11:36:08     87s] HoldSingleBuffer minRootGain=0.000
[10/19 11:36:08     87s] *info: Run optDesign holdfix with 1 thread.
[10/19 11:36:08     87s] Info: 6 don't touch nets, 0 undriven net  excluded from IPO operation.
[10/19 11:36:08     87s] Info: 18 clock nets excluded from IPO operation.
[10/19 11:36:08     87s] --------------------------------------------------- 
[10/19 11:36:08     87s]    Hold Timing Summary  - Initial 
[10/19 11:36:08     87s] --------------------------------------------------- 
[10/19 11:36:08     87s]  Target slack:       0.0000 ns
[10/19 11:36:08     87s]  View: av_bc 
[10/19 11:36:08     87s]    WNS:      -0.3034
[10/19 11:36:08     87s]    TNS:      -3.0012
[10/19 11:36:08     87s]    VP :           11
[10/19 11:36:08     87s]    Worst hold path end point: i_register_sync1_reg[6]/D 
[10/19 11:36:08     87s] --------------------------------------------------- 
[10/19 11:36:08     87s] Info: Do not create the CCOpt slew target map as it already exists.
[10/19 11:36:08     87s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/19 11:36:08     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:27 mem=1977.8M
[10/19 11:36:08     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:1977.8M, EPOCH TIME: 1697708168.803058
[10/19 11:36:08     87s] Processing tracks to init pin-track alignment.
[10/19 11:36:08     87s] z: 2, totalTracks: 1
[10/19 11:36:08     87s] z: 4, totalTracks: 1
[10/19 11:36:08     87s] #spOpts: N=250 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:36:08     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1978.8M, EPOCH TIME: 1697708168.805698
[10/19 11:36:08     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:36:08     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1978.8M, EPOCH TIME: 1697708168.810323
[10/19 11:36:08     87s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1978.8M, EPOCH TIME: 1697708168.810375
[10/19 11:36:08     87s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1978.8M, EPOCH TIME: 1697708168.810421
[10/19 11:36:08     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1978.8MB).
[10/19 11:36:08     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1978.8M, EPOCH TIME: 1697708168.810544
[10/19 11:36:08     87s] TotalInstCnt at PhyDesignMc Initialization: 419
[10/19 11:36:08     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:27 mem=1978.8M
[10/19 11:36:08     87s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1978.8M, EPOCH TIME: 1697708168.812527
[10/19 11:36:08     87s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1978.8M, EPOCH TIME: 1697708168.812606
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] *** Starting Core Fixing (fixHold) cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:01:27 mem=1978.8M density=81.427% ***
[10/19 11:36:08     87s] Optimizer Target Slack 0.000 StdDelay is 0.08000  
[10/19 11:36:08     87s] ### Creating RouteCongInterface, started
[10/19 11:36:08     87s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.267 | 185.267 | 186.938 | 192.349 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 81.427%
------------------------------------------------------------------
[10/19 11:36:08     87s] *info: Hold Batch Commit is enabled
[10/19 11:36:08     87s] *info: Levelized Batch Commit is enabled
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] Phase I ......
[10/19 11:36:08     87s] Executing transform: ECO Safe Resize
[10/19 11:36:08     87s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/19 11:36:08     87s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[10/19 11:36:08     87s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/19 11:36:08     87s] Worst hold path end point:
[10/19 11:36:08     87s]   i_register_sync1_reg[6]/D
[10/19 11:36:08     87s]     net: FE_PHN93_i_register_6 (nrTerm=2)
[10/19 11:36:08     87s] |   0|  -0.303|    -3.00|      11|          0|       0(     0)|   81.43%|   0:00:00.0|  1988.8M|
[10/19 11:36:08     87s] Worst hold path end point:
[10/19 11:36:08     87s]   i_register_sync1_reg[6]/D
[10/19 11:36:08     87s]     net: FE_PHN93_i_register_6 (nrTerm=2)
[10/19 11:36:08     87s] |   1|  -0.303|    -3.00|      11|          0|       0(     0)|   81.43%|   0:00:00.0|  1988.8M|
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] Capturing REF for hold ...
[10/19 11:36:08     87s]    Hold Timing Snapshot: (REF)
[10/19 11:36:08     87s]              All PG WNS: -0.303
[10/19 11:36:08     87s]              All PG TNS: -3.001
[10/19 11:36:08     87s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/19 11:36:08     87s] Executing transform: AddBuffer + LegalResize
[10/19 11:36:08     87s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/19 11:36:08     87s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[10/19 11:36:08     87s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/19 11:36:08     87s] Worst hold path end point:
[10/19 11:36:08     87s]   i_register_sync1_reg[6]/D
[10/19 11:36:08     87s]     net: FE_PHN93_i_register_6 (nrTerm=2)
[10/19 11:36:08     87s] |   0|  -0.303|    -3.00|      11|          0|       0(     0)|   81.43%|   0:00:00.0|  1988.8M|
[10/19 11:36:08     87s] Worst hold path end point:
[10/19 11:36:08     87s]   sclk_sync1_reg/D
[10/19 11:36:08     87s]     net: FE_PHN109_i_sclk (nrTerm=2)
[10/19 11:36:08     87s] |   1|  -0.017|    -0.02|       1|         11|       0(     0)|   82.43%|   0:00:00.0|  2027.0M|
[10/19 11:36:08     87s] Worst hold path end point:
[10/19 11:36:08     87s]   i_register_sync1_reg[2]/D
[10/19 11:36:08     87s]     net: FE_PHN98_i_register_2 (nrTerm=2)
[10/19 11:36:08     87s] |   2|   0.013|     0.00|       0|          1|       0(     0)|   82.50%|   0:00:00.0|  2029.5M|
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] Capturing REF for hold ...
[10/19 11:36:08     87s]    Hold Timing Snapshot: (REF)
[10/19 11:36:08     87s]              All PG WNS: 0.013
[10/19 11:36:08     87s]              All PG TNS: 0.000
[10/19 11:36:08     87s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] *info:    Total 12 cells added for Phase I
[10/19 11:36:08     87s] *info:        in which 0 is ripple commits (0.000%)
[10/19 11:36:08     87s] --------------------------------------------------- 
[10/19 11:36:08     87s]    Hold Timing Summary  - Phase I 
[10/19 11:36:08     87s] --------------------------------------------------- 
[10/19 11:36:08     87s]  Target slack:       0.0000 ns
[10/19 11:36:08     87s]  View: av_bc 
[10/19 11:36:08     87s]    WNS:       0.0131
[10/19 11:36:08     87s]    TNS:       0.0000
[10/19 11:36:08     87s]    VP :            0
[10/19 11:36:08     87s]    Worst hold path end point: i_register_sync1_reg[2]/D 
[10/19 11:36:08     87s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.267 | 185.267 | 186.938 | 192.349 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 82.499%
------------------------------------------------------------------
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] *** Finished Core Fixing (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:01:27 mem=2029.5M density=82.499% ***
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] *info:
[10/19 11:36:08     87s] *info: Added a total of 12 cells to fix/reduce hold violation
[10/19 11:36:08     87s] *info:          in which 8 termBuffering
[10/19 11:36:08     87s] *info:          in which 0 dummyBuffering
[10/19 11:36:08     87s] *info:
[10/19 11:36:08     87s] *info: Summary: 
[10/19 11:36:08     87s] *info:            4 cells of type 'BUL5VX1' (4.0, 	128.695) used
[10/19 11:36:08     87s] *info:            3 cells of type 'BUL5VX2' (4.0, 	56.176) used
[10/19 11:36:08     87s] *info:            5 cells of type 'DLY1L5VX1' (7.0, 	148.532) used
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] *** Finish Post Route Hold Fixing (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:01:27 mem=2029.5M density=82.499%) ***
[10/19 11:36:08     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9519.18
[10/19 11:36:08     87s] **INFO: total 12 insts, 0 nets marked don't touch
[10/19 11:36:08     87s] **INFO: total 12 insts, 0 nets marked don't touch DB property
[10/19 11:36:08     87s] **INFO: total 12 insts, 0 nets unmarked don't touch

[10/19 11:36:08     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2010.4M, EPOCH TIME: 1697708168.981100
[10/19 11:36:08     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:431).
[10/19 11:36:08     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:1896.4M, EPOCH TIME: 1697708168.988631
[10/19 11:36:08     87s] TotalInstCnt at PhyDesignMc Destruction: 431
[10/19 11:36:08     87s] *** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:27.4/0:01:30.3 (1.0), mem = 1896.4M
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] =============================================================================================
[10/19 11:36:08     87s]  Step TAT Report : HoldOpt #1 / optDesign #3                                    21.35-s114_1
[10/19 11:36:08     87s] =============================================================================================
[10/19 11:36:08     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:36:08     87s] ---------------------------------------------------------------------------------------------
[10/19 11:36:08     87s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:36:08     87s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ OptimizationStep       ]      2   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:36:08     87s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:36:08     87s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ OptEval                ]      3   0:00:00.0  (  17.7 % )     0:00:00.0 /  0:00:00.0    1.0
[10/19 11:36:08     87s] [ OptCommit              ]      3   0:00:00.0  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[10/19 11:36:08     87s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[10/19 11:36:08     87s] [ IncrDelayCalc          ]      7   0:00:00.0  (  11.8 % )     0:00:00.0 /  0:00:00.0    1.1
[10/19 11:36:08     87s] [ HoldReEval             ]      2   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ HoldCollectNode        ]      6   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ HoldBottleneckCount    ]      4   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ HoldCacheNodeWeight    ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ HoldBuildSlackGraph    ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ HoldDBCommit           ]      2   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:36:08     87s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ TimingUpdate           ]      4   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    1.3
[10/19 11:36:08     87s] [ TimingReport           ]      2   0:00:00.0  (  15.3 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:36:08     87s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:08     87s] [ MISC                   ]          0:00:00.0  (  21.2 % )     0:00:00.0 /  0:00:00.0    0.9
[10/19 11:36:08     87s] ---------------------------------------------------------------------------------------------
[10/19 11:36:08     87s]  HoldOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:36:08     87s] ---------------------------------------------------------------------------------------------
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] **INFO: Skipping refine place as no non-legal commits were detected
[10/19 11:36:08     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1896.4M, EPOCH TIME: 1697708168.991863
[10/19 11:36:08     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:08     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1896.4M, EPOCH TIME: 1697708168.996419
[10/19 11:36:08     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:08     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:08     87s] 
[10/19 11:36:08     87s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:36:08     87s] Deleting Lib Analyzer.
[10/19 11:36:09     87s] 
[10/19 11:36:09     87s] TimeStamp Deleting Cell Server End ...
[10/19 11:36:09     87s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/19 11:36:09     87s] 
[10/19 11:36:09     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:36:09     87s] Summary for sequential cells identification: 
[10/19 11:36:09     87s]   Identified SBFF number: 64
[10/19 11:36:09     87s]   Identified MBFF number: 0
[10/19 11:36:09     87s]   Identified SB Latch number: 0
[10/19 11:36:09     87s]   Identified MB Latch number: 0
[10/19 11:36:09     87s]   Not identified SBFF number: 0
[10/19 11:36:09     87s]   Not identified MBFF number: 0
[10/19 11:36:09     87s]   Not identified SB Latch number: 0
[10/19 11:36:09     87s]   Not identified MB Latch number: 0
[10/19 11:36:09     87s]   Number of sequential cells which are not FFs: 62
[10/19 11:36:09     87s]  Visiting view : av_wc
[10/19 11:36:09     87s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:36:09     87s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:36:09     87s]  Visiting view : av_bc
[10/19 11:36:09     87s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:36:09     87s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:36:09     87s] TLC MultiMap info (StdDelay):
[10/19 11:36:09     87s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:36:09     87s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:36:09     87s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:36:09     87s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:36:09     87s]  Setting StdDelay to: 184.6ps
[10/19 11:36:09     87s] 
[10/19 11:36:09     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:36:09     87s] 
[10/19 11:36:09     87s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:36:09     87s] 
[10/19 11:36:09     87s] TimeStamp Deleting Cell Server End ...
[10/19 11:36:09     87s] **INFO: flowCheckPoint #4 OptimizationPreEco
[10/19 11:36:09     87s] Running postRoute recovery in preEcoRoute mode
[10/19 11:36:09     87s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1503.8M, totSessionCpu=0:01:27 **
[10/19 11:36:09     87s]   DRV Snapshot: (TGT)
[10/19 11:36:09     87s]          Tran DRV: 0 (0)
[10/19 11:36:09     87s]           Cap DRV: 0 (0)
[10/19 11:36:09     87s]        Fanout DRV: 0 (0)
[10/19 11:36:09     87s]            Glitch: 0 (0)
[10/19 11:36:09     87s] 
[10/19 11:36:09     87s] Creating Lib Analyzer ...
[10/19 11:36:09     87s] 
[10/19 11:36:09     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/19 11:36:09     87s] Summary for sequential cells identification: 
[10/19 11:36:09     87s]   Identified SBFF number: 64
[10/19 11:36:09     87s]   Identified MBFF number: 0
[10/19 11:36:09     87s]   Identified SB Latch number: 0
[10/19 11:36:09     87s]   Identified MB Latch number: 0
[10/19 11:36:09     87s]   Not identified SBFF number: 0
[10/19 11:36:09     87s]   Not identified MBFF number: 0
[10/19 11:36:09     87s]   Not identified SB Latch number: 0
[10/19 11:36:09     87s]   Not identified MB Latch number: 0
[10/19 11:36:09     87s]   Number of sequential cells which are not FFs: 62
[10/19 11:36:09     87s]  Visiting view : av_wc
[10/19 11:36:09     87s]    : PowerDomain = none : Weighted F : unweighted  = 184.60 (1.000) with rcCorner = 0
[10/19 11:36:09     87s]    : PowerDomain = none : Weighted F : unweighted  = 165.40 (1.000) with rcCorner = -1
[10/19 11:36:09     87s]  Visiting view : av_bc
[10/19 11:36:09     87s]    : PowerDomain = none : Weighted F : unweighted  = 80.00 (1.000) with rcCorner = 1
[10/19 11:36:09     87s]    : PowerDomain = none : Weighted F : unweighted  = 73.00 (1.000) with rcCorner = -1
[10/19 11:36:09     87s] TLC MultiMap info (StdDelay):
[10/19 11:36:09     87s]   : dc_bc + ls_bc + 0 + no RcCorner := 73ps
[10/19 11:36:09     87s]   : dc_bc + ls_bc + 0 + rc_cBest := 80ps
[10/19 11:36:09     87s]   : dc_wc + ls_wc + 0 + no RcCorner := 165.4ps
[10/19 11:36:09     87s]   : dc_wc + ls_wc + 0 + rc_cWorst := 184.6ps
[10/19 11:36:09     87s]  Setting StdDelay to: 184.6ps
[10/19 11:36:09     87s] 
[10/19 11:36:09     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/19 11:36:09     87s] Total number of usable buffers from Lib Analyzer: 10 ( BUL5VX2 BUL5VX1 BUL5VX4 BUL5VX3 BUL5VX6 BUL5VX8 BUCL5VX6 BUCL5VX8 BUL5VX16 BUCL5VX16)
[10/19 11:36:09     87s] Total number of usable inverters from Lib Analyzer: 9 ( INL5VX1 INL5VX3 INL5VX2 INL5VX4 INL5VX6 INL5VX8 INCL5VX6 INCL5VX16 INL5VX16)
[10/19 11:36:09     87s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1L5VX1 DLY2L5VX1 DLY4L5VX1 DLY8L5VX1)
[10/19 11:36:09     87s] 
[10/19 11:36:10     89s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:29 mem=1928.6M
[10/19 11:36:10     89s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:29 mem=1928.6M
[10/19 11:36:10     89s] Creating Lib Analyzer, finished. 
[10/19 11:36:10     89s] Checking DRV degradation...
[10/19 11:36:10     89s] 
[10/19 11:36:10     89s] Recovery Manager:
[10/19 11:36:10     89s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/19 11:36:10     89s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/19 11:36:10     89s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/19 11:36:10     89s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/19 11:36:10     89s] 
[10/19 11:36:10     89s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/19 11:36:10     89s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=1896.56M, totSessionCpu=0:01:29).
[10/19 11:36:10     89s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1507.9M, totSessionCpu=0:01:29 **
[10/19 11:36:10     89s] 
[10/19 11:36:10     89s]   DRV Snapshot: (REF)
[10/19 11:36:10     89s]          Tran DRV: 0 (0)
[10/19 11:36:10     89s]           Cap DRV: 0 (0)
[10/19 11:36:10     89s]        Fanout DRV: 0 (0)
[10/19 11:36:10     89s]            Glitch: 0 (0)
[10/19 11:36:10     89s] Skipping pre eco harden opt
[10/19 11:36:10     89s] Running refinePlace -preserveRouting true -hardFence false
[10/19 11:36:10     89s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[10/19 11:36:10     89s] ThreeLayerMode is on. Timing-driven placement option disabled.
[10/19 11:36:10     89s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1934.7M, EPOCH TIME: 1697708170.702557
[10/19 11:36:10     89s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1934.7M, EPOCH TIME: 1697708170.702629
[10/19 11:36:10     89s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1934.7M, EPOCH TIME: 1697708170.702714
[10/19 11:36:10     89s] Processing tracks to init pin-track alignment.
[10/19 11:36:10     89s] z: 2, totalTracks: 1
[10/19 11:36:10     89s] z: 4, totalTracks: 1
[10/19 11:36:10     89s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:36:10     89s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1934.7M, EPOCH TIME: 1697708170.705645
[10/19 11:36:10     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:10     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:10     89s] 
[10/19 11:36:10     89s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:10     89s] 
[10/19 11:36:10     89s]  Skipping Bad Lib Cell Checking (CMU) !
[10/19 11:36:10     89s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.006, MEM:1934.7M, EPOCH TIME: 1697708170.711555
[10/19 11:36:10     89s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1934.7M, EPOCH TIME: 1697708170.711608
[10/19 11:36:10     89s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1934.7M, EPOCH TIME: 1697708170.711650
[10/19 11:36:10     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1934.7MB).
[10/19 11:36:10     89s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.009, MEM:1934.7M, EPOCH TIME: 1697708170.711798
[10/19 11:36:10     89s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.009, MEM:1934.7M, EPOCH TIME: 1697708170.711832
[10/19 11:36:10     89s] TDRefine: refinePlace mode is spiral
[10/19 11:36:10     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9519.14
[10/19 11:36:10     89s] OPERPROF:   Starting RefinePlace at level 2, MEM:1934.7M, EPOCH TIME: 1697708170.711882
[10/19 11:36:10     89s] *** Starting refinePlace (0:01:29 mem=1934.7M) ***
[10/19 11:36:10     89s] Total net bbox length = 5.232e+04 (3.880e+04 1.352e+04) (ext = 8.472e+03)
[10/19 11:36:10     89s] 
[10/19 11:36:10     89s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:10     89s] (I)      Default pattern map key = top_default.
[10/19 11:36:10     89s] (I)      Default pattern map key = top_default.
[10/19 11:36:10     89s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1934.7M, EPOCH TIME: 1697708170.713018
[10/19 11:36:10     89s] Starting refinePlace ...
[10/19 11:36:10     89s] (I)      Default pattern map key = top_default.
[10/19 11:36:10     89s] One DDP V2 for no tweak run.
[10/19 11:36:10     89s] (I)      Default pattern map key = top_default.
[10/19 11:36:10     89s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:1934.7M, EPOCH TIME: 1697708170.714323
[10/19 11:36:10     89s] DDP initSite1 nrRow 8 nrJob 8
[10/19 11:36:10     89s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:1934.7M, EPOCH TIME: 1697708170.714378
[10/19 11:36:10     89s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:1934.7M, EPOCH TIME: 1697708170.714419
[10/19 11:36:10     89s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:1934.7M, EPOCH TIME: 1697708170.714455
[10/19 11:36:10     89s] DDP markSite nrRow 8 nrJob 8
[10/19 11:36:10     89s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:1934.7M, EPOCH TIME: 1697708170.714504
[10/19 11:36:10     89s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:1934.7M, EPOCH TIME: 1697708170.714537
[10/19 11:36:10     89s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:1934.7M, EPOCH TIME: 1697708170.714719
[10/19 11:36:10     89s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:1934.7M, EPOCH TIME: 1697708170.714758
[10/19 11:36:10     89s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:1934.7M, EPOCH TIME: 1697708170.714871
[10/19 11:36:10     89s] ** Cut row section cpu time 0:00:00.0.
[10/19 11:36:10     89s]  ** Cut row section real time 0:00:00.0.
[10/19 11:36:10     89s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:1934.7M, EPOCH TIME: 1697708170.714914
[10/19 11:36:10     89s]   Spread Effort: high, post-route mode, useDDP on.
[10/19 11:36:10     89s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1934.7MB) @(0:01:29 - 0:01:29).
[10/19 11:36:10     89s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:36:10     89s] wireLenOptFixPriorityInst 187 inst fixed
[10/19 11:36:10     89s] 
[10/19 11:36:10     89s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/19 11:36:10     89s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/19 11:36:10     89s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:36:10     89s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/19 11:36:10     89s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1934.7MB) @(0:01:29 - 0:01:29).
[10/19 11:36:10     89s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/19 11:36:10     89s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1934.7MB
[10/19 11:36:10     89s] Statistics of distance of Instance movement in refine placement:
[10/19 11:36:10     89s]   maximum (X+Y) =         0.00 um
[10/19 11:36:10     89s]   mean    (X+Y) =         0.00 um
[10/19 11:36:10     89s] Summary Report:
[10/19 11:36:10     89s] Instances move: 0 (out of 409 movable)
[10/19 11:36:10     89s] Instances flipped: 0
[10/19 11:36:10     89s] Mean displacement: 0.00 um
[10/19 11:36:10     89s] Max displacement: 0.00 um 
[10/19 11:36:10     89s] Total instances moved : 0
[10/19 11:36:10     89s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.019, MEM:1934.7M, EPOCH TIME: 1697708170.732364
[10/19 11:36:10     89s] Total net bbox length = 5.232e+04 (3.880e+04 1.352e+04) (ext = 8.472e+03)
[10/19 11:36:10     89s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1934.7MB
[10/19 11:36:10     89s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1934.7MB) @(0:01:29 - 0:01:29).
[10/19 11:36:10     89s] *** Finished refinePlace (0:01:29 mem=1934.7M) ***
[10/19 11:36:10     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9519.14
[10/19 11:36:10     89s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.021, MEM:1934.7M, EPOCH TIME: 1697708170.732726
[10/19 11:36:10     89s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1934.7M, EPOCH TIME: 1697708170.732771
[10/19 11:36:10     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:431).
[10/19 11:36:10     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:10     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:10     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:10     89s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.003, MEM:1896.7M, EPOCH TIME: 1697708170.735512
[10/19 11:36:10     89s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.033, MEM:1896.7M, EPOCH TIME: 1697708170.735574
[10/19 11:36:10     89s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[10/19 11:36:10     89s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[10/19 11:36:10     89s] {MMLU 0 445 445}
[10/19 11:36:10     89s] ### Creating LA Mngr. totSessionCpu=0:01:29 mem=1896.7M
[10/19 11:36:10     89s] ### Creating LA Mngr, finished. totSessionCpu=0:01:29 mem=1896.7M
[10/19 11:36:10     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1896.7M, EPOCH TIME: 1697708170.746576
[10/19 11:36:10     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:10     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:10     89s] 
[10/19 11:36:10     89s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:10     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1896.7M, EPOCH TIME: 1697708170.751192
[10/19 11:36:10     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:10     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:10     89s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.267 | 185.267 | 186.938 | 192.349 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1944.9M, EPOCH TIME: 1697708170.782899
[10/19 11:36:10     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:10     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:10     89s] 
[10/19 11:36:10     89s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:10     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1944.9M, EPOCH TIME: 1697708170.787471
[10/19 11:36:10     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:10     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:10     89s] Density: 82.499%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1508.5M, totSessionCpu=0:01:29 **
[10/19 11:36:10     89s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[10/19 11:36:10     89s] -routeWithEco false                       # bool, default=false
[10/19 11:36:10     89s] -routeSelectedNetOnly false               # bool, default=false
[10/19 11:36:10     89s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/19 11:36:10     89s] -routeWithSiDriven true                   # bool, default=false, user setting
[10/19 11:36:10     89s] Existing Dirty Nets : 23
[10/19 11:36:10     89s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/19 11:36:10     89s] Reset Dirty Nets : 23
[10/19 11:36:10     89s] *** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:29.2/0:01:32.1 (1.0), mem = 1896.9M
[10/19 11:36:10     89s] 
[10/19 11:36:10     89s] globalDetailRoute
[10/19 11:36:10     89s] 
[10/19 11:36:10     89s] #Start globalDetailRoute on Thu Oct 19 11:36:10 2023
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### Time Record (globalDetailRoute) is installed.
[10/19 11:36:10     89s] ### Time Record (Pre Callback) is installed.
[10/19 11:36:10     89s] Closing parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d': 889 access done (mem: 1896.879M)
[10/19 11:36:10     89s] ### Time Record (Pre Callback) is uninstalled.
[10/19 11:36:10     89s] ### Time Record (DB Import) is installed.
[10/19 11:36:10     89s] ### Time Record (Timing Data Generation) is installed.
[10/19 11:36:10     89s] ### Time Record (Timing Data Generation) is uninstalled.
[10/19 11:36:10     89s] ### Net info: total nets: 567
[10/19 11:36:10     89s] ### Net info: dirty nets: 0
[10/19 11:36:10     89s] ### Net info: marked as disconnected nets: 0
[10/19 11:36:10     89s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/19 11:36:10     89s] #num needed restored net=0
[10/19 11:36:10     89s] #need_extraction net=0 (total=567)
[10/19 11:36:10     89s] ### Net info: fully routed nets: 437
[10/19 11:36:10     89s] ### Net info: trivial (< 2 pins) nets: 122
[10/19 11:36:10     89s] ### Net info: unrouted nets: 8
[10/19 11:36:10     89s] ### Net info: re-extraction nets: 0
[10/19 11:36:10     89s] ### Net info: ignored nets: 0
[10/19 11:36:10     89s] ### Net info: skip routing nets: 0
[10/19 11:36:10     89s] ### import design signature (53): route=31312132 fixed_route=1006724315 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2089484078 dirty_area=0 del_dirty_area=0 cell=359584806 placement=637271278 pin_access=1921495284 inst_pattern=1
[10/19 11:36:10     89s] ### Time Record (DB Import) is uninstalled.
[10/19 11:36:10     89s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[10/19 11:36:10     89s] #RTESIG:78da95d33d6fc2301006e0cefd15a7c0904a85fa2ef1d7482b3694561565456e63205270
[10/19 11:36:10     89s] #       24c719f8f70ded5051050c5efde8ec7bcf1e8d57f3774808a7199fb488f91aa17827621a
[10/19 11:36:10     89s] #       69428ce54f846be4938fe7e47e347e7d5b629ec1c6d4ad85f4b369ea47e85aeba1b52154
[10/19 11:36:10     89s] #       6efbf06b48ab53531e9cd9575f50da8de9eaf08f4b4690fcf804d236f87e67b0accce49f
[10/19 11:36:10     89s] #       0bd63be30f67a08664576d7797eb21eb0f8ef582480a82efaeec058ff9dcc239bb8573a1
[10/19 11:36:10     89s] #       01553e15ecb820ddd48d09c3f7e65ac49b1378450242f23892b21fceac58ce8b62f6325f
[10/19 11:36:10     89s] #       2c68c15791f8a5128090562ed8adf5c346a9fe6db4c1b8d2f8b2af675db73f2733485ce3
[10/19 11:36:10     89s] #       6c448993bc878c162a668821c68d9251834240763903eab38dd7513afe2d89fa88ce0ee5
[10/19 11:36:10     89s] #       ee1b647f3d6f
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Skip comparing routing design signature in db-snapshot flow
[10/19 11:36:10     89s] ### Time Record (Data Preparation) is installed.
[10/19 11:36:10     89s] #RTESIG:78da95d3bd6ec2301405e0ce7d8aabc0904a85fadec47f23add8505a559415b98d8148c1
[10/19 11:36:10     89s] #       911c67e0ed1bdaa1a20a18b2fad3b1efb1331aafe6ef90104e333e6911f33542f14ec434
[10/19 11:36:10     89s] #       d28418cb9f08d7c8271fcfc9fd68fcfab6c43c838da95b0be967d3d48fd0b5d6436b43a8
[10/19 11:36:10     89s] #       dcf6e1d79056a7a63c38b3afbea0b41bd3d5e11f978c20f9f109a46df0fdca60accce49f
[10/19 11:36:10     89s] #       0bd63be30f67a08664576d7797f390f51bc766412405c17757ce82c77e6ee19cddc2b9d0
[10/19 11:36:10     89s] #       802a9f0a76fc20ddd48d09c3e7e65ac4871378450342f23892b2bf9c59b19c17c5ec65be
[10/19 11:36:10     89s] #       58d082af22f54b250021ad5cb05beb878d52fddb688371a5f1659f675db73f2733485ce3
[10/19 11:36:10     89s] #       6c448993be878c267ed57b442d542c8c1862dc28193528046497cba2fe12e2394ac7ff5f
[10/19 11:36:10     89s] #       a2becbb3c3df7d03511e4a24
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### Time Record (Data Preparation) is uninstalled.
[10/19 11:36:10     89s] ### Time Record (Global Routing) is installed.
[10/19 11:36:10     89s] ### Time Record (Global Routing) is uninstalled.
[10/19 11:36:10     89s] #Total number of trivial nets (e.g. < 2 pins) = 122 (skipped).
[10/19 11:36:10     89s] #Total number of routable nets = 445.
[10/19 11:36:10     89s] #Total number of nets in the design = 567.
[10/19 11:36:10     89s] #23 routable nets do not have any wires.
[10/19 11:36:10     89s] #422 routable nets have routed wires.
[10/19 11:36:10     89s] #23 nets will be global routed.
[10/19 11:36:10     89s] #23 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/19 11:36:10     89s] #422 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/19 11:36:10     89s] ### Time Record (Data Preparation) is installed.
[10/19 11:36:10     89s] #Start routing data preparation on Thu Oct 19 11:36:10 2023
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Minimum voltage of a net in the design = 0.000.
[10/19 11:36:10     89s] #Maximum voltage of a net in the design = 5.500.
[10/19 11:36:10     89s] #Voltage range [0.000 - 5.500] has 565 nets.
[10/19 11:36:10     89s] #Voltage range [0.000 - 0.000] has 1 net.
[10/19 11:36:10     89s] #Voltage range [4.500 - 5.500] has 1 net.
[10/19 11:36:10     89s] #Build and mark too close pins for the same net.
[10/19 11:36:10     89s] ### Time Record (Cell Pin Access) is installed.
[10/19 11:36:10     89s] #Initial pin access analysis.
[10/19 11:36:10     89s] #Detail pin access analysis.
[10/19 11:36:10     89s] ### Time Record (Cell Pin Access) is uninstalled.
[10/19 11:36:10     89s] # MET1         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.1500
[10/19 11:36:10     89s] # MET2         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.2000
[10/19 11:36:10     89s] # MET3         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.2000
[10/19 11:36:10     89s] # MET4         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.3000
[10/19 11:36:10     89s] #Processed 12/0 dirty instances, 11/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(12 insts marked dirty, reset pre-exisiting dirty flag on 12 insts, 0 nets marked need extraction)
[10/19 11:36:10     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1511.01 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #Regenerating Ggrids automatically.
[10/19 11:36:10     89s] #Auto generating G-grids with size=20 tracks, using layer MET2's pitch = 1.4000.
[10/19 11:36:10     89s] #Using automatically generated G-grids.
[10/19 11:36:10     89s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/19 11:36:10     89s] #Done routing data preparation.
[10/19 11:36:10     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Finished routing data preparation on Thu Oct 19 11:36:10 2023
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Cpu time = 00:00:00
[10/19 11:36:10     89s] #Elapsed time = 00:00:00
[10/19 11:36:10     89s] #Increased memory = 5.52 (MB)
[10/19 11:36:10     89s] #Total memory = 1512.55 (MB)
[10/19 11:36:10     89s] #Peak memory = 1566.34 (MB)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### Time Record (Data Preparation) is uninstalled.
[10/19 11:36:10     89s] ### Time Record (Global Routing) is installed.
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Start global routing on Thu Oct 19 11:36:10 2023
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Start global routing initialization on Thu Oct 19 11:36:10 2023
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Number of eco nets is 15
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Start global routing data preparation on Thu Oct 19 11:36:10 2023
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### build_merged_routing_blockage_rect_list starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] #Start routing resource analysis on Thu Oct 19 11:36:10 2023
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### init_is_bin_blocked starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### adjust_flow_cap starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### adjust_flow_per_partial_route_obs starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### set_via_blocked starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### copy_flow starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] #Routing resource analysis is done on Thu Oct 19 11:36:10 2023
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### report_flow_cap starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #  Resource Analysis:
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/19 11:36:10     89s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/19 11:36:10     89s] #  --------------------------------------------------------------
[10/19 11:36:10     89s] #  MET1           H           7          73         152    44.74%
[10/19 11:36:10     89s] #  MET2           V         178         581         152     0.00%
[10/19 11:36:10     89s] #  MET3           H          21          59         152     0.00%
[10/19 11:36:10     89s] #  --------------------------------------------------------------
[10/19 11:36:10     89s] #  Total                    207      80.08%         456    14.91%
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #  24 nets (4.23%) with 1 preferred extra spacing.
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### analyze_m2_tracks starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### report_initial_resource starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### mark_pg_pins_accessibility starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### set_net_region starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Global routing data preparation is done on Thu Oct 19 11:36:10 2023
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### prepare_level starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### init level 1 starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### Level 1 hgrid = 38 X 4
[10/19 11:36:10     89s] ### prepare_level_flow starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Global routing initialization is done on Thu Oct 19 11:36:10 2023
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #start global routing iteration 1...
[10/19 11:36:10     89s] ### init_flow_edge starts on Thu Oct 19 11:36:10 2023 with memory = 1512.55 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### routing at level 1 (topmost level) iter 0
[10/19 11:36:10     89s] ### measure_qor starts on Thu Oct 19 11:36:10 2023 with memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### measure_congestion starts on Thu Oct 19 11:36:10 2023 with memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #start global routing iteration 2...
[10/19 11:36:10     89s] ### routing at level 1 (topmost level) iter 1
[10/19 11:36:10     89s] ### measure_qor starts on Thu Oct 19 11:36:10 2023 with memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### measure_congestion starts on Thu Oct 19 11:36:10 2023 with memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #start global routing iteration 3...
[10/19 11:36:10     89s] ### routing at level 1 (topmost level) iter 2
[10/19 11:36:10     89s] ### measure_qor starts on Thu Oct 19 11:36:10 2023 with memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### measure_congestion starts on Thu Oct 19 11:36:10 2023 with memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #start global routing iteration 4...
[10/19 11:36:10     89s] ### routing at level 1 (topmost level) iter 3
[10/19 11:36:10     89s] ### measure_qor starts on Thu Oct 19 11:36:10 2023 with memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### measure_congestion starts on Thu Oct 19 11:36:10 2023 with memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### route_end starts on Thu Oct 19 11:36:10 2023 with memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Total number of trivial nets (e.g. < 2 pins) = 122 (skipped).
[10/19 11:36:10     89s] #Total number of routable nets = 445.
[10/19 11:36:10     89s] #Total number of nets in the design = 567.
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #445 routable nets have routed wires.
[10/19 11:36:10     89s] #23 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/19 11:36:10     89s] #422 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Routed net constraints summary:
[10/19 11:36:10     89s] #------------------------------------------
[10/19 11:36:10     89s] #        Rules   Pref Layer   Unconstrained  
[10/19 11:36:10     89s] #------------------------------------------
[10/19 11:36:10     89s] #      Default           23               0  
[10/19 11:36:10     89s] #------------------------------------------
[10/19 11:36:10     89s] #        Total           23               0  
[10/19 11:36:10     89s] #------------------------------------------
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Routing constraints summary of the whole design:
[10/19 11:36:10     89s] #-------------------------------------------------------------
[10/19 11:36:10     89s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[10/19 11:36:10     89s] #-------------------------------------------------------------
[10/19 11:36:10     89s] #      Default                 24          421               0  
[10/19 11:36:10     89s] #-------------------------------------------------------------
[10/19 11:36:10     89s] #        Total                 24          421               0  
[10/19 11:36:10     89s] #-------------------------------------------------------------
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### adjust_flow_per_partial_route_obs starts on Thu Oct 19 11:36:10 2023 with memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### cal_base_flow starts on Thu Oct 19 11:36:10 2023 with memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### init_flow_edge starts on Thu Oct 19 11:36:10 2023 with memory = 1512.83 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### cal_flow starts on Thu Oct 19 11:36:10 2023 with memory = 1512.84 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### report_overcon starts on Thu Oct 19 11:36:10 2023 with memory = 1512.84 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #                 OverCon       OverCon          
[10/19 11:36:10     89s] #                  #Gcell        #Gcell    %Gcell
[10/19 11:36:10     89s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[10/19 11:36:10     89s] #  ------------------------------------------------------------
[10/19 11:36:10     89s] #  MET1          0(0.00%)      0(0.00%)   (0.00%)     0.86  
[10/19 11:36:10     89s] #  MET2          6(3.95%)      3(1.97%)   (5.92%)     0.79  
[10/19 11:36:10     89s] #  MET3          4(2.63%)      0(0.00%)   (2.63%)     0.77  
[10/19 11:36:10     89s] #  ------------------------------------------------------------
[10/19 11:36:10     89s] #     Total     10(2.54%)      3(0.76%)   (3.30%)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[10/19 11:36:10     89s] #  Overflow after GR: 1.02% H + 2.28% V
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### cal_base_flow starts on Thu Oct 19 11:36:10 2023 with memory = 1512.84 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### init_flow_edge starts on Thu Oct 19 11:36:10 2023 with memory = 1512.84 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### cal_flow starts on Thu Oct 19 11:36:10 2023 with memory = 1512.84 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### generate_cong_map_content starts on Thu Oct 19 11:36:10 2023 with memory = 1512.84 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### update starts on Thu Oct 19 11:36:10 2023 with memory = 1512.84 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #Complete Global Routing.
[10/19 11:36:10     89s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:36:10     89s] #Total wire length = 64856 um.
[10/19 11:36:10     89s] #Total half perimeter of net bounding box = 53898 um.
[10/19 11:36:10     89s] #Total wire length on LAYER MET1 = 7948 um.
[10/19 11:36:10     89s] #Total wire length on LAYER MET2 = 22219 um.
[10/19 11:36:10     89s] #Total wire length on LAYER MET3 = 34689 um.
[10/19 11:36:10     89s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:36:10     89s] #Total number of vias = 3505
[10/19 11:36:10     89s] #Total number of multi-cut vias = 994 ( 28.4%)
[10/19 11:36:10     89s] #Total number of single cut vias = 2511 ( 71.6%)
[10/19 11:36:10     89s] #Up-Via Summary (total 3505):
[10/19 11:36:10     89s] #                   single-cut          multi-cut      Total
[10/19 11:36:10     89s] #-----------------------------------------------------------
[10/19 11:36:10     89s] # MET1            1406 ( 77.3%)       412 ( 22.7%)       1818
[10/19 11:36:10     89s] # MET2            1105 ( 65.5%)       582 ( 34.5%)       1687
[10/19 11:36:10     89s] #-----------------------------------------------------------
[10/19 11:36:10     89s] #                 2511 ( 71.6%)       994 ( 28.4%)       3505 
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### report_overcon starts on Thu Oct 19 11:36:10 2023 with memory = 1513.26 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### report_overcon starts on Thu Oct 19 11:36:10 2023 with memory = 1513.26 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #Max overcon = 2 tracks.
[10/19 11:36:10     89s] #Total overcon = 3.30%.
[10/19 11:36:10     89s] #Worst layer Gcell overcon rate = 2.63%.
[10/19 11:36:10     89s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### global_route design signature (56): route=1197124505 net_attr=1839295550
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Global routing statistics:
[10/19 11:36:10     89s] #Cpu time = 00:00:00
[10/19 11:36:10     89s] #Elapsed time = 00:00:00
[10/19 11:36:10     89s] #Increased memory = 0.28 (MB)
[10/19 11:36:10     89s] #Total memory = 1512.84 (MB)
[10/19 11:36:10     89s] #Peak memory = 1566.34 (MB)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Finished global routing on Thu Oct 19 11:36:10 2023
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### Time Record (Global Routing) is uninstalled.
[10/19 11:36:10     89s] ### Time Record (Data Preparation) is installed.
[10/19 11:36:10     89s] ### Time Record (Data Preparation) is uninstalled.
[10/19 11:36:10     89s] ### track-assign external-init starts on Thu Oct 19 11:36:10 2023 with memory = 1512.84 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### Time Record (Track Assignment) is installed.
[10/19 11:36:10     89s] ### Time Record (Track Assignment) is uninstalled.
[10/19 11:36:10     89s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.84 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### track-assign engine-init starts on Thu Oct 19 11:36:10 2023 with memory = 1512.84 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] ### Time Record (Track Assignment) is installed.
[10/19 11:36:10     89s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### track-assign core-engine starts on Thu Oct 19 11:36:10 2023 with memory = 1512.84 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #Start Track Assignment.
[10/19 11:36:10     89s] #Done with 31 horizontal wires in 1 hboxes and 27 vertical wires in 2 hboxes.
[10/19 11:36:10     89s] #Done with 3 horizontal wires in 1 hboxes and 7 vertical wires in 2 hboxes.
[10/19 11:36:10     89s] #Complete Track Assignment.
[10/19 11:36:10     89s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:36:10     89s] #Total wire length = 64789 um.
[10/19 11:36:10     89s] #Total half perimeter of net bounding box = 53898 um.
[10/19 11:36:10     89s] #Total wire length on LAYER MET1 = 7931 um.
[10/19 11:36:10     89s] #Total wire length on LAYER MET2 = 22255 um.
[10/19 11:36:10     89s] #Total wire length on LAYER MET3 = 34604 um.
[10/19 11:36:10     89s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:36:10     89s] #Total number of vias = 3505
[10/19 11:36:10     89s] #Total number of multi-cut vias = 994 ( 28.4%)
[10/19 11:36:10     89s] #Total number of single cut vias = 2511 ( 71.6%)
[10/19 11:36:10     89s] #Up-Via Summary (total 3505):
[10/19 11:36:10     89s] #                   single-cut          multi-cut      Total
[10/19 11:36:10     89s] #-----------------------------------------------------------
[10/19 11:36:10     89s] # MET1            1406 ( 77.3%)       412 ( 22.7%)       1818
[10/19 11:36:10     89s] # MET2            1105 ( 65.5%)       582 ( 34.5%)       1687
[10/19 11:36:10     89s] #-----------------------------------------------------------
[10/19 11:36:10     89s] #                 2511 ( 71.6%)       994 ( 28.4%)       3505 
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] ### track_assign design signature (59): route=1378904825
[10/19 11:36:10     89s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[10/19 11:36:10     89s] ### Time Record (Track Assignment) is uninstalled.
[10/19 11:36:10     89s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.91 (MB), peak = 1566.34 (MB)
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #number of short segments in preferred routing layers
[10/19 11:36:10     89s] #	MET1      MET2      MET3      Total 
[10/19 11:36:10     89s] #	1         11        8         20        
[10/19 11:36:10     89s] #
[10/19 11:36:10     89s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/19 11:36:10     89s] #Cpu time = 00:00:00
[10/19 11:36:10     89s] #Elapsed time = 00:00:00
[10/19 11:36:10     89s] #Increased memory = 5.88 (MB)
[10/19 11:36:10     89s] #Total memory = 1512.91 (MB)
[10/19 11:36:10     89s] #Peak memory = 1566.34 (MB)
[10/19 11:36:10     89s] ### Time Record (Detail Routing) is installed.
[10/19 11:36:10     89s] ### drc_pitch = 3700 (  3.7000 um) drc_range = 2250 (  2.2500 um) route_pitch = 3400 (  3.4000 um) patch_pitch = 22900 ( 22.9000 um) top_route_layer = 3 top_pin_layer = 3
[10/19 11:36:11     89s] #
[10/19 11:36:11     89s] #Start Detail Routing..
[10/19 11:36:11     89s] #start initial detail routing ...
[10/19 11:36:11     89s] ### Design has 0 dirty nets, 113 dirty-areas)
[10/19 11:36:11     90s] # ECO: 16.7% of the total area was rechecked for DRC, and 83.3% required routing.
[10/19 11:36:11     90s] #   number of violations = 30
[10/19 11:36:11     90s] #
[10/19 11:36:11     90s] #    By Layer and Type :
[10/19 11:36:11     90s] #	         MetSpc    Short   CShort   Totals
[10/19 11:36:11     90s] #	MET1          2        5        1        8
[10/19 11:36:11     90s] #	MET2          1       15        0       16
[10/19 11:36:11     90s] #	MET3          0        6        0        6
[10/19 11:36:11     90s] #	Totals        3       26        1       30
[10/19 11:36:11     90s] #12 out of 431 instances (2.8%) need to be verified(marked ipoed), dirty area = 1.0%.
[10/19 11:36:11     90s] #0.0% of the total area is being checked for drcs
[10/19 11:36:11     90s] #0.0% of the total area was checked
[10/19 11:36:11     90s] ### Routing stats: routing = 86.84% drc-check-only = 13.16% dirty-area = 47.37%
[10/19 11:36:11     90s] #   number of violations = 30
[10/19 11:36:11     90s] #
[10/19 11:36:11     90s] #    By Layer and Type :
[10/19 11:36:11     90s] #	         MetSpc    Short   CShort   Totals
[10/19 11:36:11     90s] #	MET1          2        5        1        8
[10/19 11:36:11     90s] #	MET2          1       15        0       16
[10/19 11:36:11     90s] #	MET3          0        6        0        6
[10/19 11:36:11     90s] #	Totals        3       26        1       30
[10/19 11:36:11     90s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1520.57 (MB), peak = 1566.34 (MB)
[10/19 11:36:11     90s] #start 1st optimization iteration ...
[10/19 11:36:12     90s] ### Routing stats: routing = 88.82% drc-check-only = 11.18% dirty-area = 47.37%
[10/19 11:36:12     90s] #   number of violations = 0
[10/19 11:36:12     90s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1520.19 (MB), peak = 1566.34 (MB)
[10/19 11:36:12     90s] #Complete Detail Routing.
[10/19 11:36:12     90s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:36:12     90s] #Total wire length = 64666 um.
[10/19 11:36:12     90s] #Total half perimeter of net bounding box = 53898 um.
[10/19 11:36:12     90s] #Total wire length on LAYER MET1 = 7683 um.
[10/19 11:36:12     90s] #Total wire length on LAYER MET2 = 22393 um.
[10/19 11:36:12     90s] #Total wire length on LAYER MET3 = 34590 um.
[10/19 11:36:12     90s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:36:12     90s] #Total number of vias = 3586
[10/19 11:36:12     90s] #Total number of multi-cut vias = 898 ( 25.0%)
[10/19 11:36:12     90s] #Total number of single cut vias = 2688 ( 75.0%)
[10/19 11:36:12     90s] #Up-Via Summary (total 3586):
[10/19 11:36:12     90s] #                   single-cut          multi-cut      Total
[10/19 11:36:12     90s] #-----------------------------------------------------------
[10/19 11:36:12     90s] # MET1            1455 ( 79.8%)       369 ( 20.2%)       1824
[10/19 11:36:12     90s] # MET2            1233 ( 70.0%)       529 ( 30.0%)       1762
[10/19 11:36:12     90s] #-----------------------------------------------------------
[10/19 11:36:12     90s] #                 2688 ( 75.0%)       898 ( 25.0%)       3586 
[10/19 11:36:12     90s] #
[10/19 11:36:12     90s] #Total number of DRC violations = 0
[10/19 11:36:12     90s] ### Time Record (Detail Routing) is uninstalled.
[10/19 11:36:12     90s] #Cpu time = 00:00:01
[10/19 11:36:12     90s] #Elapsed time = 00:00:01
[10/19 11:36:12     90s] #Increased memory = 7.27 (MB)
[10/19 11:36:12     90s] #Total memory = 1520.19 (MB)
[10/19 11:36:12     90s] #Peak memory = 1566.34 (MB)
[10/19 11:36:12     90s] ### Time Record (Antenna Fixing) is installed.
[10/19 11:36:12     90s] #
[10/19 11:36:12     90s] #start routing for process antenna violation fix ...
[10/19 11:36:12     90s] ### drc_pitch = 3700 (  3.7000 um) drc_range = 2250 (  2.2500 um) route_pitch = 3400 (  3.4000 um) patch_pitch = 22900 ( 22.9000 um) top_route_layer = 3 top_pin_layer = 3
[10/19 11:36:12     90s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1520.10 (MB), peak = 1566.34 (MB)
[10/19 11:36:12     90s] #
[10/19 11:36:12     90s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:36:12     90s] #Total wire length = 64666 um.
[10/19 11:36:12     90s] #Total half perimeter of net bounding box = 53898 um.
[10/19 11:36:12     90s] #Total wire length on LAYER MET1 = 7683 um.
[10/19 11:36:12     90s] #Total wire length on LAYER MET2 = 22393 um.
[10/19 11:36:12     90s] #Total wire length on LAYER MET3 = 34590 um.
[10/19 11:36:12     90s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:36:12     90s] #Total number of vias = 3586
[10/19 11:36:12     90s] #Total number of multi-cut vias = 898 ( 25.0%)
[10/19 11:36:12     90s] #Total number of single cut vias = 2688 ( 75.0%)
[10/19 11:36:12     90s] #Up-Via Summary (total 3586):
[10/19 11:36:12     90s] #                   single-cut          multi-cut      Total
[10/19 11:36:12     90s] #-----------------------------------------------------------
[10/19 11:36:12     90s] # MET1            1455 ( 79.8%)       369 ( 20.2%)       1824
[10/19 11:36:12     90s] # MET2            1233 ( 70.0%)       529 ( 30.0%)       1762
[10/19 11:36:12     90s] #-----------------------------------------------------------
[10/19 11:36:12     90s] #                 2688 ( 75.0%)       898 ( 25.0%)       3586 
[10/19 11:36:12     90s] #
[10/19 11:36:12     90s] #Total number of DRC violations = 0
[10/19 11:36:12     90s] #Total number of process antenna violations = 0
[10/19 11:36:12     90s] #Total number of net violated process antenna rule = 0
[10/19 11:36:12     90s] #
[10/19 11:36:12     90s] #
[10/19 11:36:12     90s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:36:12     90s] #Total wire length = 64666 um.
[10/19 11:36:12     90s] #Total half perimeter of net bounding box = 53898 um.
[10/19 11:36:12     90s] #Total wire length on LAYER MET1 = 7683 um.
[10/19 11:36:12     90s] #Total wire length on LAYER MET2 = 22393 um.
[10/19 11:36:12     90s] #Total wire length on LAYER MET3 = 34590 um.
[10/19 11:36:12     90s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:36:12     90s] #Total number of vias = 3586
[10/19 11:36:12     90s] #Total number of multi-cut vias = 898 ( 25.0%)
[10/19 11:36:12     90s] #Total number of single cut vias = 2688 ( 75.0%)
[10/19 11:36:12     90s] #Up-Via Summary (total 3586):
[10/19 11:36:12     90s] #                   single-cut          multi-cut      Total
[10/19 11:36:12     90s] #-----------------------------------------------------------
[10/19 11:36:12     90s] # MET1            1455 ( 79.8%)       369 ( 20.2%)       1824
[10/19 11:36:12     90s] # MET2            1233 ( 70.0%)       529 ( 30.0%)       1762
[10/19 11:36:12     90s] #-----------------------------------------------------------
[10/19 11:36:12     90s] #                 2688 ( 75.0%)       898 ( 25.0%)       3586 
[10/19 11:36:12     90s] #
[10/19 11:36:12     90s] #Total number of DRC violations = 0
[10/19 11:36:12     90s] #Total number of process antenna violations = 0
[10/19 11:36:12     90s] #Total number of net violated process antenna rule = 0
[10/19 11:36:12     90s] #
[10/19 11:36:12     90s] ### Time Record (Antenna Fixing) is uninstalled.
[10/19 11:36:12     90s] #detailRoute Statistics:
[10/19 11:36:12     90s] #Cpu time = 00:00:01
[10/19 11:36:12     90s] #Elapsed time = 00:00:01
[10/19 11:36:12     90s] #Increased memory = 7.18 (MB)
[10/19 11:36:12     90s] #Total memory = 1520.10 (MB)
[10/19 11:36:12     90s] #Peak memory = 1566.34 (MB)
[10/19 11:36:12     90s] #Skip updating routing design signature in db-snapshot flow
[10/19 11:36:12     90s] ### global_detail_route design signature (70): route=1947627541 flt_obj=0 vio=1905142130 shield_wire=1
[10/19 11:36:12     90s] ### Time Record (DB Export) is installed.
[10/19 11:36:12     90s] ### export design design signature (71): route=1947627541 fixed_route=1006724315 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1289729721 dirty_area=0 del_dirty_area=0 cell=359584806 placement=637271278 pin_access=159897300 inst_pattern=1
[10/19 11:36:12     90s] #	no debugging net set
[10/19 11:36:12     90s] ### Time Record (DB Export) is uninstalled.
[10/19 11:36:12     90s] ### Time Record (Post Callback) is installed.
[10/19 11:36:12     90s] ### Time Record (Post Callback) is uninstalled.
[10/19 11:36:12     90s] #
[10/19 11:36:12     90s] #globalDetailRoute statistics:
[10/19 11:36:12     90s] #Cpu time = 00:00:02
[10/19 11:36:12     90s] #Elapsed time = 00:00:02
[10/19 11:36:12     90s] #Increased memory = -44.19 (MB)
[10/19 11:36:12     90s] #Total memory = 1464.33 (MB)
[10/19 11:36:12     90s] #Peak memory = 1566.34 (MB)
[10/19 11:36:12     90s] #Number of warnings = 0
[10/19 11:36:12     90s] #Total number of warnings = 14
[10/19 11:36:12     90s] #Number of fails = 0
[10/19 11:36:12     90s] #Total number of fails = 0
[10/19 11:36:12     90s] #Complete globalDetailRoute on Thu Oct 19 11:36:12 2023
[10/19 11:36:12     90s] #
[10/19 11:36:12     90s] ### import design signature (72): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=159897300 inst_pattern=1
[10/19 11:36:12     90s] ### Time Record (globalDetailRoute) is uninstalled.
[10/19 11:36:12     90s] ### 
[10/19 11:36:12     90s] ###   Scalability Statistics
[10/19 11:36:12     90s] ### 
[10/19 11:36:12     90s] ### --------------------------------+----------------+----------------+----------------+
[10/19 11:36:12     90s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/19 11:36:12     90s] ### --------------------------------+----------------+----------------+----------------+
[10/19 11:36:12     90s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:12     90s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:12     90s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:12     90s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:12     90s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:12     90s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:12     90s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:12     90s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:12     90s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:12     90s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[10/19 11:36:12     90s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:12     90s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[10/19 11:36:12     90s] ### --------------------------------+----------------+----------------+----------------+
[10/19 11:36:12     90s] ### 
[10/19 11:36:12     90s] *** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:30.8/0:01:33.7 (1.0), mem = 1865.8M
[10/19 11:36:12     90s] 
[10/19 11:36:12     90s] =============================================================================================
[10/19 11:36:12     90s]  Step TAT Report : EcoRoute #1 / optDesign #3                                   21.35-s114_1
[10/19 11:36:12     90s] =============================================================================================
[10/19 11:36:12     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:36:12     90s] ---------------------------------------------------------------------------------------------
[10/19 11:36:12     90s] [ GlobalRoute            ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[10/19 11:36:12     90s] [ DetailRoute            ]      1   0:00:01.2  (  74.3 % )     0:00:01.2 /  0:00:01.2    1.0
[10/19 11:36:12     90s] [ MISC                   ]          0:00:00.4  (  23.3 % )     0:00:00.4 /  0:00:00.4    1.0
[10/19 11:36:12     90s] ---------------------------------------------------------------------------------------------
[10/19 11:36:12     90s]  EcoRoute #1 TOTAL                  0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[10/19 11:36:12     90s] ---------------------------------------------------------------------------------------------
[10/19 11:36:12     90s] 
[10/19 11:36:12     90s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1464.3M, totSessionCpu=0:01:31 **
[10/19 11:36:12     90s] New Signature Flow (restoreNanoRouteOptions) ....
[10/19 11:36:12     90s] **INFO: flowCheckPoint #6 PostEcoSummary
[10/19 11:36:12     90s] Extraction called for design 'top' of instances=431 and nets=567 using extraction engine 'postRoute' at effort level 'low' .
[10/19 11:36:12     90s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/19 11:36:12     90s] RC Extraction called in multi-corner(2) mode.
[10/19 11:36:12     90s] Process corner(s) are loaded.
[10/19 11:36:12     90s]  Corner: rc_cWorst
[10/19 11:36:12     90s]  Corner: rc_cBest
[10/19 11:36:12     90s] extractDetailRC Option : -outfile /tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d -maxResLength 200  -extended
[10/19 11:36:12     90s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[10/19 11:36:12     90s]       RC Corner Indexes            0       1   
[10/19 11:36:12     90s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/19 11:36:12     90s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[10/19 11:36:12     90s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/19 11:36:12     90s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/19 11:36:12     90s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/19 11:36:12     90s] Shrink Factor                : 1.00000
[10/19 11:36:12     90s] 
[10/19 11:36:12     90s] Trim Metal Layers:
[10/19 11:36:12     90s] LayerId::1 widthSet size::4
[10/19 11:36:12     90s] LayerId::2 widthSet size::4
[10/19 11:36:12     90s] LayerId::3 widthSet size::4
[10/19 11:36:12     90s] LayerId::4 widthSet size::3
[10/19 11:36:12     90s] eee: pegSigSF::1.070000
[10/19 11:36:12     90s] Initializing multi-corner capacitance tables ... 
[10/19 11:36:12     90s] Initializing multi-corner resistance tables ...
[10/19 11:36:12     90s] eee: l::1 avDens::0.186959 usedTrk::164.523798 availTrk::880.000000 sigTrk::164.523798
[10/19 11:36:12     90s] eee: l::2 avDens::0.290070 usedTrk::237.028846 availTrk::817.142857 sigTrk::237.028846
[10/19 11:36:12     90s] eee: l::3 avDens::0.423721 usedTrk::372.874523 availTrk::880.000000 sigTrk::372.874523
[10/19 11:36:12     90s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:36:12     90s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.504448 uaWl=0.000000 uaWlH=0.000000 aWlH=0.523806 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.230900 wHLS=2.811599 siPrev=0 viaL=0.000000
[10/19 11:36:12     90s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1865.8M)
[10/19 11:36:12     90s] Creating parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d' for storing RC.
[10/19 11:36:12     90s] Extracted 10.0224% (CPU Time= 0:00:00.1  MEM= 1917.8M)
[10/19 11:36:12     90s] Extracted 20.0244% (CPU Time= 0:00:00.1  MEM= 1917.8M)
[10/19 11:36:12     90s] Extracted 30.0264% (CPU Time= 0:00:00.1  MEM= 1917.8M)
[10/19 11:36:12     90s] Extracted 40.0285% (CPU Time= 0:00:00.1  MEM= 1917.8M)
[10/19 11:36:12     90s] Extracted 50.0305% (CPU Time= 0:00:00.1  MEM= 1917.8M)
[10/19 11:36:12     90s] Extracted 60.0325% (CPU Time= 0:00:00.1  MEM= 1917.8M)
[10/19 11:36:12     90s] Extracted 70.0346% (CPU Time= 0:00:00.1  MEM= 1917.8M)
[10/19 11:36:12     90s] Extracted 80.0366% (CPU Time= 0:00:00.1  MEM= 1917.8M)
[10/19 11:36:12     90s] Extracted 90.0386% (CPU Time= 0:00:00.1  MEM= 1917.8M)
[10/19 11:36:12     90s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1917.8M)
[10/19 11:36:12     90s] Number of Extracted Resistors     : 8704
[10/19 11:36:12     90s] Number of Extracted Ground Cap.   : 9071
[10/19 11:36:12     90s] Number of Extracted Coupling Cap. : 24672
[10/19 11:36:12     90s] Opening parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d' for reading (mem: 1886.555M)
[10/19 11:36:12     90s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[10/19 11:36:12     90s]  Corner: rc_cWorst
[10/19 11:36:12     90s]  Corner: rc_cBest
[10/19 11:36:12     90s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1886.6M)
[10/19 11:36:12     90s] Creating parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb_Filter.rcdb.d' for storing RC.
[10/19 11:36:13     90s] Closing parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d': 445 access done (mem: 1894.555M)
[10/19 11:36:13     91s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1894.555M)
[10/19 11:36:13     91s] Opening parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d' for reading (mem: 1894.555M)
[10/19 11:36:13     91s] processing rcdb (/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d) for hinst (top) of cell (top);
[10/19 11:36:14     91s] Closing parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d': 0 access done (mem: 1894.555M)
[10/19 11:36:14     91s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=1894.555M)
[10/19 11:36:14     91s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 1894.555M)
[10/19 11:36:14     91s] Starting delay calculation for Setup views
[10/19 11:36:14     91s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/19 11:36:14     91s] #################################################################################
[10/19 11:36:14     91s] # Design Stage: PostRoute
[10/19 11:36:14     91s] # Design Name: top
[10/19 11:36:14     91s] # Design Mode: 250nm
[10/19 11:36:14     91s] # Analysis Mode: MMMC OCV 
[10/19 11:36:14     91s] # Parasitics Mode: SPEF/RCDB 
[10/19 11:36:14     91s] # Signoff Settings: SI Off 
[10/19 11:36:14     91s] #################################################################################
[10/19 11:36:14     91s] Calculate early delays in OCV mode...
[10/19 11:36:14     91s] Calculate late delays in OCV mode...
[10/19 11:36:14     91s] Topological Sorting (REAL = 0:00:00.0, MEM = 1904.3M, InitMEM = 1904.3M)
[10/19 11:36:14     91s] Start delay calculation (fullDC) (1 T). (MEM=1904.28)
[10/19 11:36:14     91s] *** Calculating scaling factor for ls_wc libraries using the default operating condition of each library.
[10/19 11:36:14     91s] 
[10/19 11:36:14     91s] Trim Metal Layers:
[10/19 11:36:14     91s] LayerId::1 widthSet size::4
[10/19 11:36:14     91s] LayerId::2 widthSet size::4
[10/19 11:36:14     91s] LayerId::3 widthSet size::4
[10/19 11:36:14     91s] LayerId::4 widthSet size::3
[10/19 11:36:14     91s] eee: pegSigSF::1.070000
[10/19 11:36:14     91s] Initializing multi-corner capacitance tables ... 
[10/19 11:36:14     91s] Initializing multi-corner resistance tables ...
[10/19 11:36:14     91s] eee: l::1 avDens::0.186959 usedTrk::164.523798 availTrk::880.000000 sigTrk::164.523798
[10/19 11:36:14     91s] eee: l::2 avDens::0.290070 usedTrk::237.028846 availTrk::817.142857 sigTrk::237.028846
[10/19 11:36:14     91s] eee: l::3 avDens::0.423721 usedTrk::372.874523 availTrk::880.000000 sigTrk::372.874523
[10/19 11:36:14     91s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:36:14     91s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.504448 uaWl=0.000000 uaWlH=0.000000 aWlH=0.523806 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.230900 wHLS=2.811599 siPrev=0 viaL=0.000000
[10/19 11:36:14     91s] End AAE Lib Interpolated Model. (MEM=1904.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:14     91s] Opening parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d' for reading (mem: 1904.281M)
[10/19 11:36:14     91s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1904.3M)
[10/19 11:36:14     92s] Total number of fetched objects 445
[10/19 11:36:14     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:14     92s] End delay calculation. (MEM=1919.96 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:36:14     92s] End delay calculation (fullDC). (MEM=1919.96 CPU=0:00:00.2 REAL=0:00:00.0)
[10/19 11:36:14     92s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1920.0M) ***
[10/19 11:36:14     92s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:32 mem=1944.0M)
[10/19 11:36:14     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1944.0M, EPOCH TIME: 1697708174.537032
[10/19 11:36:14     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:14     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:14     92s] 
[10/19 11:36:14     92s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:14     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1944.0M, EPOCH TIME: 1697708174.542157
[10/19 11:36:14     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:14     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:14     92s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.277 | 185.277 | 187.026 | 192.410 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1959.2M, EPOCH TIME: 1697708174.581290
[10/19 11:36:14     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:14     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:14     92s] 
[10/19 11:36:14     92s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:14     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1959.2M, EPOCH TIME: 1697708174.586257
[10/19 11:36:14     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:14     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:14     92s] Density: 82.499%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:19, mem = 1519.0M, totSessionCpu=0:01:32 **
[10/19 11:36:14     92s] Executing marking Critical Nets1
[10/19 11:36:14     92s] **INFO: flowCheckPoint #7 OptimizationRecovery
[10/19 11:36:14     92s] *** Timing Is met
[10/19 11:36:14     92s] *** Check timing (0:00:00.0)
[10/19 11:36:14     92s] **INFO: flowCheckPoint #8 FinalSummary
[10/19 11:36:14     92s] Reported timing to dir ../reports/par/timingReports/opt_design/
[10/19 11:36:14     92s] **optDesign ... cpu = 0:00:17, real = 0:00:19, mem = 1517.0M, totSessionCpu=0:01:32 **
[10/19 11:36:14     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1883.2M, EPOCH TIME: 1697708174.637488
[10/19 11:36:14     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:14     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:14     92s] 
[10/19 11:36:14     92s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:14     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.005, MEM:1883.2M, EPOCH TIME: 1697708174.642383
[10/19 11:36:14     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:14     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:14     92s] Saving timing graph ...
[10/19 11:36:14     92s] Done save timing graph
[10/19 11:36:14     92s] 
[10/19 11:36:14     92s] TimeStamp Deleting Cell Server Begin ...
[10/19 11:36:14     92s] 
[10/19 11:36:14     92s] TimeStamp Deleting Cell Server End ...
[10/19 11:36:14     92s] Starting delay calculation for Hold views
[10/19 11:36:15     92s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/19 11:36:15     92s] #################################################################################
[10/19 11:36:15     92s] # Design Stage: PostRoute
[10/19 11:36:15     92s] # Design Name: top
[10/19 11:36:15     92s] # Design Mode: 250nm
[10/19 11:36:15     92s] # Analysis Mode: MMMC OCV 
[10/19 11:36:15     92s] # Parasitics Mode: SPEF/RCDB 
[10/19 11:36:15     92s] # Signoff Settings: SI Off 
[10/19 11:36:15     92s] #################################################################################
[10/19 11:36:15     92s] Calculate late delays in OCV mode...
[10/19 11:36:15     92s] Calculate early delays in OCV mode...
[10/19 11:36:15     92s] Topological Sorting (REAL = 0:00:00.0, MEM = 1905.6M, InitMEM = 1905.6M)
[10/19 11:36:15     92s] Start delay calculation (fullDC) (1 T). (MEM=1905.55)
[10/19 11:36:15     92s] *** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
[10/19 11:36:15     92s] End AAE Lib Interpolated Model. (MEM=1913.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:15     92s] Total number of fetched objects 445
[10/19 11:36:15     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:15     92s] End delay calculation. (MEM=1917.58 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:36:15     92s] End delay calculation (fullDC). (MEM=1917.58 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:36:15     92s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1917.6M) ***
[10/19 11:36:15     92s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:33 mem=1941.6M)
[10/19 11:36:15     92s] Restoring timing graph ...
[10/19 11:36:15     93s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[10/19 11:36:15     93s] Done restore timing graph
[10/19 11:36:16     93s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 av_wc 
Hold views included:
 av_bc

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.277 | 185.277 | 187.026 | 192.410 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.492  |  0.011  |  0.790  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/19 11:36:16     93s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1945.1M, EPOCH TIME: 1697708176.021236
[10/19 11:36:16     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] 
[10/19 11:36:16     93s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:16     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1945.1M, EPOCH TIME: 1697708176.026963
[10/19 11:36:16     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:16     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] Density: 82.499%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:1945.1M, EPOCH TIME: 1697708176.030468
[10/19 11:36:16     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] 
[10/19 11:36:16     93s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:16     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1945.1M, EPOCH TIME: 1697708176.034628
[10/19 11:36:16     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:16     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1945.1M, EPOCH TIME: 1697708176.037548
[10/19 11:36:16     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] 
[10/19 11:36:16     93s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:16     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.004, MEM:1945.1M, EPOCH TIME: 1697708176.041646
[10/19 11:36:16     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:16     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] *** Final Summary (holdfix) CPU=0:00:01.3, REAL=0:00:02.0, MEM=1945.1M
[10/19 11:36:16     93s] **optDesign ... cpu = 0:00:19, real = 0:00:21, mem = 1568.4M, totSessionCpu=0:01:34 **
[10/19 11:36:16     93s] Opt: RC extraction mode changed to 'detail'
[10/19 11:36:16     93s] *** Finished optDesign ***
[10/19 11:36:16     93s] 
[10/19 11:36:16     93s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:18.8 real=0:00:20.6)
[10/19 11:36:16     93s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:16     93s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:01.9 real=0:00:03.5)
[10/19 11:36:16     93s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[10/19 11:36:16     93s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:16     93s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[10/19 11:36:16     93s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:16     93s] 	OPT_RUNTIME:                drv (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[10/19 11:36:16     93s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:16     93s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:06.4 real=0:00:06.5)
[10/19 11:36:16     93s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[10/19 11:36:16     93s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[10/19 11:36:16     93s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[10/19 11:36:16     93s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:16     93s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:16     93s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[10/19 11:36:16     93s] Info: Destroy the CCOpt slew target map.
[10/19 11:36:16     93s] clean pInstBBox. size 0
[10/19 11:36:16     93s] All LLGs are deleted
[10/19 11:36:16     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1921.1M, EPOCH TIME: 1697708176.101351
[10/19 11:36:16     93s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1921.1M, EPOCH TIME: 1697708176.101475
[10/19 11:36:16     93s] Info: pop threads available for lower-level modules during optimization.
[10/19 11:36:16     93s] *** optDesign #3 [finish] : cpu/real = 0:00:18.7/0:00:20.6 (0.9), totSession cpu/real = 0:01:33.6/0:01:37.4 (1.0), mem = 1921.1M
[10/19 11:36:16     93s] 
[10/19 11:36:16     93s] =============================================================================================
[10/19 11:36:16     93s]  Final TAT Report : optDesign #3                                                21.35-s114_1
[10/19 11:36:16     93s] =============================================================================================
[10/19 11:36:16     93s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:36:16     93s] ---------------------------------------------------------------------------------------------
[10/19 11:36:16     93s] [ InitOpt                ]      1   0:00:01.9  (   9.0 % )     0:00:01.9 /  0:00:01.9    1.0
[10/19 11:36:16     93s] [ DrvOpt                 ]      1   0:00:01.9  (   9.1 % )     0:00:01.9 /  0:00:01.9    1.0
[10/19 11:36:16     93s] [ HoldOpt                ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[10/19 11:36:16     93s] [ ViewPruning            ]     26   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[10/19 11:36:16     93s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:16     93s] [ BuildHoldData          ]      2   0:00:02.7  (  13.2 % )     0:00:03.8 /  0:00:03.7    1.0
[10/19 11:36:16     93s] [ OptSummaryReport       ]      8   0:00:00.9  (   4.6 % )     0:00:01.7 /  0:00:01.6    0.9
[10/19 11:36:16     93s] [ DrvReport              ]      9   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[10/19 11:36:16     93s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:16     93s] [ CellServerInit         ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/19 11:36:16     93s] [ LibAnalyzerInit        ]      2   0:00:03.2  (  15.8 % )     0:00:03.2 /  0:00:03.2    1.0
[10/19 11:36:16     93s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[10/19 11:36:16     93s] [ RefinePlace            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[10/19 11:36:16     93s] [ ClockDrv               ]      1   0:00:02.1  (  10.2 % )     0:00:02.1 /  0:00:02.1    1.0
[10/19 11:36:16     93s] [ EcoRoute               ]      1   0:00:01.6  (   7.7 % )     0:00:01.6 /  0:00:01.6    1.0
[10/19 11:36:16     93s] [ ExtractRC              ]      2   0:00:03.5  (  17.0 % )     0:00:03.5 /  0:00:01.9    0.5
[10/19 11:36:16     93s] [ TimingUpdate           ]     25   0:00:00.7  (   3.5 % )     0:00:01.6 /  0:00:01.5    1.0
[10/19 11:36:16     93s] [ FullDelayCalc          ]      7   0:00:00.8  (   4.1 % )     0:00:00.8 /  0:00:00.9    1.0
[10/19 11:36:16     93s] [ TimingReport           ]     10   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.4    1.0
[10/19 11:36:16     93s] [ GenerateReports        ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[10/19 11:36:16     93s] [ MISC                   ]          0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[10/19 11:36:16     93s] ---------------------------------------------------------------------------------------------
[10/19 11:36:16     93s]  optDesign #3 TOTAL                 0:00:20.6  ( 100.0 % )     0:00:20.6 /  0:00:18.7    0.9
[10/19 11:36:16     93s] ---------------------------------------------------------------------------------------------
[10/19 11:36:16     93s] 
[10/19 11:36:16     93s] ### Net info: total nets: 567
[10/19 11:36:16     93s] ### Net info: dirty nets: 0
[10/19 11:36:16     93s] ### Net info: marked as disconnected nets: 0
[10/19 11:36:16     93s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/19 11:36:16     93s] #num needed restored net=0
[10/19 11:36:16     93s] #need_extraction net=0 (total=567)
[10/19 11:36:16     93s] ### Net info: fully routed nets: 445
[10/19 11:36:16     93s] ### Net info: trivial (< 2 pins) nets: 122
[10/19 11:36:16     93s] ### Net info: unrouted nets: 0
[10/19 11:36:16     93s] ### Net info: re-extraction nets: 0
[10/19 11:36:16     93s] ### Net info: ignored nets: 0
[10/19 11:36:16     93s] ### Net info: skip routing nets: 0
[10/19 11:36:16     93s] ### import design signature (73): route=705931482 fixed_route=705931482 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1613966499 dirty_area=0 del_dirty_area=0 cell=359584806 placement=637271278 pin_access=159897300 inst_pattern=1
[10/19 11:36:16     93s] #CELL_VIEW top,init
[10/19 11:36:16     93s] #Number of pins = 105
[10/19 11:36:16     93s] #Number of insts = 431
[10/19 11:36:16     93s] #Number of special nets = 2
[10/19 11:36:16     93s] #Number of nets = 567
[10/19 11:36:16     93s] #Begin net statistic report:
[10/19 11:36:16     93s] #    number of nets with preferred extra spacing = 24
[10/19 11:36:16     93s] #    number of nets with default rule = 567
[10/19 11:36:16     93s] #    number of nets with pin count 0 = 122
[10/19 11:36:16     93s] #    number of nets with pin count 2 = 243
[10/19 11:36:16     93s] #    number of nets with pin count 3 = 64
[10/19 11:36:16     93s] #    number of nets with pin count 4 = 57
[10/19 11:36:16     93s] #    number of nets with pin count 5 = 19
[10/19 11:36:16     93s] #    number of nets with pin count 6 = 4
[10/19 11:36:16     93s] #    number of nets with pin count 7 = 4
[10/19 11:36:16     93s] #    number of nets with pin count 8 = 8
[10/19 11:36:16     93s] #    number of nets with pin count 9 = 15
[10/19 11:36:16     93s] #    number of nets with pin count 10 = 9
[10/19 11:36:16     93s] #    number of nets with pin count 11 = 17
[10/19 11:36:16     93s] #    number of nets with pin count 12 = 1
[10/19 11:36:16     93s] #    number of nets with pin count 18 = 1
[10/19 11:36:16     93s] #    number of nets with pin count 19 = 1
[10/19 11:36:16     93s] #    number of nets with pin count [50 to 59) = 1
[10/19 11:36:16     93s] #    number of nets with pin count [60 to 69) = 1
[10/19 11:36:16     93s] #    average number of pin counts = 3.00
[10/19 11:36:16     93s] #    maximum number of pin counts = 64
[10/19 11:36:16     93s] #End net statistic report
[10/19 11:36:16     93s] #
[10/19 11:36:16     93s] #Begin instance pin statistic report:
[10/19 11:36:16     93s] #    number of pins on layer MET1 = 1597
[10/19 11:36:16     93s] #    number of pins with multiple layers = 0
[10/19 11:36:16     93s] #End instance pin statistic report
[10/19 11:36:16     93s] #
[10/19 11:36:16     93s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:36:16     93s] #Total wire length = 64666 um.
[10/19 11:36:16     93s] #Total half perimeter of net bounding box = 53898 um.
[10/19 11:36:16     93s] #Total wire length on LAYER MET1 = 7683 um.
[10/19 11:36:16     93s] #Total wire length on LAYER MET2 = 22393 um.
[10/19 11:36:16     93s] #Total wire length on LAYER MET3 = 34590 um.
[10/19 11:36:16     93s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:36:16     93s] #Total number of vias = 3586
[10/19 11:36:16     93s] #Total number of multi-cut vias = 898 ( 25.0%)
[10/19 11:36:16     93s] #Total number of single cut vias = 2688 ( 75.0%)
[10/19 11:36:16     93s] #Up-Via Summary (total 3586):
[10/19 11:36:16     93s] #                   single-cut          multi-cut      Total
[10/19 11:36:16     93s] #-----------------------------------------------------------
[10/19 11:36:16     93s] # MET1            1455 ( 79.8%)       369 ( 20.2%)       1824
[10/19 11:36:16     93s] # MET2            1233 ( 70.0%)       529 ( 30.0%)       1762
[10/19 11:36:16     93s] #-----------------------------------------------------------
[10/19 11:36:16     93s] #                 2688 ( 75.0%)       898 ( 25.0%)       3586 
[10/19 11:36:16     93s] #
[10/19 11:36:16     93s] #
[10/19 11:36:16     93s] #Vias used for rule 'DEFAULT'
[10/19 11:36:16     93s] # VIA1_C_via                 1455	(single)
[10/19 11:36:16     93s] # VIA1_CV1_via                119
[10/19 11:36:16     93s] # VIA1_CV2_via                112
[10/19 11:36:16     93s] # VIA1_CH2_via                 80
[10/19 11:36:16     93s] # VIA1_CH1_via                 58
[10/19 11:36:16     93s] # VIA2_C_via                 1233	(single)
[10/19 11:36:16     93s] # VIA2_CV1_via                209
[10/19 11:36:16     93s] # VIA2_CV2_via                143
[10/19 11:36:16     93s] # VIA2_CH1_via                 90
[10/19 11:36:16     93s] # VIA2_CH2_via                 87
[10/19 11:36:16     93s] #
[10/19 11:36:16     93s] #Total number of DRC violations = 0
[10/19 11:36:16     93s] ### export design design signature (75): route=705931482 fixed_route=705931482 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1613966499 dirty_area=0 del_dirty_area=0 cell=359584806 placement=637271278 pin_access=159897300 inst_pattern=1
[10/19 11:36:16     93s] #	no debugging net set
[10/19 11:36:16     93s] ### import design signature (76): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=159897300 inst_pattern=1
[10/19 11:36:16     93s] <CMD> setFillerMode -core {DECAP25L5V DECAP10L5V DECAP5L5V DECAP3L5V DECAP2L5V FEED25L5V FEED4L5V FEED3L5V FEED2L5V FEED1L5V} -merge true -corePrefix FILL -add_fillers_with_drc true -fitGap true -ecoMode true -diffCellViol true
[10/19 11:36:16     93s] **WARN: (IMPSP-5123):	Cell FEED4L5V is not found.
[10/19 11:36:16     93s] Type 'man IMPSP-5123' for more detail.
[10/19 11:36:16     93s] <CMD> addFiller -check_signal_drc true
[10/19 11:36:16     93s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[10/19 11:36:16     93s] Type 'man IMPSP-5217' for more detail.
[10/19 11:36:16     93s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1900.1M, EPOCH TIME: 1697708176.180875
[10/19 11:36:16     93s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:1900.1M, EPOCH TIME: 1697708176.181104
[10/19 11:36:16     93s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1900.1M, EPOCH TIME: 1697708176.181178
[10/19 11:36:16     93s] Processing tracks to init pin-track alignment.
[10/19 11:36:16     93s] z: 2, totalTracks: 1
[10/19 11:36:16     93s] z: 4, totalTracks: 1
[10/19 11:36:16     93s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:36:16     93s] All LLGs are deleted
[10/19 11:36:16     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1900.1M, EPOCH TIME: 1697708176.183654
[10/19 11:36:16     93s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1900.1M, EPOCH TIME: 1697708176.183919
[10/19 11:36:16     93s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1900.1M, EPOCH TIME: 1697708176.183990
[10/19 11:36:16     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1900.1M, EPOCH TIME: 1697708176.184072
[10/19 11:36:16     93s] Max number of tech site patterns supported in site array is 256.
[10/19 11:36:16     93s] Core basic site is core_l_5v
[10/19 11:36:16     93s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1900.1M, EPOCH TIME: 1697708176.188095
[10/19 11:36:16     93s] After signature check, allow fast init is false, keep pre-filter is true.
[10/19 11:36:16     93s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/19 11:36:16     93s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.002, MEM:1900.1M, EPOCH TIME: 1697708176.190034
[10/19 11:36:16     93s] SiteArray: non-trimmed site array dimensions = 8 x 743
[10/19 11:36:16     93s] SiteArray: use 32,768 bytes
[10/19 11:36:16     93s] SiteArray: current memory after site array memory allocation 1900.1M
[10/19 11:36:16     93s] SiteArray: FP blocked sites are writable
[10/19 11:36:16     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:36:16     93s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1900.1M, EPOCH TIME: 1697708176.190451
[10/19 11:36:16     93s] Process 7972 wires and vias for routing blockage and capacity analysis
[10/19 11:36:16     93s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.002, MEM:1900.1M, EPOCH TIME: 1697708176.192621
[10/19 11:36:16     93s] SiteArray: number of non floorplan blocked sites for llg default is 5944
[10/19 11:36:16     93s] Atter site array init, number of instance map data is 0.
[10/19 11:36:16     93s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.009, MEM:1900.1M, EPOCH TIME: 1697708176.193229
[10/19 11:36:16     93s] 
[10/19 11:36:16     93s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:16     93s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1900.1M, EPOCH TIME: 1697708176.193565
[10/19 11:36:16     93s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1900.1M, EPOCH TIME: 1697708176.193613
[10/19 11:36:16     93s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1900.1M, EPOCH TIME: 1697708176.193656
[10/19 11:36:16     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1900.1MB).
[10/19 11:36:16     93s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.013, MEM:1900.1M, EPOCH TIME: 1697708176.193779
[10/19 11:36:16     93s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.010, REAL:0.013, MEM:1900.1M, EPOCH TIME: 1697708176.193814
[10/19 11:36:16     93s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1900.1M, EPOCH TIME: 1697708176.193848
[10/19 11:36:16     93s]   Signal wire search tree: 8573 elements. (cpu=0:00:00.0, mem=0.0M)
[10/19 11:36:16     93s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.002, MEM:1900.1M, EPOCH TIME: 1697708176.195901
[10/19 11:36:16     93s] *INFO: Deleted 0 overlapping filler instances
[10/19 11:36:16     93s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1900.1M, EPOCH TIME: 1697708176.196801
[10/19 11:36:16     93s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1900.1M, EPOCH TIME: 1697708176.196858
[10/19 11:36:16     93s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1900.1M, EPOCH TIME: 1697708176.196944
[10/19 11:36:16     93s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1900.1M, EPOCH TIME: 1697708176.196997
[10/19 11:36:16     93s] AddFiller init all instances time CPU:0.000, REAL:0.000
[10/19 11:36:16     93s] AddFiller main function time CPU:0.013, REAL:0.014
[10/19 11:36:16     93s] Filler instance commit time CPU:0.002, REAL:0.002
[10/19 11:36:16     93s] *INFO: Adding fillers to top-module.
[10/19 11:36:16     93s] *INFO:   Added 16 filler insts (cell DECAP25L5V / prefix FILL).
[10/19 11:36:16     93s] *INFO:   Added 0 filler inst  (cell FEED25L5V / prefix FILL).
[10/19 11:36:16     93s] *INFO:   Added 17 filler insts (cell DECAP10L5V / prefix FILL).
[10/19 11:36:16     93s] *INFO:   Added 24 filler insts (cell DECAP5L5V / prefix FILL).
[10/19 11:36:16     93s] *INFO:   Added 22 filler insts (cell DECAP3L5V / prefix FILL).
[10/19 11:36:16     93s] *INFO:   Added 40 filler insts (cell FEED3L5V / prefix FILL).
[10/19 11:36:16     93s] *INFO:   Added 25 filler insts (cell DECAP2L5V / prefix FILL).
[10/19 11:36:16     93s] *INFO:   Added 21 filler insts (cell FEED2L5V / prefix FILL).
[10/19 11:36:16     93s] *INFO:   Added 60 filler insts (cell FEED1L5V / prefix FILL).
[10/19 11:36:16     93s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.020, REAL:0.014, MEM:1916.1M, EPOCH TIME: 1697708176.210834
[10/19 11:36:16     93s] *INFO: Total 225 filler insts added - prefix FILL (CPU: 0:00:00.0).
[10/19 11:36:16     93s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.020, REAL:0.014, MEM:1916.1M, EPOCH TIME: 1697708176.210921
[10/19 11:36:16     93s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1916.1M, EPOCH TIME: 1697708176.210970
[10/19 11:36:16     93s] For 225 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:1916.1M, EPOCH TIME: 1697708176.211458
[10/19 11:36:16     93s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.020, REAL:0.015, MEM:1916.1M, EPOCH TIME: 1697708176.211508
[10/19 11:36:16     93s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.020, REAL:0.015, MEM:1916.1M, EPOCH TIME: 1697708176.211556
[10/19 11:36:16     93s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:1916.1M, EPOCH TIME: 1697708176.211617
[10/19 11:36:16     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[10/19 11:36:16     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] All LLGs are deleted
[10/19 11:36:16     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:16     93s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1916.1M, EPOCH TIME: 1697708176.213826
[10/19 11:36:16     93s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1916.1M, EPOCH TIME: 1697708176.214099
[10/19 11:36:16     93s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.000, REAL:0.004, MEM:1916.1M, EPOCH TIME: 1697708176.215134
[10/19 11:36:16     93s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.040, REAL:0.034, MEM:1916.1M, EPOCH TIME: 1697708176.215206
[10/19 11:36:16     93s] <CMD> ecoRoute -fix_drc
[10/19 11:36:16     93s] ### Time Record (ecoRoute) is installed.
[10/19 11:36:16     93s] **INFO: User settings:
[10/19 11:36:16     93s] setNanoRouteMode -drouteAutoStop                                false
[10/19 11:36:16     93s] setNanoRouteMode -droutePostRouteSpreadWire                     false
[10/19 11:36:16     93s] setNanoRouteMode -drouteStartIteration                          0
[10/19 11:36:16     93s] setNanoRouteMode -drouteUseMinSpacingForBlockage                false
[10/19 11:36:16     93s] setNanoRouteMode -drouteUseMultiCutViaEffort                    high
[10/19 11:36:16     93s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/19 11:36:16     93s] setNanoRouteMode -grouteExpTdStdDelay                           184.6
[10/19 11:36:16     93s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/19 11:36:16     93s] setNanoRouteMode -routeAntennaCellName                          ANTENNACELL2L5V
[10/19 11:36:16     93s] setNanoRouteMode -routeBottomRoutingLayer                       1
[10/19 11:36:16     93s] setNanoRouteMode -routeInsertAntennaDiode                       true
[10/19 11:36:16     93s] setNanoRouteMode -routeTopRoutingLayer                          3
[10/19 11:36:16     93s] setNanoRouteMode -routeWithSiDriven                             true
[10/19 11:36:16     93s] setNanoRouteMode -routeWithTimingDriven                         false
[10/19 11:36:16     93s] setNanoRouteMode -timingEngine                                  {}
[10/19 11:36:16     93s] setDesignMode -process                                          250
[10/19 11:36:16     93s] 
[10/19 11:36:16     93s] #% Begin detailRoute (date=10/19 11:36:16, mem=1540.4M)
[10/19 11:36:16     93s] 
[10/19 11:36:16     93s] detailRoute -fix_drc
[10/19 11:36:16     93s] 
[10/19 11:36:16     93s] #Start detailRoute on Thu Oct 19 11:36:16 2023
[10/19 11:36:16     93s] #
[10/19 11:36:16     93s] ### Time Record (detailRoute) is installed.
[10/19 11:36:16     93s] ### Time Record (Pre Callback) is installed.
[10/19 11:36:16     93s] Closing parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d': 890 access done (mem: 1916.105M)
[10/19 11:36:16     93s] ### Time Record (Pre Callback) is uninstalled.
[10/19 11:36:16     93s] ### Time Record (DB Import) is installed.
[10/19 11:36:16     93s] ### Time Record (Timing Data Generation) is installed.
[10/19 11:36:16     93s] ### Time Record (Timing Data Generation) is uninstalled.
[10/19 11:36:16     93s] ### Net info: total nets: 567
[10/19 11:36:16     93s] ### Net info: dirty nets: 0
[10/19 11:36:16     93s] ### Net info: marked as disconnected nets: 0
[10/19 11:36:16     93s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/19 11:36:16     93s] #num needed restored net=0
[10/19 11:36:16     93s] #need_extraction net=0 (total=567)
[10/19 11:36:16     93s] ### Net info: fully routed nets: 445
[10/19 11:36:16     93s] ### Net info: trivial (< 2 pins) nets: 122
[10/19 11:36:16     93s] ### Net info: unrouted nets: 0
[10/19 11:36:16     93s] ### Net info: re-extraction nets: 0
[10/19 11:36:16     93s] ### Net info: ignored nets: 0
[10/19 11:36:16     93s] ### Net info: skip routing nets: 0
[10/19 11:36:16     93s] ### import design signature (77): route=1111699059 fixed_route=1006724315 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1613966499 dirty_area=0 del_dirty_area=0 cell=1262856844 placement=740745994 pin_access=159897300 inst_pattern=1
[10/19 11:36:16     93s] ### Time Record (DB Import) is uninstalled.
[10/19 11:36:16     93s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[10/19 11:36:16     93s] #RTESIG:78da9593414fc3300c8539f32bacc061480c62a74dd3e3802221550321d875cad66c4c94
[10/19 11:36:16     93s] #       16b5e9817f4f0a626888d55a4f6ef4258edf7b39399d658f20082f543c6e11a339c2f491
[10/19 11:36:16     93s] #       48a648639232ba249c633c7ebe12c727a7f70f4f4a83b09daf01deebd6cf97b62c1776f9
[10/19 11:36:16     93s] #       2a60d4fa6653adcfa16b5d03adf33efc9d7d6f8a53f04de760b4a8ebf25f42234718e208
[10/19 11:36:16     93s] #       8c14ac6cd90e31949a5da6f8a8ecdb6609855bd9aef47ff04412882f7e78c04425bf9c77
[10/19 11:36:16     93s] #       4d659b8f3d600ae265b37e193e0f6568cccd8248664793e159b0d7e7103c9687e02a622d
[10/19 11:36:16     93s] #       c458a78026bad0b2ff60b42a6bebf7a0a9e605d049cc434912bc994c9fb2e974729de539
[10/19 11:36:16     93s] #       e5f18c513f311a10469bcabbb56bfe674c08a468bdad0adb14e13c57756ffb4805a2aa2b
[10/19 11:36:16     93s] #       c7509ad5cf18f621519f1c96d112c47ae9ca72beb0ad2b86e520196416b77779ce712661
[10/19 11:36:16     93s] #       5ba38c40dc64d793078a8311f055a2dc96bf8b6a5bf58ec16d96dd7c6fe92bb55dfa2990
[10/19 11:36:16     93s] #       b535f4e6e342a835a861ef29648a1f94f73330297f21a2109fbd931d7d022826c16a
[10/19 11:36:16     93s] #
[10/19 11:36:16     93s] #WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
[10/19 11:36:16     93s] ### Time Record (Data Preparation) is installed.
[10/19 11:36:16     93s] #Start routing data preparation on Thu Oct 19 11:36:16 2023
[10/19 11:36:16     93s] #
[10/19 11:36:16     93s] #Minimum voltage of a net in the design = 0.000.
[10/19 11:36:16     93s] #Maximum voltage of a net in the design = 5.500.
[10/19 11:36:16     93s] #Voltage range [0.000 - 5.500] has 565 nets.
[10/19 11:36:16     93s] #Voltage range [0.000 - 0.000] has 1 net.
[10/19 11:36:16     93s] #Voltage range [4.500 - 5.500] has 1 net.
[10/19 11:36:16     93s] #Build and mark too close pins for the same net.
[10/19 11:36:16     93s] ### Time Record (Cell Pin Access) is installed.
[10/19 11:36:16     93s] #Initial pin access analysis.
[10/19 11:36:16     93s] #Detail pin access analysis.
[10/19 11:36:16     93s] ### Time Record (Cell Pin Access) is uninstalled.
[10/19 11:36:16     93s] # MET1         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.1500
[10/19 11:36:16     93s] # MET2         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.2000
[10/19 11:36:16     93s] # MET3         H   Track-Pitch = 1.3000    Line-2-Via Pitch = 1.2000
[10/19 11:36:16     93s] # MET4         V   Track-Pitch = 1.4000    Line-2-Via Pitch = 1.3000
[10/19 11:36:16     93s] #Processed 225/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(225 insts marked dirty, reset pre-exisiting dirty flag on 225 insts, 0 nets marked need extraction)
[10/19 11:36:16     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1542.64 (MB), peak = 1618.50 (MB)
[10/19 11:36:16     93s] #Regenerating Ggrids automatically.
[10/19 11:36:16     93s] #Auto generating G-grids with size=20 tracks, using layer MET2's pitch = 1.4000.
[10/19 11:36:16     93s] #Using automatically generated G-grids.
[10/19 11:36:16     93s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/19 11:36:16     93s] #Done routing data preparation.
[10/19 11:36:16     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1544.18 (MB), peak = 1618.50 (MB)
[10/19 11:36:16     93s] ### Time Record (Data Preparation) is uninstalled.
[10/19 11:36:16     93s] ### Time Record (Detail Routing) is installed.
[10/19 11:36:16     93s] ### drc_pitch = 3700 (  3.7000 um) drc_range = 2250 (  2.2500 um) route_pitch = 3400 (  3.4000 um) patch_pitch = 22900 ( 22.9000 um) top_route_layer = 3 top_pin_layer = 3
[10/19 11:36:16     93s] #
[10/19 11:36:16     93s] #Start Detail Routing..
[10/19 11:36:16     93s] #start initial detail routing ...
[10/19 11:36:16     93s] ### Design has 0 dirty nets, 225 dirty-areas)
[10/19 11:36:16     94s] # ECO: 100.0% of the total area was rechecked for DRC, and 0.0% required routing.
[10/19 11:36:16     94s] #   number of violations = 0
[10/19 11:36:16     94s] #225 out of 656 instances (34.3%) need to be verified(marked ipoed), dirty area = 16.1%.
[10/19 11:36:16     94s] #0.0% of the total area is being checked for drcs
[10/19 11:36:16     94s] #0.0% of the total area was checked
[10/19 11:36:16     94s] ### Routing stats: drc-check-only = 100.00% dirty-area = 79.61%
[10/19 11:36:16     94s] #   number of violations = 0
[10/19 11:36:16     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1551.36 (MB), peak = 1618.50 (MB)
[10/19 11:36:16     94s] #Complete Detail Routing.
[10/19 11:36:16     94s] #Total number of nets with non-default rule or having extra spacing = 24
[10/19 11:36:16     94s] #Total wire length = 64666 um.
[10/19 11:36:16     94s] #Total half perimeter of net bounding box = 53898 um.
[10/19 11:36:16     94s] #Total wire length on LAYER MET1 = 7683 um.
[10/19 11:36:16     94s] #Total wire length on LAYER MET2 = 22393 um.
[10/19 11:36:16     94s] #Total wire length on LAYER MET3 = 34590 um.
[10/19 11:36:16     94s] #Total wire length on LAYER MET4 = 0 um.
[10/19 11:36:16     94s] #Total number of vias = 3586
[10/19 11:36:16     94s] #Total number of multi-cut vias = 898 ( 25.0%)
[10/19 11:36:16     94s] #Total number of single cut vias = 2688 ( 75.0%)
[10/19 11:36:16     94s] #Up-Via Summary (total 3586):
[10/19 11:36:16     94s] #                   single-cut          multi-cut      Total
[10/19 11:36:16     94s] #-----------------------------------------------------------
[10/19 11:36:16     94s] # MET1            1455 ( 79.8%)       369 ( 20.2%)       1824
[10/19 11:36:16     94s] # MET2            1233 ( 70.0%)       529 ( 30.0%)       1762
[10/19 11:36:16     94s] #-----------------------------------------------------------
[10/19 11:36:16     94s] #                 2688 ( 75.0%)       898 ( 25.0%)       3586 
[10/19 11:36:16     94s] #
[10/19 11:36:16     94s] #Total number of DRC violations = 0
[10/19 11:36:16     94s] ### Time Record (Detail Routing) is uninstalled.
[10/19 11:36:16     94s] #Cpu time = 00:00:00
[10/19 11:36:16     94s] #Elapsed time = 00:00:00
[10/19 11:36:16     94s] #Increased memory = 12.73 (MB)
[10/19 11:36:16     94s] #Total memory = 1551.36 (MB)
[10/19 11:36:16     94s] #Peak memory = 1618.50 (MB)
[10/19 11:36:16     94s] ### detail_route design signature (82): route=1967699089 flt_obj=0 vio=1905142130 shield_wire=1
[10/19 11:36:16     94s] ### Time Record (DB Export) is installed.
[10/19 11:36:16     94s] ### export design design signature (83): route=1967699089 fixed_route=1006724315 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=556325732 dirty_area=0 del_dirty_area=0 cell=1262856844 placement=740745994 pin_access=593737785 inst_pattern=1
[10/19 11:36:16     94s] #	no debugging net set
[10/19 11:36:16     94s] ### Time Record (DB Export) is uninstalled.
[10/19 11:36:16     94s] ### Time Record (Post Callback) is installed.
[10/19 11:36:16     94s] ### Time Record (Post Callback) is uninstalled.
[10/19 11:36:16     94s] #
[10/19 11:36:16     94s] #detailRoute statistics:
[10/19 11:36:16     94s] #Cpu time = 00:00:00
[10/19 11:36:16     94s] #Elapsed time = 00:00:00
[10/19 11:36:16     94s] #Increased memory = -41.96 (MB)
[10/19 11:36:16     94s] #Total memory = 1498.43 (MB)
[10/19 11:36:16     94s] #Peak memory = 1618.50 (MB)
[10/19 11:36:16     94s] #Number of warnings = 1
[10/19 11:36:16     94s] #Total number of warnings = 15
[10/19 11:36:16     94s] #Number of fails = 0
[10/19 11:36:16     94s] #Total number of fails = 0
[10/19 11:36:16     94s] #Complete detailRoute on Thu Oct 19 11:36:16 2023
[10/19 11:36:16     94s] #
[10/19 11:36:16     94s] ### import design signature (84): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=593737785 inst_pattern=1
[10/19 11:36:16     94s] ### Time Record (detailRoute) is uninstalled.
[10/19 11:36:16     94s] #% End detailRoute (date=10/19 11:36:16, total cpu=0:00:00.5, real=0:00:00.0, peak res=1540.4M, current mem=1497.4M)
[10/19 11:36:16     94s] ### Time Record (ecoRoute) is uninstalled.
[10/19 11:36:16     94s] ### 
[10/19 11:36:16     94s] ###   Scalability Statistics
[10/19 11:36:16     94s] ### 
[10/19 11:36:16     94s] ### --------------------------------+----------------+----------------+----------------+
[10/19 11:36:16     94s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[10/19 11:36:16     94s] ### --------------------------------+----------------+----------------+----------------+
[10/19 11:36:16     94s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:16     94s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:16     94s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:16     94s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:16     94s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:16     94s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:16     94s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:16     94s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[10/19 11:36:16     94s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[10/19 11:36:16     94s] ### --------------------------------+----------------+----------------+----------------+
[10/19 11:36:16     94s] ### 
[10/19 11:36:16     94s] <CMD> setExtractRCMode -engine postRoute -coupled true -effortLevel low
[10/19 11:36:16     94s] <CMD> extractRC
[10/19 11:36:16     94s] Extraction called for design 'top' of instances=656 and nets=567 using extraction engine 'postRoute' at effort level 'low' .
[10/19 11:36:16     94s] PostRoute (effortLevel low) RC Extraction called for design top.
[10/19 11:36:16     94s] RC Extraction called in multi-corner(2) mode.
[10/19 11:36:16     94s] Process corner(s) are loaded.
[10/19 11:36:16     94s]  Corner: rc_cWorst
[10/19 11:36:16     94s]  Corner: rc_cBest
[10/19 11:36:16     94s] extractDetailRC Option : -outfile /tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d -maxResLength 200  -extended
[10/19 11:36:16     94s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[10/19 11:36:16     94s]       RC Corner Indexes            0       1   
[10/19 11:36:16     94s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/19 11:36:16     94s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[10/19 11:36:16     94s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/19 11:36:16     94s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/19 11:36:16     94s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/19 11:36:16     94s] Shrink Factor                : 1.00000
[10/19 11:36:16     94s] 
[10/19 11:36:16     94s] Trim Metal Layers:
[10/19 11:36:16     94s] LayerId::1 widthSet size::4
[10/19 11:36:16     94s] LayerId::2 widthSet size::4
[10/19 11:36:16     94s] LayerId::3 widthSet size::4
[10/19 11:36:16     94s] LayerId::4 widthSet size::3
[10/19 11:36:16     94s] eee: pegSigSF::1.070000
[10/19 11:36:16     94s] Initializing multi-corner capacitance tables ... 
[10/19 11:36:16     94s] Initializing multi-corner resistance tables ...
[10/19 11:36:16     94s] eee: l::1 avDens::0.186959 usedTrk::164.523798 availTrk::880.000000 sigTrk::164.523798
[10/19 11:36:16     94s] eee: l::2 avDens::0.290070 usedTrk::237.028846 availTrk::817.142857 sigTrk::237.028846
[10/19 11:36:16     94s] eee: l::3 avDens::0.423721 usedTrk::372.874523 availTrk::880.000000 sigTrk::372.874523
[10/19 11:36:16     94s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:36:16     94s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.504448 uaWl=0.000000 uaWlH=0.000000 aWlH=0.523806 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.230900 wHLS=2.811599 siPrev=0 viaL=0.000000
[10/19 11:36:16     94s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1886.2M)
[10/19 11:36:17     94s] Creating parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d' for storing RC.
[10/19 11:36:17     94s] Extracted 10.0224% (CPU Time= 0:00:00.1  MEM= 1938.2M)
[10/19 11:36:17     94s] Extracted 20.0244% (CPU Time= 0:00:00.1  MEM= 1938.2M)
[10/19 11:36:17     94s] Extracted 30.0264% (CPU Time= 0:00:00.1  MEM= 1938.2M)
[10/19 11:36:17     94s] Extracted 40.0285% (CPU Time= 0:00:00.1  MEM= 1938.2M)
[10/19 11:36:17     94s] Extracted 50.0305% (CPU Time= 0:00:00.1  MEM= 1938.2M)
[10/19 11:36:17     94s] Extracted 60.0325% (CPU Time= 0:00:00.1  MEM= 1938.2M)
[10/19 11:36:17     94s] Extracted 70.0346% (CPU Time= 0:00:00.1  MEM= 1938.2M)
[10/19 11:36:17     94s] Extracted 80.0366% (CPU Time= 0:00:00.1  MEM= 1938.2M)
[10/19 11:36:17     94s] Extracted 90.0386% (CPU Time= 0:00:00.1  MEM= 1938.2M)
[10/19 11:36:17     94s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1938.2M)
[10/19 11:36:17     94s] Number of Extracted Resistors     : 8704
[10/19 11:36:17     94s] Number of Extracted Ground Cap.   : 9071
[10/19 11:36:17     94s] Number of Extracted Coupling Cap. : 24672
[10/19 11:36:17     94s] Opening parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d' for reading (mem: 1906.906M)
[10/19 11:36:17     94s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[10/19 11:36:17     94s]  Corner: rc_cWorst
[10/19 11:36:17     94s]  Corner: rc_cBest
[10/19 11:36:17     94s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1906.9M)
[10/19 11:36:17     94s] Creating parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb_Filter.rcdb.d' for storing RC.
[10/19 11:36:17     94s] Closing parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d': 445 access done (mem: 1914.906M)
[10/19 11:36:17     94s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1914.906M)
[10/19 11:36:17     94s] Opening parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d' for reading (mem: 1914.906M)
[10/19 11:36:17     94s] processing rcdb (/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d) for hinst (top) of cell (top);
[10/19 11:36:18     95s] Closing parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d': 0 access done (mem: 1914.906M)
[10/19 11:36:18     95s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=1914.906M)
[10/19 11:36:18     95s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 1914.906M)
[10/19 11:36:18     95s] <CMD> timeDesign -signOff -reportOnly -outDir ../reports/par/timingReports/
[10/19 11:36:18     95s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[10/19 11:36:18     95s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[10/19 11:36:18     95s] The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
[10/19 11:36:18     95s] *** timeDesign #3 [begin] : totSession cpu/real = 0:01:35.2/0:01:39.8 (1.0), mem = 1914.9M
[10/19 11:36:18     95s] Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
[10/19 11:36:18     95s] Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
[10/19 11:36:18     95s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[10/19 11:36:18     95s] Deleting AAE DB and timing data for delay calculations...
[10/19 11:36:18     95s] AAE DB initialization (MEM=1914.91 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/19 11:36:18     95s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[10/19 11:36:18     95s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[10/19 11:36:18     95s] All LLGs are deleted
[10/19 11:36:18     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:18     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:18     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1914.9M, EPOCH TIME: 1697708178.669311
[10/19 11:36:18     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1914.9M, EPOCH TIME: 1697708178.669615
[10/19 11:36:18     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1914.9M, EPOCH TIME: 1697708178.669818
[10/19 11:36:18     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:18     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:18     95s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1914.9M, EPOCH TIME: 1697708178.669968
[10/19 11:36:18     95s] Max number of tech site patterns supported in site array is 256.
[10/19 11:36:18     95s] Core basic site is core_l_5v
[10/19 11:36:18     95s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1914.9M, EPOCH TIME: 1697708178.675085
[10/19 11:36:18     95s] After signature check, allow fast init is false, keep pre-filter is true.
[10/19 11:36:18     95s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/19 11:36:18     95s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.000, MEM:1914.9M, EPOCH TIME: 1697708178.675319
[10/19 11:36:18     95s] SiteArray: non-trimmed site array dimensions = 8 x 743
[10/19 11:36:18     95s] SiteArray: use 32,768 bytes
[10/19 11:36:18     95s] SiteArray: current memory after site array memory allocation 1914.9M
[10/19 11:36:18     95s] SiteArray: FP blocked sites are writable
[10/19 11:36:18     95s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1914.9M, EPOCH TIME: 1697708178.675718
[10/19 11:36:18     95s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1914.9M, EPOCH TIME: 1697708178.675877
[10/19 11:36:18     95s] SiteArray: number of non floorplan blocked sites for llg default is 5944
[10/19 11:36:18     95s] Atter site array init, number of instance map data is 0.
[10/19 11:36:18     95s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1914.9M, EPOCH TIME: 1697708178.676465
[10/19 11:36:18     95s] 
[10/19 11:36:18     95s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:18     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1914.9M, EPOCH TIME: 1697708178.676914
[10/19 11:36:18     95s] All LLGs are deleted
[10/19 11:36:18     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:18     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:18     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1914.9M, EPOCH TIME: 1697708178.677766
[10/19 11:36:18     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1914.9M, EPOCH TIME: 1697708178.677956
[10/19 11:36:18     95s] Starting delay calculation for Setup views
[10/19 11:36:18     95s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/19 11:36:18     95s] #################################################################################
[10/19 11:36:18     95s] # Design Stage: PostRoute
[10/19 11:36:18     95s] # Design Name: top
[10/19 11:36:18     95s] # Design Mode: 250nm
[10/19 11:36:18     95s] # Analysis Mode: MMMC OCV 
[10/19 11:36:18     95s] # Parasitics Mode: SPEF/RCDB 
[10/19 11:36:18     95s] # Signoff Settings: SI Off 
[10/19 11:36:18     95s] #################################################################################
[10/19 11:36:18     95s] Calculate early delays in OCV mode...
[10/19 11:36:18     95s] Calculate late delays in OCV mode...
[10/19 11:36:18     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 1932.7M, InitMEM = 1932.7M)
[10/19 11:36:18     95s] Start delay calculation (fullDC) (1 T). (MEM=1932.67)
[10/19 11:36:18     95s] *** Calculating scaling factor for ls_wc libraries using the default operating condition of each library.
[10/19 11:36:18     95s] 
[10/19 11:36:18     95s] Trim Metal Layers:
[10/19 11:36:18     95s] LayerId::1 widthSet size::4
[10/19 11:36:18     95s] LayerId::2 widthSet size::4
[10/19 11:36:18     95s] LayerId::3 widthSet size::4
[10/19 11:36:18     95s] LayerId::4 widthSet size::3
[10/19 11:36:18     95s] eee: pegSigSF::1.070000
[10/19 11:36:18     95s] Initializing multi-corner capacitance tables ... 
[10/19 11:36:18     95s] Initializing multi-corner resistance tables ...
[10/19 11:36:18     95s] eee: l::1 avDens::0.186959 usedTrk::164.523798 availTrk::880.000000 sigTrk::164.523798
[10/19 11:36:18     95s] eee: l::2 avDens::0.290070 usedTrk::237.028846 availTrk::817.142857 sigTrk::237.028846
[10/19 11:36:18     95s] eee: l::3 avDens::0.423721 usedTrk::372.874523 availTrk::880.000000 sigTrk::372.874523
[10/19 11:36:18     95s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/19 11:36:18     95s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.504448 uaWl=0.000000 uaWlH=0.000000 aWlH=0.523806 lMod=0 pMax=0.850000 pMod=82 wcR=0.518500 newSi=0.230900 wHLS=2.811599 siPrev=0 viaL=0.000000
[10/19 11:36:18     95s] Start AAE Lib Loading. (MEM=1932.67)
[10/19 11:36:18     95s] End AAE Lib Loading. (MEM=1932.67 CPU=0:00:00.0 Real=0:00:00.0)
[10/19 11:36:18     95s] End AAE Lib Interpolated Model. (MEM=1932.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:18     95s] Opening parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d' for reading (mem: 1932.672M)
[10/19 11:36:18     95s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1932.7M)
[10/19 11:36:19     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:19     95s] End delay calculation. (MEM=1946.81 CPU=0:00:00.1 REAL=0:00:01.0)
[10/19 11:36:19     95s] End delay calculation (fullDC). (MEM=1938.81 CPU=0:00:00.2 REAL=0:00:01.0)
[10/19 11:36:19     95s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1938.8M) ***
[10/19 11:36:19     95s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:36 mem=1962.8M)
[10/19 11:36:19     95s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 185.276 | 185.276 | 187.020 | 192.407 |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/19 11:36:19     95s] All LLGs are deleted
[10/19 11:36:19     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1920.3M, EPOCH TIME: 1697708179.260277
[10/19 11:36:19     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1920.3M, EPOCH TIME: 1697708179.260597
[10/19 11:36:19     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1920.3M, EPOCH TIME: 1697708179.260788
[10/19 11:36:19     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1920.3M, EPOCH TIME: 1697708179.261357
[10/19 11:36:19     95s] Max number of tech site patterns supported in site array is 256.
[10/19 11:36:19     95s] Core basic site is core_l_5v
[10/19 11:36:19     95s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1920.3M, EPOCH TIME: 1697708179.266443
[10/19 11:36:19     95s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:36:19     95s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:36:19     95s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1920.3M, EPOCH TIME: 1697708179.266676
[10/19 11:36:19     95s] Fast DP-INIT is on for default
[10/19 11:36:19     95s] Atter site array init, number of instance map data is 0.
[10/19 11:36:19     95s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1920.3M, EPOCH TIME: 1697708179.267538
[10/19 11:36:19     95s] 
[10/19 11:36:19     95s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:19     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1920.3M, EPOCH TIME: 1697708179.268013
[10/19 11:36:19     95s] All LLGs are deleted
[10/19 11:36:19     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:19     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1920.3M, EPOCH TIME: 1697708179.268826
[10/19 11:36:19     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1920.3M, EPOCH TIME: 1697708179.269022
[10/19 11:36:19     95s] Density: 82.499%
       (100.000% with Fillers)
------------------------------------------------------------------
All LLGs are deleted
[10/19 11:36:19     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1920.3M, EPOCH TIME: 1697708179.272206
[10/19 11:36:19     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1920.3M, EPOCH TIME: 1697708179.272410
[10/19 11:36:19     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1920.3M, EPOCH TIME: 1697708179.272568
[10/19 11:36:19     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1920.3M, EPOCH TIME: 1697708179.272653
[10/19 11:36:19     95s] Max number of tech site patterns supported in site array is 256.
[10/19 11:36:19     95s] Core basic site is core_l_5v
[10/19 11:36:19     95s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1920.3M, EPOCH TIME: 1697708179.276682
[10/19 11:36:19     95s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:36:19     95s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:36:19     95s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1920.3M, EPOCH TIME: 1697708179.276899
[10/19 11:36:19     95s] Fast DP-INIT is on for default
[10/19 11:36:19     95s] Atter site array init, number of instance map data is 0.
[10/19 11:36:19     95s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1920.3M, EPOCH TIME: 1697708179.277708
[10/19 11:36:19     95s] 
[10/19 11:36:19     95s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:19     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1920.3M, EPOCH TIME: 1697708179.278057
[10/19 11:36:19     95s] All LLGs are deleted
[10/19 11:36:19     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:19     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1920.3M, EPOCH TIME: 1697708179.278803
[10/19 11:36:19     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1920.3M, EPOCH TIME: 1697708179.278991
[10/19 11:36:19     95s] Reported timing to dir ../reports/par/timingReports/
[10/19 11:36:19     95s] Total CPU time: 0.69 sec
[10/19 11:36:19     95s] Total Real time: 1.0 sec
[10/19 11:36:19     95s] Total Memory Usage: 1920.257812 Mbytes
[10/19 11:36:19     95s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[10/19 11:36:19     95s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[10/19 11:36:19     95s] Info: pop threads available for lower-level modules during optimization.
[10/19 11:36:19     95s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.9), totSession cpu/real = 0:01:35.9/0:01:40.7 (1.0), mem = 1896.3M
[10/19 11:36:19     95s] 
[10/19 11:36:19     95s] =============================================================================================
[10/19 11:36:19     95s]  Final TAT Report : timeDesign #3                                               21.35-s114_1
[10/19 11:36:19     95s] =============================================================================================
[10/19 11:36:19     95s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:36:19     95s] ---------------------------------------------------------------------------------------------
[10/19 11:36:19     95s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.9 % )     0:00:00.6 /  0:00:00.6    0.9
[10/19 11:36:19     95s] [ DrvReport              ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    0.5
[10/19 11:36:19     95s] [ TimingUpdate           ]      1   0:00:00.2  (  20.1 % )     0:00:00.4 /  0:00:00.4    1.0
[10/19 11:36:19     95s] [ FullDelayCalc          ]      1   0:00:00.3  (  33.0 % )     0:00:00.3 /  0:00:00.3    1.0
[10/19 11:36:19     95s] [ TimingReport           ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.6
[10/19 11:36:19     95s] [ GenerateReports        ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    0.8
[10/19 11:36:19     95s] [ MISC                   ]          0:00:00.2  (  25.6 % )     0:00:00.2 /  0:00:00.2    0.8
[10/19 11:36:19     95s] ---------------------------------------------------------------------------------------------
[10/19 11:36:19     95s]  timeDesign #3 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    0.9
[10/19 11:36:19     95s] ---------------------------------------------------------------------------------------------
[10/19 11:36:19     95s] 
[10/19 11:36:19     95s] <CMD> timeDesign -signOff -hold -reportOnly -outDir ../reports/par/timingReports/
[10/19 11:36:19     95s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[10/19 11:36:19     95s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[10/19 11:36:19     95s] The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
[10/19 11:36:19     95s] *** timeDesign #4 [begin] : totSession cpu/real = 0:01:35.9/0:01:40.7 (1.0), mem = 1896.3M
[10/19 11:36:19     95s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[10/19 11:36:19     95s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[10/19 11:36:19     95s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[10/19 11:36:19     95s] All LLGs are deleted
[10/19 11:36:19     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1896.3M, EPOCH TIME: 1697708179.355999
[10/19 11:36:19     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1896.3M, EPOCH TIME: 1697708179.356271
[10/19 11:36:19     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1896.3M, EPOCH TIME: 1697708179.356450
[10/19 11:36:19     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1896.3M, EPOCH TIME: 1697708179.356577
[10/19 11:36:19     95s] Max number of tech site patterns supported in site array is 256.
[10/19 11:36:19     95s] Core basic site is core_l_5v
[10/19 11:36:19     95s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1896.3M, EPOCH TIME: 1697708179.361238
[10/19 11:36:19     95s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:36:19     95s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:36:19     95s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1896.3M, EPOCH TIME: 1697708179.361458
[10/19 11:36:19     95s] Fast DP-INIT is on for default
[10/19 11:36:19     95s] Atter site array init, number of instance map data is 0.
[10/19 11:36:19     95s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1896.3M, EPOCH TIME: 1697708179.362296
[10/19 11:36:19     95s] 
[10/19 11:36:19     95s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:19     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:1896.3M, EPOCH TIME: 1697708179.362711
[10/19 11:36:19     95s] All LLGs are deleted
[10/19 11:36:19     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:19     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:19     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1896.3M, EPOCH TIME: 1697708179.363539
[10/19 11:36:19     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1896.3M, EPOCH TIME: 1697708179.363728
[10/19 11:36:19     95s] Saving timing graph ...
[10/19 11:36:19     96s] Done save timing graph
[10/19 11:36:19     96s] Starting delay calculation for Hold views
[10/19 11:36:19     96s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/19 11:36:19     96s] #################################################################################
[10/19 11:36:19     96s] # Design Stage: PostRoute
[10/19 11:36:19     96s] # Design Name: top
[10/19 11:36:19     96s] # Design Mode: 250nm
[10/19 11:36:19     96s] # Analysis Mode: MMMC OCV 
[10/19 11:36:19     96s] # Parasitics Mode: SPEF/RCDB 
[10/19 11:36:19     96s] # Signoff Settings: SI Off 
[10/19 11:36:19     96s] #################################################################################
[10/19 11:36:19     96s] Calculate late delays in OCV mode...
[10/19 11:36:19     96s] Calculate early delays in OCV mode...
[10/19 11:36:19     96s] Topological Sorting (REAL = 0:00:00.0, MEM = 1918.6M, InitMEM = 1918.6M)
[10/19 11:36:19     96s] Start delay calculation (fullDC) (1 T). (MEM=1918.58)
[10/19 11:36:19     96s] *** Calculating scaling factor for ls_bc libraries using the default operating condition of each library.
[10/19 11:36:19     96s] End AAE Lib Interpolated Model. (MEM=1926.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:19     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:19     96s] End delay calculation. (MEM=1930.6 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:36:19     96s] End delay calculation (fullDC). (MEM=1930.6 CPU=0:00:00.1 REAL=0:00:00.0)
[10/19 11:36:19     96s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1930.6M) ***
[10/19 11:36:19     96s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:36 mem=1954.6M)
[10/19 11:36:20     96s] Restoring timing graph ...
[10/19 11:36:20     96s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[10/19 11:36:20     96s] Done restore timing graph
[10/19 11:36:20     96s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 av_bc 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.492  |  0.011  |  0.790  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   496   |   283   |   159   |   90    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/19 11:36:20     96s] All LLGs are deleted
[10/19 11:36:20     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     96s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1963.7M, EPOCH TIME: 1697708180.510520
[10/19 11:36:20     96s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1963.7M, EPOCH TIME: 1697708180.510795
[10/19 11:36:20     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1963.7M, EPOCH TIME: 1697708180.510975
[10/19 11:36:20     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     96s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1963.7M, EPOCH TIME: 1697708180.511139
[10/19 11:36:20     96s] Max number of tech site patterns supported in site array is 256.
[10/19 11:36:20     96s] Core basic site is core_l_5v
[10/19 11:36:20     96s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1963.7M, EPOCH TIME: 1697708180.515504
[10/19 11:36:20     96s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:36:20     96s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:36:20     96s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1963.7M, EPOCH TIME: 1697708180.515734
[10/19 11:36:20     96s] Fast DP-INIT is on for default
[10/19 11:36:20     96s] Atter site array init, number of instance map data is 0.
[10/19 11:36:20     96s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1963.7M, EPOCH TIME: 1697708180.516565
[10/19 11:36:20     96s] 
[10/19 11:36:20     96s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:20     96s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1963.7M, EPOCH TIME: 1697708180.517017
[10/19 11:36:20     96s] All LLGs are deleted
[10/19 11:36:20     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:20     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     96s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1963.7M, EPOCH TIME: 1697708180.517723
[10/19 11:36:20     96s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1963.7M, EPOCH TIME: 1697708180.517922
[10/19 11:36:20     96s] Density: 82.499%
       (100.000% with Fillers)
------------------------------------------------------------------
All LLGs are deleted
[10/19 11:36:20     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     96s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1963.7M, EPOCH TIME: 1697708180.520900
[10/19 11:36:20     96s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1963.7M, EPOCH TIME: 1697708180.521104
[10/19 11:36:20     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1963.7M, EPOCH TIME: 1697708180.521258
[10/19 11:36:20     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     96s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1963.7M, EPOCH TIME: 1697708180.521332
[10/19 11:36:20     96s] Max number of tech site patterns supported in site array is 256.
[10/19 11:36:20     96s] Core basic site is core_l_5v
[10/19 11:36:20     97s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1963.7M, EPOCH TIME: 1697708180.524858
[10/19 11:36:20     97s] After signature check, allow fast init is true, keep pre-filter is true.
[10/19 11:36:20     97s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/19 11:36:20     97s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1963.7M, EPOCH TIME: 1697708180.525023
[10/19 11:36:20     97s] Fast DP-INIT is on for default
[10/19 11:36:20     97s] Atter site array init, number of instance map data is 0.
[10/19 11:36:20     97s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1963.7M, EPOCH TIME: 1697708180.525817
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:20     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.005, MEM:1963.7M, EPOCH TIME: 1697708180.526117
[10/19 11:36:20     97s] All LLGs are deleted
[10/19 11:36:20     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:20     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     97s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1963.7M, EPOCH TIME: 1697708180.526731
[10/19 11:36:20     97s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1963.7M, EPOCH TIME: 1697708180.526922
[10/19 11:36:20     97s] Reported timing to dir ../reports/par/timingReports/
[10/19 11:36:20     97s] Total CPU time: 1.1 sec
[10/19 11:36:20     97s] Total Real time: 1.0 sec
[10/19 11:36:20     97s] Total Memory Usage: 1920.703125 Mbytes
[10/19 11:36:20     97s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[10/19 11:36:20     97s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[10/19 11:36:20     97s] *** timeDesign #4 [finish] : cpu/real = 0:00:01.1/0:00:01.2 (0.9), totSession cpu/real = 0:01:37.0/0:01:41.9 (1.0), mem = 1920.7M
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s] =============================================================================================
[10/19 11:36:20     97s]  Final TAT Report : timeDesign #4                                               21.35-s114_1
[10/19 11:36:20     97s] =============================================================================================
[10/19 11:36:20     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/19 11:36:20     97s] ---------------------------------------------------------------------------------------------
[10/19 11:36:20     97s] [ OptSummaryReport       ]      1   0:00:00.8  (  66.6 % )     0:00:01.2 /  0:00:01.1    0.9
[10/19 11:36:20     97s] [ TimingUpdate           ]      2   0:00:00.1  (   9.6 % )     0:00:00.3 /  0:00:00.3    1.0
[10/19 11:36:20     97s] [ FullDelayCalc          ]      2   0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.1    1.0
[10/19 11:36:20     97s] [ TimingReport           ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.6
[10/19 11:36:20     97s] [ GenerateReports        ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.7
[10/19 11:36:20     97s] [ MISC                   ]          0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.1
[10/19 11:36:20     97s] ---------------------------------------------------------------------------------------------
[10/19 11:36:20     97s]  timeDesign #4 TOTAL                0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.1    0.9
[10/19 11:36:20     97s] ---------------------------------------------------------------------------------------------
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s] <CMD> report_timing > $REPORTS_PATH/timing.txt
[10/19 11:36:20     97s] <CMD> verifyConnectivity -report ../reports/par/verifyConn.rpt
[10/19 11:36:20     97s] VERIFY_CONNECTIVITY use new engine.
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s] ******** Start: VERIFY CONNECTIVITY ********
[10/19 11:36:20     97s] Start Time: Thu Oct 19 11:36:20 2023
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s] Design Name: top
[10/19 11:36:20     97s] Database Units: 1000
[10/19 11:36:20     97s] Design Boundary: (0.0000, 0.0000) (1062.6000, 104.0000)
[10/19 11:36:20     97s] Error Limit = 1000; Warning Limit = 50
[10/19 11:36:20     97s] Check all nets
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s] Begin Summary 
[10/19 11:36:20     97s]   Found no problems or warnings.
[10/19 11:36:20     97s] End Summary
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s] End Time: Thu Oct 19 11:36:20 2023
[10/19 11:36:20     97s] Time Elapsed: 0:00:00.0
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s] ******** End: VERIFY CONNECTIVITY ********
[10/19 11:36:20     97s]   Verification Complete : 0 Viols.  0 Wrngs.
[10/19 11:36:20     97s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s] <CMD> verify_drc -report ../reports/par/verifyDrc.rpt
[10/19 11:36:20     97s] #-check_same_via_cell true               # bool, default=false, user setting
[10/19 11:36:20     97s] #-report ../reports/par/verifyDrc.rpt    # string, default="", user setting
[10/19 11:36:20     97s]  *** Starting Verify DRC (MEM: 1944.7) ***
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s]   VERIFY DRC ...... Starting Verification
[10/19 11:36:20     97s]   VERIFY DRC ...... Initializing
[10/19 11:36:20     97s]   VERIFY DRC ...... Deleting Existing Violations
[10/19 11:36:20     97s]   VERIFY DRC ...... Creating Sub-Areas
[10/19 11:36:20     97s]   VERIFY DRC ...... Using new threading
[10/19 11:36:20     97s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 532.000 104.000} 1 of 2
[10/19 11:36:20     97s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/19 11:36:20     97s]   VERIFY DRC ...... Sub-Area: {532.000 0.000 1062.600 104.000} 2 of 2
[10/19 11:36:20     97s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s]   Verification Complete : 0 Viols.
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s] <CMD> verifyProcessAntenna -report ../reports/par/verifyProcessAnt.rpt
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s] ******* START VERIFY ANTENNA ********
[10/19 11:36:20     97s] Report File: ../reports/par/verifyProcessAnt.rpt
[10/19 11:36:20     97s] LEF Macro File: top.antenna.lef
[10/19 11:36:20     97s] Verification Complete: 0 Violations
[10/19 11:36:20     97s] ******* DONE VERIFY ANTENNA ********
[10/19 11:36:20     97s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s] <CMD> saveNetlist ../results/par/top_impl.v -excludeLeafCell
[10/19 11:36:20     97s] Writing Netlist "../results/par/top_impl.v" ...
[10/19 11:36:20     97s] <CMD> saveNetlist ../results/par/top_impl_phys.v -includePhysicalInst -excludeCellInst {FEED25L5V FEED10L5V FEED5L5V FEED3L5V FEED2L5V FEED1L5V}
[10/19 11:36:20     97s] Writing Netlist "../results/par/top_impl_phys.v" ...
[10/19 11:36:20     97s] Pwr name (\vdd5! ).
[10/19 11:36:20     97s] Gnd name (\gnd! ).
[10/19 11:36:20     97s] 1 Pwr names and 1 Gnd names.
[10/19 11:36:20     97s] <CMD> set dbgLefDefOutVersion 5.8
[10/19 11:36:20     97s] <CMD> defOut -floorplan -routing ../results/par/top.def
[10/19 11:36:20     97s] Writing DEF file '../results/par/top.def', current time is Thu Oct 19 11:36:20 2023 ...
[10/19 11:36:20     97s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[10/19 11:36:20     97s] DEF file '../results/par/top.def' is written, current time is Thu Oct 19 11:36:20 2023 ...
[10/19 11:36:20     97s] <CMD> rcOut -view av_wc -spef ../results/par/top_wc.spef
[10/19 11:36:20     97s] Opening parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d' for reading (mem: 2208.777M)
[10/19 11:36:20     97s] RC Out has the following PVT Info:
[10/19 11:36:20     97s]    RC:rc_cWorst, Operating temperature 125 C
[10/19 11:36:20     97s] Dumping Spef file.....
[10/19 11:36:20     97s] Printing D_NET...
[10/19 11:36:20     97s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 2240.8M)
[10/19 11:36:20     97s] Closing parasitic data file '/tmp/innovus_temp_9519_srimes01.ost.ch_matthias.meyer_Dg8Oay/top_9519_FMAQo2.rcdb.d': 445 access done (mem: 2240.793M)
[10/19 11:36:20     97s] <CMD> checkDesign -all -outdir ../reports/par/checkDesign_post/
[10/19 11:36:20     97s] OPERPROF: Starting checkPlace at level 1, MEM:2240.8M, EPOCH TIME: 1697708180.977176
[10/19 11:36:20     97s] Processing tracks to init pin-track alignment.
[10/19 11:36:20     97s] z: 2, totalTracks: 1
[10/19 11:36:20     97s] z: 4, totalTracks: 1
[10/19 11:36:20     97s] #spOpts: N=250 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/19 11:36:20     97s] All LLGs are deleted
[10/19 11:36:20     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2240.8M, EPOCH TIME: 1697708180.980824
[10/19 11:36:20     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2240.8M, EPOCH TIME: 1697708180.981069
[10/19 11:36:20     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2240.8M, EPOCH TIME: 1697708180.981135
[10/19 11:36:20     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     97s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2240.8M, EPOCH TIME: 1697708180.981257
[10/19 11:36:20     97s] Max number of tech site patterns supported in site array is 256.
[10/19 11:36:20     97s] Core basic site is core_l_5v
[10/19 11:36:20     97s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2240.8M, EPOCH TIME: 1697708180.985411
[10/19 11:36:20     97s] After signature check, allow fast init is false, keep pre-filter is true.
[10/19 11:36:20     97s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/19 11:36:20     97s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2240.8M, EPOCH TIME: 1697708180.985597
[10/19 11:36:20     97s] SiteArray: non-trimmed site array dimensions = 8 x 743
[10/19 11:36:20     97s] SiteArray: use 32,768 bytes
[10/19 11:36:20     97s] SiteArray: current memory after site array memory allocation 2240.8M
[10/19 11:36:20     97s] SiteArray: FP blocked sites are writable
[10/19 11:36:20     97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/19 11:36:20     97s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2240.8M, EPOCH TIME: 1697708180.985992
[10/19 11:36:20     97s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2240.8M, EPOCH TIME: 1697708180.986146
[10/19 11:36:20     97s] SiteArray: number of non floorplan blocked sites for llg default is 5944
[10/19 11:36:20     97s] Atter site array init, number of instance map data is 0.
[10/19 11:36:20     97s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.005, MEM:2240.8M, EPOCH TIME: 1697708180.986729
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:20     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:2240.8M, EPOCH TIME: 1697708180.986876
[10/19 11:36:20     97s] Begin checking placement ... (start mem=2240.8M, init mem=2240.8M)
[10/19 11:36:20     97s] Begin checking exclusive groups violation ...
[10/19 11:36:20     97s] There are 0 groups to check, max #box is 0, total #box is 0
[10/19 11:36:20     97s] Finished checking exclusive groups violations. Found 0 Vio.
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s] Running CheckPlace using 1 thread in normal mode...
[10/19 11:36:20     97s] 
[10/19 11:36:20     97s] ...checkPlace normal is done!
[10/19 11:36:20     97s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2240.8M, EPOCH TIME: 1697708180.995220
[10/19 11:36:20     97s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2240.8M, EPOCH TIME: 1697708180.995598
[10/19 11:36:20     97s] *info: Recommended don't use cell = 0           
[10/19 11:36:20     97s] *info: Placed = 656            (Fixed = 22)
[10/19 11:36:20     97s] *info: Unplaced = 0           
[10/19 11:36:20     97s] Placement Density:100.00%(85525/85525)
[10/19 11:36:20     97s] Placement Density (including fixed std cells):100.00%(86545/86545)
[10/19 11:36:20     97s] All LLGs are deleted
[10/19 11:36:20     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:656).
[10/19 11:36:20     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2240.8M, EPOCH TIME: 1697708180.998412
[10/19 11:36:20     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2240.8M, EPOCH TIME: 1697708180.998604
[10/19 11:36:20     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:20     97s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2240.8M)
[10/19 11:36:20     97s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.022, MEM:2240.8M, EPOCH TIME: 1697708180.999352
[10/19 11:36:21     97s] Design: top
[10/19 11:36:21     97s] 
[10/19 11:36:21     97s] ------ Design Summary:
[10/19 11:36:21     97s] Total Standard Cell Number   (cells) : 656
[10/19 11:36:21     97s] Total Block Cell Number      (cells) : 0
[10/19 11:36:21     97s] Total I/O Pad Cell Number    (cells) : 0
[10/19 11:36:21     97s] Total Standard Cell Area     ( um^2) : 86544.64
[10/19 11:36:21     97s] Total Block Cell Area        ( um^2) : 0.00
[10/19 11:36:21     97s] Total I/O Pad Cell Area      ( um^2) : 0.00
[10/19 11:36:21     97s] 
[10/19 11:36:21     97s] ------ Design Statistics:
[10/19 11:36:21     97s] 
[10/19 11:36:21     97s] Number of Instances            : 656
[10/19 11:36:21     97s] Number of Non-uniquified Insts : 647
[10/19 11:36:21     97s] Number of Nets                 : 567
[10/19 11:36:21     97s] Average number of Pins per Net : 3.00
[10/19 11:36:21     97s] Maximum number of Pins in Net  : 64
[10/19 11:36:21     97s] 
[10/19 11:36:21     97s] ------ I/O Port summary
[10/19 11:36:21     97s] 
[10/19 11:36:21     97s] Number of Primary I/O Ports    : 103
[10/19 11:36:21     97s] Number of Input Ports          : 13
[10/19 11:36:21     97s] Number of Output Ports         : 90
[10/19 11:36:21     97s] Number of Bidirectional Ports  : 0
[10/19 11:36:21     97s] Number of Power/Ground Ports   : 2
[10/19 11:36:21     97s] Number of Floating Ports                     *: 0
[10/19 11:36:21     97s] Number of Ports Connected to Multiple Pads   *: 0
[10/19 11:36:21     97s] Number of Ports Connected to Core Instances   : 103
[10/19 11:36:21     97s] **WARN: (IMPREPO-202):	There are 103 Ports connected to core instances.
[10/19 11:36:21     97s] 
[10/19 11:36:21     97s] ------ Design Rule Checking:
[10/19 11:36:21     97s] 
[10/19 11:36:21     97s] Number of Output Pins connect to Power/Ground *: 0
[10/19 11:36:21     97s] Number of Insts with Input Pins tied together ?: 0
[10/19 11:36:21     97s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[10/19 11:36:21     97s] Number of Input/InOut Floating Pins            : 0
[10/19 11:36:21     97s] Number of Output Floating Pins                 : 0
[10/19 11:36:21     97s] Number of Output Term Marked TieHi/Lo         *: 0
[10/19 11:36:21     97s] 
[10/19 11:36:21     97s] Number of nets with tri-state drivers          : 0
[10/19 11:36:21     97s] Number of nets with parallel drivers           : 0
[10/19 11:36:21     97s] Number of nets with multiple drivers           : 0
[10/19 11:36:21     97s] Number of nets with no driver (No FanIn)       : 0
[10/19 11:36:21     97s] Number of Output Floating nets (No FanOut)     : 120
[10/19 11:36:21     97s] Number of High Fanout nets (>50)               : 2
[10/19 11:36:21     97s] **WARN: (IMPREPO-227):	There are 2 High Fanout nets (>50).
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'DECAP3L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED3L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'DECAP5L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED2L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'DECAP3L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED3L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'DECAP2L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED2L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED2L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED3L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED2L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'DECAP2L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'FEED1L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (IMPREPO-231):	Input netlist has a cell 'DECAP25L5V' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[10/19 11:36:21     97s] **WARN: (EMS-27):	Message (IMPREPO-231) has exceeded the current message display limit of 20.
[10/19 11:36:21     97s] To increase the message display limit, refer to the product command reference manual.
[10/19 11:36:21     97s] 
[10/19 11:36:21     97s] # Number of cells of input netlist marked dont_use = 225.
[10/19 11:36:21     97s] 
[10/19 11:36:21     97s] **WARN: (IMPREPO-213):	There are 103 I/O Pins connected to Non-IO Insts.
[10/19 11:36:21     97s] Checking for any assigns in the netlist...
[10/19 11:36:21     97s]   No assigns found.
[10/19 11:36:21     97s] Checking routing tracks.....
[10/19 11:36:21     97s] Checking other grids.....
[10/19 11:36:21     97s] Checking routing blockage.....
[10/19 11:36:21     97s] Checking components.....
[10/19 11:36:21     97s] Checking constraints (guide/region/fence).....
[10/19 11:36:21     97s] Checking groups.....
[10/19 11:36:21     97s] Checking Ptn Core Box.....
[10/19 11:36:21     97s] 
[10/19 11:36:21     97s] Checking Preroutes.....
[10/19 11:36:21     97s] No. of regular pre-routes not on tracks : 0 
[10/19 11:36:21     97s]  Design check done.
[10/19 11:36:21     97s] Report saved in file ../reports/par/checkDesign_post//top.main.htm.ascii
[10/19 11:36:21     97s] 
[10/19 11:36:21     97s] *** Summary of all messages that are not suppressed in this session:
[10/19 11:36:21     97s] Severity  ID               Count  Summary                                  
[10/19 11:36:21     97s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[10/19 11:36:21     97s] WARNING   IMPREPO-231        225  Input netlist has a cell '%s' which is m...
[10/19 11:36:21     97s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[10/19 11:36:21     97s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[10/19 11:36:21     97s] *** Message Summary: 228 warning(s), 0 error(s)
[10/19 11:36:21     97s] 
[10/19 11:36:21     97s] <CMD> write_sdf -setuphold merge_always \
          -recrem merge_always -version 3.0 \
          -min_view av_bc -max_view av_wc \
          -target_application verilog $OUTPUTS_PATH/${DESIGN}.sdf
[10/19 11:36:21     97s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/19 11:36:21     97s] #################################################################################
[10/19 11:36:21     97s] # Design Stage: PostRoute
[10/19 11:36:21     97s] # Design Name: top
[10/19 11:36:21     97s] # Design Mode: 250nm
[10/19 11:36:21     97s] # Analysis Mode: MMMC OCV 
[10/19 11:36:21     97s] # Parasitics Mode: SPEF/RCDB 
[10/19 11:36:21     97s] # Signoff Settings: SI Off 
[10/19 11:36:21     97s] #################################################################################
[10/19 11:36:21     97s] Calculate early delays in OCV mode...
[10/19 11:36:21     97s] Calculate late delays in OCV mode...
[10/19 11:36:21     97s] Calculate late delays in OCV mode...
[10/19 11:36:21     97s] Calculate early delays in OCV mode...
[10/19 11:36:21     97s] Topological Sorting (REAL = 0:00:00.0, MEM = 2217.1M, InitMEM = 2217.1M)
[10/19 11:36:21     97s] Start delay calculation (fullDC) (1 T). (MEM=2217.07)
[10/19 11:36:21     97s] *** Calculating scaling factor for ls_wc libraries using the default operating condition of each library.
[10/19 11:36:21     97s] End AAE Lib Interpolated Model. (MEM=2217.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:21     97s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:21     97s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/19 11:36:21     97s] End delay calculation. (MEM=2185.06 CPU=0:00:00.2 REAL=0:00:00.0)
[10/19 11:36:21     97s] End delay calculation (fullDC). (MEM=2185.06 CPU=0:00:00.2 REAL=0:00:00.0)
[10/19 11:36:21     97s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2185.1M) ***
[10/19 11:36:21     97s] <CMD> summaryReport -outdir ../reports/par/summary
[10/19 11:36:21     97s] Start to collect the design information.
[10/19 11:36:21     97s] Build netlist information for Cell top.
[10/19 11:36:21     97s] Finished collecting the design information.
[10/19 11:36:21     97s] Generating standard cells used in the design report.
[10/19 11:36:21     97s] Analyze library ... 
[10/19 11:36:21     97s] Analyze netlist ... 
[10/19 11:36:21     97s] Generate no-driven nets information report.
[10/19 11:36:21     97s] Analyze timing ... 
[10/19 11:36:21     97s] Analyze floorplan/placement ... 
[10/19 11:36:21     97s] All LLGs are deleted
[10/19 11:36:21     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:21     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:21     97s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2167.1M, EPOCH TIME: 1697708181.672625
[10/19 11:36:21     97s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2167.1M, EPOCH TIME: 1697708181.673293
[10/19 11:36:21     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2167.1M, EPOCH TIME: 1697708181.673984
[10/19 11:36:21     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:21     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:21     97s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2167.1M, EPOCH TIME: 1697708181.674286
[10/19 11:36:21     97s] Max number of tech site patterns supported in site array is 256.
[10/19 11:36:21     97s] Core basic site is core_l_5v
[10/19 11:36:21     97s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2167.1M, EPOCH TIME: 1697708181.681461
[10/19 11:36:21     97s] After signature check, allow fast init is false, keep pre-filter is true.
[10/19 11:36:21     97s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/19 11:36:21     97s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2167.1M, EPOCH TIME: 1697708181.681685
[10/19 11:36:21     97s] SiteArray: non-trimmed site array dimensions = 8 x 743
[10/19 11:36:21     97s] SiteArray: use 32,768 bytes
[10/19 11:36:21     97s] SiteArray: current memory after site array memory allocation 2167.1M
[10/19 11:36:21     97s] SiteArray: FP blocked sites are writable
[10/19 11:36:21     97s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2167.1M, EPOCH TIME: 1697708181.682172
[10/19 11:36:21     97s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2167.1M, EPOCH TIME: 1697708181.682374
[10/19 11:36:21     98s] SiteArray: number of non floorplan blocked sites for llg default is 5944
[10/19 11:36:21     98s] Atter site array init, number of instance map data is 0.
[10/19 11:36:21     98s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2167.1M, EPOCH TIME: 1697708181.683159
[10/19 11:36:21     98s] 
[10/19 11:36:21     98s]  Pre_CCE_Colorizing is not ON! (0:0:411:0)
[10/19 11:36:21     98s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2167.1M, EPOCH TIME: 1697708181.683560
[10/19 11:36:21     98s] All LLGs are deleted
[10/19 11:36:21     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22).
[10/19 11:36:21     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/19 11:36:21     98s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2167.1M, EPOCH TIME: 1697708181.684457
[10/19 11:36:21     98s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2167.1M, EPOCH TIME: 1697708181.684699
[10/19 11:36:21     98s] Analysis Routing ...
[10/19 11:36:21     98s] Report saved in file ../reports/par/summary/top.main.htm.ascii
[10/19 11:36:21     98s] <CMD> add_text -label clk -height 0.6 -alignment centerLeft -pt {{960.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {959.7 102.8 960.3 104.0} -layer MET1 -net clk
[10/19 11:36:21     98s] <CMD> add_text -label rst -height 0.6 -alignment centerLeft -pt {{945.0 0.0}} -layer M1T -orient R90 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {944.7 0.0 945.3 1.2} -layer MET1 -net rst
[10/19 11:36:21     98s] <CMD> add_text -label i_sclk -height 0.6 -alignment centerLeft -pt {{315.0 0.0}} -layer M1T -orient R90 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {314.7 0.0 315.3 1.2} -layer MET1 -net i_sclk
[10/19 11:36:21     98s] <CMD> add_text -label i_ss -height 0.6 -alignment centerLeft -pt {{105.0 0.0}} -layer M1T -orient R90 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {104.7 0.0 105.3 1.2} -layer MET1 -net i_ss
[10/19 11:36:21     98s] <CMD> add_text -label i_mosi -height 0.6 -alignment centerLeft -pt {{725.0 0.0}} -layer M1T -orient R90 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {724.7 0.0 725.3 1.2} -layer MET1 -net i_mosi
[10/19 11:36:21     98s] <CMD> add_text -label o_miso -height 0.6 -alignment centerLeft -pt {{525.0 0.0}} -layer M1T -orient R90 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {524.7 0.0 525.3 1.2} -layer MET1 -net o_miso
[10/19 11:36:21     98s] <CMD> add_text -label o_miso_en -height 0.6 -alignment centerLeft -pt {{535.0 0.0}} -layer M1T -orient R90 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {534.7 0.0 535.3 1.2} -layer MET1 -net o_miso_en
[10/19 11:36:21     98s] <CMD> add_text -label o_register<55> -height 0.6 -alignment centerLeft -pt {{550.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {549.7 102.8 550.3 104.0} -layer MET1 -net {{o_register[55]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<54> -height 0.6 -alignment centerLeft -pt {{540.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {539.7 102.8 540.3 104.0} -layer MET1 -net {{o_register[54]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<53> -height 0.6 -alignment centerLeft -pt {{530.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {529.7 102.8 530.3 104.0} -layer MET1 -net {{o_register[53]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<52> -height 0.6 -alignment centerLeft -pt {{520.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {519.7 102.8 520.3 104.0} -layer MET1 -net {{o_register[52]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<51> -height 0.6 -alignment centerLeft -pt {{510.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {509.7 102.8 510.3 104.0} -layer MET1 -net {{o_register[51]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<50> -height 0.6 -alignment centerLeft -pt {{500.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {499.7 102.8 500.3 104.0} -layer MET1 -net {{o_register[50]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<49> -height 0.6 -alignment centerLeft -pt {{490.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {489.7 102.8 490.3 104.0} -layer MET1 -net {{o_register[49]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<48> -height 0.6 -alignment centerLeft -pt {{480.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {479.7 102.8 480.3 104.0} -layer MET1 -net {{o_register[48]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<47> -height 0.6 -alignment centerLeft -pt {{470.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {469.7 102.8 470.3 104.0} -layer MET1 -net {{o_register[47]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<46> -height 0.6 -alignment centerLeft -pt {{460.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {459.7 102.8 460.3 104.0} -layer MET1 -net {{o_register[46]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<45> -height 0.6 -alignment centerLeft -pt {{450.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {449.7 102.8 450.3 104.0} -layer MET1 -net {{o_register[45]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<44> -height 0.6 -alignment centerLeft -pt {{440.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {439.7 102.8 440.3 104.0} -layer MET1 -net {{o_register[44]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<43> -height 0.6 -alignment centerLeft -pt {{430.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {429.7 102.8 430.3 104.0} -layer MET1 -net {{o_register[43]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<42> -height 0.6 -alignment centerLeft -pt {{420.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {419.7 102.8 420.3 104.0} -layer MET1 -net {{o_register[42]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<41> -height 0.6 -alignment centerLeft -pt {{410.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {409.7 102.8 410.3 104.0} -layer MET1 -net {{o_register[41]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<40> -height 0.6 -alignment centerLeft -pt {{400.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {399.7 102.8 400.3 104.0} -layer MET1 -net {{o_register[40]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<39> -height 0.6 -alignment centerLeft -pt {{390.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {389.7 102.8 390.3 104.0} -layer MET1 -net {{o_register[39]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<38> -height 0.6 -alignment centerLeft -pt {{380.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {379.7 102.8 380.3 104.0} -layer MET1 -net {{o_register[38]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<37> -height 0.6 -alignment centerLeft -pt {{370.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {369.7 102.8 370.3 104.0} -layer MET1 -net {{o_register[37]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<36> -height 0.6 -alignment centerLeft -pt {{360.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {359.7 102.8 360.3 104.0} -layer MET1 -net {{o_register[36]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<35> -height 0.6 -alignment centerLeft -pt {{350.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {349.7 102.8 350.3 104.0} -layer MET1 -net {{o_register[35]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<34> -height 0.6 -alignment centerLeft -pt {{340.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {339.7 102.8 340.3 104.0} -layer MET1 -net {{o_register[34]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<33> -height 0.6 -alignment centerLeft -pt {{330.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {329.7 102.8 330.3 104.0} -layer MET1 -net {{o_register[33]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<32> -height 0.6 -alignment centerLeft -pt {{320.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {319.7 102.8 320.3 104.0} -layer MET1 -net {{o_register[32]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<31> -height 0.6 -alignment centerLeft -pt {{310.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {309.7 102.8 310.3 104.0} -layer MET1 -net {{o_register[31]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<30> -height 0.6 -alignment centerLeft -pt {{300.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {299.7 102.8 300.3 104.0} -layer MET1 -net {{o_register[30]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<29> -height 0.6 -alignment centerLeft -pt {{290.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {289.7 102.8 290.3 104.0} -layer MET1 -net {{o_register[29]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<28> -height 0.6 -alignment centerLeft -pt {{280.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {279.7 102.8 280.3 104.0} -layer MET1 -net {{o_register[28]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<27> -height 0.6 -alignment centerLeft -pt {{270.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {269.7 102.8 270.3 104.0} -layer MET1 -net {{o_register[27]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<26> -height 0.6 -alignment centerLeft -pt {{260.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {259.7 102.8 260.3 104.0} -layer MET1 -net {{o_register[26]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<25> -height 0.6 -alignment centerLeft -pt {{250.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {249.7 102.8 250.3 104.0} -layer MET1 -net {{o_register[25]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<24> -height 0.6 -alignment centerLeft -pt {{240.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {239.7 102.8 240.3 104.0} -layer MET1 -net {{o_register[24]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<23> -height 0.6 -alignment centerLeft -pt {{230.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {229.7 102.8 230.3 104.0} -layer MET1 -net {{o_register[23]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<22> -height 0.6 -alignment centerLeft -pt {{220.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {219.7 102.8 220.3 104.0} -layer MET1 -net {{o_register[22]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<21> -height 0.6 -alignment centerLeft -pt {{210.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {209.7 102.8 210.3 104.0} -layer MET1 -net {{o_register[21]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<20> -height 0.6 -alignment centerLeft -pt {{200.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {199.7 102.8 200.3 104.0} -layer MET1 -net {{o_register[20]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<19> -height 0.6 -alignment centerLeft -pt {{190.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {189.7 102.8 190.3 104.0} -layer MET1 -net {{o_register[19]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<18> -height 0.6 -alignment centerLeft -pt {{180.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {179.7 102.8 180.3 104.0} -layer MET1 -net {{o_register[18]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<17> -height 0.6 -alignment centerLeft -pt {{170.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {169.7 102.8 170.3 104.0} -layer MET1 -net {{o_register[17]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<16> -height 0.6 -alignment centerLeft -pt {{160.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {159.7 102.8 160.3 104.0} -layer MET1 -net {{o_register[16]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<15> -height 0.6 -alignment centerLeft -pt {{150.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {149.7 102.8 150.3 104.0} -layer MET1 -net {{o_register[15]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<14> -height 0.6 -alignment centerLeft -pt {{140.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {139.7 102.8 140.3 104.0} -layer MET1 -net {{o_register[14]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<13> -height 0.6 -alignment centerLeft -pt {{130.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {129.7 102.8 130.3 104.0} -layer MET1 -net {{o_register[13]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<12> -height 0.6 -alignment centerLeft -pt {{120.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {119.7 102.8 120.3 104.0} -layer MET1 -net {{o_register[12]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<11> -height 0.6 -alignment centerLeft -pt {{110.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {109.7 102.8 110.3 104.0} -layer MET1 -net {{o_register[11]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<10> -height 0.6 -alignment centerLeft -pt {{100.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {99.7 102.8 100.3 104.0} -layer MET1 -net {{o_register[10]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<9> -height 0.6 -alignment centerLeft -pt {{90.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {89.7 102.8 90.3 104.0} -layer MET1 -net {{o_register[9]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<8> -height 0.6 -alignment centerLeft -pt {{80.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {79.7 102.8 80.3 104.0} -layer MET1 -net {{o_register[8]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<7> -height 0.6 -alignment centerLeft -pt {{70.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {69.7 102.8 70.3 104.0} -layer MET1 -net {{o_register[7]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<6> -height 0.6 -alignment centerLeft -pt {{60.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {59.7 102.8 60.3 104.0} -layer MET1 -net {{o_register[6]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<5> -height 0.6 -alignment centerLeft -pt {{50.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {49.7 102.8 50.3 104.0} -layer MET1 -net {{o_register[5]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<4> -height 0.6 -alignment centerLeft -pt {{40.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {39.7 102.8 40.3 104.0} -layer MET1 -net {{o_register[4]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<3> -height 0.6 -alignment centerLeft -pt {{30.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {29.7 102.8 30.3 104.0} -layer MET1 -net {{o_register[3]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<2> -height 0.6 -alignment centerLeft -pt {{20.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {19.7 102.8 20.3 104.0} -layer MET1 -net {{o_register[2]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<1> -height 0.6 -alignment centerLeft -pt {{10.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {9.7 102.8 10.3 104.0} -layer MET1 -net {{o_register[1]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_register<0> -height 0.6 -alignment centerLeft -pt {{5.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {4.7 102.8 5.3 104.0} -layer MET1 -net {{o_register[0]}}
[10/19 11:36:21     98s] <CMD> add_text -label i_register<7> -height 0.6 -alignment centerLeft -pt {{630.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {629.7 102.8 630.3 104.0} -layer MET1 -net {{i_register[7]}}
[10/19 11:36:21     98s] <CMD> add_text -label i_register<6> -height 0.6 -alignment centerLeft -pt {{620.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {619.7 102.8 620.3 104.0} -layer MET1 -net {{i_register[6]}}
[10/19 11:36:21     98s] <CMD> add_text -label i_register<5> -height 0.6 -alignment centerLeft -pt {{610.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {609.7 102.8 610.3 104.0} -layer MET1 -net {{i_register[5]}}
[10/19 11:36:21     98s] <CMD> add_text -label i_register<4> -height 0.6 -alignment centerLeft -pt {{600.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {599.7 102.8 600.3 104.0} -layer MET1 -net {{i_register[4]}}
[10/19 11:36:21     98s] <CMD> add_text -label i_register<3> -height 0.6 -alignment centerLeft -pt {{590.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {589.7 102.8 590.3 104.0} -layer MET1 -net {{i_register[3]}}
[10/19 11:36:21     98s] <CMD> add_text -label i_register<2> -height 0.6 -alignment centerLeft -pt {{580.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {579.7 102.8 580.3 104.0} -layer MET1 -net {{i_register[2]}}
[10/19 11:36:21     98s] <CMD> add_text -label i_register<1> -height 0.6 -alignment centerLeft -pt {{570.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {569.7 102.8 570.3 104.0} -layer MET1 -net {{i_register[1]}}
[10/19 11:36:21     98s] <CMD> add_text -label i_register<0> -height 0.6 -alignment centerLeft -pt {{560.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {559.7 102.8 560.3 104.0} -layer MET1 -net {{i_register[0]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<31> -height 0.6 -alignment centerLeft -pt {{950.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {949.7 102.8 950.3 104.0} -layer MET1 -net {{o_analog_p[31]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<30> -height 0.6 -alignment centerLeft -pt {{940.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {939.7 102.8 940.3 104.0} -layer MET1 -net {{o_analog_p[30]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<29> -height 0.6 -alignment centerLeft -pt {{930.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {929.7 102.8 930.3 104.0} -layer MET1 -net {{o_analog_p[29]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<28> -height 0.6 -alignment centerLeft -pt {{920.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {919.7 102.8 920.3 104.0} -layer MET1 -net {{o_analog_p[28]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<27> -height 0.6 -alignment centerLeft -pt {{910.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {909.7 102.8 910.3 104.0} -layer MET1 -net {{o_analog_p[27]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<26> -height 0.6 -alignment centerLeft -pt {{900.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {899.7 102.8 900.3 104.0} -layer MET1 -net {{o_analog_p[26]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<25> -height 0.6 -alignment centerLeft -pt {{890.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {889.7 102.8 890.3 104.0} -layer MET1 -net {{o_analog_p[25]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<24> -height 0.6 -alignment centerLeft -pt {{880.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {879.7 102.8 880.3 104.0} -layer MET1 -net {{o_analog_p[24]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<23> -height 0.6 -alignment centerLeft -pt {{870.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {869.7 102.8 870.3 104.0} -layer MET1 -net {{o_analog_p[23]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<22> -height 0.6 -alignment centerLeft -pt {{860.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {859.7 102.8 860.3 104.0} -layer MET1 -net {{o_analog_p[22]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<21> -height 0.6 -alignment centerLeft -pt {{850.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {849.7 102.8 850.3 104.0} -layer MET1 -net {{o_analog_p[21]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<20> -height 0.6 -alignment centerLeft -pt {{840.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {839.7 102.8 840.3 104.0} -layer MET1 -net {{o_analog_p[20]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<19> -height 0.6 -alignment centerLeft -pt {{830.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {829.7 102.8 830.3 104.0} -layer MET1 -net {{o_analog_p[19]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<18> -height 0.6 -alignment centerLeft -pt {{820.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {819.7 102.8 820.3 104.0} -layer MET1 -net {{o_analog_p[18]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<17> -height 0.6 -alignment centerLeft -pt {{810.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {809.7 102.8 810.3 104.0} -layer MET1 -net {{o_analog_p[17]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<16> -height 0.6 -alignment centerLeft -pt {{800.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {799.7 102.8 800.3 104.0} -layer MET1 -net {{o_analog_p[16]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<15> -height 0.6 -alignment centerLeft -pt {{790.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {789.7 102.8 790.3 104.0} -layer MET1 -net {{o_analog_p[15]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<14> -height 0.6 -alignment centerLeft -pt {{780.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {779.7 102.8 780.3 104.0} -layer MET1 -net {{o_analog_p[14]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<13> -height 0.6 -alignment centerLeft -pt {{770.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {769.7 102.8 770.3 104.0} -layer MET1 -net {{o_analog_p[13]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<12> -height 0.6 -alignment centerLeft -pt {{760.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {759.7 102.8 760.3 104.0} -layer MET1 -net {{o_analog_p[12]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<11> -height 0.6 -alignment centerLeft -pt {{750.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {749.7 102.8 750.3 104.0} -layer MET1 -net {{o_analog_p[11]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<10> -height 0.6 -alignment centerLeft -pt {{740.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {739.7 102.8 740.3 104.0} -layer MET1 -net {{o_analog_p[10]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<9> -height 0.6 -alignment centerLeft -pt {{730.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {729.7 102.8 730.3 104.0} -layer MET1 -net {{o_analog_p[9]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<8> -height 0.6 -alignment centerLeft -pt {{720.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {719.7 102.8 720.3 104.0} -layer MET1 -net {{o_analog_p[8]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<7> -height 0.6 -alignment centerLeft -pt {{710.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {709.7 102.8 710.3 104.0} -layer MET1 -net {{o_analog_p[7]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<6> -height 0.6 -alignment centerLeft -pt {{700.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {699.7 102.8 700.3 104.0} -layer MET1 -net {{o_analog_p[6]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<5> -height 0.6 -alignment centerLeft -pt {{690.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {689.7 102.8 690.3 104.0} -layer MET1 -net {{o_analog_p[5]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<4> -height 0.6 -alignment centerLeft -pt {{680.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {679.7 102.8 680.3 104.0} -layer MET1 -net {{o_analog_p[4]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<3> -height 0.6 -alignment centerLeft -pt {{670.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {669.7 102.8 670.3 104.0} -layer MET1 -net {{o_analog_p[3]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<2> -height 0.6 -alignment centerLeft -pt {{660.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {659.7 102.8 660.3 104.0} -layer MET1 -net {{o_analog_p[2]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<1> -height 0.6 -alignment centerLeft -pt {{650.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {649.7 102.8 650.3 104.0} -layer MET1 -net {{o_analog_p[1]}}
[10/19 11:36:21     98s] <CMD> add_text -label o_analog_p<0> -height 0.6 -alignment centerLeft -pt {{640.0 104.0}} -layer M1T -orient R270 -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_shape -rect {639.7 102.8 640.3 104.0} -layer MET1 -net {{o_analog_p[0]}}
[10/19 11:36:21     98s] <CMD> add_text -label vdd5! -height 2.0 -alignment centerLeft -pt {{7.2 6.4}} -layer M2T -orient {} -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> add_text -label gnd! -height 2.0 -alignment centerLeft -pt {{10.2 9.4}} -layer M2T -orient {} -oaPurpose drawing
[10/19 11:36:21     98s] <CMD> setOaxMode -textPurpose drawing
[10/19 11:36:21     98s] <CMD> deleteRouteBlk -type all
[10/19 11:36:21     98s] **WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
[10/19 11:36:21     98s] <CMD> deletePlaceBlockage -all
[10/19 11:36:21     98s] <CMD> oaOut Lib1 top layout -leafViewNames layout
[10/19 11:36:21     98s] ----- oaOut ---------------------------
[10/19 11:36:21     98s] Saving OpenAccess database: Lib: Lib1, Cell: top, View: layout
[10/19 11:36:21     98s] **WARN: (IMPOAX-1820):	Not able to save Site 'core_l_5v' in the technology library 'TECH_XH035'. Check if 'setOaxMode -allowTechUpdate true' or lib 'TECH_XH035' should not have technology data attached to it, modifying technology attached to design lib is not recommended. .
[10/19 11:36:21     98s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[10/19 11:36:21     98s] Special routes: 158 strips and 156 vias are created in OpenAccess database.
[10/19 11:36:21     98s] Signal Routes: Created 2308 routes.
[10/19 11:36:21     98s] Created 656 insts; 1312 instTerms; 568 nets; 0 routes.
[10/19 11:36:21     98s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[10/19 11:36:21     98s] TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
[10/19 11:36:21     98s] TIMER: oaOut total process: 0h 0m  0.10s cpu {0h 0m 0s elapsed} Memory = 0.0.
[10/19 11:36:21     98s] <CMD> win
[10/19 13:05:16    646s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Oct 19 13:05:16 2023
  Total CPU time:     0:10:53
  Total real time:    1:30:40
  Peak memory (main): 1766.15MB

[10/19 13:05:16    646s] 
[10/19 13:05:16    646s] *** Memory Usage v#1 (Current mem = 2679.301M, initial mem = 476.031M) ***
[10/19 13:05:16    646s] 
[10/19 13:05:16    646s] *** Summary of all messages that are not suppressed in this session:
[10/19 13:05:16    646s] Severity  ID               Count  Summary                                  
[10/19 13:05:16    646s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[10/19 13:05:16    646s] WARNING   IMPFP-6001           1  NO matching routing blockage found. Noth...
[10/19 13:05:16    646s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[10/19 13:05:16    646s] WARNING   IMPSYC-3131          1  Command "%s" is obsolete. Use "%s".      
[10/19 13:05:16    646s] WARNING   IMPSYC-1982          5  Command changeInstName will be obsolete ...
[10/19 13:05:16    646s] WARNING   IMPCK-35             5  The fanout_load of the cell's pin (%s/%s...
[10/19 13:05:16    646s] WARNING   IMPCK-6324           1  More than %d instances moved during refi...
[10/19 13:05:16    646s] WARNING   IMPCK-6323          10  The placement of %s was moved by %g micr...
[10/19 13:05:16    646s] WARNING   IMPCK-6320           1  The root input transition specified at %...
[10/19 13:05:16    646s] WARNING   IMPCK-6351           1  Clock %s has not been routed yet. Wire r...
[10/19 13:05:16    646s] WARNING   IMPCK-209            1  Clock %s has been synthesized. Type 'man...
[10/19 13:05:16    646s] WARNING   IMPCK-767            1  Find clock buffer %s in the clock tree.  
[10/19 13:05:16    646s] WARNING   IMPVL-159          822  Pin '%s' of cell '%s' is defined in LEF ...
[10/19 13:05:16    646s] WARNING   IMPDB-2074           2  Escape fterm name for cell (%s) from (%s...
[10/19 13:05:16    646s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[10/19 13:05:16    646s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[10/19 13:05:16    646s] WARNING   IMPSP-5123           1  Cell %s is not found.                    
[10/19 13:05:16    646s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[10/19 13:05:16    646s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[10/19 13:05:16    646s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[10/19 13:05:16    646s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[10/19 13:05:16    646s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[10/19 13:05:16    646s] WARNING   IMPOPT-7250          2  Option -signOff for command timeDesign i...
[10/19 13:05:16    646s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[10/19 13:05:16    646s] WARNING   IMPOPT-7139          1  'setExtractRCMode -coupled false' has be...
[10/19 13:05:16    646s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[10/19 13:05:16    646s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[10/19 13:05:16    646s] WARNING   IMPCCOPT-5067    21643  Top layer net attribute %s for net %s is...
[10/19 13:05:16    646s] WARNING   IMPCCOPT-1261        1  The skew target of %s for %s in %sdelay ...
[10/19 13:05:16    646s] WARNING   IMPCCOPT-2033        1  The property %s is obsolete. The value i...
[10/19 13:05:16    646s] WARNING   IMPTR-9998           1  The setTrialRouteMode command is obsolet...
[10/19 13:05:16    646s] WARNING   IMPREPO-227          2  There are %d High Fanout nets (>50).     
[10/19 13:05:16    646s] WARNING   IMPREPO-231        225  Input netlist has a cell '%s' which is m...
[10/19 13:05:16    646s] WARNING   IMPREPO-202          2  There are %d Ports connected to core ins...
[10/19 13:05:16    646s] WARNING   IMPREPO-213          2  There are %d I/O Pins connected to Non-I...
[10/19 13:05:16    646s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[10/19 13:05:16    646s] WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
[10/19 13:05:16    646s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[10/19 13:05:16    646s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[10/19 13:05:16    646s] WARNING   IMPOAX-773          10  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/19 13:05:16    646s] WARNING   IMPOAX-1820          1  Not able to save Site '%s' in the techno...
[10/19 13:05:16    646s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[10/19 13:05:16    646s] WARNING   IMPTCM-77            8  Option "%s" for command %s is obsolete a...
[10/19 13:05:16    646s] WARNING   IMPPSP-1003         26  Found use of '%s'. This will continue to...
[10/19 13:05:16    646s] WARNING   GLOBAL-100          10  Global '%s' has become obsolete. It will...
[10/19 13:05:16    646s] *** Message Summary: 22822 warning(s), 2 error(s)
[10/19 13:05:16    646s] 
[10/19 13:05:16    646s] --- Ending "Innovus" (totcpu=0:10:47, real=1:30:39, mem=2679.3M) ---
