-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
-- Date        : Wed Jan 22 11:40:48 2025
-- Host        : DESKTOP-A7KB9SN running 64-bit major release  (build 9200)
-- Command     : write_vhdl -mode funcsim -nolib -force -file {C:/ALVARO/UPM/Cuarto de carrera/Primer cuatri/Sistemas
--               electronicos digitales/3.
--               Trabajo/VHDL/Asphalt-Journey/Asphalt-Journey.sim/sim_1/impl/func/xsim/CNTR_tb_func_impl.vhd}
-- Design      : SUPER_TOP
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNTR_Logic is
  port (
    ZERO : out STD_LOGIC;
    ZERO_reg_0 : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    hability_reg : in STD_LOGIC;
    s_hability_flag : in STD_LOGIC;
    relojes : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end CNTR_Logic;

architecture STRUCTURE of CNTR_Logic is
  signal \^zero\ : STD_LOGIC;
  signal ZERO_i_1_n_0 : STD_LOGIC;
  signal ZERO_i_2_n_0 : STD_LOGIC;
  signal ZERO_i_3_n_0 : STD_LOGIC;
  signal ZERO_i_4_n_0 : STD_LOGIC;
  signal ZERO_i_5_n_0 : STD_LOGIC;
  signal ZERO_i_6_n_0 : STD_LOGIC;
  signal ZERO_i_7_n_0 : STD_LOGIC;
  signal ZERO_i_8_n_0 : STD_LOGIC;
  signal ZERO_i_9_n_0 : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \count0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \count0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \count0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \count0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \count0_carry__0_n_0\ : STD_LOGIC;
  signal \count0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \count0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \count0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \count0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \count0_carry__1_n_0\ : STD_LOGIC;
  signal \count0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \count0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \count0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \count0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \count0_carry__2_n_0\ : STD_LOGIC;
  signal \count0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \count0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \count0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \count0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \count0_carry__3_n_0\ : STD_LOGIC;
  signal \count0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \count0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \count0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \count0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \count0_carry__4_n_0\ : STD_LOGIC;
  signal \count0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \count0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \count0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \count0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \count0_carry__5_n_0\ : STD_LOGIC;
  signal \count0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \count0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \count0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal count0_carry_i_1_n_0 : STD_LOGIC;
  signal count0_carry_i_2_n_0 : STD_LOGIC;
  signal count0_carry_i_3_n_0 : STD_LOGIC;
  signal count0_carry_i_4_n_0 : STD_LOGIC;
  signal count0_carry_n_0 : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count[3]_i_3_n_0\ : STD_LOGIC;
  signal \count[3]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_5_n_0\ : STD_LOGIC;
  signal \count[3]_i_6_n_0\ : STD_LOGIC;
  signal count_0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sel0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_count0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of count0_carry : label is 35;
  attribute ADDER_THRESHOLD of \count0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \count0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \count0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \count0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \count0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \count0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \count0_carry__6\ : label is 35;
begin
  ZERO <= \^zero\;
ZERO_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEA2AAAA0000"
    )
        port map (
      I0 => \^zero\,
      I1 => ZERO_i_2_n_0,
      I2 => ZERO_i_3_n_0,
      I3 => sel0(0),
      I4 => AR(0),
      I5 => Q(0),
      O => ZERO_i_1_n_0
    );
ZERO_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => ZERO_i_4_n_0,
      I1 => ZERO_i_5_n_0,
      I2 => ZERO_i_6_n_0,
      I3 => ZERO_i_7_n_0,
      I4 => ZERO_i_8_n_0,
      I5 => ZERO_i_9_n_0,
      O => ZERO_i_2_n_0
    );
ZERO_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(5),
      I5 => sel0(6),
      O => ZERO_i_3_n_0
    );
ZERO_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(29),
      I1 => sel0(12),
      I2 => sel0(30),
      I3 => sel0(11),
      O => ZERO_i_4_n_0
    );
ZERO_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(28),
      I1 => sel0(27),
      I2 => sel0(21),
      I3 => sel0(14),
      O => ZERO_i_5_n_0
    );
ZERO_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(25),
      I1 => sel0(10),
      I2 => sel0(18),
      I3 => sel0(16),
      O => ZERO_i_6_n_0
    );
ZERO_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(23),
      I1 => sel0(8),
      I2 => sel0(15),
      I3 => sel0(9),
      O => ZERO_i_7_n_0
    );
ZERO_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(24),
      I1 => sel0(7),
      I2 => sel0(26),
      I3 => sel0(17),
      O => ZERO_i_8_n_0
    );
ZERO_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(20),
      I1 => sel0(19),
      I2 => sel0(22),
      I3 => sel0(13),
      O => ZERO_i_9_n_0
    );
ZERO_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => ZERO_i_1_n_0,
      Q => \^zero\,
      R => '0'
    );
count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => count0_carry_n_0,
      CO(2 downto 0) => NLW_count0_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => count(3 downto 0),
      O(3 downto 0) => sel0(3 downto 0),
      S(3) => count0_carry_i_1_n_0,
      S(2) => count0_carry_i_2_n_0,
      S(1) => count0_carry_i_3_n_0,
      S(0) => count0_carry_i_4_n_0
    );
\count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => count0_carry_n_0,
      CO(3) => \count0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_count0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => count(7 downto 4),
      O(3 downto 0) => sel0(7 downto 4),
      S(3) => \count0_carry__0_i_1_n_0\,
      S(2) => \count0_carry__0_i_2_n_0\,
      S(1) => \count0_carry__0_i_3_n_0\,
      S(0) => \count0_carry__0_i_4_n_0\
    );
\count0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(7),
      O => \count0_carry__0_i_1_n_0\
    );
\count0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(6),
      O => \count0_carry__0_i_2_n_0\
    );
\count0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(5),
      O => \count0_carry__0_i_3_n_0\
    );
\count0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(4),
      O => \count0_carry__0_i_4_n_0\
    );
\count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_carry__0_n_0\,
      CO(3) => \count0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_count0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => count(11 downto 8),
      O(3 downto 0) => sel0(11 downto 8),
      S(3) => \count0_carry__1_i_1_n_0\,
      S(2) => \count0_carry__1_i_2_n_0\,
      S(1) => \count0_carry__1_i_3_n_0\,
      S(0) => \count0_carry__1_i_4_n_0\
    );
\count0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(11),
      O => \count0_carry__1_i_1_n_0\
    );
\count0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(10),
      O => \count0_carry__1_i_2_n_0\
    );
\count0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(9),
      O => \count0_carry__1_i_3_n_0\
    );
\count0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(8),
      O => \count0_carry__1_i_4_n_0\
    );
\count0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_carry__1_n_0\,
      CO(3) => \count0_carry__2_n_0\,
      CO(2 downto 0) => \NLW_count0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => count(15 downto 12),
      O(3 downto 0) => sel0(15 downto 12),
      S(3) => \count0_carry__2_i_1_n_0\,
      S(2) => \count0_carry__2_i_2_n_0\,
      S(1) => \count0_carry__2_i_3_n_0\,
      S(0) => \count0_carry__2_i_4_n_0\
    );
\count0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(15),
      O => \count0_carry__2_i_1_n_0\
    );
\count0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(14),
      O => \count0_carry__2_i_2_n_0\
    );
\count0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(13),
      O => \count0_carry__2_i_3_n_0\
    );
\count0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(12),
      O => \count0_carry__2_i_4_n_0\
    );
\count0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_carry__2_n_0\,
      CO(3) => \count0_carry__3_n_0\,
      CO(2 downto 0) => \NLW_count0_carry__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => count(19 downto 16),
      O(3 downto 0) => sel0(19 downto 16),
      S(3) => \count0_carry__3_i_1_n_0\,
      S(2) => \count0_carry__3_i_2_n_0\,
      S(1) => \count0_carry__3_i_3_n_0\,
      S(0) => \count0_carry__3_i_4_n_0\
    );
\count0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(19),
      O => \count0_carry__3_i_1_n_0\
    );
\count0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(18),
      O => \count0_carry__3_i_2_n_0\
    );
\count0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(17),
      O => \count0_carry__3_i_3_n_0\
    );
\count0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(16),
      O => \count0_carry__3_i_4_n_0\
    );
\count0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_carry__3_n_0\,
      CO(3) => \count0_carry__4_n_0\,
      CO(2 downto 0) => \NLW_count0_carry__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => count(23 downto 20),
      O(3 downto 0) => sel0(23 downto 20),
      S(3) => \count0_carry__4_i_1_n_0\,
      S(2) => \count0_carry__4_i_2_n_0\,
      S(1) => \count0_carry__4_i_3_n_0\,
      S(0) => \count0_carry__4_i_4_n_0\
    );
\count0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(23),
      O => \count0_carry__4_i_1_n_0\
    );
\count0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(22),
      O => \count0_carry__4_i_2_n_0\
    );
\count0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(21),
      O => \count0_carry__4_i_3_n_0\
    );
\count0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(20),
      O => \count0_carry__4_i_4_n_0\
    );
\count0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_carry__4_n_0\,
      CO(3) => \count0_carry__5_n_0\,
      CO(2 downto 0) => \NLW_count0_carry__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => count(27 downto 24),
      O(3 downto 0) => sel0(27 downto 24),
      S(3) => \count0_carry__5_i_1_n_0\,
      S(2) => \count0_carry__5_i_2_n_0\,
      S(1) => \count0_carry__5_i_3_n_0\,
      S(0) => \count0_carry__5_i_4_n_0\
    );
\count0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(27),
      O => \count0_carry__5_i_1_n_0\
    );
\count0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(26),
      O => \count0_carry__5_i_2_n_0\
    );
\count0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(25),
      O => \count0_carry__5_i_3_n_0\
    );
\count0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(24),
      O => \count0_carry__5_i_4_n_0\
    );
\count0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0_carry__5_n_0\,
      CO(3 downto 0) => \NLW_count0_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => count(29 downto 28),
      O(3) => \NLW_count0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sel0(30 downto 28),
      S(3) => '0',
      S(2) => \count0_carry__6_i_1_n_0\,
      S(1) => \count0_carry__6_i_2_n_0\,
      S(0) => \count0_carry__6_i_3_n_0\
    );
\count0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(30),
      O => \count0_carry__6_i_1_n_0\
    );
\count0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(29),
      O => \count0_carry__6_i_2_n_0\
    );
\count0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(28),
      O => \count0_carry__6_i_3_n_0\
    );
count0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(3),
      O => count0_carry_i_1_n_0
    );
count0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(2),
      O => count0_carry_i_2_n_0
    );
count0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(1),
      O => count0_carry_i_3_n_0
    );
count0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count(0),
      I1 => relojes(0),
      O => count0_carry_i_4_n_0
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => sel0(1),
      I1 => \count[3]_i_2_n_0\,
      I2 => \count[3]_i_3_n_0\,
      I3 => sel0(10),
      I4 => sel0(9),
      I5 => \count[3]_i_4_n_0\,
      O => count_0(1)
    );
\count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => sel0(3),
      I1 => \count[3]_i_2_n_0\,
      I2 => \count[3]_i_3_n_0\,
      I3 => sel0(10),
      I4 => sel0(9),
      I5 => \count[3]_i_4_n_0\,
      O => count_0(3)
    );
\count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(19),
      I1 => sel0(21),
      I2 => sel0(20),
      I3 => \count[3]_i_5_n_0\,
      I4 => \count[3]_i_6_n_0\,
      O => \count[3]_i_2_n_0\
    );
\count[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ZERO_i_3_n_0,
      I1 => sel0(24),
      I2 => sel0(7),
      I3 => sel0(23),
      I4 => sel0(8),
      I5 => sel0(0),
      O => \count[3]_i_3_n_0\
    );
\count[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(17),
      I1 => sel0(16),
      I2 => sel0(15),
      I3 => sel0(18),
      I4 => sel0(25),
      I5 => sel0(26),
      O => \count[3]_i_4_n_0\
    );
\count[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(12),
      I1 => sel0(11),
      I2 => sel0(14),
      I3 => sel0(13),
      O => \count[3]_i_5_n_0\
    );
\count[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(22),
      I1 => sel0(30),
      I2 => sel0(29),
      I3 => sel0(27),
      I4 => sel0(28),
      O => \count[3]_i_6_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(0),
      Q => count(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(10),
      Q => count(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(11),
      Q => count(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(12),
      Q => count(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(13),
      Q => count(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(14),
      Q => count(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(15),
      Q => count(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(16),
      Q => count(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(17),
      Q => count(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(18),
      Q => count(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(19),
      Q => count(19)
    );
\count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      D => count_0(1),
      PRE => AR(0),
      Q => count(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(20),
      Q => count(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(21),
      Q => count(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(22),
      Q => count(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(23),
      Q => count(23)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(24),
      Q => count(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(25),
      Q => count(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(26),
      Q => count(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(27),
      Q => count(27)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(28),
      Q => count(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(29),
      Q => count(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(2),
      Q => count(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(30),
      Q => count(30)
    );
\count_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      D => count_0(3),
      PRE => AR(0),
      Q => count(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(4),
      Q => count(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(5),
      Q => count(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(6),
      Q => count(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(7),
      Q => count(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(8),
      Q => count(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => Q(0),
      CLR => AR(0),
      D => sel0(9),
      Q => count(9)
    );
hability_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^zero\,
      I1 => hability_reg,
      I2 => Q(0),
      I3 => s_hability_flag,
      O => ZERO_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNTR_Logic__parameterized1\ is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \val_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    numero : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \val_reg[30]_0\ : out STD_LOGIC;
    \val_reg[1]_0\ : out STD_LOGIC;
    \val_reg[2]_0\ : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[30]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SEGMENT_reg[4]\ : in STD_LOGIC;
    ZERO_reg_0 : in STD_LOGIC;
    ZERO_reg_1 : in STD_LOGIC;
    HAB_RACE : in STD_LOGIC;
    s_add : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \count_reg[30]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNTR_Logic__parameterized1\ : entity is "CNTR_Logic";
end \CNTR_Logic__parameterized1\;

architecture STRUCTURE of \CNTR_Logic__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \SEGMENT_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \ZERO_i_1__0_n_0\ : STD_LOGIC;
  signal \ZERO_i_3__0_n_0\ : STD_LOGIC;
  signal \ZERO_i_5__0_n_0\ : STD_LOGIC;
  signal \ZERO_i_6__0_n_0\ : STD_LOGIC;
  signal \ZERO_i_7__0_n_0\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \count0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \count0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \count0__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \count0__0_carry__0_n_0\ : STD_LOGIC;
  signal \count0__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \count0__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \count0__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \count0__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \count0__0_carry__1_n_0\ : STD_LOGIC;
  signal \count0__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \count0__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \count0__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \count0__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \count0__0_carry__2_n_0\ : STD_LOGIC;
  signal \count0__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \count0__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \count0__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \count0__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \count0__0_carry__3_n_0\ : STD_LOGIC;
  signal \count0__0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \count0__0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \count0__0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \count0__0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \count0__0_carry__4_n_0\ : STD_LOGIC;
  signal \count0__0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \count0__0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \count0__0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \count0__0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \count0__0_carry__5_n_0\ : STD_LOGIC;
  signal \count0__0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \count0__0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \count0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \count0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \count0__0_carry_n_0\ : STD_LOGIC;
  signal \count[1]_i_2_n_0\ : STD_LOGIC;
  signal \count[1]_i_3_n_0\ : STD_LOGIC;
  signal \count[1]_i_4_n_0\ : STD_LOGIC;
  signal \count[1]_i_5_n_0\ : STD_LOGIC;
  signal \count[1]_i_6_n_0\ : STD_LOGIC;
  signal \count[1]_i_7_n_0\ : STD_LOGIC;
  signal \count[1]_i_8_n_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal val : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^val_reg[30]_0\ : STD_LOGIC;
  signal \NLW_count0__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count0__0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SEGMENT_reg[1]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SEGMENT_reg[4]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SEGMENT_reg[6]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SEGMENT_reg[7]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ZERO_i_6__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ZERO_i_7__0\ : label is "soft_lutpair22";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count0__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \count[1]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \count[1]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \count[1]_i_3\ : label is "soft_lutpair23";
begin
  D(0) <= \^d\(0);
  O(0) <= \^o\(0);
  Q(30 downto 0) <= \^q\(30 downto 0);
  \val_reg[30]_0\ <= \^val_reg[30]_0\;
\SEGMENT_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAAABB"
    )
        port map (
      I0 => \^val_reg[30]_0\,
      I1 => val(3),
      I2 => val(0),
      I3 => val(1),
      I4 => val(2),
      O => numero(0)
    );
\SEGMENT_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF9FBF8"
    )
        port map (
      I0 => val(3),
      I1 => val(2),
      I2 => val(30),
      I3 => val(1),
      I4 => val(0),
      I5 => \SEGMENT_reg[6]_i_4_n_0\,
      O => numero(1)
    );
\SEGMENT_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFCFFFE"
    )
        port map (
      I0 => val(2),
      I1 => val(0),
      I2 => val(30),
      I3 => \SEGMENT_reg[6]_i_4_n_0\,
      I4 => val(1),
      I5 => val(3),
      O => numero(2)
    );
\SEGMENT_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777774474444"
    )
        port map (
      I0 => CO(0),
      I1 => \SEGMENT_reg[4]\,
      I2 => val(0),
      I3 => val(1),
      I4 => val(2),
      I5 => \SEGMENT_reg[4]_i_2_n_0\,
      O => \val_reg[0]_0\(0)
    );
\SEGMENT_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => val(1),
      I1 => val(2),
      I2 => val(0),
      I3 => val(3),
      I4 => \^val_reg[30]_0\,
      O => \SEGMENT_reg[4]_i_2_n_0\
    );
\SEGMENT_reg[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => val(2),
      I1 => val(1),
      I2 => val(0),
      O => \val_reg[2]_0\
    );
\SEGMENT_reg[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => val(28),
      I1 => val(29),
      I2 => val(26),
      I3 => val(27),
      I4 => val(5),
      I5 => val(4),
      O => \SEGMENT_reg[6]_i_10_n_0\
    );
\SEGMENT_reg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => val(1),
      I1 => val(0),
      I2 => val(2),
      O => \val_reg[1]_0\
    );
\SEGMENT_reg[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEEE"
    )
        port map (
      I0 => \SEGMENT_reg[6]_i_4_n_0\,
      I1 => val(30),
      I2 => val(2),
      I3 => val(1),
      I4 => val(3),
      O => \^val_reg[30]_0\
    );
\SEGMENT_reg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \SEGMENT_reg[6]_i_5_n_0\,
      I1 => \SEGMENT_reg[6]_i_6_n_0\,
      I2 => \SEGMENT_reg[6]_i_7_n_0\,
      I3 => \SEGMENT_reg[6]_i_8_n_0\,
      I4 => \SEGMENT_reg[6]_i_9_n_0\,
      I5 => \SEGMENT_reg[6]_i_10_n_0\,
      O => \SEGMENT_reg[6]_i_4_n_0\
    );
\SEGMENT_reg[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => val(19),
      I1 => val(18),
      I2 => val(21),
      I3 => val(20),
      O => \SEGMENT_reg[6]_i_5_n_0\
    );
\SEGMENT_reg[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => val(23),
      I1 => val(22),
      I2 => val(25),
      I3 => val(24),
      O => \SEGMENT_reg[6]_i_6_n_0\
    );
\SEGMENT_reg[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => val(11),
      I1 => val(10),
      I2 => val(13),
      I3 => val(12),
      O => \SEGMENT_reg[6]_i_7_n_0\
    );
\SEGMENT_reg[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => val(15),
      I1 => val(14),
      I2 => val(17),
      I3 => val(16),
      O => \SEGMENT_reg[6]_i_8_n_0\
    );
\SEGMENT_reg[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => val(7),
      I1 => val(6),
      I2 => val(9),
      I3 => val(8),
      O => \SEGMENT_reg[6]_i_9_n_0\
    );
\SEGMENT_reg[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAFBA"
    )
        port map (
      I0 => \^val_reg[30]_0\,
      I1 => val(3),
      I2 => val(0),
      I3 => val(2),
      I4 => val(1),
      O => numero(3)
    );
\ZERO_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888808888888"
    )
        port map (
      I0 => ZERO_reg_0,
      I1 => \^d\(0),
      I2 => \ZERO_i_3__0_n_0\,
      I3 => \count[1]_i_4_n_0\,
      I4 => ZERO_reg_1,
      I5 => \ZERO_i_5__0_n_0\,
      O => \ZERO_i_1__0_n_0\
    );
\ZERO_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \count[1]_i_6_n_0\,
      I1 => \ZERO_i_6__0_n_0\,
      I2 => \count[1]_i_5_n_0\,
      I3 => \ZERO_i_7__0_n_0\,
      O => \ZERO_i_3__0_n_0\
    );
\ZERO_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(0),
      I1 => \^o\(0),
      O => \ZERO_i_5__0_n_0\
    );
\ZERO_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(13),
      I1 => sel0(12),
      I2 => sel0(11),
      I3 => sel0(10),
      O => \ZERO_i_6__0_n_0\
    );
\ZERO_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(4),
      I2 => sel0(3),
      I3 => sel0(2),
      O => \ZERO_i_7__0_n_0\
    );
ZERO_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \ZERO_i_1__0_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\count0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count0__0_carry_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \count0__0_carry_i_1_n_0\,
      DI(2) => \count0__0_carry_i_2_n_0\,
      DI(1) => DI(0),
      DI(0) => \^q\(0),
      O(3 downto 2) => sel0(3 downto 2),
      O(1) => \^o\(0),
      O(0) => sel0(0),
      S(3 downto 0) => S(3 downto 0)
    );
\count0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry_n_0\,
      CO(3) => \count0__0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \count0__0_carry__0_i_1_n_0\,
      DI(2) => \count0__0_carry__0_i_2_n_0\,
      DI(1) => \count0__0_carry__0_i_3_n_0\,
      DI(0) => \count0__0_carry__0_i_4_n_0\,
      O(3 downto 0) => sel0(7 downto 4),
      S(3 downto 0) => \count_reg[7]_0\(3 downto 0)
    );
\count0__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(6),
      I1 => HAB_RACE,
      I2 => s_add(5),
      O => \count0__0_carry__0_i_1_n_0\
    );
\count0__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(5),
      I1 => HAB_RACE,
      I2 => s_add(4),
      O => \count0__0_carry__0_i_2_n_0\
    );
\count0__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(4),
      I1 => HAB_RACE,
      I2 => s_add(3),
      O => \count0__0_carry__0_i_3_n_0\
    );
\count0__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(3),
      I1 => HAB_RACE,
      I2 => s_add(2),
      O => \count0__0_carry__0_i_4_n_0\
    );
\count0__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry__0_n_0\,
      CO(3) => \count0__0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \count0__0_carry__1_i_1_n_0\,
      DI(2) => \count0__0_carry__1_i_2_n_0\,
      DI(1) => \count0__0_carry__1_i_3_n_0\,
      DI(0) => \count0__0_carry__1_i_4_n_0\,
      O(3 downto 0) => sel0(11 downto 8),
      S(3 downto 0) => \count_reg[11]_0\(3 downto 0)
    );
\count0__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(10),
      I1 => HAB_RACE,
      I2 => s_add(9),
      O => \count0__0_carry__1_i_1_n_0\
    );
\count0__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(9),
      I1 => HAB_RACE,
      I2 => s_add(8),
      O => \count0__0_carry__1_i_2_n_0\
    );
\count0__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(8),
      I1 => HAB_RACE,
      I2 => s_add(7),
      O => \count0__0_carry__1_i_3_n_0\
    );
\count0__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(7),
      I1 => HAB_RACE,
      I2 => s_add(6),
      O => \count0__0_carry__1_i_4_n_0\
    );
\count0__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry__1_n_0\,
      CO(3) => \count0__0_carry__2_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \count0__0_carry__2_i_1_n_0\,
      DI(2) => \count0__0_carry__2_i_2_n_0\,
      DI(1) => \count0__0_carry__2_i_3_n_0\,
      DI(0) => \count0__0_carry__2_i_4_n_0\,
      O(3 downto 0) => sel0(15 downto 12),
      S(3 downto 0) => \count_reg[15]_0\(3 downto 0)
    );
\count0__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(14),
      I1 => HAB_RACE,
      I2 => s_add(13),
      O => \count0__0_carry__2_i_1_n_0\
    );
\count0__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(13),
      I1 => HAB_RACE,
      I2 => s_add(12),
      O => \count0__0_carry__2_i_2_n_0\
    );
\count0__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(12),
      I1 => HAB_RACE,
      I2 => s_add(11),
      O => \count0__0_carry__2_i_3_n_0\
    );
\count0__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(11),
      I1 => HAB_RACE,
      I2 => s_add(10),
      O => \count0__0_carry__2_i_4_n_0\
    );
\count0__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry__2_n_0\,
      CO(3) => \count0__0_carry__3_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \count0__0_carry__3_i_1_n_0\,
      DI(2) => \count0__0_carry__3_i_2_n_0\,
      DI(1) => \count0__0_carry__3_i_3_n_0\,
      DI(0) => \count0__0_carry__3_i_4_n_0\,
      O(3 downto 0) => sel0(19 downto 16),
      S(3 downto 0) => \count_reg[19]_0\(3 downto 0)
    );
\count0__0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(18),
      I1 => HAB_RACE,
      I2 => s_add(17),
      O => \count0__0_carry__3_i_1_n_0\
    );
\count0__0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(17),
      I1 => HAB_RACE,
      I2 => s_add(16),
      O => \count0__0_carry__3_i_2_n_0\
    );
\count0__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(16),
      I1 => HAB_RACE,
      I2 => s_add(15),
      O => \count0__0_carry__3_i_3_n_0\
    );
\count0__0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(15),
      I1 => HAB_RACE,
      I2 => s_add(14),
      O => \count0__0_carry__3_i_4_n_0\
    );
\count0__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry__3_n_0\,
      CO(3) => \count0__0_carry__4_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \count0__0_carry__4_i_1_n_0\,
      DI(2) => \count0__0_carry__4_i_2_n_0\,
      DI(1) => \count0__0_carry__4_i_3_n_0\,
      DI(0) => \count0__0_carry__4_i_4_n_0\,
      O(3 downto 0) => sel0(23 downto 20),
      S(3 downto 0) => \count_reg[23]_0\(3 downto 0)
    );
\count0__0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(22),
      I1 => HAB_RACE,
      I2 => s_add(21),
      O => \count0__0_carry__4_i_1_n_0\
    );
\count0__0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(21),
      I1 => HAB_RACE,
      I2 => s_add(20),
      O => \count0__0_carry__4_i_2_n_0\
    );
\count0__0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(20),
      I1 => HAB_RACE,
      I2 => s_add(19),
      O => \count0__0_carry__4_i_3_n_0\
    );
\count0__0_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(19),
      I1 => HAB_RACE,
      I2 => s_add(18),
      O => \count0__0_carry__4_i_4_n_0\
    );
\count0__0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry__4_n_0\,
      CO(3) => \count0__0_carry__5_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \count0__0_carry__5_i_1_n_0\,
      DI(2) => \count0__0_carry__5_i_2_n_0\,
      DI(1) => \count0__0_carry__5_i_3_n_0\,
      DI(0) => \count0__0_carry__5_i_4_n_0\,
      O(3 downto 0) => sel0(27 downto 24),
      S(3 downto 0) => \count_reg[27]_0\(3 downto 0)
    );
\count0__0_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(26),
      I1 => HAB_RACE,
      I2 => s_add(25),
      O => \count0__0_carry__5_i_1_n_0\
    );
\count0__0_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(25),
      I1 => HAB_RACE,
      I2 => s_add(24),
      O => \count0__0_carry__5_i_2_n_0\
    );
\count0__0_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(24),
      I1 => HAB_RACE,
      I2 => s_add(23),
      O => \count0__0_carry__5_i_3_n_0\
    );
\count0__0_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(23),
      I1 => HAB_RACE,
      I2 => s_add(22),
      O => \count0__0_carry__5_i_4_n_0\
    );
\count0__0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry__5_n_0\,
      CO(3 downto 0) => \NLW_count0__0_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \count0__0_carry__6_i_1_n_0\,
      DI(0) => \count0__0_carry__6_i_2_n_0\,
      O(3) => \NLW_count0__0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sel0(30 downto 28),
      S(3) => '0',
      S(2 downto 0) => \count_reg[30]_0\(2 downto 0)
    );
\count0__0_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(28),
      I1 => HAB_RACE,
      I2 => s_add(27),
      O => \count0__0_carry__6_i_1_n_0\
    );
\count0__0_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(27),
      I1 => HAB_RACE,
      I2 => s_add(26),
      O => \count0__0_carry__6_i_2_n_0\
    );
\count0__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(2),
      I1 => HAB_RACE,
      I2 => s_add(1),
      O => \count0__0_carry_i_1_n_0\
    );
\count0__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(1),
      I1 => HAB_RACE,
      I2 => s_add(0),
      O => \count0__0_carry_i_2_n_0\
    );
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^o\(0),
      I1 => \count[1]_i_2_n_0\,
      I2 => \count[1]_i_3_n_0\,
      I3 => \count[1]_i_4_n_0\,
      I4 => sel0(0),
      O => count(0)
    );
\count[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => sel0(0),
      I1 => \count[1]_i_2_n_0\,
      I2 => \count[1]_i_3_n_0\,
      I3 => \count[1]_i_4_n_0\,
      I4 => \^o\(0),
      O => count(1)
    );
\count[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => sel0(5),
      I4 => \count[1]_i_5_n_0\,
      O => \count[1]_i_2_n_0\
    );
\count[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => sel0(10),
      I1 => sel0(11),
      I2 => sel0(12),
      I3 => sel0(13),
      I4 => \count[1]_i_6_n_0\,
      O => \count[1]_i_3_n_0\
    );
\count[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \count[1]_i_7_n_0\,
      I1 => \count[1]_i_8_n_0\,
      I2 => sel0(21),
      I3 => sel0(20),
      I4 => sel0(19),
      I5 => sel0(18),
      O => \count[1]_i_4_n_0\
    );
\count[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(9),
      I1 => sel0(8),
      I2 => sel0(7),
      I3 => sel0(6),
      O => \count[1]_i_5_n_0\
    );
\count[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(17),
      I1 => sel0(16),
      I2 => sel0(15),
      I3 => sel0(14),
      O => \count[1]_i_6_n_0\
    );
\count[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(26),
      I1 => sel0(27),
      I2 => sel0(28),
      I3 => sel0(29),
      I4 => sel0(30),
      O => \count[1]_i_7_n_0\
    );
\count[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(25),
      I1 => sel0(24),
      I2 => sel0(23),
      I3 => sel0(22),
      O => \count[1]_i_8_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      D => count(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(10),
      Q => \^q\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(11),
      Q => \^q\(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(12),
      Q => \^q\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(13),
      Q => \^q\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(14),
      Q => \^q\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(15),
      Q => \^q\(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(16),
      Q => \^q\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(17),
      Q => \^q\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(18),
      Q => \^q\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(19),
      Q => \^q\(19)
    );
\count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      D => count(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(20),
      Q => \^q\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(21),
      Q => \^q\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(22),
      Q => \^q\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(23),
      Q => \^q\(23)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(24),
      Q => \^q\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(25),
      Q => \^q\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(26),
      Q => \^q\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(27),
      Q => \^q\(27)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(28),
      Q => \^q\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(29),
      Q => \^q\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(2),
      Q => \^q\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(30),
      Q => \^q\(30)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(3),
      Q => \^q\(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(4),
      Q => \^q\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(5),
      Q => \^q\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(6),
      Q => \^q\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(7),
      Q => \^q\(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(8),
      Q => \^q\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \count_reg[30]_1\(0),
      CLR => AR(0),
      D => sel0(9),
      Q => \^q\(9)
    );
\val_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => count(0),
      Q => val(0),
      R => SR(0)
    );
\val_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(10),
      Q => val(10),
      R => SR(0)
    );
\val_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(11),
      Q => val(11),
      R => SR(0)
    );
\val_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(12),
      Q => val(12),
      R => SR(0)
    );
\val_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(13),
      Q => val(13),
      R => SR(0)
    );
\val_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(14),
      Q => val(14),
      R => SR(0)
    );
\val_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(15),
      Q => val(15),
      R => SR(0)
    );
\val_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(16),
      Q => val(16),
      R => SR(0)
    );
\val_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(17),
      Q => val(17),
      R => SR(0)
    );
\val_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(18),
      Q => val(18),
      R => SR(0)
    );
\val_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(19),
      Q => val(19),
      R => SR(0)
    );
\val_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => count(1),
      Q => val(1),
      S => SR(0)
    );
\val_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(20),
      Q => val(20),
      R => SR(0)
    );
\val_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(21),
      Q => val(21),
      R => SR(0)
    );
\val_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(22),
      Q => val(22),
      R => SR(0)
    );
\val_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(23),
      Q => val(23),
      R => SR(0)
    );
\val_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(24),
      Q => val(24),
      R => SR(0)
    );
\val_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(25),
      Q => val(25),
      R => SR(0)
    );
\val_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(26),
      Q => val(26),
      R => SR(0)
    );
\val_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(27),
      Q => val(27),
      R => SR(0)
    );
\val_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(28),
      Q => val(28),
      R => SR(0)
    );
\val_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(29),
      Q => val(29),
      R => SR(0)
    );
\val_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(2),
      Q => val(2),
      R => SR(0)
    );
\val_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(30),
      Q => val(30),
      R => SR(0)
    );
\val_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(3),
      Q => val(3),
      S => SR(0)
    );
\val_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(4),
      Q => val(4),
      R => SR(0)
    );
\val_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(5),
      Q => val(5),
      R => SR(0)
    );
\val_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(6),
      Q => val(6),
      R => SR(0)
    );
\val_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(7),
      Q => val(7),
      R => SR(0)
    );
\val_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(8),
      Q => val(8),
      R => SR(0)
    );
\val_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => sel0(9),
      Q => val(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CRASH_DTCTR is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIN_OK_reg : out STD_LOGIC;
    FIN_NOK : out STD_LOGIC;
    FIN_NOK_reg_P_0 : in STD_LOGIC;
    FIN_NOK_reg_C_0 : in STD_LOGIC;
    FIN_NOK_reg_C_1 : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    JUEGO2MENU : in STD_LOGIC;
    FIN_OK : in STD_LOGIC
  );
end CRASH_DTCTR;

architecture STRUCTURE of CRASH_DTCTR is
  signal FIN_NOK_reg_C_n_0 : STD_LOGIC;
  signal FIN_NOK_reg_LDC_n_0 : STD_LOGIC;
  signal FIN_NOK_reg_P_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIN_NOK_C_i_3 : label is "soft_lutpair26";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of FIN_NOK_reg_LDC : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of FIN_NOK_reg_LDC : label is "VCC:GE";
  attribute SOFT_HLUTNM of \FSM_onehot_cur_state[0]_i_2\ : label is "soft_lutpair26";
begin
FIN_NOK_C_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIN_NOK_reg_P_n_0,
      I1 => FIN_NOK_reg_LDC_n_0,
      I2 => FIN_NOK_reg_C_n_0,
      O => FIN_NOK
    );
FIN_NOK_reg_C: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => FIN_NOK_reg_C_0,
      D => FIN_NOK_reg_C_1,
      Q => FIN_NOK_reg_C_n_0
    );
FIN_NOK_reg_LDC: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => FIN_NOK_reg_C_0,
      D => '1',
      G => FIN_NOK_reg_P_0,
      GE => '1',
      Q => FIN_NOK_reg_LDC_n_0
    );
FIN_NOK_reg_P: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => FIN_NOK_reg_C_1,
      PRE => FIN_NOK_reg_P_0,
      Q => FIN_NOK_reg_P_n_0
    );
\FSM_onehot_cur_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => JUEGO2MENU,
      I1 => FIN_OK,
      I2 => FIN_NOK_reg_C_n_0,
      I3 => FIN_NOK_reg_LDC_n_0,
      I4 => FIN_NOK_reg_P_n_0,
      O => FIN_OK_reg
    );
\FSM_onehot_cur_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => Q(0),
      I1 => FIN_NOK_reg_P_n_0,
      I2 => FIN_NOK_reg_LDC_n_0,
      I3 => FIN_NOK_reg_C_n_0,
      I4 => JUEGO2MENU,
      I5 => FIN_OK,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Display_LED is
  port (
    \N_LED_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_cur_state_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_leds3_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_leds3_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_leds3_carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_leds3_carry__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_leds3_carry__5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_leds3_carry__6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_leds_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \LED[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LED[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end Display_LED;

architecture STRUCTURE of Display_LED is
  signal \s_leds3_carry__0_n_0\ : STD_LOGIC;
  signal \s_leds3_carry__1_n_0\ : STD_LOGIC;
  signal \s_leds3_carry__2_n_0\ : STD_LOGIC;
  signal \s_leds3_carry__3_n_0\ : STD_LOGIC;
  signal \s_leds3_carry__4_n_0\ : STD_LOGIC;
  signal \s_leds3_carry__5_n_0\ : STD_LOGIC;
  signal s_leds3_carry_n_0 : STD_LOGIC;
  signal NLW_s_leds3_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_s_leds3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_leds3_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_s_leds3_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_leds3_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_s_leds3_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_leds3_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_s_leds3_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_leds3_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_s_leds3_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_leds3_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_s_leds3_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_leds3_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_s_leds3_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_leds3_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_leds3_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[10]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[10]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[11]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[11]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[12]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[12]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[13]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[13]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[14]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[14]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[15]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[15]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[1]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[2]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[2]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[3]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[3]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[4]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[4]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[5]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[5]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[6]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[6]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[7]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[7]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[8]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[8]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \s_leds_reg[9]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \s_leds_reg[9]\ : label is "VCC:GE";
begin
s_leds3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_leds3_carry_n_0,
      CO(2 downto 0) => NLW_s_leds3_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => Q(0),
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 0) => NLW_s_leds3_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\s_leds3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => s_leds3_carry_n_0,
      CO(3) => \s_leds3_carry__0_n_0\,
      CO(2 downto 0) => \NLW_s_leds3_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => Q(8 downto 5),
      O(3 downto 0) => \NLW_s_leds3_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \s_leds3_carry__1_0\(3 downto 0)
    );
\s_leds3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_leds3_carry__0_n_0\,
      CO(3) => \s_leds3_carry__1_n_0\,
      CO(2 downto 0) => \NLW_s_leds3_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => Q(12 downto 9),
      O(3 downto 0) => \NLW_s_leds3_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \s_leds3_carry__2_0\(3 downto 0)
    );
\s_leds3_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_leds3_carry__1_n_0\,
      CO(3) => \s_leds3_carry__2_n_0\,
      CO(2 downto 0) => \NLW_s_leds3_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => Q(16 downto 13),
      O(3 downto 0) => \NLW_s_leds3_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \s_leds3_carry__3_0\(3 downto 0)
    );
\s_leds3_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_leds3_carry__2_n_0\,
      CO(3) => \s_leds3_carry__3_n_0\,
      CO(2 downto 0) => \NLW_s_leds3_carry__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => Q(20 downto 17),
      O(3 downto 0) => \NLW_s_leds3_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \s_leds3_carry__4_0\(3 downto 0)
    );
\s_leds3_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_leds3_carry__3_n_0\,
      CO(3) => \s_leds3_carry__4_n_0\,
      CO(2 downto 0) => \NLW_s_leds3_carry__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => Q(24 downto 21),
      O(3 downto 0) => \NLW_s_leds3_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \s_leds3_carry__5_0\(3 downto 0)
    );
\s_leds3_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_leds3_carry__4_n_0\,
      CO(3) => \s_leds3_carry__5_n_0\,
      CO(2 downto 0) => \NLW_s_leds3_carry__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => Q(28 downto 25),
      O(3 downto 0) => \NLW_s_leds3_carry__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \s_leds3_carry__6_0\(3 downto 0)
    );
\s_leds3_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_leds3_carry__5_n_0\,
      CO(3) => \NLW_s_leds3_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \N_LED_reg[30]\(0),
      CO(1 downto 0) => \NLW_s_leds3_carry__6_CO_UNCONNECTED\(1 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(30 downto 29),
      O(3 downto 0) => \NLW_s_leds3_carry__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \s_leds_reg[0]_i_2\(1 downto 0)
    );
\s_leds_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(15),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(15)
    );
\s_leds_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(5),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(5)
    );
\s_leds_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(4),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(4)
    );
\s_leds_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(3),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(3)
    );
\s_leds_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(2),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(2)
    );
\s_leds_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(1),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(1)
    );
\s_leds_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(0),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(0)
    );
\s_leds_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(14),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(14)
    );
\s_leds_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(13),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(13)
    );
\s_leds_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(12),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(12)
    );
\s_leds_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(11),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(11)
    );
\s_leds_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(10),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(10)
    );
\s_leds_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(9),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(9)
    );
\s_leds_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(8),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(8)
    );
\s_leds_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(7),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(7)
    );
\s_leds_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \LED[15]\(0),
      D => D(6),
      G => \LED[0]\(0),
      GE => '1',
      Q => \FSM_onehot_cur_state_reg[0]\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity EDGEDTCTR is
  port (
    \sreg_reg[0]_0\ : out STD_LOGIC;
    valor : out STD_LOGIC;
    s_any : out STD_LOGIC;
    \sreg_reg[0]_1\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \valor_reg[30]\ : in STD_LOGIC;
    \valor_reg[30]_0\ : in STD_LOGIC;
    LEFT : in STD_LOGIC;
    \FSM_onehot_cur_state_reg[0]\ : in STD_LOGIC;
    RIGHT : in STD_LOGIC
  );
end EDGEDTCTR;

architecture STRUCTURE of EDGEDTCTR is
  signal sreg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sreg_reg[0]_0\ : STD_LOGIC;
begin
  \sreg_reg[0]_0\ <= \^sreg_reg[0]_0\;
EDGE: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => sreg(0),
      I1 => sreg(4),
      I2 => sreg(1),
      I3 => sreg(5),
      I4 => sreg(3),
      I5 => sreg(2),
      O => \^sreg_reg[0]_0\
    );
\FSM_onehot_cur_state[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sreg_reg[0]_0\,
      I1 => LEFT,
      I2 => \valor_reg[30]_0\,
      I3 => \FSM_onehot_cur_state_reg[0]\,
      I4 => RIGHT,
      O => s_any
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \sreg_reg[0]_1\,
      Q => sreg(0),
      R => '0'
    );
\sreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(0),
      Q => sreg(1),
      R => '0'
    );
\sreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(1),
      Q => sreg(2),
      R => '0'
    );
\sreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(2),
      Q => sreg(3),
      R => '0'
    );
\sreg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(3),
      Q => sreg(4),
      R => '0'
    );
\sreg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(4),
      Q => sreg(5),
      R => '0'
    );
\valor[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => Q(0),
      I1 => \^sreg_reg[0]_0\,
      I2 => \valor_reg[30]\,
      I3 => \valor_reg[30]_0\,
      O => valor
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity EDGEDTCTR_10 is
  port (
    \sreg_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[1]\ : out STD_LOGIC;
    ZERO_reg : out STD_LOGIC;
    \sreg_reg[0]_1\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_cur_state_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_cur_state_reg[0]_0\ : in STD_LOGIC;
    ZERO : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of EDGEDTCTR_10 : entity is "EDGEDTCTR";
end EDGEDTCTR_10;

architecture STRUCTURE of EDGEDTCTR_10 is
  signal sreg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sreg_reg[0]_0\ : STD_LOGIC;
begin
  \sreg_reg[0]_0\ <= \^sreg_reg[0]_0\;
EDGE: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => sreg(0),
      I1 => sreg(4),
      I2 => sreg(1),
      I3 => sreg(5),
      I4 => sreg(3),
      I5 => sreg(2),
      O => \^sreg_reg[0]_0\
    );
\FSM_onehot_cur_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFA8FFA8A8A8"
    )
        port map (
      I0 => \^sreg_reg[0]_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => \FSM_onehot_cur_state_reg[0]\,
      I5 => \FSM_onehot_cur_state_reg[0]_0\,
      O => \FSM_onehot_cur_state_reg[1]\
    );
reset_tem_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sreg_reg[0]_0\,
      I1 => ZERO,
      I2 => Q(2),
      O => ZERO_reg
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \sreg_reg[0]_1\,
      Q => sreg(0),
      R => '0'
    );
\sreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(0),
      Q => sreg(1),
      R => '0'
    );
\sreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(1),
      Q => sreg(2),
      R => '0'
    );
\sreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(2),
      Q => sreg(3),
      R => '0'
    );
\sreg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(3),
      Q => sreg(4),
      R => '0'
    );
\sreg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(4),
      Q => sreg(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity EDGEDTCTR_12 is
  port (
    \sreg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sreg_reg[4]_0\ : out STD_LOGIC;
    \fase_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_cur_state_reg[0]\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ZERO_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of EDGEDTCTR_12 : entity is "EDGEDTCTR";
end EDGEDTCTR_12;

architecture STRUCTURE of EDGEDTCTR_12 is
  signal sreg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sreg_reg[4]_0\ : STD_LOGIC;
begin
  \sreg_reg[4]_0\ <= \^sreg_reg[4]_0\;
\ZERO_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ZERO_reg(0),
      I1 => \^sreg_reg[4]_0\,
      I2 => O(0),
      O => \FSM_onehot_cur_state_reg[0]\
    );
activated_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => sreg(0),
      I1 => sreg(1),
      I2 => sreg(3),
      I3 => sreg(2),
      I4 => sreg(5),
      I5 => sreg(4),
      O => \sreg_reg[0]_0\(0)
    );
\fase[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sreg_reg[4]_0\,
      I1 => \out\(0),
      O => \fase_reg[0]\(0)
    );
\new_road[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => sreg(4),
      I1 => sreg(5),
      I2 => sreg(2),
      I3 => sreg(3),
      I4 => sreg(1),
      I5 => sreg(0),
      O => \^sreg_reg[4]_0\
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => D(0),
      Q => sreg(0),
      R => '0'
    );
\sreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(0),
      Q => sreg(1),
      R => '0'
    );
\sreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(1),
      Q => sreg(2),
      R => '0'
    );
\sreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(2),
      Q => sreg(3),
      R => '0'
    );
\sreg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(3),
      Q => sreg(4),
      R => '0'
    );
\sreg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(4),
      Q => sreg(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity EDGEDTCTR_4 is
  port (
    \sreg_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sreg_reg[0]_1\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    FIN_OK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of EDGEDTCTR_4 : entity is "EDGEDTCTR";
end EDGEDTCTR_4;

architecture STRUCTURE of EDGEDTCTR_4 is
  signal sreg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sreg_reg[0]_0\ : STD_LOGIC;
begin
  \sreg_reg[0]_0\ <= \^sreg_reg[0]_0\;
EDGE: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => sreg(0),
      I1 => sreg(4),
      I2 => sreg(1),
      I3 => sreg(5),
      I4 => sreg(3),
      I5 => sreg(2),
      O => \^sreg_reg[0]_0\
    );
\FSM_onehot_cur_state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sreg_reg[0]_0\,
      I1 => Q(0),
      I2 => FIN_OK,
      O => \FSM_onehot_cur_state_reg[3]\(0)
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \sreg_reg[0]_1\,
      Q => sreg(0),
      R => '0'
    );
\sreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(0),
      Q => sreg(1),
      R => '0'
    );
\sreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(1),
      Q => sreg(2),
      R => '0'
    );
\sreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(2),
      Q => sreg(3),
      R => '0'
    );
\sreg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(3),
      Q => sreg(4),
      R => '0'
    );
\sreg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(4),
      Q => sreg(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity EDGEDTCTR_6 is
  port (
    LEFT : out STD_LOGIC;
    \sreg_reg[0]_0\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of EDGEDTCTR_6 : entity is "EDGEDTCTR";
end EDGEDTCTR_6;

architecture STRUCTURE of EDGEDTCTR_6 is
  signal sreg : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
EDGE: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => sreg(0),
      I1 => sreg(4),
      I2 => sreg(1),
      I3 => sreg(5),
      I4 => sreg(3),
      I5 => sreg(2),
      O => LEFT
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \sreg_reg[0]_0\,
      Q => sreg(0),
      R => '0'
    );
\sreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(0),
      Q => sreg(1),
      R => '0'
    );
\sreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(1),
      Q => sreg(2),
      R => '0'
    );
\sreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(2),
      Q => sreg(3),
      R => '0'
    );
\sreg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(3),
      Q => sreg(4),
      R => '0'
    );
\sreg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(4),
      Q => sreg(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity EDGEDTCTR_8 is
  port (
    RIGHT : out STD_LOGIC;
    \sreg_reg[0]_0\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of EDGEDTCTR_8 : entity is "EDGEDTCTR";
end EDGEDTCTR_8;

architecture STRUCTURE of EDGEDTCTR_8 is
  signal sreg : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
EDGE: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => sreg(0),
      I1 => sreg(4),
      I2 => sreg(1),
      I3 => sreg(5),
      I4 => sreg(3),
      I5 => sreg(2),
      O => RIGHT
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \sreg_reg[0]_0\,
      Q => sreg(0),
      R => '0'
    );
\sreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(0),
      Q => sreg(1),
      R => '0'
    );
\sreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(1),
      Q => sreg(2),
      R => '0'
    );
\sreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(2),
      Q => sreg(3),
      R => '0'
    );
\sreg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(3),
      Q => sreg(4),
      R => '0'
    );
\sreg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => sreg(4),
      Q => sreg(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FSM is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_onehot_cur_state_reg[5]_0\ : out STD_LOGIC;
    fase : out STD_LOGIC;
    valor : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \FSM_onehot_cur_state_reg[7]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[4]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[4]_1\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[6]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[5]_1\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[2]_1\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]_2\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[1]_0\ : out STD_LOGIC;
    \i_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[6]_1\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]_3\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[5]_2\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_cur_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_cur_state_reg[0]_2\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_cur_state_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    JUEGO2MENU : in STD_LOGIC;
    \FSM_onehot_cur_state_reg[0]_3\ : in STD_LOGIC;
    s_any : in STD_LOGIC;
    \FSM_onehot_cur_state_reg[0]_4\ : in STD_LOGIC;
    MENU2JUEGO : in STD_LOGIC;
    FIN_OK : in STD_LOGIC;
    FIN_NOK : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \valor_reg[0]\ : in STD_LOGIC;
    HAB_TANK : in STD_LOGIC;
    activated_reg : in STD_LOGIC;
    \CARACTER_reg_rep[1]\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]_2\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]_3\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]_4\ : in STD_LOGIC;
    VAL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CARACTER_reg_rep[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \CARACTER_reg_rep[5]\ : in STD_LOGIC;
    \CARACTER_reg_rep[5]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[5]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[5]_2\ : in STD_LOGIC;
    \CARACTER_reg_rep[5]_3\ : in STD_LOGIC;
    \CARACTER_reg_rep[5]_4\ : in STD_LOGIC;
    \CARACTER_rep[6]_i_2_0\ : in STD_LOGIC;
    \CARACTER_rep[5]_i_2_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[6]\ : in STD_LOGIC;
    \CARACTER_reg_rep[6]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[6]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[6]_2\ : in STD_LOGIC;
    \CARACTER_rep[6]_i_2_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[2]\ : in STD_LOGIC;
    \CARACTER_reg_rep[2]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_2\ : in STD_LOGIC;
    \CARACTER_reg_rep[2]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[2]_2\ : in STD_LOGIC;
    \CARACTER_reg_rep[3]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[3]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[4]\ : in STD_LOGIC;
    \CARACTER_reg_rep[4]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]_5\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_3\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_4\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]_6\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]_7\ : in STD_LOGIC;
    \CARACTER_reg_rep[4]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[4]_2\ : in STD_LOGIC;
    \CARACTER_reg_rep[5]_5\ : in STD_LOGIC;
    \CARACTER_rep[4]_i_3_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[4]_3\ : in STD_LOGIC;
    \CARACTER_reg_rep[4]_4\ : in STD_LOGIC;
    \count_reg[2]\ : in STD_LOGIC;
    \relojes[1]\ : in STD_LOGIC;
    \s_leds_reg[15]\ : in STD_LOGIC;
    \s_leds_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_cur_state_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    RESET_N_IBUF : in STD_LOGIC
  );
end FSM;

architecture STRUCTURE of FSM is
  signal \CARACTER_rep[0]_i_10_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[0]_i_12_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[0]_i_15_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[0]_i_2_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[0]_i_3_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[0]_i_4_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[0]_i_8_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[0]_i_9_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[1]_i_13_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[1]_i_15_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[1]_i_17_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[1]_i_19_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[1]_i_5_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[1]_i_6_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[1]_i_7_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_10_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_11_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_12_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_14_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_16_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_17_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_18_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_19_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_20_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_2_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_3_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_4_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_7_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[2]_i_9_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[3]_i_11_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[3]_i_12_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[3]_i_15_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[3]_i_4_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[3]_i_5_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[3]_i_6_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[4]_i_11_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[4]_i_16_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[4]_i_23_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[4]_i_2_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[4]_i_3_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[4]_i_4_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[4]_i_6_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[4]_i_9_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[5]_i_10_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[5]_i_13_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[5]_i_14_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[5]_i_16_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[5]_i_2_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[5]_i_3_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[5]_i_7_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_10_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_11_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_12_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_20_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_21_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_22_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_24_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_25_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_26_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_2_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_3_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cur_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cur_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cur_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cur_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cur_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cur_state[7]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cur_state[7]_i_6_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[2]_0\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[2]_1\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[3]_1\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[3]_2\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[4]_0\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[4]_1\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[5]_1\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[6]_0\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[7]_0\ : STD_LOGIC;
  signal \FSM_onehot_cur_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CARACTER_rep[0]_i_12\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \CARACTER_rep[0]_i_15\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \CARACTER_rep[0]_i_8\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \CARACTER_rep[0]_i_9\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \CARACTER_rep[1]_i_12\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \CARACTER_rep[1]_i_13\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \CARACTER_rep[1]_i_14\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \CARACTER_rep[1]_i_17\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \CARACTER_rep[2]_i_13\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \CARACTER_rep[2]_i_15\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \CARACTER_rep[2]_i_17\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \CARACTER_rep[2]_i_20\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \CARACTER_rep[2]_i_7\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \CARACTER_rep[3]_i_11\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \CARACTER_rep[3]_i_14\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \CARACTER_rep[3]_i_15\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \CARACTER_rep[3]_i_6\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_16\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_23\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \CARACTER_rep[5]_i_13\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \CARACTER_rep[5]_i_14\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \CARACTER_rep[5]_i_7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \CARACTER_rep[6]_i_20\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \CARACTER_rep[6]_i_22\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \CARACTER_rep[6]_i_26\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of FIN_OK_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \FSM_onehot_cur_state[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_onehot_cur_state[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \FSM_onehot_cur_state[5]_i_1\ : label is "soft_lutpair57";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cur_state_reg[0]\ : label is "s2_diff_s:00000010,s3_car_s:00000100,s7_fin_ok:01000000,s8_fin_nok:10000000,s4_juego:00001000,s6_restart:00100000,s5_pausa:00010000,s1_menu:00000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cur_state_reg[1]\ : label is "s2_diff_s:00000010,s3_car_s:00000100,s7_fin_ok:01000000,s8_fin_nok:10000000,s4_juego:00001000,s6_restart:00100000,s5_pausa:00010000,s1_menu:00000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cur_state_reg[2]\ : label is "s2_diff_s:00000010,s3_car_s:00000100,s7_fin_ok:01000000,s8_fin_nok:10000000,s4_juego:00001000,s6_restart:00100000,s5_pausa:00010000,s1_menu:00000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cur_state_reg[3]\ : label is "s2_diff_s:00000010,s3_car_s:00000100,s7_fin_ok:01000000,s8_fin_nok:10000000,s4_juego:00001000,s6_restart:00100000,s5_pausa:00010000,s1_menu:00000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cur_state_reg[4]\ : label is "s2_diff_s:00000010,s3_car_s:00000100,s7_fin_ok:01000000,s8_fin_nok:10000000,s4_juego:00001000,s6_restart:00100000,s5_pausa:00010000,s1_menu:00000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cur_state_reg[5]\ : label is "s2_diff_s:00000010,s3_car_s:00000100,s7_fin_ok:01000000,s8_fin_nok:10000000,s4_juego:00001000,s6_restart:00100000,s5_pausa:00010000,s1_menu:00000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cur_state_reg[6]\ : label is "s2_diff_s:00000010,s3_car_s:00000100,s7_fin_ok:01000000,s8_fin_nok:10000000,s4_juego:00001000,s6_restart:00100000,s5_pausa:00010000,s1_menu:00000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cur_state_reg[7]\ : label is "s2_diff_s:00000010,s3_car_s:00000100,s7_fin_ok:01000000,s8_fin_nok:10000000,s4_juego:00001000,s6_restart:00100000,s5_pausa:00010000,s1_menu:00000001";
  attribute SOFT_HLUTNM of \N_LED[30]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ZERO_i_2__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of activated_i_1 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count[30]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \fase[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \val[30]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \valor[0]_i_1__1\ : label is "soft_lutpair58";
begin
  \FSM_onehot_cur_state_reg[0]_0\ <= \^fsm_onehot_cur_state_reg[0]_0\;
  \FSM_onehot_cur_state_reg[1]_0\ <= \^fsm_onehot_cur_state_reg[1]_0\;
  \FSM_onehot_cur_state_reg[2]_0\ <= \^fsm_onehot_cur_state_reg[2]_0\;
  \FSM_onehot_cur_state_reg[2]_1\ <= \^fsm_onehot_cur_state_reg[2]_1\;
  \FSM_onehot_cur_state_reg[3]_1\ <= \^fsm_onehot_cur_state_reg[3]_1\;
  \FSM_onehot_cur_state_reg[3]_2\ <= \^fsm_onehot_cur_state_reg[3]_2\;
  \FSM_onehot_cur_state_reg[4]_0\ <= \^fsm_onehot_cur_state_reg[4]_0\;
  \FSM_onehot_cur_state_reg[4]_1\ <= \^fsm_onehot_cur_state_reg[4]_1\;
  \FSM_onehot_cur_state_reg[5]_1\ <= \^fsm_onehot_cur_state_reg[5]_1\;
  \FSM_onehot_cur_state_reg[6]_0\ <= \^fsm_onehot_cur_state_reg[6]_0\;
  \FSM_onehot_cur_state_reg[7]_0\ <= \^fsm_onehot_cur_state_reg[7]_0\;
  Q(5 downto 0) <= \^q\(5 downto 0);
\CARACTER_rep[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \CARACTER_rep[0]_i_2_n_0\,
      I1 => \CARACTER_rep[0]_i_3_n_0\,
      I2 => \CARACTER_rep[0]_i_4_n_0\,
      I3 => \CARACTER_reg_rep[0]\,
      I4 => \CARACTER_reg_rep[0]_0\,
      I5 => \CARACTER_reg_rep[0]_1\,
      O => D(0)
    );
\CARACTER_rep[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFCCFFFFFFAE"
    )
        port map (
      I0 => \CARACTER_rep[5]_i_16_n_0\,
      I1 => \^fsm_onehot_cur_state_reg[4]_0\,
      I2 => \CARACTER_reg_rep[3]\(0),
      I3 => \CARACTER_rep[3]_i_12_n_0\,
      I4 => p_0_in,
      I5 => \CARACTER_reg_rep[3]\(1),
      O => \CARACTER_rep[0]_i_10_n_0\
    );
\CARACTER_rep[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \CARACTER_rep[0]_i_12_n_0\
    );
\CARACTER_rep[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F2333233E33323"
    )
        port map (
      I0 => \^q\(5),
      I1 => \CARACTER_reg_rep[2]_1\,
      I2 => p_0_in,
      I3 => \^q\(0),
      I4 => \CARACTER_rep[6]_i_21_n_0\,
      I5 => \CARACTER_rep[0]_i_15_n_0\,
      O => \FSM_onehot_cur_state_reg[6]_1\
    );
\CARACTER_rep[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(4),
      O => \CARACTER_rep[0]_i_15_n_0\
    );
\CARACTER_rep[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEAAAEAAAEA"
    )
        port map (
      I0 => \CARACTER_rep[0]_i_8_n_0\,
      I1 => \^q\(0),
      I2 => \CARACTER_reg_rep[3]\(0),
      I3 => \CARACTER_reg_rep[3]\(1),
      I4 => \CARACTER_rep[0]_i_9_n_0\,
      I5 => \CARACTER_reg_rep[2]_2\,
      O => \CARACTER_rep[0]_i_2_n_0\
    );
\CARACTER_rep[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8FFF8F8F8"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[7]_0\,
      I1 => \CARACTER_reg_rep[0]_3\,
      I2 => \CARACTER_reg_rep[0]_4\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \CARACTER_reg_rep[2]_1\,
      O => \CARACTER_rep[0]_i_3_n_0\
    );
\CARACTER_rep[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEFFAEAEFF"
    )
        port map (
      I0 => \CARACTER_rep[0]_i_10_n_0\,
      I1 => \CARACTER_reg_rep[0]_2\,
      I2 => \CARACTER_reg_rep[1]_3\,
      I3 => \CARACTER_rep[0]_i_12_n_0\,
      I4 => \^q\(0),
      I5 => \CARACTER_reg_rep[3]\(1),
      O => \CARACTER_rep[0]_i_4_n_0\
    );
\CARACTER_rep[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I2 => \CARACTER_reg_rep[3]\(2),
      I3 => \CARACTER_reg_rep[3]\(0),
      O => \CARACTER_rep[0]_i_8_n_0\
    );
\CARACTER_rep[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55750000"
    )
        port map (
      I0 => \CARACTER_reg_rep[3]\(1),
      I1 => \^q\(1),
      I2 => \CARACTER_reg_rep[3]\(0),
      I3 => \^fsm_onehot_cur_state_reg[3]_2\,
      I4 => \^q\(2),
      O => \CARACTER_rep[0]_i_9_n_0\
    );
\CARACTER_rep[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \CARACTER_reg_rep[1]\,
      I1 => \CARACTER_reg_rep[1]_0\,
      I2 => \CARACTER_reg_rep[1]_1\,
      I3 => \CARACTER_rep[1]_i_5_n_0\,
      I4 => \CARACTER_rep[1]_i_6_n_0\,
      I5 => \CARACTER_rep[1]_i_7_n_0\,
      O => D(1)
    );
\CARACTER_rep[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => p_0_in,
      I5 => \^q\(0),
      O => \^fsm_onehot_cur_state_reg[3]_2\
    );
\CARACTER_rep[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \^fsm_onehot_cur_state_reg[2]_1\
    );
\CARACTER_rep[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I2 => \^q\(3),
      O => \CARACTER_rep[1]_i_13_n_0\
    );
\CARACTER_rep[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAC0"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I4 => \^q\(4),
      O => \^fsm_onehot_cur_state_reg[3]_1\
    );
\CARACTER_rep[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000FC0000"
    )
        port map (
      I0 => \CARACTER_rep[6]_i_21_n_0\,
      I1 => p_0_in,
      I2 => \^q\(0),
      I3 => \CARACTER_reg_rep[3]\(1),
      I4 => \CARACTER_reg_rep[3]\(2),
      I5 => \CARACTER_reg_rep[3]\(0),
      O => \CARACTER_rep[1]_i_15_n_0\
    );
\CARACTER_rep[1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[2]_0\,
      I1 => \CARACTER_reg_rep[3]\(0),
      O => \CARACTER_rep[1]_i_17_n_0\
    );
\CARACTER_rep[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I1 => \^q\(3),
      I2 => \CARACTER_rep[5]_i_13_n_0\,
      I3 => \^q\(4),
      I4 => \CARACTER_reg_rep[3]\(1),
      I5 => \CARACTER_reg_rep[3]\(0),
      O => \CARACTER_rep[1]_i_19_n_0\
    );
\CARACTER_rep[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE880000"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      I2 => \^q\(5),
      I3 => \CARACTER_rep[1]_i_13_n_0\,
      I4 => \CARACTER_reg_rep[1]_5\,
      I5 => \^fsm_onehot_cur_state_reg[3]_1\,
      O => \CARACTER_rep[1]_i_5_n_0\
    );
\CARACTER_rep[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \CARACTER_rep[1]_i_15_n_0\,
      I1 => \CARACTER_reg_rep[1]_2\,
      I2 => \CARACTER_reg_rep[1]_3\,
      I3 => \CARACTER_reg_rep[1]_4\,
      I4 => VAL(0),
      I5 => \CARACTER_rep[1]_i_17_n_0\,
      O => \CARACTER_rep[1]_i_6_n_0\
    );
\CARACTER_rep[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF2F2222"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[7]_0\,
      I1 => \CARACTER_reg_rep[2]_1\,
      I2 => \CARACTER_reg_rep[1]_6\,
      I3 => \CARACTER_reg_rep[1]_3\,
      I4 => \CARACTER_reg_rep[1]_7\,
      I5 => \CARACTER_rep[1]_i_19_n_0\,
      O => \CARACTER_rep[1]_i_7_n_0\
    );
\CARACTER_rep[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \CARACTER_rep[2]_i_2_n_0\,
      I1 => \CARACTER_rep[2]_i_3_n_0\,
      I2 => \CARACTER_rep[2]_i_4_n_0\,
      I3 => \CARACTER_reg_rep[2]\,
      I4 => \CARACTER_rep[3]_i_5_n_0\,
      I5 => \CARACTER_reg_rep[2]_0\,
      O => D(2)
    );
\CARACTER_rep[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFAFAFEFEFAFA"
    )
        port map (
      I0 => \CARACTER_rep[2]_i_18_n_0\,
      I1 => \^fsm_onehot_cur_state_reg[5]_1\,
      I2 => \CARACTER_rep[2]_i_19_n_0\,
      I3 => \CARACTER_reg_rep[3]\(1),
      I4 => \CARACTER_reg_rep[3]\(0),
      I5 => \CARACTER_rep[2]_i_20_n_0\,
      O => \CARACTER_rep[2]_i_10_n_0\
    );
\CARACTER_rep[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000CCC1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I3 => \^q\(4),
      I4 => \CARACTER_reg_rep[5]_3\,
      I5 => \^q\(1),
      O => \CARACTER_rep[2]_i_11_n_0\
    );
\CARACTER_rep[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00C80000000000"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[0]_0\,
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \CARACTER_reg_rep[3]\(0),
      I4 => \^q\(2),
      I5 => \CARACTER_reg_rep[3]\(1),
      O => \CARACTER_rep[2]_i_12_n_0\
    );
\CARACTER_rep[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      I2 => \^q\(5),
      O => \^fsm_onehot_cur_state_reg[0]_0\
    );
\CARACTER_rep[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008AA00000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CARACTER_reg_rep[3]\(1),
      I2 => \CARACTER_reg_rep[3]\(0),
      I3 => \CARACTER_reg_rep[3]\(2),
      I4 => p_0_in,
      I5 => \CARACTER_rep[6]_i_21_n_0\,
      O => \CARACTER_rep[2]_i_14_n_0\
    );
\CARACTER_rep[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => \^q\(0),
      O => \^fsm_onehot_cur_state_reg[4]_1\
    );
\CARACTER_rep[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"220F220022002200"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[5]_1\,
      I1 => \CARACTER_reg_rep[3]\(1),
      I2 => \CARACTER_reg_rep[3]\(0),
      I3 => \CARACTER_reg_rep[3]\(2),
      I4 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I5 => \^q\(4),
      O => \CARACTER_rep[2]_i_16_n_0\
    );
\CARACTER_rep[2]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I1 => \^q\(3),
      O => \CARACTER_rep[2]_i_17_n_0\
    );
\CARACTER_rep[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF0400C4C0"
    )
        port map (
      I0 => \CARACTER_reg_rep[5]_5\,
      I1 => p_0_in,
      I2 => \^q\(0),
      I3 => \CARACTER_rep[6]_i_21_n_0\,
      I4 => \CARACTER_reg_rep[2]_1\,
      I5 => \^q\(1),
      O => \CARACTER_rep[2]_i_18_n_0\
    );
\CARACTER_rep[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CC8FCC88"
    )
        port map (
      I0 => \CARACTER_rep[5]_i_14_n_0\,
      I1 => \CARACTER_rep[6]_i_20_n_0\,
      I2 => \CARACTER_rep[0]_i_15_n_0\,
      I3 => \^q\(5),
      I4 => \CARACTER_reg_rep[3]\(1),
      I5 => \CARACTER_reg_rep[3]\(2),
      O => \CARACTER_rep[2]_i_19_n_0\
    );
\CARACTER_rep[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEAA"
    )
        port map (
      I0 => \CARACTER_rep[2]_i_7_n_0\,
      I1 => \^q\(2),
      I2 => \CARACTER_reg_rep[2]_1\,
      I3 => \CARACTER_reg_rep[2]_2\,
      I4 => \CARACTER_rep[2]_i_9_n_0\,
      I5 => \CARACTER_rep[2]_i_10_n_0\,
      O => \CARACTER_rep[2]_i_2_n_0\
    );
\CARACTER_rep[2]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEE0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => p_0_in,
      I4 => \^q\(0),
      O => \CARACTER_rep[2]_i_20_n_0\
    );
\CARACTER_rep[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEEEEEE"
    )
        port map (
      I0 => \CARACTER_rep[2]_i_11_n_0\,
      I1 => \CARACTER_rep[2]_i_12_n_0\,
      I2 => \CARACTER_reg_rep[2]_1\,
      I3 => \^q\(4),
      I4 => \^fsm_onehot_cur_state_reg[0]_0\,
      I5 => \CARACTER_rep[2]_i_14_n_0\,
      O => \CARACTER_rep[2]_i_3_n_0\
    );
\CARACTER_rep[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55444441"
    )
        port map (
      I0 => \CARACTER_reg_rep[2]_1\,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^fsm_onehot_cur_state_reg[4]_1\,
      I4 => \^q\(5),
      I5 => \CARACTER_rep[2]_i_16_n_0\,
      O => \CARACTER_rep[2]_i_4_n_0\
    );
\CARACTER_rep[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EC0"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[7]_0\,
      I1 => \^fsm_onehot_cur_state_reg[4]_0\,
      I2 => \CARACTER_reg_rep[3]\(0),
      I3 => \CARACTER_reg_rep[3]\(2),
      O => \CARACTER_rep[2]_i_7_n_0\
    );
\CARACTER_rep[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00000FEEEEEEE"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[4]_0\,
      I1 => \^fsm_onehot_cur_state_reg[2]_0\,
      I2 => \CARACTER_rep[2]_i_17_n_0\,
      I3 => \CARACTER_reg_rep[3]\(2),
      I4 => \CARACTER_reg_rep[3]\(0),
      I5 => \CARACTER_reg_rep[3]\(1),
      O => \CARACTER_rep[2]_i_9_n_0\
    );
\CARACTER_rep[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \CARACTER_reg_rep[3]_0\,
      I1 => \CARACTER_reg_rep[3]_1\,
      I2 => \CARACTER_rep[3]_i_4_n_0\,
      I3 => \CARACTER_rep[3]_i_5_n_0\,
      I4 => \CARACTER_rep[3]_i_6_n_0\,
      O => D(3)
    );
\CARACTER_rep[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \CARACTER_reg_rep[3]\(2),
      O => \CARACTER_rep[3]_i_11_n_0\
    );
\CARACTER_rep[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^fsm_onehot_cur_state_reg[0]_0\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \CARACTER_rep[3]_i_12_n_0\
    );
\CARACTER_rep[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEB"
    )
        port map (
      I0 => \CARACTER_rep[3]_i_15_n_0\,
      I1 => \CARACTER_rep[5]_i_14_n_0\,
      I2 => \^fsm_onehot_cur_state_reg[2]_1\,
      I3 => \^q\(5),
      I4 => p_0_in,
      I5 => \^q\(0),
      O => \^fsm_onehot_cur_state_reg[6]_0\
    );
\CARACTER_rep[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEB"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \FSM_onehot_cur_state_reg[3]_3\
    );
\CARACTER_rep[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      O => \CARACTER_rep[3]_i_15_n_0\
    );
\CARACTER_rep[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA0003000000"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[4]_0\,
      I1 => \CARACTER_rep[5]_i_13_n_0\,
      I2 => \^q\(4),
      I3 => \CARACTER_reg_rep[3]\(2),
      I4 => \CARACTER_reg_rep[3]\(0),
      I5 => \CARACTER_reg_rep[3]\(1),
      O => \CARACTER_rep[3]_i_4_n_0\
    );
\CARACTER_rep[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000F4"
    )
        port map (
      I0 => \CARACTER_reg_rep[3]\(1),
      I1 => \^fsm_onehot_cur_state_reg[1]_0\,
      I2 => \CARACTER_rep[3]_i_11_n_0\,
      I3 => \CARACTER_reg_rep[2]_2\,
      I4 => \CARACTER_reg_rep[3]\(0),
      I5 => \CARACTER_rep[3]_i_12_n_0\,
      O => \CARACTER_rep[3]_i_5_n_0\
    );
\CARACTER_rep[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[4]_0\,
      I1 => \CARACTER_reg_rep[3]\(1),
      I2 => \CARACTER_reg_rep[3]\(0),
      I3 => \^fsm_onehot_cur_state_reg[6]_0\,
      O => \CARACTER_rep[3]_i_6_n_0\
    );
\CARACTER_rep[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => \CARACTER_reg_rep[3]\(2),
      I1 => \CARACTER_reg_rep[3]\(1),
      I2 => \^q\(0),
      I3 => p_0_in,
      I4 => \^q\(5),
      I5 => \^fsm_onehot_cur_state_reg[2]_1\,
      O => \i_reg[2]\
    );
\CARACTER_rep[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \CARACTER_rep[4]_i_2_n_0\,
      I1 => \CARACTER_rep[4]_i_3_n_0\,
      I2 => \CARACTER_rep[4]_i_4_n_0\,
      I3 => \CARACTER_reg_rep[4]\,
      I4 => \CARACTER_rep[4]_i_6_n_0\,
      I5 => \CARACTER_reg_rep[4]_0\,
      O => D(4)
    );
\CARACTER_rep[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A80000A8000000"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[2]_1\,
      I1 => \CARACTER_rep[5]_i_14_n_0\,
      I2 => \^q\(3),
      I3 => \CARACTER_reg_rep[3]\(2),
      I4 => \CARACTER_reg_rep[3]\(1),
      I5 => \CARACTER_reg_rep[3]\(0),
      O => \CARACTER_rep[4]_i_11_n_0\
    );
\CARACTER_rep[4]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \CARACTER_reg_rep[3]\(0),
      O => \CARACTER_rep[4]_i_16_n_0\
    );
\CARACTER_rep[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => p_0_in,
      O => \FSM_onehot_cur_state_reg[5]_2\
    );
\CARACTER_rep[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F22FF228A22FA228"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[7]_0\,
      I1 => \CARACTER_reg_rep[3]\(1),
      I2 => \CARACTER_reg_rep[3]\(0),
      I3 => \CARACTER_reg_rep[3]\(2),
      I4 => \^fsm_onehot_cur_state_reg[5]_1\,
      I5 => \^fsm_onehot_cur_state_reg[4]_0\,
      O => \CARACTER_rep[4]_i_2_n_0\
    );
\CARACTER_rep[4]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I4 => \^q\(4),
      O => \CARACTER_rep[4]_i_23_n_0\
    );
\CARACTER_rep[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFFFFFAA"
    )
        port map (
      I0 => \CARACTER_rep[4]_i_9_n_0\,
      I1 => \CARACTER_reg_rep[4]_1\,
      I2 => \^fsm_onehot_cur_state_reg[1]_0\,
      I3 => \CARACTER_rep[4]_i_11_n_0\,
      I4 => \CARACTER_reg_rep[4]_2\,
      I5 => \CARACTER_reg_rep[2]_2\,
      O => \CARACTER_rep[4]_i_3_n_0\
    );
\CARACTER_rep[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CARACTER_reg_rep[0]_3\,
      I2 => \CARACTER_reg_rep[1]_3\,
      I3 => \CARACTER_reg_rep[1]_6\,
      I4 => \CARACTER_reg_rep[1]_4\,
      I5 => \CARACTER_rep[4]_i_16_n_0\,
      O => \CARACTER_rep[4]_i_4_n_0\
    );
\CARACTER_rep[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F00000F8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \CARACTER_reg_rep[4]_3\,
      I2 => \CARACTER_reg_rep[4]_4\,
      I3 => \^q\(5),
      I4 => \CARACTER_rep[4]_i_23_n_0\,
      I5 => p_0_in,
      O => \CARACTER_rep[4]_i_6_n_0\
    );
\CARACTER_rep[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => p_0_in,
      I1 => \^q\(0),
      I2 => \^q\(5),
      I3 => \CARACTER_rep[5]_i_14_n_0\,
      I4 => \^q\(3),
      I5 => \^fsm_onehot_cur_state_reg[2]_1\,
      O => \^fsm_onehot_cur_state_reg[4]_0\
    );
\CARACTER_rep[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000888B0000"
    )
        port map (
      I0 => \CARACTER_reg_rep[0]_3\,
      I1 => \CARACTER_rep[4]_i_23_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => p_0_in,
      I5 => \CARACTER_rep[4]_i_3_0\,
      O => \CARACTER_rep[4]_i_9_n_0\
    );
\CARACTER_rep[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \CARACTER_rep[5]_i_2_n_0\,
      I1 => \CARACTER_rep[5]_i_3_n_0\,
      I2 => \CARACTER_reg_rep[5]\,
      I3 => \CARACTER_reg_rep[5]_0\,
      I4 => \CARACTER_reg_rep[5]_1\,
      I5 => \CARACTER_reg_rep[5]_2\,
      O => D(5)
    );
\CARACTER_rep[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0CAE0CFF0CFF0C"
    )
        port map (
      I0 => \CARACTER_rep[5]_i_16_n_0\,
      I1 => \^fsm_onehot_cur_state_reg[4]_0\,
      I2 => \CARACTER_rep[6]_i_2_0\,
      I3 => \CARACTER_rep[5]_i_2_0\,
      I4 => \^fsm_onehot_cur_state_reg[4]_1\,
      I5 => \CARACTER_rep[0]_i_12_n_0\,
      O => \CARACTER_rep[5]_i_10_n_0\
    );
\CARACTER_rep[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => p_0_in,
      I4 => \^q\(0),
      O => \CARACTER_rep[5]_i_13_n_0\
    );
\CARACTER_rep[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I1 => \^q\(4),
      O => \CARACTER_rep[5]_i_14_n_0\
    );
\CARACTER_rep[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \CARACTER_rep[5]_i_16_n_0\
    );
\CARACTER_rep[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAAE"
    )
        port map (
      I0 => \CARACTER_rep[5]_i_7_n_0\,
      I1 => \^fsm_onehot_cur_state_reg[7]_0\,
      I2 => \CARACTER_reg_rep[5]_3\,
      I3 => \CARACTER_reg_rep[3]\(1),
      I4 => \CARACTER_rep[5]_i_10_n_0\,
      I5 => \CARACTER_reg_rep[5]_4\,
      O => \CARACTER_rep[5]_i_2_n_0\
    );
\CARACTER_rep[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020FF2020"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[1]_0\,
      I1 => \CARACTER_reg_rep[5]_5\,
      I2 => \CARACTER_reg_rep[2]_2\,
      I3 => \CARACTER_rep[5]_i_13_n_0\,
      I4 => \^q\(3),
      I5 => \CARACTER_rep[5]_i_14_n_0\,
      O => \CARACTER_rep[5]_i_3_n_0\
    );
\CARACTER_rep[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00060000"
    )
        port map (
      I0 => p_0_in,
      I1 => \^q\(0),
      I2 => \CARACTER_reg_rep[3]\(1),
      I3 => \CARACTER_reg_rep[3]\(2),
      I4 => \CARACTER_rep[6]_i_21_n_0\,
      O => \CARACTER_rep[5]_i_7_n_0\
    );
\CARACTER_rep[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^fsm_onehot_cur_state_reg[0]_0\,
      O => \^fsm_onehot_cur_state_reg[7]_0\
    );
\CARACTER_rep[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \CARACTER_rep[6]_i_2_n_0\,
      I1 => \CARACTER_rep[6]_i_3_n_0\,
      I2 => \CARACTER_reg_rep[6]\,
      I3 => \CARACTER_reg_rep[5]_0\,
      I4 => \CARACTER_reg_rep[6]_0\,
      I5 => \CARACTER_reg_rep[6]_1\,
      O => D(6)
    );
\CARACTER_rep[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \CARACTER_rep[6]_i_20_n_0\,
      I1 => \^q\(1),
      I2 => \CARACTER_reg_rep[3]\(1),
      I3 => \CARACTER_rep[6]_i_21_n_0\,
      I4 => \CARACTER_rep[6]_i_22_n_0\,
      I5 => \CARACTER_reg_rep[3]\(2),
      O => \CARACTER_rep[6]_i_10_n_0\
    );
\CARACTER_rep[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEFEEF"
    )
        port map (
      I0 => \CARACTER_rep[6]_i_2_1\,
      I1 => \CARACTER_rep[6]_i_24_n_0\,
      I2 => \^q\(4),
      I3 => \CARACTER_rep[5]_i_13_n_0\,
      I4 => \^q\(3),
      I5 => \CARACTER_rep[6]_i_2_0\,
      O => \CARACTER_rep[6]_i_11_n_0\
    );
\CARACTER_rep[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCCCFFEECCCCF0"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[0]_0\,
      I1 => \CARACTER_rep[6]_i_25_n_0\,
      I2 => \CARACTER_rep[6]_i_26_n_0\,
      I3 => \CARACTER_reg_rep[3]\(1),
      I4 => \CARACTER_reg_rep[3]\(0),
      I5 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      O => \CARACTER_rep[6]_i_12_n_0\
    );
\CARACTER_rep[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^fsm_onehot_cur_state_reg[0]_0\,
      I3 => \^q\(4),
      I4 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I5 => \^q\(3),
      O => \^fsm_onehot_cur_state_reg[1]_0\
    );
\CARACTER_rep[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^fsm_onehot_cur_state_reg[0]_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      O => \^fsm_onehot_cur_state_reg[5]_1\
    );
\CARACTER_rep[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^fsm_onehot_cur_state_reg[0]_0\,
      I3 => \^q\(4),
      I4 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I5 => \^q\(3),
      O => \^fsm_onehot_cur_state_reg[2]_0\
    );
\CARACTER_rep[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \CARACTER_reg_rep[6]_2\,
      I1 => \CARACTER_rep[6]_i_9_n_0\,
      I2 => \CARACTER_rep[6]_i_10_n_0\,
      I3 => \CARACTER_rep[6]_i_11_n_0\,
      I4 => \CARACTER_rep[6]_i_12_n_0\,
      O => \CARACTER_rep[6]_i_2_n_0\
    );
\CARACTER_rep[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \CARACTER_reg_rep[3]\(0),
      O => \CARACTER_rep[6]_i_20_n_0\
    );
\CARACTER_rep[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(4),
      I1 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(5),
      O => \CARACTER_rep[6]_i_21_n_0\
    );
\CARACTER_rep[6]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in,
      I1 => \^q\(0),
      O => \CARACTER_rep[6]_i_22_n_0\
    );
\CARACTER_rep[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008000800080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \CARACTER_reg_rep[3]\(0),
      I3 => \CARACTER_reg_rep[3]\(2),
      I4 => p_0_in,
      I5 => \^q\(0),
      O => \CARACTER_rep[6]_i_24_n_0\
    );
\CARACTER_rep[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010100"
    )
        port map (
      I0 => \^fsm_onehot_cur_state_reg[2]_1\,
      I1 => \^q\(3),
      I2 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^fsm_onehot_cur_state_reg[4]_1\,
      O => \CARACTER_rep[6]_i_25_n_0\
    );
\CARACTER_rep[6]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEE8"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      I2 => \^q\(5),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \CARACTER_rep[6]_i_26_n_0\
    );
\CARACTER_rep[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \CARACTER_reg_rep[1]_5\,
      I2 => \CARACTER_reg_rep[3]\(1),
      I3 => \^fsm_onehot_cur_state_reg[1]_0\,
      I4 => \CARACTER_reg_rep[2]_2\,
      I5 => \^fsm_onehot_cur_state_reg[5]_1\,
      O => \CARACTER_rep[6]_i_3_n_0\
    );
\CARACTER_rep[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FCFCFAFA0000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^fsm_onehot_cur_state_reg[4]_1\,
      I2 => \CARACTER_rep[5]_i_14_n_0\,
      I3 => \CARACTER_reg_rep[3]\(1),
      I4 => \CARACTER_reg_rep[3]\(0),
      I5 => \CARACTER_reg_rep[3]\(2),
      O => \CARACTER_rep[6]_i_9_n_0\
    );
FIN_OK_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_0_in,
      I2 => \^q\(3),
      I3 => CO(0),
      I4 => FIN_OK,
      O => \FSM_onehot_cur_state_reg[5]_0\
    );
\FSM_onehot_cur_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEEFEEE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I2 => \^q\(4),
      I3 => JUEGO2MENU,
      I4 => \FSM_onehot_cur_state_reg[0]_3\,
      I5 => \^q\(3),
      O => \FSM_onehot_cur_state[0]_i_1_n_0\
    );
\FSM_onehot_cur_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => JUEGO2MENU,
      I1 => p_0_in,
      I2 => \^q\(2),
      O => \FSM_onehot_cur_state[3]_i_1_n_0\
    );
\FSM_onehot_cur_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => JUEGO2MENU,
      I2 => \^q\(4),
      O => \FSM_onehot_cur_state[4]_i_1_n_0\
    );
\FSM_onehot_cur_state[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => JUEGO2MENU,
      O => \FSM_onehot_cur_state[5]_i_1_n_0\
    );
\FSM_onehot_cur_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCCC8"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_any,
      I2 => \^q\(5),
      I3 => \FSM_onehot_cur_state_reg_n_0_[7]\,
      I4 => \FSM_onehot_cur_state_reg[0]_4\,
      I5 => \FSM_onehot_cur_state[7]_i_6_n_0\,
      O => \FSM_onehot_cur_state[7]_i_1_n_0\
    );
\FSM_onehot_cur_state[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RESET_N_IBUF,
      O => \FSM_onehot_cur_state[7]_i_3_n_0\
    );
\FSM_onehot_cur_state[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF8FAF8FAF8FA88"
    )
        port map (
      I0 => p_0_in,
      I1 => MENU2JUEGO,
      I2 => \^q\(3),
      I3 => JUEGO2MENU,
      I4 => FIN_OK,
      I5 => FIN_NOK,
      O => \FSM_onehot_cur_state[7]_i_6_n_0\
    );
\FSM_onehot_cur_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \FSM_onehot_cur_state[7]_i_1_n_0\,
      D => \FSM_onehot_cur_state[0]_i_1_n_0\,
      PRE => \FSM_onehot_cur_state[7]_i_3_n_0\,
      Q => \^q\(0)
    );
\FSM_onehot_cur_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \FSM_onehot_cur_state[7]_i_1_n_0\,
      CLR => \FSM_onehot_cur_state[7]_i_3_n_0\,
      D => \^q\(0),
      Q => \^q\(1)
    );
\FSM_onehot_cur_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \FSM_onehot_cur_state[7]_i_1_n_0\,
      CLR => \FSM_onehot_cur_state[7]_i_3_n_0\,
      D => \^q\(1),
      Q => \^q\(2)
    );
\FSM_onehot_cur_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \FSM_onehot_cur_state[7]_i_1_n_0\,
      CLR => \FSM_onehot_cur_state[7]_i_3_n_0\,
      D => \FSM_onehot_cur_state[3]_i_1_n_0\,
      Q => \^q\(3)
    );
\FSM_onehot_cur_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \FSM_onehot_cur_state[7]_i_1_n_0\,
      CLR => \FSM_onehot_cur_state[7]_i_3_n_0\,
      D => \FSM_onehot_cur_state[4]_i_1_n_0\,
      Q => p_0_in
    );
\FSM_onehot_cur_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \FSM_onehot_cur_state[7]_i_1_n_0\,
      CLR => \FSM_onehot_cur_state[7]_i_3_n_0\,
      D => \FSM_onehot_cur_state[5]_i_1_n_0\,
      Q => \^q\(4)
    );
\FSM_onehot_cur_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \FSM_onehot_cur_state[7]_i_1_n_0\,
      CLR => \FSM_onehot_cur_state[7]_i_3_n_0\,
      D => \FSM_onehot_cur_state_reg[7]_1\(0),
      Q => \^q\(5)
    );
\FSM_onehot_cur_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \FSM_onehot_cur_state[7]_i_1_n_0\,
      CLR => \FSM_onehot_cur_state[7]_i_3_n_0\,
      D => \FSM_onehot_cur_state_reg[7]_1\(1),
      Q => \FSM_onehot_cur_state_reg_n_0_[7]\
    );
\N_LED[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_0_in,
      I2 => \^q\(4),
      O => E(0)
    );
\SEGMENT_reg[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => AS(0)
    );
\ZERO_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_reg[2]\,
      I2 => \^q\(3),
      O => \FSM_onehot_cur_state_reg[0]_2\
    );
activated_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(3),
      I1 => HAB_TANK,
      I2 => activated_reg,
      O => \FSM_onehot_cur_state_reg[3]_0\
    );
\count[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_reg[2]\,
      O => AR(0)
    );
\fase[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_0_in,
      I2 => \^q\(3),
      I3 => CO(0),
      O => fase
    );
\s_leds_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FE000000FE00"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_0_in,
      I2 => \^q\(4),
      I3 => \relojes[1]\,
      I4 => \s_leds_reg[15]\,
      I5 => \s_leds_reg[15]_0\(0),
      O => \FSM_onehot_cur_state_reg[3]_4\(0)
    );
\val[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_reg[2]\,
      I2 => \^q\(3),
      O => SR(0)
    );
\val[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_reg[2]\,
      O => \FSM_onehot_cur_state_reg[0]_1\(0)
    );
\valor[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \valor_reg[0]\,
      O => valor
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Logic_LED is
  port (
    FIN_OK : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \fase_reg[27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \N_LED_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \N_LED_reg[30]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \N_LED_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED_reg[0]_i_2_0\ : out STD_LOGIC;
    N_LED10_in : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \valor_reg[0]\ : out STD_LOGIC;
    FIN_OK_reg_0 : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    VAL : in STD_LOGIC_VECTOR ( 29 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \N_LED[29]_i_37_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED[29]_i_32_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED[29]_i_27_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED[29]_i_22_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED[29]_i_17_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED[29]_i_12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED[29]_i_7_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \N_LED_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_leds_reg[1]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \N_LED_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fase_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fase_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \N_LED_reg[30]_i_63_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \N_LED_reg[30]_2\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    fase : in STD_LOGIC
  );
end Logic_LED;

architecture STRUCTURE of Logic_LED is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^n_led10_in\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal N_LED10_in_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \N_LED1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__0_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__1_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \N_LED1_carry__2_i_8_n_0\ : STD_LOGIC;
  signal N_LED1_carry_i_1_n_0 : STD_LOGIC;
  signal N_LED1_carry_i_2_n_0 : STD_LOGIC;
  signal N_LED1_carry_i_3_n_0 : STD_LOGIC;
  signal N_LED1_carry_i_4_n_0 : STD_LOGIC;
  signal N_LED1_carry_i_5_n_0 : STD_LOGIC;
  signal N_LED1_carry_i_6_n_0 : STD_LOGIC;
  signal N_LED1_carry_i_7_n_0 : STD_LOGIC;
  signal N_LED1_carry_i_8_n_0 : STD_LOGIC;
  signal N_LED1_carry_n_0 : STD_LOGIC;
  signal \N_LED2_carry__0_n_0\ : STD_LOGIC;
  signal \N_LED2_carry__1_n_0\ : STD_LOGIC;
  signal \N_LED2_carry__2_n_0\ : STD_LOGIC;
  signal \N_LED2_carry__3_n_0\ : STD_LOGIC;
  signal \N_LED2_carry__4_n_0\ : STD_LOGIC;
  signal \N_LED2_carry__5_n_0\ : STD_LOGIC;
  signal N_LED2_carry_n_0 : STD_LOGIC;
  signal N_LED3 : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal N_LED31_in : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal \N_LED[0]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_1_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[0]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_45_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_46_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_47_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_48_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[10]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[11]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_44_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_45_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_46_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_47_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_48_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[13]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_45_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_46_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_47_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_48_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[14]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[15]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_44_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_45_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_46_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_47_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_48_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[17]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_45_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_46_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_47_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_48_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[18]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[19]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[1]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_44_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_45_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_46_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_47_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_48_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[21]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_45_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_46_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_47_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_48_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[22]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[23]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_44_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_45_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_46_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_47_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_48_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[25]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[26]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[27]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_44_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_45_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_46_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_47_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_48_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[29]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[2]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_45_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_46_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_47_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_48_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_49_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_50_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_51_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_52_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_55_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_56_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_57_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_58_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_59_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_60_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_61_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_62_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_65_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_66_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_67_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_68_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_69_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_70_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_71_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_72_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_73_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_74_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_75_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_76_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_77_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_78_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_79_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_80_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_81_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_84_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_85_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_86_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_87_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_88_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_89_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_90_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_91_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[3]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_1_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_44_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_45_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_46_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_47_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_48_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_49_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[5]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_45_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_46_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_47_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[6]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[7]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_44_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_45_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_46_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_47_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_48_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_12_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_17_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_19_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_22_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_27_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_29_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_32_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_37_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_38_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_39_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_42_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[9]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \N_LED_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \N_LED_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_44_n_0\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[10]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[11]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_35_n_7\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_40_n_4\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_40_n_5\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_40_n_6\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_8_n_4\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_8_n_5\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_8_n_6\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_8_n_7\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[13]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_44_n_0\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[14]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_35_n_7\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_40_n_4\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_40_n_5\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_40_n_6\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_8_n_4\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_8_n_5\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_8_n_6\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_8_n_7\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[17]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_44_n_0\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[18]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[19]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[1]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_35_n_7\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_40_n_4\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_40_n_5\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_40_n_6\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_8_n_4\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_8_n_5\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_8_n_6\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_8_n_7\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[21]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_44_n_0\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[22]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[23]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_35_n_7\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_40_n_4\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_40_n_5\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_40_n_6\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_8_n_4\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_8_n_5\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_8_n_6\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_8_n_7\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[25]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[26]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[27]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_35_n_7\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_40_n_4\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_40_n_5\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_40_n_6\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_8_n_4\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_8_n_5\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_8_n_6\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_8_n_7\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[29]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[2]_i_5_n_7\ : STD_LOGIC;
  signal \^n_led_reg[30]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \N_LED_reg[30]_i_13_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_14_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_14_n_4\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_14_n_5\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_14_n_6\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_14_n_7\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_23_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_24_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_24_n_4\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_24_n_5\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_24_n_6\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_24_n_7\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_33_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_34_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_34_n_4\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_34_n_5\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_34_n_6\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_34_n_7\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_43_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_44_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_44_n_4\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_44_n_5\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_44_n_6\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_44_n_7\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_4_n_5\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_4_n_6\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_4_n_7\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_53_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_54_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_54_n_4\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_54_n_5\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_54_n_6\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_54_n_7\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_63_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_64_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_64_n_4\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_64_n_5\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_64_n_6\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_64_n_7\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_83_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_8_n_4\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_8_n_5\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_8_n_6\ : STD_LOGIC;
  signal \N_LED_reg[30]_i_8_n_7\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[3]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_11_n_4\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_11_n_5\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_11_n_6\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_11_n_7\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_16_n_4\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_16_n_5\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_16_n_6\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_16_n_7\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_21_n_4\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_21_n_5\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_21_n_6\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_21_n_7\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_26_n_0\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_26_n_4\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_26_n_5\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_26_n_6\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_26_n_7\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_31_n_0\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_31_n_4\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_31_n_5\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_31_n_6\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_31_n_7\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_36_n_0\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_36_n_4\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_36_n_5\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_36_n_6\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_36_n_7\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_41_n_0\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_41_n_4\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_41_n_5\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_41_n_6\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_4_n_4\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_4_n_5\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_4_n_6\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_4_n_7\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[5]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_44_n_0\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[6]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_35_n_7\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_40_n_0\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_40_n_4\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_40_n_5\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_40_n_6\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_8_n_4\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_8_n_5\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_8_n_6\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_8_n_7\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_10_n_4\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_10_n_6\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_10_n_7\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_15_n_0\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_15_n_4\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_15_n_5\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_15_n_6\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_15_n_7\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_20_n_0\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_20_n_4\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_20_n_5\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_20_n_6\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_20_n_7\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_25_n_0\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_25_n_4\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_25_n_5\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_25_n_6\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_25_n_7\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_30_n_0\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_30_n_4\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_30_n_5\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_30_n_6\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_30_n_7\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_35_n_0\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_35_n_4\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_35_n_5\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_35_n_6\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_3_n_4\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_3_n_5\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_3_n_6\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_3_n_7\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_5_n_4\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_5_n_6\ : STD_LOGIC;
  signal \N_LED_reg[9]_i_5_n_7\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fase_reg : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \fase_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \fase_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \fase_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \fase_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \fase_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \fase_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \fase_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \fase_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \fase_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \fase_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \fase_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \fase_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \fase_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \fase_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \fase_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \fase_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \fase_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \fase_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \fase_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \fase_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \fase_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \fase_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \fase_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \fase_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \fase_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \^fase_reg[27]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fase_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \fase_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \fase_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \fase_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \fase_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \fase_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \fase_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \fase_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \fase_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \fase_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \fase_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \fase_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \fase_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \s_leds_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_leds_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_leds_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_leds_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_leds_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \s_leds_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \s_leds_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal NLW_N_LED1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_N_LED1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_N_LED2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED2_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_N_LED_reg[0]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[0]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[0]_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[0]_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[0]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[0]_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[0]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[0]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[10]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[10]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[10]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[10]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[10]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[10]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[10]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[10]_i_44_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[10]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[11]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[11]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[11]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[11]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[11]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[11]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[12]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[12]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[12]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[12]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[12]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[12]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[12]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[12]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[12]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[12]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[13]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[13]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[13]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[13]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[13]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[13]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[13]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[13]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[14]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[14]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[14]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[14]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[14]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[14]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[14]_i_44_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[14]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[15]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[15]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[15]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[15]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[15]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[15]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[15]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[16]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[16]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[16]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[16]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[16]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[16]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[16]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[16]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[16]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[16]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[16]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[17]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[17]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[17]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[17]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[17]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[17]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[17]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[17]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[18]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[18]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[18]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[18]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[18]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[18]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[18]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[18]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[18]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[18]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[18]_i_44_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[18]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[19]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[19]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[19]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[19]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[19]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[19]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[19]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[19]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[1]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[1]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[1]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[1]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[1]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[1]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[1]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[1]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[20]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[20]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[20]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[20]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[20]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[20]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[20]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[20]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[20]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[20]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[20]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[21]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[21]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[21]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[21]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[21]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[21]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[21]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[21]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[21]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[21]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[21]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[22]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[22]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[22]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[22]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[22]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[22]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[22]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[22]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[22]_i_44_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[22]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[23]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[23]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[23]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[23]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[23]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[23]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[23]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[23]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[23]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[24]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[24]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[24]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[24]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[24]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[24]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[24]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[24]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[24]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[24]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[24]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[25]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[25]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[25]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[25]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[25]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[25]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[25]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[25]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[25]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[26]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[26]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[26]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[26]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[26]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[26]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[26]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[26]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[26]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[27]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[27]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[27]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[27]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[27]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[27]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[27]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[27]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[27]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[27]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[27]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[28]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[28]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[28]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[28]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[28]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[28]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[28]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[28]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[28]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[28]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[28]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[29]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[29]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[29]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[29]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[29]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[29]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[29]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[29]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[29]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[29]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[2]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[2]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[2]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[2]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[2]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[2]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[2]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[2]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[2]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_N_LED_reg[30]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_44_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[30]_i_53_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_54_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_63_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_64_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[30]_i_83_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[3]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[3]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[3]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[3]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[3]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[3]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[3]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[3]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[4]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[4]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[4]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[4]_i_26_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[4]_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[4]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[4]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[4]_i_41_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[4]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[5]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[5]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[5]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[5]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[5]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[5]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[5]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[5]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[6]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[6]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[6]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[6]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[6]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[6]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[6]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[6]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[6]_i_44_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[6]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[6]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[7]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[7]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[7]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[7]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[7]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[7]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[7]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[7]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[8]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[8]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[8]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[8]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[8]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[8]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[8]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[8]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[8]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[9]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[9]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_N_LED_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[9]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[9]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[9]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[9]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[9]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_N_LED_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_fase_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_fase_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_fase_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_fase_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_fase_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_fase_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fase_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_fase_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_fase_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of N_LED1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \N_LED1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \N_LED1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \N_LED1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of N_LED2_carry : label is 35;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of N_LED2_carry : label is "PROPCONST";
  attribute ADDER_THRESHOLD of \N_LED2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[10]_i_44\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[14]_i_44\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[18]_i_44\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[22]_i_44\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[30]_i_82\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[30]_i_83\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[6]_i_44\ : label is 35;
  attribute OPT_MODIFIED of \N_LED_reg[6]_i_44\ : label is "PROPCONST";
  attribute ADDER_THRESHOLD of \fase_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \fase_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \fase_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \fase_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \fase_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \fase_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \fase_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \fase_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  D(15 downto 0) <= \^d\(15 downto 0);
  N_LED10_in(29 downto 0) <= \^n_led10_in\(29 downto 0);
  \N_LED_reg[30]_0\(30 downto 0) <= \^n_led_reg[30]_0\(30 downto 0);
  O(0) <= \^o\(0);
  \fase_reg[27]_0\(0) <= \^fase_reg[27]_0\(0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
FIN_OK_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => Q(0),
      D => FIN_OK_reg_0,
      Q => FIN_OK
    );
N_LED1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => N_LED1_carry_n_0,
      CO(2 downto 0) => NLW_N_LED1_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3) => N_LED1_carry_i_1_n_0,
      DI(2) => N_LED1_carry_i_2_n_0,
      DI(1) => N_LED1_carry_i_3_n_0,
      DI(0) => N_LED1_carry_i_4_n_0,
      O(3 downto 0) => NLW_N_LED1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => N_LED1_carry_i_5_n_0,
      S(2) => N_LED1_carry_i_6_n_0,
      S(1) => N_LED1_carry_i_7_n_0,
      S(0) => N_LED1_carry_i_8_n_0
    );
\N_LED1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => N_LED1_carry_n_0,
      CO(3) => \N_LED1_carry__0_n_0\,
      CO(2 downto 0) => \NLW_N_LED1_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED1_carry__0_i_1_n_0\,
      DI(2) => \N_LED1_carry__0_i_2_n_0\,
      DI(1) => \N_LED1_carry__0_i_3_n_0\,
      DI(0) => \N_LED1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_N_LED1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \N_LED1_carry__0_i_5_n_0\,
      S(2) => \N_LED1_carry__0_i_6_n_0\,
      S(1) => \N_LED1_carry__0_i_7_n_0\,
      S(0) => \N_LED1_carry__0_i_8_n_0\
    );
\N_LED1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(15),
      I1 => p_0_in(15),
      I2 => fase_reg(14),
      I3 => p_0_in(14),
      O => \N_LED1_carry__0_i_1_n_0\
    );
\N_LED1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(13),
      I1 => p_0_in(13),
      I2 => fase_reg(12),
      I3 => p_0_in(12),
      O => \N_LED1_carry__0_i_2_n_0\
    );
\N_LED1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(11),
      I1 => p_0_in(11),
      I2 => fase_reg(10),
      I3 => p_0_in(10),
      O => \N_LED1_carry__0_i_3_n_0\
    );
\N_LED1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(9),
      I1 => p_0_in(9),
      I2 => fase_reg(8),
      I3 => p_0_in(8),
      O => \N_LED1_carry__0_i_4_n_0\
    );
\N_LED1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(15),
      I1 => fase_reg(15),
      I2 => p_0_in(14),
      I3 => fase_reg(14),
      O => \N_LED1_carry__0_i_5_n_0\
    );
\N_LED1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(13),
      I1 => fase_reg(13),
      I2 => p_0_in(12),
      I3 => fase_reg(12),
      O => \N_LED1_carry__0_i_6_n_0\
    );
\N_LED1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(11),
      I1 => fase_reg(11),
      I2 => p_0_in(10),
      I3 => fase_reg(10),
      O => \N_LED1_carry__0_i_7_n_0\
    );
\N_LED1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => fase_reg(9),
      I2 => p_0_in(8),
      I3 => fase_reg(8),
      O => \N_LED1_carry__0_i_8_n_0\
    );
\N_LED1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED1_carry__0_n_0\,
      CO(3) => \N_LED1_carry__1_n_0\,
      CO(2 downto 0) => \NLW_N_LED1_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED1_carry__1_i_1_n_0\,
      DI(2) => \N_LED1_carry__1_i_2_n_0\,
      DI(1) => \N_LED1_carry__1_i_3_n_0\,
      DI(0) => \N_LED1_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_N_LED1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \N_LED1_carry__1_i_5_n_0\,
      S(2) => \N_LED1_carry__1_i_6_n_0\,
      S(1) => \N_LED1_carry__1_i_7_n_0\,
      S(0) => \N_LED1_carry__1_i_8_n_0\
    );
\N_LED1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(23),
      I1 => p_0_in(23),
      I2 => fase_reg(22),
      I3 => p_0_in(22),
      O => \N_LED1_carry__1_i_1_n_0\
    );
\N_LED1_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(21),
      I1 => p_0_in(21),
      I2 => fase_reg(20),
      I3 => p_0_in(20),
      O => \N_LED1_carry__1_i_2_n_0\
    );
\N_LED1_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(19),
      I1 => p_0_in(19),
      I2 => fase_reg(18),
      I3 => p_0_in(18),
      O => \N_LED1_carry__1_i_3_n_0\
    );
\N_LED1_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(17),
      I1 => p_0_in(17),
      I2 => fase_reg(16),
      I3 => p_0_in(16),
      O => \N_LED1_carry__1_i_4_n_0\
    );
\N_LED1_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(23),
      I1 => fase_reg(23),
      I2 => p_0_in(22),
      I3 => fase_reg(22),
      O => \N_LED1_carry__1_i_5_n_0\
    );
\N_LED1_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(21),
      I1 => fase_reg(21),
      I2 => p_0_in(20),
      I3 => fase_reg(20),
      O => \N_LED1_carry__1_i_6_n_0\
    );
\N_LED1_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(19),
      I1 => fase_reg(19),
      I2 => p_0_in(18),
      I3 => fase_reg(18),
      O => \N_LED1_carry__1_i_7_n_0\
    );
\N_LED1_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(17),
      I1 => fase_reg(17),
      I2 => p_0_in(16),
      I3 => fase_reg(16),
      O => \N_LED1_carry__1_i_8_n_0\
    );
\N_LED1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED1_carry__1_n_0\,
      CO(3) => \^co\(0),
      CO(2 downto 0) => \NLW_N_LED1_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => \N_LED1_carry__2_i_2_n_0\,
      DI(1) => \N_LED1_carry__2_i_3_n_0\,
      DI(0) => \N_LED1_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_N_LED1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \N_LED_reg[4]_1\(0),
      S(2) => \N_LED1_carry__2_i_6_n_0\,
      S(1) => \N_LED1_carry__2_i_7_n_0\,
      S(0) => \N_LED1_carry__2_i_8_n_0\
    );
\N_LED1_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(29),
      I1 => p_0_in(29),
      I2 => fase_reg(28),
      I3 => p_0_in(28),
      O => \N_LED1_carry__2_i_2_n_0\
    );
\N_LED1_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(27),
      I1 => p_0_in(27),
      I2 => fase_reg(26),
      I3 => p_0_in(26),
      O => \N_LED1_carry__2_i_3_n_0\
    );
\N_LED1_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(25),
      I1 => p_0_in(25),
      I2 => fase_reg(24),
      I3 => p_0_in(24),
      O => \N_LED1_carry__2_i_4_n_0\
    );
\N_LED1_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(29),
      I1 => fase_reg(29),
      I2 => p_0_in(28),
      I3 => fase_reg(28),
      O => \N_LED1_carry__2_i_6_n_0\
    );
\N_LED1_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(27),
      I1 => fase_reg(27),
      I2 => p_0_in(26),
      I3 => fase_reg(26),
      O => \N_LED1_carry__2_i_7_n_0\
    );
\N_LED1_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(25),
      I1 => fase_reg(25),
      I2 => p_0_in(24),
      I3 => fase_reg(24),
      O => \N_LED1_carry__2_i_8_n_0\
    );
N_LED1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(7),
      I1 => p_0_in(7),
      I2 => fase_reg(6),
      I3 => p_0_in(6),
      O => N_LED1_carry_i_1_n_0
    );
N_LED1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(5),
      I1 => p_0_in(5),
      I2 => fase_reg(4),
      I3 => p_0_in(4),
      O => N_LED1_carry_i_2_n_0
    );
N_LED1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(3),
      I1 => p_0_in(3),
      I2 => fase_reg(2),
      I3 => p_0_in(2),
      O => N_LED1_carry_i_3_n_0
    );
N_LED1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => fase_reg(1),
      I1 => p_0_in(1),
      I2 => \^out\(0),
      I3 => VAL(0),
      O => N_LED1_carry_i_4_n_0
    );
N_LED1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(7),
      I1 => fase_reg(7),
      I2 => p_0_in(6),
      I3 => fase_reg(6),
      O => N_LED1_carry_i_5_n_0
    );
N_LED1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => fase_reg(5),
      I2 => p_0_in(4),
      I3 => fase_reg(4),
      O => N_LED1_carry_i_6_n_0
    );
N_LED1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => fase_reg(3),
      I2 => p_0_in(2),
      I3 => fase_reg(2),
      O => N_LED1_carry_i_7_n_0
    );
N_LED1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => fase_reg(1),
      I2 => \^out\(0),
      I3 => VAL(0),
      O => N_LED1_carry_i_8_n_0
    );
N_LED2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => N_LED2_carry_n_0,
      CO(2 downto 0) => NLW_N_LED2_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => VAL(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 1) => S(2 downto 0),
      S(0) => VAL(1)
    );
\N_LED2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => N_LED2_carry_n_0,
      CO(3) => \N_LED2_carry__0_n_0\,
      CO(2 downto 0) => \NLW_N_LED2_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => VAL(8 downto 5),
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3 downto 0) => \N_LED[29]_i_37_0\(3 downto 0)
    );
\N_LED2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED2_carry__0_n_0\,
      CO(3) => \N_LED2_carry__1_n_0\,
      CO(2 downto 0) => \NLW_N_LED2_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => VAL(12 downto 9),
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3 downto 0) => \N_LED[29]_i_32_0\(3 downto 0)
    );
\N_LED2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED2_carry__1_n_0\,
      CO(3) => \N_LED2_carry__2_n_0\,
      CO(2 downto 0) => \NLW_N_LED2_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => VAL(16 downto 13),
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3 downto 0) => \N_LED[29]_i_27_0\(3 downto 0)
    );
\N_LED2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED2_carry__2_n_0\,
      CO(3) => \N_LED2_carry__3_n_0\,
      CO(2 downto 0) => \NLW_N_LED2_carry__3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => VAL(20 downto 17),
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3 downto 0) => \N_LED[29]_i_22_0\(3 downto 0)
    );
\N_LED2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED2_carry__3_n_0\,
      CO(3) => \N_LED2_carry__4_n_0\,
      CO(2 downto 0) => \NLW_N_LED2_carry__4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => VAL(24 downto 21),
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3 downto 0) => \N_LED[29]_i_17_0\(3 downto 0)
    );
\N_LED2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED2_carry__4_n_0\,
      CO(3) => \N_LED2_carry__5_n_0\,
      CO(2 downto 0) => \NLW_N_LED2_carry__5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => VAL(28 downto 25),
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3 downto 0) => \N_LED[29]_i_12_0\(3 downto 0)
    );
\N_LED2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED2_carry__5_n_0\,
      CO(3 downto 0) => \NLW_N_LED2_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => VAL(29),
      O(3 downto 2) => \NLW_N_LED2_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1) => \^o\(0),
      O(0) => p_0_in(29),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \N_LED[29]_i_7_0\(1 downto 0)
    );
\N_LED[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => N_LED10_in_0(0),
      I1 => \^co\(0),
      O => \N_LED[0]_i_1_n_0\
    );
\N_LED[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[1]_i_5_n_5\,
      O => \N_LED[0]_i_10_n_0\
    );
\N_LED[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[1]_i_5_n_6\,
      O => \N_LED[0]_i_11_n_0\
    );
\N_LED[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[1]_i_5_n_7\,
      O => \N_LED[0]_i_12_n_0\
    );
\N_LED[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[1]_i_10_n_4\,
      O => \N_LED[0]_i_14_n_0\
    );
\N_LED[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[1]_i_10_n_5\,
      O => \N_LED[0]_i_15_n_0\
    );
\N_LED[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[1]_i_10_n_6\,
      O => \N_LED[0]_i_16_n_0\
    );
\N_LED[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[1]_i_10_n_7\,
      O => \N_LED[0]_i_17_n_0\
    );
\N_LED[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[1]_i_15_n_4\,
      O => \N_LED[0]_i_19_n_0\
    );
\N_LED[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[1]_i_15_n_5\,
      O => \N_LED[0]_i_20_n_0\
    );
\N_LED[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[1]_i_15_n_6\,
      O => \N_LED[0]_i_21_n_0\
    );
\N_LED[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[1]_i_15_n_7\,
      O => \N_LED[0]_i_22_n_0\
    );
\N_LED[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[1]_i_20_n_4\,
      O => \N_LED[0]_i_24_n_0\
    );
\N_LED[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[1]_i_20_n_5\,
      O => \N_LED[0]_i_25_n_0\
    );
\N_LED[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[1]_i_20_n_6\,
      O => \N_LED[0]_i_26_n_0\
    );
\N_LED[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[1]_i_20_n_7\,
      O => \N_LED[0]_i_27_n_0\
    );
\N_LED[0]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[1]_i_25_n_4\,
      O => \N_LED[0]_i_29_n_0\
    );
\N_LED[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[1]_i_25_n_5\,
      O => \N_LED[0]_i_30_n_0\
    );
\N_LED[0]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[1]_i_25_n_6\,
      O => \N_LED[0]_i_31_n_0\
    );
\N_LED[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[1]_i_25_n_7\,
      O => \N_LED[0]_i_32_n_0\
    );
\N_LED[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[1]_i_30_n_4\,
      O => \N_LED[0]_i_34_n_0\
    );
\N_LED[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[1]_i_30_n_5\,
      O => \N_LED[0]_i_35_n_0\
    );
\N_LED[0]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[1]_i_30_n_6\,
      O => \N_LED[0]_i_36_n_0\
    );
\N_LED[0]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[1]_i_30_n_7\,
      O => \N_LED[0]_i_37_n_0\
    );
\N_LED[0]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => VAL(0),
      I1 => \^n_led10_in\(0),
      O => \N_LED[0]_i_38_n_0\
    );
\N_LED[0]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[1]_i_35_n_4\,
      O => \N_LED[0]_i_39_n_0\
    );
\N_LED[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => \N_LED_reg[1]_i_3_n_4\,
      O => \N_LED[0]_i_4_n_0\
    );
\N_LED[0]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[1]_i_35_n_5\,
      O => \N_LED[0]_i_40_n_0\
    );
\N_LED[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[1]_i_35_n_6\,
      O => \N_LED[0]_i_41_n_0\
    );
\N_LED[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => VAL(0),
      I1 => \^n_led10_in\(0),
      O => \N_LED[0]_i_42_n_0\
    );
\N_LED[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => \^o\(0),
      I2 => \N_LED_reg[1]_i_3_n_5\,
      O => \N_LED[0]_i_5_n_0\
    );
\N_LED[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[1]_i_3_n_6\,
      O => \N_LED[0]_i_6_n_0\
    );
\N_LED[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[1]_i_3_n_7\,
      O => \N_LED[0]_i_7_n_0\
    );
\N_LED[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(0),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[1]_i_5_n_4\,
      O => \N_LED[0]_i_9_n_0\
    );
\N_LED[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[11]_i_5_n_5\,
      O => \N_LED[10]_i_11_n_0\
    );
\N_LED[10]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[11]_i_5_n_6\,
      O => \N_LED[10]_i_12_n_0\
    );
\N_LED[10]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[11]_i_5_n_7\,
      O => \N_LED[10]_i_13_n_0\
    );
\N_LED[10]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[11]_i_10_n_4\,
      O => \N_LED[10]_i_14_n_0\
    );
\N_LED[10]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[11]_i_10_n_5\,
      O => \N_LED[10]_i_16_n_0\
    );
\N_LED[10]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[11]_i_10_n_6\,
      O => \N_LED[10]_i_17_n_0\
    );
\N_LED[10]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[11]_i_10_n_7\,
      O => \N_LED[10]_i_18_n_0\
    );
\N_LED[10]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[11]_i_15_n_4\,
      O => \N_LED[10]_i_19_n_0\
    );
\N_LED[10]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[11]_i_15_n_5\,
      O => \N_LED[10]_i_21_n_0\
    );
\N_LED[10]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[11]_i_15_n_6\,
      O => \N_LED[10]_i_22_n_0\
    );
\N_LED[10]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[11]_i_15_n_7\,
      O => \N_LED[10]_i_23_n_0\
    );
\N_LED[10]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[11]_i_20_n_4\,
      O => \N_LED[10]_i_24_n_0\
    );
\N_LED[10]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[11]_i_20_n_5\,
      O => \N_LED[10]_i_26_n_0\
    );
\N_LED[10]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[11]_i_20_n_6\,
      O => \N_LED[10]_i_27_n_0\
    );
\N_LED[10]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[11]_i_20_n_7\,
      O => \N_LED[10]_i_28_n_0\
    );
\N_LED[10]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[11]_i_25_n_4\,
      O => \N_LED[10]_i_29_n_0\
    );
\N_LED[10]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[11]_i_25_n_5\,
      O => \N_LED[10]_i_31_n_0\
    );
\N_LED[10]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[11]_i_25_n_6\,
      O => \N_LED[10]_i_32_n_0\
    );
\N_LED[10]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[11]_i_25_n_7\,
      O => \N_LED[10]_i_33_n_0\
    );
\N_LED[10]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[11]_i_30_n_4\,
      O => \N_LED[10]_i_34_n_0\
    );
\N_LED[10]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[11]_i_30_n_5\,
      O => \N_LED[10]_i_36_n_0\
    );
\N_LED[10]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[11]_i_30_n_6\,
      O => \N_LED[10]_i_37_n_0\
    );
\N_LED[10]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[11]_i_30_n_7\,
      O => \N_LED[10]_i_38_n_0\
    );
\N_LED[10]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[11]_i_35_n_4\,
      O => \N_LED[10]_i_39_n_0\
    );
\N_LED[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => \N_LED_reg[11]_i_3_n_4\,
      O => \N_LED[10]_i_4_n_0\
    );
\N_LED[10]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(10),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(10),
      O => \N_LED[10]_i_40_n_0\
    );
\N_LED[10]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[11]_i_35_n_5\,
      O => \N_LED[10]_i_41_n_0\
    );
\N_LED[10]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[11]_i_35_n_6\,
      O => \N_LED[10]_i_42_n_0\
    );
\N_LED[10]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => VAL(0),
      I2 => N_LED31_in(10),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(10),
      O => \N_LED[10]_i_43_n_0\
    );
\N_LED[10]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(10),
      O => \N_LED[10]_i_45_n_0\
    );
\N_LED[10]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(9),
      O => \N_LED[10]_i_46_n_0\
    );
\N_LED[10]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(8),
      O => \N_LED[10]_i_47_n_0\
    );
\N_LED[10]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(7),
      O => \N_LED[10]_i_48_n_0\
    );
\N_LED[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => \^o\(0),
      I2 => \N_LED_reg[11]_i_3_n_5\,
      O => \N_LED[10]_i_6_n_0\
    );
\N_LED[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[11]_i_3_n_6\,
      O => \N_LED[10]_i_7_n_0\
    );
\N_LED[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[11]_i_3_n_7\,
      O => \N_LED[10]_i_8_n_0\
    );
\N_LED[10]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(10),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[11]_i_5_n_4\,
      O => \N_LED[10]_i_9_n_0\
    );
\N_LED[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[12]_i_10_n_5\,
      O => \N_LED[11]_i_11_n_0\
    );
\N_LED[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[12]_i_10_n_6\,
      O => \N_LED[11]_i_12_n_0\
    );
\N_LED[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[12]_i_10_n_7\,
      O => \N_LED[11]_i_13_n_0\
    );
\N_LED[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[12]_i_15_n_4\,
      O => \N_LED[11]_i_14_n_0\
    );
\N_LED[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[12]_i_15_n_5\,
      O => \N_LED[11]_i_16_n_0\
    );
\N_LED[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[12]_i_15_n_6\,
      O => \N_LED[11]_i_17_n_0\
    );
\N_LED[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[12]_i_15_n_7\,
      O => \N_LED[11]_i_18_n_0\
    );
\N_LED[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[12]_i_20_n_4\,
      O => \N_LED[11]_i_19_n_0\
    );
\N_LED[11]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[12]_i_20_n_5\,
      O => \N_LED[11]_i_21_n_0\
    );
\N_LED[11]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[12]_i_20_n_6\,
      O => \N_LED[11]_i_22_n_0\
    );
\N_LED[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[12]_i_20_n_7\,
      O => \N_LED[11]_i_23_n_0\
    );
\N_LED[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[12]_i_25_n_4\,
      O => \N_LED[11]_i_24_n_0\
    );
\N_LED[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[12]_i_25_n_5\,
      O => \N_LED[11]_i_26_n_0\
    );
\N_LED[11]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[12]_i_25_n_6\,
      O => \N_LED[11]_i_27_n_0\
    );
\N_LED[11]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[12]_i_25_n_7\,
      O => \N_LED[11]_i_28_n_0\
    );
\N_LED[11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[12]_i_30_n_4\,
      O => \N_LED[11]_i_29_n_0\
    );
\N_LED[11]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[12]_i_30_n_5\,
      O => \N_LED[11]_i_31_n_0\
    );
\N_LED[11]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[12]_i_30_n_6\,
      O => \N_LED[11]_i_32_n_0\
    );
\N_LED[11]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[12]_i_30_n_7\,
      O => \N_LED[11]_i_33_n_0\
    );
\N_LED[11]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[12]_i_35_n_4\,
      O => \N_LED[11]_i_34_n_0\
    );
\N_LED[11]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[12]_i_35_n_5\,
      O => \N_LED[11]_i_36_n_0\
    );
\N_LED[11]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[12]_i_35_n_6\,
      O => \N_LED[11]_i_37_n_0\
    );
\N_LED[11]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[12]_i_35_n_7\,
      O => \N_LED[11]_i_38_n_0\
    );
\N_LED[11]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[12]_i_40_n_4\,
      O => \N_LED[11]_i_39_n_0\
    );
\N_LED[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => \N_LED_reg[12]_i_8_n_4\,
      O => \N_LED[11]_i_4_n_0\
    );
\N_LED[11]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(11),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(11),
      O => \N_LED[11]_i_40_n_0\
    );
\N_LED[11]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[12]_i_40_n_5\,
      O => \N_LED[11]_i_41_n_0\
    );
\N_LED[11]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[12]_i_40_n_6\,
      O => \N_LED[11]_i_42_n_0\
    );
\N_LED[11]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => VAL(0),
      I2 => N_LED31_in(11),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(11),
      O => \N_LED[11]_i_43_n_0\
    );
\N_LED[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => \^o\(0),
      I2 => \N_LED_reg[12]_i_8_n_5\,
      O => \N_LED[11]_i_6_n_0\
    );
\N_LED[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[12]_i_8_n_6\,
      O => \N_LED[11]_i_7_n_0\
    );
\N_LED[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[12]_i_8_n_7\,
      O => \N_LED[11]_i_8_n_0\
    );
\N_LED[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(11),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[12]_i_10_n_4\,
      O => \N_LED[11]_i_9_n_0\
    );
\N_LED[12]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => \^o\(0),
      I2 => \N_LED_reg[13]_i_3_n_5\,
      O => \N_LED[12]_i_11_n_0\
    );
\N_LED[12]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[13]_i_3_n_6\,
      O => \N_LED[12]_i_12_n_0\
    );
\N_LED[12]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[13]_i_3_n_7\,
      O => \N_LED[12]_i_13_n_0\
    );
\N_LED[12]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[13]_i_5_n_4\,
      O => \N_LED[12]_i_14_n_0\
    );
\N_LED[12]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[13]_i_5_n_5\,
      O => \N_LED[12]_i_16_n_0\
    );
\N_LED[12]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[13]_i_5_n_6\,
      O => \N_LED[12]_i_17_n_0\
    );
\N_LED[12]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[13]_i_5_n_7\,
      O => \N_LED[12]_i_18_n_0\
    );
\N_LED[12]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[13]_i_10_n_4\,
      O => \N_LED[12]_i_19_n_0\
    );
\N_LED[12]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[13]_i_10_n_5\,
      O => \N_LED[12]_i_21_n_0\
    );
\N_LED[12]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[13]_i_10_n_6\,
      O => \N_LED[12]_i_22_n_0\
    );
\N_LED[12]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[13]_i_10_n_7\,
      O => \N_LED[12]_i_23_n_0\
    );
\N_LED[12]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[13]_i_15_n_4\,
      O => \N_LED[12]_i_24_n_0\
    );
\N_LED[12]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[13]_i_15_n_5\,
      O => \N_LED[12]_i_26_n_0\
    );
\N_LED[12]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[13]_i_15_n_6\,
      O => \N_LED[12]_i_27_n_0\
    );
\N_LED[12]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[13]_i_15_n_7\,
      O => \N_LED[12]_i_28_n_0\
    );
\N_LED[12]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[13]_i_20_n_4\,
      O => \N_LED[12]_i_29_n_0\
    );
\N_LED[12]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[13]_i_20_n_5\,
      O => \N_LED[12]_i_31_n_0\
    );
\N_LED[12]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[13]_i_20_n_6\,
      O => \N_LED[12]_i_32_n_0\
    );
\N_LED[12]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[13]_i_20_n_7\,
      O => \N_LED[12]_i_33_n_0\
    );
\N_LED[12]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[13]_i_25_n_4\,
      O => \N_LED[12]_i_34_n_0\
    );
\N_LED[12]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[13]_i_25_n_5\,
      O => \N_LED[12]_i_36_n_0\
    );
\N_LED[12]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[13]_i_25_n_6\,
      O => \N_LED[12]_i_37_n_0\
    );
\N_LED[12]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[13]_i_25_n_7\,
      O => \N_LED[12]_i_38_n_0\
    );
\N_LED[12]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[13]_i_30_n_4\,
      O => \N_LED[12]_i_39_n_0\
    );
\N_LED[12]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[13]_i_30_n_5\,
      O => \N_LED[12]_i_41_n_0\
    );
\N_LED[12]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[13]_i_30_n_6\,
      O => \N_LED[12]_i_42_n_0\
    );
\N_LED[12]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[13]_i_30_n_7\,
      O => \N_LED[12]_i_43_n_0\
    );
\N_LED[12]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[13]_i_35_n_4\,
      O => \N_LED[12]_i_44_n_0\
    );
\N_LED[12]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(12),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(12),
      O => \N_LED[12]_i_45_n_0\
    );
\N_LED[12]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[13]_i_35_n_5\,
      O => \N_LED[12]_i_46_n_0\
    );
\N_LED[12]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[13]_i_35_n_6\,
      O => \N_LED[12]_i_47_n_0\
    );
\N_LED[12]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => VAL(0),
      I2 => N_LED31_in(12),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(12),
      O => \N_LED[12]_i_48_n_0\
    );
\N_LED[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(12),
      I1 => \N_LED_reg[13]_i_3_n_4\,
      O => \N_LED[12]_i_9_n_0\
    );
\N_LED[13]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[14]_i_5_n_5\,
      O => \N_LED[13]_i_11_n_0\
    );
\N_LED[13]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[14]_i_5_n_6\,
      O => \N_LED[13]_i_12_n_0\
    );
\N_LED[13]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[14]_i_5_n_7\,
      O => \N_LED[13]_i_13_n_0\
    );
\N_LED[13]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[14]_i_10_n_4\,
      O => \N_LED[13]_i_14_n_0\
    );
\N_LED[13]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[14]_i_10_n_5\,
      O => \N_LED[13]_i_16_n_0\
    );
\N_LED[13]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[14]_i_10_n_6\,
      O => \N_LED[13]_i_17_n_0\
    );
\N_LED[13]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[14]_i_10_n_7\,
      O => \N_LED[13]_i_18_n_0\
    );
\N_LED[13]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[14]_i_15_n_4\,
      O => \N_LED[13]_i_19_n_0\
    );
\N_LED[13]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[14]_i_15_n_5\,
      O => \N_LED[13]_i_21_n_0\
    );
\N_LED[13]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[14]_i_15_n_6\,
      O => \N_LED[13]_i_22_n_0\
    );
\N_LED[13]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[14]_i_15_n_7\,
      O => \N_LED[13]_i_23_n_0\
    );
\N_LED[13]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[14]_i_20_n_4\,
      O => \N_LED[13]_i_24_n_0\
    );
\N_LED[13]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[14]_i_20_n_5\,
      O => \N_LED[13]_i_26_n_0\
    );
\N_LED[13]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[14]_i_20_n_6\,
      O => \N_LED[13]_i_27_n_0\
    );
\N_LED[13]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[14]_i_20_n_7\,
      O => \N_LED[13]_i_28_n_0\
    );
\N_LED[13]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[14]_i_25_n_4\,
      O => \N_LED[13]_i_29_n_0\
    );
\N_LED[13]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[14]_i_25_n_5\,
      O => \N_LED[13]_i_31_n_0\
    );
\N_LED[13]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[14]_i_25_n_6\,
      O => \N_LED[13]_i_32_n_0\
    );
\N_LED[13]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[14]_i_25_n_7\,
      O => \N_LED[13]_i_33_n_0\
    );
\N_LED[13]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[14]_i_30_n_4\,
      O => \N_LED[13]_i_34_n_0\
    );
\N_LED[13]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[14]_i_30_n_5\,
      O => \N_LED[13]_i_36_n_0\
    );
\N_LED[13]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[14]_i_30_n_6\,
      O => \N_LED[13]_i_37_n_0\
    );
\N_LED[13]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[14]_i_30_n_7\,
      O => \N_LED[13]_i_38_n_0\
    );
\N_LED[13]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[14]_i_35_n_4\,
      O => \N_LED[13]_i_39_n_0\
    );
\N_LED[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => \N_LED_reg[14]_i_3_n_4\,
      O => \N_LED[13]_i_4_n_0\
    );
\N_LED[13]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(13),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(13),
      O => \N_LED[13]_i_40_n_0\
    );
\N_LED[13]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[14]_i_35_n_5\,
      O => \N_LED[13]_i_41_n_0\
    );
\N_LED[13]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[14]_i_35_n_6\,
      O => \N_LED[13]_i_42_n_0\
    );
\N_LED[13]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => VAL(0),
      I2 => N_LED31_in(13),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(13),
      O => \N_LED[13]_i_43_n_0\
    );
\N_LED[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => \^o\(0),
      I2 => \N_LED_reg[14]_i_3_n_5\,
      O => \N_LED[13]_i_6_n_0\
    );
\N_LED[13]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[14]_i_3_n_6\,
      O => \N_LED[13]_i_7_n_0\
    );
\N_LED[13]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[14]_i_3_n_7\,
      O => \N_LED[13]_i_8_n_0\
    );
\N_LED[13]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(13),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[14]_i_5_n_4\,
      O => \N_LED[13]_i_9_n_0\
    );
\N_LED[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[15]_i_5_n_5\,
      O => \N_LED[14]_i_11_n_0\
    );
\N_LED[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[15]_i_5_n_6\,
      O => \N_LED[14]_i_12_n_0\
    );
\N_LED[14]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[15]_i_5_n_7\,
      O => \N_LED[14]_i_13_n_0\
    );
\N_LED[14]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[15]_i_10_n_4\,
      O => \N_LED[14]_i_14_n_0\
    );
\N_LED[14]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[15]_i_10_n_5\,
      O => \N_LED[14]_i_16_n_0\
    );
\N_LED[14]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[15]_i_10_n_6\,
      O => \N_LED[14]_i_17_n_0\
    );
\N_LED[14]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[15]_i_10_n_7\,
      O => \N_LED[14]_i_18_n_0\
    );
\N_LED[14]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[15]_i_15_n_4\,
      O => \N_LED[14]_i_19_n_0\
    );
\N_LED[14]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[15]_i_15_n_5\,
      O => \N_LED[14]_i_21_n_0\
    );
\N_LED[14]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[15]_i_15_n_6\,
      O => \N_LED[14]_i_22_n_0\
    );
\N_LED[14]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[15]_i_15_n_7\,
      O => \N_LED[14]_i_23_n_0\
    );
\N_LED[14]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[15]_i_20_n_4\,
      O => \N_LED[14]_i_24_n_0\
    );
\N_LED[14]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[15]_i_20_n_5\,
      O => \N_LED[14]_i_26_n_0\
    );
\N_LED[14]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[15]_i_20_n_6\,
      O => \N_LED[14]_i_27_n_0\
    );
\N_LED[14]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[15]_i_20_n_7\,
      O => \N_LED[14]_i_28_n_0\
    );
\N_LED[14]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[15]_i_25_n_4\,
      O => \N_LED[14]_i_29_n_0\
    );
\N_LED[14]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[15]_i_25_n_5\,
      O => \N_LED[14]_i_31_n_0\
    );
\N_LED[14]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[15]_i_25_n_6\,
      O => \N_LED[14]_i_32_n_0\
    );
\N_LED[14]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[15]_i_25_n_7\,
      O => \N_LED[14]_i_33_n_0\
    );
\N_LED[14]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[15]_i_30_n_4\,
      O => \N_LED[14]_i_34_n_0\
    );
\N_LED[14]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[15]_i_30_n_5\,
      O => \N_LED[14]_i_36_n_0\
    );
\N_LED[14]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[15]_i_30_n_6\,
      O => \N_LED[14]_i_37_n_0\
    );
\N_LED[14]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[15]_i_30_n_7\,
      O => \N_LED[14]_i_38_n_0\
    );
\N_LED[14]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[15]_i_35_n_4\,
      O => \N_LED[14]_i_39_n_0\
    );
\N_LED[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => \N_LED_reg[15]_i_3_n_4\,
      O => \N_LED[14]_i_4_n_0\
    );
\N_LED[14]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(14),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(14),
      O => \N_LED[14]_i_40_n_0\
    );
\N_LED[14]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[15]_i_35_n_5\,
      O => \N_LED[14]_i_41_n_0\
    );
\N_LED[14]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[15]_i_35_n_6\,
      O => \N_LED[14]_i_42_n_0\
    );
\N_LED[14]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => VAL(0),
      I2 => N_LED31_in(14),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(14),
      O => \N_LED[14]_i_43_n_0\
    );
\N_LED[14]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(14),
      O => \N_LED[14]_i_45_n_0\
    );
\N_LED[14]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(13),
      O => \N_LED[14]_i_46_n_0\
    );
\N_LED[14]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(12),
      O => \N_LED[14]_i_47_n_0\
    );
\N_LED[14]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(11),
      O => \N_LED[14]_i_48_n_0\
    );
\N_LED[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => \^o\(0),
      I2 => \N_LED_reg[15]_i_3_n_5\,
      O => \N_LED[14]_i_6_n_0\
    );
\N_LED[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[15]_i_3_n_6\,
      O => \N_LED[14]_i_7_n_0\
    );
\N_LED[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[15]_i_3_n_7\,
      O => \N_LED[14]_i_8_n_0\
    );
\N_LED[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(14),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[15]_i_5_n_4\,
      O => \N_LED[14]_i_9_n_0\
    );
\N_LED[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[16]_i_10_n_5\,
      O => \N_LED[15]_i_11_n_0\
    );
\N_LED[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[16]_i_10_n_6\,
      O => \N_LED[15]_i_12_n_0\
    );
\N_LED[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[16]_i_10_n_7\,
      O => \N_LED[15]_i_13_n_0\
    );
\N_LED[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[16]_i_15_n_4\,
      O => \N_LED[15]_i_14_n_0\
    );
\N_LED[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[16]_i_15_n_5\,
      O => \N_LED[15]_i_16_n_0\
    );
\N_LED[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[16]_i_15_n_6\,
      O => \N_LED[15]_i_17_n_0\
    );
\N_LED[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[16]_i_15_n_7\,
      O => \N_LED[15]_i_18_n_0\
    );
\N_LED[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[16]_i_20_n_4\,
      O => \N_LED[15]_i_19_n_0\
    );
\N_LED[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[16]_i_20_n_5\,
      O => \N_LED[15]_i_21_n_0\
    );
\N_LED[15]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[16]_i_20_n_6\,
      O => \N_LED[15]_i_22_n_0\
    );
\N_LED[15]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[16]_i_20_n_7\,
      O => \N_LED[15]_i_23_n_0\
    );
\N_LED[15]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[16]_i_25_n_4\,
      O => \N_LED[15]_i_24_n_0\
    );
\N_LED[15]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[16]_i_25_n_5\,
      O => \N_LED[15]_i_26_n_0\
    );
\N_LED[15]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[16]_i_25_n_6\,
      O => \N_LED[15]_i_27_n_0\
    );
\N_LED[15]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[16]_i_25_n_7\,
      O => \N_LED[15]_i_28_n_0\
    );
\N_LED[15]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[16]_i_30_n_4\,
      O => \N_LED[15]_i_29_n_0\
    );
\N_LED[15]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[16]_i_30_n_5\,
      O => \N_LED[15]_i_31_n_0\
    );
\N_LED[15]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[16]_i_30_n_6\,
      O => \N_LED[15]_i_32_n_0\
    );
\N_LED[15]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[16]_i_30_n_7\,
      O => \N_LED[15]_i_33_n_0\
    );
\N_LED[15]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[16]_i_35_n_4\,
      O => \N_LED[15]_i_34_n_0\
    );
\N_LED[15]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[16]_i_35_n_5\,
      O => \N_LED[15]_i_36_n_0\
    );
\N_LED[15]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[16]_i_35_n_6\,
      O => \N_LED[15]_i_37_n_0\
    );
\N_LED[15]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[16]_i_35_n_7\,
      O => \N_LED[15]_i_38_n_0\
    );
\N_LED[15]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[16]_i_40_n_4\,
      O => \N_LED[15]_i_39_n_0\
    );
\N_LED[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => \N_LED_reg[16]_i_8_n_4\,
      O => \N_LED[15]_i_4_n_0\
    );
\N_LED[15]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(15),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(15),
      O => \N_LED[15]_i_40_n_0\
    );
\N_LED[15]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[16]_i_40_n_5\,
      O => \N_LED[15]_i_41_n_0\
    );
\N_LED[15]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[16]_i_40_n_6\,
      O => \N_LED[15]_i_42_n_0\
    );
\N_LED[15]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => VAL(0),
      I2 => N_LED31_in(15),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(15),
      O => \N_LED[15]_i_43_n_0\
    );
\N_LED[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => \^o\(0),
      I2 => \N_LED_reg[16]_i_8_n_5\,
      O => \N_LED[15]_i_6_n_0\
    );
\N_LED[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[16]_i_8_n_6\,
      O => \N_LED[15]_i_7_n_0\
    );
\N_LED[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[16]_i_8_n_7\,
      O => \N_LED[15]_i_8_n_0\
    );
\N_LED[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(15),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[16]_i_10_n_4\,
      O => \N_LED[15]_i_9_n_0\
    );
\N_LED[16]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => \^o\(0),
      I2 => \N_LED_reg[17]_i_3_n_5\,
      O => \N_LED[16]_i_11_n_0\
    );
\N_LED[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[17]_i_3_n_6\,
      O => \N_LED[16]_i_12_n_0\
    );
\N_LED[16]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[17]_i_3_n_7\,
      O => \N_LED[16]_i_13_n_0\
    );
\N_LED[16]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[17]_i_5_n_4\,
      O => \N_LED[16]_i_14_n_0\
    );
\N_LED[16]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[17]_i_5_n_5\,
      O => \N_LED[16]_i_16_n_0\
    );
\N_LED[16]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[17]_i_5_n_6\,
      O => \N_LED[16]_i_17_n_0\
    );
\N_LED[16]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[17]_i_5_n_7\,
      O => \N_LED[16]_i_18_n_0\
    );
\N_LED[16]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[17]_i_10_n_4\,
      O => \N_LED[16]_i_19_n_0\
    );
\N_LED[16]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[17]_i_10_n_5\,
      O => \N_LED[16]_i_21_n_0\
    );
\N_LED[16]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[17]_i_10_n_6\,
      O => \N_LED[16]_i_22_n_0\
    );
\N_LED[16]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[17]_i_10_n_7\,
      O => \N_LED[16]_i_23_n_0\
    );
\N_LED[16]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[17]_i_15_n_4\,
      O => \N_LED[16]_i_24_n_0\
    );
\N_LED[16]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[17]_i_15_n_5\,
      O => \N_LED[16]_i_26_n_0\
    );
\N_LED[16]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[17]_i_15_n_6\,
      O => \N_LED[16]_i_27_n_0\
    );
\N_LED[16]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[17]_i_15_n_7\,
      O => \N_LED[16]_i_28_n_0\
    );
\N_LED[16]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[17]_i_20_n_4\,
      O => \N_LED[16]_i_29_n_0\
    );
\N_LED[16]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[17]_i_20_n_5\,
      O => \N_LED[16]_i_31_n_0\
    );
\N_LED[16]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[17]_i_20_n_6\,
      O => \N_LED[16]_i_32_n_0\
    );
\N_LED[16]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[17]_i_20_n_7\,
      O => \N_LED[16]_i_33_n_0\
    );
\N_LED[16]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[17]_i_25_n_4\,
      O => \N_LED[16]_i_34_n_0\
    );
\N_LED[16]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[17]_i_25_n_5\,
      O => \N_LED[16]_i_36_n_0\
    );
\N_LED[16]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[17]_i_25_n_6\,
      O => \N_LED[16]_i_37_n_0\
    );
\N_LED[16]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[17]_i_25_n_7\,
      O => \N_LED[16]_i_38_n_0\
    );
\N_LED[16]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[17]_i_30_n_4\,
      O => \N_LED[16]_i_39_n_0\
    );
\N_LED[16]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[17]_i_30_n_5\,
      O => \N_LED[16]_i_41_n_0\
    );
\N_LED[16]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[17]_i_30_n_6\,
      O => \N_LED[16]_i_42_n_0\
    );
\N_LED[16]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[17]_i_30_n_7\,
      O => \N_LED[16]_i_43_n_0\
    );
\N_LED[16]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[17]_i_35_n_4\,
      O => \N_LED[16]_i_44_n_0\
    );
\N_LED[16]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(16),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(16),
      O => \N_LED[16]_i_45_n_0\
    );
\N_LED[16]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[17]_i_35_n_5\,
      O => \N_LED[16]_i_46_n_0\
    );
\N_LED[16]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[17]_i_35_n_6\,
      O => \N_LED[16]_i_47_n_0\
    );
\N_LED[16]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => VAL(0),
      I2 => N_LED31_in(16),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(16),
      O => \N_LED[16]_i_48_n_0\
    );
\N_LED[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(16),
      I1 => \N_LED_reg[17]_i_3_n_4\,
      O => \N_LED[16]_i_9_n_0\
    );
\N_LED[17]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[18]_i_5_n_5\,
      O => \N_LED[17]_i_11_n_0\
    );
\N_LED[17]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[18]_i_5_n_6\,
      O => \N_LED[17]_i_12_n_0\
    );
\N_LED[17]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[18]_i_5_n_7\,
      O => \N_LED[17]_i_13_n_0\
    );
\N_LED[17]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[18]_i_10_n_4\,
      O => \N_LED[17]_i_14_n_0\
    );
\N_LED[17]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[18]_i_10_n_5\,
      O => \N_LED[17]_i_16_n_0\
    );
\N_LED[17]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[18]_i_10_n_6\,
      O => \N_LED[17]_i_17_n_0\
    );
\N_LED[17]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[18]_i_10_n_7\,
      O => \N_LED[17]_i_18_n_0\
    );
\N_LED[17]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[18]_i_15_n_4\,
      O => \N_LED[17]_i_19_n_0\
    );
\N_LED[17]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[18]_i_15_n_5\,
      O => \N_LED[17]_i_21_n_0\
    );
\N_LED[17]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[18]_i_15_n_6\,
      O => \N_LED[17]_i_22_n_0\
    );
\N_LED[17]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[18]_i_15_n_7\,
      O => \N_LED[17]_i_23_n_0\
    );
\N_LED[17]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[18]_i_20_n_4\,
      O => \N_LED[17]_i_24_n_0\
    );
\N_LED[17]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[18]_i_20_n_5\,
      O => \N_LED[17]_i_26_n_0\
    );
\N_LED[17]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[18]_i_20_n_6\,
      O => \N_LED[17]_i_27_n_0\
    );
\N_LED[17]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[18]_i_20_n_7\,
      O => \N_LED[17]_i_28_n_0\
    );
\N_LED[17]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[18]_i_25_n_4\,
      O => \N_LED[17]_i_29_n_0\
    );
\N_LED[17]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[18]_i_25_n_5\,
      O => \N_LED[17]_i_31_n_0\
    );
\N_LED[17]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[18]_i_25_n_6\,
      O => \N_LED[17]_i_32_n_0\
    );
\N_LED[17]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[18]_i_25_n_7\,
      O => \N_LED[17]_i_33_n_0\
    );
\N_LED[17]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[18]_i_30_n_4\,
      O => \N_LED[17]_i_34_n_0\
    );
\N_LED[17]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[18]_i_30_n_5\,
      O => \N_LED[17]_i_36_n_0\
    );
\N_LED[17]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[18]_i_30_n_6\,
      O => \N_LED[17]_i_37_n_0\
    );
\N_LED[17]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[18]_i_30_n_7\,
      O => \N_LED[17]_i_38_n_0\
    );
\N_LED[17]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[18]_i_35_n_4\,
      O => \N_LED[17]_i_39_n_0\
    );
\N_LED[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => \N_LED_reg[18]_i_3_n_4\,
      O => \N_LED[17]_i_4_n_0\
    );
\N_LED[17]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(17),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(17),
      O => \N_LED[17]_i_40_n_0\
    );
\N_LED[17]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[18]_i_35_n_5\,
      O => \N_LED[17]_i_41_n_0\
    );
\N_LED[17]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[18]_i_35_n_6\,
      O => \N_LED[17]_i_42_n_0\
    );
\N_LED[17]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => VAL(0),
      I2 => N_LED31_in(17),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(17),
      O => \N_LED[17]_i_43_n_0\
    );
\N_LED[17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => \^o\(0),
      I2 => \N_LED_reg[18]_i_3_n_5\,
      O => \N_LED[17]_i_6_n_0\
    );
\N_LED[17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[18]_i_3_n_6\,
      O => \N_LED[17]_i_7_n_0\
    );
\N_LED[17]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[18]_i_3_n_7\,
      O => \N_LED[17]_i_8_n_0\
    );
\N_LED[17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(17),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[18]_i_5_n_4\,
      O => \N_LED[17]_i_9_n_0\
    );
\N_LED[18]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[19]_i_5_n_5\,
      O => \N_LED[18]_i_11_n_0\
    );
\N_LED[18]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[19]_i_5_n_6\,
      O => \N_LED[18]_i_12_n_0\
    );
\N_LED[18]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[19]_i_5_n_7\,
      O => \N_LED[18]_i_13_n_0\
    );
\N_LED[18]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[19]_i_10_n_4\,
      O => \N_LED[18]_i_14_n_0\
    );
\N_LED[18]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[19]_i_10_n_5\,
      O => \N_LED[18]_i_16_n_0\
    );
\N_LED[18]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[19]_i_10_n_6\,
      O => \N_LED[18]_i_17_n_0\
    );
\N_LED[18]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[19]_i_10_n_7\,
      O => \N_LED[18]_i_18_n_0\
    );
\N_LED[18]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[19]_i_15_n_4\,
      O => \N_LED[18]_i_19_n_0\
    );
\N_LED[18]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[19]_i_15_n_5\,
      O => \N_LED[18]_i_21_n_0\
    );
\N_LED[18]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[19]_i_15_n_6\,
      O => \N_LED[18]_i_22_n_0\
    );
\N_LED[18]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[19]_i_15_n_7\,
      O => \N_LED[18]_i_23_n_0\
    );
\N_LED[18]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[19]_i_20_n_4\,
      O => \N_LED[18]_i_24_n_0\
    );
\N_LED[18]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[19]_i_20_n_5\,
      O => \N_LED[18]_i_26_n_0\
    );
\N_LED[18]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[19]_i_20_n_6\,
      O => \N_LED[18]_i_27_n_0\
    );
\N_LED[18]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[19]_i_20_n_7\,
      O => \N_LED[18]_i_28_n_0\
    );
\N_LED[18]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[19]_i_25_n_4\,
      O => \N_LED[18]_i_29_n_0\
    );
\N_LED[18]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[19]_i_25_n_5\,
      O => \N_LED[18]_i_31_n_0\
    );
\N_LED[18]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[19]_i_25_n_6\,
      O => \N_LED[18]_i_32_n_0\
    );
\N_LED[18]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[19]_i_25_n_7\,
      O => \N_LED[18]_i_33_n_0\
    );
\N_LED[18]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[19]_i_30_n_4\,
      O => \N_LED[18]_i_34_n_0\
    );
\N_LED[18]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[19]_i_30_n_5\,
      O => \N_LED[18]_i_36_n_0\
    );
\N_LED[18]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[19]_i_30_n_6\,
      O => \N_LED[18]_i_37_n_0\
    );
\N_LED[18]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[19]_i_30_n_7\,
      O => \N_LED[18]_i_38_n_0\
    );
\N_LED[18]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[19]_i_35_n_4\,
      O => \N_LED[18]_i_39_n_0\
    );
\N_LED[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => \N_LED_reg[19]_i_3_n_4\,
      O => \N_LED[18]_i_4_n_0\
    );
\N_LED[18]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(18),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(18),
      O => \N_LED[18]_i_40_n_0\
    );
\N_LED[18]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[19]_i_35_n_5\,
      O => \N_LED[18]_i_41_n_0\
    );
\N_LED[18]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[19]_i_35_n_6\,
      O => \N_LED[18]_i_42_n_0\
    );
\N_LED[18]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => VAL(0),
      I2 => N_LED31_in(18),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(18),
      O => \N_LED[18]_i_43_n_0\
    );
\N_LED[18]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(18),
      O => \N_LED[18]_i_45_n_0\
    );
\N_LED[18]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(17),
      O => \N_LED[18]_i_46_n_0\
    );
\N_LED[18]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(16),
      O => \N_LED[18]_i_47_n_0\
    );
\N_LED[18]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(15),
      O => \N_LED[18]_i_48_n_0\
    );
\N_LED[18]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => \^o\(0),
      I2 => \N_LED_reg[19]_i_3_n_5\,
      O => \N_LED[18]_i_6_n_0\
    );
\N_LED[18]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[19]_i_3_n_6\,
      O => \N_LED[18]_i_7_n_0\
    );
\N_LED[18]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[19]_i_3_n_7\,
      O => \N_LED[18]_i_8_n_0\
    );
\N_LED[18]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(18),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[19]_i_5_n_4\,
      O => \N_LED[18]_i_9_n_0\
    );
\N_LED[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[20]_i_10_n_5\,
      O => \N_LED[19]_i_11_n_0\
    );
\N_LED[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[20]_i_10_n_6\,
      O => \N_LED[19]_i_12_n_0\
    );
\N_LED[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[20]_i_10_n_7\,
      O => \N_LED[19]_i_13_n_0\
    );
\N_LED[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[20]_i_15_n_4\,
      O => \N_LED[19]_i_14_n_0\
    );
\N_LED[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[20]_i_15_n_5\,
      O => \N_LED[19]_i_16_n_0\
    );
\N_LED[19]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[20]_i_15_n_6\,
      O => \N_LED[19]_i_17_n_0\
    );
\N_LED[19]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[20]_i_15_n_7\,
      O => \N_LED[19]_i_18_n_0\
    );
\N_LED[19]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[20]_i_20_n_4\,
      O => \N_LED[19]_i_19_n_0\
    );
\N_LED[19]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[20]_i_20_n_5\,
      O => \N_LED[19]_i_21_n_0\
    );
\N_LED[19]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[20]_i_20_n_6\,
      O => \N_LED[19]_i_22_n_0\
    );
\N_LED[19]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[20]_i_20_n_7\,
      O => \N_LED[19]_i_23_n_0\
    );
\N_LED[19]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[20]_i_25_n_4\,
      O => \N_LED[19]_i_24_n_0\
    );
\N_LED[19]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[20]_i_25_n_5\,
      O => \N_LED[19]_i_26_n_0\
    );
\N_LED[19]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[20]_i_25_n_6\,
      O => \N_LED[19]_i_27_n_0\
    );
\N_LED[19]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[20]_i_25_n_7\,
      O => \N_LED[19]_i_28_n_0\
    );
\N_LED[19]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[20]_i_30_n_4\,
      O => \N_LED[19]_i_29_n_0\
    );
\N_LED[19]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[20]_i_30_n_5\,
      O => \N_LED[19]_i_31_n_0\
    );
\N_LED[19]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[20]_i_30_n_6\,
      O => \N_LED[19]_i_32_n_0\
    );
\N_LED[19]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[20]_i_30_n_7\,
      O => \N_LED[19]_i_33_n_0\
    );
\N_LED[19]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[20]_i_35_n_4\,
      O => \N_LED[19]_i_34_n_0\
    );
\N_LED[19]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[20]_i_35_n_5\,
      O => \N_LED[19]_i_36_n_0\
    );
\N_LED[19]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[20]_i_35_n_6\,
      O => \N_LED[19]_i_37_n_0\
    );
\N_LED[19]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[20]_i_35_n_7\,
      O => \N_LED[19]_i_38_n_0\
    );
\N_LED[19]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[20]_i_40_n_4\,
      O => \N_LED[19]_i_39_n_0\
    );
\N_LED[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => \N_LED_reg[20]_i_8_n_4\,
      O => \N_LED[19]_i_4_n_0\
    );
\N_LED[19]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(19),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(19),
      O => \N_LED[19]_i_40_n_0\
    );
\N_LED[19]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[20]_i_40_n_5\,
      O => \N_LED[19]_i_41_n_0\
    );
\N_LED[19]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[20]_i_40_n_6\,
      O => \N_LED[19]_i_42_n_0\
    );
\N_LED[19]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => VAL(0),
      I2 => N_LED31_in(19),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(19),
      O => \N_LED[19]_i_43_n_0\
    );
\N_LED[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => \^o\(0),
      I2 => \N_LED_reg[20]_i_8_n_5\,
      O => \N_LED[19]_i_6_n_0\
    );
\N_LED[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[20]_i_8_n_6\,
      O => \N_LED[19]_i_7_n_0\
    );
\N_LED[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[20]_i_8_n_7\,
      O => \N_LED[19]_i_8_n_0\
    );
\N_LED[19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(19),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[20]_i_10_n_4\,
      O => \N_LED[19]_i_9_n_0\
    );
\N_LED[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[2]_i_5_n_5\,
      O => \N_LED[1]_i_11_n_0\
    );
\N_LED[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[2]_i_5_n_6\,
      O => \N_LED[1]_i_12_n_0\
    );
\N_LED[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[2]_i_5_n_7\,
      O => \N_LED[1]_i_13_n_0\
    );
\N_LED[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[2]_i_10_n_4\,
      O => \N_LED[1]_i_14_n_0\
    );
\N_LED[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[2]_i_10_n_5\,
      O => \N_LED[1]_i_16_n_0\
    );
\N_LED[1]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[2]_i_10_n_6\,
      O => \N_LED[1]_i_17_n_0\
    );
\N_LED[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[2]_i_10_n_7\,
      O => \N_LED[1]_i_18_n_0\
    );
\N_LED[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[2]_i_15_n_4\,
      O => \N_LED[1]_i_19_n_0\
    );
\N_LED[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[2]_i_15_n_5\,
      O => \N_LED[1]_i_21_n_0\
    );
\N_LED[1]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[2]_i_15_n_6\,
      O => \N_LED[1]_i_22_n_0\
    );
\N_LED[1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[2]_i_15_n_7\,
      O => \N_LED[1]_i_23_n_0\
    );
\N_LED[1]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[2]_i_20_n_4\,
      O => \N_LED[1]_i_24_n_0\
    );
\N_LED[1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[2]_i_20_n_5\,
      O => \N_LED[1]_i_26_n_0\
    );
\N_LED[1]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[2]_i_20_n_6\,
      O => \N_LED[1]_i_27_n_0\
    );
\N_LED[1]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[2]_i_20_n_7\,
      O => \N_LED[1]_i_28_n_0\
    );
\N_LED[1]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[2]_i_25_n_4\,
      O => \N_LED[1]_i_29_n_0\
    );
\N_LED[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[2]_i_25_n_5\,
      O => \N_LED[1]_i_31_n_0\
    );
\N_LED[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[2]_i_25_n_6\,
      O => \N_LED[1]_i_32_n_0\
    );
\N_LED[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[2]_i_25_n_7\,
      O => \N_LED[1]_i_33_n_0\
    );
\N_LED[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[2]_i_30_n_4\,
      O => \N_LED[1]_i_34_n_0\
    );
\N_LED[1]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[2]_i_30_n_5\,
      O => \N_LED[1]_i_36_n_0\
    );
\N_LED[1]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[2]_i_30_n_6\,
      O => \N_LED[1]_i_37_n_0\
    );
\N_LED[1]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[2]_i_30_n_7\,
      O => \N_LED[1]_i_38_n_0\
    );
\N_LED[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[2]_i_35_n_4\,
      O => \N_LED[1]_i_39_n_0\
    );
\N_LED[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => \N_LED_reg[2]_i_3_n_4\,
      O => \N_LED[1]_i_4_n_0\
    );
\N_LED[1]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => VAL(0),
      I1 => \^n_led10_in\(1),
      O => \N_LED[1]_i_40_n_0\
    );
\N_LED[1]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[2]_i_35_n_5\,
      O => \N_LED[1]_i_41_n_0\
    );
\N_LED[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[2]_i_35_n_6\,
      O => \N_LED[1]_i_42_n_0\
    );
\N_LED[1]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => VAL(0),
      I1 => \^n_led10_in\(1),
      O => \N_LED[1]_i_43_n_0\
    );
\N_LED[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => \^o\(0),
      I2 => \N_LED_reg[2]_i_3_n_5\,
      O => \N_LED[1]_i_6_n_0\
    );
\N_LED[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[2]_i_3_n_6\,
      O => \N_LED[1]_i_7_n_0\
    );
\N_LED[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[2]_i_3_n_7\,
      O => \N_LED[1]_i_8_n_0\
    );
\N_LED[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(1),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[2]_i_5_n_4\,
      O => \N_LED[1]_i_9_n_0\
    );
\N_LED[20]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => \^o\(0),
      I2 => \N_LED_reg[21]_i_3_n_5\,
      O => \N_LED[20]_i_11_n_0\
    );
\N_LED[20]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[21]_i_3_n_6\,
      O => \N_LED[20]_i_12_n_0\
    );
\N_LED[20]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[21]_i_3_n_7\,
      O => \N_LED[20]_i_13_n_0\
    );
\N_LED[20]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[21]_i_5_n_4\,
      O => \N_LED[20]_i_14_n_0\
    );
\N_LED[20]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[21]_i_5_n_5\,
      O => \N_LED[20]_i_16_n_0\
    );
\N_LED[20]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[21]_i_5_n_6\,
      O => \N_LED[20]_i_17_n_0\
    );
\N_LED[20]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[21]_i_5_n_7\,
      O => \N_LED[20]_i_18_n_0\
    );
\N_LED[20]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[21]_i_10_n_4\,
      O => \N_LED[20]_i_19_n_0\
    );
\N_LED[20]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[21]_i_10_n_5\,
      O => \N_LED[20]_i_21_n_0\
    );
\N_LED[20]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[21]_i_10_n_6\,
      O => \N_LED[20]_i_22_n_0\
    );
\N_LED[20]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[21]_i_10_n_7\,
      O => \N_LED[20]_i_23_n_0\
    );
\N_LED[20]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[21]_i_15_n_4\,
      O => \N_LED[20]_i_24_n_0\
    );
\N_LED[20]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[21]_i_15_n_5\,
      O => \N_LED[20]_i_26_n_0\
    );
\N_LED[20]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[21]_i_15_n_6\,
      O => \N_LED[20]_i_27_n_0\
    );
\N_LED[20]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[21]_i_15_n_7\,
      O => \N_LED[20]_i_28_n_0\
    );
\N_LED[20]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[21]_i_20_n_4\,
      O => \N_LED[20]_i_29_n_0\
    );
\N_LED[20]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[21]_i_20_n_5\,
      O => \N_LED[20]_i_31_n_0\
    );
\N_LED[20]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[21]_i_20_n_6\,
      O => \N_LED[20]_i_32_n_0\
    );
\N_LED[20]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[21]_i_20_n_7\,
      O => \N_LED[20]_i_33_n_0\
    );
\N_LED[20]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[21]_i_25_n_4\,
      O => \N_LED[20]_i_34_n_0\
    );
\N_LED[20]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[21]_i_25_n_5\,
      O => \N_LED[20]_i_36_n_0\
    );
\N_LED[20]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[21]_i_25_n_6\,
      O => \N_LED[20]_i_37_n_0\
    );
\N_LED[20]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[21]_i_25_n_7\,
      O => \N_LED[20]_i_38_n_0\
    );
\N_LED[20]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[21]_i_30_n_4\,
      O => \N_LED[20]_i_39_n_0\
    );
\N_LED[20]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[21]_i_30_n_5\,
      O => \N_LED[20]_i_41_n_0\
    );
\N_LED[20]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[21]_i_30_n_6\,
      O => \N_LED[20]_i_42_n_0\
    );
\N_LED[20]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[21]_i_30_n_7\,
      O => \N_LED[20]_i_43_n_0\
    );
\N_LED[20]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[21]_i_35_n_4\,
      O => \N_LED[20]_i_44_n_0\
    );
\N_LED[20]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(20),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(20),
      O => \N_LED[20]_i_45_n_0\
    );
\N_LED[20]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[21]_i_35_n_5\,
      O => \N_LED[20]_i_46_n_0\
    );
\N_LED[20]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[21]_i_35_n_6\,
      O => \N_LED[20]_i_47_n_0\
    );
\N_LED[20]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => VAL(0),
      I2 => N_LED31_in(20),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(20),
      O => \N_LED[20]_i_48_n_0\
    );
\N_LED[20]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(20),
      I1 => \N_LED_reg[21]_i_3_n_4\,
      O => \N_LED[20]_i_9_n_0\
    );
\N_LED[21]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[22]_i_5_n_5\,
      O => \N_LED[21]_i_11_n_0\
    );
\N_LED[21]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[22]_i_5_n_6\,
      O => \N_LED[21]_i_12_n_0\
    );
\N_LED[21]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[22]_i_5_n_7\,
      O => \N_LED[21]_i_13_n_0\
    );
\N_LED[21]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[22]_i_10_n_4\,
      O => \N_LED[21]_i_14_n_0\
    );
\N_LED[21]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[22]_i_10_n_5\,
      O => \N_LED[21]_i_16_n_0\
    );
\N_LED[21]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[22]_i_10_n_6\,
      O => \N_LED[21]_i_17_n_0\
    );
\N_LED[21]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[22]_i_10_n_7\,
      O => \N_LED[21]_i_18_n_0\
    );
\N_LED[21]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[22]_i_15_n_4\,
      O => \N_LED[21]_i_19_n_0\
    );
\N_LED[21]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[22]_i_15_n_5\,
      O => \N_LED[21]_i_21_n_0\
    );
\N_LED[21]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[22]_i_15_n_6\,
      O => \N_LED[21]_i_22_n_0\
    );
\N_LED[21]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[22]_i_15_n_7\,
      O => \N_LED[21]_i_23_n_0\
    );
\N_LED[21]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[22]_i_20_n_4\,
      O => \N_LED[21]_i_24_n_0\
    );
\N_LED[21]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[22]_i_20_n_5\,
      O => \N_LED[21]_i_26_n_0\
    );
\N_LED[21]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[22]_i_20_n_6\,
      O => \N_LED[21]_i_27_n_0\
    );
\N_LED[21]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[22]_i_20_n_7\,
      O => \N_LED[21]_i_28_n_0\
    );
\N_LED[21]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[22]_i_25_n_4\,
      O => \N_LED[21]_i_29_n_0\
    );
\N_LED[21]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[22]_i_25_n_5\,
      O => \N_LED[21]_i_31_n_0\
    );
\N_LED[21]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[22]_i_25_n_6\,
      O => \N_LED[21]_i_32_n_0\
    );
\N_LED[21]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[22]_i_25_n_7\,
      O => \N_LED[21]_i_33_n_0\
    );
\N_LED[21]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[22]_i_30_n_4\,
      O => \N_LED[21]_i_34_n_0\
    );
\N_LED[21]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[22]_i_30_n_5\,
      O => \N_LED[21]_i_36_n_0\
    );
\N_LED[21]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[22]_i_30_n_6\,
      O => \N_LED[21]_i_37_n_0\
    );
\N_LED[21]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[22]_i_30_n_7\,
      O => \N_LED[21]_i_38_n_0\
    );
\N_LED[21]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[22]_i_35_n_4\,
      O => \N_LED[21]_i_39_n_0\
    );
\N_LED[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => \N_LED_reg[22]_i_3_n_4\,
      O => \N_LED[21]_i_4_n_0\
    );
\N_LED[21]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(21),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(21),
      O => \N_LED[21]_i_40_n_0\
    );
\N_LED[21]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[22]_i_35_n_5\,
      O => \N_LED[21]_i_41_n_0\
    );
\N_LED[21]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[22]_i_35_n_6\,
      O => \N_LED[21]_i_42_n_0\
    );
\N_LED[21]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => VAL(0),
      I2 => N_LED31_in(21),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(21),
      O => \N_LED[21]_i_43_n_0\
    );
\N_LED[21]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => \^o\(0),
      I2 => \N_LED_reg[22]_i_3_n_5\,
      O => \N_LED[21]_i_6_n_0\
    );
\N_LED[21]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[22]_i_3_n_6\,
      O => \N_LED[21]_i_7_n_0\
    );
\N_LED[21]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[22]_i_3_n_7\,
      O => \N_LED[21]_i_8_n_0\
    );
\N_LED[21]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(21),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[22]_i_5_n_4\,
      O => \N_LED[21]_i_9_n_0\
    );
\N_LED[22]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[23]_i_5_n_5\,
      O => \N_LED[22]_i_11_n_0\
    );
\N_LED[22]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[23]_i_5_n_6\,
      O => \N_LED[22]_i_12_n_0\
    );
\N_LED[22]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[23]_i_5_n_7\,
      O => \N_LED[22]_i_13_n_0\
    );
\N_LED[22]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[23]_i_10_n_4\,
      O => \N_LED[22]_i_14_n_0\
    );
\N_LED[22]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[23]_i_10_n_5\,
      O => \N_LED[22]_i_16_n_0\
    );
\N_LED[22]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[23]_i_10_n_6\,
      O => \N_LED[22]_i_17_n_0\
    );
\N_LED[22]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[23]_i_10_n_7\,
      O => \N_LED[22]_i_18_n_0\
    );
\N_LED[22]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[23]_i_15_n_4\,
      O => \N_LED[22]_i_19_n_0\
    );
\N_LED[22]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[23]_i_15_n_5\,
      O => \N_LED[22]_i_21_n_0\
    );
\N_LED[22]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[23]_i_15_n_6\,
      O => \N_LED[22]_i_22_n_0\
    );
\N_LED[22]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[23]_i_15_n_7\,
      O => \N_LED[22]_i_23_n_0\
    );
\N_LED[22]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[23]_i_20_n_4\,
      O => \N_LED[22]_i_24_n_0\
    );
\N_LED[22]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[23]_i_20_n_5\,
      O => \N_LED[22]_i_26_n_0\
    );
\N_LED[22]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[23]_i_20_n_6\,
      O => \N_LED[22]_i_27_n_0\
    );
\N_LED[22]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[23]_i_20_n_7\,
      O => \N_LED[22]_i_28_n_0\
    );
\N_LED[22]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[23]_i_25_n_4\,
      O => \N_LED[22]_i_29_n_0\
    );
\N_LED[22]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[23]_i_25_n_5\,
      O => \N_LED[22]_i_31_n_0\
    );
\N_LED[22]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[23]_i_25_n_6\,
      O => \N_LED[22]_i_32_n_0\
    );
\N_LED[22]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[23]_i_25_n_7\,
      O => \N_LED[22]_i_33_n_0\
    );
\N_LED[22]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[23]_i_30_n_4\,
      O => \N_LED[22]_i_34_n_0\
    );
\N_LED[22]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[23]_i_30_n_5\,
      O => \N_LED[22]_i_36_n_0\
    );
\N_LED[22]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[23]_i_30_n_6\,
      O => \N_LED[22]_i_37_n_0\
    );
\N_LED[22]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[23]_i_30_n_7\,
      O => \N_LED[22]_i_38_n_0\
    );
\N_LED[22]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[23]_i_35_n_4\,
      O => \N_LED[22]_i_39_n_0\
    );
\N_LED[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => \N_LED_reg[23]_i_3_n_4\,
      O => \N_LED[22]_i_4_n_0\
    );
\N_LED[22]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(22),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(22),
      O => \N_LED[22]_i_40_n_0\
    );
\N_LED[22]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[23]_i_35_n_5\,
      O => \N_LED[22]_i_41_n_0\
    );
\N_LED[22]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[23]_i_35_n_6\,
      O => \N_LED[22]_i_42_n_0\
    );
\N_LED[22]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => VAL(0),
      I2 => N_LED31_in(22),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(22),
      O => \N_LED[22]_i_43_n_0\
    );
\N_LED[22]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(22),
      O => \N_LED[22]_i_45_n_0\
    );
\N_LED[22]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(21),
      O => \N_LED[22]_i_46_n_0\
    );
\N_LED[22]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(20),
      O => \N_LED[22]_i_47_n_0\
    );
\N_LED[22]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(19),
      O => \N_LED[22]_i_48_n_0\
    );
\N_LED[22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => \^o\(0),
      I2 => \N_LED_reg[23]_i_3_n_5\,
      O => \N_LED[22]_i_6_n_0\
    );
\N_LED[22]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[23]_i_3_n_6\,
      O => \N_LED[22]_i_7_n_0\
    );
\N_LED[22]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[23]_i_3_n_7\,
      O => \N_LED[22]_i_8_n_0\
    );
\N_LED[22]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(22),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[23]_i_5_n_4\,
      O => \N_LED[22]_i_9_n_0\
    );
\N_LED[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[24]_i_10_n_5\,
      O => \N_LED[23]_i_11_n_0\
    );
\N_LED[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[24]_i_10_n_6\,
      O => \N_LED[23]_i_12_n_0\
    );
\N_LED[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[24]_i_10_n_7\,
      O => \N_LED[23]_i_13_n_0\
    );
\N_LED[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[24]_i_15_n_4\,
      O => \N_LED[23]_i_14_n_0\
    );
\N_LED[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[24]_i_15_n_5\,
      O => \N_LED[23]_i_16_n_0\
    );
\N_LED[23]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[24]_i_15_n_6\,
      O => \N_LED[23]_i_17_n_0\
    );
\N_LED[23]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[24]_i_15_n_7\,
      O => \N_LED[23]_i_18_n_0\
    );
\N_LED[23]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[24]_i_20_n_4\,
      O => \N_LED[23]_i_19_n_0\
    );
\N_LED[23]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[24]_i_20_n_5\,
      O => \N_LED[23]_i_21_n_0\
    );
\N_LED[23]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[24]_i_20_n_6\,
      O => \N_LED[23]_i_22_n_0\
    );
\N_LED[23]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[24]_i_20_n_7\,
      O => \N_LED[23]_i_23_n_0\
    );
\N_LED[23]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[24]_i_25_n_4\,
      O => \N_LED[23]_i_24_n_0\
    );
\N_LED[23]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[24]_i_25_n_5\,
      O => \N_LED[23]_i_26_n_0\
    );
\N_LED[23]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[24]_i_25_n_6\,
      O => \N_LED[23]_i_27_n_0\
    );
\N_LED[23]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[24]_i_25_n_7\,
      O => \N_LED[23]_i_28_n_0\
    );
\N_LED[23]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[24]_i_30_n_4\,
      O => \N_LED[23]_i_29_n_0\
    );
\N_LED[23]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[24]_i_30_n_5\,
      O => \N_LED[23]_i_31_n_0\
    );
\N_LED[23]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[24]_i_30_n_6\,
      O => \N_LED[23]_i_32_n_0\
    );
\N_LED[23]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[24]_i_30_n_7\,
      O => \N_LED[23]_i_33_n_0\
    );
\N_LED[23]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[24]_i_35_n_4\,
      O => \N_LED[23]_i_34_n_0\
    );
\N_LED[23]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[24]_i_35_n_5\,
      O => \N_LED[23]_i_36_n_0\
    );
\N_LED[23]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[24]_i_35_n_6\,
      O => \N_LED[23]_i_37_n_0\
    );
\N_LED[23]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[24]_i_35_n_7\,
      O => \N_LED[23]_i_38_n_0\
    );
\N_LED[23]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[24]_i_40_n_4\,
      O => \N_LED[23]_i_39_n_0\
    );
\N_LED[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => \N_LED_reg[24]_i_8_n_4\,
      O => \N_LED[23]_i_4_n_0\
    );
\N_LED[23]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(23),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(23),
      O => \N_LED[23]_i_40_n_0\
    );
\N_LED[23]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[24]_i_40_n_5\,
      O => \N_LED[23]_i_41_n_0\
    );
\N_LED[23]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[24]_i_40_n_6\,
      O => \N_LED[23]_i_42_n_0\
    );
\N_LED[23]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => VAL(0),
      I2 => N_LED31_in(23),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(23),
      O => \N_LED[23]_i_43_n_0\
    );
\N_LED[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => \^o\(0),
      I2 => \N_LED_reg[24]_i_8_n_5\,
      O => \N_LED[23]_i_6_n_0\
    );
\N_LED[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[24]_i_8_n_6\,
      O => \N_LED[23]_i_7_n_0\
    );
\N_LED[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[24]_i_8_n_7\,
      O => \N_LED[23]_i_8_n_0\
    );
\N_LED[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(23),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[24]_i_10_n_4\,
      O => \N_LED[23]_i_9_n_0\
    );
\N_LED[24]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => \^o\(0),
      I2 => \N_LED_reg[25]_i_3_n_5\,
      O => \N_LED[24]_i_11_n_0\
    );
\N_LED[24]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[25]_i_3_n_6\,
      O => \N_LED[24]_i_12_n_0\
    );
\N_LED[24]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[25]_i_3_n_7\,
      O => \N_LED[24]_i_13_n_0\
    );
\N_LED[24]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[25]_i_5_n_4\,
      O => \N_LED[24]_i_14_n_0\
    );
\N_LED[24]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[25]_i_5_n_5\,
      O => \N_LED[24]_i_16_n_0\
    );
\N_LED[24]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[25]_i_5_n_6\,
      O => \N_LED[24]_i_17_n_0\
    );
\N_LED[24]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[25]_i_5_n_7\,
      O => \N_LED[24]_i_18_n_0\
    );
\N_LED[24]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[25]_i_10_n_4\,
      O => \N_LED[24]_i_19_n_0\
    );
\N_LED[24]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[25]_i_10_n_5\,
      O => \N_LED[24]_i_21_n_0\
    );
\N_LED[24]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[25]_i_10_n_6\,
      O => \N_LED[24]_i_22_n_0\
    );
\N_LED[24]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[25]_i_10_n_7\,
      O => \N_LED[24]_i_23_n_0\
    );
\N_LED[24]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[25]_i_15_n_4\,
      O => \N_LED[24]_i_24_n_0\
    );
\N_LED[24]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[25]_i_15_n_5\,
      O => \N_LED[24]_i_26_n_0\
    );
\N_LED[24]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[25]_i_15_n_6\,
      O => \N_LED[24]_i_27_n_0\
    );
\N_LED[24]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[25]_i_15_n_7\,
      O => \N_LED[24]_i_28_n_0\
    );
\N_LED[24]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[25]_i_20_n_4\,
      O => \N_LED[24]_i_29_n_0\
    );
\N_LED[24]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[25]_i_20_n_5\,
      O => \N_LED[24]_i_31_n_0\
    );
\N_LED[24]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[25]_i_20_n_6\,
      O => \N_LED[24]_i_32_n_0\
    );
\N_LED[24]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[25]_i_20_n_7\,
      O => \N_LED[24]_i_33_n_0\
    );
\N_LED[24]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[25]_i_25_n_4\,
      O => \N_LED[24]_i_34_n_0\
    );
\N_LED[24]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[25]_i_25_n_5\,
      O => \N_LED[24]_i_36_n_0\
    );
\N_LED[24]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[25]_i_25_n_6\,
      O => \N_LED[24]_i_37_n_0\
    );
\N_LED[24]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[25]_i_25_n_7\,
      O => \N_LED[24]_i_38_n_0\
    );
\N_LED[24]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[25]_i_30_n_4\,
      O => \N_LED[24]_i_39_n_0\
    );
\N_LED[24]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[25]_i_30_n_5\,
      O => \N_LED[24]_i_41_n_0\
    );
\N_LED[24]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[25]_i_30_n_6\,
      O => \N_LED[24]_i_42_n_0\
    );
\N_LED[24]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[25]_i_30_n_7\,
      O => \N_LED[24]_i_43_n_0\
    );
\N_LED[24]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[25]_i_35_n_4\,
      O => \N_LED[24]_i_44_n_0\
    );
\N_LED[24]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(24),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(24),
      O => \N_LED[24]_i_45_n_0\
    );
\N_LED[24]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[25]_i_35_n_5\,
      O => \N_LED[24]_i_46_n_0\
    );
\N_LED[24]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[25]_i_35_n_6\,
      O => \N_LED[24]_i_47_n_0\
    );
\N_LED[24]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => VAL(0),
      I2 => N_LED31_in(24),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(24),
      O => \N_LED[24]_i_48_n_0\
    );
\N_LED[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(24),
      I1 => \N_LED_reg[25]_i_3_n_4\,
      O => \N_LED[24]_i_9_n_0\
    );
\N_LED[25]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[26]_i_5_n_5\,
      O => \N_LED[25]_i_11_n_0\
    );
\N_LED[25]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[26]_i_5_n_6\,
      O => \N_LED[25]_i_12_n_0\
    );
\N_LED[25]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[26]_i_5_n_7\,
      O => \N_LED[25]_i_13_n_0\
    );
\N_LED[25]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[26]_i_10_n_4\,
      O => \N_LED[25]_i_14_n_0\
    );
\N_LED[25]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[26]_i_10_n_5\,
      O => \N_LED[25]_i_16_n_0\
    );
\N_LED[25]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[26]_i_10_n_6\,
      O => \N_LED[25]_i_17_n_0\
    );
\N_LED[25]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[26]_i_10_n_7\,
      O => \N_LED[25]_i_18_n_0\
    );
\N_LED[25]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[26]_i_15_n_4\,
      O => \N_LED[25]_i_19_n_0\
    );
\N_LED[25]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[26]_i_15_n_5\,
      O => \N_LED[25]_i_21_n_0\
    );
\N_LED[25]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[26]_i_15_n_6\,
      O => \N_LED[25]_i_22_n_0\
    );
\N_LED[25]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[26]_i_15_n_7\,
      O => \N_LED[25]_i_23_n_0\
    );
\N_LED[25]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[26]_i_20_n_4\,
      O => \N_LED[25]_i_24_n_0\
    );
\N_LED[25]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[26]_i_20_n_5\,
      O => \N_LED[25]_i_26_n_0\
    );
\N_LED[25]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[26]_i_20_n_6\,
      O => \N_LED[25]_i_27_n_0\
    );
\N_LED[25]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[26]_i_20_n_7\,
      O => \N_LED[25]_i_28_n_0\
    );
\N_LED[25]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[26]_i_25_n_4\,
      O => \N_LED[25]_i_29_n_0\
    );
\N_LED[25]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[26]_i_25_n_5\,
      O => \N_LED[25]_i_31_n_0\
    );
\N_LED[25]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[26]_i_25_n_6\,
      O => \N_LED[25]_i_32_n_0\
    );
\N_LED[25]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[26]_i_25_n_7\,
      O => \N_LED[25]_i_33_n_0\
    );
\N_LED[25]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[26]_i_30_n_4\,
      O => \N_LED[25]_i_34_n_0\
    );
\N_LED[25]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[26]_i_30_n_5\,
      O => \N_LED[25]_i_36_n_0\
    );
\N_LED[25]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[26]_i_30_n_6\,
      O => \N_LED[25]_i_37_n_0\
    );
\N_LED[25]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[26]_i_30_n_7\,
      O => \N_LED[25]_i_38_n_0\
    );
\N_LED[25]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[26]_i_35_n_4\,
      O => \N_LED[25]_i_39_n_0\
    );
\N_LED[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => \N_LED_reg[26]_i_3_n_4\,
      O => \N_LED[25]_i_4_n_0\
    );
\N_LED[25]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(25),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(25),
      O => \N_LED[25]_i_40_n_0\
    );
\N_LED[25]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[26]_i_35_n_5\,
      O => \N_LED[25]_i_41_n_0\
    );
\N_LED[25]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[26]_i_35_n_6\,
      O => \N_LED[25]_i_42_n_0\
    );
\N_LED[25]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => VAL(0),
      I2 => N_LED31_in(25),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(25),
      O => \N_LED[25]_i_43_n_0\
    );
\N_LED[25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => \^o\(0),
      I2 => \N_LED_reg[26]_i_3_n_5\,
      O => \N_LED[25]_i_6_n_0\
    );
\N_LED[25]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[26]_i_3_n_6\,
      O => \N_LED[25]_i_7_n_0\
    );
\N_LED[25]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[26]_i_3_n_7\,
      O => \N_LED[25]_i_8_n_0\
    );
\N_LED[25]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(25),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[26]_i_5_n_4\,
      O => \N_LED[25]_i_9_n_0\
    );
\N_LED[26]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[27]_i_5_n_5\,
      O => \N_LED[26]_i_11_n_0\
    );
\N_LED[26]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[27]_i_5_n_6\,
      O => \N_LED[26]_i_12_n_0\
    );
\N_LED[26]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[27]_i_5_n_7\,
      O => \N_LED[26]_i_13_n_0\
    );
\N_LED[26]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[27]_i_10_n_4\,
      O => \N_LED[26]_i_14_n_0\
    );
\N_LED[26]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[27]_i_10_n_5\,
      O => \N_LED[26]_i_16_n_0\
    );
\N_LED[26]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[27]_i_10_n_6\,
      O => \N_LED[26]_i_17_n_0\
    );
\N_LED[26]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[27]_i_10_n_7\,
      O => \N_LED[26]_i_18_n_0\
    );
\N_LED[26]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[27]_i_15_n_4\,
      O => \N_LED[26]_i_19_n_0\
    );
\N_LED[26]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[27]_i_15_n_5\,
      O => \N_LED[26]_i_21_n_0\
    );
\N_LED[26]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[27]_i_15_n_6\,
      O => \N_LED[26]_i_22_n_0\
    );
\N_LED[26]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[27]_i_15_n_7\,
      O => \N_LED[26]_i_23_n_0\
    );
\N_LED[26]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[27]_i_20_n_4\,
      O => \N_LED[26]_i_24_n_0\
    );
\N_LED[26]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[27]_i_20_n_5\,
      O => \N_LED[26]_i_26_n_0\
    );
\N_LED[26]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[27]_i_20_n_6\,
      O => \N_LED[26]_i_27_n_0\
    );
\N_LED[26]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[27]_i_20_n_7\,
      O => \N_LED[26]_i_28_n_0\
    );
\N_LED[26]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[27]_i_25_n_4\,
      O => \N_LED[26]_i_29_n_0\
    );
\N_LED[26]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[27]_i_25_n_5\,
      O => \N_LED[26]_i_31_n_0\
    );
\N_LED[26]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[27]_i_25_n_6\,
      O => \N_LED[26]_i_32_n_0\
    );
\N_LED[26]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[27]_i_25_n_7\,
      O => \N_LED[26]_i_33_n_0\
    );
\N_LED[26]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[27]_i_30_n_4\,
      O => \N_LED[26]_i_34_n_0\
    );
\N_LED[26]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[27]_i_30_n_5\,
      O => \N_LED[26]_i_36_n_0\
    );
\N_LED[26]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[27]_i_30_n_6\,
      O => \N_LED[26]_i_37_n_0\
    );
\N_LED[26]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[27]_i_30_n_7\,
      O => \N_LED[26]_i_38_n_0\
    );
\N_LED[26]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[27]_i_35_n_4\,
      O => \N_LED[26]_i_39_n_0\
    );
\N_LED[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => \N_LED_reg[27]_i_3_n_4\,
      O => \N_LED[26]_i_4_n_0\
    );
\N_LED[26]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(26),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(26),
      O => \N_LED[26]_i_40_n_0\
    );
\N_LED[26]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[27]_i_35_n_5\,
      O => \N_LED[26]_i_41_n_0\
    );
\N_LED[26]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[27]_i_35_n_6\,
      O => \N_LED[26]_i_42_n_0\
    );
\N_LED[26]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => VAL(0),
      I2 => N_LED31_in(26),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(26),
      O => \N_LED[26]_i_43_n_0\
    );
\N_LED[26]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => \^o\(0),
      I2 => \N_LED_reg[27]_i_3_n_5\,
      O => \N_LED[26]_i_6_n_0\
    );
\N_LED[26]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[27]_i_3_n_6\,
      O => \N_LED[26]_i_7_n_0\
    );
\N_LED[26]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[27]_i_3_n_7\,
      O => \N_LED[26]_i_8_n_0\
    );
\N_LED[26]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(26),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[27]_i_5_n_4\,
      O => \N_LED[26]_i_9_n_0\
    );
\N_LED[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[28]_i_10_n_5\,
      O => \N_LED[27]_i_11_n_0\
    );
\N_LED[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[28]_i_10_n_6\,
      O => \N_LED[27]_i_12_n_0\
    );
\N_LED[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[28]_i_10_n_7\,
      O => \N_LED[27]_i_13_n_0\
    );
\N_LED[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[28]_i_15_n_4\,
      O => \N_LED[27]_i_14_n_0\
    );
\N_LED[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[28]_i_15_n_5\,
      O => \N_LED[27]_i_16_n_0\
    );
\N_LED[27]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[28]_i_15_n_6\,
      O => \N_LED[27]_i_17_n_0\
    );
\N_LED[27]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[28]_i_15_n_7\,
      O => \N_LED[27]_i_18_n_0\
    );
\N_LED[27]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[28]_i_20_n_4\,
      O => \N_LED[27]_i_19_n_0\
    );
\N_LED[27]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[28]_i_20_n_5\,
      O => \N_LED[27]_i_21_n_0\
    );
\N_LED[27]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[28]_i_20_n_6\,
      O => \N_LED[27]_i_22_n_0\
    );
\N_LED[27]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[28]_i_20_n_7\,
      O => \N_LED[27]_i_23_n_0\
    );
\N_LED[27]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[28]_i_25_n_4\,
      O => \N_LED[27]_i_24_n_0\
    );
\N_LED[27]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[28]_i_25_n_5\,
      O => \N_LED[27]_i_26_n_0\
    );
\N_LED[27]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[28]_i_25_n_6\,
      O => \N_LED[27]_i_27_n_0\
    );
\N_LED[27]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[28]_i_25_n_7\,
      O => \N_LED[27]_i_28_n_0\
    );
\N_LED[27]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[28]_i_30_n_4\,
      O => \N_LED[27]_i_29_n_0\
    );
\N_LED[27]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[28]_i_30_n_5\,
      O => \N_LED[27]_i_31_n_0\
    );
\N_LED[27]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[28]_i_30_n_6\,
      O => \N_LED[27]_i_32_n_0\
    );
\N_LED[27]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[28]_i_30_n_7\,
      O => \N_LED[27]_i_33_n_0\
    );
\N_LED[27]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[28]_i_35_n_4\,
      O => \N_LED[27]_i_34_n_0\
    );
\N_LED[27]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[28]_i_35_n_5\,
      O => \N_LED[27]_i_36_n_0\
    );
\N_LED[27]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[28]_i_35_n_6\,
      O => \N_LED[27]_i_37_n_0\
    );
\N_LED[27]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[28]_i_35_n_7\,
      O => \N_LED[27]_i_38_n_0\
    );
\N_LED[27]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[28]_i_40_n_4\,
      O => \N_LED[27]_i_39_n_0\
    );
\N_LED[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => \N_LED_reg[28]_i_8_n_4\,
      O => \N_LED[27]_i_4_n_0\
    );
\N_LED[27]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(27),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(27),
      O => \N_LED[27]_i_40_n_0\
    );
\N_LED[27]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[28]_i_40_n_5\,
      O => \N_LED[27]_i_41_n_0\
    );
\N_LED[27]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[28]_i_40_n_6\,
      O => \N_LED[27]_i_42_n_0\
    );
\N_LED[27]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => VAL(0),
      I2 => N_LED31_in(27),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(27),
      O => \N_LED[27]_i_43_n_0\
    );
\N_LED[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => \^o\(0),
      I2 => \N_LED_reg[28]_i_8_n_5\,
      O => \N_LED[27]_i_6_n_0\
    );
\N_LED[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[28]_i_8_n_6\,
      O => \N_LED[27]_i_7_n_0\
    );
\N_LED[27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[28]_i_8_n_7\,
      O => \N_LED[27]_i_8_n_0\
    );
\N_LED[27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(27),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[28]_i_10_n_4\,
      O => \N_LED[27]_i_9_n_0\
    );
\N_LED[28]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => \^o\(0),
      I2 => \N_LED_reg[29]_i_3_n_5\,
      O => \N_LED[28]_i_11_n_0\
    );
\N_LED[28]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[29]_i_3_n_6\,
      O => \N_LED[28]_i_12_n_0\
    );
\N_LED[28]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[29]_i_3_n_7\,
      O => \N_LED[28]_i_13_n_0\
    );
\N_LED[28]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[29]_i_5_n_4\,
      O => \N_LED[28]_i_14_n_0\
    );
\N_LED[28]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[29]_i_5_n_5\,
      O => \N_LED[28]_i_16_n_0\
    );
\N_LED[28]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[29]_i_5_n_6\,
      O => \N_LED[28]_i_17_n_0\
    );
\N_LED[28]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[29]_i_5_n_7\,
      O => \N_LED[28]_i_18_n_0\
    );
\N_LED[28]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[29]_i_10_n_4\,
      O => \N_LED[28]_i_19_n_0\
    );
\N_LED[28]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[29]_i_10_n_5\,
      O => \N_LED[28]_i_21_n_0\
    );
\N_LED[28]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[29]_i_10_n_6\,
      O => \N_LED[28]_i_22_n_0\
    );
\N_LED[28]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[29]_i_10_n_7\,
      O => \N_LED[28]_i_23_n_0\
    );
\N_LED[28]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[29]_i_15_n_4\,
      O => \N_LED[28]_i_24_n_0\
    );
\N_LED[28]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[29]_i_15_n_5\,
      O => \N_LED[28]_i_26_n_0\
    );
\N_LED[28]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[29]_i_15_n_6\,
      O => \N_LED[28]_i_27_n_0\
    );
\N_LED[28]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[29]_i_15_n_7\,
      O => \N_LED[28]_i_28_n_0\
    );
\N_LED[28]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[29]_i_20_n_4\,
      O => \N_LED[28]_i_29_n_0\
    );
\N_LED[28]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[29]_i_20_n_5\,
      O => \N_LED[28]_i_31_n_0\
    );
\N_LED[28]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[29]_i_20_n_6\,
      O => \N_LED[28]_i_32_n_0\
    );
\N_LED[28]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[29]_i_20_n_7\,
      O => \N_LED[28]_i_33_n_0\
    );
\N_LED[28]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[29]_i_25_n_4\,
      O => \N_LED[28]_i_34_n_0\
    );
\N_LED[28]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[29]_i_25_n_5\,
      O => \N_LED[28]_i_36_n_0\
    );
\N_LED[28]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[29]_i_25_n_6\,
      O => \N_LED[28]_i_37_n_0\
    );
\N_LED[28]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[29]_i_25_n_7\,
      O => \N_LED[28]_i_38_n_0\
    );
\N_LED[28]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[29]_i_30_n_4\,
      O => \N_LED[28]_i_39_n_0\
    );
\N_LED[28]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[29]_i_30_n_5\,
      O => \N_LED[28]_i_41_n_0\
    );
\N_LED[28]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[29]_i_30_n_6\,
      O => \N_LED[28]_i_42_n_0\
    );
\N_LED[28]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[29]_i_30_n_7\,
      O => \N_LED[28]_i_43_n_0\
    );
\N_LED[28]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[29]_i_35_n_4\,
      O => \N_LED[28]_i_44_n_0\
    );
\N_LED[28]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(28),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(28),
      O => \N_LED[28]_i_45_n_0\
    );
\N_LED[28]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[29]_i_35_n_5\,
      O => \N_LED[28]_i_46_n_0\
    );
\N_LED[28]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[29]_i_35_n_6\,
      O => \N_LED[28]_i_47_n_0\
    );
\N_LED[28]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => VAL(0),
      I2 => N_LED31_in(28),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(28),
      O => \N_LED[28]_i_48_n_0\
    );
\N_LED[28]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(28),
      I1 => \N_LED_reg[29]_i_3_n_4\,
      O => \N_LED[28]_i_9_n_0\
    );
\N_LED[29]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[30]_i_8_n_6\,
      O => \N_LED[29]_i_11_n_0\
    );
\N_LED[29]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[30]_i_8_n_7\,
      O => \N_LED[29]_i_12_n_0\
    );
\N_LED[29]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[30]_i_14_n_4\,
      O => \N_LED[29]_i_13_n_0\
    );
\N_LED[29]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[30]_i_14_n_5\,
      O => \N_LED[29]_i_14_n_0\
    );
\N_LED[29]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[30]_i_14_n_6\,
      O => \N_LED[29]_i_16_n_0\
    );
\N_LED[29]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[30]_i_14_n_7\,
      O => \N_LED[29]_i_17_n_0\
    );
\N_LED[29]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[30]_i_24_n_4\,
      O => \N_LED[29]_i_18_n_0\
    );
\N_LED[29]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[30]_i_24_n_5\,
      O => \N_LED[29]_i_19_n_0\
    );
\N_LED[29]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[30]_i_24_n_6\,
      O => \N_LED[29]_i_21_n_0\
    );
\N_LED[29]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[30]_i_24_n_7\,
      O => \N_LED[29]_i_22_n_0\
    );
\N_LED[29]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[30]_i_34_n_4\,
      O => \N_LED[29]_i_23_n_0\
    );
\N_LED[29]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[30]_i_34_n_5\,
      O => \N_LED[29]_i_24_n_0\
    );
\N_LED[29]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[30]_i_34_n_6\,
      O => \N_LED[29]_i_26_n_0\
    );
\N_LED[29]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[30]_i_34_n_7\,
      O => \N_LED[29]_i_27_n_0\
    );
\N_LED[29]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[30]_i_44_n_4\,
      O => \N_LED[29]_i_28_n_0\
    );
\N_LED[29]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[30]_i_44_n_5\,
      O => \N_LED[29]_i_29_n_0\
    );
\N_LED[29]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[30]_i_44_n_6\,
      O => \N_LED[29]_i_31_n_0\
    );
\N_LED[29]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[30]_i_44_n_7\,
      O => \N_LED[29]_i_32_n_0\
    );
\N_LED[29]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[30]_i_54_n_4\,
      O => \N_LED[29]_i_33_n_0\
    );
\N_LED[29]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[30]_i_54_n_5\,
      O => \N_LED[29]_i_34_n_0\
    );
\N_LED[29]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[30]_i_54_n_6\,
      O => \N_LED[29]_i_36_n_0\
    );
\N_LED[29]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[30]_i_54_n_7\,
      O => \N_LED[29]_i_37_n_0\
    );
\N_LED[29]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[30]_i_64_n_4\,
      O => \N_LED[29]_i_38_n_0\
    );
\N_LED[29]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[30]_i_64_n_5\,
      O => \N_LED[29]_i_39_n_0\
    );
\N_LED[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => \N_LED_reg[30]_i_4_n_5\,
      O => \N_LED[29]_i_4_n_0\
    );
\N_LED[29]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(29),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(29),
      O => \N_LED[29]_i_40_n_0\
    );
\N_LED[29]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[30]_i_64_n_6\,
      O => \N_LED[29]_i_41_n_0\
    );
\N_LED[29]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[30]_i_64_n_7\,
      O => \N_LED[29]_i_42_n_0\
    );
\N_LED[29]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => VAL(0),
      I2 => N_LED31_in(29),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(29),
      O => \N_LED[29]_i_43_n_0\
    );
\N_LED[29]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => \^o\(0),
      I2 => \N_LED_reg[30]_i_4_n_6\,
      O => \N_LED[29]_i_6_n_0\
    );
\N_LED[29]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[30]_i_4_n_7\,
      O => \N_LED[29]_i_7_n_0\
    );
\N_LED[29]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[30]_i_8_n_4\,
      O => \N_LED[29]_i_8_n_0\
    );
\N_LED[29]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(29),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[30]_i_8_n_5\,
      O => \N_LED[29]_i_9_n_0\
    );
\N_LED[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[3]_i_5_n_5\,
      O => \N_LED[2]_i_11_n_0\
    );
\N_LED[2]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[3]_i_5_n_6\,
      O => \N_LED[2]_i_12_n_0\
    );
\N_LED[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[3]_i_5_n_7\,
      O => \N_LED[2]_i_13_n_0\
    );
\N_LED[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[3]_i_10_n_4\,
      O => \N_LED[2]_i_14_n_0\
    );
\N_LED[2]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[3]_i_10_n_5\,
      O => \N_LED[2]_i_16_n_0\
    );
\N_LED[2]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[3]_i_10_n_6\,
      O => \N_LED[2]_i_17_n_0\
    );
\N_LED[2]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[3]_i_10_n_7\,
      O => \N_LED[2]_i_18_n_0\
    );
\N_LED[2]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[3]_i_15_n_4\,
      O => \N_LED[2]_i_19_n_0\
    );
\N_LED[2]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[3]_i_15_n_5\,
      O => \N_LED[2]_i_21_n_0\
    );
\N_LED[2]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[3]_i_15_n_6\,
      O => \N_LED[2]_i_22_n_0\
    );
\N_LED[2]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[3]_i_15_n_7\,
      O => \N_LED[2]_i_23_n_0\
    );
\N_LED[2]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[3]_i_20_n_4\,
      O => \N_LED[2]_i_24_n_0\
    );
\N_LED[2]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[3]_i_20_n_5\,
      O => \N_LED[2]_i_26_n_0\
    );
\N_LED[2]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[3]_i_20_n_6\,
      O => \N_LED[2]_i_27_n_0\
    );
\N_LED[2]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[3]_i_20_n_7\,
      O => \N_LED[2]_i_28_n_0\
    );
\N_LED[2]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[3]_i_25_n_4\,
      O => \N_LED[2]_i_29_n_0\
    );
\N_LED[2]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[3]_i_25_n_5\,
      O => \N_LED[2]_i_31_n_0\
    );
\N_LED[2]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[3]_i_25_n_6\,
      O => \N_LED[2]_i_32_n_0\
    );
\N_LED[2]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[3]_i_25_n_7\,
      O => \N_LED[2]_i_33_n_0\
    );
\N_LED[2]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[3]_i_30_n_4\,
      O => \N_LED[2]_i_34_n_0\
    );
\N_LED[2]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[3]_i_30_n_5\,
      O => \N_LED[2]_i_36_n_0\
    );
\N_LED[2]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[3]_i_30_n_6\,
      O => \N_LED[2]_i_37_n_0\
    );
\N_LED[2]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[3]_i_30_n_7\,
      O => \N_LED[2]_i_38_n_0\
    );
\N_LED[2]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[3]_i_35_n_4\,
      O => \N_LED[2]_i_39_n_0\
    );
\N_LED[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => \N_LED_reg[3]_i_3_n_4\,
      O => \N_LED[2]_i_4_n_0\
    );
\N_LED[2]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => VAL(0),
      I1 => \^n_led10_in\(2),
      O => \N_LED[2]_i_40_n_0\
    );
\N_LED[2]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[3]_i_35_n_5\,
      O => \N_LED[2]_i_41_n_0\
    );
\N_LED[2]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[3]_i_35_n_6\,
      O => \N_LED[2]_i_42_n_0\
    );
\N_LED[2]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => VAL(0),
      I1 => \^n_led10_in\(2),
      O => \N_LED[2]_i_43_n_0\
    );
\N_LED[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => \^o\(0),
      I2 => \N_LED_reg[3]_i_3_n_5\,
      O => \N_LED[2]_i_6_n_0\
    );
\N_LED[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[3]_i_3_n_6\,
      O => \N_LED[2]_i_7_n_0\
    );
\N_LED[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[3]_i_3_n_7\,
      O => \N_LED[2]_i_8_n_0\
    );
\N_LED[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(2),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[3]_i_5_n_4\,
      O => \N_LED[2]_i_9_n_0\
    );
\N_LED[30]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(28),
      O => \N_LED[30]_i_10_n_0\
    );
\N_LED[30]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(29),
      O => \N_LED[30]_i_11_n_0\
    );
\N_LED[30]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(28),
      O => \N_LED[30]_i_12_n_0\
    );
\N_LED[30]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(27),
      O => \N_LED[30]_i_15_n_0\
    );
\N_LED[30]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(26),
      O => \N_LED[30]_i_16_n_0\
    );
\N_LED[30]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(25),
      O => \N_LED[30]_i_17_n_0\
    );
\N_LED[30]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(24),
      O => \N_LED[30]_i_18_n_0\
    );
\N_LED[30]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(27),
      O => \N_LED[30]_i_19_n_0\
    );
\N_LED[30]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(26),
      O => \N_LED[30]_i_20_n_0\
    );
\N_LED[30]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(25),
      O => \N_LED[30]_i_21_n_0\
    );
\N_LED[30]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(24),
      O => \N_LED[30]_i_22_n_0\
    );
\N_LED[30]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(23),
      O => \N_LED[30]_i_25_n_0\
    );
\N_LED[30]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(22),
      O => \N_LED[30]_i_26_n_0\
    );
\N_LED[30]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(21),
      O => \N_LED[30]_i_27_n_0\
    );
\N_LED[30]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(20),
      O => \N_LED[30]_i_28_n_0\
    );
\N_LED[30]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(23),
      O => \N_LED[30]_i_29_n_0\
    );
\N_LED[30]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(22),
      O => \N_LED[30]_i_30_n_0\
    );
\N_LED[30]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(21),
      O => \N_LED[30]_i_31_n_0\
    );
\N_LED[30]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(20),
      O => \N_LED[30]_i_32_n_0\
    );
\N_LED[30]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(19),
      O => \N_LED[30]_i_35_n_0\
    );
\N_LED[30]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(18),
      O => \N_LED[30]_i_36_n_0\
    );
\N_LED[30]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(17),
      O => \N_LED[30]_i_37_n_0\
    );
\N_LED[30]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \N_LED[30]_i_38_n_0\
    );
\N_LED[30]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(19),
      O => \N_LED[30]_i_39_n_0\
    );
\N_LED[30]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(18),
      O => \N_LED[30]_i_40_n_0\
    );
\N_LED[30]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(17),
      O => \N_LED[30]_i_41_n_0\
    );
\N_LED[30]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \N_LED[30]_i_42_n_0\
    );
\N_LED[30]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(15),
      O => \N_LED[30]_i_45_n_0\
    );
\N_LED[30]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(14),
      O => \N_LED[30]_i_46_n_0\
    );
\N_LED[30]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(13),
      O => \N_LED[30]_i_47_n_0\
    );
\N_LED[30]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(12),
      O => \N_LED[30]_i_48_n_0\
    );
\N_LED[30]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(15),
      O => \N_LED[30]_i_49_n_0\
    );
\N_LED[30]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(14),
      O => \N_LED[30]_i_50_n_0\
    );
\N_LED[30]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(13),
      O => \N_LED[30]_i_51_n_0\
    );
\N_LED[30]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(12),
      O => \N_LED[30]_i_52_n_0\
    );
\N_LED[30]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(11),
      O => \N_LED[30]_i_55_n_0\
    );
\N_LED[30]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(10),
      O => \N_LED[30]_i_56_n_0\
    );
\N_LED[30]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(9),
      O => \N_LED[30]_i_57_n_0\
    );
\N_LED[30]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(8),
      O => \N_LED[30]_i_58_n_0\
    );
\N_LED[30]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(11),
      O => \N_LED[30]_i_59_n_0\
    );
\N_LED[30]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(10),
      O => \N_LED[30]_i_60_n_0\
    );
\N_LED[30]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(9),
      O => \N_LED[30]_i_61_n_0\
    );
\N_LED[30]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(8),
      O => \N_LED[30]_i_62_n_0\
    );
\N_LED[30]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(7),
      O => \N_LED[30]_i_65_n_0\
    );
\N_LED[30]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(6),
      O => \N_LED[30]_i_66_n_0\
    );
\N_LED[30]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(5),
      O => \N_LED[30]_i_67_n_0\
    );
\N_LED[30]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(4),
      O => \N_LED[30]_i_68_n_0\
    );
\N_LED[30]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(7),
      O => \N_LED[30]_i_69_n_0\
    );
\N_LED[30]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(6),
      O => \N_LED[30]_i_70_n_0\
    );
\N_LED[30]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(5),
      O => \N_LED[30]_i_71_n_0\
    );
\N_LED[30]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(4),
      O => \N_LED[30]_i_72_n_0\
    );
\N_LED[30]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out\(0),
      I1 => \N_LED_reg[30]_i_63_0\,
      O => \N_LED[30]_i_73_n_0\
    );
\N_LED[30]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(3),
      O => \N_LED[30]_i_74_n_0\
    );
\N_LED[30]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(2),
      O => \N_LED[30]_i_75_n_0\
    );
\N_LED[30]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(1),
      O => \N_LED[30]_i_76_n_0\
    );
\N_LED[30]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => N_LED3(30),
      I1 => N_LED31_in(30),
      I2 => \^fase_reg[27]_0\(0),
      O => \N_LED[30]_i_77_n_0\
    );
\N_LED[30]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(3),
      O => \N_LED[30]_i_78_n_0\
    );
\N_LED[30]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(2),
      O => \N_LED[30]_i_79_n_0\
    );
\N_LED[30]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(1),
      O => \N_LED[30]_i_80_n_0\
    );
\N_LED[30]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => VAL(0),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(30),
      I3 => N_LED3(30),
      O => \N_LED[30]_i_81_n_0\
    );
\N_LED[30]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(30),
      O => \N_LED[30]_i_84_n_0\
    );
\N_LED[30]_i_85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(29),
      O => \N_LED[30]_i_85_n_0\
    );
\N_LED[30]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(28),
      O => \N_LED[30]_i_86_n_0\
    );
\N_LED[30]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(27),
      O => \N_LED[30]_i_87_n_0\
    );
\N_LED[30]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(26),
      O => \N_LED[30]_i_88_n_0\
    );
\N_LED[30]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(25),
      O => \N_LED[30]_i_89_n_0\
    );
\N_LED[30]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(29),
      O => \N_LED[30]_i_9_n_0\
    );
\N_LED[30]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(24),
      O => \N_LED[30]_i_90_n_0\
    );
\N_LED[30]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(23),
      O => \N_LED[30]_i_91_n_0\
    );
\N_LED[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[4]_i_11_n_5\,
      O => \N_LED[3]_i_11_n_0\
    );
\N_LED[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[4]_i_11_n_6\,
      O => \N_LED[3]_i_12_n_0\
    );
\N_LED[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[4]_i_11_n_7\,
      O => \N_LED[3]_i_13_n_0\
    );
\N_LED[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[4]_i_16_n_4\,
      O => \N_LED[3]_i_14_n_0\
    );
\N_LED[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[4]_i_16_n_5\,
      O => \N_LED[3]_i_16_n_0\
    );
\N_LED[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[4]_i_16_n_6\,
      O => \N_LED[3]_i_17_n_0\
    );
\N_LED[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[4]_i_16_n_7\,
      O => \N_LED[3]_i_18_n_0\
    );
\N_LED[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[4]_i_21_n_4\,
      O => \N_LED[3]_i_19_n_0\
    );
\N_LED[3]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[4]_i_21_n_5\,
      O => \N_LED[3]_i_21_n_0\
    );
\N_LED[3]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[4]_i_21_n_6\,
      O => \N_LED[3]_i_22_n_0\
    );
\N_LED[3]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[4]_i_21_n_7\,
      O => \N_LED[3]_i_23_n_0\
    );
\N_LED[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[4]_i_26_n_4\,
      O => \N_LED[3]_i_24_n_0\
    );
\N_LED[3]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[4]_i_26_n_5\,
      O => \N_LED[3]_i_26_n_0\
    );
\N_LED[3]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[4]_i_26_n_6\,
      O => \N_LED[3]_i_27_n_0\
    );
\N_LED[3]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[4]_i_26_n_7\,
      O => \N_LED[3]_i_28_n_0\
    );
\N_LED[3]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[4]_i_31_n_4\,
      O => \N_LED[3]_i_29_n_0\
    );
\N_LED[3]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[4]_i_31_n_5\,
      O => \N_LED[3]_i_31_n_0\
    );
\N_LED[3]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[4]_i_31_n_6\,
      O => \N_LED[3]_i_32_n_0\
    );
\N_LED[3]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[4]_i_31_n_7\,
      O => \N_LED[3]_i_33_n_0\
    );
\N_LED[3]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[4]_i_36_n_4\,
      O => \N_LED[3]_i_34_n_0\
    );
\N_LED[3]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[4]_i_36_n_5\,
      O => \N_LED[3]_i_36_n_0\
    );
\N_LED[3]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[4]_i_36_n_6\,
      O => \N_LED[3]_i_37_n_0\
    );
\N_LED[3]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[4]_i_36_n_7\,
      O => \N_LED[3]_i_38_n_0\
    );
\N_LED[3]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[4]_i_41_n_4\,
      O => \N_LED[3]_i_39_n_0\
    );
\N_LED[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => \N_LED_reg[4]_i_4_n_4\,
      O => \N_LED[3]_i_4_n_0\
    );
\N_LED[3]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => VAL(0),
      I1 => \^n_led10_in\(3),
      O => \N_LED[3]_i_40_n_0\
    );
\N_LED[3]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[4]_i_41_n_5\,
      O => \N_LED[3]_i_41_n_0\
    );
\N_LED[3]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[4]_i_41_n_6\,
      O => \N_LED[3]_i_42_n_0\
    );
\N_LED[3]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => VAL(0),
      I1 => \^n_led10_in\(3),
      O => \N_LED[3]_i_43_n_0\
    );
\N_LED[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => \^o\(0),
      I2 => \N_LED_reg[4]_i_4_n_5\,
      O => \N_LED[3]_i_6_n_0\
    );
\N_LED[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[4]_i_4_n_6\,
      O => \N_LED[3]_i_7_n_0\
    );
\N_LED[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[4]_i_4_n_7\,
      O => \N_LED[3]_i_8_n_0\
    );
\N_LED[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(3),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[4]_i_11_n_4\,
      O => \N_LED[3]_i_9_n_0\
    );
\N_LED[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^n_led10_in\(3),
      I2 => \^fase_reg[27]_0\(0),
      I3 => \N_LED_reg[4]_2\(0),
      O => \N_LED[4]_i_1_n_0\
    );
\N_LED[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => \^o\(0),
      I2 => \N_LED_reg[5]_i_3_n_5\,
      O => \N_LED[4]_i_12_n_0\
    );
\N_LED[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[5]_i_3_n_6\,
      O => \N_LED[4]_i_13_n_0\
    );
\N_LED[4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[5]_i_3_n_7\,
      O => \N_LED[4]_i_14_n_0\
    );
\N_LED[4]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[5]_i_5_n_4\,
      O => \N_LED[4]_i_15_n_0\
    );
\N_LED[4]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[5]_i_5_n_5\,
      O => \N_LED[4]_i_17_n_0\
    );
\N_LED[4]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[5]_i_5_n_6\,
      O => \N_LED[4]_i_18_n_0\
    );
\N_LED[4]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[5]_i_5_n_7\,
      O => \N_LED[4]_i_19_n_0\
    );
\N_LED[4]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[5]_i_10_n_4\,
      O => \N_LED[4]_i_20_n_0\
    );
\N_LED[4]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[5]_i_10_n_5\,
      O => \N_LED[4]_i_22_n_0\
    );
\N_LED[4]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[5]_i_10_n_6\,
      O => \N_LED[4]_i_23_n_0\
    );
\N_LED[4]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[5]_i_10_n_7\,
      O => \N_LED[4]_i_24_n_0\
    );
\N_LED[4]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[5]_i_15_n_4\,
      O => \N_LED[4]_i_25_n_0\
    );
\N_LED[4]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[5]_i_15_n_5\,
      O => \N_LED[4]_i_27_n_0\
    );
\N_LED[4]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[5]_i_15_n_6\,
      O => \N_LED[4]_i_28_n_0\
    );
\N_LED[4]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[5]_i_15_n_7\,
      O => \N_LED[4]_i_29_n_0\
    );
\N_LED[4]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[5]_i_20_n_4\,
      O => \N_LED[4]_i_30_n_0\
    );
\N_LED[4]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[5]_i_20_n_5\,
      O => \N_LED[4]_i_32_n_0\
    );
\N_LED[4]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[5]_i_20_n_6\,
      O => \N_LED[4]_i_33_n_0\
    );
\N_LED[4]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[5]_i_20_n_7\,
      O => \N_LED[4]_i_34_n_0\
    );
\N_LED[4]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[5]_i_25_n_4\,
      O => \N_LED[4]_i_35_n_0\
    );
\N_LED[4]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[5]_i_25_n_5\,
      O => \N_LED[4]_i_37_n_0\
    );
\N_LED[4]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[5]_i_25_n_6\,
      O => \N_LED[4]_i_38_n_0\
    );
\N_LED[4]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[5]_i_25_n_7\,
      O => \N_LED[4]_i_39_n_0\
    );
\N_LED[4]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[5]_i_30_n_4\,
      O => \N_LED[4]_i_40_n_0\
    );
\N_LED[4]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[5]_i_30_n_5\,
      O => \N_LED[4]_i_42_n_0\
    );
\N_LED[4]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[5]_i_30_n_6\,
      O => \N_LED[4]_i_43_n_0\
    );
\N_LED[4]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[5]_i_30_n_7\,
      O => \N_LED[4]_i_44_n_0\
    );
\N_LED[4]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[5]_i_35_n_4\,
      O => \N_LED[4]_i_45_n_0\
    );
\N_LED[4]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(4),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(4),
      O => \N_LED[4]_i_46_n_0\
    );
\N_LED[4]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[5]_i_35_n_5\,
      O => \N_LED[4]_i_47_n_0\
    );
\N_LED[4]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[5]_i_35_n_6\,
      O => \N_LED[4]_i_48_n_0\
    );
\N_LED[4]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => VAL(0),
      I2 => N_LED31_in(4),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(4),
      O => \N_LED[4]_i_49_n_0\
    );
\N_LED[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(4),
      I1 => \N_LED_reg[5]_i_3_n_4\,
      O => \N_LED[4]_i_5_n_0\
    );
\N_LED[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in_0(0),
      O => \N_LED_reg[0]_i_2_0\
    );
\N_LED[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[6]_i_5_n_5\,
      O => \N_LED[5]_i_11_n_0\
    );
\N_LED[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[6]_i_5_n_6\,
      O => \N_LED[5]_i_12_n_0\
    );
\N_LED[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[6]_i_5_n_7\,
      O => \N_LED[5]_i_13_n_0\
    );
\N_LED[5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[6]_i_10_n_4\,
      O => \N_LED[5]_i_14_n_0\
    );
\N_LED[5]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[6]_i_10_n_5\,
      O => \N_LED[5]_i_16_n_0\
    );
\N_LED[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[6]_i_10_n_6\,
      O => \N_LED[5]_i_17_n_0\
    );
\N_LED[5]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[6]_i_10_n_7\,
      O => \N_LED[5]_i_18_n_0\
    );
\N_LED[5]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[6]_i_15_n_4\,
      O => \N_LED[5]_i_19_n_0\
    );
\N_LED[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[6]_i_15_n_5\,
      O => \N_LED[5]_i_21_n_0\
    );
\N_LED[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[6]_i_15_n_6\,
      O => \N_LED[5]_i_22_n_0\
    );
\N_LED[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[6]_i_15_n_7\,
      O => \N_LED[5]_i_23_n_0\
    );
\N_LED[5]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[6]_i_20_n_4\,
      O => \N_LED[5]_i_24_n_0\
    );
\N_LED[5]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[6]_i_20_n_5\,
      O => \N_LED[5]_i_26_n_0\
    );
\N_LED[5]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[6]_i_20_n_6\,
      O => \N_LED[5]_i_27_n_0\
    );
\N_LED[5]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[6]_i_20_n_7\,
      O => \N_LED[5]_i_28_n_0\
    );
\N_LED[5]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[6]_i_25_n_4\,
      O => \N_LED[5]_i_29_n_0\
    );
\N_LED[5]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[6]_i_25_n_5\,
      O => \N_LED[5]_i_31_n_0\
    );
\N_LED[5]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[6]_i_25_n_6\,
      O => \N_LED[5]_i_32_n_0\
    );
\N_LED[5]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[6]_i_25_n_7\,
      O => \N_LED[5]_i_33_n_0\
    );
\N_LED[5]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[6]_i_30_n_4\,
      O => \N_LED[5]_i_34_n_0\
    );
\N_LED[5]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[6]_i_30_n_5\,
      O => \N_LED[5]_i_36_n_0\
    );
\N_LED[5]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[6]_i_30_n_6\,
      O => \N_LED[5]_i_37_n_0\
    );
\N_LED[5]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[6]_i_30_n_7\,
      O => \N_LED[5]_i_38_n_0\
    );
\N_LED[5]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[6]_i_35_n_4\,
      O => \N_LED[5]_i_39_n_0\
    );
\N_LED[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => \N_LED_reg[6]_i_3_n_4\,
      O => \N_LED[5]_i_4_n_0\
    );
\N_LED[5]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(5),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(5),
      O => \N_LED[5]_i_40_n_0\
    );
\N_LED[5]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[6]_i_35_n_5\,
      O => \N_LED[5]_i_41_n_0\
    );
\N_LED[5]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[6]_i_35_n_6\,
      O => \N_LED[5]_i_42_n_0\
    );
\N_LED[5]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => VAL(0),
      I2 => N_LED31_in(5),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(5),
      O => \N_LED[5]_i_43_n_0\
    );
\N_LED[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => \^o\(0),
      I2 => \N_LED_reg[6]_i_3_n_5\,
      O => \N_LED[5]_i_6_n_0\
    );
\N_LED[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[6]_i_3_n_6\,
      O => \N_LED[5]_i_7_n_0\
    );
\N_LED[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[6]_i_3_n_7\,
      O => \N_LED[5]_i_8_n_0\
    );
\N_LED[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(5),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[6]_i_5_n_4\,
      O => \N_LED[5]_i_9_n_0\
    );
\N_LED[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[7]_i_5_n_5\,
      O => \N_LED[6]_i_11_n_0\
    );
\N_LED[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[7]_i_5_n_6\,
      O => \N_LED[6]_i_12_n_0\
    );
\N_LED[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[7]_i_5_n_7\,
      O => \N_LED[6]_i_13_n_0\
    );
\N_LED[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[7]_i_10_n_4\,
      O => \N_LED[6]_i_14_n_0\
    );
\N_LED[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[7]_i_10_n_5\,
      O => \N_LED[6]_i_16_n_0\
    );
\N_LED[6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[7]_i_10_n_6\,
      O => \N_LED[6]_i_17_n_0\
    );
\N_LED[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[7]_i_10_n_7\,
      O => \N_LED[6]_i_18_n_0\
    );
\N_LED[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[7]_i_15_n_4\,
      O => \N_LED[6]_i_19_n_0\
    );
\N_LED[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[7]_i_15_n_5\,
      O => \N_LED[6]_i_21_n_0\
    );
\N_LED[6]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[7]_i_15_n_6\,
      O => \N_LED[6]_i_22_n_0\
    );
\N_LED[6]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[7]_i_15_n_7\,
      O => \N_LED[6]_i_23_n_0\
    );
\N_LED[6]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[7]_i_20_n_4\,
      O => \N_LED[6]_i_24_n_0\
    );
\N_LED[6]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[7]_i_20_n_5\,
      O => \N_LED[6]_i_26_n_0\
    );
\N_LED[6]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[7]_i_20_n_6\,
      O => \N_LED[6]_i_27_n_0\
    );
\N_LED[6]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[7]_i_20_n_7\,
      O => \N_LED[6]_i_28_n_0\
    );
\N_LED[6]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[7]_i_25_n_4\,
      O => \N_LED[6]_i_29_n_0\
    );
\N_LED[6]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[7]_i_25_n_5\,
      O => \N_LED[6]_i_31_n_0\
    );
\N_LED[6]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[7]_i_25_n_6\,
      O => \N_LED[6]_i_32_n_0\
    );
\N_LED[6]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[7]_i_25_n_7\,
      O => \N_LED[6]_i_33_n_0\
    );
\N_LED[6]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[7]_i_30_n_4\,
      O => \N_LED[6]_i_34_n_0\
    );
\N_LED[6]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[7]_i_30_n_5\,
      O => \N_LED[6]_i_36_n_0\
    );
\N_LED[6]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[7]_i_30_n_6\,
      O => \N_LED[6]_i_37_n_0\
    );
\N_LED[6]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[7]_i_30_n_7\,
      O => \N_LED[6]_i_38_n_0\
    );
\N_LED[6]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[7]_i_35_n_4\,
      O => \N_LED[6]_i_39_n_0\
    );
\N_LED[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => \N_LED_reg[7]_i_3_n_4\,
      O => \N_LED[6]_i_4_n_0\
    );
\N_LED[6]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(6),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(6),
      O => \N_LED[6]_i_40_n_0\
    );
\N_LED[6]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[7]_i_35_n_5\,
      O => \N_LED[6]_i_41_n_0\
    );
\N_LED[6]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[7]_i_35_n_6\,
      O => \N_LED[6]_i_42_n_0\
    );
\N_LED[6]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => VAL(0),
      I2 => N_LED31_in(6),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(6),
      O => \N_LED[6]_i_43_n_0\
    );
\N_LED[6]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(4),
      O => \N_LED[6]_i_45_n_0\
    );
\N_LED[6]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(6),
      O => \N_LED[6]_i_46_n_0\
    );
\N_LED[6]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED31_in(5),
      O => \N_LED[6]_i_47_n_0\
    );
\N_LED[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => \^o\(0),
      I2 => \N_LED_reg[7]_i_3_n_5\,
      O => \N_LED[6]_i_6_n_0\
    );
\N_LED[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[7]_i_3_n_6\,
      O => \N_LED[6]_i_7_n_0\
    );
\N_LED[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[7]_i_3_n_7\,
      O => \N_LED[6]_i_8_n_0\
    );
\N_LED[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(6),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[7]_i_5_n_4\,
      O => \N_LED[6]_i_9_n_0\
    );
\N_LED[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[8]_i_10_n_5\,
      O => \N_LED[7]_i_11_n_0\
    );
\N_LED[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[8]_i_10_n_6\,
      O => \N_LED[7]_i_12_n_0\
    );
\N_LED[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[8]_i_10_n_7\,
      O => \N_LED[7]_i_13_n_0\
    );
\N_LED[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[8]_i_15_n_4\,
      O => \N_LED[7]_i_14_n_0\
    );
\N_LED[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[8]_i_15_n_5\,
      O => \N_LED[7]_i_16_n_0\
    );
\N_LED[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[8]_i_15_n_6\,
      O => \N_LED[7]_i_17_n_0\
    );
\N_LED[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[8]_i_15_n_7\,
      O => \N_LED[7]_i_18_n_0\
    );
\N_LED[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[8]_i_20_n_4\,
      O => \N_LED[7]_i_19_n_0\
    );
\N_LED[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[8]_i_20_n_5\,
      O => \N_LED[7]_i_21_n_0\
    );
\N_LED[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[8]_i_20_n_6\,
      O => \N_LED[7]_i_22_n_0\
    );
\N_LED[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[8]_i_20_n_7\,
      O => \N_LED[7]_i_23_n_0\
    );
\N_LED[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[8]_i_25_n_4\,
      O => \N_LED[7]_i_24_n_0\
    );
\N_LED[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[8]_i_25_n_5\,
      O => \N_LED[7]_i_26_n_0\
    );
\N_LED[7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[8]_i_25_n_6\,
      O => \N_LED[7]_i_27_n_0\
    );
\N_LED[7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[8]_i_25_n_7\,
      O => \N_LED[7]_i_28_n_0\
    );
\N_LED[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[8]_i_30_n_4\,
      O => \N_LED[7]_i_29_n_0\
    );
\N_LED[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[8]_i_30_n_5\,
      O => \N_LED[7]_i_31_n_0\
    );
\N_LED[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[8]_i_30_n_6\,
      O => \N_LED[7]_i_32_n_0\
    );
\N_LED[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[8]_i_30_n_7\,
      O => \N_LED[7]_i_33_n_0\
    );
\N_LED[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[8]_i_35_n_4\,
      O => \N_LED[7]_i_34_n_0\
    );
\N_LED[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[8]_i_35_n_5\,
      O => \N_LED[7]_i_36_n_0\
    );
\N_LED[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[8]_i_35_n_6\,
      O => \N_LED[7]_i_37_n_0\
    );
\N_LED[7]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[8]_i_35_n_7\,
      O => \N_LED[7]_i_38_n_0\
    );
\N_LED[7]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[8]_i_40_n_4\,
      O => \N_LED[7]_i_39_n_0\
    );
\N_LED[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => \N_LED_reg[8]_i_8_n_4\,
      O => \N_LED[7]_i_4_n_0\
    );
\N_LED[7]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(7),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(7),
      O => \N_LED[7]_i_40_n_0\
    );
\N_LED[7]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[8]_i_40_n_5\,
      O => \N_LED[7]_i_41_n_0\
    );
\N_LED[7]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[8]_i_40_n_6\,
      O => \N_LED[7]_i_42_n_0\
    );
\N_LED[7]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => VAL(0),
      I2 => N_LED31_in(7),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(7),
      O => \N_LED[7]_i_43_n_0\
    );
\N_LED[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => \^o\(0),
      I2 => \N_LED_reg[8]_i_8_n_5\,
      O => \N_LED[7]_i_6_n_0\
    );
\N_LED[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[8]_i_8_n_6\,
      O => \N_LED[7]_i_7_n_0\
    );
\N_LED[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[8]_i_8_n_7\,
      O => \N_LED[7]_i_8_n_0\
    );
\N_LED[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(7),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[8]_i_10_n_4\,
      O => \N_LED[7]_i_9_n_0\
    );
\N_LED[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => \^o\(0),
      I2 => \N_LED_reg[9]_i_3_n_5\,
      O => \N_LED[8]_i_11_n_0\
    );
\N_LED[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[9]_i_3_n_6\,
      O => \N_LED[8]_i_12_n_0\
    );
\N_LED[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[9]_i_3_n_7\,
      O => \N_LED[8]_i_13_n_0\
    );
\N_LED[8]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[9]_i_5_n_4\,
      O => \N_LED[8]_i_14_n_0\
    );
\N_LED[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[9]_i_5_n_5\,
      O => \N_LED[8]_i_16_n_0\
    );
\N_LED[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[9]_i_5_n_6\,
      O => \N_LED[8]_i_17_n_0\
    );
\N_LED[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[9]_i_5_n_7\,
      O => \N_LED[8]_i_18_n_0\
    );
\N_LED[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[9]_i_10_n_4\,
      O => \N_LED[8]_i_19_n_0\
    );
\N_LED[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[9]_i_10_n_5\,
      O => \N_LED[8]_i_21_n_0\
    );
\N_LED[8]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[9]_i_10_n_6\,
      O => \N_LED[8]_i_22_n_0\
    );
\N_LED[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[9]_i_10_n_7\,
      O => \N_LED[8]_i_23_n_0\
    );
\N_LED[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[9]_i_15_n_4\,
      O => \N_LED[8]_i_24_n_0\
    );
\N_LED[8]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[9]_i_15_n_5\,
      O => \N_LED[8]_i_26_n_0\
    );
\N_LED[8]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[9]_i_15_n_6\,
      O => \N_LED[8]_i_27_n_0\
    );
\N_LED[8]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[9]_i_15_n_7\,
      O => \N_LED[8]_i_28_n_0\
    );
\N_LED[8]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[9]_i_20_n_4\,
      O => \N_LED[8]_i_29_n_0\
    );
\N_LED[8]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[9]_i_20_n_5\,
      O => \N_LED[8]_i_31_n_0\
    );
\N_LED[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[9]_i_20_n_6\,
      O => \N_LED[8]_i_32_n_0\
    );
\N_LED[8]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[9]_i_20_n_7\,
      O => \N_LED[8]_i_33_n_0\
    );
\N_LED[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[9]_i_25_n_4\,
      O => \N_LED[8]_i_34_n_0\
    );
\N_LED[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[9]_i_25_n_5\,
      O => \N_LED[8]_i_36_n_0\
    );
\N_LED[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[9]_i_25_n_6\,
      O => \N_LED[8]_i_37_n_0\
    );
\N_LED[8]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[9]_i_25_n_7\,
      O => \N_LED[8]_i_38_n_0\
    );
\N_LED[8]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[9]_i_30_n_4\,
      O => \N_LED[8]_i_39_n_0\
    );
\N_LED[8]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[9]_i_30_n_5\,
      O => \N_LED[8]_i_41_n_0\
    );
\N_LED[8]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[9]_i_30_n_6\,
      O => \N_LED[8]_i_42_n_0\
    );
\N_LED[8]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[9]_i_30_n_7\,
      O => \N_LED[8]_i_43_n_0\
    );
\N_LED[8]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[9]_i_35_n_4\,
      O => \N_LED[8]_i_44_n_0\
    );
\N_LED[8]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(8),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(8),
      O => \N_LED[8]_i_45_n_0\
    );
\N_LED[8]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[9]_i_35_n_5\,
      O => \N_LED[8]_i_46_n_0\
    );
\N_LED[8]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[9]_i_35_n_6\,
      O => \N_LED[8]_i_47_n_0\
    );
\N_LED[8]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => VAL(0),
      I2 => N_LED31_in(8),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(8),
      O => \N_LED[8]_i_48_n_0\
    );
\N_LED[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(8),
      I1 => \N_LED_reg[9]_i_3_n_4\,
      O => \N_LED[8]_i_9_n_0\
    );
\N_LED[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(26),
      I2 => \N_LED_reg[10]_i_5_n_5\,
      O => \N_LED[9]_i_11_n_0\
    );
\N_LED[9]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(25),
      I2 => \N_LED_reg[10]_i_5_n_6\,
      O => \N_LED[9]_i_12_n_0\
    );
\N_LED[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(24),
      I2 => \N_LED_reg[10]_i_5_n_7\,
      O => \N_LED[9]_i_13_n_0\
    );
\N_LED[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(23),
      I2 => \N_LED_reg[10]_i_10_n_4\,
      O => \N_LED[9]_i_14_n_0\
    );
\N_LED[9]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(22),
      I2 => \N_LED_reg[10]_i_10_n_5\,
      O => \N_LED[9]_i_16_n_0\
    );
\N_LED[9]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(21),
      I2 => \N_LED_reg[10]_i_10_n_6\,
      O => \N_LED[9]_i_17_n_0\
    );
\N_LED[9]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(20),
      I2 => \N_LED_reg[10]_i_10_n_7\,
      O => \N_LED[9]_i_18_n_0\
    );
\N_LED[9]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(19),
      I2 => \N_LED_reg[10]_i_15_n_4\,
      O => \N_LED[9]_i_19_n_0\
    );
\N_LED[9]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(18),
      I2 => \N_LED_reg[10]_i_15_n_5\,
      O => \N_LED[9]_i_21_n_0\
    );
\N_LED[9]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(17),
      I2 => \N_LED_reg[10]_i_15_n_6\,
      O => \N_LED[9]_i_22_n_0\
    );
\N_LED[9]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(16),
      I2 => \N_LED_reg[10]_i_15_n_7\,
      O => \N_LED[9]_i_23_n_0\
    );
\N_LED[9]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(15),
      I2 => \N_LED_reg[10]_i_20_n_4\,
      O => \N_LED[9]_i_24_n_0\
    );
\N_LED[9]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(14),
      I2 => \N_LED_reg[10]_i_20_n_5\,
      O => \N_LED[9]_i_26_n_0\
    );
\N_LED[9]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(13),
      I2 => \N_LED_reg[10]_i_20_n_6\,
      O => \N_LED[9]_i_27_n_0\
    );
\N_LED[9]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(12),
      I2 => \N_LED_reg[10]_i_20_n_7\,
      O => \N_LED[9]_i_28_n_0\
    );
\N_LED[9]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(11),
      I2 => \N_LED_reg[10]_i_25_n_4\,
      O => \N_LED[9]_i_29_n_0\
    );
\N_LED[9]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(10),
      I2 => \N_LED_reg[10]_i_25_n_5\,
      O => \N_LED[9]_i_31_n_0\
    );
\N_LED[9]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(9),
      I2 => \N_LED_reg[10]_i_25_n_6\,
      O => \N_LED[9]_i_32_n_0\
    );
\N_LED[9]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(8),
      I2 => \N_LED_reg[10]_i_25_n_7\,
      O => \N_LED[9]_i_33_n_0\
    );
\N_LED[9]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(7),
      I2 => \N_LED_reg[10]_i_30_n_4\,
      O => \N_LED[9]_i_34_n_0\
    );
\N_LED[9]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(6),
      I2 => \N_LED_reg[10]_i_30_n_5\,
      O => \N_LED[9]_i_36_n_0\
    );
\N_LED[9]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(5),
      I2 => \N_LED_reg[10]_i_30_n_6\,
      O => \N_LED[9]_i_37_n_0\
    );
\N_LED[9]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(4),
      I2 => \N_LED_reg[10]_i_30_n_7\,
      O => \N_LED[9]_i_38_n_0\
    );
\N_LED[9]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(3),
      I2 => \N_LED_reg[10]_i_35_n_4\,
      O => \N_LED[9]_i_39_n_0\
    );
\N_LED[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => \N_LED_reg[10]_i_3_n_4\,
      O => \N_LED[9]_i_4_n_0\
    );
\N_LED[9]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_LED3(9),
      I1 => \^fase_reg[27]_0\(0),
      I2 => N_LED31_in(9),
      O => \N_LED[9]_i_40_n_0\
    );
\N_LED[9]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(2),
      I2 => \N_LED_reg[10]_i_35_n_5\,
      O => \N_LED[9]_i_41_n_0\
    );
\N_LED[9]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(1),
      I2 => \N_LED_reg[10]_i_35_n_6\,
      O => \N_LED[9]_i_42_n_0\
    );
\N_LED[9]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => VAL(0),
      I2 => N_LED31_in(9),
      I3 => \^fase_reg[27]_0\(0),
      I4 => N_LED3(9),
      O => \N_LED[9]_i_43_n_0\
    );
\N_LED[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => \^o\(0),
      I2 => \N_LED_reg[10]_i_3_n_5\,
      O => \N_LED[9]_i_6_n_0\
    );
\N_LED[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(29),
      I2 => \N_LED_reg[10]_i_3_n_6\,
      O => \N_LED[9]_i_7_n_0\
    );
\N_LED[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(28),
      I2 => \N_LED_reg[10]_i_3_n_7\,
      O => \N_LED[9]_i_8_n_0\
    );
\N_LED[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^n_led10_in\(9),
      I1 => p_0_in(27),
      I2 => \N_LED_reg[10]_i_5_n_4\,
      O => \N_LED[9]_i_9_n_0\
    );
\N_LED_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      D => \N_LED[0]_i_1_n_0\,
      PRE => Q(0),
      Q => \^n_led_reg[30]_0\(0)
    );
\N_LED_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[0]_i_18_n_0\,
      CO(3) => \N_LED_reg[0]_i_13_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[0]_i_13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[1]_i_15_n_4\,
      DI(2) => \N_LED_reg[1]_i_15_n_5\,
      DI(1) => \N_LED_reg[1]_i_15_n_6\,
      DI(0) => \N_LED_reg[1]_i_15_n_7\,
      O(3 downto 0) => \NLW_N_LED_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \N_LED[0]_i_19_n_0\,
      S(2) => \N_LED[0]_i_20_n_0\,
      S(1) => \N_LED[0]_i_21_n_0\,
      S(0) => \N_LED[0]_i_22_n_0\
    );
\N_LED_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[0]_i_23_n_0\,
      CO(3) => \N_LED_reg[0]_i_18_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[0]_i_18_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[1]_i_20_n_4\,
      DI(2) => \N_LED_reg[1]_i_20_n_5\,
      DI(1) => \N_LED_reg[1]_i_20_n_6\,
      DI(0) => \N_LED_reg[1]_i_20_n_7\,
      O(3 downto 0) => \NLW_N_LED_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \N_LED[0]_i_24_n_0\,
      S(2) => \N_LED[0]_i_25_n_0\,
      S(1) => \N_LED[0]_i_26_n_0\,
      S(0) => \N_LED[0]_i_27_n_0\
    );
\N_LED_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[0]_i_3_n_0\,
      CO(3) => N_LED10_in_0(0),
      CO(2 downto 0) => \NLW_N_LED_reg[0]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \^n_led10_in\(0),
      DI(2) => \N_LED_reg[1]_i_3_n_5\,
      DI(1) => \N_LED_reg[1]_i_3_n_6\,
      DI(0) => \N_LED_reg[1]_i_3_n_7\,
      O(3 downto 0) => \NLW_N_LED_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \N_LED[0]_i_4_n_0\,
      S(2) => \N_LED[0]_i_5_n_0\,
      S(1) => \N_LED[0]_i_6_n_0\,
      S(0) => \N_LED[0]_i_7_n_0\
    );
\N_LED_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[0]_i_28_n_0\,
      CO(3) => \N_LED_reg[0]_i_23_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[0]_i_23_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[1]_i_25_n_4\,
      DI(2) => \N_LED_reg[1]_i_25_n_5\,
      DI(1) => \N_LED_reg[1]_i_25_n_6\,
      DI(0) => \N_LED_reg[1]_i_25_n_7\,
      O(3 downto 0) => \NLW_N_LED_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \N_LED[0]_i_29_n_0\,
      S(2) => \N_LED[0]_i_30_n_0\,
      S(1) => \N_LED[0]_i_31_n_0\,
      S(0) => \N_LED[0]_i_32_n_0\
    );
\N_LED_reg[0]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[0]_i_33_n_0\,
      CO(3) => \N_LED_reg[0]_i_28_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[0]_i_28_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[1]_i_30_n_4\,
      DI(2) => \N_LED_reg[1]_i_30_n_5\,
      DI(1) => \N_LED_reg[1]_i_30_n_6\,
      DI(0) => \N_LED_reg[1]_i_30_n_7\,
      O(3 downto 0) => \NLW_N_LED_reg[0]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \N_LED[0]_i_34_n_0\,
      S(2) => \N_LED[0]_i_35_n_0\,
      S(1) => \N_LED[0]_i_36_n_0\,
      S(0) => \N_LED[0]_i_37_n_0\
    );
\N_LED_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[0]_i_8_n_0\,
      CO(3) => \N_LED_reg[0]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[0]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[1]_i_5_n_4\,
      DI(2) => \N_LED_reg[1]_i_5_n_5\,
      DI(1) => \N_LED_reg[1]_i_5_n_6\,
      DI(0) => \N_LED_reg[1]_i_5_n_7\,
      O(3 downto 0) => \NLW_N_LED_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \N_LED[0]_i_9_n_0\,
      S(2) => \N_LED[0]_i_10_n_0\,
      S(1) => \N_LED[0]_i_11_n_0\,
      S(0) => \N_LED[0]_i_12_n_0\
    );
\N_LED_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[0]_i_33_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[0]_i_33_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(0),
      DI(3) => \N_LED_reg[1]_i_35_n_4\,
      DI(2) => \N_LED_reg[1]_i_35_n_5\,
      DI(1) => \N_LED_reg[1]_i_35_n_6\,
      DI(0) => \N_LED[0]_i_38_n_0\,
      O(3 downto 0) => \NLW_N_LED_reg[0]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \N_LED[0]_i_39_n_0\,
      S(2) => \N_LED[0]_i_40_n_0\,
      S(1) => \N_LED[0]_i_41_n_0\,
      S(0) => \N_LED[0]_i_42_n_0\
    );
\N_LED_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[0]_i_13_n_0\,
      CO(3) => \N_LED_reg[0]_i_8_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[0]_i_8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[1]_i_10_n_4\,
      DI(2) => \N_LED_reg[1]_i_10_n_5\,
      DI(1) => \N_LED_reg[1]_i_10_n_6\,
      DI(0) => \N_LED_reg[1]_i_10_n_7\,
      O(3 downto 0) => \NLW_N_LED_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \N_LED[0]_i_14_n_0\,
      S(2) => \N_LED[0]_i_15_n_0\,
      S(1) => \N_LED[0]_i_16_n_0\,
      S(0) => \N_LED[0]_i_17_n_0\
    );
\N_LED_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(8),
      Q => \^n_led_reg[30]_0\(10)
    );
\N_LED_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[10]_i_15_n_0\,
      CO(3) => \N_LED_reg[10]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[10]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[11]_i_10_n_5\,
      DI(2) => \N_LED_reg[11]_i_10_n_6\,
      DI(1) => \N_LED_reg[11]_i_10_n_7\,
      DI(0) => \N_LED_reg[11]_i_15_n_4\,
      O(3) => \N_LED_reg[10]_i_10_n_4\,
      O(2) => \N_LED_reg[10]_i_10_n_5\,
      O(1) => \N_LED_reg[10]_i_10_n_6\,
      O(0) => \N_LED_reg[10]_i_10_n_7\,
      S(3) => \N_LED[10]_i_16_n_0\,
      S(2) => \N_LED[10]_i_17_n_0\,
      S(1) => \N_LED[10]_i_18_n_0\,
      S(0) => \N_LED[10]_i_19_n_0\
    );
\N_LED_reg[10]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[10]_i_20_n_0\,
      CO(3) => \N_LED_reg[10]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[10]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[11]_i_15_n_5\,
      DI(2) => \N_LED_reg[11]_i_15_n_6\,
      DI(1) => \N_LED_reg[11]_i_15_n_7\,
      DI(0) => \N_LED_reg[11]_i_20_n_4\,
      O(3) => \N_LED_reg[10]_i_15_n_4\,
      O(2) => \N_LED_reg[10]_i_15_n_5\,
      O(1) => \N_LED_reg[10]_i_15_n_6\,
      O(0) => \N_LED_reg[10]_i_15_n_7\,
      S(3) => \N_LED[10]_i_21_n_0\,
      S(2) => \N_LED[10]_i_22_n_0\,
      S(1) => \N_LED[10]_i_23_n_0\,
      S(0) => \N_LED[10]_i_24_n_0\
    );
\N_LED_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[10]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[10]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(9),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(10),
      O(3 downto 0) => \NLW_N_LED_reg[10]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[10]_i_4_n_0\
    );
\N_LED_reg[10]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[10]_i_25_n_0\,
      CO(3) => \N_LED_reg[10]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[10]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[11]_i_20_n_5\,
      DI(2) => \N_LED_reg[11]_i_20_n_6\,
      DI(1) => \N_LED_reg[11]_i_20_n_7\,
      DI(0) => \N_LED_reg[11]_i_25_n_4\,
      O(3) => \N_LED_reg[10]_i_20_n_4\,
      O(2) => \N_LED_reg[10]_i_20_n_5\,
      O(1) => \N_LED_reg[10]_i_20_n_6\,
      O(0) => \N_LED_reg[10]_i_20_n_7\,
      S(3) => \N_LED[10]_i_26_n_0\,
      S(2) => \N_LED[10]_i_27_n_0\,
      S(1) => \N_LED[10]_i_28_n_0\,
      S(0) => \N_LED[10]_i_29_n_0\
    );
\N_LED_reg[10]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[10]_i_30_n_0\,
      CO(3) => \N_LED_reg[10]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[10]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[11]_i_25_n_5\,
      DI(2) => \N_LED_reg[11]_i_25_n_6\,
      DI(1) => \N_LED_reg[11]_i_25_n_7\,
      DI(0) => \N_LED_reg[11]_i_30_n_4\,
      O(3) => \N_LED_reg[10]_i_25_n_4\,
      O(2) => \N_LED_reg[10]_i_25_n_5\,
      O(1) => \N_LED_reg[10]_i_25_n_6\,
      O(0) => \N_LED_reg[10]_i_25_n_7\,
      S(3) => \N_LED[10]_i_31_n_0\,
      S(2) => \N_LED[10]_i_32_n_0\,
      S(1) => \N_LED[10]_i_33_n_0\,
      S(0) => \N_LED[10]_i_34_n_0\
    );
\N_LED_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[10]_i_5_n_0\,
      CO(3) => \N_LED_reg[10]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[10]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[11]_i_3_n_5\,
      DI(2) => \N_LED_reg[11]_i_3_n_6\,
      DI(1) => \N_LED_reg[11]_i_3_n_7\,
      DI(0) => \N_LED_reg[11]_i_5_n_4\,
      O(3) => \N_LED_reg[10]_i_3_n_4\,
      O(2) => \N_LED_reg[10]_i_3_n_5\,
      O(1) => \N_LED_reg[10]_i_3_n_6\,
      O(0) => \N_LED_reg[10]_i_3_n_7\,
      S(3) => \N_LED[10]_i_6_n_0\,
      S(2) => \N_LED[10]_i_7_n_0\,
      S(1) => \N_LED[10]_i_8_n_0\,
      S(0) => \N_LED[10]_i_9_n_0\
    );
\N_LED_reg[10]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[10]_i_35_n_0\,
      CO(3) => \N_LED_reg[10]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[10]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[11]_i_30_n_5\,
      DI(2) => \N_LED_reg[11]_i_30_n_6\,
      DI(1) => \N_LED_reg[11]_i_30_n_7\,
      DI(0) => \N_LED_reg[11]_i_35_n_4\,
      O(3) => \N_LED_reg[10]_i_30_n_4\,
      O(2) => \N_LED_reg[10]_i_30_n_5\,
      O(1) => \N_LED_reg[10]_i_30_n_6\,
      O(0) => \N_LED_reg[10]_i_30_n_7\,
      S(3) => \N_LED[10]_i_36_n_0\,
      S(2) => \N_LED[10]_i_37_n_0\,
      S(1) => \N_LED[10]_i_38_n_0\,
      S(0) => \N_LED[10]_i_39_n_0\
    );
\N_LED_reg[10]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[10]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[10]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(10),
      DI(3) => \N_LED_reg[11]_i_35_n_5\,
      DI(2) => \N_LED_reg[11]_i_35_n_6\,
      DI(1) => \N_LED[10]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[10]_i_35_n_4\,
      O(2) => \N_LED_reg[10]_i_35_n_5\,
      O(1) => \N_LED_reg[10]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[10]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[10]_i_41_n_0\,
      S(2) => \N_LED[10]_i_42_n_0\,
      S(1) => \N_LED[10]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[10]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[6]_i_44_n_0\,
      CO(3) => \N_LED_reg[10]_i_44_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[10]_i_44_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => N_LED3(10 downto 7),
      S(3) => \N_LED[10]_i_45_n_0\,
      S(2) => \N_LED[10]_i_46_n_0\,
      S(1) => \N_LED[10]_i_47_n_0\,
      S(0) => \N_LED[10]_i_48_n_0\
    );
\N_LED_reg[10]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[10]_i_10_n_0\,
      CO(3) => \N_LED_reg[10]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[10]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[11]_i_5_n_5\,
      DI(2) => \N_LED_reg[11]_i_5_n_6\,
      DI(1) => \N_LED_reg[11]_i_5_n_7\,
      DI(0) => \N_LED_reg[11]_i_10_n_4\,
      O(3) => \N_LED_reg[10]_i_5_n_4\,
      O(2) => \N_LED_reg[10]_i_5_n_5\,
      O(1) => \N_LED_reg[10]_i_5_n_6\,
      O(0) => \N_LED_reg[10]_i_5_n_7\,
      S(3) => \N_LED[10]_i_11_n_0\,
      S(2) => \N_LED[10]_i_12_n_0\,
      S(1) => \N_LED[10]_i_13_n_0\,
      S(0) => \N_LED[10]_i_14_n_0\
    );
\N_LED_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(9),
      Q => \^n_led_reg[30]_0\(11)
    );
\N_LED_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[11]_i_15_n_0\,
      CO(3) => \N_LED_reg[11]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[11]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[12]_i_15_n_5\,
      DI(2) => \N_LED_reg[12]_i_15_n_6\,
      DI(1) => \N_LED_reg[12]_i_15_n_7\,
      DI(0) => \N_LED_reg[12]_i_20_n_4\,
      O(3) => \N_LED_reg[11]_i_10_n_4\,
      O(2) => \N_LED_reg[11]_i_10_n_5\,
      O(1) => \N_LED_reg[11]_i_10_n_6\,
      O(0) => \N_LED_reg[11]_i_10_n_7\,
      S(3) => \N_LED[11]_i_16_n_0\,
      S(2) => \N_LED[11]_i_17_n_0\,
      S(1) => \N_LED[11]_i_18_n_0\,
      S(0) => \N_LED[11]_i_19_n_0\
    );
\N_LED_reg[11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[11]_i_20_n_0\,
      CO(3) => \N_LED_reg[11]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[11]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[12]_i_20_n_5\,
      DI(2) => \N_LED_reg[12]_i_20_n_6\,
      DI(1) => \N_LED_reg[12]_i_20_n_7\,
      DI(0) => \N_LED_reg[12]_i_25_n_4\,
      O(3) => \N_LED_reg[11]_i_15_n_4\,
      O(2) => \N_LED_reg[11]_i_15_n_5\,
      O(1) => \N_LED_reg[11]_i_15_n_6\,
      O(0) => \N_LED_reg[11]_i_15_n_7\,
      S(3) => \N_LED[11]_i_21_n_0\,
      S(2) => \N_LED[11]_i_22_n_0\,
      S(1) => \N_LED[11]_i_23_n_0\,
      S(0) => \N_LED[11]_i_24_n_0\
    );
\N_LED_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[11]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[11]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(10),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(11),
      O(3 downto 0) => \NLW_N_LED_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[11]_i_4_n_0\
    );
\N_LED_reg[11]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[11]_i_25_n_0\,
      CO(3) => \N_LED_reg[11]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[11]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[12]_i_25_n_5\,
      DI(2) => \N_LED_reg[12]_i_25_n_6\,
      DI(1) => \N_LED_reg[12]_i_25_n_7\,
      DI(0) => \N_LED_reg[12]_i_30_n_4\,
      O(3) => \N_LED_reg[11]_i_20_n_4\,
      O(2) => \N_LED_reg[11]_i_20_n_5\,
      O(1) => \N_LED_reg[11]_i_20_n_6\,
      O(0) => \N_LED_reg[11]_i_20_n_7\,
      S(3) => \N_LED[11]_i_26_n_0\,
      S(2) => \N_LED[11]_i_27_n_0\,
      S(1) => \N_LED[11]_i_28_n_0\,
      S(0) => \N_LED[11]_i_29_n_0\
    );
\N_LED_reg[11]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[11]_i_30_n_0\,
      CO(3) => \N_LED_reg[11]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[11]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[12]_i_30_n_5\,
      DI(2) => \N_LED_reg[12]_i_30_n_6\,
      DI(1) => \N_LED_reg[12]_i_30_n_7\,
      DI(0) => \N_LED_reg[12]_i_35_n_4\,
      O(3) => \N_LED_reg[11]_i_25_n_4\,
      O(2) => \N_LED_reg[11]_i_25_n_5\,
      O(1) => \N_LED_reg[11]_i_25_n_6\,
      O(0) => \N_LED_reg[11]_i_25_n_7\,
      S(3) => \N_LED[11]_i_31_n_0\,
      S(2) => \N_LED[11]_i_32_n_0\,
      S(1) => \N_LED[11]_i_33_n_0\,
      S(0) => \N_LED[11]_i_34_n_0\
    );
\N_LED_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[11]_i_5_n_0\,
      CO(3) => \N_LED_reg[11]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[11]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[12]_i_8_n_5\,
      DI(2) => \N_LED_reg[12]_i_8_n_6\,
      DI(1) => \N_LED_reg[12]_i_8_n_7\,
      DI(0) => \N_LED_reg[12]_i_10_n_4\,
      O(3) => \N_LED_reg[11]_i_3_n_4\,
      O(2) => \N_LED_reg[11]_i_3_n_5\,
      O(1) => \N_LED_reg[11]_i_3_n_6\,
      O(0) => \N_LED_reg[11]_i_3_n_7\,
      S(3) => \N_LED[11]_i_6_n_0\,
      S(2) => \N_LED[11]_i_7_n_0\,
      S(1) => \N_LED[11]_i_8_n_0\,
      S(0) => \N_LED[11]_i_9_n_0\
    );
\N_LED_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[11]_i_35_n_0\,
      CO(3) => \N_LED_reg[11]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[11]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[12]_i_35_n_5\,
      DI(2) => \N_LED_reg[12]_i_35_n_6\,
      DI(1) => \N_LED_reg[12]_i_35_n_7\,
      DI(0) => \N_LED_reg[12]_i_40_n_4\,
      O(3) => \N_LED_reg[11]_i_30_n_4\,
      O(2) => \N_LED_reg[11]_i_30_n_5\,
      O(1) => \N_LED_reg[11]_i_30_n_6\,
      O(0) => \N_LED_reg[11]_i_30_n_7\,
      S(3) => \N_LED[11]_i_36_n_0\,
      S(2) => \N_LED[11]_i_37_n_0\,
      S(1) => \N_LED[11]_i_38_n_0\,
      S(0) => \N_LED[11]_i_39_n_0\
    );
\N_LED_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[11]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[11]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(11),
      DI(3) => \N_LED_reg[12]_i_40_n_5\,
      DI(2) => \N_LED_reg[12]_i_40_n_6\,
      DI(1) => \N_LED[11]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[11]_i_35_n_4\,
      O(2) => \N_LED_reg[11]_i_35_n_5\,
      O(1) => \N_LED_reg[11]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[11]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[11]_i_41_n_0\,
      S(2) => \N_LED[11]_i_42_n_0\,
      S(1) => \N_LED[11]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[11]_i_10_n_0\,
      CO(3) => \N_LED_reg[11]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[11]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[12]_i_10_n_5\,
      DI(2) => \N_LED_reg[12]_i_10_n_6\,
      DI(1) => \N_LED_reg[12]_i_10_n_7\,
      DI(0) => \N_LED_reg[12]_i_15_n_4\,
      O(3) => \N_LED_reg[11]_i_5_n_4\,
      O(2) => \N_LED_reg[11]_i_5_n_5\,
      O(1) => \N_LED_reg[11]_i_5_n_6\,
      O(0) => \N_LED_reg[11]_i_5_n_7\,
      S(3) => \N_LED[11]_i_11_n_0\,
      S(2) => \N_LED[11]_i_12_n_0\,
      S(1) => \N_LED[11]_i_13_n_0\,
      S(0) => \N_LED[11]_i_14_n_0\
    );
\N_LED_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(10),
      Q => \^n_led_reg[30]_0\(12)
    );
\N_LED_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[12]_i_15_n_0\,
      CO(3) => \N_LED_reg[12]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[12]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[13]_i_5_n_5\,
      DI(2) => \N_LED_reg[13]_i_5_n_6\,
      DI(1) => \N_LED_reg[13]_i_5_n_7\,
      DI(0) => \N_LED_reg[13]_i_10_n_4\,
      O(3) => \N_LED_reg[12]_i_10_n_4\,
      O(2) => \N_LED_reg[12]_i_10_n_5\,
      O(1) => \N_LED_reg[12]_i_10_n_6\,
      O(0) => \N_LED_reg[12]_i_10_n_7\,
      S(3) => \N_LED[12]_i_16_n_0\,
      S(2) => \N_LED[12]_i_17_n_0\,
      S(1) => \N_LED[12]_i_18_n_0\,
      S(0) => \N_LED[12]_i_19_n_0\
    );
\N_LED_reg[12]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[12]_i_20_n_0\,
      CO(3) => \N_LED_reg[12]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[12]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[13]_i_10_n_5\,
      DI(2) => \N_LED_reg[13]_i_10_n_6\,
      DI(1) => \N_LED_reg[13]_i_10_n_7\,
      DI(0) => \N_LED_reg[13]_i_15_n_4\,
      O(3) => \N_LED_reg[12]_i_15_n_4\,
      O(2) => \N_LED_reg[12]_i_15_n_5\,
      O(1) => \N_LED_reg[12]_i_15_n_6\,
      O(0) => \N_LED_reg[12]_i_15_n_7\,
      S(3) => \N_LED[12]_i_21_n_0\,
      S(2) => \N_LED[12]_i_22_n_0\,
      S(1) => \N_LED[12]_i_23_n_0\,
      S(0) => \N_LED[12]_i_24_n_0\
    );
\N_LED_reg[12]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[12]_i_25_n_0\,
      CO(3) => \N_LED_reg[12]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[12]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[13]_i_15_n_5\,
      DI(2) => \N_LED_reg[13]_i_15_n_6\,
      DI(1) => \N_LED_reg[13]_i_15_n_7\,
      DI(0) => \N_LED_reg[13]_i_20_n_4\,
      O(3) => \N_LED_reg[12]_i_20_n_4\,
      O(2) => \N_LED_reg[12]_i_20_n_5\,
      O(1) => \N_LED_reg[12]_i_20_n_6\,
      O(0) => \N_LED_reg[12]_i_20_n_7\,
      S(3) => \N_LED[12]_i_26_n_0\,
      S(2) => \N_LED[12]_i_27_n_0\,
      S(1) => \N_LED[12]_i_28_n_0\,
      S(0) => \N_LED[12]_i_29_n_0\
    );
\N_LED_reg[12]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[12]_i_30_n_0\,
      CO(3) => \N_LED_reg[12]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[12]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[13]_i_20_n_5\,
      DI(2) => \N_LED_reg[13]_i_20_n_6\,
      DI(1) => \N_LED_reg[13]_i_20_n_7\,
      DI(0) => \N_LED_reg[13]_i_25_n_4\,
      O(3) => \N_LED_reg[12]_i_25_n_4\,
      O(2) => \N_LED_reg[12]_i_25_n_5\,
      O(1) => \N_LED_reg[12]_i_25_n_6\,
      O(0) => \N_LED_reg[12]_i_25_n_7\,
      S(3) => \N_LED[12]_i_31_n_0\,
      S(2) => \N_LED[12]_i_32_n_0\,
      S(1) => \N_LED[12]_i_33_n_0\,
      S(0) => \N_LED[12]_i_34_n_0\
    );
\N_LED_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[12]_i_8_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[12]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(11),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(12),
      O(3 downto 0) => \NLW_N_LED_reg[12]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[12]_i_9_n_0\
    );
\N_LED_reg[12]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[12]_i_35_n_0\,
      CO(3) => \N_LED_reg[12]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[12]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[13]_i_25_n_5\,
      DI(2) => \N_LED_reg[13]_i_25_n_6\,
      DI(1) => \N_LED_reg[13]_i_25_n_7\,
      DI(0) => \N_LED_reg[13]_i_30_n_4\,
      O(3) => \N_LED_reg[12]_i_30_n_4\,
      O(2) => \N_LED_reg[12]_i_30_n_5\,
      O(1) => \N_LED_reg[12]_i_30_n_6\,
      O(0) => \N_LED_reg[12]_i_30_n_7\,
      S(3) => \N_LED[12]_i_36_n_0\,
      S(2) => \N_LED[12]_i_37_n_0\,
      S(1) => \N_LED[12]_i_38_n_0\,
      S(0) => \N_LED[12]_i_39_n_0\
    );
\N_LED_reg[12]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[12]_i_40_n_0\,
      CO(3) => \N_LED_reg[12]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[12]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[13]_i_30_n_5\,
      DI(2) => \N_LED_reg[13]_i_30_n_6\,
      DI(1) => \N_LED_reg[13]_i_30_n_7\,
      DI(0) => \N_LED_reg[13]_i_35_n_4\,
      O(3) => \N_LED_reg[12]_i_35_n_4\,
      O(2) => \N_LED_reg[12]_i_35_n_5\,
      O(1) => \N_LED_reg[12]_i_35_n_6\,
      O(0) => \N_LED_reg[12]_i_35_n_7\,
      S(3) => \N_LED[12]_i_41_n_0\,
      S(2) => \N_LED[12]_i_42_n_0\,
      S(1) => \N_LED[12]_i_43_n_0\,
      S(0) => \N_LED[12]_i_44_n_0\
    );
\N_LED_reg[12]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[12]_i_40_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[12]_i_40_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(12),
      DI(3) => \N_LED_reg[13]_i_35_n_5\,
      DI(2) => \N_LED_reg[13]_i_35_n_6\,
      DI(1) => \N_LED[12]_i_45_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[12]_i_40_n_4\,
      O(2) => \N_LED_reg[12]_i_40_n_5\,
      O(1) => \N_LED_reg[12]_i_40_n_6\,
      O(0) => \NLW_N_LED_reg[12]_i_40_O_UNCONNECTED\(0),
      S(3) => \N_LED[12]_i_46_n_0\,
      S(2) => \N_LED[12]_i_47_n_0\,
      S(1) => \N_LED[12]_i_48_n_0\,
      S(0) => '1'
    );
\N_LED_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[12]_i_10_n_0\,
      CO(3) => \N_LED_reg[12]_i_8_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[12]_i_8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[13]_i_3_n_5\,
      DI(2) => \N_LED_reg[13]_i_3_n_6\,
      DI(1) => \N_LED_reg[13]_i_3_n_7\,
      DI(0) => \N_LED_reg[13]_i_5_n_4\,
      O(3) => \N_LED_reg[12]_i_8_n_4\,
      O(2) => \N_LED_reg[12]_i_8_n_5\,
      O(1) => \N_LED_reg[12]_i_8_n_6\,
      O(0) => \N_LED_reg[12]_i_8_n_7\,
      S(3) => \N_LED[12]_i_11_n_0\,
      S(2) => \N_LED[12]_i_12_n_0\,
      S(1) => \N_LED[12]_i_13_n_0\,
      S(0) => \N_LED[12]_i_14_n_0\
    );
\N_LED_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(11),
      Q => \^n_led_reg[30]_0\(13)
    );
\N_LED_reg[13]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[13]_i_15_n_0\,
      CO(3) => \N_LED_reg[13]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[13]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[14]_i_10_n_5\,
      DI(2) => \N_LED_reg[14]_i_10_n_6\,
      DI(1) => \N_LED_reg[14]_i_10_n_7\,
      DI(0) => \N_LED_reg[14]_i_15_n_4\,
      O(3) => \N_LED_reg[13]_i_10_n_4\,
      O(2) => \N_LED_reg[13]_i_10_n_5\,
      O(1) => \N_LED_reg[13]_i_10_n_6\,
      O(0) => \N_LED_reg[13]_i_10_n_7\,
      S(3) => \N_LED[13]_i_16_n_0\,
      S(2) => \N_LED[13]_i_17_n_0\,
      S(1) => \N_LED[13]_i_18_n_0\,
      S(0) => \N_LED[13]_i_19_n_0\
    );
\N_LED_reg[13]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[13]_i_20_n_0\,
      CO(3) => \N_LED_reg[13]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[13]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[14]_i_15_n_5\,
      DI(2) => \N_LED_reg[14]_i_15_n_6\,
      DI(1) => \N_LED_reg[14]_i_15_n_7\,
      DI(0) => \N_LED_reg[14]_i_20_n_4\,
      O(3) => \N_LED_reg[13]_i_15_n_4\,
      O(2) => \N_LED_reg[13]_i_15_n_5\,
      O(1) => \N_LED_reg[13]_i_15_n_6\,
      O(0) => \N_LED_reg[13]_i_15_n_7\,
      S(3) => \N_LED[13]_i_21_n_0\,
      S(2) => \N_LED[13]_i_22_n_0\,
      S(1) => \N_LED[13]_i_23_n_0\,
      S(0) => \N_LED[13]_i_24_n_0\
    );
\N_LED_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[13]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(12),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(13),
      O(3 downto 0) => \NLW_N_LED_reg[13]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[13]_i_4_n_0\
    );
\N_LED_reg[13]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[13]_i_25_n_0\,
      CO(3) => \N_LED_reg[13]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[13]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[14]_i_20_n_5\,
      DI(2) => \N_LED_reg[14]_i_20_n_6\,
      DI(1) => \N_LED_reg[14]_i_20_n_7\,
      DI(0) => \N_LED_reg[14]_i_25_n_4\,
      O(3) => \N_LED_reg[13]_i_20_n_4\,
      O(2) => \N_LED_reg[13]_i_20_n_5\,
      O(1) => \N_LED_reg[13]_i_20_n_6\,
      O(0) => \N_LED_reg[13]_i_20_n_7\,
      S(3) => \N_LED[13]_i_26_n_0\,
      S(2) => \N_LED[13]_i_27_n_0\,
      S(1) => \N_LED[13]_i_28_n_0\,
      S(0) => \N_LED[13]_i_29_n_0\
    );
\N_LED_reg[13]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[13]_i_30_n_0\,
      CO(3) => \N_LED_reg[13]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[13]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[14]_i_25_n_5\,
      DI(2) => \N_LED_reg[14]_i_25_n_6\,
      DI(1) => \N_LED_reg[14]_i_25_n_7\,
      DI(0) => \N_LED_reg[14]_i_30_n_4\,
      O(3) => \N_LED_reg[13]_i_25_n_4\,
      O(2) => \N_LED_reg[13]_i_25_n_5\,
      O(1) => \N_LED_reg[13]_i_25_n_6\,
      O(0) => \N_LED_reg[13]_i_25_n_7\,
      S(3) => \N_LED[13]_i_31_n_0\,
      S(2) => \N_LED[13]_i_32_n_0\,
      S(1) => \N_LED[13]_i_33_n_0\,
      S(0) => \N_LED[13]_i_34_n_0\
    );
\N_LED_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[13]_i_5_n_0\,
      CO(3) => \N_LED_reg[13]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[13]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[14]_i_3_n_5\,
      DI(2) => \N_LED_reg[14]_i_3_n_6\,
      DI(1) => \N_LED_reg[14]_i_3_n_7\,
      DI(0) => \N_LED_reg[14]_i_5_n_4\,
      O(3) => \N_LED_reg[13]_i_3_n_4\,
      O(2) => \N_LED_reg[13]_i_3_n_5\,
      O(1) => \N_LED_reg[13]_i_3_n_6\,
      O(0) => \N_LED_reg[13]_i_3_n_7\,
      S(3) => \N_LED[13]_i_6_n_0\,
      S(2) => \N_LED[13]_i_7_n_0\,
      S(1) => \N_LED[13]_i_8_n_0\,
      S(0) => \N_LED[13]_i_9_n_0\
    );
\N_LED_reg[13]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[13]_i_35_n_0\,
      CO(3) => \N_LED_reg[13]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[13]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[14]_i_30_n_5\,
      DI(2) => \N_LED_reg[14]_i_30_n_6\,
      DI(1) => \N_LED_reg[14]_i_30_n_7\,
      DI(0) => \N_LED_reg[14]_i_35_n_4\,
      O(3) => \N_LED_reg[13]_i_30_n_4\,
      O(2) => \N_LED_reg[13]_i_30_n_5\,
      O(1) => \N_LED_reg[13]_i_30_n_6\,
      O(0) => \N_LED_reg[13]_i_30_n_7\,
      S(3) => \N_LED[13]_i_36_n_0\,
      S(2) => \N_LED[13]_i_37_n_0\,
      S(1) => \N_LED[13]_i_38_n_0\,
      S(0) => \N_LED[13]_i_39_n_0\
    );
\N_LED_reg[13]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[13]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[13]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(13),
      DI(3) => \N_LED_reg[14]_i_35_n_5\,
      DI(2) => \N_LED_reg[14]_i_35_n_6\,
      DI(1) => \N_LED[13]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[13]_i_35_n_4\,
      O(2) => \N_LED_reg[13]_i_35_n_5\,
      O(1) => \N_LED_reg[13]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[13]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[13]_i_41_n_0\,
      S(2) => \N_LED[13]_i_42_n_0\,
      S(1) => \N_LED[13]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[13]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[13]_i_10_n_0\,
      CO(3) => \N_LED_reg[13]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[13]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[14]_i_5_n_5\,
      DI(2) => \N_LED_reg[14]_i_5_n_6\,
      DI(1) => \N_LED_reg[14]_i_5_n_7\,
      DI(0) => \N_LED_reg[14]_i_10_n_4\,
      O(3) => \N_LED_reg[13]_i_5_n_4\,
      O(2) => \N_LED_reg[13]_i_5_n_5\,
      O(1) => \N_LED_reg[13]_i_5_n_6\,
      O(0) => \N_LED_reg[13]_i_5_n_7\,
      S(3) => \N_LED[13]_i_11_n_0\,
      S(2) => \N_LED[13]_i_12_n_0\,
      S(1) => \N_LED[13]_i_13_n_0\,
      S(0) => \N_LED[13]_i_14_n_0\
    );
\N_LED_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(12),
      Q => \^n_led_reg[30]_0\(14)
    );
\N_LED_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[14]_i_15_n_0\,
      CO(3) => \N_LED_reg[14]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[14]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[15]_i_10_n_5\,
      DI(2) => \N_LED_reg[15]_i_10_n_6\,
      DI(1) => \N_LED_reg[15]_i_10_n_7\,
      DI(0) => \N_LED_reg[15]_i_15_n_4\,
      O(3) => \N_LED_reg[14]_i_10_n_4\,
      O(2) => \N_LED_reg[14]_i_10_n_5\,
      O(1) => \N_LED_reg[14]_i_10_n_6\,
      O(0) => \N_LED_reg[14]_i_10_n_7\,
      S(3) => \N_LED[14]_i_16_n_0\,
      S(2) => \N_LED[14]_i_17_n_0\,
      S(1) => \N_LED[14]_i_18_n_0\,
      S(0) => \N_LED[14]_i_19_n_0\
    );
\N_LED_reg[14]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[14]_i_20_n_0\,
      CO(3) => \N_LED_reg[14]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[14]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[15]_i_15_n_5\,
      DI(2) => \N_LED_reg[15]_i_15_n_6\,
      DI(1) => \N_LED_reg[15]_i_15_n_7\,
      DI(0) => \N_LED_reg[15]_i_20_n_4\,
      O(3) => \N_LED_reg[14]_i_15_n_4\,
      O(2) => \N_LED_reg[14]_i_15_n_5\,
      O(1) => \N_LED_reg[14]_i_15_n_6\,
      O(0) => \N_LED_reg[14]_i_15_n_7\,
      S(3) => \N_LED[14]_i_21_n_0\,
      S(2) => \N_LED[14]_i_22_n_0\,
      S(1) => \N_LED[14]_i_23_n_0\,
      S(0) => \N_LED[14]_i_24_n_0\
    );
\N_LED_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[14]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[14]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(13),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(14),
      O(3 downto 0) => \NLW_N_LED_reg[14]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[14]_i_4_n_0\
    );
\N_LED_reg[14]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[14]_i_25_n_0\,
      CO(3) => \N_LED_reg[14]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[14]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[15]_i_20_n_5\,
      DI(2) => \N_LED_reg[15]_i_20_n_6\,
      DI(1) => \N_LED_reg[15]_i_20_n_7\,
      DI(0) => \N_LED_reg[15]_i_25_n_4\,
      O(3) => \N_LED_reg[14]_i_20_n_4\,
      O(2) => \N_LED_reg[14]_i_20_n_5\,
      O(1) => \N_LED_reg[14]_i_20_n_6\,
      O(0) => \N_LED_reg[14]_i_20_n_7\,
      S(3) => \N_LED[14]_i_26_n_0\,
      S(2) => \N_LED[14]_i_27_n_0\,
      S(1) => \N_LED[14]_i_28_n_0\,
      S(0) => \N_LED[14]_i_29_n_0\
    );
\N_LED_reg[14]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[14]_i_30_n_0\,
      CO(3) => \N_LED_reg[14]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[14]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[15]_i_25_n_5\,
      DI(2) => \N_LED_reg[15]_i_25_n_6\,
      DI(1) => \N_LED_reg[15]_i_25_n_7\,
      DI(0) => \N_LED_reg[15]_i_30_n_4\,
      O(3) => \N_LED_reg[14]_i_25_n_4\,
      O(2) => \N_LED_reg[14]_i_25_n_5\,
      O(1) => \N_LED_reg[14]_i_25_n_6\,
      O(0) => \N_LED_reg[14]_i_25_n_7\,
      S(3) => \N_LED[14]_i_31_n_0\,
      S(2) => \N_LED[14]_i_32_n_0\,
      S(1) => \N_LED[14]_i_33_n_0\,
      S(0) => \N_LED[14]_i_34_n_0\
    );
\N_LED_reg[14]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[14]_i_5_n_0\,
      CO(3) => \N_LED_reg[14]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[14]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[15]_i_3_n_5\,
      DI(2) => \N_LED_reg[15]_i_3_n_6\,
      DI(1) => \N_LED_reg[15]_i_3_n_7\,
      DI(0) => \N_LED_reg[15]_i_5_n_4\,
      O(3) => \N_LED_reg[14]_i_3_n_4\,
      O(2) => \N_LED_reg[14]_i_3_n_5\,
      O(1) => \N_LED_reg[14]_i_3_n_6\,
      O(0) => \N_LED_reg[14]_i_3_n_7\,
      S(3) => \N_LED[14]_i_6_n_0\,
      S(2) => \N_LED[14]_i_7_n_0\,
      S(1) => \N_LED[14]_i_8_n_0\,
      S(0) => \N_LED[14]_i_9_n_0\
    );
\N_LED_reg[14]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[14]_i_35_n_0\,
      CO(3) => \N_LED_reg[14]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[14]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[15]_i_30_n_5\,
      DI(2) => \N_LED_reg[15]_i_30_n_6\,
      DI(1) => \N_LED_reg[15]_i_30_n_7\,
      DI(0) => \N_LED_reg[15]_i_35_n_4\,
      O(3) => \N_LED_reg[14]_i_30_n_4\,
      O(2) => \N_LED_reg[14]_i_30_n_5\,
      O(1) => \N_LED_reg[14]_i_30_n_6\,
      O(0) => \N_LED_reg[14]_i_30_n_7\,
      S(3) => \N_LED[14]_i_36_n_0\,
      S(2) => \N_LED[14]_i_37_n_0\,
      S(1) => \N_LED[14]_i_38_n_0\,
      S(0) => \N_LED[14]_i_39_n_0\
    );
\N_LED_reg[14]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[14]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[14]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(14),
      DI(3) => \N_LED_reg[15]_i_35_n_5\,
      DI(2) => \N_LED_reg[15]_i_35_n_6\,
      DI(1) => \N_LED[14]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[14]_i_35_n_4\,
      O(2) => \N_LED_reg[14]_i_35_n_5\,
      O(1) => \N_LED_reg[14]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[14]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[14]_i_41_n_0\,
      S(2) => \N_LED[14]_i_42_n_0\,
      S(1) => \N_LED[14]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[14]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[10]_i_44_n_0\,
      CO(3) => \N_LED_reg[14]_i_44_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[14]_i_44_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => N_LED3(14 downto 11),
      S(3) => \N_LED[14]_i_45_n_0\,
      S(2) => \N_LED[14]_i_46_n_0\,
      S(1) => \N_LED[14]_i_47_n_0\,
      S(0) => \N_LED[14]_i_48_n_0\
    );
\N_LED_reg[14]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[14]_i_10_n_0\,
      CO(3) => \N_LED_reg[14]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[14]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[15]_i_5_n_5\,
      DI(2) => \N_LED_reg[15]_i_5_n_6\,
      DI(1) => \N_LED_reg[15]_i_5_n_7\,
      DI(0) => \N_LED_reg[15]_i_10_n_4\,
      O(3) => \N_LED_reg[14]_i_5_n_4\,
      O(2) => \N_LED_reg[14]_i_5_n_5\,
      O(1) => \N_LED_reg[14]_i_5_n_6\,
      O(0) => \N_LED_reg[14]_i_5_n_7\,
      S(3) => \N_LED[14]_i_11_n_0\,
      S(2) => \N_LED[14]_i_12_n_0\,
      S(1) => \N_LED[14]_i_13_n_0\,
      S(0) => \N_LED[14]_i_14_n_0\
    );
\N_LED_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(13),
      Q => \^n_led_reg[30]_0\(15)
    );
\N_LED_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[15]_i_15_n_0\,
      CO(3) => \N_LED_reg[15]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[15]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[16]_i_15_n_5\,
      DI(2) => \N_LED_reg[16]_i_15_n_6\,
      DI(1) => \N_LED_reg[16]_i_15_n_7\,
      DI(0) => \N_LED_reg[16]_i_20_n_4\,
      O(3) => \N_LED_reg[15]_i_10_n_4\,
      O(2) => \N_LED_reg[15]_i_10_n_5\,
      O(1) => \N_LED_reg[15]_i_10_n_6\,
      O(0) => \N_LED_reg[15]_i_10_n_7\,
      S(3) => \N_LED[15]_i_16_n_0\,
      S(2) => \N_LED[15]_i_17_n_0\,
      S(1) => \N_LED[15]_i_18_n_0\,
      S(0) => \N_LED[15]_i_19_n_0\
    );
\N_LED_reg[15]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[15]_i_20_n_0\,
      CO(3) => \N_LED_reg[15]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[15]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[16]_i_20_n_5\,
      DI(2) => \N_LED_reg[16]_i_20_n_6\,
      DI(1) => \N_LED_reg[16]_i_20_n_7\,
      DI(0) => \N_LED_reg[16]_i_25_n_4\,
      O(3) => \N_LED_reg[15]_i_15_n_4\,
      O(2) => \N_LED_reg[15]_i_15_n_5\,
      O(1) => \N_LED_reg[15]_i_15_n_6\,
      O(0) => \N_LED_reg[15]_i_15_n_7\,
      S(3) => \N_LED[15]_i_21_n_0\,
      S(2) => \N_LED[15]_i_22_n_0\,
      S(1) => \N_LED[15]_i_23_n_0\,
      S(0) => \N_LED[15]_i_24_n_0\
    );
\N_LED_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[15]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(14),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(15),
      O(3 downto 0) => \NLW_N_LED_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[15]_i_4_n_0\
    );
\N_LED_reg[15]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[15]_i_25_n_0\,
      CO(3) => \N_LED_reg[15]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[15]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[16]_i_25_n_5\,
      DI(2) => \N_LED_reg[16]_i_25_n_6\,
      DI(1) => \N_LED_reg[16]_i_25_n_7\,
      DI(0) => \N_LED_reg[16]_i_30_n_4\,
      O(3) => \N_LED_reg[15]_i_20_n_4\,
      O(2) => \N_LED_reg[15]_i_20_n_5\,
      O(1) => \N_LED_reg[15]_i_20_n_6\,
      O(0) => \N_LED_reg[15]_i_20_n_7\,
      S(3) => \N_LED[15]_i_26_n_0\,
      S(2) => \N_LED[15]_i_27_n_0\,
      S(1) => \N_LED[15]_i_28_n_0\,
      S(0) => \N_LED[15]_i_29_n_0\
    );
\N_LED_reg[15]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[15]_i_30_n_0\,
      CO(3) => \N_LED_reg[15]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[15]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[16]_i_30_n_5\,
      DI(2) => \N_LED_reg[16]_i_30_n_6\,
      DI(1) => \N_LED_reg[16]_i_30_n_7\,
      DI(0) => \N_LED_reg[16]_i_35_n_4\,
      O(3) => \N_LED_reg[15]_i_25_n_4\,
      O(2) => \N_LED_reg[15]_i_25_n_5\,
      O(1) => \N_LED_reg[15]_i_25_n_6\,
      O(0) => \N_LED_reg[15]_i_25_n_7\,
      S(3) => \N_LED[15]_i_31_n_0\,
      S(2) => \N_LED[15]_i_32_n_0\,
      S(1) => \N_LED[15]_i_33_n_0\,
      S(0) => \N_LED[15]_i_34_n_0\
    );
\N_LED_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[15]_i_5_n_0\,
      CO(3) => \N_LED_reg[15]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[15]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[16]_i_8_n_5\,
      DI(2) => \N_LED_reg[16]_i_8_n_6\,
      DI(1) => \N_LED_reg[16]_i_8_n_7\,
      DI(0) => \N_LED_reg[16]_i_10_n_4\,
      O(3) => \N_LED_reg[15]_i_3_n_4\,
      O(2) => \N_LED_reg[15]_i_3_n_5\,
      O(1) => \N_LED_reg[15]_i_3_n_6\,
      O(0) => \N_LED_reg[15]_i_3_n_7\,
      S(3) => \N_LED[15]_i_6_n_0\,
      S(2) => \N_LED[15]_i_7_n_0\,
      S(1) => \N_LED[15]_i_8_n_0\,
      S(0) => \N_LED[15]_i_9_n_0\
    );
\N_LED_reg[15]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[15]_i_35_n_0\,
      CO(3) => \N_LED_reg[15]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[15]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[16]_i_35_n_5\,
      DI(2) => \N_LED_reg[16]_i_35_n_6\,
      DI(1) => \N_LED_reg[16]_i_35_n_7\,
      DI(0) => \N_LED_reg[16]_i_40_n_4\,
      O(3) => \N_LED_reg[15]_i_30_n_4\,
      O(2) => \N_LED_reg[15]_i_30_n_5\,
      O(1) => \N_LED_reg[15]_i_30_n_6\,
      O(0) => \N_LED_reg[15]_i_30_n_7\,
      S(3) => \N_LED[15]_i_36_n_0\,
      S(2) => \N_LED[15]_i_37_n_0\,
      S(1) => \N_LED[15]_i_38_n_0\,
      S(0) => \N_LED[15]_i_39_n_0\
    );
\N_LED_reg[15]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[15]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[15]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(15),
      DI(3) => \N_LED_reg[16]_i_40_n_5\,
      DI(2) => \N_LED_reg[16]_i_40_n_6\,
      DI(1) => \N_LED[15]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[15]_i_35_n_4\,
      O(2) => \N_LED_reg[15]_i_35_n_5\,
      O(1) => \N_LED_reg[15]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[15]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[15]_i_41_n_0\,
      S(2) => \N_LED[15]_i_42_n_0\,
      S(1) => \N_LED[15]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[15]_i_10_n_0\,
      CO(3) => \N_LED_reg[15]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[15]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[16]_i_10_n_5\,
      DI(2) => \N_LED_reg[16]_i_10_n_6\,
      DI(1) => \N_LED_reg[16]_i_10_n_7\,
      DI(0) => \N_LED_reg[16]_i_15_n_4\,
      O(3) => \N_LED_reg[15]_i_5_n_4\,
      O(2) => \N_LED_reg[15]_i_5_n_5\,
      O(1) => \N_LED_reg[15]_i_5_n_6\,
      O(0) => \N_LED_reg[15]_i_5_n_7\,
      S(3) => \N_LED[15]_i_11_n_0\,
      S(2) => \N_LED[15]_i_12_n_0\,
      S(1) => \N_LED[15]_i_13_n_0\,
      S(0) => \N_LED[15]_i_14_n_0\
    );
\N_LED_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(14),
      Q => \^n_led_reg[30]_0\(16)
    );
\N_LED_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[16]_i_15_n_0\,
      CO(3) => \N_LED_reg[16]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[16]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[17]_i_5_n_5\,
      DI(2) => \N_LED_reg[17]_i_5_n_6\,
      DI(1) => \N_LED_reg[17]_i_5_n_7\,
      DI(0) => \N_LED_reg[17]_i_10_n_4\,
      O(3) => \N_LED_reg[16]_i_10_n_4\,
      O(2) => \N_LED_reg[16]_i_10_n_5\,
      O(1) => \N_LED_reg[16]_i_10_n_6\,
      O(0) => \N_LED_reg[16]_i_10_n_7\,
      S(3) => \N_LED[16]_i_16_n_0\,
      S(2) => \N_LED[16]_i_17_n_0\,
      S(1) => \N_LED[16]_i_18_n_0\,
      S(0) => \N_LED[16]_i_19_n_0\
    );
\N_LED_reg[16]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[16]_i_20_n_0\,
      CO(3) => \N_LED_reg[16]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[16]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[17]_i_10_n_5\,
      DI(2) => \N_LED_reg[17]_i_10_n_6\,
      DI(1) => \N_LED_reg[17]_i_10_n_7\,
      DI(0) => \N_LED_reg[17]_i_15_n_4\,
      O(3) => \N_LED_reg[16]_i_15_n_4\,
      O(2) => \N_LED_reg[16]_i_15_n_5\,
      O(1) => \N_LED_reg[16]_i_15_n_6\,
      O(0) => \N_LED_reg[16]_i_15_n_7\,
      S(3) => \N_LED[16]_i_21_n_0\,
      S(2) => \N_LED[16]_i_22_n_0\,
      S(1) => \N_LED[16]_i_23_n_0\,
      S(0) => \N_LED[16]_i_24_n_0\
    );
\N_LED_reg[16]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[16]_i_25_n_0\,
      CO(3) => \N_LED_reg[16]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[16]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[17]_i_15_n_5\,
      DI(2) => \N_LED_reg[17]_i_15_n_6\,
      DI(1) => \N_LED_reg[17]_i_15_n_7\,
      DI(0) => \N_LED_reg[17]_i_20_n_4\,
      O(3) => \N_LED_reg[16]_i_20_n_4\,
      O(2) => \N_LED_reg[16]_i_20_n_5\,
      O(1) => \N_LED_reg[16]_i_20_n_6\,
      O(0) => \N_LED_reg[16]_i_20_n_7\,
      S(3) => \N_LED[16]_i_26_n_0\,
      S(2) => \N_LED[16]_i_27_n_0\,
      S(1) => \N_LED[16]_i_28_n_0\,
      S(0) => \N_LED[16]_i_29_n_0\
    );
\N_LED_reg[16]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[16]_i_30_n_0\,
      CO(3) => \N_LED_reg[16]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[16]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[17]_i_20_n_5\,
      DI(2) => \N_LED_reg[17]_i_20_n_6\,
      DI(1) => \N_LED_reg[17]_i_20_n_7\,
      DI(0) => \N_LED_reg[17]_i_25_n_4\,
      O(3) => \N_LED_reg[16]_i_25_n_4\,
      O(2) => \N_LED_reg[16]_i_25_n_5\,
      O(1) => \N_LED_reg[16]_i_25_n_6\,
      O(0) => \N_LED_reg[16]_i_25_n_7\,
      S(3) => \N_LED[16]_i_31_n_0\,
      S(2) => \N_LED[16]_i_32_n_0\,
      S(1) => \N_LED[16]_i_33_n_0\,
      S(0) => \N_LED[16]_i_34_n_0\
    );
\N_LED_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[16]_i_8_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[16]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(15),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(16),
      O(3 downto 0) => \NLW_N_LED_reg[16]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[16]_i_9_n_0\
    );
\N_LED_reg[16]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[16]_i_35_n_0\,
      CO(3) => \N_LED_reg[16]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[16]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[17]_i_25_n_5\,
      DI(2) => \N_LED_reg[17]_i_25_n_6\,
      DI(1) => \N_LED_reg[17]_i_25_n_7\,
      DI(0) => \N_LED_reg[17]_i_30_n_4\,
      O(3) => \N_LED_reg[16]_i_30_n_4\,
      O(2) => \N_LED_reg[16]_i_30_n_5\,
      O(1) => \N_LED_reg[16]_i_30_n_6\,
      O(0) => \N_LED_reg[16]_i_30_n_7\,
      S(3) => \N_LED[16]_i_36_n_0\,
      S(2) => \N_LED[16]_i_37_n_0\,
      S(1) => \N_LED[16]_i_38_n_0\,
      S(0) => \N_LED[16]_i_39_n_0\
    );
\N_LED_reg[16]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[16]_i_40_n_0\,
      CO(3) => \N_LED_reg[16]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[16]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[17]_i_30_n_5\,
      DI(2) => \N_LED_reg[17]_i_30_n_6\,
      DI(1) => \N_LED_reg[17]_i_30_n_7\,
      DI(0) => \N_LED_reg[17]_i_35_n_4\,
      O(3) => \N_LED_reg[16]_i_35_n_4\,
      O(2) => \N_LED_reg[16]_i_35_n_5\,
      O(1) => \N_LED_reg[16]_i_35_n_6\,
      O(0) => \N_LED_reg[16]_i_35_n_7\,
      S(3) => \N_LED[16]_i_41_n_0\,
      S(2) => \N_LED[16]_i_42_n_0\,
      S(1) => \N_LED[16]_i_43_n_0\,
      S(0) => \N_LED[16]_i_44_n_0\
    );
\N_LED_reg[16]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[16]_i_40_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[16]_i_40_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(16),
      DI(3) => \N_LED_reg[17]_i_35_n_5\,
      DI(2) => \N_LED_reg[17]_i_35_n_6\,
      DI(1) => \N_LED[16]_i_45_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[16]_i_40_n_4\,
      O(2) => \N_LED_reg[16]_i_40_n_5\,
      O(1) => \N_LED_reg[16]_i_40_n_6\,
      O(0) => \NLW_N_LED_reg[16]_i_40_O_UNCONNECTED\(0),
      S(3) => \N_LED[16]_i_46_n_0\,
      S(2) => \N_LED[16]_i_47_n_0\,
      S(1) => \N_LED[16]_i_48_n_0\,
      S(0) => '1'
    );
\N_LED_reg[16]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[16]_i_10_n_0\,
      CO(3) => \N_LED_reg[16]_i_8_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[16]_i_8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[17]_i_3_n_5\,
      DI(2) => \N_LED_reg[17]_i_3_n_6\,
      DI(1) => \N_LED_reg[17]_i_3_n_7\,
      DI(0) => \N_LED_reg[17]_i_5_n_4\,
      O(3) => \N_LED_reg[16]_i_8_n_4\,
      O(2) => \N_LED_reg[16]_i_8_n_5\,
      O(1) => \N_LED_reg[16]_i_8_n_6\,
      O(0) => \N_LED_reg[16]_i_8_n_7\,
      S(3) => \N_LED[16]_i_11_n_0\,
      S(2) => \N_LED[16]_i_12_n_0\,
      S(1) => \N_LED[16]_i_13_n_0\,
      S(0) => \N_LED[16]_i_14_n_0\
    );
\N_LED_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(15),
      Q => \^n_led_reg[30]_0\(17)
    );
\N_LED_reg[17]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[17]_i_15_n_0\,
      CO(3) => \N_LED_reg[17]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[17]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[18]_i_10_n_5\,
      DI(2) => \N_LED_reg[18]_i_10_n_6\,
      DI(1) => \N_LED_reg[18]_i_10_n_7\,
      DI(0) => \N_LED_reg[18]_i_15_n_4\,
      O(3) => \N_LED_reg[17]_i_10_n_4\,
      O(2) => \N_LED_reg[17]_i_10_n_5\,
      O(1) => \N_LED_reg[17]_i_10_n_6\,
      O(0) => \N_LED_reg[17]_i_10_n_7\,
      S(3) => \N_LED[17]_i_16_n_0\,
      S(2) => \N_LED[17]_i_17_n_0\,
      S(1) => \N_LED[17]_i_18_n_0\,
      S(0) => \N_LED[17]_i_19_n_0\
    );
\N_LED_reg[17]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[17]_i_20_n_0\,
      CO(3) => \N_LED_reg[17]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[17]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[18]_i_15_n_5\,
      DI(2) => \N_LED_reg[18]_i_15_n_6\,
      DI(1) => \N_LED_reg[18]_i_15_n_7\,
      DI(0) => \N_LED_reg[18]_i_20_n_4\,
      O(3) => \N_LED_reg[17]_i_15_n_4\,
      O(2) => \N_LED_reg[17]_i_15_n_5\,
      O(1) => \N_LED_reg[17]_i_15_n_6\,
      O(0) => \N_LED_reg[17]_i_15_n_7\,
      S(3) => \N_LED[17]_i_21_n_0\,
      S(2) => \N_LED[17]_i_22_n_0\,
      S(1) => \N_LED[17]_i_23_n_0\,
      S(0) => \N_LED[17]_i_24_n_0\
    );
\N_LED_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[17]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[17]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(16),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(17),
      O(3 downto 0) => \NLW_N_LED_reg[17]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[17]_i_4_n_0\
    );
\N_LED_reg[17]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[17]_i_25_n_0\,
      CO(3) => \N_LED_reg[17]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[17]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[18]_i_20_n_5\,
      DI(2) => \N_LED_reg[18]_i_20_n_6\,
      DI(1) => \N_LED_reg[18]_i_20_n_7\,
      DI(0) => \N_LED_reg[18]_i_25_n_4\,
      O(3) => \N_LED_reg[17]_i_20_n_4\,
      O(2) => \N_LED_reg[17]_i_20_n_5\,
      O(1) => \N_LED_reg[17]_i_20_n_6\,
      O(0) => \N_LED_reg[17]_i_20_n_7\,
      S(3) => \N_LED[17]_i_26_n_0\,
      S(2) => \N_LED[17]_i_27_n_0\,
      S(1) => \N_LED[17]_i_28_n_0\,
      S(0) => \N_LED[17]_i_29_n_0\
    );
\N_LED_reg[17]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[17]_i_30_n_0\,
      CO(3) => \N_LED_reg[17]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[17]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[18]_i_25_n_5\,
      DI(2) => \N_LED_reg[18]_i_25_n_6\,
      DI(1) => \N_LED_reg[18]_i_25_n_7\,
      DI(0) => \N_LED_reg[18]_i_30_n_4\,
      O(3) => \N_LED_reg[17]_i_25_n_4\,
      O(2) => \N_LED_reg[17]_i_25_n_5\,
      O(1) => \N_LED_reg[17]_i_25_n_6\,
      O(0) => \N_LED_reg[17]_i_25_n_7\,
      S(3) => \N_LED[17]_i_31_n_0\,
      S(2) => \N_LED[17]_i_32_n_0\,
      S(1) => \N_LED[17]_i_33_n_0\,
      S(0) => \N_LED[17]_i_34_n_0\
    );
\N_LED_reg[17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[17]_i_5_n_0\,
      CO(3) => \N_LED_reg[17]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[17]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[18]_i_3_n_5\,
      DI(2) => \N_LED_reg[18]_i_3_n_6\,
      DI(1) => \N_LED_reg[18]_i_3_n_7\,
      DI(0) => \N_LED_reg[18]_i_5_n_4\,
      O(3) => \N_LED_reg[17]_i_3_n_4\,
      O(2) => \N_LED_reg[17]_i_3_n_5\,
      O(1) => \N_LED_reg[17]_i_3_n_6\,
      O(0) => \N_LED_reg[17]_i_3_n_7\,
      S(3) => \N_LED[17]_i_6_n_0\,
      S(2) => \N_LED[17]_i_7_n_0\,
      S(1) => \N_LED[17]_i_8_n_0\,
      S(0) => \N_LED[17]_i_9_n_0\
    );
\N_LED_reg[17]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[17]_i_35_n_0\,
      CO(3) => \N_LED_reg[17]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[17]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[18]_i_30_n_5\,
      DI(2) => \N_LED_reg[18]_i_30_n_6\,
      DI(1) => \N_LED_reg[18]_i_30_n_7\,
      DI(0) => \N_LED_reg[18]_i_35_n_4\,
      O(3) => \N_LED_reg[17]_i_30_n_4\,
      O(2) => \N_LED_reg[17]_i_30_n_5\,
      O(1) => \N_LED_reg[17]_i_30_n_6\,
      O(0) => \N_LED_reg[17]_i_30_n_7\,
      S(3) => \N_LED[17]_i_36_n_0\,
      S(2) => \N_LED[17]_i_37_n_0\,
      S(1) => \N_LED[17]_i_38_n_0\,
      S(0) => \N_LED[17]_i_39_n_0\
    );
\N_LED_reg[17]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[17]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[17]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(17),
      DI(3) => \N_LED_reg[18]_i_35_n_5\,
      DI(2) => \N_LED_reg[18]_i_35_n_6\,
      DI(1) => \N_LED[17]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[17]_i_35_n_4\,
      O(2) => \N_LED_reg[17]_i_35_n_5\,
      O(1) => \N_LED_reg[17]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[17]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[17]_i_41_n_0\,
      S(2) => \N_LED[17]_i_42_n_0\,
      S(1) => \N_LED[17]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[17]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[17]_i_10_n_0\,
      CO(3) => \N_LED_reg[17]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[17]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[18]_i_5_n_5\,
      DI(2) => \N_LED_reg[18]_i_5_n_6\,
      DI(1) => \N_LED_reg[18]_i_5_n_7\,
      DI(0) => \N_LED_reg[18]_i_10_n_4\,
      O(3) => \N_LED_reg[17]_i_5_n_4\,
      O(2) => \N_LED_reg[17]_i_5_n_5\,
      O(1) => \N_LED_reg[17]_i_5_n_6\,
      O(0) => \N_LED_reg[17]_i_5_n_7\,
      S(3) => \N_LED[17]_i_11_n_0\,
      S(2) => \N_LED[17]_i_12_n_0\,
      S(1) => \N_LED[17]_i_13_n_0\,
      S(0) => \N_LED[17]_i_14_n_0\
    );
\N_LED_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(16),
      Q => \^n_led_reg[30]_0\(18)
    );
\N_LED_reg[18]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[18]_i_15_n_0\,
      CO(3) => \N_LED_reg[18]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[18]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[19]_i_10_n_5\,
      DI(2) => \N_LED_reg[19]_i_10_n_6\,
      DI(1) => \N_LED_reg[19]_i_10_n_7\,
      DI(0) => \N_LED_reg[19]_i_15_n_4\,
      O(3) => \N_LED_reg[18]_i_10_n_4\,
      O(2) => \N_LED_reg[18]_i_10_n_5\,
      O(1) => \N_LED_reg[18]_i_10_n_6\,
      O(0) => \N_LED_reg[18]_i_10_n_7\,
      S(3) => \N_LED[18]_i_16_n_0\,
      S(2) => \N_LED[18]_i_17_n_0\,
      S(1) => \N_LED[18]_i_18_n_0\,
      S(0) => \N_LED[18]_i_19_n_0\
    );
\N_LED_reg[18]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[18]_i_20_n_0\,
      CO(3) => \N_LED_reg[18]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[18]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[19]_i_15_n_5\,
      DI(2) => \N_LED_reg[19]_i_15_n_6\,
      DI(1) => \N_LED_reg[19]_i_15_n_7\,
      DI(0) => \N_LED_reg[19]_i_20_n_4\,
      O(3) => \N_LED_reg[18]_i_15_n_4\,
      O(2) => \N_LED_reg[18]_i_15_n_5\,
      O(1) => \N_LED_reg[18]_i_15_n_6\,
      O(0) => \N_LED_reg[18]_i_15_n_7\,
      S(3) => \N_LED[18]_i_21_n_0\,
      S(2) => \N_LED[18]_i_22_n_0\,
      S(1) => \N_LED[18]_i_23_n_0\,
      S(0) => \N_LED[18]_i_24_n_0\
    );
\N_LED_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[18]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[18]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(17),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(18),
      O(3 downto 0) => \NLW_N_LED_reg[18]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[18]_i_4_n_0\
    );
\N_LED_reg[18]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[18]_i_25_n_0\,
      CO(3) => \N_LED_reg[18]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[18]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[19]_i_20_n_5\,
      DI(2) => \N_LED_reg[19]_i_20_n_6\,
      DI(1) => \N_LED_reg[19]_i_20_n_7\,
      DI(0) => \N_LED_reg[19]_i_25_n_4\,
      O(3) => \N_LED_reg[18]_i_20_n_4\,
      O(2) => \N_LED_reg[18]_i_20_n_5\,
      O(1) => \N_LED_reg[18]_i_20_n_6\,
      O(0) => \N_LED_reg[18]_i_20_n_7\,
      S(3) => \N_LED[18]_i_26_n_0\,
      S(2) => \N_LED[18]_i_27_n_0\,
      S(1) => \N_LED[18]_i_28_n_0\,
      S(0) => \N_LED[18]_i_29_n_0\
    );
\N_LED_reg[18]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[18]_i_30_n_0\,
      CO(3) => \N_LED_reg[18]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[18]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[19]_i_25_n_5\,
      DI(2) => \N_LED_reg[19]_i_25_n_6\,
      DI(1) => \N_LED_reg[19]_i_25_n_7\,
      DI(0) => \N_LED_reg[19]_i_30_n_4\,
      O(3) => \N_LED_reg[18]_i_25_n_4\,
      O(2) => \N_LED_reg[18]_i_25_n_5\,
      O(1) => \N_LED_reg[18]_i_25_n_6\,
      O(0) => \N_LED_reg[18]_i_25_n_7\,
      S(3) => \N_LED[18]_i_31_n_0\,
      S(2) => \N_LED[18]_i_32_n_0\,
      S(1) => \N_LED[18]_i_33_n_0\,
      S(0) => \N_LED[18]_i_34_n_0\
    );
\N_LED_reg[18]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[18]_i_5_n_0\,
      CO(3) => \N_LED_reg[18]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[18]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[19]_i_3_n_5\,
      DI(2) => \N_LED_reg[19]_i_3_n_6\,
      DI(1) => \N_LED_reg[19]_i_3_n_7\,
      DI(0) => \N_LED_reg[19]_i_5_n_4\,
      O(3) => \N_LED_reg[18]_i_3_n_4\,
      O(2) => \N_LED_reg[18]_i_3_n_5\,
      O(1) => \N_LED_reg[18]_i_3_n_6\,
      O(0) => \N_LED_reg[18]_i_3_n_7\,
      S(3) => \N_LED[18]_i_6_n_0\,
      S(2) => \N_LED[18]_i_7_n_0\,
      S(1) => \N_LED[18]_i_8_n_0\,
      S(0) => \N_LED[18]_i_9_n_0\
    );
\N_LED_reg[18]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[18]_i_35_n_0\,
      CO(3) => \N_LED_reg[18]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[18]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[19]_i_30_n_5\,
      DI(2) => \N_LED_reg[19]_i_30_n_6\,
      DI(1) => \N_LED_reg[19]_i_30_n_7\,
      DI(0) => \N_LED_reg[19]_i_35_n_4\,
      O(3) => \N_LED_reg[18]_i_30_n_4\,
      O(2) => \N_LED_reg[18]_i_30_n_5\,
      O(1) => \N_LED_reg[18]_i_30_n_6\,
      O(0) => \N_LED_reg[18]_i_30_n_7\,
      S(3) => \N_LED[18]_i_36_n_0\,
      S(2) => \N_LED[18]_i_37_n_0\,
      S(1) => \N_LED[18]_i_38_n_0\,
      S(0) => \N_LED[18]_i_39_n_0\
    );
\N_LED_reg[18]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[18]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[18]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(18),
      DI(3) => \N_LED_reg[19]_i_35_n_5\,
      DI(2) => \N_LED_reg[19]_i_35_n_6\,
      DI(1) => \N_LED[18]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[18]_i_35_n_4\,
      O(2) => \N_LED_reg[18]_i_35_n_5\,
      O(1) => \N_LED_reg[18]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[18]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[18]_i_41_n_0\,
      S(2) => \N_LED[18]_i_42_n_0\,
      S(1) => \N_LED[18]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[18]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[14]_i_44_n_0\,
      CO(3) => \N_LED_reg[18]_i_44_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[18]_i_44_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => N_LED3(18 downto 15),
      S(3) => \N_LED[18]_i_45_n_0\,
      S(2) => \N_LED[18]_i_46_n_0\,
      S(1) => \N_LED[18]_i_47_n_0\,
      S(0) => \N_LED[18]_i_48_n_0\
    );
\N_LED_reg[18]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[18]_i_10_n_0\,
      CO(3) => \N_LED_reg[18]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[18]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[19]_i_5_n_5\,
      DI(2) => \N_LED_reg[19]_i_5_n_6\,
      DI(1) => \N_LED_reg[19]_i_5_n_7\,
      DI(0) => \N_LED_reg[19]_i_10_n_4\,
      O(3) => \N_LED_reg[18]_i_5_n_4\,
      O(2) => \N_LED_reg[18]_i_5_n_5\,
      O(1) => \N_LED_reg[18]_i_5_n_6\,
      O(0) => \N_LED_reg[18]_i_5_n_7\,
      S(3) => \N_LED[18]_i_11_n_0\,
      S(2) => \N_LED[18]_i_12_n_0\,
      S(1) => \N_LED[18]_i_13_n_0\,
      S(0) => \N_LED[18]_i_14_n_0\
    );
\N_LED_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(17),
      Q => \^n_led_reg[30]_0\(19)
    );
\N_LED_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[19]_i_15_n_0\,
      CO(3) => \N_LED_reg[19]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[19]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[20]_i_15_n_5\,
      DI(2) => \N_LED_reg[20]_i_15_n_6\,
      DI(1) => \N_LED_reg[20]_i_15_n_7\,
      DI(0) => \N_LED_reg[20]_i_20_n_4\,
      O(3) => \N_LED_reg[19]_i_10_n_4\,
      O(2) => \N_LED_reg[19]_i_10_n_5\,
      O(1) => \N_LED_reg[19]_i_10_n_6\,
      O(0) => \N_LED_reg[19]_i_10_n_7\,
      S(3) => \N_LED[19]_i_16_n_0\,
      S(2) => \N_LED[19]_i_17_n_0\,
      S(1) => \N_LED[19]_i_18_n_0\,
      S(0) => \N_LED[19]_i_19_n_0\
    );
\N_LED_reg[19]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[19]_i_20_n_0\,
      CO(3) => \N_LED_reg[19]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[19]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[20]_i_20_n_5\,
      DI(2) => \N_LED_reg[20]_i_20_n_6\,
      DI(1) => \N_LED_reg[20]_i_20_n_7\,
      DI(0) => \N_LED_reg[20]_i_25_n_4\,
      O(3) => \N_LED_reg[19]_i_15_n_4\,
      O(2) => \N_LED_reg[19]_i_15_n_5\,
      O(1) => \N_LED_reg[19]_i_15_n_6\,
      O(0) => \N_LED_reg[19]_i_15_n_7\,
      S(3) => \N_LED[19]_i_21_n_0\,
      S(2) => \N_LED[19]_i_22_n_0\,
      S(1) => \N_LED[19]_i_23_n_0\,
      S(0) => \N_LED[19]_i_24_n_0\
    );
\N_LED_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[19]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[19]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(18),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(19),
      O(3 downto 0) => \NLW_N_LED_reg[19]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[19]_i_4_n_0\
    );
\N_LED_reg[19]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[19]_i_25_n_0\,
      CO(3) => \N_LED_reg[19]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[19]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[20]_i_25_n_5\,
      DI(2) => \N_LED_reg[20]_i_25_n_6\,
      DI(1) => \N_LED_reg[20]_i_25_n_7\,
      DI(0) => \N_LED_reg[20]_i_30_n_4\,
      O(3) => \N_LED_reg[19]_i_20_n_4\,
      O(2) => \N_LED_reg[19]_i_20_n_5\,
      O(1) => \N_LED_reg[19]_i_20_n_6\,
      O(0) => \N_LED_reg[19]_i_20_n_7\,
      S(3) => \N_LED[19]_i_26_n_0\,
      S(2) => \N_LED[19]_i_27_n_0\,
      S(1) => \N_LED[19]_i_28_n_0\,
      S(0) => \N_LED[19]_i_29_n_0\
    );
\N_LED_reg[19]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[19]_i_30_n_0\,
      CO(3) => \N_LED_reg[19]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[19]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[20]_i_30_n_5\,
      DI(2) => \N_LED_reg[20]_i_30_n_6\,
      DI(1) => \N_LED_reg[20]_i_30_n_7\,
      DI(0) => \N_LED_reg[20]_i_35_n_4\,
      O(3) => \N_LED_reg[19]_i_25_n_4\,
      O(2) => \N_LED_reg[19]_i_25_n_5\,
      O(1) => \N_LED_reg[19]_i_25_n_6\,
      O(0) => \N_LED_reg[19]_i_25_n_7\,
      S(3) => \N_LED[19]_i_31_n_0\,
      S(2) => \N_LED[19]_i_32_n_0\,
      S(1) => \N_LED[19]_i_33_n_0\,
      S(0) => \N_LED[19]_i_34_n_0\
    );
\N_LED_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[19]_i_5_n_0\,
      CO(3) => \N_LED_reg[19]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[19]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[20]_i_8_n_5\,
      DI(2) => \N_LED_reg[20]_i_8_n_6\,
      DI(1) => \N_LED_reg[20]_i_8_n_7\,
      DI(0) => \N_LED_reg[20]_i_10_n_4\,
      O(3) => \N_LED_reg[19]_i_3_n_4\,
      O(2) => \N_LED_reg[19]_i_3_n_5\,
      O(1) => \N_LED_reg[19]_i_3_n_6\,
      O(0) => \N_LED_reg[19]_i_3_n_7\,
      S(3) => \N_LED[19]_i_6_n_0\,
      S(2) => \N_LED[19]_i_7_n_0\,
      S(1) => \N_LED[19]_i_8_n_0\,
      S(0) => \N_LED[19]_i_9_n_0\
    );
\N_LED_reg[19]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[19]_i_35_n_0\,
      CO(3) => \N_LED_reg[19]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[19]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[20]_i_35_n_5\,
      DI(2) => \N_LED_reg[20]_i_35_n_6\,
      DI(1) => \N_LED_reg[20]_i_35_n_7\,
      DI(0) => \N_LED_reg[20]_i_40_n_4\,
      O(3) => \N_LED_reg[19]_i_30_n_4\,
      O(2) => \N_LED_reg[19]_i_30_n_5\,
      O(1) => \N_LED_reg[19]_i_30_n_6\,
      O(0) => \N_LED_reg[19]_i_30_n_7\,
      S(3) => \N_LED[19]_i_36_n_0\,
      S(2) => \N_LED[19]_i_37_n_0\,
      S(1) => \N_LED[19]_i_38_n_0\,
      S(0) => \N_LED[19]_i_39_n_0\
    );
\N_LED_reg[19]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[19]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[19]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(19),
      DI(3) => \N_LED_reg[20]_i_40_n_5\,
      DI(2) => \N_LED_reg[20]_i_40_n_6\,
      DI(1) => \N_LED[19]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[19]_i_35_n_4\,
      O(2) => \N_LED_reg[19]_i_35_n_5\,
      O(1) => \N_LED_reg[19]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[19]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[19]_i_41_n_0\,
      S(2) => \N_LED[19]_i_42_n_0\,
      S(1) => \N_LED[19]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[19]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[19]_i_10_n_0\,
      CO(3) => \N_LED_reg[19]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[19]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[20]_i_10_n_5\,
      DI(2) => \N_LED_reg[20]_i_10_n_6\,
      DI(1) => \N_LED_reg[20]_i_10_n_7\,
      DI(0) => \N_LED_reg[20]_i_15_n_4\,
      O(3) => \N_LED_reg[19]_i_5_n_4\,
      O(2) => \N_LED_reg[19]_i_5_n_5\,
      O(1) => \N_LED_reg[19]_i_5_n_6\,
      O(0) => \N_LED_reg[19]_i_5_n_7\,
      S(3) => \N_LED[19]_i_11_n_0\,
      S(2) => \N_LED[19]_i_12_n_0\,
      S(1) => \N_LED[19]_i_13_n_0\,
      S(0) => \N_LED[19]_i_14_n_0\
    );
\N_LED_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(0),
      Q => \^n_led_reg[30]_0\(1)
    );
\N_LED_reg[1]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[1]_i_15_n_0\,
      CO(3) => \N_LED_reg[1]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[1]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[2]_i_10_n_5\,
      DI(2) => \N_LED_reg[2]_i_10_n_6\,
      DI(1) => \N_LED_reg[2]_i_10_n_7\,
      DI(0) => \N_LED_reg[2]_i_15_n_4\,
      O(3) => \N_LED_reg[1]_i_10_n_4\,
      O(2) => \N_LED_reg[1]_i_10_n_5\,
      O(1) => \N_LED_reg[1]_i_10_n_6\,
      O(0) => \N_LED_reg[1]_i_10_n_7\,
      S(3) => \N_LED[1]_i_16_n_0\,
      S(2) => \N_LED[1]_i_17_n_0\,
      S(1) => \N_LED[1]_i_18_n_0\,
      S(0) => \N_LED[1]_i_19_n_0\
    );
\N_LED_reg[1]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[1]_i_20_n_0\,
      CO(3) => \N_LED_reg[1]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[1]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[2]_i_15_n_5\,
      DI(2) => \N_LED_reg[2]_i_15_n_6\,
      DI(1) => \N_LED_reg[2]_i_15_n_7\,
      DI(0) => \N_LED_reg[2]_i_20_n_4\,
      O(3) => \N_LED_reg[1]_i_15_n_4\,
      O(2) => \N_LED_reg[1]_i_15_n_5\,
      O(1) => \N_LED_reg[1]_i_15_n_6\,
      O(0) => \N_LED_reg[1]_i_15_n_7\,
      S(3) => \N_LED[1]_i_21_n_0\,
      S(2) => \N_LED[1]_i_22_n_0\,
      S(1) => \N_LED[1]_i_23_n_0\,
      S(0) => \N_LED[1]_i_24_n_0\
    );
\N_LED_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[1]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[1]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(1),
      O(3 downto 0) => \NLW_N_LED_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[1]_i_4_n_0\
    );
\N_LED_reg[1]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[1]_i_25_n_0\,
      CO(3) => \N_LED_reg[1]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[1]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[2]_i_20_n_5\,
      DI(2) => \N_LED_reg[2]_i_20_n_6\,
      DI(1) => \N_LED_reg[2]_i_20_n_7\,
      DI(0) => \N_LED_reg[2]_i_25_n_4\,
      O(3) => \N_LED_reg[1]_i_20_n_4\,
      O(2) => \N_LED_reg[1]_i_20_n_5\,
      O(1) => \N_LED_reg[1]_i_20_n_6\,
      O(0) => \N_LED_reg[1]_i_20_n_7\,
      S(3) => \N_LED[1]_i_26_n_0\,
      S(2) => \N_LED[1]_i_27_n_0\,
      S(1) => \N_LED[1]_i_28_n_0\,
      S(0) => \N_LED[1]_i_29_n_0\
    );
\N_LED_reg[1]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[1]_i_30_n_0\,
      CO(3) => \N_LED_reg[1]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[1]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[2]_i_25_n_5\,
      DI(2) => \N_LED_reg[2]_i_25_n_6\,
      DI(1) => \N_LED_reg[2]_i_25_n_7\,
      DI(0) => \N_LED_reg[2]_i_30_n_4\,
      O(3) => \N_LED_reg[1]_i_25_n_4\,
      O(2) => \N_LED_reg[1]_i_25_n_5\,
      O(1) => \N_LED_reg[1]_i_25_n_6\,
      O(0) => \N_LED_reg[1]_i_25_n_7\,
      S(3) => \N_LED[1]_i_31_n_0\,
      S(2) => \N_LED[1]_i_32_n_0\,
      S(1) => \N_LED[1]_i_33_n_0\,
      S(0) => \N_LED[1]_i_34_n_0\
    );
\N_LED_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[1]_i_5_n_0\,
      CO(3) => \N_LED_reg[1]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[1]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[2]_i_3_n_5\,
      DI(2) => \N_LED_reg[2]_i_3_n_6\,
      DI(1) => \N_LED_reg[2]_i_3_n_7\,
      DI(0) => \N_LED_reg[2]_i_5_n_4\,
      O(3) => \N_LED_reg[1]_i_3_n_4\,
      O(2) => \N_LED_reg[1]_i_3_n_5\,
      O(1) => \N_LED_reg[1]_i_3_n_6\,
      O(0) => \N_LED_reg[1]_i_3_n_7\,
      S(3) => \N_LED[1]_i_6_n_0\,
      S(2) => \N_LED[1]_i_7_n_0\,
      S(1) => \N_LED[1]_i_8_n_0\,
      S(0) => \N_LED[1]_i_9_n_0\
    );
\N_LED_reg[1]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[1]_i_35_n_0\,
      CO(3) => \N_LED_reg[1]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[1]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[2]_i_30_n_5\,
      DI(2) => \N_LED_reg[2]_i_30_n_6\,
      DI(1) => \N_LED_reg[2]_i_30_n_7\,
      DI(0) => \N_LED_reg[2]_i_35_n_4\,
      O(3) => \N_LED_reg[1]_i_30_n_4\,
      O(2) => \N_LED_reg[1]_i_30_n_5\,
      O(1) => \N_LED_reg[1]_i_30_n_6\,
      O(0) => \N_LED_reg[1]_i_30_n_7\,
      S(3) => \N_LED[1]_i_36_n_0\,
      S(2) => \N_LED[1]_i_37_n_0\,
      S(1) => \N_LED[1]_i_38_n_0\,
      S(0) => \N_LED[1]_i_39_n_0\
    );
\N_LED_reg[1]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[1]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[1]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(1),
      DI(3) => \N_LED_reg[2]_i_35_n_5\,
      DI(2) => \N_LED_reg[2]_i_35_n_6\,
      DI(1) => \N_LED[1]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[1]_i_35_n_4\,
      O(2) => \N_LED_reg[1]_i_35_n_5\,
      O(1) => \N_LED_reg[1]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[1]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[1]_i_41_n_0\,
      S(2) => \N_LED[1]_i_42_n_0\,
      S(1) => \N_LED[1]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[1]_i_10_n_0\,
      CO(3) => \N_LED_reg[1]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[1]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[2]_i_5_n_5\,
      DI(2) => \N_LED_reg[2]_i_5_n_6\,
      DI(1) => \N_LED_reg[2]_i_5_n_7\,
      DI(0) => \N_LED_reg[2]_i_10_n_4\,
      O(3) => \N_LED_reg[1]_i_5_n_4\,
      O(2) => \N_LED_reg[1]_i_5_n_5\,
      O(1) => \N_LED_reg[1]_i_5_n_6\,
      O(0) => \N_LED_reg[1]_i_5_n_7\,
      S(3) => \N_LED[1]_i_11_n_0\,
      S(2) => \N_LED[1]_i_12_n_0\,
      S(1) => \N_LED[1]_i_13_n_0\,
      S(0) => \N_LED[1]_i_14_n_0\
    );
\N_LED_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(18),
      Q => \^n_led_reg[30]_0\(20)
    );
\N_LED_reg[20]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[20]_i_15_n_0\,
      CO(3) => \N_LED_reg[20]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[20]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[21]_i_5_n_5\,
      DI(2) => \N_LED_reg[21]_i_5_n_6\,
      DI(1) => \N_LED_reg[21]_i_5_n_7\,
      DI(0) => \N_LED_reg[21]_i_10_n_4\,
      O(3) => \N_LED_reg[20]_i_10_n_4\,
      O(2) => \N_LED_reg[20]_i_10_n_5\,
      O(1) => \N_LED_reg[20]_i_10_n_6\,
      O(0) => \N_LED_reg[20]_i_10_n_7\,
      S(3) => \N_LED[20]_i_16_n_0\,
      S(2) => \N_LED[20]_i_17_n_0\,
      S(1) => \N_LED[20]_i_18_n_0\,
      S(0) => \N_LED[20]_i_19_n_0\
    );
\N_LED_reg[20]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[20]_i_20_n_0\,
      CO(3) => \N_LED_reg[20]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[20]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[21]_i_10_n_5\,
      DI(2) => \N_LED_reg[21]_i_10_n_6\,
      DI(1) => \N_LED_reg[21]_i_10_n_7\,
      DI(0) => \N_LED_reg[21]_i_15_n_4\,
      O(3) => \N_LED_reg[20]_i_15_n_4\,
      O(2) => \N_LED_reg[20]_i_15_n_5\,
      O(1) => \N_LED_reg[20]_i_15_n_6\,
      O(0) => \N_LED_reg[20]_i_15_n_7\,
      S(3) => \N_LED[20]_i_21_n_0\,
      S(2) => \N_LED[20]_i_22_n_0\,
      S(1) => \N_LED[20]_i_23_n_0\,
      S(0) => \N_LED[20]_i_24_n_0\
    );
\N_LED_reg[20]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[20]_i_25_n_0\,
      CO(3) => \N_LED_reg[20]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[20]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[21]_i_15_n_5\,
      DI(2) => \N_LED_reg[21]_i_15_n_6\,
      DI(1) => \N_LED_reg[21]_i_15_n_7\,
      DI(0) => \N_LED_reg[21]_i_20_n_4\,
      O(3) => \N_LED_reg[20]_i_20_n_4\,
      O(2) => \N_LED_reg[20]_i_20_n_5\,
      O(1) => \N_LED_reg[20]_i_20_n_6\,
      O(0) => \N_LED_reg[20]_i_20_n_7\,
      S(3) => \N_LED[20]_i_26_n_0\,
      S(2) => \N_LED[20]_i_27_n_0\,
      S(1) => \N_LED[20]_i_28_n_0\,
      S(0) => \N_LED[20]_i_29_n_0\
    );
\N_LED_reg[20]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[20]_i_30_n_0\,
      CO(3) => \N_LED_reg[20]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[20]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[21]_i_20_n_5\,
      DI(2) => \N_LED_reg[21]_i_20_n_6\,
      DI(1) => \N_LED_reg[21]_i_20_n_7\,
      DI(0) => \N_LED_reg[21]_i_25_n_4\,
      O(3) => \N_LED_reg[20]_i_25_n_4\,
      O(2) => \N_LED_reg[20]_i_25_n_5\,
      O(1) => \N_LED_reg[20]_i_25_n_6\,
      O(0) => \N_LED_reg[20]_i_25_n_7\,
      S(3) => \N_LED[20]_i_31_n_0\,
      S(2) => \N_LED[20]_i_32_n_0\,
      S(1) => \N_LED[20]_i_33_n_0\,
      S(0) => \N_LED[20]_i_34_n_0\
    );
\N_LED_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[20]_i_8_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[20]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(19),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(20),
      O(3 downto 0) => \NLW_N_LED_reg[20]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[20]_i_9_n_0\
    );
\N_LED_reg[20]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[20]_i_35_n_0\,
      CO(3) => \N_LED_reg[20]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[20]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[21]_i_25_n_5\,
      DI(2) => \N_LED_reg[21]_i_25_n_6\,
      DI(1) => \N_LED_reg[21]_i_25_n_7\,
      DI(0) => \N_LED_reg[21]_i_30_n_4\,
      O(3) => \N_LED_reg[20]_i_30_n_4\,
      O(2) => \N_LED_reg[20]_i_30_n_5\,
      O(1) => \N_LED_reg[20]_i_30_n_6\,
      O(0) => \N_LED_reg[20]_i_30_n_7\,
      S(3) => \N_LED[20]_i_36_n_0\,
      S(2) => \N_LED[20]_i_37_n_0\,
      S(1) => \N_LED[20]_i_38_n_0\,
      S(0) => \N_LED[20]_i_39_n_0\
    );
\N_LED_reg[20]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[20]_i_40_n_0\,
      CO(3) => \N_LED_reg[20]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[20]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[21]_i_30_n_5\,
      DI(2) => \N_LED_reg[21]_i_30_n_6\,
      DI(1) => \N_LED_reg[21]_i_30_n_7\,
      DI(0) => \N_LED_reg[21]_i_35_n_4\,
      O(3) => \N_LED_reg[20]_i_35_n_4\,
      O(2) => \N_LED_reg[20]_i_35_n_5\,
      O(1) => \N_LED_reg[20]_i_35_n_6\,
      O(0) => \N_LED_reg[20]_i_35_n_7\,
      S(3) => \N_LED[20]_i_41_n_0\,
      S(2) => \N_LED[20]_i_42_n_0\,
      S(1) => \N_LED[20]_i_43_n_0\,
      S(0) => \N_LED[20]_i_44_n_0\
    );
\N_LED_reg[20]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[20]_i_40_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[20]_i_40_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(20),
      DI(3) => \N_LED_reg[21]_i_35_n_5\,
      DI(2) => \N_LED_reg[21]_i_35_n_6\,
      DI(1) => \N_LED[20]_i_45_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[20]_i_40_n_4\,
      O(2) => \N_LED_reg[20]_i_40_n_5\,
      O(1) => \N_LED_reg[20]_i_40_n_6\,
      O(0) => \NLW_N_LED_reg[20]_i_40_O_UNCONNECTED\(0),
      S(3) => \N_LED[20]_i_46_n_0\,
      S(2) => \N_LED[20]_i_47_n_0\,
      S(1) => \N_LED[20]_i_48_n_0\,
      S(0) => '1'
    );
\N_LED_reg[20]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[20]_i_10_n_0\,
      CO(3) => \N_LED_reg[20]_i_8_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[20]_i_8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[21]_i_3_n_5\,
      DI(2) => \N_LED_reg[21]_i_3_n_6\,
      DI(1) => \N_LED_reg[21]_i_3_n_7\,
      DI(0) => \N_LED_reg[21]_i_5_n_4\,
      O(3) => \N_LED_reg[20]_i_8_n_4\,
      O(2) => \N_LED_reg[20]_i_8_n_5\,
      O(1) => \N_LED_reg[20]_i_8_n_6\,
      O(0) => \N_LED_reg[20]_i_8_n_7\,
      S(3) => \N_LED[20]_i_11_n_0\,
      S(2) => \N_LED[20]_i_12_n_0\,
      S(1) => \N_LED[20]_i_13_n_0\,
      S(0) => \N_LED[20]_i_14_n_0\
    );
\N_LED_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(19),
      Q => \^n_led_reg[30]_0\(21)
    );
\N_LED_reg[21]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[21]_i_15_n_0\,
      CO(3) => \N_LED_reg[21]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[21]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[22]_i_10_n_5\,
      DI(2) => \N_LED_reg[22]_i_10_n_6\,
      DI(1) => \N_LED_reg[22]_i_10_n_7\,
      DI(0) => \N_LED_reg[22]_i_15_n_4\,
      O(3) => \N_LED_reg[21]_i_10_n_4\,
      O(2) => \N_LED_reg[21]_i_10_n_5\,
      O(1) => \N_LED_reg[21]_i_10_n_6\,
      O(0) => \N_LED_reg[21]_i_10_n_7\,
      S(3) => \N_LED[21]_i_16_n_0\,
      S(2) => \N_LED[21]_i_17_n_0\,
      S(1) => \N_LED[21]_i_18_n_0\,
      S(0) => \N_LED[21]_i_19_n_0\
    );
\N_LED_reg[21]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[21]_i_20_n_0\,
      CO(3) => \N_LED_reg[21]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[21]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[22]_i_15_n_5\,
      DI(2) => \N_LED_reg[22]_i_15_n_6\,
      DI(1) => \N_LED_reg[22]_i_15_n_7\,
      DI(0) => \N_LED_reg[22]_i_20_n_4\,
      O(3) => \N_LED_reg[21]_i_15_n_4\,
      O(2) => \N_LED_reg[21]_i_15_n_5\,
      O(1) => \N_LED_reg[21]_i_15_n_6\,
      O(0) => \N_LED_reg[21]_i_15_n_7\,
      S(3) => \N_LED[21]_i_21_n_0\,
      S(2) => \N_LED[21]_i_22_n_0\,
      S(1) => \N_LED[21]_i_23_n_0\,
      S(0) => \N_LED[21]_i_24_n_0\
    );
\N_LED_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[21]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[21]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(20),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(21),
      O(3 downto 0) => \NLW_N_LED_reg[21]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[21]_i_4_n_0\
    );
\N_LED_reg[21]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[21]_i_25_n_0\,
      CO(3) => \N_LED_reg[21]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[21]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[22]_i_20_n_5\,
      DI(2) => \N_LED_reg[22]_i_20_n_6\,
      DI(1) => \N_LED_reg[22]_i_20_n_7\,
      DI(0) => \N_LED_reg[22]_i_25_n_4\,
      O(3) => \N_LED_reg[21]_i_20_n_4\,
      O(2) => \N_LED_reg[21]_i_20_n_5\,
      O(1) => \N_LED_reg[21]_i_20_n_6\,
      O(0) => \N_LED_reg[21]_i_20_n_7\,
      S(3) => \N_LED[21]_i_26_n_0\,
      S(2) => \N_LED[21]_i_27_n_0\,
      S(1) => \N_LED[21]_i_28_n_0\,
      S(0) => \N_LED[21]_i_29_n_0\
    );
\N_LED_reg[21]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[21]_i_30_n_0\,
      CO(3) => \N_LED_reg[21]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[21]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[22]_i_25_n_5\,
      DI(2) => \N_LED_reg[22]_i_25_n_6\,
      DI(1) => \N_LED_reg[22]_i_25_n_7\,
      DI(0) => \N_LED_reg[22]_i_30_n_4\,
      O(3) => \N_LED_reg[21]_i_25_n_4\,
      O(2) => \N_LED_reg[21]_i_25_n_5\,
      O(1) => \N_LED_reg[21]_i_25_n_6\,
      O(0) => \N_LED_reg[21]_i_25_n_7\,
      S(3) => \N_LED[21]_i_31_n_0\,
      S(2) => \N_LED[21]_i_32_n_0\,
      S(1) => \N_LED[21]_i_33_n_0\,
      S(0) => \N_LED[21]_i_34_n_0\
    );
\N_LED_reg[21]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[21]_i_5_n_0\,
      CO(3) => \N_LED_reg[21]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[21]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[22]_i_3_n_5\,
      DI(2) => \N_LED_reg[22]_i_3_n_6\,
      DI(1) => \N_LED_reg[22]_i_3_n_7\,
      DI(0) => \N_LED_reg[22]_i_5_n_4\,
      O(3) => \N_LED_reg[21]_i_3_n_4\,
      O(2) => \N_LED_reg[21]_i_3_n_5\,
      O(1) => \N_LED_reg[21]_i_3_n_6\,
      O(0) => \N_LED_reg[21]_i_3_n_7\,
      S(3) => \N_LED[21]_i_6_n_0\,
      S(2) => \N_LED[21]_i_7_n_0\,
      S(1) => \N_LED[21]_i_8_n_0\,
      S(0) => \N_LED[21]_i_9_n_0\
    );
\N_LED_reg[21]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[21]_i_35_n_0\,
      CO(3) => \N_LED_reg[21]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[21]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[22]_i_30_n_5\,
      DI(2) => \N_LED_reg[22]_i_30_n_6\,
      DI(1) => \N_LED_reg[22]_i_30_n_7\,
      DI(0) => \N_LED_reg[22]_i_35_n_4\,
      O(3) => \N_LED_reg[21]_i_30_n_4\,
      O(2) => \N_LED_reg[21]_i_30_n_5\,
      O(1) => \N_LED_reg[21]_i_30_n_6\,
      O(0) => \N_LED_reg[21]_i_30_n_7\,
      S(3) => \N_LED[21]_i_36_n_0\,
      S(2) => \N_LED[21]_i_37_n_0\,
      S(1) => \N_LED[21]_i_38_n_0\,
      S(0) => \N_LED[21]_i_39_n_0\
    );
\N_LED_reg[21]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[21]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[21]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(21),
      DI(3) => \N_LED_reg[22]_i_35_n_5\,
      DI(2) => \N_LED_reg[22]_i_35_n_6\,
      DI(1) => \N_LED[21]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[21]_i_35_n_4\,
      O(2) => \N_LED_reg[21]_i_35_n_5\,
      O(1) => \N_LED_reg[21]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[21]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[21]_i_41_n_0\,
      S(2) => \N_LED[21]_i_42_n_0\,
      S(1) => \N_LED[21]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[21]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[21]_i_10_n_0\,
      CO(3) => \N_LED_reg[21]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[21]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[22]_i_5_n_5\,
      DI(2) => \N_LED_reg[22]_i_5_n_6\,
      DI(1) => \N_LED_reg[22]_i_5_n_7\,
      DI(0) => \N_LED_reg[22]_i_10_n_4\,
      O(3) => \N_LED_reg[21]_i_5_n_4\,
      O(2) => \N_LED_reg[21]_i_5_n_5\,
      O(1) => \N_LED_reg[21]_i_5_n_6\,
      O(0) => \N_LED_reg[21]_i_5_n_7\,
      S(3) => \N_LED[21]_i_11_n_0\,
      S(2) => \N_LED[21]_i_12_n_0\,
      S(1) => \N_LED[21]_i_13_n_0\,
      S(0) => \N_LED[21]_i_14_n_0\
    );
\N_LED_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(20),
      Q => \^n_led_reg[30]_0\(22)
    );
\N_LED_reg[22]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[22]_i_15_n_0\,
      CO(3) => \N_LED_reg[22]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[22]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[23]_i_10_n_5\,
      DI(2) => \N_LED_reg[23]_i_10_n_6\,
      DI(1) => \N_LED_reg[23]_i_10_n_7\,
      DI(0) => \N_LED_reg[23]_i_15_n_4\,
      O(3) => \N_LED_reg[22]_i_10_n_4\,
      O(2) => \N_LED_reg[22]_i_10_n_5\,
      O(1) => \N_LED_reg[22]_i_10_n_6\,
      O(0) => \N_LED_reg[22]_i_10_n_7\,
      S(3) => \N_LED[22]_i_16_n_0\,
      S(2) => \N_LED[22]_i_17_n_0\,
      S(1) => \N_LED[22]_i_18_n_0\,
      S(0) => \N_LED[22]_i_19_n_0\
    );
\N_LED_reg[22]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[22]_i_20_n_0\,
      CO(3) => \N_LED_reg[22]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[22]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[23]_i_15_n_5\,
      DI(2) => \N_LED_reg[23]_i_15_n_6\,
      DI(1) => \N_LED_reg[23]_i_15_n_7\,
      DI(0) => \N_LED_reg[23]_i_20_n_4\,
      O(3) => \N_LED_reg[22]_i_15_n_4\,
      O(2) => \N_LED_reg[22]_i_15_n_5\,
      O(1) => \N_LED_reg[22]_i_15_n_6\,
      O(0) => \N_LED_reg[22]_i_15_n_7\,
      S(3) => \N_LED[22]_i_21_n_0\,
      S(2) => \N_LED[22]_i_22_n_0\,
      S(1) => \N_LED[22]_i_23_n_0\,
      S(0) => \N_LED[22]_i_24_n_0\
    );
\N_LED_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[22]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[22]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(21),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(22),
      O(3 downto 0) => \NLW_N_LED_reg[22]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[22]_i_4_n_0\
    );
\N_LED_reg[22]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[22]_i_25_n_0\,
      CO(3) => \N_LED_reg[22]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[22]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[23]_i_20_n_5\,
      DI(2) => \N_LED_reg[23]_i_20_n_6\,
      DI(1) => \N_LED_reg[23]_i_20_n_7\,
      DI(0) => \N_LED_reg[23]_i_25_n_4\,
      O(3) => \N_LED_reg[22]_i_20_n_4\,
      O(2) => \N_LED_reg[22]_i_20_n_5\,
      O(1) => \N_LED_reg[22]_i_20_n_6\,
      O(0) => \N_LED_reg[22]_i_20_n_7\,
      S(3) => \N_LED[22]_i_26_n_0\,
      S(2) => \N_LED[22]_i_27_n_0\,
      S(1) => \N_LED[22]_i_28_n_0\,
      S(0) => \N_LED[22]_i_29_n_0\
    );
\N_LED_reg[22]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[22]_i_30_n_0\,
      CO(3) => \N_LED_reg[22]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[22]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[23]_i_25_n_5\,
      DI(2) => \N_LED_reg[23]_i_25_n_6\,
      DI(1) => \N_LED_reg[23]_i_25_n_7\,
      DI(0) => \N_LED_reg[23]_i_30_n_4\,
      O(3) => \N_LED_reg[22]_i_25_n_4\,
      O(2) => \N_LED_reg[22]_i_25_n_5\,
      O(1) => \N_LED_reg[22]_i_25_n_6\,
      O(0) => \N_LED_reg[22]_i_25_n_7\,
      S(3) => \N_LED[22]_i_31_n_0\,
      S(2) => \N_LED[22]_i_32_n_0\,
      S(1) => \N_LED[22]_i_33_n_0\,
      S(0) => \N_LED[22]_i_34_n_0\
    );
\N_LED_reg[22]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[22]_i_5_n_0\,
      CO(3) => \N_LED_reg[22]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[22]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[23]_i_3_n_5\,
      DI(2) => \N_LED_reg[23]_i_3_n_6\,
      DI(1) => \N_LED_reg[23]_i_3_n_7\,
      DI(0) => \N_LED_reg[23]_i_5_n_4\,
      O(3) => \N_LED_reg[22]_i_3_n_4\,
      O(2) => \N_LED_reg[22]_i_3_n_5\,
      O(1) => \N_LED_reg[22]_i_3_n_6\,
      O(0) => \N_LED_reg[22]_i_3_n_7\,
      S(3) => \N_LED[22]_i_6_n_0\,
      S(2) => \N_LED[22]_i_7_n_0\,
      S(1) => \N_LED[22]_i_8_n_0\,
      S(0) => \N_LED[22]_i_9_n_0\
    );
\N_LED_reg[22]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[22]_i_35_n_0\,
      CO(3) => \N_LED_reg[22]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[22]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[23]_i_30_n_5\,
      DI(2) => \N_LED_reg[23]_i_30_n_6\,
      DI(1) => \N_LED_reg[23]_i_30_n_7\,
      DI(0) => \N_LED_reg[23]_i_35_n_4\,
      O(3) => \N_LED_reg[22]_i_30_n_4\,
      O(2) => \N_LED_reg[22]_i_30_n_5\,
      O(1) => \N_LED_reg[22]_i_30_n_6\,
      O(0) => \N_LED_reg[22]_i_30_n_7\,
      S(3) => \N_LED[22]_i_36_n_0\,
      S(2) => \N_LED[22]_i_37_n_0\,
      S(1) => \N_LED[22]_i_38_n_0\,
      S(0) => \N_LED[22]_i_39_n_0\
    );
\N_LED_reg[22]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[22]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[22]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(22),
      DI(3) => \N_LED_reg[23]_i_35_n_5\,
      DI(2) => \N_LED_reg[23]_i_35_n_6\,
      DI(1) => \N_LED[22]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[22]_i_35_n_4\,
      O(2) => \N_LED_reg[22]_i_35_n_5\,
      O(1) => \N_LED_reg[22]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[22]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[22]_i_41_n_0\,
      S(2) => \N_LED[22]_i_42_n_0\,
      S(1) => \N_LED[22]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[22]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[18]_i_44_n_0\,
      CO(3) => \N_LED_reg[22]_i_44_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[22]_i_44_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => N_LED3(22 downto 19),
      S(3) => \N_LED[22]_i_45_n_0\,
      S(2) => \N_LED[22]_i_46_n_0\,
      S(1) => \N_LED[22]_i_47_n_0\,
      S(0) => \N_LED[22]_i_48_n_0\
    );
\N_LED_reg[22]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[22]_i_10_n_0\,
      CO(3) => \N_LED_reg[22]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[22]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[23]_i_5_n_5\,
      DI(2) => \N_LED_reg[23]_i_5_n_6\,
      DI(1) => \N_LED_reg[23]_i_5_n_7\,
      DI(0) => \N_LED_reg[23]_i_10_n_4\,
      O(3) => \N_LED_reg[22]_i_5_n_4\,
      O(2) => \N_LED_reg[22]_i_5_n_5\,
      O(1) => \N_LED_reg[22]_i_5_n_6\,
      O(0) => \N_LED_reg[22]_i_5_n_7\,
      S(3) => \N_LED[22]_i_11_n_0\,
      S(2) => \N_LED[22]_i_12_n_0\,
      S(1) => \N_LED[22]_i_13_n_0\,
      S(0) => \N_LED[22]_i_14_n_0\
    );
\N_LED_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(21),
      Q => \^n_led_reg[30]_0\(23)
    );
\N_LED_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[23]_i_15_n_0\,
      CO(3) => \N_LED_reg[23]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[23]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[24]_i_15_n_5\,
      DI(2) => \N_LED_reg[24]_i_15_n_6\,
      DI(1) => \N_LED_reg[24]_i_15_n_7\,
      DI(0) => \N_LED_reg[24]_i_20_n_4\,
      O(3) => \N_LED_reg[23]_i_10_n_4\,
      O(2) => \N_LED_reg[23]_i_10_n_5\,
      O(1) => \N_LED_reg[23]_i_10_n_6\,
      O(0) => \N_LED_reg[23]_i_10_n_7\,
      S(3) => \N_LED[23]_i_16_n_0\,
      S(2) => \N_LED[23]_i_17_n_0\,
      S(1) => \N_LED[23]_i_18_n_0\,
      S(0) => \N_LED[23]_i_19_n_0\
    );
\N_LED_reg[23]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[23]_i_20_n_0\,
      CO(3) => \N_LED_reg[23]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[23]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[24]_i_20_n_5\,
      DI(2) => \N_LED_reg[24]_i_20_n_6\,
      DI(1) => \N_LED_reg[24]_i_20_n_7\,
      DI(0) => \N_LED_reg[24]_i_25_n_4\,
      O(3) => \N_LED_reg[23]_i_15_n_4\,
      O(2) => \N_LED_reg[23]_i_15_n_5\,
      O(1) => \N_LED_reg[23]_i_15_n_6\,
      O(0) => \N_LED_reg[23]_i_15_n_7\,
      S(3) => \N_LED[23]_i_21_n_0\,
      S(2) => \N_LED[23]_i_22_n_0\,
      S(1) => \N_LED[23]_i_23_n_0\,
      S(0) => \N_LED[23]_i_24_n_0\
    );
\N_LED_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[23]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[23]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(22),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(23),
      O(3 downto 0) => \NLW_N_LED_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[23]_i_4_n_0\
    );
\N_LED_reg[23]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[23]_i_25_n_0\,
      CO(3) => \N_LED_reg[23]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[23]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[24]_i_25_n_5\,
      DI(2) => \N_LED_reg[24]_i_25_n_6\,
      DI(1) => \N_LED_reg[24]_i_25_n_7\,
      DI(0) => \N_LED_reg[24]_i_30_n_4\,
      O(3) => \N_LED_reg[23]_i_20_n_4\,
      O(2) => \N_LED_reg[23]_i_20_n_5\,
      O(1) => \N_LED_reg[23]_i_20_n_6\,
      O(0) => \N_LED_reg[23]_i_20_n_7\,
      S(3) => \N_LED[23]_i_26_n_0\,
      S(2) => \N_LED[23]_i_27_n_0\,
      S(1) => \N_LED[23]_i_28_n_0\,
      S(0) => \N_LED[23]_i_29_n_0\
    );
\N_LED_reg[23]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[23]_i_30_n_0\,
      CO(3) => \N_LED_reg[23]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[23]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[24]_i_30_n_5\,
      DI(2) => \N_LED_reg[24]_i_30_n_6\,
      DI(1) => \N_LED_reg[24]_i_30_n_7\,
      DI(0) => \N_LED_reg[24]_i_35_n_4\,
      O(3) => \N_LED_reg[23]_i_25_n_4\,
      O(2) => \N_LED_reg[23]_i_25_n_5\,
      O(1) => \N_LED_reg[23]_i_25_n_6\,
      O(0) => \N_LED_reg[23]_i_25_n_7\,
      S(3) => \N_LED[23]_i_31_n_0\,
      S(2) => \N_LED[23]_i_32_n_0\,
      S(1) => \N_LED[23]_i_33_n_0\,
      S(0) => \N_LED[23]_i_34_n_0\
    );
\N_LED_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[23]_i_5_n_0\,
      CO(3) => \N_LED_reg[23]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[23]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[24]_i_8_n_5\,
      DI(2) => \N_LED_reg[24]_i_8_n_6\,
      DI(1) => \N_LED_reg[24]_i_8_n_7\,
      DI(0) => \N_LED_reg[24]_i_10_n_4\,
      O(3) => \N_LED_reg[23]_i_3_n_4\,
      O(2) => \N_LED_reg[23]_i_3_n_5\,
      O(1) => \N_LED_reg[23]_i_3_n_6\,
      O(0) => \N_LED_reg[23]_i_3_n_7\,
      S(3) => \N_LED[23]_i_6_n_0\,
      S(2) => \N_LED[23]_i_7_n_0\,
      S(1) => \N_LED[23]_i_8_n_0\,
      S(0) => \N_LED[23]_i_9_n_0\
    );
\N_LED_reg[23]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[23]_i_35_n_0\,
      CO(3) => \N_LED_reg[23]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[23]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[24]_i_35_n_5\,
      DI(2) => \N_LED_reg[24]_i_35_n_6\,
      DI(1) => \N_LED_reg[24]_i_35_n_7\,
      DI(0) => \N_LED_reg[24]_i_40_n_4\,
      O(3) => \N_LED_reg[23]_i_30_n_4\,
      O(2) => \N_LED_reg[23]_i_30_n_5\,
      O(1) => \N_LED_reg[23]_i_30_n_6\,
      O(0) => \N_LED_reg[23]_i_30_n_7\,
      S(3) => \N_LED[23]_i_36_n_0\,
      S(2) => \N_LED[23]_i_37_n_0\,
      S(1) => \N_LED[23]_i_38_n_0\,
      S(0) => \N_LED[23]_i_39_n_0\
    );
\N_LED_reg[23]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[23]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[23]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(23),
      DI(3) => \N_LED_reg[24]_i_40_n_5\,
      DI(2) => \N_LED_reg[24]_i_40_n_6\,
      DI(1) => \N_LED[23]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[23]_i_35_n_4\,
      O(2) => \N_LED_reg[23]_i_35_n_5\,
      O(1) => \N_LED_reg[23]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[23]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[23]_i_41_n_0\,
      S(2) => \N_LED[23]_i_42_n_0\,
      S(1) => \N_LED[23]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[23]_i_10_n_0\,
      CO(3) => \N_LED_reg[23]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[23]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[24]_i_10_n_5\,
      DI(2) => \N_LED_reg[24]_i_10_n_6\,
      DI(1) => \N_LED_reg[24]_i_10_n_7\,
      DI(0) => \N_LED_reg[24]_i_15_n_4\,
      O(3) => \N_LED_reg[23]_i_5_n_4\,
      O(2) => \N_LED_reg[23]_i_5_n_5\,
      O(1) => \N_LED_reg[23]_i_5_n_6\,
      O(0) => \N_LED_reg[23]_i_5_n_7\,
      S(3) => \N_LED[23]_i_11_n_0\,
      S(2) => \N_LED[23]_i_12_n_0\,
      S(1) => \N_LED[23]_i_13_n_0\,
      S(0) => \N_LED[23]_i_14_n_0\
    );
\N_LED_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(22),
      Q => \^n_led_reg[30]_0\(24)
    );
\N_LED_reg[24]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[24]_i_15_n_0\,
      CO(3) => \N_LED_reg[24]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[24]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[25]_i_5_n_5\,
      DI(2) => \N_LED_reg[25]_i_5_n_6\,
      DI(1) => \N_LED_reg[25]_i_5_n_7\,
      DI(0) => \N_LED_reg[25]_i_10_n_4\,
      O(3) => \N_LED_reg[24]_i_10_n_4\,
      O(2) => \N_LED_reg[24]_i_10_n_5\,
      O(1) => \N_LED_reg[24]_i_10_n_6\,
      O(0) => \N_LED_reg[24]_i_10_n_7\,
      S(3) => \N_LED[24]_i_16_n_0\,
      S(2) => \N_LED[24]_i_17_n_0\,
      S(1) => \N_LED[24]_i_18_n_0\,
      S(0) => \N_LED[24]_i_19_n_0\
    );
\N_LED_reg[24]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[24]_i_20_n_0\,
      CO(3) => \N_LED_reg[24]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[24]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[25]_i_10_n_5\,
      DI(2) => \N_LED_reg[25]_i_10_n_6\,
      DI(1) => \N_LED_reg[25]_i_10_n_7\,
      DI(0) => \N_LED_reg[25]_i_15_n_4\,
      O(3) => \N_LED_reg[24]_i_15_n_4\,
      O(2) => \N_LED_reg[24]_i_15_n_5\,
      O(1) => \N_LED_reg[24]_i_15_n_6\,
      O(0) => \N_LED_reg[24]_i_15_n_7\,
      S(3) => \N_LED[24]_i_21_n_0\,
      S(2) => \N_LED[24]_i_22_n_0\,
      S(1) => \N_LED[24]_i_23_n_0\,
      S(0) => \N_LED[24]_i_24_n_0\
    );
\N_LED_reg[24]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[24]_i_25_n_0\,
      CO(3) => \N_LED_reg[24]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[24]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[25]_i_15_n_5\,
      DI(2) => \N_LED_reg[25]_i_15_n_6\,
      DI(1) => \N_LED_reg[25]_i_15_n_7\,
      DI(0) => \N_LED_reg[25]_i_20_n_4\,
      O(3) => \N_LED_reg[24]_i_20_n_4\,
      O(2) => \N_LED_reg[24]_i_20_n_5\,
      O(1) => \N_LED_reg[24]_i_20_n_6\,
      O(0) => \N_LED_reg[24]_i_20_n_7\,
      S(3) => \N_LED[24]_i_26_n_0\,
      S(2) => \N_LED[24]_i_27_n_0\,
      S(1) => \N_LED[24]_i_28_n_0\,
      S(0) => \N_LED[24]_i_29_n_0\
    );
\N_LED_reg[24]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[24]_i_30_n_0\,
      CO(3) => \N_LED_reg[24]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[24]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[25]_i_20_n_5\,
      DI(2) => \N_LED_reg[25]_i_20_n_6\,
      DI(1) => \N_LED_reg[25]_i_20_n_7\,
      DI(0) => \N_LED_reg[25]_i_25_n_4\,
      O(3) => \N_LED_reg[24]_i_25_n_4\,
      O(2) => \N_LED_reg[24]_i_25_n_5\,
      O(1) => \N_LED_reg[24]_i_25_n_6\,
      O(0) => \N_LED_reg[24]_i_25_n_7\,
      S(3) => \N_LED[24]_i_31_n_0\,
      S(2) => \N_LED[24]_i_32_n_0\,
      S(1) => \N_LED[24]_i_33_n_0\,
      S(0) => \N_LED[24]_i_34_n_0\
    );
\N_LED_reg[24]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[24]_i_8_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[24]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(23),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(24),
      O(3 downto 0) => \NLW_N_LED_reg[24]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[24]_i_9_n_0\
    );
\N_LED_reg[24]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[24]_i_35_n_0\,
      CO(3) => \N_LED_reg[24]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[24]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[25]_i_25_n_5\,
      DI(2) => \N_LED_reg[25]_i_25_n_6\,
      DI(1) => \N_LED_reg[25]_i_25_n_7\,
      DI(0) => \N_LED_reg[25]_i_30_n_4\,
      O(3) => \N_LED_reg[24]_i_30_n_4\,
      O(2) => \N_LED_reg[24]_i_30_n_5\,
      O(1) => \N_LED_reg[24]_i_30_n_6\,
      O(0) => \N_LED_reg[24]_i_30_n_7\,
      S(3) => \N_LED[24]_i_36_n_0\,
      S(2) => \N_LED[24]_i_37_n_0\,
      S(1) => \N_LED[24]_i_38_n_0\,
      S(0) => \N_LED[24]_i_39_n_0\
    );
\N_LED_reg[24]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[24]_i_40_n_0\,
      CO(3) => \N_LED_reg[24]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[24]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[25]_i_30_n_5\,
      DI(2) => \N_LED_reg[25]_i_30_n_6\,
      DI(1) => \N_LED_reg[25]_i_30_n_7\,
      DI(0) => \N_LED_reg[25]_i_35_n_4\,
      O(3) => \N_LED_reg[24]_i_35_n_4\,
      O(2) => \N_LED_reg[24]_i_35_n_5\,
      O(1) => \N_LED_reg[24]_i_35_n_6\,
      O(0) => \N_LED_reg[24]_i_35_n_7\,
      S(3) => \N_LED[24]_i_41_n_0\,
      S(2) => \N_LED[24]_i_42_n_0\,
      S(1) => \N_LED[24]_i_43_n_0\,
      S(0) => \N_LED[24]_i_44_n_0\
    );
\N_LED_reg[24]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[24]_i_40_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[24]_i_40_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(24),
      DI(3) => \N_LED_reg[25]_i_35_n_5\,
      DI(2) => \N_LED_reg[25]_i_35_n_6\,
      DI(1) => \N_LED[24]_i_45_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[24]_i_40_n_4\,
      O(2) => \N_LED_reg[24]_i_40_n_5\,
      O(1) => \N_LED_reg[24]_i_40_n_6\,
      O(0) => \NLW_N_LED_reg[24]_i_40_O_UNCONNECTED\(0),
      S(3) => \N_LED[24]_i_46_n_0\,
      S(2) => \N_LED[24]_i_47_n_0\,
      S(1) => \N_LED[24]_i_48_n_0\,
      S(0) => '1'
    );
\N_LED_reg[24]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[24]_i_10_n_0\,
      CO(3) => \N_LED_reg[24]_i_8_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[24]_i_8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[25]_i_3_n_5\,
      DI(2) => \N_LED_reg[25]_i_3_n_6\,
      DI(1) => \N_LED_reg[25]_i_3_n_7\,
      DI(0) => \N_LED_reg[25]_i_5_n_4\,
      O(3) => \N_LED_reg[24]_i_8_n_4\,
      O(2) => \N_LED_reg[24]_i_8_n_5\,
      O(1) => \N_LED_reg[24]_i_8_n_6\,
      O(0) => \N_LED_reg[24]_i_8_n_7\,
      S(3) => \N_LED[24]_i_11_n_0\,
      S(2) => \N_LED[24]_i_12_n_0\,
      S(1) => \N_LED[24]_i_13_n_0\,
      S(0) => \N_LED[24]_i_14_n_0\
    );
\N_LED_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(23),
      Q => \^n_led_reg[30]_0\(25)
    );
\N_LED_reg[25]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[25]_i_15_n_0\,
      CO(3) => \N_LED_reg[25]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[25]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[26]_i_10_n_5\,
      DI(2) => \N_LED_reg[26]_i_10_n_6\,
      DI(1) => \N_LED_reg[26]_i_10_n_7\,
      DI(0) => \N_LED_reg[26]_i_15_n_4\,
      O(3) => \N_LED_reg[25]_i_10_n_4\,
      O(2) => \N_LED_reg[25]_i_10_n_5\,
      O(1) => \N_LED_reg[25]_i_10_n_6\,
      O(0) => \N_LED_reg[25]_i_10_n_7\,
      S(3) => \N_LED[25]_i_16_n_0\,
      S(2) => \N_LED[25]_i_17_n_0\,
      S(1) => \N_LED[25]_i_18_n_0\,
      S(0) => \N_LED[25]_i_19_n_0\
    );
\N_LED_reg[25]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[25]_i_20_n_0\,
      CO(3) => \N_LED_reg[25]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[25]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[26]_i_15_n_5\,
      DI(2) => \N_LED_reg[26]_i_15_n_6\,
      DI(1) => \N_LED_reg[26]_i_15_n_7\,
      DI(0) => \N_LED_reg[26]_i_20_n_4\,
      O(3) => \N_LED_reg[25]_i_15_n_4\,
      O(2) => \N_LED_reg[25]_i_15_n_5\,
      O(1) => \N_LED_reg[25]_i_15_n_6\,
      O(0) => \N_LED_reg[25]_i_15_n_7\,
      S(3) => \N_LED[25]_i_21_n_0\,
      S(2) => \N_LED[25]_i_22_n_0\,
      S(1) => \N_LED[25]_i_23_n_0\,
      S(0) => \N_LED[25]_i_24_n_0\
    );
\N_LED_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[25]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[25]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(24),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(25),
      O(3 downto 0) => \NLW_N_LED_reg[25]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[25]_i_4_n_0\
    );
\N_LED_reg[25]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[25]_i_25_n_0\,
      CO(3) => \N_LED_reg[25]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[25]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[26]_i_20_n_5\,
      DI(2) => \N_LED_reg[26]_i_20_n_6\,
      DI(1) => \N_LED_reg[26]_i_20_n_7\,
      DI(0) => \N_LED_reg[26]_i_25_n_4\,
      O(3) => \N_LED_reg[25]_i_20_n_4\,
      O(2) => \N_LED_reg[25]_i_20_n_5\,
      O(1) => \N_LED_reg[25]_i_20_n_6\,
      O(0) => \N_LED_reg[25]_i_20_n_7\,
      S(3) => \N_LED[25]_i_26_n_0\,
      S(2) => \N_LED[25]_i_27_n_0\,
      S(1) => \N_LED[25]_i_28_n_0\,
      S(0) => \N_LED[25]_i_29_n_0\
    );
\N_LED_reg[25]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[25]_i_30_n_0\,
      CO(3) => \N_LED_reg[25]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[25]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[26]_i_25_n_5\,
      DI(2) => \N_LED_reg[26]_i_25_n_6\,
      DI(1) => \N_LED_reg[26]_i_25_n_7\,
      DI(0) => \N_LED_reg[26]_i_30_n_4\,
      O(3) => \N_LED_reg[25]_i_25_n_4\,
      O(2) => \N_LED_reg[25]_i_25_n_5\,
      O(1) => \N_LED_reg[25]_i_25_n_6\,
      O(0) => \N_LED_reg[25]_i_25_n_7\,
      S(3) => \N_LED[25]_i_31_n_0\,
      S(2) => \N_LED[25]_i_32_n_0\,
      S(1) => \N_LED[25]_i_33_n_0\,
      S(0) => \N_LED[25]_i_34_n_0\
    );
\N_LED_reg[25]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[25]_i_5_n_0\,
      CO(3) => \N_LED_reg[25]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[25]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[26]_i_3_n_5\,
      DI(2) => \N_LED_reg[26]_i_3_n_6\,
      DI(1) => \N_LED_reg[26]_i_3_n_7\,
      DI(0) => \N_LED_reg[26]_i_5_n_4\,
      O(3) => \N_LED_reg[25]_i_3_n_4\,
      O(2) => \N_LED_reg[25]_i_3_n_5\,
      O(1) => \N_LED_reg[25]_i_3_n_6\,
      O(0) => \N_LED_reg[25]_i_3_n_7\,
      S(3) => \N_LED[25]_i_6_n_0\,
      S(2) => \N_LED[25]_i_7_n_0\,
      S(1) => \N_LED[25]_i_8_n_0\,
      S(0) => \N_LED[25]_i_9_n_0\
    );
\N_LED_reg[25]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[25]_i_35_n_0\,
      CO(3) => \N_LED_reg[25]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[25]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[26]_i_30_n_5\,
      DI(2) => \N_LED_reg[26]_i_30_n_6\,
      DI(1) => \N_LED_reg[26]_i_30_n_7\,
      DI(0) => \N_LED_reg[26]_i_35_n_4\,
      O(3) => \N_LED_reg[25]_i_30_n_4\,
      O(2) => \N_LED_reg[25]_i_30_n_5\,
      O(1) => \N_LED_reg[25]_i_30_n_6\,
      O(0) => \N_LED_reg[25]_i_30_n_7\,
      S(3) => \N_LED[25]_i_36_n_0\,
      S(2) => \N_LED[25]_i_37_n_0\,
      S(1) => \N_LED[25]_i_38_n_0\,
      S(0) => \N_LED[25]_i_39_n_0\
    );
\N_LED_reg[25]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[25]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[25]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(25),
      DI(3) => \N_LED_reg[26]_i_35_n_5\,
      DI(2) => \N_LED_reg[26]_i_35_n_6\,
      DI(1) => \N_LED[25]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[25]_i_35_n_4\,
      O(2) => \N_LED_reg[25]_i_35_n_5\,
      O(1) => \N_LED_reg[25]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[25]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[25]_i_41_n_0\,
      S(2) => \N_LED[25]_i_42_n_0\,
      S(1) => \N_LED[25]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[25]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[25]_i_10_n_0\,
      CO(3) => \N_LED_reg[25]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[25]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[26]_i_5_n_5\,
      DI(2) => \N_LED_reg[26]_i_5_n_6\,
      DI(1) => \N_LED_reg[26]_i_5_n_7\,
      DI(0) => \N_LED_reg[26]_i_10_n_4\,
      O(3) => \N_LED_reg[25]_i_5_n_4\,
      O(2) => \N_LED_reg[25]_i_5_n_5\,
      O(1) => \N_LED_reg[25]_i_5_n_6\,
      O(0) => \N_LED_reg[25]_i_5_n_7\,
      S(3) => \N_LED[25]_i_11_n_0\,
      S(2) => \N_LED[25]_i_12_n_0\,
      S(1) => \N_LED[25]_i_13_n_0\,
      S(0) => \N_LED[25]_i_14_n_0\
    );
\N_LED_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(24),
      Q => \^n_led_reg[30]_0\(26)
    );
\N_LED_reg[26]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[26]_i_15_n_0\,
      CO(3) => \N_LED_reg[26]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[26]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[27]_i_10_n_5\,
      DI(2) => \N_LED_reg[27]_i_10_n_6\,
      DI(1) => \N_LED_reg[27]_i_10_n_7\,
      DI(0) => \N_LED_reg[27]_i_15_n_4\,
      O(3) => \N_LED_reg[26]_i_10_n_4\,
      O(2) => \N_LED_reg[26]_i_10_n_5\,
      O(1) => \N_LED_reg[26]_i_10_n_6\,
      O(0) => \N_LED_reg[26]_i_10_n_7\,
      S(3) => \N_LED[26]_i_16_n_0\,
      S(2) => \N_LED[26]_i_17_n_0\,
      S(1) => \N_LED[26]_i_18_n_0\,
      S(0) => \N_LED[26]_i_19_n_0\
    );
\N_LED_reg[26]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[26]_i_20_n_0\,
      CO(3) => \N_LED_reg[26]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[26]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[27]_i_15_n_5\,
      DI(2) => \N_LED_reg[27]_i_15_n_6\,
      DI(1) => \N_LED_reg[27]_i_15_n_7\,
      DI(0) => \N_LED_reg[27]_i_20_n_4\,
      O(3) => \N_LED_reg[26]_i_15_n_4\,
      O(2) => \N_LED_reg[26]_i_15_n_5\,
      O(1) => \N_LED_reg[26]_i_15_n_6\,
      O(0) => \N_LED_reg[26]_i_15_n_7\,
      S(3) => \N_LED[26]_i_21_n_0\,
      S(2) => \N_LED[26]_i_22_n_0\,
      S(1) => \N_LED[26]_i_23_n_0\,
      S(0) => \N_LED[26]_i_24_n_0\
    );
\N_LED_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[26]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[26]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(25),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(26),
      O(3 downto 0) => \NLW_N_LED_reg[26]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[26]_i_4_n_0\
    );
\N_LED_reg[26]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[26]_i_25_n_0\,
      CO(3) => \N_LED_reg[26]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[26]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[27]_i_20_n_5\,
      DI(2) => \N_LED_reg[27]_i_20_n_6\,
      DI(1) => \N_LED_reg[27]_i_20_n_7\,
      DI(0) => \N_LED_reg[27]_i_25_n_4\,
      O(3) => \N_LED_reg[26]_i_20_n_4\,
      O(2) => \N_LED_reg[26]_i_20_n_5\,
      O(1) => \N_LED_reg[26]_i_20_n_6\,
      O(0) => \N_LED_reg[26]_i_20_n_7\,
      S(3) => \N_LED[26]_i_26_n_0\,
      S(2) => \N_LED[26]_i_27_n_0\,
      S(1) => \N_LED[26]_i_28_n_0\,
      S(0) => \N_LED[26]_i_29_n_0\
    );
\N_LED_reg[26]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[26]_i_30_n_0\,
      CO(3) => \N_LED_reg[26]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[26]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[27]_i_25_n_5\,
      DI(2) => \N_LED_reg[27]_i_25_n_6\,
      DI(1) => \N_LED_reg[27]_i_25_n_7\,
      DI(0) => \N_LED_reg[27]_i_30_n_4\,
      O(3) => \N_LED_reg[26]_i_25_n_4\,
      O(2) => \N_LED_reg[26]_i_25_n_5\,
      O(1) => \N_LED_reg[26]_i_25_n_6\,
      O(0) => \N_LED_reg[26]_i_25_n_7\,
      S(3) => \N_LED[26]_i_31_n_0\,
      S(2) => \N_LED[26]_i_32_n_0\,
      S(1) => \N_LED[26]_i_33_n_0\,
      S(0) => \N_LED[26]_i_34_n_0\
    );
\N_LED_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[26]_i_5_n_0\,
      CO(3) => \N_LED_reg[26]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[26]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[27]_i_3_n_5\,
      DI(2) => \N_LED_reg[27]_i_3_n_6\,
      DI(1) => \N_LED_reg[27]_i_3_n_7\,
      DI(0) => \N_LED_reg[27]_i_5_n_4\,
      O(3) => \N_LED_reg[26]_i_3_n_4\,
      O(2) => \N_LED_reg[26]_i_3_n_5\,
      O(1) => \N_LED_reg[26]_i_3_n_6\,
      O(0) => \N_LED_reg[26]_i_3_n_7\,
      S(3) => \N_LED[26]_i_6_n_0\,
      S(2) => \N_LED[26]_i_7_n_0\,
      S(1) => \N_LED[26]_i_8_n_0\,
      S(0) => \N_LED[26]_i_9_n_0\
    );
\N_LED_reg[26]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[26]_i_35_n_0\,
      CO(3) => \N_LED_reg[26]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[26]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[27]_i_30_n_5\,
      DI(2) => \N_LED_reg[27]_i_30_n_6\,
      DI(1) => \N_LED_reg[27]_i_30_n_7\,
      DI(0) => \N_LED_reg[27]_i_35_n_4\,
      O(3) => \N_LED_reg[26]_i_30_n_4\,
      O(2) => \N_LED_reg[26]_i_30_n_5\,
      O(1) => \N_LED_reg[26]_i_30_n_6\,
      O(0) => \N_LED_reg[26]_i_30_n_7\,
      S(3) => \N_LED[26]_i_36_n_0\,
      S(2) => \N_LED[26]_i_37_n_0\,
      S(1) => \N_LED[26]_i_38_n_0\,
      S(0) => \N_LED[26]_i_39_n_0\
    );
\N_LED_reg[26]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[26]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[26]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(26),
      DI(3) => \N_LED_reg[27]_i_35_n_5\,
      DI(2) => \N_LED_reg[27]_i_35_n_6\,
      DI(1) => \N_LED[26]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[26]_i_35_n_4\,
      O(2) => \N_LED_reg[26]_i_35_n_5\,
      O(1) => \N_LED_reg[26]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[26]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[26]_i_41_n_0\,
      S(2) => \N_LED[26]_i_42_n_0\,
      S(1) => \N_LED[26]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[26]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[26]_i_10_n_0\,
      CO(3) => \N_LED_reg[26]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[26]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[27]_i_5_n_5\,
      DI(2) => \N_LED_reg[27]_i_5_n_6\,
      DI(1) => \N_LED_reg[27]_i_5_n_7\,
      DI(0) => \N_LED_reg[27]_i_10_n_4\,
      O(3) => \N_LED_reg[26]_i_5_n_4\,
      O(2) => \N_LED_reg[26]_i_5_n_5\,
      O(1) => \N_LED_reg[26]_i_5_n_6\,
      O(0) => \N_LED_reg[26]_i_5_n_7\,
      S(3) => \N_LED[26]_i_11_n_0\,
      S(2) => \N_LED[26]_i_12_n_0\,
      S(1) => \N_LED[26]_i_13_n_0\,
      S(0) => \N_LED[26]_i_14_n_0\
    );
\N_LED_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(25),
      Q => \^n_led_reg[30]_0\(27)
    );
\N_LED_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[27]_i_15_n_0\,
      CO(3) => \N_LED_reg[27]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[27]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[28]_i_15_n_5\,
      DI(2) => \N_LED_reg[28]_i_15_n_6\,
      DI(1) => \N_LED_reg[28]_i_15_n_7\,
      DI(0) => \N_LED_reg[28]_i_20_n_4\,
      O(3) => \N_LED_reg[27]_i_10_n_4\,
      O(2) => \N_LED_reg[27]_i_10_n_5\,
      O(1) => \N_LED_reg[27]_i_10_n_6\,
      O(0) => \N_LED_reg[27]_i_10_n_7\,
      S(3) => \N_LED[27]_i_16_n_0\,
      S(2) => \N_LED[27]_i_17_n_0\,
      S(1) => \N_LED[27]_i_18_n_0\,
      S(0) => \N_LED[27]_i_19_n_0\
    );
\N_LED_reg[27]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[27]_i_20_n_0\,
      CO(3) => \N_LED_reg[27]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[27]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[28]_i_20_n_5\,
      DI(2) => \N_LED_reg[28]_i_20_n_6\,
      DI(1) => \N_LED_reg[28]_i_20_n_7\,
      DI(0) => \N_LED_reg[28]_i_25_n_4\,
      O(3) => \N_LED_reg[27]_i_15_n_4\,
      O(2) => \N_LED_reg[27]_i_15_n_5\,
      O(1) => \N_LED_reg[27]_i_15_n_6\,
      O(0) => \N_LED_reg[27]_i_15_n_7\,
      S(3) => \N_LED[27]_i_21_n_0\,
      S(2) => \N_LED[27]_i_22_n_0\,
      S(1) => \N_LED[27]_i_23_n_0\,
      S(0) => \N_LED[27]_i_24_n_0\
    );
\N_LED_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[27]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[27]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(26),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(27),
      O(3 downto 0) => \NLW_N_LED_reg[27]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[27]_i_4_n_0\
    );
\N_LED_reg[27]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[27]_i_25_n_0\,
      CO(3) => \N_LED_reg[27]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[27]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[28]_i_25_n_5\,
      DI(2) => \N_LED_reg[28]_i_25_n_6\,
      DI(1) => \N_LED_reg[28]_i_25_n_7\,
      DI(0) => \N_LED_reg[28]_i_30_n_4\,
      O(3) => \N_LED_reg[27]_i_20_n_4\,
      O(2) => \N_LED_reg[27]_i_20_n_5\,
      O(1) => \N_LED_reg[27]_i_20_n_6\,
      O(0) => \N_LED_reg[27]_i_20_n_7\,
      S(3) => \N_LED[27]_i_26_n_0\,
      S(2) => \N_LED[27]_i_27_n_0\,
      S(1) => \N_LED[27]_i_28_n_0\,
      S(0) => \N_LED[27]_i_29_n_0\
    );
\N_LED_reg[27]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[27]_i_30_n_0\,
      CO(3) => \N_LED_reg[27]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[27]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[28]_i_30_n_5\,
      DI(2) => \N_LED_reg[28]_i_30_n_6\,
      DI(1) => \N_LED_reg[28]_i_30_n_7\,
      DI(0) => \N_LED_reg[28]_i_35_n_4\,
      O(3) => \N_LED_reg[27]_i_25_n_4\,
      O(2) => \N_LED_reg[27]_i_25_n_5\,
      O(1) => \N_LED_reg[27]_i_25_n_6\,
      O(0) => \N_LED_reg[27]_i_25_n_7\,
      S(3) => \N_LED[27]_i_31_n_0\,
      S(2) => \N_LED[27]_i_32_n_0\,
      S(1) => \N_LED[27]_i_33_n_0\,
      S(0) => \N_LED[27]_i_34_n_0\
    );
\N_LED_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[27]_i_5_n_0\,
      CO(3) => \N_LED_reg[27]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[27]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[28]_i_8_n_5\,
      DI(2) => \N_LED_reg[28]_i_8_n_6\,
      DI(1) => \N_LED_reg[28]_i_8_n_7\,
      DI(0) => \N_LED_reg[28]_i_10_n_4\,
      O(3) => \N_LED_reg[27]_i_3_n_4\,
      O(2) => \N_LED_reg[27]_i_3_n_5\,
      O(1) => \N_LED_reg[27]_i_3_n_6\,
      O(0) => \N_LED_reg[27]_i_3_n_7\,
      S(3) => \N_LED[27]_i_6_n_0\,
      S(2) => \N_LED[27]_i_7_n_0\,
      S(1) => \N_LED[27]_i_8_n_0\,
      S(0) => \N_LED[27]_i_9_n_0\
    );
\N_LED_reg[27]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[27]_i_35_n_0\,
      CO(3) => \N_LED_reg[27]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[27]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[28]_i_35_n_5\,
      DI(2) => \N_LED_reg[28]_i_35_n_6\,
      DI(1) => \N_LED_reg[28]_i_35_n_7\,
      DI(0) => \N_LED_reg[28]_i_40_n_4\,
      O(3) => \N_LED_reg[27]_i_30_n_4\,
      O(2) => \N_LED_reg[27]_i_30_n_5\,
      O(1) => \N_LED_reg[27]_i_30_n_6\,
      O(0) => \N_LED_reg[27]_i_30_n_7\,
      S(3) => \N_LED[27]_i_36_n_0\,
      S(2) => \N_LED[27]_i_37_n_0\,
      S(1) => \N_LED[27]_i_38_n_0\,
      S(0) => \N_LED[27]_i_39_n_0\
    );
\N_LED_reg[27]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[27]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[27]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(27),
      DI(3) => \N_LED_reg[28]_i_40_n_5\,
      DI(2) => \N_LED_reg[28]_i_40_n_6\,
      DI(1) => \N_LED[27]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[27]_i_35_n_4\,
      O(2) => \N_LED_reg[27]_i_35_n_5\,
      O(1) => \N_LED_reg[27]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[27]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[27]_i_41_n_0\,
      S(2) => \N_LED[27]_i_42_n_0\,
      S(1) => \N_LED[27]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[27]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[27]_i_10_n_0\,
      CO(3) => \N_LED_reg[27]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[27]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[28]_i_10_n_5\,
      DI(2) => \N_LED_reg[28]_i_10_n_6\,
      DI(1) => \N_LED_reg[28]_i_10_n_7\,
      DI(0) => \N_LED_reg[28]_i_15_n_4\,
      O(3) => \N_LED_reg[27]_i_5_n_4\,
      O(2) => \N_LED_reg[27]_i_5_n_5\,
      O(1) => \N_LED_reg[27]_i_5_n_6\,
      O(0) => \N_LED_reg[27]_i_5_n_7\,
      S(3) => \N_LED[27]_i_11_n_0\,
      S(2) => \N_LED[27]_i_12_n_0\,
      S(1) => \N_LED[27]_i_13_n_0\,
      S(0) => \N_LED[27]_i_14_n_0\
    );
\N_LED_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(26),
      Q => \^n_led_reg[30]_0\(28)
    );
\N_LED_reg[28]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[28]_i_15_n_0\,
      CO(3) => \N_LED_reg[28]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[28]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[29]_i_5_n_5\,
      DI(2) => \N_LED_reg[29]_i_5_n_6\,
      DI(1) => \N_LED_reg[29]_i_5_n_7\,
      DI(0) => \N_LED_reg[29]_i_10_n_4\,
      O(3) => \N_LED_reg[28]_i_10_n_4\,
      O(2) => \N_LED_reg[28]_i_10_n_5\,
      O(1) => \N_LED_reg[28]_i_10_n_6\,
      O(0) => \N_LED_reg[28]_i_10_n_7\,
      S(3) => \N_LED[28]_i_16_n_0\,
      S(2) => \N_LED[28]_i_17_n_0\,
      S(1) => \N_LED[28]_i_18_n_0\,
      S(0) => \N_LED[28]_i_19_n_0\
    );
\N_LED_reg[28]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[28]_i_20_n_0\,
      CO(3) => \N_LED_reg[28]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[28]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[29]_i_10_n_5\,
      DI(2) => \N_LED_reg[29]_i_10_n_6\,
      DI(1) => \N_LED_reg[29]_i_10_n_7\,
      DI(0) => \N_LED_reg[29]_i_15_n_4\,
      O(3) => \N_LED_reg[28]_i_15_n_4\,
      O(2) => \N_LED_reg[28]_i_15_n_5\,
      O(1) => \N_LED_reg[28]_i_15_n_6\,
      O(0) => \N_LED_reg[28]_i_15_n_7\,
      S(3) => \N_LED[28]_i_21_n_0\,
      S(2) => \N_LED[28]_i_22_n_0\,
      S(1) => \N_LED[28]_i_23_n_0\,
      S(0) => \N_LED[28]_i_24_n_0\
    );
\N_LED_reg[28]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[28]_i_25_n_0\,
      CO(3) => \N_LED_reg[28]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[28]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[29]_i_15_n_5\,
      DI(2) => \N_LED_reg[29]_i_15_n_6\,
      DI(1) => \N_LED_reg[29]_i_15_n_7\,
      DI(0) => \N_LED_reg[29]_i_20_n_4\,
      O(3) => \N_LED_reg[28]_i_20_n_4\,
      O(2) => \N_LED_reg[28]_i_20_n_5\,
      O(1) => \N_LED_reg[28]_i_20_n_6\,
      O(0) => \N_LED_reg[28]_i_20_n_7\,
      S(3) => \N_LED[28]_i_26_n_0\,
      S(2) => \N_LED[28]_i_27_n_0\,
      S(1) => \N_LED[28]_i_28_n_0\,
      S(0) => \N_LED[28]_i_29_n_0\
    );
\N_LED_reg[28]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[28]_i_30_n_0\,
      CO(3) => \N_LED_reg[28]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[28]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[29]_i_20_n_5\,
      DI(2) => \N_LED_reg[29]_i_20_n_6\,
      DI(1) => \N_LED_reg[29]_i_20_n_7\,
      DI(0) => \N_LED_reg[29]_i_25_n_4\,
      O(3) => \N_LED_reg[28]_i_25_n_4\,
      O(2) => \N_LED_reg[28]_i_25_n_5\,
      O(1) => \N_LED_reg[28]_i_25_n_6\,
      O(0) => \N_LED_reg[28]_i_25_n_7\,
      S(3) => \N_LED[28]_i_31_n_0\,
      S(2) => \N_LED[28]_i_32_n_0\,
      S(1) => \N_LED[28]_i_33_n_0\,
      S(0) => \N_LED[28]_i_34_n_0\
    );
\N_LED_reg[28]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[28]_i_8_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[28]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(27),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(28),
      O(3 downto 0) => \NLW_N_LED_reg[28]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[28]_i_9_n_0\
    );
\N_LED_reg[28]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[28]_i_35_n_0\,
      CO(3) => \N_LED_reg[28]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[28]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[29]_i_25_n_5\,
      DI(2) => \N_LED_reg[29]_i_25_n_6\,
      DI(1) => \N_LED_reg[29]_i_25_n_7\,
      DI(0) => \N_LED_reg[29]_i_30_n_4\,
      O(3) => \N_LED_reg[28]_i_30_n_4\,
      O(2) => \N_LED_reg[28]_i_30_n_5\,
      O(1) => \N_LED_reg[28]_i_30_n_6\,
      O(0) => \N_LED_reg[28]_i_30_n_7\,
      S(3) => \N_LED[28]_i_36_n_0\,
      S(2) => \N_LED[28]_i_37_n_0\,
      S(1) => \N_LED[28]_i_38_n_0\,
      S(0) => \N_LED[28]_i_39_n_0\
    );
\N_LED_reg[28]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[28]_i_40_n_0\,
      CO(3) => \N_LED_reg[28]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[28]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[29]_i_30_n_5\,
      DI(2) => \N_LED_reg[29]_i_30_n_6\,
      DI(1) => \N_LED_reg[29]_i_30_n_7\,
      DI(0) => \N_LED_reg[29]_i_35_n_4\,
      O(3) => \N_LED_reg[28]_i_35_n_4\,
      O(2) => \N_LED_reg[28]_i_35_n_5\,
      O(1) => \N_LED_reg[28]_i_35_n_6\,
      O(0) => \N_LED_reg[28]_i_35_n_7\,
      S(3) => \N_LED[28]_i_41_n_0\,
      S(2) => \N_LED[28]_i_42_n_0\,
      S(1) => \N_LED[28]_i_43_n_0\,
      S(0) => \N_LED[28]_i_44_n_0\
    );
\N_LED_reg[28]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[28]_i_40_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[28]_i_40_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(28),
      DI(3) => \N_LED_reg[29]_i_35_n_5\,
      DI(2) => \N_LED_reg[29]_i_35_n_6\,
      DI(1) => \N_LED[28]_i_45_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[28]_i_40_n_4\,
      O(2) => \N_LED_reg[28]_i_40_n_5\,
      O(1) => \N_LED_reg[28]_i_40_n_6\,
      O(0) => \NLW_N_LED_reg[28]_i_40_O_UNCONNECTED\(0),
      S(3) => \N_LED[28]_i_46_n_0\,
      S(2) => \N_LED[28]_i_47_n_0\,
      S(1) => \N_LED[28]_i_48_n_0\,
      S(0) => '1'
    );
\N_LED_reg[28]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[28]_i_10_n_0\,
      CO(3) => \N_LED_reg[28]_i_8_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[28]_i_8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[29]_i_3_n_5\,
      DI(2) => \N_LED_reg[29]_i_3_n_6\,
      DI(1) => \N_LED_reg[29]_i_3_n_7\,
      DI(0) => \N_LED_reg[29]_i_5_n_4\,
      O(3) => \N_LED_reg[28]_i_8_n_4\,
      O(2) => \N_LED_reg[28]_i_8_n_5\,
      O(1) => \N_LED_reg[28]_i_8_n_6\,
      O(0) => \N_LED_reg[28]_i_8_n_7\,
      S(3) => \N_LED[28]_i_11_n_0\,
      S(2) => \N_LED[28]_i_12_n_0\,
      S(1) => \N_LED[28]_i_13_n_0\,
      S(0) => \N_LED[28]_i_14_n_0\
    );
\N_LED_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(27),
      Q => \^n_led_reg[30]_0\(29)
    );
\N_LED_reg[29]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[29]_i_15_n_0\,
      CO(3) => \N_LED_reg[29]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[29]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[30]_i_14_n_6\,
      DI(2) => \N_LED_reg[30]_i_14_n_7\,
      DI(1) => \N_LED_reg[30]_i_24_n_4\,
      DI(0) => \N_LED_reg[30]_i_24_n_5\,
      O(3) => \N_LED_reg[29]_i_10_n_4\,
      O(2) => \N_LED_reg[29]_i_10_n_5\,
      O(1) => \N_LED_reg[29]_i_10_n_6\,
      O(0) => \N_LED_reg[29]_i_10_n_7\,
      S(3) => \N_LED[29]_i_16_n_0\,
      S(2) => \N_LED[29]_i_17_n_0\,
      S(1) => \N_LED[29]_i_18_n_0\,
      S(0) => \N_LED[29]_i_19_n_0\
    );
\N_LED_reg[29]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[29]_i_20_n_0\,
      CO(3) => \N_LED_reg[29]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[29]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[30]_i_24_n_6\,
      DI(2) => \N_LED_reg[30]_i_24_n_7\,
      DI(1) => \N_LED_reg[30]_i_34_n_4\,
      DI(0) => \N_LED_reg[30]_i_34_n_5\,
      O(3) => \N_LED_reg[29]_i_15_n_4\,
      O(2) => \N_LED_reg[29]_i_15_n_5\,
      O(1) => \N_LED_reg[29]_i_15_n_6\,
      O(0) => \N_LED_reg[29]_i_15_n_7\,
      S(3) => \N_LED[29]_i_21_n_0\,
      S(2) => \N_LED[29]_i_22_n_0\,
      S(1) => \N_LED[29]_i_23_n_0\,
      S(0) => \N_LED[29]_i_24_n_0\
    );
\N_LED_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[29]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[29]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(28),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(29),
      O(3 downto 0) => \NLW_N_LED_reg[29]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[29]_i_4_n_0\
    );
\N_LED_reg[29]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[29]_i_25_n_0\,
      CO(3) => \N_LED_reg[29]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[29]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[30]_i_34_n_6\,
      DI(2) => \N_LED_reg[30]_i_34_n_7\,
      DI(1) => \N_LED_reg[30]_i_44_n_4\,
      DI(0) => \N_LED_reg[30]_i_44_n_5\,
      O(3) => \N_LED_reg[29]_i_20_n_4\,
      O(2) => \N_LED_reg[29]_i_20_n_5\,
      O(1) => \N_LED_reg[29]_i_20_n_6\,
      O(0) => \N_LED_reg[29]_i_20_n_7\,
      S(3) => \N_LED[29]_i_26_n_0\,
      S(2) => \N_LED[29]_i_27_n_0\,
      S(1) => \N_LED[29]_i_28_n_0\,
      S(0) => \N_LED[29]_i_29_n_0\
    );
\N_LED_reg[29]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[29]_i_30_n_0\,
      CO(3) => \N_LED_reg[29]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[29]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[30]_i_44_n_6\,
      DI(2) => \N_LED_reg[30]_i_44_n_7\,
      DI(1) => \N_LED_reg[30]_i_54_n_4\,
      DI(0) => \N_LED_reg[30]_i_54_n_5\,
      O(3) => \N_LED_reg[29]_i_25_n_4\,
      O(2) => \N_LED_reg[29]_i_25_n_5\,
      O(1) => \N_LED_reg[29]_i_25_n_6\,
      O(0) => \N_LED_reg[29]_i_25_n_7\,
      S(3) => \N_LED[29]_i_31_n_0\,
      S(2) => \N_LED[29]_i_32_n_0\,
      S(1) => \N_LED[29]_i_33_n_0\,
      S(0) => \N_LED[29]_i_34_n_0\
    );
\N_LED_reg[29]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[29]_i_5_n_0\,
      CO(3) => \N_LED_reg[29]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[29]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[30]_i_4_n_6\,
      DI(2) => \N_LED_reg[30]_i_4_n_7\,
      DI(1) => \N_LED_reg[30]_i_8_n_4\,
      DI(0) => \N_LED_reg[30]_i_8_n_5\,
      O(3) => \N_LED_reg[29]_i_3_n_4\,
      O(2) => \N_LED_reg[29]_i_3_n_5\,
      O(1) => \N_LED_reg[29]_i_3_n_6\,
      O(0) => \N_LED_reg[29]_i_3_n_7\,
      S(3) => \N_LED[29]_i_6_n_0\,
      S(2) => \N_LED[29]_i_7_n_0\,
      S(1) => \N_LED[29]_i_8_n_0\,
      S(0) => \N_LED[29]_i_9_n_0\
    );
\N_LED_reg[29]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[29]_i_35_n_0\,
      CO(3) => \N_LED_reg[29]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[29]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[30]_i_54_n_6\,
      DI(2) => \N_LED_reg[30]_i_54_n_7\,
      DI(1) => \N_LED_reg[30]_i_64_n_4\,
      DI(0) => \N_LED_reg[30]_i_64_n_5\,
      O(3) => \N_LED_reg[29]_i_30_n_4\,
      O(2) => \N_LED_reg[29]_i_30_n_5\,
      O(1) => \N_LED_reg[29]_i_30_n_6\,
      O(0) => \N_LED_reg[29]_i_30_n_7\,
      S(3) => \N_LED[29]_i_36_n_0\,
      S(2) => \N_LED[29]_i_37_n_0\,
      S(1) => \N_LED[29]_i_38_n_0\,
      S(0) => \N_LED[29]_i_39_n_0\
    );
\N_LED_reg[29]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[29]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[29]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(29),
      DI(3) => \N_LED_reg[30]_i_64_n_6\,
      DI(2) => \N_LED_reg[30]_i_64_n_7\,
      DI(1) => \N_LED[29]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[29]_i_35_n_4\,
      O(2) => \N_LED_reg[29]_i_35_n_5\,
      O(1) => \N_LED_reg[29]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[29]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[29]_i_41_n_0\,
      S(2) => \N_LED[29]_i_42_n_0\,
      S(1) => \N_LED[29]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[29]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[29]_i_10_n_0\,
      CO(3) => \N_LED_reg[29]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[29]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[30]_i_8_n_6\,
      DI(2) => \N_LED_reg[30]_i_8_n_7\,
      DI(1) => \N_LED_reg[30]_i_14_n_4\,
      DI(0) => \N_LED_reg[30]_i_14_n_5\,
      O(3) => \N_LED_reg[29]_i_5_n_4\,
      O(2) => \N_LED_reg[29]_i_5_n_5\,
      O(1) => \N_LED_reg[29]_i_5_n_6\,
      O(0) => \N_LED_reg[29]_i_5_n_7\,
      S(3) => \N_LED[29]_i_11_n_0\,
      S(2) => \N_LED[29]_i_12_n_0\,
      S(1) => \N_LED[29]_i_13_n_0\,
      S(0) => \N_LED[29]_i_14_n_0\
    );
\N_LED_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(1),
      Q => \^n_led_reg[30]_0\(2)
    );
\N_LED_reg[2]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[2]_i_15_n_0\,
      CO(3) => \N_LED_reg[2]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[2]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[3]_i_10_n_5\,
      DI(2) => \N_LED_reg[3]_i_10_n_6\,
      DI(1) => \N_LED_reg[3]_i_10_n_7\,
      DI(0) => \N_LED_reg[3]_i_15_n_4\,
      O(3) => \N_LED_reg[2]_i_10_n_4\,
      O(2) => \N_LED_reg[2]_i_10_n_5\,
      O(1) => \N_LED_reg[2]_i_10_n_6\,
      O(0) => \N_LED_reg[2]_i_10_n_7\,
      S(3) => \N_LED[2]_i_16_n_0\,
      S(2) => \N_LED[2]_i_17_n_0\,
      S(1) => \N_LED[2]_i_18_n_0\,
      S(0) => \N_LED[2]_i_19_n_0\
    );
\N_LED_reg[2]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[2]_i_20_n_0\,
      CO(3) => \N_LED_reg[2]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[2]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[3]_i_15_n_5\,
      DI(2) => \N_LED_reg[3]_i_15_n_6\,
      DI(1) => \N_LED_reg[3]_i_15_n_7\,
      DI(0) => \N_LED_reg[3]_i_20_n_4\,
      O(3) => \N_LED_reg[2]_i_15_n_4\,
      O(2) => \N_LED_reg[2]_i_15_n_5\,
      O(1) => \N_LED_reg[2]_i_15_n_6\,
      O(0) => \N_LED_reg[2]_i_15_n_7\,
      S(3) => \N_LED[2]_i_21_n_0\,
      S(2) => \N_LED[2]_i_22_n_0\,
      S(1) => \N_LED[2]_i_23_n_0\,
      S(0) => \N_LED[2]_i_24_n_0\
    );
\N_LED_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[2]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[2]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(1),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(2),
      O(3 downto 0) => \NLW_N_LED_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[2]_i_4_n_0\
    );
\N_LED_reg[2]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[2]_i_25_n_0\,
      CO(3) => \N_LED_reg[2]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[2]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[3]_i_20_n_5\,
      DI(2) => \N_LED_reg[3]_i_20_n_6\,
      DI(1) => \N_LED_reg[3]_i_20_n_7\,
      DI(0) => \N_LED_reg[3]_i_25_n_4\,
      O(3) => \N_LED_reg[2]_i_20_n_4\,
      O(2) => \N_LED_reg[2]_i_20_n_5\,
      O(1) => \N_LED_reg[2]_i_20_n_6\,
      O(0) => \N_LED_reg[2]_i_20_n_7\,
      S(3) => \N_LED[2]_i_26_n_0\,
      S(2) => \N_LED[2]_i_27_n_0\,
      S(1) => \N_LED[2]_i_28_n_0\,
      S(0) => \N_LED[2]_i_29_n_0\
    );
\N_LED_reg[2]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[2]_i_30_n_0\,
      CO(3) => \N_LED_reg[2]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[2]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[3]_i_25_n_5\,
      DI(2) => \N_LED_reg[3]_i_25_n_6\,
      DI(1) => \N_LED_reg[3]_i_25_n_7\,
      DI(0) => \N_LED_reg[3]_i_30_n_4\,
      O(3) => \N_LED_reg[2]_i_25_n_4\,
      O(2) => \N_LED_reg[2]_i_25_n_5\,
      O(1) => \N_LED_reg[2]_i_25_n_6\,
      O(0) => \N_LED_reg[2]_i_25_n_7\,
      S(3) => \N_LED[2]_i_31_n_0\,
      S(2) => \N_LED[2]_i_32_n_0\,
      S(1) => \N_LED[2]_i_33_n_0\,
      S(0) => \N_LED[2]_i_34_n_0\
    );
\N_LED_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[2]_i_5_n_0\,
      CO(3) => \N_LED_reg[2]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[2]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[3]_i_3_n_5\,
      DI(2) => \N_LED_reg[3]_i_3_n_6\,
      DI(1) => \N_LED_reg[3]_i_3_n_7\,
      DI(0) => \N_LED_reg[3]_i_5_n_4\,
      O(3) => \N_LED_reg[2]_i_3_n_4\,
      O(2) => \N_LED_reg[2]_i_3_n_5\,
      O(1) => \N_LED_reg[2]_i_3_n_6\,
      O(0) => \N_LED_reg[2]_i_3_n_7\,
      S(3) => \N_LED[2]_i_6_n_0\,
      S(2) => \N_LED[2]_i_7_n_0\,
      S(1) => \N_LED[2]_i_8_n_0\,
      S(0) => \N_LED[2]_i_9_n_0\
    );
\N_LED_reg[2]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[2]_i_35_n_0\,
      CO(3) => \N_LED_reg[2]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[2]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[3]_i_30_n_5\,
      DI(2) => \N_LED_reg[3]_i_30_n_6\,
      DI(1) => \N_LED_reg[3]_i_30_n_7\,
      DI(0) => \N_LED_reg[3]_i_35_n_4\,
      O(3) => \N_LED_reg[2]_i_30_n_4\,
      O(2) => \N_LED_reg[2]_i_30_n_5\,
      O(1) => \N_LED_reg[2]_i_30_n_6\,
      O(0) => \N_LED_reg[2]_i_30_n_7\,
      S(3) => \N_LED[2]_i_36_n_0\,
      S(2) => \N_LED[2]_i_37_n_0\,
      S(1) => \N_LED[2]_i_38_n_0\,
      S(0) => \N_LED[2]_i_39_n_0\
    );
\N_LED_reg[2]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[2]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[2]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(2),
      DI(3) => \N_LED_reg[3]_i_35_n_5\,
      DI(2) => \N_LED_reg[3]_i_35_n_6\,
      DI(1) => \N_LED[2]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[2]_i_35_n_4\,
      O(2) => \N_LED_reg[2]_i_35_n_5\,
      O(1) => \N_LED_reg[2]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[2]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[2]_i_41_n_0\,
      S(2) => \N_LED[2]_i_42_n_0\,
      S(1) => \N_LED[2]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[2]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[2]_i_10_n_0\,
      CO(3) => \N_LED_reg[2]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[2]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[3]_i_5_n_5\,
      DI(2) => \N_LED_reg[3]_i_5_n_6\,
      DI(1) => \N_LED_reg[3]_i_5_n_7\,
      DI(0) => \N_LED_reg[3]_i_10_n_4\,
      O(3) => \N_LED_reg[2]_i_5_n_4\,
      O(2) => \N_LED_reg[2]_i_5_n_5\,
      O(1) => \N_LED_reg[2]_i_5_n_6\,
      O(0) => \N_LED_reg[2]_i_5_n_7\,
      S(3) => \N_LED[2]_i_11_n_0\,
      S(2) => \N_LED[2]_i_12_n_0\,
      S(1) => \N_LED[2]_i_13_n_0\,
      S(0) => \N_LED[2]_i_14_n_0\
    );
\N_LED_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(28),
      Q => \^n_led_reg[30]_0\(30)
    );
\N_LED_reg[30]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_23_n_0\,
      CO(3) => \N_LED_reg[30]_i_13_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => N_LED31_in(27 downto 24),
      S(3 downto 0) => fase_reg(23 downto 20)
    );
\N_LED_reg[30]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_24_n_0\,
      CO(3) => \N_LED_reg[30]_i_14_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_14_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED[30]_i_25_n_0\,
      DI(2) => \N_LED[30]_i_26_n_0\,
      DI(1) => \N_LED[30]_i_27_n_0\,
      DI(0) => \N_LED[30]_i_28_n_0\,
      O(3) => \N_LED_reg[30]_i_14_n_4\,
      O(2) => \N_LED_reg[30]_i_14_n_5\,
      O(1) => \N_LED_reg[30]_i_14_n_6\,
      O(0) => \N_LED_reg[30]_i_14_n_7\,
      S(3) => \N_LED[30]_i_29_n_0\,
      S(2) => \N_LED[30]_i_30_n_0\,
      S(1) => \N_LED[30]_i_31_n_0\,
      S(0) => \N_LED[30]_i_32_n_0\
    );
\N_LED_reg[30]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_33_n_0\,
      CO(3) => \N_LED_reg[30]_i_23_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_23_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => N_LED31_in(23 downto 20),
      S(3 downto 0) => fase_reg(19 downto 16)
    );
\N_LED_reg[30]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_34_n_0\,
      CO(3) => \N_LED_reg[30]_i_24_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_24_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED[30]_i_35_n_0\,
      DI(2) => \N_LED[30]_i_36_n_0\,
      DI(1) => \N_LED[30]_i_37_n_0\,
      DI(0) => \N_LED[30]_i_38_n_0\,
      O(3) => \N_LED_reg[30]_i_24_n_4\,
      O(2) => \N_LED_reg[30]_i_24_n_5\,
      O(1) => \N_LED_reg[30]_i_24_n_6\,
      O(0) => \N_LED_reg[30]_i_24_n_7\,
      S(3) => \N_LED[30]_i_39_n_0\,
      S(2) => \N_LED[30]_i_40_n_0\,
      S(1) => \N_LED[30]_i_41_n_0\,
      S(0) => \N_LED[30]_i_42_n_0\
    );
\N_LED_reg[30]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_43_n_0\,
      CO(3) => \N_LED_reg[30]_i_33_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_33_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => N_LED31_in(19 downto 16),
      S(3 downto 0) => fase_reg(15 downto 12)
    );
\N_LED_reg[30]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_44_n_0\,
      CO(3) => \N_LED_reg[30]_i_34_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_34_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED[30]_i_45_n_0\,
      DI(2) => \N_LED[30]_i_46_n_0\,
      DI(1) => \N_LED[30]_i_47_n_0\,
      DI(0) => \N_LED[30]_i_48_n_0\,
      O(3) => \N_LED_reg[30]_i_34_n_4\,
      O(2) => \N_LED_reg[30]_i_34_n_5\,
      O(1) => \N_LED_reg[30]_i_34_n_6\,
      O(0) => \N_LED_reg[30]_i_34_n_7\,
      S(3) => \N_LED[30]_i_49_n_0\,
      S(2) => \N_LED[30]_i_50_n_0\,
      S(1) => \N_LED[30]_i_51_n_0\,
      S(0) => \N_LED[30]_i_52_n_0\
    );
\N_LED_reg[30]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_8_n_0\,
      CO(3) => \^n_led10_in\(29),
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^o\(0),
      DI(1) => \N_LED[30]_i_9_n_0\,
      DI(0) => \N_LED[30]_i_10_n_0\,
      O(3) => \NLW_N_LED_reg[30]_i_4_O_UNCONNECTED\(3),
      O(2) => \N_LED_reg[30]_i_4_n_5\,
      O(1) => \N_LED_reg[30]_i_4_n_6\,
      O(0) => \N_LED_reg[30]_i_4_n_7\,
      S(3) => '1',
      S(2) => \^o\(0),
      S(1) => \N_LED[30]_i_11_n_0\,
      S(0) => \N_LED[30]_i_12_n_0\
    );
\N_LED_reg[30]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_53_n_0\,
      CO(3) => \N_LED_reg[30]_i_43_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_43_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => N_LED31_in(15 downto 12),
      S(3 downto 0) => fase_reg(11 downto 8)
    );
\N_LED_reg[30]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_54_n_0\,
      CO(3) => \N_LED_reg[30]_i_44_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_44_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED[30]_i_55_n_0\,
      DI(2) => \N_LED[30]_i_56_n_0\,
      DI(1) => \N_LED[30]_i_57_n_0\,
      DI(0) => \N_LED[30]_i_58_n_0\,
      O(3) => \N_LED_reg[30]_i_44_n_4\,
      O(2) => \N_LED_reg[30]_i_44_n_5\,
      O(1) => \N_LED_reg[30]_i_44_n_6\,
      O(0) => \N_LED_reg[30]_i_44_n_7\,
      S(3) => \N_LED[30]_i_59_n_0\,
      S(2) => \N_LED[30]_i_60_n_0\,
      S(1) => \N_LED[30]_i_61_n_0\,
      S(0) => \N_LED[30]_i_62_n_0\
    );
\N_LED_reg[30]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_13_n_0\,
      CO(3 downto 0) => \NLW_N_LED_reg[30]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \^fase_reg[27]_0\(0),
      O(2 downto 0) => N_LED31_in(30 downto 28),
      S(3 downto 0) => fase_reg(27 downto 24)
    );
\N_LED_reg[30]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_63_n_0\,
      CO(3) => \N_LED_reg[30]_i_53_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_53_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => N_LED31_in(11 downto 8),
      S(3 downto 0) => fase_reg(7 downto 4)
    );
\N_LED_reg[30]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_64_n_0\,
      CO(3) => \N_LED_reg[30]_i_54_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_54_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED[30]_i_65_n_0\,
      DI(2) => \N_LED[30]_i_66_n_0\,
      DI(1) => \N_LED[30]_i_67_n_0\,
      DI(0) => \N_LED[30]_i_68_n_0\,
      O(3) => \N_LED_reg[30]_i_54_n_4\,
      O(2) => \N_LED_reg[30]_i_54_n_5\,
      O(1) => \N_LED_reg[30]_i_54_n_6\,
      O(0) => \N_LED_reg[30]_i_54_n_7\,
      S(3) => \N_LED[30]_i_69_n_0\,
      S(2) => \N_LED[30]_i_70_n_0\,
      S(1) => \N_LED[30]_i_71_n_0\,
      S(0) => \N_LED[30]_i_72_n_0\
    );
\N_LED_reg[30]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[30]_i_63_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_63_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^out\(0),
      O(3 downto 0) => N_LED31_in(7 downto 4),
      S(3 downto 1) => fase_reg(3 downto 1),
      S(0) => \N_LED[30]_i_73_n_0\
    );
\N_LED_reg[30]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[30]_i_64_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_64_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => \N_LED[30]_i_74_n_0\,
      DI(2) => \N_LED[30]_i_75_n_0\,
      DI(1) => \N_LED[30]_i_76_n_0\,
      DI(0) => \N_LED[30]_i_77_n_0\,
      O(3) => \N_LED_reg[30]_i_64_n_4\,
      O(2) => \N_LED_reg[30]_i_64_n_5\,
      O(1) => \N_LED_reg[30]_i_64_n_6\,
      O(0) => \N_LED_reg[30]_i_64_n_7\,
      S(3) => \N_LED[30]_i_78_n_0\,
      S(2) => \N_LED[30]_i_79_n_0\,
      S(1) => \N_LED[30]_i_80_n_0\,
      S(0) => \N_LED[30]_i_81_n_0\
    );
\N_LED_reg[30]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_14_n_0\,
      CO(3) => \N_LED_reg[30]_i_8_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED[30]_i_15_n_0\,
      DI(2) => \N_LED[30]_i_16_n_0\,
      DI(1) => \N_LED[30]_i_17_n_0\,
      DI(0) => \N_LED[30]_i_18_n_0\,
      O(3) => \N_LED_reg[30]_i_8_n_4\,
      O(2) => \N_LED_reg[30]_i_8_n_5\,
      O(1) => \N_LED_reg[30]_i_8_n_6\,
      O(0) => \N_LED_reg[30]_i_8_n_7\,
      S(3) => \N_LED[30]_i_19_n_0\,
      S(2) => \N_LED[30]_i_20_n_0\,
      S(1) => \N_LED[30]_i_21_n_0\,
      S(0) => \N_LED[30]_i_22_n_0\
    );
\N_LED_reg[30]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[30]_i_83_n_0\,
      CO(3 downto 0) => \NLW_N_LED_reg[30]_i_82_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => N_LED3(30 downto 27),
      S(3) => \N_LED[30]_i_84_n_0\,
      S(2) => \N_LED[30]_i_85_n_0\,
      S(1) => \N_LED[30]_i_86_n_0\,
      S(0) => \N_LED[30]_i_87_n_0\
    );
\N_LED_reg[30]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[22]_i_44_n_0\,
      CO(3) => \N_LED_reg[30]_i_83_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[30]_i_83_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => N_LED3(26 downto 23),
      S(3) => \N_LED[30]_i_88_n_0\,
      S(2) => \N_LED[30]_i_89_n_0\,
      S(1) => \N_LED[30]_i_90_n_0\,
      S(0) => \N_LED[30]_i_91_n_0\
    );
\N_LED_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(2),
      Q => \^n_led_reg[30]_0\(3)
    );
\N_LED_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[3]_i_15_n_0\,
      CO(3) => \N_LED_reg[3]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[3]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[4]_i_16_n_5\,
      DI(2) => \N_LED_reg[4]_i_16_n_6\,
      DI(1) => \N_LED_reg[4]_i_16_n_7\,
      DI(0) => \N_LED_reg[4]_i_21_n_4\,
      O(3) => \N_LED_reg[3]_i_10_n_4\,
      O(2) => \N_LED_reg[3]_i_10_n_5\,
      O(1) => \N_LED_reg[3]_i_10_n_6\,
      O(0) => \N_LED_reg[3]_i_10_n_7\,
      S(3) => \N_LED[3]_i_16_n_0\,
      S(2) => \N_LED[3]_i_17_n_0\,
      S(1) => \N_LED[3]_i_18_n_0\,
      S(0) => \N_LED[3]_i_19_n_0\
    );
\N_LED_reg[3]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[3]_i_20_n_0\,
      CO(3) => \N_LED_reg[3]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[3]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[4]_i_21_n_5\,
      DI(2) => \N_LED_reg[4]_i_21_n_6\,
      DI(1) => \N_LED_reg[4]_i_21_n_7\,
      DI(0) => \N_LED_reg[4]_i_26_n_4\,
      O(3) => \N_LED_reg[3]_i_15_n_4\,
      O(2) => \N_LED_reg[3]_i_15_n_5\,
      O(1) => \N_LED_reg[3]_i_15_n_6\,
      O(0) => \N_LED_reg[3]_i_15_n_7\,
      S(3) => \N_LED[3]_i_21_n_0\,
      S(2) => \N_LED[3]_i_22_n_0\,
      S(1) => \N_LED[3]_i_23_n_0\,
      S(0) => \N_LED[3]_i_24_n_0\
    );
\N_LED_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[3]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[3]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(2),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(3),
      O(3 downto 0) => \NLW_N_LED_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[3]_i_4_n_0\
    );
\N_LED_reg[3]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[3]_i_25_n_0\,
      CO(3) => \N_LED_reg[3]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[3]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[4]_i_26_n_5\,
      DI(2) => \N_LED_reg[4]_i_26_n_6\,
      DI(1) => \N_LED_reg[4]_i_26_n_7\,
      DI(0) => \N_LED_reg[4]_i_31_n_4\,
      O(3) => \N_LED_reg[3]_i_20_n_4\,
      O(2) => \N_LED_reg[3]_i_20_n_5\,
      O(1) => \N_LED_reg[3]_i_20_n_6\,
      O(0) => \N_LED_reg[3]_i_20_n_7\,
      S(3) => \N_LED[3]_i_26_n_0\,
      S(2) => \N_LED[3]_i_27_n_0\,
      S(1) => \N_LED[3]_i_28_n_0\,
      S(0) => \N_LED[3]_i_29_n_0\
    );
\N_LED_reg[3]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[3]_i_30_n_0\,
      CO(3) => \N_LED_reg[3]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[3]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[4]_i_31_n_5\,
      DI(2) => \N_LED_reg[4]_i_31_n_6\,
      DI(1) => \N_LED_reg[4]_i_31_n_7\,
      DI(0) => \N_LED_reg[4]_i_36_n_4\,
      O(3) => \N_LED_reg[3]_i_25_n_4\,
      O(2) => \N_LED_reg[3]_i_25_n_5\,
      O(1) => \N_LED_reg[3]_i_25_n_6\,
      O(0) => \N_LED_reg[3]_i_25_n_7\,
      S(3) => \N_LED[3]_i_31_n_0\,
      S(2) => \N_LED[3]_i_32_n_0\,
      S(1) => \N_LED[3]_i_33_n_0\,
      S(0) => \N_LED[3]_i_34_n_0\
    );
\N_LED_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[3]_i_5_n_0\,
      CO(3) => \N_LED_reg[3]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[3]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[4]_i_4_n_5\,
      DI(2) => \N_LED_reg[4]_i_4_n_6\,
      DI(1) => \N_LED_reg[4]_i_4_n_7\,
      DI(0) => \N_LED_reg[4]_i_11_n_4\,
      O(3) => \N_LED_reg[3]_i_3_n_4\,
      O(2) => \N_LED_reg[3]_i_3_n_5\,
      O(1) => \N_LED_reg[3]_i_3_n_6\,
      O(0) => \N_LED_reg[3]_i_3_n_7\,
      S(3) => \N_LED[3]_i_6_n_0\,
      S(2) => \N_LED[3]_i_7_n_0\,
      S(1) => \N_LED[3]_i_8_n_0\,
      S(0) => \N_LED[3]_i_9_n_0\
    );
\N_LED_reg[3]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[3]_i_35_n_0\,
      CO(3) => \N_LED_reg[3]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[3]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[4]_i_36_n_5\,
      DI(2) => \N_LED_reg[4]_i_36_n_6\,
      DI(1) => \N_LED_reg[4]_i_36_n_7\,
      DI(0) => \N_LED_reg[4]_i_41_n_4\,
      O(3) => \N_LED_reg[3]_i_30_n_4\,
      O(2) => \N_LED_reg[3]_i_30_n_5\,
      O(1) => \N_LED_reg[3]_i_30_n_6\,
      O(0) => \N_LED_reg[3]_i_30_n_7\,
      S(3) => \N_LED[3]_i_36_n_0\,
      S(2) => \N_LED[3]_i_37_n_0\,
      S(1) => \N_LED[3]_i_38_n_0\,
      S(0) => \N_LED[3]_i_39_n_0\
    );
\N_LED_reg[3]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[3]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[3]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(3),
      DI(3) => \N_LED_reg[4]_i_41_n_5\,
      DI(2) => \N_LED_reg[4]_i_41_n_6\,
      DI(1) => \N_LED[3]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[3]_i_35_n_4\,
      O(2) => \N_LED_reg[3]_i_35_n_5\,
      O(1) => \N_LED_reg[3]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[3]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[3]_i_41_n_0\,
      S(2) => \N_LED[3]_i_42_n_0\,
      S(1) => \N_LED[3]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[3]_i_10_n_0\,
      CO(3) => \N_LED_reg[3]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[3]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[4]_i_11_n_5\,
      DI(2) => \N_LED_reg[4]_i_11_n_6\,
      DI(1) => \N_LED_reg[4]_i_11_n_7\,
      DI(0) => \N_LED_reg[4]_i_16_n_4\,
      O(3) => \N_LED_reg[3]_i_5_n_4\,
      O(2) => \N_LED_reg[3]_i_5_n_5\,
      O(1) => \N_LED_reg[3]_i_5_n_6\,
      O(0) => \N_LED_reg[3]_i_5_n_7\,
      S(3) => \N_LED[3]_i_11_n_0\,
      S(2) => \N_LED[3]_i_12_n_0\,
      S(1) => \N_LED[3]_i_13_n_0\,
      S(0) => \N_LED[3]_i_14_n_0\
    );
\N_LED_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED[4]_i_1_n_0\,
      Q => \^n_led_reg[30]_0\(4)
    );
\N_LED_reg[4]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[4]_i_16_n_0\,
      CO(3) => \N_LED_reg[4]_i_11_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[4]_i_11_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[5]_i_5_n_5\,
      DI(2) => \N_LED_reg[5]_i_5_n_6\,
      DI(1) => \N_LED_reg[5]_i_5_n_7\,
      DI(0) => \N_LED_reg[5]_i_10_n_4\,
      O(3) => \N_LED_reg[4]_i_11_n_4\,
      O(2) => \N_LED_reg[4]_i_11_n_5\,
      O(1) => \N_LED_reg[4]_i_11_n_6\,
      O(0) => \N_LED_reg[4]_i_11_n_7\,
      S(3) => \N_LED[4]_i_17_n_0\,
      S(2) => \N_LED[4]_i_18_n_0\,
      S(1) => \N_LED[4]_i_19_n_0\,
      S(0) => \N_LED[4]_i_20_n_0\
    );
\N_LED_reg[4]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[4]_i_21_n_0\,
      CO(3) => \N_LED_reg[4]_i_16_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[4]_i_16_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[5]_i_10_n_5\,
      DI(2) => \N_LED_reg[5]_i_10_n_6\,
      DI(1) => \N_LED_reg[5]_i_10_n_7\,
      DI(0) => \N_LED_reg[5]_i_15_n_4\,
      O(3) => \N_LED_reg[4]_i_16_n_4\,
      O(2) => \N_LED_reg[4]_i_16_n_5\,
      O(1) => \N_LED_reg[4]_i_16_n_6\,
      O(0) => \N_LED_reg[4]_i_16_n_7\,
      S(3) => \N_LED[4]_i_22_n_0\,
      S(2) => \N_LED[4]_i_23_n_0\,
      S(1) => \N_LED[4]_i_24_n_0\,
      S(0) => \N_LED[4]_i_25_n_0\
    );
\N_LED_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[4]_i_4_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[4]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(3),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(4),
      O(3 downto 0) => \NLW_N_LED_reg[4]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[4]_i_5_n_0\
    );
\N_LED_reg[4]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[4]_i_26_n_0\,
      CO(3) => \N_LED_reg[4]_i_21_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[4]_i_21_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[5]_i_15_n_5\,
      DI(2) => \N_LED_reg[5]_i_15_n_6\,
      DI(1) => \N_LED_reg[5]_i_15_n_7\,
      DI(0) => \N_LED_reg[5]_i_20_n_4\,
      O(3) => \N_LED_reg[4]_i_21_n_4\,
      O(2) => \N_LED_reg[4]_i_21_n_5\,
      O(1) => \N_LED_reg[4]_i_21_n_6\,
      O(0) => \N_LED_reg[4]_i_21_n_7\,
      S(3) => \N_LED[4]_i_27_n_0\,
      S(2) => \N_LED[4]_i_28_n_0\,
      S(1) => \N_LED[4]_i_29_n_0\,
      S(0) => \N_LED[4]_i_30_n_0\
    );
\N_LED_reg[4]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[4]_i_31_n_0\,
      CO(3) => \N_LED_reg[4]_i_26_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[4]_i_26_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[5]_i_20_n_5\,
      DI(2) => \N_LED_reg[5]_i_20_n_6\,
      DI(1) => \N_LED_reg[5]_i_20_n_7\,
      DI(0) => \N_LED_reg[5]_i_25_n_4\,
      O(3) => \N_LED_reg[4]_i_26_n_4\,
      O(2) => \N_LED_reg[4]_i_26_n_5\,
      O(1) => \N_LED_reg[4]_i_26_n_6\,
      O(0) => \N_LED_reg[4]_i_26_n_7\,
      S(3) => \N_LED[4]_i_32_n_0\,
      S(2) => \N_LED[4]_i_33_n_0\,
      S(1) => \N_LED[4]_i_34_n_0\,
      S(0) => \N_LED[4]_i_35_n_0\
    );
\N_LED_reg[4]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[4]_i_36_n_0\,
      CO(3) => \N_LED_reg[4]_i_31_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[4]_i_31_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[5]_i_25_n_5\,
      DI(2) => \N_LED_reg[5]_i_25_n_6\,
      DI(1) => \N_LED_reg[5]_i_25_n_7\,
      DI(0) => \N_LED_reg[5]_i_30_n_4\,
      O(3) => \N_LED_reg[4]_i_31_n_4\,
      O(2) => \N_LED_reg[4]_i_31_n_5\,
      O(1) => \N_LED_reg[4]_i_31_n_6\,
      O(0) => \N_LED_reg[4]_i_31_n_7\,
      S(3) => \N_LED[4]_i_37_n_0\,
      S(2) => \N_LED[4]_i_38_n_0\,
      S(1) => \N_LED[4]_i_39_n_0\,
      S(0) => \N_LED[4]_i_40_n_0\
    );
\N_LED_reg[4]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[4]_i_41_n_0\,
      CO(3) => \N_LED_reg[4]_i_36_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[4]_i_36_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[5]_i_30_n_5\,
      DI(2) => \N_LED_reg[5]_i_30_n_6\,
      DI(1) => \N_LED_reg[5]_i_30_n_7\,
      DI(0) => \N_LED_reg[5]_i_35_n_4\,
      O(3) => \N_LED_reg[4]_i_36_n_4\,
      O(2) => \N_LED_reg[4]_i_36_n_5\,
      O(1) => \N_LED_reg[4]_i_36_n_6\,
      O(0) => \N_LED_reg[4]_i_36_n_7\,
      S(3) => \N_LED[4]_i_42_n_0\,
      S(2) => \N_LED[4]_i_43_n_0\,
      S(1) => \N_LED[4]_i_44_n_0\,
      S(0) => \N_LED[4]_i_45_n_0\
    );
\N_LED_reg[4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[4]_i_11_n_0\,
      CO(3) => \N_LED_reg[4]_i_4_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[4]_i_4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[5]_i_3_n_5\,
      DI(2) => \N_LED_reg[5]_i_3_n_6\,
      DI(1) => \N_LED_reg[5]_i_3_n_7\,
      DI(0) => \N_LED_reg[5]_i_5_n_4\,
      O(3) => \N_LED_reg[4]_i_4_n_4\,
      O(2) => \N_LED_reg[4]_i_4_n_5\,
      O(1) => \N_LED_reg[4]_i_4_n_6\,
      O(0) => \N_LED_reg[4]_i_4_n_7\,
      S(3) => \N_LED[4]_i_12_n_0\,
      S(2) => \N_LED[4]_i_13_n_0\,
      S(1) => \N_LED[4]_i_14_n_0\,
      S(0) => \N_LED[4]_i_15_n_0\
    );
\N_LED_reg[4]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[4]_i_41_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[4]_i_41_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(4),
      DI(3) => \N_LED_reg[5]_i_35_n_5\,
      DI(2) => \N_LED_reg[5]_i_35_n_6\,
      DI(1) => \N_LED[4]_i_46_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[4]_i_41_n_4\,
      O(2) => \N_LED_reg[4]_i_41_n_5\,
      O(1) => \N_LED_reg[4]_i_41_n_6\,
      O(0) => \NLW_N_LED_reg[4]_i_41_O_UNCONNECTED\(0),
      S(3) => \N_LED[4]_i_47_n_0\,
      S(2) => \N_LED[4]_i_48_n_0\,
      S(1) => \N_LED[4]_i_49_n_0\,
      S(0) => '1'
    );
\N_LED_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(3),
      Q => \^n_led_reg[30]_0\(5)
    );
\N_LED_reg[5]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[5]_i_15_n_0\,
      CO(3) => \N_LED_reg[5]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[5]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[6]_i_10_n_5\,
      DI(2) => \N_LED_reg[6]_i_10_n_6\,
      DI(1) => \N_LED_reg[6]_i_10_n_7\,
      DI(0) => \N_LED_reg[6]_i_15_n_4\,
      O(3) => \N_LED_reg[5]_i_10_n_4\,
      O(2) => \N_LED_reg[5]_i_10_n_5\,
      O(1) => \N_LED_reg[5]_i_10_n_6\,
      O(0) => \N_LED_reg[5]_i_10_n_7\,
      S(3) => \N_LED[5]_i_16_n_0\,
      S(2) => \N_LED[5]_i_17_n_0\,
      S(1) => \N_LED[5]_i_18_n_0\,
      S(0) => \N_LED[5]_i_19_n_0\
    );
\N_LED_reg[5]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[5]_i_20_n_0\,
      CO(3) => \N_LED_reg[5]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[5]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[6]_i_15_n_5\,
      DI(2) => \N_LED_reg[6]_i_15_n_6\,
      DI(1) => \N_LED_reg[6]_i_15_n_7\,
      DI(0) => \N_LED_reg[6]_i_20_n_4\,
      O(3) => \N_LED_reg[5]_i_15_n_4\,
      O(2) => \N_LED_reg[5]_i_15_n_5\,
      O(1) => \N_LED_reg[5]_i_15_n_6\,
      O(0) => \N_LED_reg[5]_i_15_n_7\,
      S(3) => \N_LED[5]_i_21_n_0\,
      S(2) => \N_LED[5]_i_22_n_0\,
      S(1) => \N_LED[5]_i_23_n_0\,
      S(0) => \N_LED[5]_i_24_n_0\
    );
\N_LED_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[5]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[5]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(4),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(5),
      O(3 downto 0) => \NLW_N_LED_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[5]_i_4_n_0\
    );
\N_LED_reg[5]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[5]_i_25_n_0\,
      CO(3) => \N_LED_reg[5]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[5]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[6]_i_20_n_5\,
      DI(2) => \N_LED_reg[6]_i_20_n_6\,
      DI(1) => \N_LED_reg[6]_i_20_n_7\,
      DI(0) => \N_LED_reg[6]_i_25_n_4\,
      O(3) => \N_LED_reg[5]_i_20_n_4\,
      O(2) => \N_LED_reg[5]_i_20_n_5\,
      O(1) => \N_LED_reg[5]_i_20_n_6\,
      O(0) => \N_LED_reg[5]_i_20_n_7\,
      S(3) => \N_LED[5]_i_26_n_0\,
      S(2) => \N_LED[5]_i_27_n_0\,
      S(1) => \N_LED[5]_i_28_n_0\,
      S(0) => \N_LED[5]_i_29_n_0\
    );
\N_LED_reg[5]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[5]_i_30_n_0\,
      CO(3) => \N_LED_reg[5]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[5]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[6]_i_25_n_5\,
      DI(2) => \N_LED_reg[6]_i_25_n_6\,
      DI(1) => \N_LED_reg[6]_i_25_n_7\,
      DI(0) => \N_LED_reg[6]_i_30_n_4\,
      O(3) => \N_LED_reg[5]_i_25_n_4\,
      O(2) => \N_LED_reg[5]_i_25_n_5\,
      O(1) => \N_LED_reg[5]_i_25_n_6\,
      O(0) => \N_LED_reg[5]_i_25_n_7\,
      S(3) => \N_LED[5]_i_31_n_0\,
      S(2) => \N_LED[5]_i_32_n_0\,
      S(1) => \N_LED[5]_i_33_n_0\,
      S(0) => \N_LED[5]_i_34_n_0\
    );
\N_LED_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[5]_i_5_n_0\,
      CO(3) => \N_LED_reg[5]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[5]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[6]_i_3_n_5\,
      DI(2) => \N_LED_reg[6]_i_3_n_6\,
      DI(1) => \N_LED_reg[6]_i_3_n_7\,
      DI(0) => \N_LED_reg[6]_i_5_n_4\,
      O(3) => \N_LED_reg[5]_i_3_n_4\,
      O(2) => \N_LED_reg[5]_i_3_n_5\,
      O(1) => \N_LED_reg[5]_i_3_n_6\,
      O(0) => \N_LED_reg[5]_i_3_n_7\,
      S(3) => \N_LED[5]_i_6_n_0\,
      S(2) => \N_LED[5]_i_7_n_0\,
      S(1) => \N_LED[5]_i_8_n_0\,
      S(0) => \N_LED[5]_i_9_n_0\
    );
\N_LED_reg[5]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[5]_i_35_n_0\,
      CO(3) => \N_LED_reg[5]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[5]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[6]_i_30_n_5\,
      DI(2) => \N_LED_reg[6]_i_30_n_6\,
      DI(1) => \N_LED_reg[6]_i_30_n_7\,
      DI(0) => \N_LED_reg[6]_i_35_n_4\,
      O(3) => \N_LED_reg[5]_i_30_n_4\,
      O(2) => \N_LED_reg[5]_i_30_n_5\,
      O(1) => \N_LED_reg[5]_i_30_n_6\,
      O(0) => \N_LED_reg[5]_i_30_n_7\,
      S(3) => \N_LED[5]_i_36_n_0\,
      S(2) => \N_LED[5]_i_37_n_0\,
      S(1) => \N_LED[5]_i_38_n_0\,
      S(0) => \N_LED[5]_i_39_n_0\
    );
\N_LED_reg[5]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[5]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[5]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(5),
      DI(3) => \N_LED_reg[6]_i_35_n_5\,
      DI(2) => \N_LED_reg[6]_i_35_n_6\,
      DI(1) => \N_LED[5]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[5]_i_35_n_4\,
      O(2) => \N_LED_reg[5]_i_35_n_5\,
      O(1) => \N_LED_reg[5]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[5]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[5]_i_41_n_0\,
      S(2) => \N_LED[5]_i_42_n_0\,
      S(1) => \N_LED[5]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[5]_i_10_n_0\,
      CO(3) => \N_LED_reg[5]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[5]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[6]_i_5_n_5\,
      DI(2) => \N_LED_reg[6]_i_5_n_6\,
      DI(1) => \N_LED_reg[6]_i_5_n_7\,
      DI(0) => \N_LED_reg[6]_i_10_n_4\,
      O(3) => \N_LED_reg[5]_i_5_n_4\,
      O(2) => \N_LED_reg[5]_i_5_n_5\,
      O(1) => \N_LED_reg[5]_i_5_n_6\,
      O(0) => \N_LED_reg[5]_i_5_n_7\,
      S(3) => \N_LED[5]_i_11_n_0\,
      S(2) => \N_LED[5]_i_12_n_0\,
      S(1) => \N_LED[5]_i_13_n_0\,
      S(0) => \N_LED[5]_i_14_n_0\
    );
\N_LED_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(4),
      Q => \^n_led_reg[30]_0\(6)
    );
\N_LED_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[6]_i_15_n_0\,
      CO(3) => \N_LED_reg[6]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[6]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[7]_i_10_n_5\,
      DI(2) => \N_LED_reg[7]_i_10_n_6\,
      DI(1) => \N_LED_reg[7]_i_10_n_7\,
      DI(0) => \N_LED_reg[7]_i_15_n_4\,
      O(3) => \N_LED_reg[6]_i_10_n_4\,
      O(2) => \N_LED_reg[6]_i_10_n_5\,
      O(1) => \N_LED_reg[6]_i_10_n_6\,
      O(0) => \N_LED_reg[6]_i_10_n_7\,
      S(3) => \N_LED[6]_i_16_n_0\,
      S(2) => \N_LED[6]_i_17_n_0\,
      S(1) => \N_LED[6]_i_18_n_0\,
      S(0) => \N_LED[6]_i_19_n_0\
    );
\N_LED_reg[6]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[6]_i_20_n_0\,
      CO(3) => \N_LED_reg[6]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[6]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[7]_i_15_n_5\,
      DI(2) => \N_LED_reg[7]_i_15_n_6\,
      DI(1) => \N_LED_reg[7]_i_15_n_7\,
      DI(0) => \N_LED_reg[7]_i_20_n_4\,
      O(3) => \N_LED_reg[6]_i_15_n_4\,
      O(2) => \N_LED_reg[6]_i_15_n_5\,
      O(1) => \N_LED_reg[6]_i_15_n_6\,
      O(0) => \N_LED_reg[6]_i_15_n_7\,
      S(3) => \N_LED[6]_i_21_n_0\,
      S(2) => \N_LED[6]_i_22_n_0\,
      S(1) => \N_LED[6]_i_23_n_0\,
      S(0) => \N_LED[6]_i_24_n_0\
    );
\N_LED_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[6]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[6]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(5),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(6),
      O(3 downto 0) => \NLW_N_LED_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[6]_i_4_n_0\
    );
\N_LED_reg[6]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[6]_i_25_n_0\,
      CO(3) => \N_LED_reg[6]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[6]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[7]_i_20_n_5\,
      DI(2) => \N_LED_reg[7]_i_20_n_6\,
      DI(1) => \N_LED_reg[7]_i_20_n_7\,
      DI(0) => \N_LED_reg[7]_i_25_n_4\,
      O(3) => \N_LED_reg[6]_i_20_n_4\,
      O(2) => \N_LED_reg[6]_i_20_n_5\,
      O(1) => \N_LED_reg[6]_i_20_n_6\,
      O(0) => \N_LED_reg[6]_i_20_n_7\,
      S(3) => \N_LED[6]_i_26_n_0\,
      S(2) => \N_LED[6]_i_27_n_0\,
      S(1) => \N_LED[6]_i_28_n_0\,
      S(0) => \N_LED[6]_i_29_n_0\
    );
\N_LED_reg[6]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[6]_i_30_n_0\,
      CO(3) => \N_LED_reg[6]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[6]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[7]_i_25_n_5\,
      DI(2) => \N_LED_reg[7]_i_25_n_6\,
      DI(1) => \N_LED_reg[7]_i_25_n_7\,
      DI(0) => \N_LED_reg[7]_i_30_n_4\,
      O(3) => \N_LED_reg[6]_i_25_n_4\,
      O(2) => \N_LED_reg[6]_i_25_n_5\,
      O(1) => \N_LED_reg[6]_i_25_n_6\,
      O(0) => \N_LED_reg[6]_i_25_n_7\,
      S(3) => \N_LED[6]_i_31_n_0\,
      S(2) => \N_LED[6]_i_32_n_0\,
      S(1) => \N_LED[6]_i_33_n_0\,
      S(0) => \N_LED[6]_i_34_n_0\
    );
\N_LED_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[6]_i_5_n_0\,
      CO(3) => \N_LED_reg[6]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[6]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[7]_i_3_n_5\,
      DI(2) => \N_LED_reg[7]_i_3_n_6\,
      DI(1) => \N_LED_reg[7]_i_3_n_7\,
      DI(0) => \N_LED_reg[7]_i_5_n_4\,
      O(3) => \N_LED_reg[6]_i_3_n_4\,
      O(2) => \N_LED_reg[6]_i_3_n_5\,
      O(1) => \N_LED_reg[6]_i_3_n_6\,
      O(0) => \N_LED_reg[6]_i_3_n_7\,
      S(3) => \N_LED[6]_i_6_n_0\,
      S(2) => \N_LED[6]_i_7_n_0\,
      S(1) => \N_LED[6]_i_8_n_0\,
      S(0) => \N_LED[6]_i_9_n_0\
    );
\N_LED_reg[6]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[6]_i_35_n_0\,
      CO(3) => \N_LED_reg[6]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[6]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[7]_i_30_n_5\,
      DI(2) => \N_LED_reg[7]_i_30_n_6\,
      DI(1) => \N_LED_reg[7]_i_30_n_7\,
      DI(0) => \N_LED_reg[7]_i_35_n_4\,
      O(3) => \N_LED_reg[6]_i_30_n_4\,
      O(2) => \N_LED_reg[6]_i_30_n_5\,
      O(1) => \N_LED_reg[6]_i_30_n_6\,
      O(0) => \N_LED_reg[6]_i_30_n_7\,
      S(3) => \N_LED[6]_i_36_n_0\,
      S(2) => \N_LED[6]_i_37_n_0\,
      S(1) => \N_LED[6]_i_38_n_0\,
      S(0) => \N_LED[6]_i_39_n_0\
    );
\N_LED_reg[6]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[6]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[6]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(6),
      DI(3) => \N_LED_reg[7]_i_35_n_5\,
      DI(2) => \N_LED_reg[7]_i_35_n_6\,
      DI(1) => \N_LED[6]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[6]_i_35_n_4\,
      O(2) => \N_LED_reg[6]_i_35_n_5\,
      O(1) => \N_LED_reg[6]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[6]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[6]_i_41_n_0\,
      S(2) => \N_LED[6]_i_42_n_0\,
      S(1) => \N_LED[6]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[6]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[6]_i_44_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[6]_i_44_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \N_LED[6]_i_45_n_0\,
      DI(0) => '0',
      O(3 downto 1) => N_LED3(6 downto 4),
      O(0) => \NLW_N_LED_reg[6]_i_44_O_UNCONNECTED\(0),
      S(3) => \N_LED[6]_i_46_n_0\,
      S(2) => \N_LED[6]_i_47_n_0\,
      S(1) => N_LED31_in(4),
      S(0) => '0'
    );
\N_LED_reg[6]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[6]_i_10_n_0\,
      CO(3) => \N_LED_reg[6]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[6]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[7]_i_5_n_5\,
      DI(2) => \N_LED_reg[7]_i_5_n_6\,
      DI(1) => \N_LED_reg[7]_i_5_n_7\,
      DI(0) => \N_LED_reg[7]_i_10_n_4\,
      O(3) => \N_LED_reg[6]_i_5_n_4\,
      O(2) => \N_LED_reg[6]_i_5_n_5\,
      O(1) => \N_LED_reg[6]_i_5_n_6\,
      O(0) => \N_LED_reg[6]_i_5_n_7\,
      S(3) => \N_LED[6]_i_11_n_0\,
      S(2) => \N_LED[6]_i_12_n_0\,
      S(1) => \N_LED[6]_i_13_n_0\,
      S(0) => \N_LED[6]_i_14_n_0\
    );
\N_LED_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(5),
      Q => \^n_led_reg[30]_0\(7)
    );
\N_LED_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[7]_i_15_n_0\,
      CO(3) => \N_LED_reg[7]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[7]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[8]_i_15_n_5\,
      DI(2) => \N_LED_reg[8]_i_15_n_6\,
      DI(1) => \N_LED_reg[8]_i_15_n_7\,
      DI(0) => \N_LED_reg[8]_i_20_n_4\,
      O(3) => \N_LED_reg[7]_i_10_n_4\,
      O(2) => \N_LED_reg[7]_i_10_n_5\,
      O(1) => \N_LED_reg[7]_i_10_n_6\,
      O(0) => \N_LED_reg[7]_i_10_n_7\,
      S(3) => \N_LED[7]_i_16_n_0\,
      S(2) => \N_LED[7]_i_17_n_0\,
      S(1) => \N_LED[7]_i_18_n_0\,
      S(0) => \N_LED[7]_i_19_n_0\
    );
\N_LED_reg[7]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[7]_i_20_n_0\,
      CO(3) => \N_LED_reg[7]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[7]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[8]_i_20_n_5\,
      DI(2) => \N_LED_reg[8]_i_20_n_6\,
      DI(1) => \N_LED_reg[8]_i_20_n_7\,
      DI(0) => \N_LED_reg[8]_i_25_n_4\,
      O(3) => \N_LED_reg[7]_i_15_n_4\,
      O(2) => \N_LED_reg[7]_i_15_n_5\,
      O(1) => \N_LED_reg[7]_i_15_n_6\,
      O(0) => \N_LED_reg[7]_i_15_n_7\,
      S(3) => \N_LED[7]_i_21_n_0\,
      S(2) => \N_LED[7]_i_22_n_0\,
      S(1) => \N_LED[7]_i_23_n_0\,
      S(0) => \N_LED[7]_i_24_n_0\
    );
\N_LED_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[7]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(6),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(7),
      O(3 downto 0) => \NLW_N_LED_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[7]_i_4_n_0\
    );
\N_LED_reg[7]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[7]_i_25_n_0\,
      CO(3) => \N_LED_reg[7]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[7]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[8]_i_25_n_5\,
      DI(2) => \N_LED_reg[8]_i_25_n_6\,
      DI(1) => \N_LED_reg[8]_i_25_n_7\,
      DI(0) => \N_LED_reg[8]_i_30_n_4\,
      O(3) => \N_LED_reg[7]_i_20_n_4\,
      O(2) => \N_LED_reg[7]_i_20_n_5\,
      O(1) => \N_LED_reg[7]_i_20_n_6\,
      O(0) => \N_LED_reg[7]_i_20_n_7\,
      S(3) => \N_LED[7]_i_26_n_0\,
      S(2) => \N_LED[7]_i_27_n_0\,
      S(1) => \N_LED[7]_i_28_n_0\,
      S(0) => \N_LED[7]_i_29_n_0\
    );
\N_LED_reg[7]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[7]_i_30_n_0\,
      CO(3) => \N_LED_reg[7]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[7]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[8]_i_30_n_5\,
      DI(2) => \N_LED_reg[8]_i_30_n_6\,
      DI(1) => \N_LED_reg[8]_i_30_n_7\,
      DI(0) => \N_LED_reg[8]_i_35_n_4\,
      O(3) => \N_LED_reg[7]_i_25_n_4\,
      O(2) => \N_LED_reg[7]_i_25_n_5\,
      O(1) => \N_LED_reg[7]_i_25_n_6\,
      O(0) => \N_LED_reg[7]_i_25_n_7\,
      S(3) => \N_LED[7]_i_31_n_0\,
      S(2) => \N_LED[7]_i_32_n_0\,
      S(1) => \N_LED[7]_i_33_n_0\,
      S(0) => \N_LED[7]_i_34_n_0\
    );
\N_LED_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[7]_i_5_n_0\,
      CO(3) => \N_LED_reg[7]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[7]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[8]_i_8_n_5\,
      DI(2) => \N_LED_reg[8]_i_8_n_6\,
      DI(1) => \N_LED_reg[8]_i_8_n_7\,
      DI(0) => \N_LED_reg[8]_i_10_n_4\,
      O(3) => \N_LED_reg[7]_i_3_n_4\,
      O(2) => \N_LED_reg[7]_i_3_n_5\,
      O(1) => \N_LED_reg[7]_i_3_n_6\,
      O(0) => \N_LED_reg[7]_i_3_n_7\,
      S(3) => \N_LED[7]_i_6_n_0\,
      S(2) => \N_LED[7]_i_7_n_0\,
      S(1) => \N_LED[7]_i_8_n_0\,
      S(0) => \N_LED[7]_i_9_n_0\
    );
\N_LED_reg[7]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[7]_i_35_n_0\,
      CO(3) => \N_LED_reg[7]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[7]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[8]_i_35_n_5\,
      DI(2) => \N_LED_reg[8]_i_35_n_6\,
      DI(1) => \N_LED_reg[8]_i_35_n_7\,
      DI(0) => \N_LED_reg[8]_i_40_n_4\,
      O(3) => \N_LED_reg[7]_i_30_n_4\,
      O(2) => \N_LED_reg[7]_i_30_n_5\,
      O(1) => \N_LED_reg[7]_i_30_n_6\,
      O(0) => \N_LED_reg[7]_i_30_n_7\,
      S(3) => \N_LED[7]_i_36_n_0\,
      S(2) => \N_LED[7]_i_37_n_0\,
      S(1) => \N_LED[7]_i_38_n_0\,
      S(0) => \N_LED[7]_i_39_n_0\
    );
\N_LED_reg[7]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[7]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[7]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(7),
      DI(3) => \N_LED_reg[8]_i_40_n_5\,
      DI(2) => \N_LED_reg[8]_i_40_n_6\,
      DI(1) => \N_LED[7]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[7]_i_35_n_4\,
      O(2) => \N_LED_reg[7]_i_35_n_5\,
      O(1) => \N_LED_reg[7]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[7]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[7]_i_41_n_0\,
      S(2) => \N_LED[7]_i_42_n_0\,
      S(1) => \N_LED[7]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[7]_i_10_n_0\,
      CO(3) => \N_LED_reg[7]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[7]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[8]_i_10_n_5\,
      DI(2) => \N_LED_reg[8]_i_10_n_6\,
      DI(1) => \N_LED_reg[8]_i_10_n_7\,
      DI(0) => \N_LED_reg[8]_i_15_n_4\,
      O(3) => \N_LED_reg[7]_i_5_n_4\,
      O(2) => \N_LED_reg[7]_i_5_n_5\,
      O(1) => \N_LED_reg[7]_i_5_n_6\,
      O(0) => \N_LED_reg[7]_i_5_n_7\,
      S(3) => \N_LED[7]_i_11_n_0\,
      S(2) => \N_LED[7]_i_12_n_0\,
      S(1) => \N_LED[7]_i_13_n_0\,
      S(0) => \N_LED[7]_i_14_n_0\
    );
\N_LED_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(6),
      Q => \^n_led_reg[30]_0\(8)
    );
\N_LED_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[8]_i_15_n_0\,
      CO(3) => \N_LED_reg[8]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[8]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[9]_i_5_n_5\,
      DI(2) => \N_LED_reg[9]_i_5_n_6\,
      DI(1) => \N_LED_reg[9]_i_5_n_7\,
      DI(0) => \N_LED_reg[9]_i_10_n_4\,
      O(3) => \N_LED_reg[8]_i_10_n_4\,
      O(2) => \N_LED_reg[8]_i_10_n_5\,
      O(1) => \N_LED_reg[8]_i_10_n_6\,
      O(0) => \N_LED_reg[8]_i_10_n_7\,
      S(3) => \N_LED[8]_i_16_n_0\,
      S(2) => \N_LED[8]_i_17_n_0\,
      S(1) => \N_LED[8]_i_18_n_0\,
      S(0) => \N_LED[8]_i_19_n_0\
    );
\N_LED_reg[8]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[8]_i_20_n_0\,
      CO(3) => \N_LED_reg[8]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[8]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[9]_i_10_n_5\,
      DI(2) => \N_LED_reg[9]_i_10_n_6\,
      DI(1) => \N_LED_reg[9]_i_10_n_7\,
      DI(0) => \N_LED_reg[9]_i_15_n_4\,
      O(3) => \N_LED_reg[8]_i_15_n_4\,
      O(2) => \N_LED_reg[8]_i_15_n_5\,
      O(1) => \N_LED_reg[8]_i_15_n_6\,
      O(0) => \N_LED_reg[8]_i_15_n_7\,
      S(3) => \N_LED[8]_i_21_n_0\,
      S(2) => \N_LED[8]_i_22_n_0\,
      S(1) => \N_LED[8]_i_23_n_0\,
      S(0) => \N_LED[8]_i_24_n_0\
    );
\N_LED_reg[8]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[8]_i_25_n_0\,
      CO(3) => \N_LED_reg[8]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[8]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[9]_i_15_n_5\,
      DI(2) => \N_LED_reg[9]_i_15_n_6\,
      DI(1) => \N_LED_reg[9]_i_15_n_7\,
      DI(0) => \N_LED_reg[9]_i_20_n_4\,
      O(3) => \N_LED_reg[8]_i_20_n_4\,
      O(2) => \N_LED_reg[8]_i_20_n_5\,
      O(1) => \N_LED_reg[8]_i_20_n_6\,
      O(0) => \N_LED_reg[8]_i_20_n_7\,
      S(3) => \N_LED[8]_i_26_n_0\,
      S(2) => \N_LED[8]_i_27_n_0\,
      S(1) => \N_LED[8]_i_28_n_0\,
      S(0) => \N_LED[8]_i_29_n_0\
    );
\N_LED_reg[8]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[8]_i_30_n_0\,
      CO(3) => \N_LED_reg[8]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[8]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[9]_i_20_n_5\,
      DI(2) => \N_LED_reg[9]_i_20_n_6\,
      DI(1) => \N_LED_reg[9]_i_20_n_7\,
      DI(0) => \N_LED_reg[9]_i_25_n_4\,
      O(3) => \N_LED_reg[8]_i_25_n_4\,
      O(2) => \N_LED_reg[8]_i_25_n_5\,
      O(1) => \N_LED_reg[8]_i_25_n_6\,
      O(0) => \N_LED_reg[8]_i_25_n_7\,
      S(3) => \N_LED[8]_i_31_n_0\,
      S(2) => \N_LED[8]_i_32_n_0\,
      S(1) => \N_LED[8]_i_33_n_0\,
      S(0) => \N_LED[8]_i_34_n_0\
    );
\N_LED_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[8]_i_8_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(7),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(8),
      O(3 downto 0) => \NLW_N_LED_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[8]_i_9_n_0\
    );
\N_LED_reg[8]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[8]_i_35_n_0\,
      CO(3) => \N_LED_reg[8]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[8]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[9]_i_25_n_5\,
      DI(2) => \N_LED_reg[9]_i_25_n_6\,
      DI(1) => \N_LED_reg[9]_i_25_n_7\,
      DI(0) => \N_LED_reg[9]_i_30_n_4\,
      O(3) => \N_LED_reg[8]_i_30_n_4\,
      O(2) => \N_LED_reg[8]_i_30_n_5\,
      O(1) => \N_LED_reg[8]_i_30_n_6\,
      O(0) => \N_LED_reg[8]_i_30_n_7\,
      S(3) => \N_LED[8]_i_36_n_0\,
      S(2) => \N_LED[8]_i_37_n_0\,
      S(1) => \N_LED[8]_i_38_n_0\,
      S(0) => \N_LED[8]_i_39_n_0\
    );
\N_LED_reg[8]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[8]_i_40_n_0\,
      CO(3) => \N_LED_reg[8]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[8]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[9]_i_30_n_5\,
      DI(2) => \N_LED_reg[9]_i_30_n_6\,
      DI(1) => \N_LED_reg[9]_i_30_n_7\,
      DI(0) => \N_LED_reg[9]_i_35_n_4\,
      O(3) => \N_LED_reg[8]_i_35_n_4\,
      O(2) => \N_LED_reg[8]_i_35_n_5\,
      O(1) => \N_LED_reg[8]_i_35_n_6\,
      O(0) => \N_LED_reg[8]_i_35_n_7\,
      S(3) => \N_LED[8]_i_41_n_0\,
      S(2) => \N_LED[8]_i_42_n_0\,
      S(1) => \N_LED[8]_i_43_n_0\,
      S(0) => \N_LED[8]_i_44_n_0\
    );
\N_LED_reg[8]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[8]_i_40_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[8]_i_40_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(8),
      DI(3) => \N_LED_reg[9]_i_35_n_5\,
      DI(2) => \N_LED_reg[9]_i_35_n_6\,
      DI(1) => \N_LED[8]_i_45_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[8]_i_40_n_4\,
      O(2) => \N_LED_reg[8]_i_40_n_5\,
      O(1) => \N_LED_reg[8]_i_40_n_6\,
      O(0) => \NLW_N_LED_reg[8]_i_40_O_UNCONNECTED\(0),
      S(3) => \N_LED[8]_i_46_n_0\,
      S(2) => \N_LED[8]_i_47_n_0\,
      S(1) => \N_LED[8]_i_48_n_0\,
      S(0) => '1'
    );
\N_LED_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[8]_i_10_n_0\,
      CO(3) => \N_LED_reg[8]_i_8_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[8]_i_8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[9]_i_3_n_5\,
      DI(2) => \N_LED_reg[9]_i_3_n_6\,
      DI(1) => \N_LED_reg[9]_i_3_n_7\,
      DI(0) => \N_LED_reg[9]_i_5_n_4\,
      O(3) => \N_LED_reg[8]_i_8_n_4\,
      O(2) => \N_LED_reg[8]_i_8_n_5\,
      O(1) => \N_LED_reg[8]_i_8_n_6\,
      O(0) => \N_LED_reg[8]_i_8_n_7\,
      S(3) => \N_LED[8]_i_11_n_0\,
      S(2) => \N_LED[8]_i_12_n_0\,
      S(1) => \N_LED[8]_i_13_n_0\,
      S(0) => \N_LED[8]_i_14_n_0\
    );
\N_LED_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => E(0),
      CLR => Q(0),
      D => \N_LED_reg[30]_2\(7),
      Q => \^n_led_reg[30]_0\(9)
    );
\N_LED_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[9]_i_15_n_0\,
      CO(3) => \N_LED_reg[9]_i_10_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[9]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[10]_i_10_n_5\,
      DI(2) => \N_LED_reg[10]_i_10_n_6\,
      DI(1) => \N_LED_reg[10]_i_10_n_7\,
      DI(0) => \N_LED_reg[10]_i_15_n_4\,
      O(3) => \N_LED_reg[9]_i_10_n_4\,
      O(2) => \N_LED_reg[9]_i_10_n_5\,
      O(1) => \N_LED_reg[9]_i_10_n_6\,
      O(0) => \N_LED_reg[9]_i_10_n_7\,
      S(3) => \N_LED[9]_i_16_n_0\,
      S(2) => \N_LED[9]_i_17_n_0\,
      S(1) => \N_LED[9]_i_18_n_0\,
      S(0) => \N_LED[9]_i_19_n_0\
    );
\N_LED_reg[9]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[9]_i_20_n_0\,
      CO(3) => \N_LED_reg[9]_i_15_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[9]_i_15_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[10]_i_15_n_5\,
      DI(2) => \N_LED_reg[10]_i_15_n_6\,
      DI(1) => \N_LED_reg[10]_i_15_n_7\,
      DI(0) => \N_LED_reg[10]_i_20_n_4\,
      O(3) => \N_LED_reg[9]_i_15_n_4\,
      O(2) => \N_LED_reg[9]_i_15_n_5\,
      O(1) => \N_LED_reg[9]_i_15_n_6\,
      O(0) => \N_LED_reg[9]_i_15_n_7\,
      S(3) => \N_LED[9]_i_21_n_0\,
      S(2) => \N_LED[9]_i_22_n_0\,
      S(1) => \N_LED[9]_i_23_n_0\,
      S(0) => \N_LED[9]_i_24_n_0\
    );
\N_LED_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[9]_i_3_n_0\,
      CO(3 downto 1) => \NLW_N_LED_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^n_led10_in\(8),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^n_led10_in\(9),
      O(3 downto 0) => \NLW_N_LED_reg[9]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \N_LED[9]_i_4_n_0\
    );
\N_LED_reg[9]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[9]_i_25_n_0\,
      CO(3) => \N_LED_reg[9]_i_20_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[9]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[10]_i_20_n_5\,
      DI(2) => \N_LED_reg[10]_i_20_n_6\,
      DI(1) => \N_LED_reg[10]_i_20_n_7\,
      DI(0) => \N_LED_reg[10]_i_25_n_4\,
      O(3) => \N_LED_reg[9]_i_20_n_4\,
      O(2) => \N_LED_reg[9]_i_20_n_5\,
      O(1) => \N_LED_reg[9]_i_20_n_6\,
      O(0) => \N_LED_reg[9]_i_20_n_7\,
      S(3) => \N_LED[9]_i_26_n_0\,
      S(2) => \N_LED[9]_i_27_n_0\,
      S(1) => \N_LED[9]_i_28_n_0\,
      S(0) => \N_LED[9]_i_29_n_0\
    );
\N_LED_reg[9]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[9]_i_30_n_0\,
      CO(3) => \N_LED_reg[9]_i_25_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[9]_i_25_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[10]_i_25_n_5\,
      DI(2) => \N_LED_reg[10]_i_25_n_6\,
      DI(1) => \N_LED_reg[10]_i_25_n_7\,
      DI(0) => \N_LED_reg[10]_i_30_n_4\,
      O(3) => \N_LED_reg[9]_i_25_n_4\,
      O(2) => \N_LED_reg[9]_i_25_n_5\,
      O(1) => \N_LED_reg[9]_i_25_n_6\,
      O(0) => \N_LED_reg[9]_i_25_n_7\,
      S(3) => \N_LED[9]_i_31_n_0\,
      S(2) => \N_LED[9]_i_32_n_0\,
      S(1) => \N_LED[9]_i_33_n_0\,
      S(0) => \N_LED[9]_i_34_n_0\
    );
\N_LED_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[9]_i_5_n_0\,
      CO(3) => \N_LED_reg[9]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[9]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[10]_i_3_n_5\,
      DI(2) => \N_LED_reg[10]_i_3_n_6\,
      DI(1) => \N_LED_reg[10]_i_3_n_7\,
      DI(0) => \N_LED_reg[10]_i_5_n_4\,
      O(3) => \N_LED_reg[9]_i_3_n_4\,
      O(2) => \N_LED_reg[9]_i_3_n_5\,
      O(1) => \N_LED_reg[9]_i_3_n_6\,
      O(0) => \N_LED_reg[9]_i_3_n_7\,
      S(3) => \N_LED[9]_i_6_n_0\,
      S(2) => \N_LED[9]_i_7_n_0\,
      S(1) => \N_LED[9]_i_8_n_0\,
      S(0) => \N_LED[9]_i_9_n_0\
    );
\N_LED_reg[9]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[9]_i_35_n_0\,
      CO(3) => \N_LED_reg[9]_i_30_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[9]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[10]_i_30_n_5\,
      DI(2) => \N_LED_reg[10]_i_30_n_6\,
      DI(1) => \N_LED_reg[10]_i_30_n_7\,
      DI(0) => \N_LED_reg[10]_i_35_n_4\,
      O(3) => \N_LED_reg[9]_i_30_n_4\,
      O(2) => \N_LED_reg[9]_i_30_n_5\,
      O(1) => \N_LED_reg[9]_i_30_n_6\,
      O(0) => \N_LED_reg[9]_i_30_n_7\,
      S(3) => \N_LED[9]_i_36_n_0\,
      S(2) => \N_LED[9]_i_37_n_0\,
      S(1) => \N_LED[9]_i_38_n_0\,
      S(0) => \N_LED[9]_i_39_n_0\
    );
\N_LED_reg[9]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[9]_i_35_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[9]_i_35_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^n_led10_in\(9),
      DI(3) => \N_LED_reg[10]_i_35_n_5\,
      DI(2) => \N_LED_reg[10]_i_35_n_6\,
      DI(1) => \N_LED[9]_i_40_n_0\,
      DI(0) => '0',
      O(3) => \N_LED_reg[9]_i_35_n_4\,
      O(2) => \N_LED_reg[9]_i_35_n_5\,
      O(1) => \N_LED_reg[9]_i_35_n_6\,
      O(0) => \NLW_N_LED_reg[9]_i_35_O_UNCONNECTED\(0),
      S(3) => \N_LED[9]_i_41_n_0\,
      S(2) => \N_LED[9]_i_42_n_0\,
      S(1) => \N_LED[9]_i_43_n_0\,
      S(0) => '1'
    );
\N_LED_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[9]_i_10_n_0\,
      CO(3) => \N_LED_reg[9]_i_5_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[9]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \N_LED_reg[10]_i_5_n_5\,
      DI(2) => \N_LED_reg[10]_i_5_n_6\,
      DI(1) => \N_LED_reg[10]_i_5_n_7\,
      DI(0) => \N_LED_reg[10]_i_10_n_4\,
      O(3) => \N_LED_reg[9]_i_5_n_4\,
      O(2) => \N_LED_reg[9]_i_5_n_5\,
      O(1) => \N_LED_reg[9]_i_5_n_6\,
      O(0) => \N_LED_reg[9]_i_5_n_7\,
      S(3) => \N_LED[9]_i_11_n_0\,
      S(2) => \N_LED[9]_i_12_n_0\,
      S(1) => \N_LED[9]_i_13_n_0\,
      S(0) => \N_LED[9]_i_14_n_0\
    );
\count0__0_carry_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(0),
      O => \valor_reg[0]\
    );
\fase_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[0]_i_2_n_7\,
      Q => \^out\(0)
    );
\fase_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fase_reg[0]_i_2_n_0\,
      CO(2 downto 0) => \NLW_fase_reg[0]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \fase_reg[3]_0\(0),
      O(3) => \fase_reg[0]_i_2_n_4\,
      O(2) => \fase_reg[0]_i_2_n_5\,
      O(1) => \fase_reg[0]_i_2_n_6\,
      O(0) => \fase_reg[0]_i_2_n_7\,
      S(3 downto 1) => fase_reg(3 downto 1),
      S(0) => \fase_reg[3]_1\(0)
    );
\fase_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[8]_i_1_n_5\,
      Q => fase_reg(10)
    );
\fase_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[8]_i_1_n_4\,
      Q => fase_reg(11)
    );
\fase_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[12]_i_1_n_7\,
      Q => fase_reg(12)
    );
\fase_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fase_reg[8]_i_1_n_0\,
      CO(3) => \fase_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_fase_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \fase_reg[12]_i_1_n_4\,
      O(2) => \fase_reg[12]_i_1_n_5\,
      O(1) => \fase_reg[12]_i_1_n_6\,
      O(0) => \fase_reg[12]_i_1_n_7\,
      S(3 downto 0) => fase_reg(15 downto 12)
    );
\fase_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[12]_i_1_n_6\,
      Q => fase_reg(13)
    );
\fase_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[12]_i_1_n_5\,
      Q => fase_reg(14)
    );
\fase_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[12]_i_1_n_4\,
      Q => fase_reg(15)
    );
\fase_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[16]_i_1_n_7\,
      Q => fase_reg(16)
    );
\fase_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fase_reg[12]_i_1_n_0\,
      CO(3) => \fase_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_fase_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \fase_reg[16]_i_1_n_4\,
      O(2) => \fase_reg[16]_i_1_n_5\,
      O(1) => \fase_reg[16]_i_1_n_6\,
      O(0) => \fase_reg[16]_i_1_n_7\,
      S(3 downto 0) => fase_reg(19 downto 16)
    );
\fase_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[16]_i_1_n_6\,
      Q => fase_reg(17)
    );
\fase_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[16]_i_1_n_5\,
      Q => fase_reg(18)
    );
\fase_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[16]_i_1_n_4\,
      Q => fase_reg(19)
    );
\fase_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[0]_i_2_n_6\,
      Q => fase_reg(1)
    );
\fase_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[20]_i_1_n_7\,
      Q => fase_reg(20)
    );
\fase_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fase_reg[16]_i_1_n_0\,
      CO(3) => \fase_reg[20]_i_1_n_0\,
      CO(2 downto 0) => \NLW_fase_reg[20]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \fase_reg[20]_i_1_n_4\,
      O(2) => \fase_reg[20]_i_1_n_5\,
      O(1) => \fase_reg[20]_i_1_n_6\,
      O(0) => \fase_reg[20]_i_1_n_7\,
      S(3 downto 0) => fase_reg(23 downto 20)
    );
\fase_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[20]_i_1_n_6\,
      Q => fase_reg(21)
    );
\fase_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[20]_i_1_n_5\,
      Q => fase_reg(22)
    );
\fase_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[20]_i_1_n_4\,
      Q => fase_reg(23)
    );
\fase_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[24]_i_1_n_7\,
      Q => fase_reg(24)
    );
\fase_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fase_reg[20]_i_1_n_0\,
      CO(3) => \fase_reg[24]_i_1_n_0\,
      CO(2 downto 0) => \NLW_fase_reg[24]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \fase_reg[24]_i_1_n_4\,
      O(2) => \fase_reg[24]_i_1_n_5\,
      O(1) => \fase_reg[24]_i_1_n_6\,
      O(0) => \fase_reg[24]_i_1_n_7\,
      S(3 downto 0) => fase_reg(27 downto 24)
    );
\fase_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[24]_i_1_n_6\,
      Q => fase_reg(25)
    );
\fase_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[24]_i_1_n_5\,
      Q => fase_reg(26)
    );
\fase_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[24]_i_1_n_4\,
      Q => fase_reg(27)
    );
\fase_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[28]_i_1_n_7\,
      Q => fase_reg(28)
    );
\fase_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fase_reg[24]_i_1_n_0\,
      CO(3 downto 0) => \NLW_fase_reg[28]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_fase_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \fase_reg[28]_i_1_n_5\,
      O(1) => \fase_reg[28]_i_1_n_6\,
      O(0) => \fase_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2) => \^out\(1),
      S(1 downto 0) => fase_reg(29 downto 28)
    );
\fase_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[28]_i_1_n_6\,
      Q => fase_reg(29)
    );
\fase_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[0]_i_2_n_5\,
      Q => fase_reg(2)
    );
\fase_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[28]_i_1_n_5\,
      Q => \^out\(1)
    );
\fase_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[0]_i_2_n_4\,
      Q => fase_reg(3)
    );
\fase_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[4]_i_1_n_7\,
      Q => fase_reg(4)
    );
\fase_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fase_reg[0]_i_2_n_0\,
      CO(3) => \fase_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_fase_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \fase_reg[4]_i_1_n_4\,
      O(2) => \fase_reg[4]_i_1_n_5\,
      O(1) => \fase_reg[4]_i_1_n_6\,
      O(0) => \fase_reg[4]_i_1_n_7\,
      S(3 downto 0) => fase_reg(7 downto 4)
    );
\fase_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[4]_i_1_n_6\,
      Q => fase_reg(5)
    );
\fase_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[4]_i_1_n_5\,
      Q => fase_reg(6)
    );
\fase_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[4]_i_1_n_4\,
      Q => fase_reg(7)
    );
\fase_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[8]_i_1_n_7\,
      Q => fase_reg(8)
    );
\fase_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fase_reg[4]_i_1_n_0\,
      CO(3) => \fase_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_fase_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \fase_reg[8]_i_1_n_4\,
      O(2) => \fase_reg[8]_i_1_n_5\,
      O(1) => \fase_reg[8]_i_1_n_6\,
      O(0) => \fase_reg[8]_i_1_n_7\,
      S(3 downto 0) => fase_reg(11 downto 8)
    );
\fase_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => fase,
      CLR => Q(0),
      D => \fase_reg[8]_i_1_n_6\,
      Q => fase_reg(9)
    );
\s_leds3_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(8),
      O => \N_LED_reg[8]_0\(3)
    );
\s_leds3_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(7),
      O => \N_LED_reg[8]_0\(2)
    );
\s_leds3_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(6),
      O => \N_LED_reg[8]_0\(1)
    );
\s_leds3_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(5),
      O => \N_LED_reg[8]_0\(0)
    );
\s_leds3_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(12),
      O => \N_LED_reg[12]_0\(3)
    );
\s_leds3_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(11),
      O => \N_LED_reg[12]_0\(2)
    );
\s_leds3_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(10),
      O => \N_LED_reg[12]_0\(1)
    );
\s_leds3_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(9),
      O => \N_LED_reg[12]_0\(0)
    );
\s_leds3_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(16),
      O => \N_LED_reg[16]_0\(3)
    );
\s_leds3_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(15),
      O => \N_LED_reg[16]_0\(2)
    );
\s_leds3_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(14),
      O => \N_LED_reg[16]_0\(1)
    );
\s_leds3_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(13),
      O => \N_LED_reg[16]_0\(0)
    );
\s_leds3_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(20),
      O => \N_LED_reg[20]_0\(3)
    );
\s_leds3_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(19),
      O => \N_LED_reg[20]_0\(2)
    );
\s_leds3_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(18),
      O => \N_LED_reg[20]_0\(1)
    );
\s_leds3_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(17),
      O => \N_LED_reg[20]_0\(0)
    );
\s_leds3_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(24),
      O => \N_LED_reg[24]_0\(3)
    );
\s_leds3_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(23),
      O => \N_LED_reg[24]_0\(2)
    );
\s_leds3_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(22),
      O => \N_LED_reg[24]_0\(1)
    );
\s_leds3_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(21),
      O => \N_LED_reg[24]_0\(0)
    );
\s_leds3_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(28),
      O => \N_LED_reg[28]_0\(3)
    );
\s_leds3_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(27),
      O => \N_LED_reg[28]_0\(2)
    );
\s_leds3_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(26),
      O => \N_LED_reg[28]_0\(1)
    );
\s_leds3_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(25),
      O => \N_LED_reg[28]_0\(0)
    );
\s_leds3_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(30),
      O => \N_LED_reg[30]_1\(1)
    );
\s_leds3_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(29),
      O => \N_LED_reg[30]_1\(0)
    );
s_leds3_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(4),
      O => \N_LED_reg[4]_0\(3)
    );
s_leds3_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(3),
      O => \N_LED_reg[4]_0\(2)
    );
s_leds3_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(2),
      O => \N_LED_reg[4]_0\(1)
    );
s_leds3_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(1),
      O => \N_LED_reg[4]_0\(0)
    );
\s_leds_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_leds_reg[0]_i_3_n_0\,
      I1 => \^n_led_reg[30]_0\(17),
      I2 => \^n_led_reg[30]_0\(16),
      I3 => \s_leds_reg[0]_i_4_n_0\,
      I4 => \s_leds_reg[0]_i_5_n_0\,
      O => \^d\(15)
    );
\s_leds_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_leds_reg[0]_i_6_n_0\,
      I1 => \^n_led_reg[30]_0\(26),
      I2 => \^n_led_reg[30]_0\(27),
      I3 => \^n_led_reg[30]_0\(28),
      I4 => \^n_led_reg[30]_0\(29),
      O => \s_leds_reg[0]_i_3_n_0\
    );
\s_leds_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_leds_reg[0]_i_7_n_0\,
      I1 => \s_leds_reg[0]_i_8_n_0\,
      I2 => \^n_led_reg[30]_0\(3),
      I3 => \^n_led_reg[30]_0\(2),
      I4 => \^n_led_reg[30]_0\(14),
      I5 => \s_leds_reg[0]_i_9_n_0\,
      O => \s_leds_reg[0]_i_4_n_0\
    );
\s_leds_reg[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(25),
      I1 => \^n_led_reg[30]_0\(24),
      I2 => \^n_led_reg[30]_0\(23),
      I3 => \^n_led_reg[30]_0\(22),
      O => \s_leds_reg[0]_i_5_n_0\
    );
\s_leds_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(18),
      I1 => \^n_led_reg[30]_0\(19),
      I2 => \^n_led_reg[30]_0\(20),
      I3 => \^n_led_reg[30]_0\(21),
      I4 => \^n_led_reg[30]_0\(0),
      I5 => \^n_led_reg[30]_0\(30),
      O => \s_leds_reg[0]_i_6_n_0\
    );
\s_leds_reg[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(8),
      I1 => \^n_led_reg[30]_0\(11),
      I2 => \^n_led_reg[30]_0\(6),
      I3 => \^n_led_reg[30]_0\(9),
      O => \s_leds_reg[0]_i_7_n_0\
    );
\s_leds_reg[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(12),
      I1 => \^n_led_reg[30]_0\(15),
      I2 => \^n_led_reg[30]_0\(10),
      I3 => \^n_led_reg[30]_0\(13),
      O => \s_leds_reg[0]_i_8_n_0\
    );
\s_leds_reg[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(4),
      I1 => \^n_led_reg[30]_0\(7),
      I2 => \^n_led_reg[30]_0\(1),
      I3 => \^n_led_reg[30]_0\(5),
      O => \s_leds_reg[0]_i_9_n_0\
    );
\s_leds_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000C8890000"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(2),
      I1 => \^n_led_reg[30]_0\(3),
      I2 => \^n_led_reg[30]_0\(0),
      I3 => \^n_led_reg[30]_0\(1),
      I4 => \^d\(15),
      I5 => \s_leds_reg[1]\(5),
      O => \^d\(5)
    );
\s_leds_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000088890000"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(2),
      I1 => \^n_led_reg[30]_0\(3),
      I2 => \^n_led_reg[30]_0\(0),
      I3 => \^n_led_reg[30]_0\(1),
      I4 => \^d\(15),
      I5 => \s_leds_reg[1]\(4),
      O => \^d\(4)
    );
\s_leds_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8888888888C"
    )
        port map (
      I0 => \s_leds_reg[1]\(3),
      I1 => \^d\(15),
      I2 => \^n_led_reg[30]_0\(3),
      I3 => \^n_led_reg[30]_0\(1),
      I4 => \^n_led_reg[30]_0\(0),
      I5 => \^n_led_reg[30]_0\(2),
      O => \^d\(3)
    );
\s_leds_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAAAAB00000000"
    )
        port map (
      I0 => \s_leds_reg[1]\(2),
      I1 => \^n_led_reg[30]_0\(1),
      I2 => \^n_led_reg[30]_0\(0),
      I3 => \^n_led_reg[30]_0\(2),
      I4 => \^n_led_reg[30]_0\(3),
      I5 => \^d\(15),
      O => \^d\(2)
    );
\s_leds_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080010000"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(1),
      I1 => \^n_led_reg[30]_0\(0),
      I2 => \^n_led_reg[30]_0\(2),
      I3 => \^n_led_reg[30]_0\(3),
      I4 => \^d\(15),
      I5 => \s_leds_reg[1]\(1),
      O => \^d\(1)
    );
\s_leds_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000010000"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(1),
      I1 => \^n_led_reg[30]_0\(0),
      I2 => \^n_led_reg[30]_0\(2),
      I3 => \^n_led_reg[30]_0\(3),
      I4 => \^d\(15),
      I5 => \s_leds_reg[1]\(0),
      O => \^d\(0)
    );
\s_leds_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFB0000"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(2),
      I1 => \^n_led_reg[30]_0\(0),
      I2 => \^n_led_reg[30]_0\(1),
      I3 => \^n_led_reg[30]_0\(3),
      I4 => \^d\(15),
      I5 => \s_leds_reg[1]\(14),
      O => \^d\(14)
    );
\s_leds_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFEB0000"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(2),
      I1 => \^n_led_reg[30]_0\(0),
      I2 => \^n_led_reg[30]_0\(1),
      I3 => \^n_led_reg[30]_0\(3),
      I4 => \^d\(15),
      I5 => \s_leds_reg[1]\(13),
      O => \^d\(13)
    );
\s_leds_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFAB0000"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(2),
      I1 => \^n_led_reg[30]_0\(0),
      I2 => \^n_led_reg[30]_0\(1),
      I3 => \^n_led_reg[30]_0\(3),
      I4 => \^d\(15),
      I5 => \s_leds_reg[1]\(12),
      O => \^d\(12)
    );
\s_leds_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC8C8C8C8CC"
    )
        port map (
      I0 => \s_leds_reg[1]\(11),
      I1 => \^d\(15),
      I2 => \^n_led_reg[30]_0\(3),
      I3 => \^n_led_reg[30]_0\(1),
      I4 => \^n_led_reg[30]_0\(0),
      I5 => \^n_led_reg[30]_0\(2),
      O => \^d\(11)
    );
\s_leds_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000EEAB0000"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(3),
      I1 => \^n_led_reg[30]_0\(2),
      I2 => \^n_led_reg[30]_0\(0),
      I3 => \^n_led_reg[30]_0\(1),
      I4 => \^d\(15),
      I5 => \s_leds_reg[1]\(10),
      O => \^d\(10)
    );
\s_leds_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000EAAB0000"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(3),
      I1 => \^n_led_reg[30]_0\(2),
      I2 => \^n_led_reg[30]_0\(0),
      I3 => \^n_led_reg[30]_0\(1),
      I4 => \^d\(15),
      I5 => \s_leds_reg[1]\(9),
      O => \^d\(9)
    );
\s_leds_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAAB0000"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(3),
      I1 => \^n_led_reg[30]_0\(2),
      I2 => \^n_led_reg[30]_0\(0),
      I3 => \^n_led_reg[30]_0\(1),
      I4 => \^d\(15),
      I5 => \s_leds_reg[1]\(8),
      O => \^d\(8)
    );
\s_leds_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAB00000000"
    )
        port map (
      I0 => \s_leds_reg[1]\(7),
      I1 => \^n_led_reg[30]_0\(2),
      I2 => \^n_led_reg[30]_0\(0),
      I3 => \^n_led_reg[30]_0\(1),
      I4 => \^n_led_reg[30]_0\(3),
      I5 => \^d\(15),
      O => \^d\(7)
    );
\s_leds_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CC890000"
    )
        port map (
      I0 => \^n_led_reg[30]_0\(2),
      I1 => \^n_led_reg[30]_0\(3),
      I2 => \^n_led_reg[30]_0\(0),
      I3 => \^n_led_reg[30]_0\(1),
      I4 => \^d\(15),
      I5 => \s_leds_reg[1]\(6),
      O => \^d\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MUX_JUEGO is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DISPLAY_reg[18]_0\ : out STD_LOGIC;
    \DISPLAY_reg[2]_0\ : out STD_LOGIC;
    \SEGMENT_reg[7]\ : in STD_LOGIC;
    \SEGMENT_reg[2]\ : in STD_LOGIC;
    numero : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SEGMENT_reg[6]\ : in STD_LOGIC;
    \SEGMENT_reg[6]_0\ : in STD_LOGIC;
    \SEGMENT_reg[7]_i_5_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SEGMENT_reg[7]_i_2_0\ : in STD_LOGIC;
    \relojes_BUFG[1]\ : in STD_LOGIC
  );
end MUX_JUEGO;

architecture STRUCTURE of MUX_JUEGO is
  signal CARRETERA : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \CARRETERA[0]_i_1_n_0\ : STD_LOGIC;
  signal \CARRETERA[1]_i_1_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_1_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_3_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_4_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_5_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_6_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_7_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_8_n_0\ : STD_LOGIC;
  signal DISPLAY : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \^display_reg[18]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SEGMENT_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \i[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10__0_n_4\ : STD_LOGIC;
  signal \i__carry__0_i_10__0_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_10__0_n_6\ : STD_LOGIC;
  signal \i__carry__0_i_10__0_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9__0_n_4\ : STD_LOGIC;
  signal \i__carry__0_i_9__0_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_9__0_n_6\ : STD_LOGIC;
  signal \i__carry__0_i_9__0_n_7\ : STD_LOGIC;
  signal \i__carry__1_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10__0_n_4\ : STD_LOGIC;
  signal \i__carry__1_i_10__0_n_5\ : STD_LOGIC;
  signal \i__carry__1_i_10__0_n_6\ : STD_LOGIC;
  signal \i__carry__1_i_10__0_n_7\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9__0_n_4\ : STD_LOGIC;
  signal \i__carry__1_i_9__0_n_5\ : STD_LOGIC;
  signal \i__carry__1_i_9__0_n_6\ : STD_LOGIC;
  signal \i__carry__1_i_9__0_n_7\ : STD_LOGIC;
  signal \i__carry__2_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_10__0_n_4\ : STD_LOGIC;
  signal \i__carry__2_i_10__0_n_5\ : STD_LOGIC;
  signal \i__carry__2_i_10__0_n_6\ : STD_LOGIC;
  signal \i__carry__2_i_10__0_n_7\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_9__0_n_5\ : STD_LOGIC;
  signal \i__carry__2_i_9__0_n_6\ : STD_LOGIC;
  signal \i__carry__2_i_9__0_n_7\ : STD_LOGIC;
  signal \i__carry_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__0_n_4\ : STD_LOGIC;
  signal \i__carry_i_10__0_n_5\ : STD_LOGIC;
  signal \i__carry_i_10__0_n_6\ : STD_LOGIC;
  signal \i__carry_i_10__0_n_7\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__0_n_4\ : STD_LOGIC;
  signal \i__carry_i_9__0_n_5\ : STD_LOGIC;
  signal \i__carry_i_9__0_n_6\ : STD_LOGIC;
  signal \i__carry_i_9__0_n_7\ : STD_LOGIC;
  signal i_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \i_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \i_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \i_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \i_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \i_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \i_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \i_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \i_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \i_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \i_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \i_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \i_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \i_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \i_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \i_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \i_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \i_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \i_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \i_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \i_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \i_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \i_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \i_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \i_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \i_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \i_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \i_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \i_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \i_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \i_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \i_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \i_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \i_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \i_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \i_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \i_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \i_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_i0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i0_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry__0_i_10__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i__carry__0_i_9__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i__carry__1_i_10__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i__carry__1_i_9__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i__carry__2_i_10__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i__carry__2_i_9__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry__2_i_9__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i__carry_i_10__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i__carry_i_9__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[0]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[12]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[20]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[24]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg[4]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[8]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CARRETERA[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \CARRETERA[2]_i_1\ : label is "soft_lutpair20";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \i0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \i0_inferred__0/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \i0_inferred__0/i__carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \i0_inferred__0/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i__carry__0_i_10__0\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__0_i_9__0\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__1_i_10__0\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__1_i_9__0\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__2_i_10__0\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__2_i_9__0\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry_i_10__0\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry_i_9__0\ : label is 35;
  attribute ADDER_THRESHOLD of \i_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[16]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[20]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[24]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[28]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[8]_i_1__1\ : label is 11;
begin
  \DISPLAY_reg[18]_0\ <= \^display_reg[18]_0\;
  Q(3 downto 0) <= \^q\(3 downto 0);
\CARRETERA[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => i_reg(0),
      I1 => i_reg(1),
      I2 => i_reg(2),
      I3 => \CARRETERA[2]_i_2__0_n_0\,
      O => \CARRETERA[0]_i_1_n_0\
    );
\CARRETERA[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006B"
    )
        port map (
      I0 => i_reg(0),
      I1 => i_reg(1),
      I2 => i_reg(2),
      I3 => \CARRETERA[2]_i_2__0_n_0\,
      O => \CARRETERA[1]_i_1_n_0\
    );
\CARRETERA[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003B"
    )
        port map (
      I0 => i_reg(0),
      I1 => i_reg(1),
      I2 => i_reg(2),
      I3 => \CARRETERA[2]_i_2__0_n_0\,
      O => \CARRETERA[2]_i_1_n_0\
    );
\CARRETERA[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \CARRETERA[2]_i_3_n_0\,
      I1 => \CARRETERA[2]_i_4_n_0\,
      I2 => \CARRETERA[2]_i_5_n_0\,
      I3 => \CARRETERA[2]_i_6_n_0\,
      I4 => \CARRETERA[2]_i_7_n_0\,
      I5 => \CARRETERA[2]_i_8_n_0\,
      O => \CARRETERA[2]_i_2__0_n_0\
    );
\CARRETERA[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_reg(25),
      I1 => i_reg(26),
      I2 => i_reg(24),
      I3 => i_reg(28),
      I4 => i_reg(29),
      I5 => i_reg(27),
      O => \CARRETERA[2]_i_3_n_0\
    );
\CARRETERA[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_reg(7),
      I1 => i_reg(8),
      I2 => i_reg(6),
      I3 => i_reg(10),
      I4 => i_reg(11),
      I5 => i_reg(9),
      O => \CARRETERA[2]_i_4_n_0\
    );
\CARRETERA[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_reg(19),
      I1 => i_reg(20),
      I2 => i_reg(18),
      I3 => i_reg(22),
      I4 => i_reg(23),
      I5 => i_reg(21),
      O => \CARRETERA[2]_i_5_n_0\
    );
\CARRETERA[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_reg(13),
      I1 => i_reg(14),
      I2 => i_reg(12),
      I3 => i_reg(16),
      I4 => i_reg(17),
      I5 => i_reg(15),
      O => \CARRETERA[2]_i_6_n_0\
    );
\CARRETERA[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_reg(30),
      I1 => i_reg(31),
      O => \CARRETERA[2]_i_7_n_0\
    );
\CARRETERA[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => i_reg(1),
      I1 => i_reg(2),
      I2 => i_reg(0),
      I3 => i_reg(3),
      I4 => i_reg(4),
      I5 => i_reg(5),
      O => \CARRETERA[2]_i_8_n_0\
    );
\CARRETERA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \CARRETERA[0]_i_1_n_0\,
      Q => CARRETERA(0),
      R => '0'
    );
\CARRETERA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \CARRETERA[1]_i_1_n_0\,
      Q => CARRETERA(1),
      R => '0'
    );
\CARRETERA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \CARRETERA[2]_i_1_n_0\,
      Q => CARRETERA(2),
      R => '0'
    );
\DISPLAY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(0),
      Q => \^q\(0),
      R => '0'
    );
\DISPLAY_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(10),
      Q => DISPLAY(10),
      R => '0'
    );
\DISPLAY_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(11),
      Q => DISPLAY(11),
      R => '0'
    );
\DISPLAY_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(12),
      Q => DISPLAY(12),
      R => '0'
    );
\DISPLAY_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(13),
      Q => DISPLAY(13),
      R => '0'
    );
\DISPLAY_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(14),
      Q => DISPLAY(14),
      R => '0'
    );
\DISPLAY_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(15),
      Q => DISPLAY(15),
      R => '0'
    );
\DISPLAY_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(16),
      Q => DISPLAY(16),
      R => '0'
    );
\DISPLAY_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(17),
      Q => DISPLAY(17),
      R => '0'
    );
\DISPLAY_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(18),
      Q => DISPLAY(18),
      R => '0'
    );
\DISPLAY_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(19),
      Q => DISPLAY(19),
      R => '0'
    );
\DISPLAY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(1),
      Q => \^q\(1),
      R => '0'
    );
\DISPLAY_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(20),
      Q => DISPLAY(20),
      R => '0'
    );
\DISPLAY_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(21),
      Q => DISPLAY(21),
      R => '0'
    );
\DISPLAY_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(22),
      Q => DISPLAY(22),
      R => '0'
    );
\DISPLAY_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(23),
      Q => DISPLAY(23),
      R => '0'
    );
\DISPLAY_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(24),
      Q => DISPLAY(24),
      R => '0'
    );
\DISPLAY_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(25),
      Q => DISPLAY(25),
      R => '0'
    );
\DISPLAY_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(26),
      Q => DISPLAY(26),
      R => '0'
    );
\DISPLAY_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(27),
      Q => DISPLAY(27),
      R => '0'
    );
\DISPLAY_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(28),
      Q => DISPLAY(28),
      R => '0'
    );
\DISPLAY_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(29),
      Q => DISPLAY(29),
      R => '0'
    );
\DISPLAY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(2),
      Q => \^q\(2),
      R => '0'
    );
\DISPLAY_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(30),
      Q => DISPLAY(30),
      R => '0'
    );
\DISPLAY_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(31),
      Q => DISPLAY(31),
      R => '0'
    );
\DISPLAY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(3),
      Q => \^q\(3),
      R => '0'
    );
\DISPLAY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(4),
      Q => DISPLAY(4),
      R => '0'
    );
\DISPLAY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(5),
      Q => DISPLAY(5),
      R => '0'
    );
\DISPLAY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(6),
      Q => DISPLAY(6),
      R => '0'
    );
\DISPLAY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(7),
      Q => DISPLAY(7),
      R => '0'
    );
\DISPLAY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(8),
      Q => DISPLAY(8),
      R => '0'
    );
\DISPLAY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(9),
      Q => DISPLAY(9),
      R => '0'
    );
\SEGMENT_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFFEB00"
    )
        port map (
      I0 => CARRETERA(2),
      I1 => CARRETERA(1),
      I2 => CARRETERA(0),
      I3 => \SEGMENT_reg[2]\,
      I4 => numero(0),
      O => D(0)
    );
\SEGMENT_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDFFBDFFBDFFBD00"
    )
        port map (
      I0 => CARRETERA(2),
      I1 => CARRETERA(1),
      I2 => CARRETERA(0),
      I3 => \SEGMENT_reg[2]\,
      I4 => \SEGMENT_reg[6]\,
      I5 => \SEGMENT_reg[6]_0\,
      O => D(1)
    );
\SEGMENT_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9FFD900"
    )
        port map (
      I0 => CARRETERA(2),
      I1 => CARRETERA(1),
      I2 => CARRETERA(0),
      I3 => \SEGMENT_reg[2]\,
      I4 => numero(1),
      O => D(2)
    );
\SEGMENT_reg[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \DISPLAY_reg[2]_0\
    );
\SEGMENT_reg[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => DISPLAY(18),
      I1 => DISPLAY(19),
      I2 => DISPLAY(16),
      I3 => DISPLAY(17),
      I4 => \SEGMENT_reg[7]_i_17_n_0\,
      O => \SEGMENT_reg[7]_i_13_n_0\
    );
\SEGMENT_reg[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => DISPLAY(10),
      I1 => DISPLAY(11),
      I2 => DISPLAY(8),
      I3 => DISPLAY(9),
      I4 => \SEGMENT_reg[7]_i_18_n_0\,
      O => \SEGMENT_reg[7]_i_14_n_0\
    );
\SEGMENT_reg[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \SEGMENT_reg[7]_i_19_n_0\,
      I1 => DISPLAY(25),
      I2 => DISPLAY(24),
      I3 => DISPLAY(27),
      I4 => DISPLAY(26),
      I5 => \SEGMENT_reg[7]_i_20_n_0\,
      O => \SEGMENT_reg[7]_i_15_n_0\
    );
\SEGMENT_reg[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => DISPLAY(21),
      I1 => DISPLAY(20),
      I2 => DISPLAY(23),
      I3 => DISPLAY(22),
      O => \SEGMENT_reg[7]_i_17_n_0\
    );
\SEGMENT_reg[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => DISPLAY(13),
      I1 => DISPLAY(12),
      I2 => DISPLAY(15),
      I3 => DISPLAY(14),
      O => \SEGMENT_reg[7]_i_18_n_0\
    );
\SEGMENT_reg[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => DISPLAY(29),
      I1 => DISPLAY(28),
      I2 => DISPLAY(31),
      I3 => DISPLAY(30),
      O => \SEGMENT_reg[7]_i_19_n_0\
    );
\SEGMENT_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \SEGMENT_reg[7]_i_5_n_0\,
      I1 => \SEGMENT_reg[7]\,
      O => E(0)
    );
\SEGMENT_reg[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => DISPLAY(5),
      I1 => DISPLAY(4),
      I2 => DISPLAY(7),
      I3 => DISPLAY(6),
      O => \SEGMENT_reg[7]_i_20_n_0\
    );
\SEGMENT_reg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F40044"
    )
        port map (
      I0 => \^q\(3),
      I1 => \SEGMENT_reg[7]_i_7_n_0\,
      I2 => \SEGMENT_reg[7]_i_5_0\(0),
      I3 => \SEGMENT_reg[7]_i_2_0\,
      I4 => \SEGMENT_reg[7]_i_8_n_0\,
      I5 => \^display_reg[18]_0\,
      O => \SEGMENT_reg[7]_i_5_n_0\
    );
\SEGMENT_reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000009000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \SEGMENT_reg[7]_i_5_0\(2),
      I2 => \^q\(1),
      I3 => \SEGMENT_reg[7]_i_5_0\(1),
      I4 => \SEGMENT_reg[7]_i_5_0\(0),
      I5 => \^q\(0),
      O => \SEGMENT_reg[7]_i_7_n_0\
    );
\SEGMENT_reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \SEGMENT_reg[7]_i_5_0\(1),
      I1 => \SEGMENT_reg[7]_i_5_0\(2),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \SEGMENT_reg[7]_i_8_n_0\
    );
\SEGMENT_reg[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \SEGMENT_reg[7]_i_13_n_0\,
      I1 => \SEGMENT_reg[7]_i_14_n_0\,
      I2 => \SEGMENT_reg[7]_i_15_n_0\,
      O => \^display_reg[18]_0\
    );
\i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i0_inferred__0/i__carry_n_0\,
      CO(2 downto 0) => \NLW_i0_inferred__0/i__carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => \i__carry_i_2__0_n_0\,
      DI(1) => \i__carry_i_3__0_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_i0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__0_n_0\,
      S(2) => \i__carry_i_6__0_n_0\,
      S(1) => \i__carry_i_7__0_n_0\,
      S(0) => \i__carry_i_8__0_n_0\
    );
\i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i0_inferred__0/i__carry_n_0\,
      CO(3) => \i0_inferred__0/i__carry__0_n_0\,
      CO(2 downto 0) => \NLW_i0_inferred__0/i__carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__0_n_0\,
      DI(2) => \i__carry__0_i_2__0_n_0\,
      DI(1) => \i__carry__0_i_3__0_n_0\,
      DI(0) => \i__carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_i0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5__0_n_0\,
      S(2) => \i__carry__0_i_6__0_n_0\,
      S(1) => \i__carry__0_i_7__0_n_0\,
      S(0) => \i__carry__0_i_8__0_n_0\
    );
\i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \i0_inferred__0/i__carry__1_n_0\,
      CO(2 downto 0) => \NLW_i0_inferred__0/i__carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1__0_n_0\,
      DI(2) => \i__carry__1_i_2__0_n_0\,
      DI(1) => \i__carry__1_i_3__0_n_0\,
      DI(0) => \i__carry__1_i_4__0_n_0\,
      O(3 downto 0) => \NLW_i0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5__0_n_0\,
      S(2) => \i__carry__1_i_6__0_n_0\,
      S(1) => \i__carry__1_i_7__0_n_0\,
      S(0) => \i__carry__1_i_8__0_n_0\
    );
\i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i0_inferred__0/i__carry__1_n_0\,
      CO(3) => clear,
      CO(2 downto 0) => \NLW_i0_inferred__0/i__carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \i__carry__2_i_1__0_n_0\,
      DI(2) => \i__carry__2_i_2__0_n_0\,
      DI(1) => \i__carry__2_i_3__0_n_0\,
      DI(0) => \i__carry__2_i_4__0_n_0\,
      O(3 downto 0) => \NLW_i0_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_5__0_n_0\,
      S(2) => \i__carry__2_i_6__0_n_0\,
      S(1) => \i__carry__2_i_7__0_n_0\,
      S(0) => \i__carry__2_i_8__0_n_0\
    );
\i[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(0),
      O => \i[0]_i_2__0_n_0\
    );
\i__carry__0_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry_i_9__0_n_0\,
      CO(3) => \i__carry__0_i_10__0_n_0\,
      CO(2 downto 0) => \NLW_i__carry__0_i_10__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__0_i_10__0_n_4\,
      O(2) => \i__carry__0_i_10__0_n_5\,
      O(1) => \i__carry__0_i_10__0_n_6\,
      O(0) => \i__carry__0_i_10__0_n_7\,
      S(3 downto 0) => i_reg(12 downto 9)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__0_i_9__0_n_6\,
      I1 => \i__carry__0_i_9__0_n_5\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__0_i_10__0_n_4\,
      I1 => \i__carry__0_i_9__0_n_7\,
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__0_i_10__0_n_6\,
      I1 => \i__carry__0_i_10__0_n_5\,
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry_i_9__0_n_4\,
      I1 => \i__carry__0_i_10__0_n_7\,
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__0_i_9__0_n_6\,
      I1 => \i__carry__0_i_9__0_n_5\,
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__0_i_10__0_n_4\,
      I1 => \i__carry__0_i_9__0_n_7\,
      O => \i__carry__0_i_6__0_n_0\
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__0_i_10__0_n_6\,
      I1 => \i__carry__0_i_10__0_n_5\,
      O => \i__carry__0_i_7__0_n_0\
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry_i_9__0_n_4\,
      I1 => \i__carry__0_i_10__0_n_7\,
      O => \i__carry__0_i_8__0_n_0\
    );
\i__carry__0_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__0_i_10__0_n_0\,
      CO(3) => \i__carry__0_i_9__0_n_0\,
      CO(2 downto 0) => \NLW_i__carry__0_i_9__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__0_i_9__0_n_4\,
      O(2) => \i__carry__0_i_9__0_n_5\,
      O(1) => \i__carry__0_i_9__0_n_6\,
      O(0) => \i__carry__0_i_9__0_n_7\,
      S(3 downto 0) => i_reg(16 downto 13)
    );
\i__carry__1_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__0_i_9__0_n_0\,
      CO(3) => \i__carry__1_i_10__0_n_0\,
      CO(2 downto 0) => \NLW_i__carry__1_i_10__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__1_i_10__0_n_4\,
      O(2) => \i__carry__1_i_10__0_n_5\,
      O(1) => \i__carry__1_i_10__0_n_6\,
      O(0) => \i__carry__1_i_10__0_n_7\,
      S(3 downto 0) => i_reg(20 downto 17)
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__1_i_9__0_n_6\,
      I1 => \i__carry__1_i_9__0_n_5\,
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__1_i_10__0_n_4\,
      I1 => \i__carry__1_i_9__0_n_7\,
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__1_i_10__0_n_6\,
      I1 => \i__carry__1_i_10__0_n_5\,
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__0_i_9__0_n_4\,
      I1 => \i__carry__1_i_10__0_n_7\,
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__1_i_9__0_n_6\,
      I1 => \i__carry__1_i_9__0_n_5\,
      O => \i__carry__1_i_5__0_n_0\
    );
\i__carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__1_i_10__0_n_4\,
      I1 => \i__carry__1_i_9__0_n_7\,
      O => \i__carry__1_i_6__0_n_0\
    );
\i__carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__1_i_10__0_n_6\,
      I1 => \i__carry__1_i_10__0_n_5\,
      O => \i__carry__1_i_7__0_n_0\
    );
\i__carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__0_i_9__0_n_4\,
      I1 => \i__carry__1_i_10__0_n_7\,
      O => \i__carry__1_i_8__0_n_0\
    );
\i__carry__1_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__1_i_10__0_n_0\,
      CO(3) => \i__carry__1_i_9__0_n_0\,
      CO(2 downto 0) => \NLW_i__carry__1_i_9__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__1_i_9__0_n_4\,
      O(2) => \i__carry__1_i_9__0_n_5\,
      O(1) => \i__carry__1_i_9__0_n_6\,
      O(0) => \i__carry__1_i_9__0_n_7\,
      S(3 downto 0) => i_reg(24 downto 21)
    );
\i__carry__2_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__1_i_9__0_n_0\,
      CO(3) => \i__carry__2_i_10__0_n_0\,
      CO(2 downto 0) => \NLW_i__carry__2_i_10__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__2_i_10__0_n_4\,
      O(2) => \i__carry__2_i_10__0_n_5\,
      O(1) => \i__carry__2_i_10__0_n_6\,
      O(0) => \i__carry__2_i_10__0_n_7\,
      S(3 downto 0) => i_reg(28 downto 25)
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i__carry__2_i_9__0_n_6\,
      I1 => \i__carry__2_i_9__0_n_5\,
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__2_i_10__0_n_4\,
      I1 => \i__carry__2_i_9__0_n_7\,
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__2_i_10__0_n_6\,
      I1 => \i__carry__2_i_10__0_n_5\,
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__1_i_9__0_n_4\,
      I1 => \i__carry__2_i_10__0_n_7\,
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__2_i_9__0_n_6\,
      I1 => \i__carry__2_i_9__0_n_5\,
      O => \i__carry__2_i_5__0_n_0\
    );
\i__carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__2_i_10__0_n_4\,
      I1 => \i__carry__2_i_9__0_n_7\,
      O => \i__carry__2_i_6__0_n_0\
    );
\i__carry__2_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__2_i_10__0_n_6\,
      I1 => \i__carry__2_i_10__0_n_5\,
      O => \i__carry__2_i_7__0_n_0\
    );
\i__carry__2_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__1_i_9__0_n_4\,
      I1 => \i__carry__2_i_10__0_n_7\,
      O => \i__carry__2_i_8__0_n_0\
    );
\i__carry__2_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_10__0_n_0\,
      CO(3 downto 0) => \NLW_i__carry__2_i_9__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i__carry__2_i_9__0_O_UNCONNECTED\(3),
      O(2) => \i__carry__2_i_9__0_n_5\,
      O(1) => \i__carry__2_i_9__0_n_6\,
      O(0) => \i__carry__2_i_9__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => i_reg(31 downto 29)
    );
\i__carry_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i__carry_i_10__0_n_0\,
      CO(2 downto 0) => \NLW_i__carry_i_10__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => i_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry_i_10__0_n_4\,
      O(2) => \i__carry_i_10__0_n_5\,
      O(1) => \i__carry_i_10__0_n_6\,
      O(0) => \i__carry_i_10__0_n_7\,
      S(3 downto 0) => i_reg(4 downto 1)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry_i_9__0_n_6\,
      I1 => \i__carry_i_9__0_n_5\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry_i_10__0_n_4\,
      I1 => \i__carry_i_9__0_n_7\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i__carry_i_10__0_n_6\,
      I1 => \i__carry_i_10__0_n_5\,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => i_reg(0),
      I1 => \i__carry_i_10__0_n_7\,
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry_i_9__0_n_6\,
      I1 => \i__carry_i_9__0_n_5\,
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry_i_10__0_n_4\,
      I1 => \i__carry_i_9__0_n_7\,
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i__carry_i_10__0_n_5\,
      I1 => \i__carry_i_10__0_n_6\,
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_reg(0),
      I1 => \i__carry_i_10__0_n_7\,
      O => \i__carry_i_8__0_n_0\
    );
\i__carry_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry_i_10__0_n_0\,
      CO(3) => \i__carry_i_9__0_n_0\,
      CO(2 downto 0) => \NLW_i__carry_i_9__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry_i_9__0_n_4\,
      O(2) => \i__carry_i_9__0_n_5\,
      O(1) => \i__carry_i_9__0_n_6\,
      O(0) => \i__carry_i_9__0_n_7\,
      S(3 downto 0) => i_reg(8 downto 5)
    );
\i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[0]_i_1__0_n_7\,
      Q => i_reg(0),
      S => clear
    );
\i_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg[0]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_i_reg[0]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_reg[0]_i_1__0_n_4\,
      O(2) => \i_reg[0]_i_1__0_n_5\,
      O(1) => \i_reg[0]_i_1__0_n_6\,
      O(0) => \i_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => i_reg(3 downto 1),
      S(0) => \i[0]_i_2__0_n_0\
    );
\i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[8]_i_1__1_n_5\,
      Q => i_reg(10),
      R => clear
    );
\i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[8]_i_1__1_n_4\,
      Q => i_reg(11),
      R => clear
    );
\i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[12]_i_1__1_n_7\,
      Q => i_reg(12),
      R => clear
    );
\i_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[8]_i_1__1_n_0\,
      CO(3) => \i_reg[12]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_i_reg[12]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[12]_i_1__1_n_4\,
      O(2) => \i_reg[12]_i_1__1_n_5\,
      O(1) => \i_reg[12]_i_1__1_n_6\,
      O(0) => \i_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => i_reg(15 downto 12)
    );
\i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[12]_i_1__1_n_6\,
      Q => i_reg(13),
      R => clear
    );
\i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[12]_i_1__1_n_5\,
      Q => i_reg(14),
      R => clear
    );
\i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[12]_i_1__1_n_4\,
      Q => i_reg(15),
      R => clear
    );
\i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[16]_i_1__1_n_7\,
      Q => i_reg(16),
      R => clear
    );
\i_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[12]_i_1__1_n_0\,
      CO(3) => \i_reg[16]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_i_reg[16]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[16]_i_1__1_n_4\,
      O(2) => \i_reg[16]_i_1__1_n_5\,
      O(1) => \i_reg[16]_i_1__1_n_6\,
      O(0) => \i_reg[16]_i_1__1_n_7\,
      S(3 downto 0) => i_reg(19 downto 16)
    );
\i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[16]_i_1__1_n_6\,
      Q => i_reg(17),
      R => clear
    );
\i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[16]_i_1__1_n_5\,
      Q => i_reg(18),
      R => clear
    );
\i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[16]_i_1__1_n_4\,
      Q => i_reg(19),
      R => clear
    );
\i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[0]_i_1__0_n_6\,
      Q => i_reg(1),
      R => clear
    );
\i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[20]_i_1__1_n_7\,
      Q => i_reg(20),
      R => clear
    );
\i_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[16]_i_1__1_n_0\,
      CO(3) => \i_reg[20]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_i_reg[20]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[20]_i_1__1_n_4\,
      O(2) => \i_reg[20]_i_1__1_n_5\,
      O(1) => \i_reg[20]_i_1__1_n_6\,
      O(0) => \i_reg[20]_i_1__1_n_7\,
      S(3 downto 0) => i_reg(23 downto 20)
    );
\i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[20]_i_1__1_n_6\,
      Q => i_reg(21),
      R => clear
    );
\i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[20]_i_1__1_n_5\,
      Q => i_reg(22),
      R => clear
    );
\i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[20]_i_1__1_n_4\,
      Q => i_reg(23),
      R => clear
    );
\i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[24]_i_1__1_n_7\,
      Q => i_reg(24),
      R => clear
    );
\i_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[20]_i_1__1_n_0\,
      CO(3) => \i_reg[24]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_i_reg[24]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[24]_i_1__1_n_4\,
      O(2) => \i_reg[24]_i_1__1_n_5\,
      O(1) => \i_reg[24]_i_1__1_n_6\,
      O(0) => \i_reg[24]_i_1__1_n_7\,
      S(3 downto 0) => i_reg(27 downto 24)
    );
\i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[24]_i_1__1_n_6\,
      Q => i_reg(25),
      R => clear
    );
\i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[24]_i_1__1_n_5\,
      Q => i_reg(26),
      R => clear
    );
\i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[24]_i_1__1_n_4\,
      Q => i_reg(27),
      R => clear
    );
\i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[28]_i_1__1_n_7\,
      Q => i_reg(28),
      R => clear
    );
\i_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[24]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_i_reg[28]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[28]_i_1__1_n_4\,
      O(2) => \i_reg[28]_i_1__1_n_5\,
      O(1) => \i_reg[28]_i_1__1_n_6\,
      O(0) => \i_reg[28]_i_1__1_n_7\,
      S(3 downto 0) => i_reg(31 downto 28)
    );
\i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[28]_i_1__1_n_6\,
      Q => i_reg(29),
      R => clear
    );
\i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[0]_i_1__0_n_5\,
      Q => i_reg(2),
      R => clear
    );
\i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[28]_i_1__1_n_5\,
      Q => i_reg(30),
      R => clear
    );
\i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[28]_i_1__1_n_4\,
      Q => i_reg(31),
      R => clear
    );
\i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[0]_i_1__0_n_4\,
      Q => i_reg(3),
      R => clear
    );
\i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[4]_i_1__1_n_7\,
      Q => i_reg(4),
      R => clear
    );
\i_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[0]_i_1__0_n_0\,
      CO(3) => \i_reg[4]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_i_reg[4]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[4]_i_1__1_n_4\,
      O(2) => \i_reg[4]_i_1__1_n_5\,
      O(1) => \i_reg[4]_i_1__1_n_6\,
      O(0) => \i_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => i_reg(7 downto 4)
    );
\i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[4]_i_1__1_n_6\,
      Q => i_reg(5),
      R => clear
    );
\i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[4]_i_1__1_n_5\,
      Q => i_reg(6),
      R => clear
    );
\i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[4]_i_1__1_n_4\,
      Q => i_reg(7),
      R => clear
    );
\i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[8]_i_1__1_n_7\,
      Q => i_reg(8),
      R => clear
    );
\i_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[4]_i_1__1_n_0\,
      CO(3) => \i_reg[8]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_i_reg[8]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[8]_i_1__1_n_4\,
      O(2) => \i_reg[8]_i_1__1_n_5\,
      O(1) => \i_reg[8]_i_1__1_n_6\,
      O(0) => \i_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => i_reg(11 downto 8)
    );
\i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[8]_i_1__1_n_6\,
      Q => i_reg(9),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MUX_JUEGO_14 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_reg[25]_0\ : out STD_LOGIC;
    \DISPLAY_reg[3]_0\ : out STD_LOGIC;
    \DISPLAY_reg[3]_1\ : out STD_LOGIC;
    \valor_reg[1]\ : out STD_LOGIC;
    \DISPLAY_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DISPLAY_reg[0]_0\ : out STD_LOGIC;
    \DISPLAY_reg[3]_2\ : out STD_LOGIC;
    \DISPLAY_reg[0]_1\ : out STD_LOGIC;
    \DISPLAY_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]_1\ : out STD_LOGIC;
    \i_reg[2]_0\ : out STD_LOGIC;
    \i_reg[2]_1\ : out STD_LOGIC;
    DIGSEL_OBUF : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \relojes_BUFG[1]\ : in STD_LOGIC;
    \CARRETERA_reg[1]_0\ : in STD_LOGIC;
    \CARRETERA_reg[0]_0\ : in STD_LOGIC;
    \CARRETERA_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CARRETERA_reg[2]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SEGMENT_reg[7]_i_2\ : in STD_LOGIC;
    \SEGMENT_reg[7]_i_2_0\ : in STD_LOGIC;
    SEGMENT1_carry_i_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    numero : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SEGMENT_reg[5]\ : in STD_LOGIC;
    \SEGMENT_reg[5]_0\ : in STD_LOGIC;
    \DIGSEL_OBUF[1]_inst_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DIGSEL[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DIGSEL[2]\ : in STD_LOGIC;
    \DIGSEL[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MUX_JUEGO_14 : entity is "MUX_JUEGO";
end MUX_JUEGO_14;

architecture STRUCTURE of MUX_JUEGO_14 is
  signal CARRETERA : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \CARRETERA[2]_i_1_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \CARRETERA[2]_i_9_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[0]_inst_i_3_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[6]_inst_i_10_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[6]_inst_i_11_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[6]_inst_i_5_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[6]_inst_i_6_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[6]_inst_i_7_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[6]_inst_i_8_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[6]_inst_i_9_n_0\ : STD_LOGIC;
  signal \^display_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^display_reg[3]_1\ : STD_LOGIC;
  signal \^display_reg[3]_2\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[10]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[11]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[12]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[13]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[14]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[15]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[16]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[17]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[18]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[19]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[20]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[21]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[22]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[23]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[24]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[25]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[26]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[27]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[28]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[29]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[30]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[31]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[3]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[4]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[5]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[6]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[7]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[8]\ : STD_LOGIC;
  signal \DISPLAY_reg_n_0_[9]\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[3]\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[3]_0\ : STD_LOGIC;
  signal \^fsm_onehot_cur_state_reg[3]_1\ : STD_LOGIC;
  signal SEGMENT1_carry_i_12_n_0 : STD_LOGIC;
  signal \SEGMENT_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \SEGMENT_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \i[0]_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10_n_4\ : STD_LOGIC;
  signal \i__carry__0_i_10_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_10_n_6\ : STD_LOGIC;
  signal \i__carry__0_i_10_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_4\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_6\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_7\ : STD_LOGIC;
  signal \i__carry__1_i_10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10_n_4\ : STD_LOGIC;
  signal \i__carry__1_i_10_n_5\ : STD_LOGIC;
  signal \i__carry__1_i_10_n_6\ : STD_LOGIC;
  signal \i__carry__1_i_10_n_7\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_4\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_5\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_6\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_7\ : STD_LOGIC;
  signal \i__carry__2_i_10_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_10_n_4\ : STD_LOGIC;
  signal \i__carry__2_i_10_n_5\ : STD_LOGIC;
  signal \i__carry__2_i_10_n_6\ : STD_LOGIC;
  signal \i__carry__2_i_10_n_7\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_9_n_5\ : STD_LOGIC;
  signal \i__carry__2_i_9_n_6\ : STD_LOGIC;
  signal \i__carry__2_i_9_n_7\ : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_4\ : STD_LOGIC;
  signal \i__carry_i_10_n_5\ : STD_LOGIC;
  signal \i__carry_i_10_n_6\ : STD_LOGIC;
  signal \i__carry_i_10_n_7\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_4\ : STD_LOGIC;
  signal \i__carry_i_9_n_5\ : STD_LOGIC;
  signal \i__carry_i_9_n_6\ : STD_LOGIC;
  signal \i__carry_i_9_n_7\ : STD_LOGIC;
  signal i_reg : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \i_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \i_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \i_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \i_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \i_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \i_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \i_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \i_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \i_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \i_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \i_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \i_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \i_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \i_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \i_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \i_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \^i_reg[25]_0\ : STD_LOGIC;
  signal \i_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \i_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \i_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \i_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \i_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \i_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \i_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \i_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \i_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \i_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \i_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \i_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i0_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry__0_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i__carry__0_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i__carry__1_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i__carry__1_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i__carry__2_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i__carry__2_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i__carry__2_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i__carry_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i__carry_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[24]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg[4]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CARRETERA[1]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \CARRETERA[1]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \DIGSEL_OBUF[0]_inst_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \DIGSEL_OBUF[0]_inst_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \DIGSEL_OBUF[2]_inst_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \DIGSEL_OBUF[4]_inst_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \DIGSEL_OBUF[6]_inst_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \DIGSEL_OBUF[6]_inst_i_4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \DIGSEL_OBUF[7]_inst_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of SEGMENT1_carry_i_5 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SEGMENT_reg[7]_i_10\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SEGMENT_reg[7]_i_12\ : label is "soft_lutpair14";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \i0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \i0_inferred__0/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \i0_inferred__0/i__carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \i0_inferred__0/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i__carry__0_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__0_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__1_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__1_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__2_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__2_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \i_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[8]_i_1__0\ : label is 11;
begin
  \DISPLAY_reg[2]_0\(2 downto 0) <= \^display_reg[2]_0\(2 downto 0);
  \DISPLAY_reg[3]_1\ <= \^display_reg[3]_1\;
  \DISPLAY_reg[3]_2\ <= \^display_reg[3]_2\;
  \FSM_onehot_cur_state_reg[3]\ <= \^fsm_onehot_cur_state_reg[3]\;
  \FSM_onehot_cur_state_reg[3]_0\ <= \^fsm_onehot_cur_state_reg[3]_0\;
  \FSM_onehot_cur_state_reg[3]_1\ <= \^fsm_onehot_cur_state_reg[3]_1\;
  \i_reg[25]_0\ <= \^i_reg[25]_0\;
  \out\(2 downto 0) <= \^out\(2 downto 0);
\CARRETERA[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      O => \i_reg[2]_0\
    );
\CARRETERA[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      O => \i_reg[2]_1\
    );
\CARRETERA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8F0080"
    )
        port map (
      I0 => \CARRETERA_reg[2]_0\(0),
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \^out\(2),
      I4 => \CARRETERA_reg[2]_1\,
      I5 => \^i_reg[25]_0\,
      O => \CARRETERA[2]_i_1_n_0\
    );
\CARRETERA[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \CARRETERA[2]_i_4__0_n_0\,
      I1 => \CARRETERA[2]_i_5__0_n_0\,
      I2 => \CARRETERA[2]_i_6__0_n_0\,
      I3 => \CARRETERA[2]_i_7__0_n_0\,
      I4 => \CARRETERA[2]_i_8__0_n_0\,
      I5 => \CARRETERA[2]_i_9_n_0\,
      O => \^i_reg[25]_0\
    );
\CARRETERA[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_reg(25),
      I1 => i_reg(26),
      I2 => i_reg(24),
      I3 => i_reg(28),
      I4 => i_reg(29),
      I5 => i_reg(27),
      O => \CARRETERA[2]_i_4__0_n_0\
    );
\CARRETERA[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_reg(7),
      I1 => i_reg(8),
      I2 => i_reg(6),
      I3 => i_reg(10),
      I4 => i_reg(11),
      I5 => i_reg(9),
      O => \CARRETERA[2]_i_5__0_n_0\
    );
\CARRETERA[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_reg(19),
      I1 => i_reg(20),
      I2 => i_reg(18),
      I3 => i_reg(22),
      I4 => i_reg(23),
      I5 => i_reg(21),
      O => \CARRETERA[2]_i_6__0_n_0\
    );
\CARRETERA[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_reg(13),
      I1 => i_reg(14),
      I2 => i_reg(12),
      I3 => i_reg(16),
      I4 => i_reg(17),
      I5 => i_reg(15),
      O => \CARRETERA[2]_i_7__0_n_0\
    );
\CARRETERA[2]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_reg(30),
      I1 => i_reg(31),
      O => \CARRETERA[2]_i_8__0_n_0\
    );
\CARRETERA[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => i_reg(3),
      I4 => i_reg(4),
      I5 => i_reg(5),
      O => \CARRETERA[2]_i_9_n_0\
    );
\CARRETERA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \CARRETERA_reg[0]_0\,
      Q => CARRETERA(0),
      R => '0'
    );
\CARRETERA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \CARRETERA_reg[1]_0\,
      Q => CARRETERA(1),
      R => '0'
    );
\CARRETERA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \CARRETERA[2]_i_1_n_0\,
      Q => CARRETERA(2),
      R => '0'
    );
\DIGSEL_OBUF[0]_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \DISPLAY_reg_n_0_[3]\,
      I1 => \DIGSEL_OBUF[0]_inst_i_3_n_0\,
      I2 => \DIGSEL_OBUF[6]_inst_i_5_n_0\,
      I3 => \DIGSEL_OBUF[6]_inst_i_6_n_0\,
      I4 => \DIGSEL_OBUF[6]_inst_i_7_n_0\,
      O => \^display_reg[3]_1\
    );
\DIGSEL_OBUF[0]_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^display_reg[2]_0\(2),
      I1 => \^display_reg[2]_0\(1),
      I2 => \^display_reg[2]_0\(0),
      O => \DIGSEL_OBUF[0]_inst_i_3_n_0\
    );
\DIGSEL_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EEFFFFF0FF"
    )
        port map (
      I0 => \^display_reg[3]_2\,
      I1 => \^display_reg[2]_0\(0),
      I2 => \DIGSEL[4]\(0),
      I3 => \DIGSEL[4]\(1),
      I4 => \DIGSEL[2]\,
      I5 => \^fsm_onehot_cur_state_reg[3]\,
      O => DIGSEL_OBUF(0)
    );
\DIGSEL_OBUF[2]_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \DIGSEL_OBUF[1]_inst_i_1\(0),
      I1 => \^display_reg[2]_0\(1),
      I2 => \^display_reg[2]_0\(2),
      O => \^fsm_onehot_cur_state_reg[3]\
    );
\DIGSEL_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EEFFFFF0FF"
    )
        port map (
      I0 => \^display_reg[3]_2\,
      I1 => \^display_reg[2]_0\(0),
      I2 => \DIGSEL[4]\(1),
      I3 => \DIGSEL[4]\(2),
      I4 => \DIGSEL[4]_0\,
      I5 => \^fsm_onehot_cur_state_reg[3]_1\,
      O => DIGSEL_OBUF(1)
    );
\DIGSEL_OBUF[4]_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \DIGSEL_OBUF[1]_inst_i_1\(0),
      I1 => \^display_reg[2]_0\(2),
      I2 => \^display_reg[2]_0\(1),
      O => \^fsm_onehot_cur_state_reg[3]_1\
    );
\DIGSEL_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0EEEFFFF0FFF"
    )
        port map (
      I0 => \^display_reg[3]_2\,
      I1 => \^display_reg[2]_0\(0),
      I2 => \DIGSEL[4]\(2),
      I3 => \DIGSEL[4]\(1),
      I4 => \DIGSEL[4]_0\,
      I5 => \^fsm_onehot_cur_state_reg[3]_0\,
      O => DIGSEL_OBUF(2)
    );
\DIGSEL_OBUF[6]_inst_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DISPLAY_reg_n_0_[13]\,
      I1 => \DISPLAY_reg_n_0_[12]\,
      I2 => \DISPLAY_reg_n_0_[15]\,
      I3 => \DISPLAY_reg_n_0_[14]\,
      O => \DIGSEL_OBUF[6]_inst_i_10_n_0\
    );
\DIGSEL_OBUF[6]_inst_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DISPLAY_reg_n_0_[21]\,
      I1 => \DISPLAY_reg_n_0_[20]\,
      I2 => \DISPLAY_reg_n_0_[23]\,
      I3 => \DISPLAY_reg_n_0_[22]\,
      O => \DIGSEL_OBUF[6]_inst_i_11_n_0\
    );
\DIGSEL_OBUF[6]_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DIGSEL_OBUF[6]_inst_i_5_n_0\,
      I1 => \DIGSEL_OBUF[6]_inst_i_6_n_0\,
      I2 => \DIGSEL_OBUF[6]_inst_i_7_n_0\,
      I3 => \DISPLAY_reg_n_0_[3]\,
      O => \^display_reg[3]_2\
    );
\DIGSEL_OBUF[6]_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \DIGSEL_OBUF[1]_inst_i_1\(0),
      I1 => \^display_reg[2]_0\(1),
      I2 => \^display_reg[2]_0\(2),
      O => \^fsm_onehot_cur_state_reg[3]_0\
    );
\DIGSEL_OBUF[6]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \DIGSEL_OBUF[6]_inst_i_8_n_0\,
      I1 => \DISPLAY_reg_n_0_[25]\,
      I2 => \DISPLAY_reg_n_0_[24]\,
      I3 => \DISPLAY_reg_n_0_[27]\,
      I4 => \DISPLAY_reg_n_0_[26]\,
      I5 => \DIGSEL_OBUF[6]_inst_i_9_n_0\,
      O => \DIGSEL_OBUF[6]_inst_i_5_n_0\
    );
\DIGSEL_OBUF[6]_inst_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \DISPLAY_reg_n_0_[10]\,
      I1 => \DISPLAY_reg_n_0_[11]\,
      I2 => \DISPLAY_reg_n_0_[8]\,
      I3 => \DISPLAY_reg_n_0_[9]\,
      I4 => \DIGSEL_OBUF[6]_inst_i_10_n_0\,
      O => \DIGSEL_OBUF[6]_inst_i_6_n_0\
    );
\DIGSEL_OBUF[6]_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \DISPLAY_reg_n_0_[18]\,
      I1 => \DISPLAY_reg_n_0_[19]\,
      I2 => \DISPLAY_reg_n_0_[16]\,
      I3 => \DISPLAY_reg_n_0_[17]\,
      I4 => \DIGSEL_OBUF[6]_inst_i_11_n_0\,
      O => \DIGSEL_OBUF[6]_inst_i_7_n_0\
    );
\DIGSEL_OBUF[6]_inst_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DISPLAY_reg_n_0_[29]\,
      I1 => \DISPLAY_reg_n_0_[28]\,
      I2 => \DISPLAY_reg_n_0_[31]\,
      I3 => \DISPLAY_reg_n_0_[30]\,
      O => \DIGSEL_OBUF[6]_inst_i_8_n_0\
    );
\DIGSEL_OBUF[6]_inst_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DISPLAY_reg_n_0_[5]\,
      I1 => \DISPLAY_reg_n_0_[4]\,
      I2 => \DISPLAY_reg_n_0_[7]\,
      I3 => \DISPLAY_reg_n_0_[6]\,
      O => \DIGSEL_OBUF[6]_inst_i_9_n_0\
    );
\DIGSEL_OBUF[7]_inst_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^display_reg[2]_0\(0),
      I1 => \^display_reg[3]_2\,
      O => \DISPLAY_reg[0]_1\
    );
\DIGSEL_OBUF[7]_inst_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^display_reg[2]_0\(1),
      I1 => \^display_reg[2]_0\(2),
      O => \DISPLAY_reg[1]_0\
    );
\DISPLAY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \^out\(0),
      Q => \^display_reg[2]_0\(0),
      R => '0'
    );
\DISPLAY_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(10),
      Q => \DISPLAY_reg_n_0_[10]\,
      R => '0'
    );
\DISPLAY_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(11),
      Q => \DISPLAY_reg_n_0_[11]\,
      R => '0'
    );
\DISPLAY_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(12),
      Q => \DISPLAY_reg_n_0_[12]\,
      R => '0'
    );
\DISPLAY_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(13),
      Q => \DISPLAY_reg_n_0_[13]\,
      R => '0'
    );
\DISPLAY_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(14),
      Q => \DISPLAY_reg_n_0_[14]\,
      R => '0'
    );
\DISPLAY_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(15),
      Q => \DISPLAY_reg_n_0_[15]\,
      R => '0'
    );
\DISPLAY_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(16),
      Q => \DISPLAY_reg_n_0_[16]\,
      R => '0'
    );
\DISPLAY_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(17),
      Q => \DISPLAY_reg_n_0_[17]\,
      R => '0'
    );
\DISPLAY_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(18),
      Q => \DISPLAY_reg_n_0_[18]\,
      R => '0'
    );
\DISPLAY_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(19),
      Q => \DISPLAY_reg_n_0_[19]\,
      R => '0'
    );
\DISPLAY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \^out\(1),
      Q => \^display_reg[2]_0\(1),
      R => '0'
    );
\DISPLAY_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(20),
      Q => \DISPLAY_reg_n_0_[20]\,
      R => '0'
    );
\DISPLAY_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(21),
      Q => \DISPLAY_reg_n_0_[21]\,
      R => '0'
    );
\DISPLAY_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(22),
      Q => \DISPLAY_reg_n_0_[22]\,
      R => '0'
    );
\DISPLAY_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(23),
      Q => \DISPLAY_reg_n_0_[23]\,
      R => '0'
    );
\DISPLAY_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(24),
      Q => \DISPLAY_reg_n_0_[24]\,
      R => '0'
    );
\DISPLAY_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(25),
      Q => \DISPLAY_reg_n_0_[25]\,
      R => '0'
    );
\DISPLAY_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(26),
      Q => \DISPLAY_reg_n_0_[26]\,
      R => '0'
    );
\DISPLAY_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(27),
      Q => \DISPLAY_reg_n_0_[27]\,
      R => '0'
    );
\DISPLAY_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(28),
      Q => \DISPLAY_reg_n_0_[28]\,
      R => '0'
    );
\DISPLAY_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(29),
      Q => \DISPLAY_reg_n_0_[29]\,
      R => '0'
    );
\DISPLAY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \^out\(2),
      Q => \^display_reg[2]_0\(2),
      R => '0'
    );
\DISPLAY_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(30),
      Q => \DISPLAY_reg_n_0_[30]\,
      R => '0'
    );
\DISPLAY_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(31),
      Q => \DISPLAY_reg_n_0_[31]\,
      R => '0'
    );
\DISPLAY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(3),
      Q => \DISPLAY_reg_n_0_[3]\,
      R => '0'
    );
\DISPLAY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(4),
      Q => \DISPLAY_reg_n_0_[4]\,
      R => '0'
    );
\DISPLAY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(5),
      Q => \DISPLAY_reg_n_0_[5]\,
      R => '0'
    );
\DISPLAY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(6),
      Q => \DISPLAY_reg_n_0_[6]\,
      R => '0'
    );
\DISPLAY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(7),
      Q => \DISPLAY_reg_n_0_[7]\,
      R => '0'
    );
\DISPLAY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(8),
      Q => \DISPLAY_reg_n_0_[8]\,
      R => '0'
    );
\DISPLAY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(9),
      Q => \DISPLAY_reg_n_0_[9]\,
      R => '0'
    );
SEGMENT1_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA988888A8A"
    )
        port map (
      I0 => SEGMENT1_carry_i_4(0),
      I1 => SEGMENT1_carry_i_12_n_0,
      I2 => \^display_reg[2]_0\(0),
      I3 => \^display_reg[2]_0\(1),
      I4 => \^display_reg[2]_0\(2),
      I5 => \DISPLAY_reg_n_0_[3]\,
      O => \valor_reg[1]\
    );
SEGMENT1_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \DIGSEL_OBUF[6]_inst_i_7_n_0\,
      I1 => \DIGSEL_OBUF[6]_inst_i_6_n_0\,
      I2 => \DIGSEL_OBUF[6]_inst_i_5_n_0\,
      O => SEGMENT1_carry_i_12_n_0
    );
SEGMENT1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \^display_reg[3]_2\,
      I1 => \^display_reg[2]_0\(0),
      I2 => \^display_reg[2]_0\(1),
      I3 => \^display_reg[2]_0\(2),
      O => \DISPLAY_reg[0]_0\
    );
\SEGMENT_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^display_reg[3]_1\,
      I1 => CO(0),
      O => D(0)
    );
\SEGMENT_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9FFD900"
    )
        port map (
      I0 => CARRETERA(2),
      I1 => CARRETERA(1),
      I2 => CARRETERA(0),
      I3 => \^display_reg[3]_1\,
      I4 => numero(0),
      O => D(1)
    );
\SEGMENT_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFFEB00"
    )
        port map (
      I0 => CARRETERA(2),
      I1 => CARRETERA(1),
      I2 => CARRETERA(0),
      I3 => \^display_reg[3]_1\,
      I4 => numero(1),
      O => D(2)
    );
\SEGMENT_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDFFBDFFBDFFBD00"
    )
        port map (
      I0 => CARRETERA(2),
      I1 => CARRETERA(1),
      I2 => CARRETERA(0),
      I3 => \^display_reg[3]_1\,
      I4 => \SEGMENT_reg[5]\,
      I5 => \SEGMENT_reg[5]_0\,
      O => D(3)
    );
\SEGMENT_reg[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \SEGMENT_reg[7]_i_16_n_0\,
      I1 => \DISPLAY_reg_n_0_[3]\,
      I2 => \DIGSEL_OBUF[6]_inst_i_7_n_0\,
      I3 => \DIGSEL_OBUF[6]_inst_i_6_n_0\,
      I4 => \DIGSEL_OBUF[6]_inst_i_5_n_0\,
      O => \SEGMENT_reg[7]_i_10_n_0\
    );
\SEGMENT_reg[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF9"
    )
        port map (
      I0 => \DISPLAY_reg_n_0_[3]\,
      I1 => \DIGSEL_OBUF[0]_inst_i_3_n_0\,
      I2 => \DIGSEL_OBUF[6]_inst_i_5_n_0\,
      I3 => \DIGSEL_OBUF[6]_inst_i_6_n_0\,
      I4 => \DIGSEL_OBUF[6]_inst_i_7_n_0\,
      O => \SEGMENT_reg[7]_i_12_n_0\
    );
\SEGMENT_reg[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000020"
    )
        port map (
      I0 => \^display_reg[2]_0\(2),
      I1 => \^display_reg[2]_0\(1),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^display_reg[2]_0\(0),
      I5 => Q(0),
      O => \SEGMENT_reg[7]_i_16_n_0\
    );
\SEGMENT_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FA3F0A3A"
    )
        port map (
      I0 => \SEGMENT_reg[7]_i_10_n_0\,
      I1 => \^display_reg[3]_1\,
      I2 => Q(3),
      I3 => \SEGMENT_reg[7]_i_2\,
      I4 => \SEGMENT_reg[7]_i_12_n_0\,
      I5 => \SEGMENT_reg[7]_i_2_0\,
      O => \DISPLAY_reg[3]_0\
    );
\i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i0_inferred__0/i__carry_n_0\,
      CO(2 downto 0) => \NLW_i0_inferred__0/i__carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW_i0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i0_inferred__0/i__carry_n_0\,
      CO(3) => \i0_inferred__0/i__carry__0_n_0\,
      CO(2 downto 0) => \NLW_i0_inferred__0/i__carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \i__carry__0_i_3_n_0\,
      DI(0) => \i__carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_i0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \i0_inferred__0/i__carry__1_n_0\,
      CO(2 downto 0) => \NLW_i0_inferred__0/i__carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1_n_0\,
      DI(2) => \i__carry__1_i_2_n_0\,
      DI(1) => \i__carry__1_i_3_n_0\,
      DI(0) => \i__carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_i0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5_n_0\,
      S(2) => \i__carry__1_i_6_n_0\,
      S(1) => \i__carry__1_i_7_n_0\,
      S(0) => \i__carry__1_i_8_n_0\
    );
\i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i0_inferred__0/i__carry__1_n_0\,
      CO(3) => \i0_inferred__0/i__carry__2_n_0\,
      CO(2 downto 0) => \NLW_i0_inferred__0/i__carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \i__carry__2_i_1_n_0\,
      DI(2) => \i__carry__2_i_2_n_0\,
      DI(1) => \i__carry__2_i_3_n_0\,
      DI(0) => \i__carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_i0_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_5_n_0\,
      S(2) => \i__carry__2_i_6_n_0\,
      S(1) => \i__carry__2_i_7_n_0\,
      S(0) => \i__carry__2_i_8_n_0\
    );
\i[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => \i[0]_i_2_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__0_i_9_n_6\,
      I1 => \i__carry__0_i_9_n_5\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry_i_9_n_0\,
      CO(3) => \i__carry__0_i_10_n_0\,
      CO(2 downto 0) => \NLW_i__carry__0_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__0_i_10_n_4\,
      O(2) => \i__carry__0_i_10_n_5\,
      O(1) => \i__carry__0_i_10_n_6\,
      O(0) => \i__carry__0_i_10_n_7\,
      S(3 downto 0) => i_reg(12 downto 9)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__0_i_10_n_4\,
      I1 => \i__carry__0_i_9_n_7\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__0_i_10_n_6\,
      I1 => \i__carry__0_i_10_n_5\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry_i_9_n_4\,
      I1 => \i__carry__0_i_10_n_7\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__0_i_9_n_6\,
      I1 => \i__carry__0_i_9_n_5\,
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__0_i_10_n_4\,
      I1 => \i__carry__0_i_9_n_7\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__0_i_10_n_6\,
      I1 => \i__carry__0_i_10_n_5\,
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry_i_9_n_4\,
      I1 => \i__carry__0_i_10_n_7\,
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__0_i_10_n_0\,
      CO(3) => \i__carry__0_i_9_n_0\,
      CO(2 downto 0) => \NLW_i__carry__0_i_9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__0_i_9_n_4\,
      O(2) => \i__carry__0_i_9_n_5\,
      O(1) => \i__carry__0_i_9_n_6\,
      O(0) => \i__carry__0_i_9_n_7\,
      S(3 downto 0) => i_reg(16 downto 13)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__1_i_9_n_6\,
      I1 => \i__carry__1_i_9_n_5\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__0_i_9_n_0\,
      CO(3) => \i__carry__1_i_10_n_0\,
      CO(2 downto 0) => \NLW_i__carry__1_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__1_i_10_n_4\,
      O(2) => \i__carry__1_i_10_n_5\,
      O(1) => \i__carry__1_i_10_n_6\,
      O(0) => \i__carry__1_i_10_n_7\,
      S(3 downto 0) => i_reg(20 downto 17)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__1_i_10_n_4\,
      I1 => \i__carry__1_i_9_n_7\,
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__1_i_10_n_6\,
      I1 => \i__carry__1_i_10_n_5\,
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__0_i_9_n_4\,
      I1 => \i__carry__1_i_10_n_7\,
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__1_i_9_n_6\,
      I1 => \i__carry__1_i_9_n_5\,
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__1_i_10_n_4\,
      I1 => \i__carry__1_i_9_n_7\,
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__1_i_10_n_6\,
      I1 => \i__carry__1_i_10_n_5\,
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__0_i_9_n_4\,
      I1 => \i__carry__1_i_10_n_7\,
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__1_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__1_i_10_n_0\,
      CO(3) => \i__carry__1_i_9_n_0\,
      CO(2 downto 0) => \NLW_i__carry__1_i_9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__1_i_9_n_4\,
      O(2) => \i__carry__1_i_9_n_5\,
      O(1) => \i__carry__1_i_9_n_6\,
      O(0) => \i__carry__1_i_9_n_7\,
      S(3 downto 0) => i_reg(24 downto 21)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i__carry__2_i_9_n_6\,
      I1 => \i__carry__2_i_9_n_5\,
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__1_i_9_n_0\,
      CO(3) => \i__carry__2_i_10_n_0\,
      CO(2 downto 0) => \NLW_i__carry__2_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__2_i_10_n_4\,
      O(2) => \i__carry__2_i_10_n_5\,
      O(1) => \i__carry__2_i_10_n_6\,
      O(0) => \i__carry__2_i_10_n_7\,
      S(3 downto 0) => i_reg(28 downto 25)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__2_i_10_n_4\,
      I1 => \i__carry__2_i_9_n_7\,
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__2_i_10_n_6\,
      I1 => \i__carry__2_i_10_n_5\,
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry__1_i_9_n_4\,
      I1 => \i__carry__2_i_10_n_7\,
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__2_i_9_n_6\,
      I1 => \i__carry__2_i_9_n_5\,
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__2_i_10_n_4\,
      I1 => \i__carry__2_i_9_n_7\,
      O => \i__carry__2_i_6_n_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__2_i_10_n_6\,
      I1 => \i__carry__2_i_10_n_5\,
      O => \i__carry__2_i_7_n_0\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry__1_i_9_n_4\,
      I1 => \i__carry__2_i_10_n_7\,
      O => \i__carry__2_i_8_n_0\
    );
\i__carry__2_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_10_n_0\,
      CO(3 downto 0) => \NLW_i__carry__2_i_9_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i__carry__2_i_9_O_UNCONNECTED\(3),
      O(2) => \i__carry__2_i_9_n_5\,
      O(1) => \i__carry__2_i_9_n_6\,
      O(0) => \i__carry__2_i_9_n_7\,
      S(3) => '0',
      S(2 downto 0) => i_reg(31 downto 29)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry_i_9_n_6\,
      I1 => \i__carry_i_9_n_5\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i__carry_i_10_n_0\,
      CO(2 downto 0) => \NLW_i__carry_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^out\(0),
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry_i_10_n_4\,
      O(2) => \i__carry_i_10_n_5\,
      O(1) => \i__carry_i_10_n_6\,
      O(0) => \i__carry_i_10_n_7\,
      S(3 downto 2) => i_reg(4 downto 3),
      S(1 downto 0) => \^out\(2 downto 1)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i__carry_i_10_n_4\,
      I1 => \i__carry_i_9_n_7\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i__carry_i_10_n_6\,
      I1 => \i__carry_i_10_n_5\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^out\(0),
      I1 => \i__carry_i_10_n_7\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry_i_9_n_6\,
      I1 => \i__carry_i_9_n_5\,
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry_i_10_n_4\,
      I1 => \i__carry_i_9_n_7\,
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i__carry_i_10_n_5\,
      I1 => \i__carry_i_10_n_6\,
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(0),
      I1 => \i__carry_i_10_n_7\,
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry_i_10_n_0\,
      CO(3) => \i__carry_i_9_n_0\,
      CO(2 downto 0) => \NLW_i__carry_i_9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry_i_9_n_4\,
      O(2) => \i__carry_i_9_n_5\,
      O(1) => \i__carry_i_9_n_6\,
      O(0) => \i__carry_i_9_n_7\,
      S(3 downto 0) => i_reg(8 downto 5)
    );
\i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[0]_i_1_n_7\,
      Q => \^out\(0),
      S => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg[0]_i_1_n_0\,
      CO(2 downto 0) => \NLW_i_reg[0]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_reg[0]_i_1_n_4\,
      O(2) => \i_reg[0]_i_1_n_5\,
      O(1) => \i_reg[0]_i_1_n_6\,
      O(0) => \i_reg[0]_i_1_n_7\,
      S(3) => i_reg(3),
      S(2 downto 1) => \^out\(2 downto 1),
      S(0) => \i[0]_i_2_n_0\
    );
\i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[8]_i_1__0_n_5\,
      Q => i_reg(10),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[8]_i_1__0_n_4\,
      Q => i_reg(11),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[12]_i_1__0_n_7\,
      Q => i_reg(12),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[8]_i_1__0_n_0\,
      CO(3) => \i_reg[12]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_i_reg[12]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[12]_i_1__0_n_4\,
      O(2) => \i_reg[12]_i_1__0_n_5\,
      O(1) => \i_reg[12]_i_1__0_n_6\,
      O(0) => \i_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => i_reg(15 downto 12)
    );
\i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[12]_i_1__0_n_6\,
      Q => i_reg(13),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[12]_i_1__0_n_5\,
      Q => i_reg(14),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[12]_i_1__0_n_4\,
      Q => i_reg(15),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[16]_i_1__0_n_7\,
      Q => i_reg(16),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[12]_i_1__0_n_0\,
      CO(3) => \i_reg[16]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_i_reg[16]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[16]_i_1__0_n_4\,
      O(2) => \i_reg[16]_i_1__0_n_5\,
      O(1) => \i_reg[16]_i_1__0_n_6\,
      O(0) => \i_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => i_reg(19 downto 16)
    );
\i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[16]_i_1__0_n_6\,
      Q => i_reg(17),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[16]_i_1__0_n_5\,
      Q => i_reg(18),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[16]_i_1__0_n_4\,
      Q => i_reg(19),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[0]_i_1_n_6\,
      Q => \^out\(1),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[20]_i_1__0_n_7\,
      Q => i_reg(20),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[16]_i_1__0_n_0\,
      CO(3) => \i_reg[20]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_i_reg[20]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[20]_i_1__0_n_4\,
      O(2) => \i_reg[20]_i_1__0_n_5\,
      O(1) => \i_reg[20]_i_1__0_n_6\,
      O(0) => \i_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => i_reg(23 downto 20)
    );
\i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[20]_i_1__0_n_6\,
      Q => i_reg(21),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[20]_i_1__0_n_5\,
      Q => i_reg(22),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[20]_i_1__0_n_4\,
      Q => i_reg(23),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[24]_i_1__0_n_7\,
      Q => i_reg(24),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[20]_i_1__0_n_0\,
      CO(3) => \i_reg[24]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_i_reg[24]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[24]_i_1__0_n_4\,
      O(2) => \i_reg[24]_i_1__0_n_5\,
      O(1) => \i_reg[24]_i_1__0_n_6\,
      O(0) => \i_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => i_reg(27 downto 24)
    );
\i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[24]_i_1__0_n_6\,
      Q => i_reg(25),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[24]_i_1__0_n_5\,
      Q => i_reg(26),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[24]_i_1__0_n_4\,
      Q => i_reg(27),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[28]_i_1__0_n_7\,
      Q => i_reg(28),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[24]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_i_reg[28]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[28]_i_1__0_n_4\,
      O(2) => \i_reg[28]_i_1__0_n_5\,
      O(1) => \i_reg[28]_i_1__0_n_6\,
      O(0) => \i_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => i_reg(31 downto 28)
    );
\i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[28]_i_1__0_n_6\,
      Q => i_reg(29),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[0]_i_1_n_5\,
      Q => \^out\(2),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[28]_i_1__0_n_5\,
      Q => i_reg(30),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[28]_i_1__0_n_4\,
      Q => i_reg(31),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[0]_i_1_n_4\,
      Q => i_reg(3),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[4]_i_1__0_n_7\,
      Q => i_reg(4),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[0]_i_1_n_0\,
      CO(3) => \i_reg[4]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_i_reg[4]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[4]_i_1__0_n_4\,
      O(2) => \i_reg[4]_i_1__0_n_5\,
      O(1) => \i_reg[4]_i_1__0_n_6\,
      O(0) => \i_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => i_reg(7 downto 4)
    );
\i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[4]_i_1__0_n_6\,
      Q => i_reg(5),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[4]_i_1__0_n_5\,
      Q => i_reg(6),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[4]_i_1__0_n_4\,
      Q => i_reg(7),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[8]_i_1__0_n_7\,
      Q => i_reg(8),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
\i_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[4]_i_1__0_n_0\,
      CO(3) => \i_reg[8]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_i_reg[8]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg[8]_i_1__0_n_4\,
      O(2) => \i_reg[8]_i_1__0_n_5\,
      O(1) => \i_reg[8]_i_1__0_n_6\,
      O(0) => \i_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => i_reg(11 downto 8)
    );
\i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[8]_i_1__0_n_6\,
      Q => i_reg(9),
      R => \i0_inferred__0/i__carry__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MUX_TXT is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_reg[0]_0\ : out STD_LOGIC;
    \i_reg[0]_1\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[6]\ : out STD_LOGIC;
    \i_reg[2]_0\ : out STD_LOGIC;
    \i_reg[0]_2\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[2]\ : out STD_LOGIC;
    \i_reg[1]_0\ : out STD_LOGIC;
    \i_reg[1]_1\ : out STD_LOGIC;
    \i_reg[1]_2\ : out STD_LOGIC;
    \i_reg[2]_1\ : out STD_LOGIC;
    \i_reg[0]_3\ : out STD_LOGIC;
    \i_reg[1]_3\ : out STD_LOGIC;
    \i_reg[0]_4\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[1]\ : out STD_LOGIC;
    \i_reg[2]_2\ : out STD_LOGIC;
    \i_reg[0]_5\ : out STD_LOGIC;
    \i_reg[0]_6\ : out STD_LOGIC;
    \i_reg[2]_3\ : out STD_LOGIC;
    \i_reg[1]_4\ : out STD_LOGIC;
    \i_reg[0]_7\ : out STD_LOGIC;
    \i_reg[0]_8\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[6]_0\ : out STD_LOGIC;
    \i_reg[1]_5\ : out STD_LOGIC;
    \i_reg[0]_9\ : out STD_LOGIC;
    \i_reg[0]_10\ : out STD_LOGIC;
    \i_reg[2]_4\ : out STD_LOGIC;
    \i_reg[0]_11\ : out STD_LOGIC;
    \i_reg[1]_6\ : out STD_LOGIC;
    \i_reg[0]_12\ : out STD_LOGIC;
    \i_reg[1]_7\ : out STD_LOGIC;
    \i_reg[0]_13\ : out STD_LOGIC;
    \i_reg[1]_8\ : out STD_LOGIC;
    \DISPLAY_reg[0]_0\ : out STD_LOGIC;
    \DISPLAY_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DISPLAY_reg[2]_1\ : out STD_LOGIC;
    DIGSEL_OBUF : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SEGMENT_OBUF : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \relojes_BUFG[1]\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \CARACTER_reg_rep[2]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[3]_0\ : in STD_LOGIC;
    \CARACTER_rep[5]_i_2\ : in STD_LOGIC;
    \CARACTER_reg_rep[6]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_2\ : in STD_LOGIC;
    \CARACTER_rep[0]_i_3\ : in STD_LOGIC;
    \CARACTER_rep[0]_i_3_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[3]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[3]_2\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[3]_3\ : in STD_LOGIC;
    \CARACTER_reg_rep[4]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[4]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_3\ : in STD_LOGIC;
    \CARACTER_reg_rep[2]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_4\ : in STD_LOGIC;
    \CARACTER_rep[4]_i_7\ : in STD_LOGIC;
    VAL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \CARACTER_reg_rep[6]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \DIGSEL[3]\ : in STD_LOGIC;
    \DIGSEL[7]\ : in STD_LOGIC;
    \DIGSEL[5]\ : in STD_LOGIC;
    \DIGSEL[1]\ : in STD_LOGIC;
    \DIGSEL[0]\ : in STD_LOGIC;
    \DIGSEL[3]_0\ : in STD_LOGIC;
    \SEGMENT[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end MUX_TXT;

architecture STRUCTURE of MUX_TXT is
  signal \CARACTER_reg_rep_n_0_[0]\ : STD_LOGIC;
  signal \CARACTER_reg_rep_n_0_[1]\ : STD_LOGIC;
  signal \CARACTER_reg_rep_n_0_[2]\ : STD_LOGIC;
  signal \CARACTER_reg_rep_n_0_[3]\ : STD_LOGIC;
  signal \CARACTER_reg_rep_n_0_[4]\ : STD_LOGIC;
  signal \CARACTER_reg_rep_n_0_[5]\ : STD_LOGIC;
  signal \CARACTER_reg_rep_n_0_[6]\ : STD_LOGIC;
  signal \CARACTER_rep[0]_i_14_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[1]_i_10_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[1]_i_8_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[1]_i_9_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[3]_i_8_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[3]_i_9_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[4]_i_19_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_34_n_0\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \DIGSEL_OBUF[7]_inst_i_10_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[7]_inst_i_11_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[7]_inst_i_12_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[7]_inst_i_2_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[7]_inst_i_6_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[7]_inst_i_7_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[7]_inst_i_8_n_0\ : STD_LOGIC;
  signal \DIGSEL_OBUF[7]_inst_i_9_n_0\ : STD_LOGIC;
  signal DISPLAY : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \^display_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^display_reg[2]_1\ : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal g1_b1_n_0 : STD_LOGIC;
  signal g1_b2_n_0 : STD_LOGIC;
  signal g1_b3_n_0 : STD_LOGIC;
  signal g1_b4_n_0 : STD_LOGIC;
  signal g1_b5_n_0 : STD_LOGIC;
  signal g1_b6_n_0 : STD_LOGIC;
  signal g1_b7_n_0 : STD_LOGIC;
  signal i0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \i[0]_i_10_n_0\ : STD_LOGIC;
  signal \i[0]_i_11_n_0\ : STD_LOGIC;
  signal \i[0]_i_13_n_0\ : STD_LOGIC;
  signal \i[0]_i_14_n_0\ : STD_LOGIC;
  signal \i[0]_i_15_n_0\ : STD_LOGIC;
  signal \i[0]_i_16_n_0\ : STD_LOGIC;
  signal \i[0]_i_18_n_0\ : STD_LOGIC;
  signal \i[0]_i_19_n_0\ : STD_LOGIC;
  signal \i[0]_i_20_n_0\ : STD_LOGIC;
  signal \i[0]_i_21_n_0\ : STD_LOGIC;
  signal \i[0]_i_23_n_0\ : STD_LOGIC;
  signal \i[0]_i_24_n_0\ : STD_LOGIC;
  signal \i[0]_i_25_n_0\ : STD_LOGIC;
  signal \i[0]_i_26_n_0\ : STD_LOGIC;
  signal \i[0]_i_28_n_0\ : STD_LOGIC;
  signal \i[0]_i_29_n_0\ : STD_LOGIC;
  signal \i[0]_i_30_n_0\ : STD_LOGIC;
  signal \i[0]_i_31_n_0\ : STD_LOGIC;
  signal \i[0]_i_33_n_0\ : STD_LOGIC;
  signal \i[0]_i_34_n_0\ : STD_LOGIC;
  signal \i[0]_i_35_n_0\ : STD_LOGIC;
  signal \i[0]_i_36_n_0\ : STD_LOGIC;
  signal \i[0]_i_38_n_0\ : STD_LOGIC;
  signal \i[0]_i_39_n_0\ : STD_LOGIC;
  signal \i[0]_i_40_n_0\ : STD_LOGIC;
  signal \i[0]_i_41_n_0\ : STD_LOGIC;
  signal \i[0]_i_42_n_0\ : STD_LOGIC;
  signal \i[0]_i_43_n_0\ : STD_LOGIC;
  signal \i[0]_i_44_n_0\ : STD_LOGIC;
  signal \i[0]_i_45_n_0\ : STD_LOGIC;
  signal \i[0]_i_4_n_0\ : STD_LOGIC;
  signal \i[0]_i_5_n_0\ : STD_LOGIC;
  signal \i[0]_i_6_n_0\ : STD_LOGIC;
  signal \i[0]_i_7_n_0\ : STD_LOGIC;
  signal \i[0]_i_9_n_0\ : STD_LOGIC;
  signal \i[12]_i_2_n_0\ : STD_LOGIC;
  signal \i[12]_i_3_n_0\ : STD_LOGIC;
  signal \i[12]_i_4_n_0\ : STD_LOGIC;
  signal \i[12]_i_5_n_0\ : STD_LOGIC;
  signal \i[16]_i_2_n_0\ : STD_LOGIC;
  signal \i[16]_i_3_n_0\ : STD_LOGIC;
  signal \i[16]_i_4_n_0\ : STD_LOGIC;
  signal \i[16]_i_5_n_0\ : STD_LOGIC;
  signal \i[20]_i_2_n_0\ : STD_LOGIC;
  signal \i[20]_i_3_n_0\ : STD_LOGIC;
  signal \i[20]_i_4_n_0\ : STD_LOGIC;
  signal \i[20]_i_5_n_0\ : STD_LOGIC;
  signal \i[24]_i_2_n_0\ : STD_LOGIC;
  signal \i[24]_i_3_n_0\ : STD_LOGIC;
  signal \i[24]_i_4_n_0\ : STD_LOGIC;
  signal \i[24]_i_5_n_0\ : STD_LOGIC;
  signal \i[28]_i_2_n_0\ : STD_LOGIC;
  signal \i[28]_i_3_n_0\ : STD_LOGIC;
  signal \i[28]_i_4_n_0\ : STD_LOGIC;
  signal \i[28]_i_5_n_0\ : STD_LOGIC;
  signal \i[4]_i_2_n_0\ : STD_LOGIC;
  signal \i[4]_i_3_n_0\ : STD_LOGIC;
  signal \i[4]_i_4_n_0\ : STD_LOGIC;
  signal \i[4]_i_5_n_0\ : STD_LOGIC;
  signal \i[8]_i_2_n_0\ : STD_LOGIC;
  signal \i[8]_i_3_n_0\ : STD_LOGIC;
  signal \i[8]_i_4_n_0\ : STD_LOGIC;
  signal \i[8]_i_5_n_0\ : STD_LOGIC;
  signal i_reg : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \^i_reg[0]_5\ : STD_LOGIC;
  signal \i_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \i_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \i_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \i_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \^i_reg[1]_0\ : STD_LOGIC;
  signal \^i_reg[1]_1\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \^i_reg[2]_0\ : STD_LOGIC;
  signal \^i_reg[2]_1\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \NLW_i_reg[0]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg[0]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[0]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[0]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg[0]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg[0]_i_32_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[0]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg[0]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[0]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg[0]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \CARACTER_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \CARACTER_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \CARACTER_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \CARACTER_reg_rep[3]\ : label is "no";
  attribute equivalent_register_removal of \CARACTER_reg_rep[4]\ : label is "no";
  attribute equivalent_register_removal of \CARACTER_reg_rep[5]\ : label is "no";
  attribute equivalent_register_removal of \CARACTER_reg_rep[6]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CARACTER_rep[0]_i_14\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \CARACTER_rep[1]_i_10\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \CARACTER_rep[1]_i_16\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \CARACTER_rep[1]_i_18\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \CARACTER_rep[1]_i_8\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \CARACTER_rep[2]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \CARACTER_rep[2]_i_8\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \CARACTER_rep[3]_i_9\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_10\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_12\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_13\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_15\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_18\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_19\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_21\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_22\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_24\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_25\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \CARACTER_rep[5]_i_12\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \CARACTER_rep[5]_i_15\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \CARACTER_rep[5]_i_17\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \CARACTER_rep[5]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \CARACTER_rep[5]_i_9\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \CARACTER_rep[6]_i_13\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \CARACTER_rep[6]_i_34\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \CARACTER_rep[6]_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \DIGSEL_OBUF[1]_inst_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \DIGSEL_OBUF[3]_inst_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \DIGSEL_OBUF[6]_inst_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \DIGSEL_OBUF[7]_inst_i_2\ : label is "soft_lutpair34";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \i_reg[0]\ : label is "RETARGET";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_reg[0]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \i_reg[0]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \i_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg[0]_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \i_reg[0]_i_27\ : label is 35;
  attribute ADDER_THRESHOLD of \i_reg[0]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \i_reg[0]_i_32\ : label is 35;
  attribute ADDER_THRESHOLD of \i_reg[0]_i_37\ : label is 35;
  attribute ADDER_THRESHOLD of \i_reg[0]_i_8\ : label is 35;
  attribute OPT_MODIFIED of \i_reg[10]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[11]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[12]\ : label is "RETARGET";
  attribute ADDER_THRESHOLD of \i_reg[12]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \i_reg[13]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[14]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[15]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[16]\ : label is "RETARGET";
  attribute ADDER_THRESHOLD of \i_reg[16]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \i_reg[17]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[18]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[19]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[1]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[20]\ : label is "RETARGET";
  attribute ADDER_THRESHOLD of \i_reg[20]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \i_reg[21]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[22]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[23]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[24]\ : label is "RETARGET";
  attribute ADDER_THRESHOLD of \i_reg[24]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \i_reg[25]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[26]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[27]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[28]\ : label is "RETARGET";
  attribute ADDER_THRESHOLD of \i_reg[28]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \i_reg[29]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[2]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[30]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[31]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[3]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[4]\ : label is "RETARGET";
  attribute ADDER_THRESHOLD of \i_reg[4]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \i_reg[5]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[6]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[7]\ : label is "RETARGET";
  attribute OPT_MODIFIED of \i_reg[8]\ : label is "RETARGET";
  attribute ADDER_THRESHOLD of \i_reg[8]_i_1\ : label is 11;
  attribute OPT_MODIFIED of \i_reg[9]\ : label is "RETARGET";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  \DISPLAY_reg[2]_0\(2 downto 0) <= \^display_reg[2]_0\(2 downto 0);
  \DISPLAY_reg[2]_1\ <= \^display_reg[2]_1\;
  \i_reg[0]_5\ <= \^i_reg[0]_5\;
  \i_reg[1]_0\ <= \^i_reg[1]_0\;
  \i_reg[1]_1\ <= \^i_reg[1]_1\;
  \i_reg[2]_0\ <= \^i_reg[2]_0\;
  \i_reg[2]_1\ <= \^i_reg[2]_1\;
\CARACTER_reg_rep[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \CARACTER_reg_rep[6]_1\(0),
      Q => \CARACTER_reg_rep_n_0_[0]\,
      R => '0'
    );
\CARACTER_reg_rep[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \CARACTER_reg_rep[6]_1\(1),
      Q => \CARACTER_reg_rep_n_0_[1]\,
      R => '0'
    );
\CARACTER_reg_rep[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \CARACTER_reg_rep[6]_1\(2),
      Q => \CARACTER_reg_rep_n_0_[2]\,
      R => '0'
    );
\CARACTER_reg_rep[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \CARACTER_reg_rep[6]_1\(3),
      Q => \CARACTER_reg_rep_n_0_[3]\,
      R => '0'
    );
\CARACTER_reg_rep[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \CARACTER_reg_rep[6]_1\(4),
      Q => \CARACTER_reg_rep_n_0_[4]\,
      R => '0'
    );
\CARACTER_reg_rep[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \CARACTER_reg_rep[6]_1\(5),
      Q => \CARACTER_reg_rep_n_0_[5]\,
      R => '0'
    );
\CARACTER_reg_rep[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \CARACTER_reg_rep[6]_1\(6),
      Q => \CARACTER_reg_rep_n_0_[6]\,
      R => '0'
    );
\CARACTER_rep[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD500"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => VAL(1),
      I4 => VAL(0),
      O => \CARACTER_rep[0]_i_14_n_0\
    );
\CARACTER_rep[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000B380"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(2),
      I2 => Q(3),
      I3 => \CARACTER_reg_rep[0]_0\,
      I4 => \^d\(1),
      I5 => \CARACTER_reg_rep[0]_4\,
      O => \i_reg[0]_7\
    );
\CARACTER_rep[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0FFE0E0E0"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(2),
      I2 => \CARACTER_reg_rep[0]_2\,
      I3 => \CARACTER_rep[0]_i_14_n_0\,
      I4 => \CARACTER_reg_rep[0]_1\,
      I5 => \CARACTER_reg_rep[0]_3\,
      O => \i_reg[0]_6\
    );
\CARACTER_rep[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => \CARACTER_reg_rep[6]_0\,
      I3 => \^d\(2),
      O => \CARACTER_rep[1]_i_10_n_0\
    );
\CARACTER_rep[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0008"
    )
        port map (
      I0 => \CARACTER_reg_rep[2]_1\,
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => \^d\(2),
      I4 => \CARACTER_reg_rep[0]_2\,
      O => \i_reg[1]_4\
    );
\CARACTER_rep[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \CARACTER_reg_rep[6]_0\,
      I1 => \^d\(1),
      I2 => \^d\(0),
      O => \i_reg[1]_3\
    );
\CARACTER_rep[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CARACTER_rep[1]_i_8_n_0\,
      I1 => \CARACTER_reg_rep[1]_0\,
      I2 => \^i_reg[2]_0\,
      I3 => Q(4),
      I4 => \CARACTER_rep[1]_i_9_n_0\,
      I5 => \CARACTER_reg_rep[3]_0\,
      O => \FSM_onehot_cur_state_reg[6]\
    );
\CARACTER_rep[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808FF0808"
    )
        port map (
      I0 => \CARACTER_rep[1]_i_10_n_0\,
      I1 => \CARACTER_reg_rep[3]_1\,
      I2 => \CARACTER_reg_rep[3]_2\,
      I3 => \CARACTER_reg_rep[1]_1\,
      I4 => \^i_reg[2]_1\,
      I5 => \CARACTER_reg_rep[0]_0\,
      O => \i_reg[1]_2\
    );
\CARACTER_rep[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(2),
      O => \CARACTER_rep[1]_i_8_n_0\
    );
\CARACTER_rep[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040444040"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(1),
      I2 => \^d\(2),
      I3 => Q(0),
      I4 => \^d\(1),
      I5 => \CARACTER_reg_rep[1]_1\,
      O => \CARACTER_rep[1]_i_9_n_0\
    );
\CARACTER_rep[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \CARACTER_reg_rep[2]_1\,
      O => \i_reg[2]_3\
    );
\CARACTER_rep[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000054FF00005454"
    )
        port map (
      I0 => \^d\(0),
      I1 => \CARACTER_reg_rep[2]_0\,
      I2 => Q(2),
      I3 => \^d\(1),
      I4 => \^d\(2),
      I5 => \CARACTER_reg_rep[0]_1\,
      O => \i_reg[0]_1\
    );
\CARACTER_rep[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(2),
      O => \i_reg[0]_9\
    );
\CARACTER_rep[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFF4"
    )
        port map (
      I0 => \^d\(1),
      I1 => Q(3),
      I2 => \CARACTER_rep[0]_i_3\,
      I3 => \CARACTER_rep[0]_i_3_0\,
      I4 => \^d\(2),
      I5 => \^d\(0),
      O => \^i_reg[1]_0\
    );
\CARACTER_rep[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFFFF0F4F0F0"
    )
        port map (
      I0 => \^d\(0),
      I1 => \CARACTER_reg_rep[6]_0\,
      I2 => \CARACTER_reg_rep[3]_3\,
      I3 => \CARACTER_reg_rep[3]_2\,
      I4 => \CARACTER_reg_rep[3]_1\,
      I5 => \CARACTER_rep[3]_i_8_n_0\,
      O => \i_reg[0]_3\
    );
\CARACTER_rep[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8FFF8F8F8F8F8"
    )
        port map (
      I0 => \CARACTER_rep[3]_i_9_n_0\,
      I1 => \CARACTER_reg_rep[0]_2\,
      I2 => \^i_reg[1]_0\,
      I3 => Q(1),
      I4 => \^i_reg[1]_1\,
      I5 => \CARACTER_reg_rep[3]_0\,
      O => \FSM_onehot_cur_state_reg[2]\
    );
\CARACTER_rep[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080888"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => \^d\(1),
      I3 => \^d\(2),
      I4 => Q(1),
      I5 => \CARACTER_reg_rep[1]_1\,
      O => \CARACTER_rep[3]_i_8_n_0\
    );
\CARACTER_rep[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => \^d\(2),
      O => \CARACTER_rep[3]_i_9_n_0\
    );
\CARACTER_rep[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      O => \i_reg[0]_13\
    );
\CARACTER_rep[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => Q(1),
      O => \i_reg[2]_4\
    );
\CARACTER_rep[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      I2 => \^d\(2),
      O => \i_reg[0]_12\
    );
\CARACTER_rep[4]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(2),
      O => \i_reg[1]_8\
    );
\CARACTER_rep[4]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      O => \^i_reg[0]_5\
    );
\CARACTER_rep[4]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \CARACTER_reg_rep[0]_1\,
      I1 => \^d\(0),
      I2 => \^d\(1),
      O => \CARACTER_rep[4]_i_19_n_0\
    );
\CARACTER_rep[4]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => \^d\(2),
      O => \i_reg[1]_5\
    );
\CARACTER_rep[4]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^d\(0),
      O => \^i_reg[2]_0\
    );
\CARACTER_rep[4]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0E000"
    )
        port map (
      I0 => \CARACTER_rep[4]_i_7\,
      I1 => Q(4),
      I2 => \^d\(1),
      I3 => \^d\(0),
      I4 => \^d\(2),
      O => \FSM_onehot_cur_state_reg[6]_0\
    );
\CARACTER_rep[4]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => \^d\(2),
      O => \i_reg[1]_6\
    );
\CARACTER_rep[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00440044F0440044"
    )
        port map (
      I0 => \CARACTER_reg_rep[4]_0\,
      I1 => \^i_reg[0]_5\,
      I2 => \CARACTER_rep[4]_i_19_n_0\,
      I3 => \^d\(2),
      I4 => \CARACTER_reg_rep[4]_1\,
      I5 => \CARACTER_reg_rep[0]_3\,
      O => \i_reg[2]_2\
    );
\CARACTER_rep[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008800FF008800F0"
    )
        port map (
      I0 => \^d\(0),
      I1 => \CARACTER_rep[5]_i_2\,
      I2 => \CARACTER_reg_rep[0]_1\,
      I3 => \^d\(1),
      I4 => \^d\(2),
      I5 => \CARACTER_reg_rep[6]_0\,
      O => \i_reg[0]_2\
    );
\CARACTER_rep[5]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      O => \^i_reg[1]_1\
    );
\CARACTER_rep[5]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      O => \i_reg[0]_10\
    );
\CARACTER_rep[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => \^d\(2),
      O => \i_reg[1]_7\
    );
\CARACTER_rep[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \CARACTER_reg_rep[6]_0\,
      I1 => \^d\(0),
      I2 => \^d\(1),
      O => \i_reg[0]_4\
    );
\CARACTER_rep[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(2),
      O => \i_reg[0]_11\
    );
\CARACTER_rep[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(0),
      O => \^i_reg[2]_1\
    );
\CARACTER_rep[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F022E200C02232"
    )
        port map (
      I0 => \CARACTER_rep[6]_i_34_n_0\,
      I1 => \CARACTER_reg_rep[0]_0\,
      I2 => \^d\(0),
      I3 => \^d\(2),
      I4 => Q(2),
      I5 => \CARACTER_reg_rep[2]_0\,
      O => \i_reg[0]_0\
    );
\CARACTER_rep[6]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => Q(4),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^d\(0),
      O => \CARACTER_rep[6]_i_34_n_0\
    );
\CARACTER_rep[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => Q(0),
      I1 => \^d\(2),
      I2 => \^d\(0),
      I3 => \^d\(1),
      I4 => \CARACTER_reg_rep[6]_0\,
      O => \FSM_onehot_cur_state_reg[1]\
    );
\CARACTER_rep[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40404000000000"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \CARACTER_reg_rep[0]_0\,
      I4 => \^d\(1),
      I5 => \^d\(2),
      O => \i_reg[0]_8\
    );
\DIGSEL_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FEFE"
    )
        port map (
      I0 => \^display_reg[2]_0\(1),
      I1 => \^display_reg[2]_0\(0),
      I2 => \^display_reg[2]_1\,
      I3 => \DIGSEL[0]\,
      I4 => Q(2),
      O => DIGSEL_OBUF(0)
    );
\DIGSEL_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FBFBFB"
    )
        port map (
      I0 => \^display_reg[2]_0\(1),
      I1 => \^display_reg[2]_0\(0),
      I2 => \^display_reg[2]_1\,
      I3 => \DIGSEL[3]\,
      I4 => \DIGSEL[1]\,
      O => DIGSEL_OBUF(1)
    );
\DIGSEL_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F7F7F7"
    )
        port map (
      I0 => \^display_reg[2]_0\(1),
      I1 => \^display_reg[2]_0\(0),
      I2 => \^display_reg[2]_1\,
      I3 => \DIGSEL[3]\,
      I4 => \DIGSEL[3]_0\,
      O => DIGSEL_OBUF(2)
    );
\DIGSEL_OBUF[3]_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^display_reg[2]_0\(2),
      I1 => p_1_in,
      O => \^display_reg[2]_1\
    );
\DIGSEL_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF7FFF7FFF7"
    )
        port map (
      I0 => \^display_reg[2]_0\(2),
      I1 => \^display_reg[2]_0\(0),
      I2 => \^display_reg[2]_0\(1),
      I3 => p_1_in,
      I4 => \DIGSEL[3]\,
      I5 => \DIGSEL[5]\,
      O => DIGSEL_OBUF(3)
    );
\DIGSEL_OBUF[6]_inst_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^display_reg[2]_0\(0),
      I1 => p_1_in,
      O => \DISPLAY_reg[0]_0\
    );
\DIGSEL_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEF00EFEFEF"
    )
        port map (
      I0 => \DIGSEL_OBUF[7]_inst_i_2_n_0\,
      I1 => p_1_in,
      I2 => \^display_reg[2]_0\(2),
      I3 => \DIGSEL[3]\,
      I4 => Q(2),
      I5 => \DIGSEL[7]\,
      O => DIGSEL_OBUF(4)
    );
\DIGSEL_OBUF[7]_inst_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => DISPLAY(21),
      I1 => DISPLAY(22),
      I2 => DISPLAY(19),
      I3 => DISPLAY(20),
      O => \DIGSEL_OBUF[7]_inst_i_10_n_0\
    );
\DIGSEL_OBUF[7]_inst_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => DISPLAY(5),
      I1 => DISPLAY(6),
      I2 => DISPLAY(3),
      I3 => DISPLAY(4),
      O => \DIGSEL_OBUF[7]_inst_i_11_n_0\
    );
\DIGSEL_OBUF[7]_inst_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => DISPLAY(13),
      I1 => DISPLAY(14),
      I2 => DISPLAY(11),
      I3 => DISPLAY(12),
      O => \DIGSEL_OBUF[7]_inst_i_12_n_0\
    );
\DIGSEL_OBUF[7]_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^display_reg[2]_0\(1),
      I1 => \^display_reg[2]_0\(0),
      O => \DIGSEL_OBUF[7]_inst_i_2_n_0\
    );
\DIGSEL_OBUF[7]_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \DIGSEL_OBUF[7]_inst_i_6_n_0\,
      I1 => \DIGSEL_OBUF[7]_inst_i_7_n_0\,
      I2 => \DIGSEL_OBUF[7]_inst_i_8_n_0\,
      O => p_1_in
    );
\DIGSEL_OBUF[7]_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \DIGSEL_OBUF[7]_inst_i_9_n_0\,
      I1 => \DIGSEL_OBUF[7]_inst_i_10_n_0\,
      I2 => DISPLAY(25),
      I3 => DISPLAY(26),
      I4 => DISPLAY(23),
      I5 => DISPLAY(24),
      O => \DIGSEL_OBUF[7]_inst_i_6_n_0\
    );
\DIGSEL_OBUF[7]_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => DISPLAY(8),
      I1 => DISPLAY(7),
      I2 => DISPLAY(10),
      I3 => DISPLAY(9),
      I4 => \DIGSEL_OBUF[7]_inst_i_11_n_0\,
      O => \DIGSEL_OBUF[7]_inst_i_7_n_0\
    );
\DIGSEL_OBUF[7]_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => DISPLAY(16),
      I1 => DISPLAY(15),
      I2 => DISPLAY(18),
      I3 => DISPLAY(17),
      I4 => \DIGSEL_OBUF[7]_inst_i_12_n_0\,
      O => \DIGSEL_OBUF[7]_inst_i_8_n_0\
    );
\DIGSEL_OBUF[7]_inst_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => DISPLAY(31),
      I1 => DISPLAY(28),
      I2 => DISPLAY(27),
      I3 => DISPLAY(30),
      I4 => DISPLAY(29),
      O => \DIGSEL_OBUF[7]_inst_i_9_n_0\
    );
\DISPLAY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \^d\(0),
      Q => \^display_reg[2]_0\(0),
      R => '0'
    );
\DISPLAY_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(10),
      Q => DISPLAY(10),
      R => '0'
    );
\DISPLAY_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(11),
      Q => DISPLAY(11),
      R => '0'
    );
\DISPLAY_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(12),
      Q => DISPLAY(12),
      R => '0'
    );
\DISPLAY_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(13),
      Q => DISPLAY(13),
      R => '0'
    );
\DISPLAY_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(14),
      Q => DISPLAY(14),
      R => '0'
    );
\DISPLAY_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(15),
      Q => DISPLAY(15),
      R => '0'
    );
\DISPLAY_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(16),
      Q => DISPLAY(16),
      R => '0'
    );
\DISPLAY_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(17),
      Q => DISPLAY(17),
      R => '0'
    );
\DISPLAY_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(18),
      Q => DISPLAY(18),
      R => '0'
    );
\DISPLAY_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(19),
      Q => DISPLAY(19),
      R => '0'
    );
\DISPLAY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \^d\(1),
      Q => \^display_reg[2]_0\(1),
      R => '0'
    );
\DISPLAY_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(20),
      Q => DISPLAY(20),
      R => '0'
    );
\DISPLAY_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(21),
      Q => DISPLAY(21),
      R => '0'
    );
\DISPLAY_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(22),
      Q => DISPLAY(22),
      R => '0'
    );
\DISPLAY_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(23),
      Q => DISPLAY(23),
      R => '0'
    );
\DISPLAY_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(24),
      Q => DISPLAY(24),
      R => '0'
    );
\DISPLAY_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(25),
      Q => DISPLAY(25),
      R => '0'
    );
\DISPLAY_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(26),
      Q => DISPLAY(26),
      R => '0'
    );
\DISPLAY_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(27),
      Q => DISPLAY(27),
      R => '0'
    );
\DISPLAY_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(28),
      Q => DISPLAY(28),
      R => '0'
    );
\DISPLAY_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(29),
      Q => DISPLAY(29),
      R => '0'
    );
\DISPLAY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \^d\(2),
      Q => \^display_reg[2]_0\(2),
      R => '0'
    );
\DISPLAY_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(30),
      Q => DISPLAY(30),
      R => '0'
    );
\DISPLAY_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(31),
      Q => DISPLAY(31),
      R => '0'
    );
\DISPLAY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(3),
      Q => DISPLAY(3),
      R => '0'
    );
\DISPLAY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(4),
      Q => DISPLAY(4),
      R => '0'
    );
\DISPLAY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(5),
      Q => DISPLAY(5),
      R => '0'
    );
\DISPLAY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(6),
      Q => DISPLAY(6),
      R => '0'
    );
\DISPLAY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(7),
      Q => DISPLAY(7),
      R => '0'
    );
\DISPLAY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(8),
      Q => DISPLAY(8),
      R => '0'
    );
\DISPLAY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => i_reg(9),
      Q => DISPLAY(9),
      R => '0'
    );
\SEGMENT_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SEGMENT[7]\(0),
      I1 => g0_b1_n_0,
      I2 => \CARACTER_reg_rep_n_0_[6]\,
      I3 => g1_b1_n_0,
      O => SEGMENT_OBUF(0)
    );
\SEGMENT_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SEGMENT[7]\(1),
      I1 => g0_b2_n_0,
      I2 => \CARACTER_reg_rep_n_0_[6]\,
      I3 => g1_b2_n_0,
      O => SEGMENT_OBUF(1)
    );
\SEGMENT_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SEGMENT[7]\(2),
      I1 => g0_b3_n_0,
      I2 => \CARACTER_reg_rep_n_0_[6]\,
      I3 => g1_b3_n_0,
      O => SEGMENT_OBUF(2)
    );
\SEGMENT_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SEGMENT[7]\(3),
      I1 => g0_b4_n_0,
      I2 => \CARACTER_reg_rep_n_0_[6]\,
      I3 => g1_b4_n_0,
      O => SEGMENT_OBUF(3)
    );
\SEGMENT_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SEGMENT[7]\(4),
      I1 => g0_b5_n_0,
      I2 => \CARACTER_reg_rep_n_0_[6]\,
      I3 => g1_b5_n_0,
      O => SEGMENT_OBUF(4)
    );
\SEGMENT_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SEGMENT[7]\(5),
      I1 => g0_b6_n_0,
      I2 => \CARACTER_reg_rep_n_0_[6]\,
      I3 => g1_b6_n_0,
      O => SEGMENT_OBUF(5)
    );
\SEGMENT_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \SEGMENT[7]\(6),
      I1 => g0_b7_n_0,
      I2 => \CARACTER_reg_rep_n_0_[6]\,
      I3 => g1_b7_n_0,
      O => SEGMENT_OBUF(6)
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC83FFFFFFFFFFFF"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g0_b1_n_0
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC8EFFFFFFFFFFFF"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g0_b2_n_0
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEBAFFFFFFFFFFFF"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g0_b3_n_0
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC92FFFFFFFFFFFF"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC04FFFFFFFFFFFF"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC60FFFFFFFFFFFF"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g0_b6_n_0
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC12FFFFFFFFFFFF"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g0_b7_n_0
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8709689"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g1_b1_n_0
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCD46411"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g1_b2_n_0
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFA9A2001"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g1_b3_n_0
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB174B43"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g1_b4_n_0
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC051269"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g1_b5_n_0
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF84C53ED"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g1_b6_n_0
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB665F15"
    )
        port map (
      I0 => \CARACTER_reg_rep_n_0_[0]\,
      I1 => \CARACTER_reg_rep_n_0_[1]\,
      I2 => \CARACTER_reg_rep_n_0_[2]\,
      I3 => \CARACTER_reg_rep_n_0_[3]\,
      I4 => \CARACTER_reg_rep_n_0_[4]\,
      I5 => \CARACTER_reg_rep_n_0_[5]\,
      O => g1_b7_n_0
    );
\i[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(30),
      O => \i[0]_i_10_n_0\
    );
\i[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(29),
      O => \i[0]_i_11_n_0\
    );
\i[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(28),
      O => \i[0]_i_13_n_0\
    );
\i[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(27),
      O => \i[0]_i_14_n_0\
    );
\i[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(26),
      O => \i[0]_i_15_n_0\
    );
\i[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(25),
      O => \i[0]_i_16_n_0\
    );
\i[0]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(24),
      O => \i[0]_i_18_n_0\
    );
\i[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(23),
      O => \i[0]_i_19_n_0\
    );
\i[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(22),
      O => \i[0]_i_20_n_0\
    );
\i[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(21),
      O => \i[0]_i_21_n_0\
    );
\i[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(20),
      O => \i[0]_i_23_n_0\
    );
\i[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(19),
      O => \i[0]_i_24_n_0\
    );
\i[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(18),
      O => \i[0]_i_25_n_0\
    );
\i[0]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(17),
      O => \i[0]_i_26_n_0\
    );
\i[0]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(16),
      O => \i[0]_i_28_n_0\
    );
\i[0]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(15),
      O => \i[0]_i_29_n_0\
    );
\i[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(14),
      O => \i[0]_i_30_n_0\
    );
\i[0]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(13),
      O => \i[0]_i_31_n_0\
    );
\i[0]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(12),
      O => \i[0]_i_33_n_0\
    );
\i[0]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(11),
      O => \i[0]_i_34_n_0\
    );
\i[0]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(10),
      O => \i[0]_i_35_n_0\
    );
\i[0]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(9),
      O => \i[0]_i_36_n_0\
    );
\i[0]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(8),
      O => \i[0]_i_38_n_0\
    );
\i[0]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(7),
      O => \i[0]_i_39_n_0\
    );
\i[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(3),
      O => \i[0]_i_4_n_0\
    );
\i[0]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(6),
      O => \i[0]_i_40_n_0\
    );
\i[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(5),
      O => \i[0]_i_41_n_0\
    );
\i[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(4),
      O => \i[0]_i_42_n_0\
    );
\i[0]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(3),
      O => \i[0]_i_43_n_0\
    );
\i[0]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(2),
      O => \i[0]_i_44_n_0\
    );
\i[0]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(1),
      O => \i[0]_i_45_n_0\
    );
\i[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(2),
      O => \i[0]_i_5_n_0\
    );
\i[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(1),
      O => \i[0]_i_6_n_0\
    );
\i[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \i[0]_i_7_n_0\
    );
\i[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(31),
      O => \i[0]_i_9_n_0\
    );
\i[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(15),
      O => \i[12]_i_2_n_0\
    );
\i[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(14),
      O => \i[12]_i_3_n_0\
    );
\i[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(13),
      O => \i[12]_i_4_n_0\
    );
\i[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(12),
      O => \i[12]_i_5_n_0\
    );
\i[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(19),
      O => \i[16]_i_2_n_0\
    );
\i[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(18),
      O => \i[16]_i_3_n_0\
    );
\i[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(17),
      O => \i[16]_i_4_n_0\
    );
\i[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(16),
      O => \i[16]_i_5_n_0\
    );
\i[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(23),
      O => \i[20]_i_2_n_0\
    );
\i[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(22),
      O => \i[20]_i_3_n_0\
    );
\i[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(21),
      O => \i[20]_i_4_n_0\
    );
\i[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(20),
      O => \i[20]_i_5_n_0\
    );
\i[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(27),
      O => \i[24]_i_2_n_0\
    );
\i[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(26),
      O => \i[24]_i_3_n_0\
    );
\i[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(25),
      O => \i[24]_i_4_n_0\
    );
\i[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(24),
      O => \i[24]_i_5_n_0\
    );
\i[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(31),
      O => \i[28]_i_2_n_0\
    );
\i[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(30),
      O => \i[28]_i_3_n_0\
    );
\i[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(29),
      O => \i[28]_i_4_n_0\
    );
\i[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(28),
      O => \i[28]_i_5_n_0\
    );
\i[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(7),
      O => \i[4]_i_2_n_0\
    );
\i[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(6),
      O => \i[4]_i_3_n_0\
    );
\i[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(5),
      O => \i[4]_i_4_n_0\
    );
\i[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(4),
      O => \i[4]_i_5_n_0\
    );
\i[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(11),
      O => \i[8]_i_2_n_0\
    );
\i[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(10),
      O => \i[8]_i_3_n_0\
    );
\i[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(9),
      O => \i[8]_i_4_n_0\
    );
\i[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg(8),
      O => \i[8]_i_5_n_0\
    );
\i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[0]_i_2_n_7\,
      Q => \^d\(0),
      S => i0(31)
    );
\i_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[0]_i_17_n_0\,
      CO(3) => \i_reg[0]_i_12_n_0\,
      CO(2 downto 0) => \NLW_i_reg[0]_i_12_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => i_reg(24 downto 21),
      O(3 downto 0) => \NLW_i_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \i[0]_i_18_n_0\,
      S(2) => \i[0]_i_19_n_0\,
      S(1) => \i[0]_i_20_n_0\,
      S(0) => \i[0]_i_21_n_0\
    );
\i_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[0]_i_22_n_0\,
      CO(3) => \i_reg[0]_i_17_n_0\,
      CO(2 downto 0) => \NLW_i_reg[0]_i_17_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => i_reg(20 downto 17),
      O(3 downto 0) => \NLW_i_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \i[0]_i_23_n_0\,
      S(2) => \i[0]_i_24_n_0\,
      S(1) => \i[0]_i_25_n_0\,
      S(0) => \i[0]_i_26_n_0\
    );
\i_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg[0]_i_2_n_0\,
      CO(2 downto 0) => \NLW_i_reg[0]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \i_reg[0]_i_2_n_4\,
      O(2) => \i_reg[0]_i_2_n_5\,
      O(1) => \i_reg[0]_i_2_n_6\,
      O(0) => \i_reg[0]_i_2_n_7\,
      S(3) => \i[0]_i_4_n_0\,
      S(2) => \i[0]_i_5_n_0\,
      S(1) => \i[0]_i_6_n_0\,
      S(0) => \i[0]_i_7_n_0\
    );
\i_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[0]_i_27_n_0\,
      CO(3) => \i_reg[0]_i_22_n_0\,
      CO(2 downto 0) => \NLW_i_reg[0]_i_22_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => i_reg(16 downto 13),
      O(3 downto 0) => \NLW_i_reg[0]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \i[0]_i_28_n_0\,
      S(2) => \i[0]_i_29_n_0\,
      S(1) => \i[0]_i_30_n_0\,
      S(0) => \i[0]_i_31_n_0\
    );
\i_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[0]_i_32_n_0\,
      CO(3) => \i_reg[0]_i_27_n_0\,
      CO(2 downto 0) => \NLW_i_reg[0]_i_27_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => i_reg(12 downto 9),
      O(3 downto 0) => \NLW_i_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \i[0]_i_33_n_0\,
      S(2) => \i[0]_i_34_n_0\,
      S(1) => \i[0]_i_35_n_0\,
      S(0) => \i[0]_i_36_n_0\
    );
\i_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[0]_i_8_n_0\,
      CO(3 downto 0) => \NLW_i_reg[0]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => i_reg(30 downto 29),
      O(3) => \NLW_i_reg[0]_i_3_O_UNCONNECTED\(3),
      O(2) => i0(31),
      O(1 downto 0) => \NLW_i_reg[0]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => '0',
      S(2) => \i[0]_i_9_n_0\,
      S(1) => \i[0]_i_10_n_0\,
      S(0) => \i[0]_i_11_n_0\
    );
\i_reg[0]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[0]_i_37_n_0\,
      CO(3) => \i_reg[0]_i_32_n_0\,
      CO(2 downto 0) => \NLW_i_reg[0]_i_32_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => i_reg(8 downto 5),
      O(3 downto 0) => \NLW_i_reg[0]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \i[0]_i_38_n_0\,
      S(2) => \i[0]_i_39_n_0\,
      S(1) => \i[0]_i_40_n_0\,
      S(0) => \i[0]_i_41_n_0\
    );
\i_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg[0]_i_37_n_0\,
      CO(2 downto 0) => \NLW_i_reg[0]_i_37_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \^d\(0),
      DI(3 downto 2) => i_reg(4 downto 3),
      DI(1 downto 0) => \^d\(2 downto 1),
      O(3 downto 0) => \NLW_i_reg[0]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \i[0]_i_42_n_0\,
      S(2) => \i[0]_i_43_n_0\,
      S(1) => \i[0]_i_44_n_0\,
      S(0) => \i[0]_i_45_n_0\
    );
\i_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[0]_i_12_n_0\,
      CO(3) => \i_reg[0]_i_8_n_0\,
      CO(2 downto 0) => \NLW_i_reg[0]_i_8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => i_reg(28 downto 25),
      O(3 downto 0) => \NLW_i_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \i[0]_i_13_n_0\,
      S(2) => \i[0]_i_14_n_0\,
      S(1) => \i[0]_i_15_n_0\,
      S(0) => \i[0]_i_16_n_0\
    );
\i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[8]_i_1_n_5\,
      Q => i_reg(10),
      R => i0(31)
    );
\i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[8]_i_1_n_4\,
      Q => i_reg(11),
      R => i0(31)
    );
\i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[12]_i_1_n_7\,
      Q => i_reg(12),
      R => i0(31)
    );
\i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[8]_i_1_n_0\,
      CO(3) => \i_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_i_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \i_reg[12]_i_1_n_4\,
      O(2) => \i_reg[12]_i_1_n_5\,
      O(1) => \i_reg[12]_i_1_n_6\,
      O(0) => \i_reg[12]_i_1_n_7\,
      S(3) => \i[12]_i_2_n_0\,
      S(2) => \i[12]_i_3_n_0\,
      S(1) => \i[12]_i_4_n_0\,
      S(0) => \i[12]_i_5_n_0\
    );
\i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[12]_i_1_n_6\,
      Q => i_reg(13),
      R => i0(31)
    );
\i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[12]_i_1_n_5\,
      Q => i_reg(14),
      R => i0(31)
    );
\i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[12]_i_1_n_4\,
      Q => i_reg(15),
      R => i0(31)
    );
\i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[16]_i_1_n_7\,
      Q => i_reg(16),
      R => i0(31)
    );
\i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[12]_i_1_n_0\,
      CO(3) => \i_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_i_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \i_reg[16]_i_1_n_4\,
      O(2) => \i_reg[16]_i_1_n_5\,
      O(1) => \i_reg[16]_i_1_n_6\,
      O(0) => \i_reg[16]_i_1_n_7\,
      S(3) => \i[16]_i_2_n_0\,
      S(2) => \i[16]_i_3_n_0\,
      S(1) => \i[16]_i_4_n_0\,
      S(0) => \i[16]_i_5_n_0\
    );
\i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[16]_i_1_n_6\,
      Q => i_reg(17),
      R => i0(31)
    );
\i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[16]_i_1_n_5\,
      Q => i_reg(18),
      R => i0(31)
    );
\i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[16]_i_1_n_4\,
      Q => i_reg(19),
      R => i0(31)
    );
\i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[0]_i_2_n_6\,
      Q => \^d\(1),
      S => i0(31)
    );
\i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[20]_i_1_n_7\,
      Q => i_reg(20),
      R => i0(31)
    );
\i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[16]_i_1_n_0\,
      CO(3) => \i_reg[20]_i_1_n_0\,
      CO(2 downto 0) => \NLW_i_reg[20]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \i_reg[20]_i_1_n_4\,
      O(2) => \i_reg[20]_i_1_n_5\,
      O(1) => \i_reg[20]_i_1_n_6\,
      O(0) => \i_reg[20]_i_1_n_7\,
      S(3) => \i[20]_i_2_n_0\,
      S(2) => \i[20]_i_3_n_0\,
      S(1) => \i[20]_i_4_n_0\,
      S(0) => \i[20]_i_5_n_0\
    );
\i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[20]_i_1_n_6\,
      Q => i_reg(21),
      R => i0(31)
    );
\i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[20]_i_1_n_5\,
      Q => i_reg(22),
      R => i0(31)
    );
\i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[20]_i_1_n_4\,
      Q => i_reg(23),
      R => i0(31)
    );
\i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[24]_i_1_n_7\,
      Q => i_reg(24),
      R => i0(31)
    );
\i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[20]_i_1_n_0\,
      CO(3) => \i_reg[24]_i_1_n_0\,
      CO(2 downto 0) => \NLW_i_reg[24]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \i_reg[24]_i_1_n_4\,
      O(2) => \i_reg[24]_i_1_n_5\,
      O(1) => \i_reg[24]_i_1_n_6\,
      O(0) => \i_reg[24]_i_1_n_7\,
      S(3) => \i[24]_i_2_n_0\,
      S(2) => \i[24]_i_3_n_0\,
      S(1) => \i[24]_i_4_n_0\,
      S(0) => \i[24]_i_5_n_0\
    );
\i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[24]_i_1_n_6\,
      Q => i_reg(25),
      R => i0(31)
    );
\i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[24]_i_1_n_5\,
      Q => i_reg(26),
      R => i0(31)
    );
\i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[24]_i_1_n_4\,
      Q => i_reg(27),
      R => i0(31)
    );
\i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[28]_i_1_n_7\,
      Q => i_reg(28),
      R => i0(31)
    );
\i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[24]_i_1_n_0\,
      CO(3 downto 0) => \NLW_i_reg[28]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \i_reg[28]_i_1_n_4\,
      O(2) => \i_reg[28]_i_1_n_5\,
      O(1) => \i_reg[28]_i_1_n_6\,
      O(0) => \i_reg[28]_i_1_n_7\,
      S(3) => \i[28]_i_2_n_0\,
      S(2) => \i[28]_i_3_n_0\,
      S(1) => \i[28]_i_4_n_0\,
      S(0) => \i[28]_i_5_n_0\
    );
\i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[28]_i_1_n_6\,
      Q => i_reg(29),
      R => i0(31)
    );
\i_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[0]_i_2_n_5\,
      Q => \^d\(2),
      S => i0(31)
    );
\i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[28]_i_1_n_5\,
      Q => i_reg(30),
      R => i0(31)
    );
\i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[28]_i_1_n_4\,
      Q => i_reg(31),
      R => i0(31)
    );
\i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[0]_i_2_n_4\,
      Q => i_reg(3),
      R => i0(31)
    );
\i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[4]_i_1_n_7\,
      Q => i_reg(4),
      R => i0(31)
    );
\i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[0]_i_2_n_0\,
      CO(3) => \i_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_i_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \i_reg[4]_i_1_n_4\,
      O(2) => \i_reg[4]_i_1_n_5\,
      O(1) => \i_reg[4]_i_1_n_6\,
      O(0) => \i_reg[4]_i_1_n_7\,
      S(3) => \i[4]_i_2_n_0\,
      S(2) => \i[4]_i_3_n_0\,
      S(1) => \i[4]_i_4_n_0\,
      S(0) => \i[4]_i_5_n_0\
    );
\i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[4]_i_1_n_6\,
      Q => i_reg(5),
      R => i0(31)
    );
\i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[4]_i_1_n_5\,
      Q => i_reg(6),
      R => i0(31)
    );
\i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[4]_i_1_n_4\,
      Q => i_reg(7),
      R => i0(31)
    );
\i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[8]_i_1_n_7\,
      Q => i_reg(8),
      R => i0(31)
    );
\i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[4]_i_1_n_0\,
      CO(3) => \i_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_i_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \i_reg[8]_i_1_n_4\,
      O(2) => \i_reg[8]_i_1_n_5\,
      O(1) => \i_reg[8]_i_1_n_6\,
      O(0) => \i_reg[8]_i_1_n_7\,
      S(3) => \i[8]_i_2_n_0\,
      S(2) => \i[8]_i_3_n_0\,
      S(1) => \i[8]_i_4_n_0\,
      S(0) => \i[8]_i_5_n_0\
    );
\i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \relojes_BUFG[1]\,
      CE => '1',
      D => \i_reg[8]_i_1_n_6\,
      Q => i_reg(9),
      R => i0(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ORDEN_IMPRESION_JUEGO is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CARRETERA_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SEGMENT1_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SEGMENT_reg[4]_i_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ORDEN_IMPRESION_JUEGO;

architecture STRUCTURE of ORDEN_IMPRESION_JUEGO is
  signal \SEGMENT1_carry__0_n_0\ : STD_LOGIC;
  signal SEGMENT1_carry_n_0 : STD_LOGIC;
  signal NLW_SEGMENT1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_SEGMENT1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SEGMENT1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_SEGMENT1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SEGMENT1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SEGMENT1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \SEGMENT_reg[0]\ : label is "LDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \SEGMENT_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \SEGMENT_reg[1]\ : label is "LDP";
  attribute XILINX_TRANSFORM_PINMAP of \SEGMENT_reg[1]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \SEGMENT_reg[2]\ : label is "LDP";
  attribute XILINX_TRANSFORM_PINMAP of \SEGMENT_reg[2]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \SEGMENT_reg[3]\ : label is "LDP";
  attribute XILINX_TRANSFORM_PINMAP of \SEGMENT_reg[3]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \SEGMENT_reg[4]\ : label is "LDP";
  attribute XILINX_TRANSFORM_PINMAP of \SEGMENT_reg[4]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \SEGMENT_reg[5]\ : label is "LDP";
  attribute XILINX_TRANSFORM_PINMAP of \SEGMENT_reg[5]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \SEGMENT_reg[6]\ : label is "LDP";
  attribute XILINX_TRANSFORM_PINMAP of \SEGMENT_reg[6]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \SEGMENT_reg[7]\ : label is "LDP";
  attribute XILINX_TRANSFORM_PINMAP of \SEGMENT_reg[7]\ : label is "VCC:GE";
begin
SEGMENT1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => SEGMENT1_carry_n_0,
      CO(2 downto 0) => NLW_SEGMENT1_carry_CO_UNCONNECTED(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_SEGMENT1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\SEGMENT1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => SEGMENT1_carry_n_0,
      CO(3) => \SEGMENT1_carry__0_n_0\,
      CO(2 downto 0) => \NLW_SEGMENT1_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_SEGMENT1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \SEGMENT1_carry__1_0\(3 downto 0)
    );
\SEGMENT1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SEGMENT1_carry__0_n_0\,
      CO(3) => \NLW_SEGMENT1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1 downto 0) => \NLW_SEGMENT1_carry__1_CO_UNCONNECTED\(1 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_SEGMENT1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \SEGMENT_reg[4]_i_1\(2 downto 0)
    );
\SEGMENT_reg[0]\: unisim.vcomponents.LDPE
    generic map(
      INIT => '1'
    )
        port map (
      D => D(0),
      G => E(0),
      GE => '1',
      PRE => AS(0),
      Q => \CARRETERA_reg[2]\(0)
    );
\SEGMENT_reg[1]\: unisim.vcomponents.LDPE
    generic map(
      INIT => '1'
    )
        port map (
      D => D(1),
      G => E(0),
      GE => '1',
      PRE => AS(0),
      Q => \CARRETERA_reg[2]\(1)
    );
\SEGMENT_reg[2]\: unisim.vcomponents.LDPE
    generic map(
      INIT => '1'
    )
        port map (
      D => D(2),
      G => E(0),
      GE => '1',
      PRE => AS(0),
      Q => \CARRETERA_reg[2]\(2)
    );
\SEGMENT_reg[3]\: unisim.vcomponents.LDPE
    generic map(
      INIT => '1'
    )
        port map (
      D => D(3),
      G => E(0),
      GE => '1',
      PRE => AS(0),
      Q => \CARRETERA_reg[2]\(3)
    );
\SEGMENT_reg[4]\: unisim.vcomponents.LDPE
    generic map(
      INIT => '1'
    )
        port map (
      D => D(4),
      G => E(0),
      GE => '1',
      PRE => AS(0),
      Q => \CARRETERA_reg[2]\(4)
    );
\SEGMENT_reg[5]\: unisim.vcomponents.LDPE
    generic map(
      INIT => '1'
    )
        port map (
      D => D(5),
      G => E(0),
      GE => '1',
      PRE => AS(0),
      Q => \CARRETERA_reg[2]\(5)
    );
\SEGMENT_reg[6]\: unisim.vcomponents.LDPE
    generic map(
      INIT => '1'
    )
        port map (
      D => D(6),
      G => E(0),
      GE => '1',
      PRE => AS(0),
      Q => \CARRETERA_reg[2]\(6)
    );
\SEGMENT_reg[7]\: unisim.vcomponents.LDPE
    generic map(
      INIT => '1'
    )
        port map (
      D => D(7),
      G => E(0),
      GE => '1',
      PRE => AS(0),
      Q => \CARRETERA_reg[2]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SELECTOR is
  port (
    \valor_reg[28]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \valor_reg[29]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \N_LED[4]_i_10_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \valor_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \valor_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \valor_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \valor_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \valor_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \valor_reg[28]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \valor_reg[0]_0\ : out STD_LOGIC;
    \valor_reg[0]_1\ : out STD_LOGIC;
    \valor_reg[5]_0\ : out STD_LOGIC;
    \i_reg[2]\ : out STD_LOGIC;
    \valor_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[1]\ : out STD_LOGIC;
    \valor_reg[1]_1\ : out STD_LOGIC;
    \valor_reg[0]_2\ : out STD_LOGIC;
    \valor_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    HAB_RACE_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \valor_reg[28]_2\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \count_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[18]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[26]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fase_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    N_LED10_in : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \N_LED_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \N_LED_reg[4]\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]\ : in STD_LOGIC;
    \CARACTER_reg_rep[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \CARACTER_reg_rep[5]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[4]\ : in STD_LOGIC;
    \CARACTER_reg_rep[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HAB_RACE : in STD_LOGIC;
    relojes : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[30]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \count0__0_carry_i_2\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    JUEGO2MENU : in STD_LOGIC;
    MENU2JUEGO : in STD_LOGIC
  );
end SELECTOR;

architecture STRUCTURE of SELECTOR is
  signal \Barra_LED/Unidad_logica/N_LED1\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \CARACTER_rep[6]_i_30_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_31_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_32_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_33_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_39_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_40_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_41_n_0\ : STD_LOGIC;
  signal \Cuent_atras/s_add\ : STD_LOGIC_VECTOR ( 30 downto 29 );
  signal \N_LED[12]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[12]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[16]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[20]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[24]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[28]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[30]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_10_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_8_n_0\ : STD_LOGIC;
  signal \N_LED[4]_i_9_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_4_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_5_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_6_n_0\ : STD_LOGIC;
  signal \N_LED[8]_i_7_n_0\ : STD_LOGIC;
  signal \N_LED_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \N_LED_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \N_LED_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \N_LED_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \N_LED_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \N_LED_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \N_LED_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal VAL : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \count0__0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \count0__0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \count0__0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \count0__0_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \count0__0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \count0__0_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \count0__0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \count0__0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \count0__0_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \count0__0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \count0__0_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \count0__0_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \count0__0_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \count0__0_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \count0__0_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \count0__0_carry__3_i_10_n_0\ : STD_LOGIC;
  signal \count0__0_carry__3_i_11_n_0\ : STD_LOGIC;
  signal \count0__0_carry__3_i_12_n_0\ : STD_LOGIC;
  signal \count0__0_carry__3_i_13_n_0\ : STD_LOGIC;
  signal \count0__0_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \count0__0_carry__4_i_10_n_0\ : STD_LOGIC;
  signal \count0__0_carry__4_i_11_n_0\ : STD_LOGIC;
  signal \count0__0_carry__4_i_12_n_0\ : STD_LOGIC;
  signal \count0__0_carry__4_i_13_n_0\ : STD_LOGIC;
  signal \count0__0_carry__4_i_9_n_0\ : STD_LOGIC;
  signal \count0__0_carry__5_i_10_n_0\ : STD_LOGIC;
  signal \count0__0_carry__5_i_11_n_0\ : STD_LOGIC;
  signal \count0__0_carry__5_i_12_n_0\ : STD_LOGIC;
  signal \count0__0_carry__5_i_13_n_0\ : STD_LOGIC;
  signal \count0__0_carry__5_i_9_n_0\ : STD_LOGIC;
  signal \count0__0_carry__6_i_7_n_0\ : STD_LOGIC;
  signal \count0__0_carry__6_i_8_n_0\ : STD_LOGIC;
  signal \count0__0_carry_i_10_n_0\ : STD_LOGIC;
  signal \count0__0_carry_i_11_n_0\ : STD_LOGIC;
  signal \count0__0_carry_i_12_n_0\ : STD_LOGIC;
  signal \count0__0_carry_i_13_n_0\ : STD_LOGIC;
  signal \count0__0_carry_i_8_n_0\ : STD_LOGIC;
  signal valor : STD_LOGIC;
  signal valor10_out : STD_LOGIC;
  signal \valor[0]_i_10_n_0\ : STD_LOGIC;
  signal \valor[0]_i_11_n_0\ : STD_LOGIC;
  signal \valor[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \valor[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \valor[0]_i_14__1_n_0\ : STD_LOGIC;
  signal \valor[0]_i_15_n_0\ : STD_LOGIC;
  signal \valor[0]_i_16_n_0\ : STD_LOGIC;
  signal \valor[0]_i_17_n_0\ : STD_LOGIC;
  signal \valor[0]_i_18_n_0\ : STD_LOGIC;
  signal \valor[0]_i_19_n_0\ : STD_LOGIC;
  signal \valor[0]_i_3_n_0\ : STD_LOGIC;
  signal \valor[0]_i_4_n_0\ : STD_LOGIC;
  signal \valor[0]_i_5_n_0\ : STD_LOGIC;
  signal \valor[0]_i_7_n_0\ : STD_LOGIC;
  signal \valor[0]_i_8_n_0\ : STD_LOGIC;
  signal \valor[0]_i_9_n_0\ : STD_LOGIC;
  signal \valor[12]_i_2_n_0\ : STD_LOGIC;
  signal \valor[12]_i_3_n_0\ : STD_LOGIC;
  signal \valor[12]_i_4_n_0\ : STD_LOGIC;
  signal \valor[12]_i_5_n_0\ : STD_LOGIC;
  signal \valor[12]_i_6_n_0\ : STD_LOGIC;
  signal \valor[12]_i_7_n_0\ : STD_LOGIC;
  signal \valor[12]_i_8_n_0\ : STD_LOGIC;
  signal \valor[12]_i_9_n_0\ : STD_LOGIC;
  signal \valor[16]_i_2_n_0\ : STD_LOGIC;
  signal \valor[16]_i_3_n_0\ : STD_LOGIC;
  signal \valor[16]_i_4_n_0\ : STD_LOGIC;
  signal \valor[16]_i_5_n_0\ : STD_LOGIC;
  signal \valor[16]_i_6_n_0\ : STD_LOGIC;
  signal \valor[16]_i_7_n_0\ : STD_LOGIC;
  signal \valor[16]_i_8_n_0\ : STD_LOGIC;
  signal \valor[16]_i_9_n_0\ : STD_LOGIC;
  signal \valor[20]_i_2_n_0\ : STD_LOGIC;
  signal \valor[20]_i_3_n_0\ : STD_LOGIC;
  signal \valor[20]_i_4_n_0\ : STD_LOGIC;
  signal \valor[20]_i_5_n_0\ : STD_LOGIC;
  signal \valor[20]_i_6_n_0\ : STD_LOGIC;
  signal \valor[20]_i_7_n_0\ : STD_LOGIC;
  signal \valor[20]_i_8_n_0\ : STD_LOGIC;
  signal \valor[20]_i_9_n_0\ : STD_LOGIC;
  signal \valor[24]_i_2_n_0\ : STD_LOGIC;
  signal \valor[24]_i_3_n_0\ : STD_LOGIC;
  signal \valor[24]_i_4_n_0\ : STD_LOGIC;
  signal \valor[24]_i_5_n_0\ : STD_LOGIC;
  signal \valor[24]_i_6_n_0\ : STD_LOGIC;
  signal \valor[24]_i_7_n_0\ : STD_LOGIC;
  signal \valor[24]_i_8_n_0\ : STD_LOGIC;
  signal \valor[24]_i_9_n_0\ : STD_LOGIC;
  signal \valor[28]_i_2_n_0\ : STD_LOGIC;
  signal \valor[28]_i_3_n_0\ : STD_LOGIC;
  signal \valor[28]_i_4_n_0\ : STD_LOGIC;
  signal \valor[28]_i_5_n_0\ : STD_LOGIC;
  signal \valor[28]_i_6_n_0\ : STD_LOGIC;
  signal \valor[4]_i_2_n_0\ : STD_LOGIC;
  signal \valor[4]_i_3_n_0\ : STD_LOGIC;
  signal \valor[4]_i_4_n_0\ : STD_LOGIC;
  signal \valor[4]_i_5_n_0\ : STD_LOGIC;
  signal \valor[4]_i_6_n_0\ : STD_LOGIC;
  signal \valor[4]_i_7_n_0\ : STD_LOGIC;
  signal \valor[4]_i_8_n_0\ : STD_LOGIC;
  signal \valor[4]_i_9_n_0\ : STD_LOGIC;
  signal \valor[8]_i_2_n_0\ : STD_LOGIC;
  signal \valor[8]_i_3_n_0\ : STD_LOGIC;
  signal \valor[8]_i_4_n_0\ : STD_LOGIC;
  signal \valor[8]_i_5_n_0\ : STD_LOGIC;
  signal \valor[8]_i_6_n_0\ : STD_LOGIC;
  signal \valor[8]_i_7_n_0\ : STD_LOGIC;
  signal \valor[8]_i_8_n_0\ : STD_LOGIC;
  signal \valor[8]_i_9_n_0\ : STD_LOGIC;
  signal \valor_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \valor_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \valor_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \valor_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \valor_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \valor_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \valor_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \valor_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \valor_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \valor_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \valor_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \valor_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \valor_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \valor_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \valor_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \valor_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \valor_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \valor_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \valor_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \valor_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \valor_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \valor_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \valor_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \valor_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \valor_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \^valor_reg[28]_2\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \valor_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \valor_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \valor_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \^valor_reg[29]_0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \valor_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \valor_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \valor_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \valor_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \valor_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \^valor_reg[5]_0\ : STD_LOGIC;
  signal \valor_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \valor_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \valor_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \valor_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \valor_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_N_LED_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[20]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[24]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[28]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_N_LED_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_N_LED_reg[4]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_N_LED_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__0_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__1_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__2_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__3_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__4_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__5_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count0__0_carry__6_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count0__0_carry__6_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count0__0_carry_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_valor_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_valor_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CARACTER_rep[0]_i_11\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \CARACTER_rep[0]_i_6\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_14\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \CARACTER_rep[6]_i_31\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \CARACTER_rep[6]_i_5\ : label is "soft_lutpair67";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \N_LED_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[30]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[4]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \N_LED_reg[8]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__0_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__1_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__2_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__3_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__4_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__5_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry__6_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \count0__0_carry_i_8\ : label is 35;
  attribute SOFT_HLUTNM of \valor[0]_i_15\ : label is "soft_lutpair68";
  attribute ADDER_THRESHOLD of \valor_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[8]_i_1\ : label is 11;
begin
  \valor_reg[28]_2\(27 downto 0) <= \^valor_reg[28]_2\(27 downto 0);
  \valor_reg[29]_0\(29 downto 0) <= \^valor_reg[29]_0\(29 downto 0);
  \valor_reg[5]_0\ <= \^valor_reg[5]_0\;
\CARACTER_rep[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA88"
    )
        port map (
      I0 => \CARACTER_reg_rep[0]\,
      I1 => \^valor_reg[29]_0\(0),
      I2 => \CARACTER_reg_rep[5]\(1),
      I3 => \^valor_reg[29]_0\(1),
      I4 => \CARACTER_reg_rep[5]\(0),
      O => \valor_reg[0]_0\
    );
\CARACTER_rep[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1000000"
    )
        port map (
      I0 => \^valor_reg[29]_0\(0),
      I1 => \^valor_reg[29]_0\(1),
      I2 => \^valor_reg[5]_0\,
      I3 => \CARACTER_reg_rep[5]\(0),
      I4 => \CARACTER_reg_rep[0]\,
      O => \valor_reg[0]_1\
    );
\CARACTER_rep[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^valor_reg[29]_0\(0),
      I1 => \^valor_reg[29]_0\(1),
      O => \valor_reg[0]_2\
    );
\CARACTER_rep[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAEAEA"
    )
        port map (
      I0 => \CARACTER_reg_rep[4]\,
      I1 => \CARACTER_reg_rep[4]_0\,
      I2 => Q(1),
      I3 => \^valor_reg[5]_0\,
      I4 => \^valor_reg[29]_0\(1),
      I5 => \^valor_reg[29]_0\(0),
      O => \FSM_onehot_cur_state_reg[1]\
    );
\CARACTER_rep[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A2A2A00"
    )
        port map (
      I0 => \CARACTER_reg_rep[0]\,
      I1 => \CARACTER_reg_rep[5]\(1),
      I2 => \CARACTER_reg_rep[5]_0\,
      I3 => \^valor_reg[29]_0\(1),
      I4 => \^valor_reg[29]_0\(0),
      I5 => \^valor_reg[5]_0\,
      O => \i_reg[2]\
    );
\CARACTER_rep[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \CARACTER_rep[6]_i_30_n_0\,
      I1 => \CARACTER_rep[6]_i_31_n_0\,
      I2 => \^valor_reg[29]_0\(5),
      I3 => \^valor_reg[29]_0\(6),
      I4 => \CARACTER_rep[6]_i_32_n_0\,
      I5 => \CARACTER_rep[6]_i_33_n_0\,
      O => \^valor_reg[5]_0\
    );
\CARACTER_rep[6]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^valor_reg[29]_0\(15),
      I1 => \^valor_reg[29]_0\(16),
      I2 => \^valor_reg[29]_0\(13),
      I3 => \^valor_reg[29]_0\(14),
      I4 => \CARACTER_rep[6]_i_39_n_0\,
      O => \CARACTER_rep[6]_i_30_n_0\
    );
\CARACTER_rep[6]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^valor_reg[29]_0\(7),
      I1 => \^valor_reg[29]_0\(8),
      O => \CARACTER_rep[6]_i_31_n_0\
    );
\CARACTER_rep[6]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^valor_reg[29]_0\(10),
      I1 => \^valor_reg[29]_0\(9),
      I2 => \^valor_reg[29]_0\(12),
      I3 => \^valor_reg[29]_0\(11),
      O => \CARACTER_rep[6]_i_32_n_0\
    );
\CARACTER_rep[6]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \CARACTER_rep[6]_i_40_n_0\,
      I1 => \^valor_reg[29]_0\(22),
      I2 => \^valor_reg[29]_0\(21),
      I3 => \^valor_reg[29]_0\(24),
      I4 => \^valor_reg[29]_0\(23),
      I5 => \CARACTER_rep[6]_i_41_n_0\,
      O => \CARACTER_rep[6]_i_33_n_0\
    );
\CARACTER_rep[6]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^valor_reg[29]_0\(18),
      I1 => \^valor_reg[29]_0\(17),
      I2 => \^valor_reg[29]_0\(20),
      I3 => \^valor_reg[29]_0\(19),
      O => \CARACTER_rep[6]_i_39_n_0\
    );
\CARACTER_rep[6]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^valor_reg[29]_0\(26),
      I1 => \^valor_reg[29]_0\(25),
      I2 => \^valor_reg[29]_0\(28),
      I3 => \^valor_reg[29]_0\(27),
      O => \CARACTER_rep[6]_i_40_n_0\
    );
\CARACTER_rep[6]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^valor_reg[29]_0\(2),
      I1 => \^valor_reg[29]_0\(29),
      I2 => VAL(30),
      I3 => \^valor_reg[29]_0\(4),
      I4 => \^valor_reg[29]_0\(3),
      O => \CARACTER_rep[6]_i_41_n_0\
    );
\CARACTER_rep[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^valor_reg[5]_0\,
      I1 => \^valor_reg[29]_0\(1),
      I2 => \^valor_reg[29]_0\(0),
      O => \valor_reg[1]_1\
    );
\CARACTER_rep[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8000000"
    )
        port map (
      I0 => \CARACTER_reg_rep[0]\,
      I1 => \^valor_reg[29]_0\(1),
      I2 => \^valor_reg[29]_0\(0),
      I3 => \CARACTER_reg_rep[5]\(1),
      I4 => \CARACTER_reg_rep[5]\(0),
      I5 => \^valor_reg[5]_0\,
      O => \valor_reg[1]_0\
    );
\N_LED1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => \out\(0),
      O => DI(0)
    );
\N_LED1_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => \out\(0),
      O => \fase_reg[30]\(0)
    );
\N_LED2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(8),
      I1 => \^valor_reg[29]_0\(6),
      O => \valor_reg[8]_0\(3)
    );
\N_LED2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(7),
      I1 => \^valor_reg[29]_0\(5),
      O => \valor_reg[8]_0\(2)
    );
\N_LED2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(6),
      I1 => \^valor_reg[29]_0\(4),
      O => \valor_reg[8]_0\(1)
    );
\N_LED2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(5),
      I1 => \^valor_reg[29]_0\(3),
      O => \valor_reg[8]_0\(0)
    );
\N_LED2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(12),
      I1 => \^valor_reg[29]_0\(10),
      O => \valor_reg[12]_0\(3)
    );
\N_LED2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(11),
      I1 => \^valor_reg[29]_0\(9),
      O => \valor_reg[12]_0\(2)
    );
\N_LED2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(10),
      I1 => \^valor_reg[29]_0\(8),
      O => \valor_reg[12]_0\(1)
    );
\N_LED2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(9),
      I1 => \^valor_reg[29]_0\(7),
      O => \valor_reg[12]_0\(0)
    );
\N_LED2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(16),
      I1 => \^valor_reg[29]_0\(14),
      O => \valor_reg[16]_0\(3)
    );
\N_LED2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(15),
      I1 => \^valor_reg[29]_0\(13),
      O => \valor_reg[16]_0\(2)
    );
\N_LED2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(14),
      I1 => \^valor_reg[29]_0\(12),
      O => \valor_reg[16]_0\(1)
    );
\N_LED2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(13),
      I1 => \^valor_reg[29]_0\(11),
      O => \valor_reg[16]_0\(0)
    );
\N_LED2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(20),
      I1 => \^valor_reg[29]_0\(18),
      O => \valor_reg[20]_0\(3)
    );
\N_LED2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(19),
      I1 => \^valor_reg[29]_0\(17),
      O => \valor_reg[20]_0\(2)
    );
\N_LED2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(18),
      I1 => \^valor_reg[29]_0\(16),
      O => \valor_reg[20]_0\(1)
    );
\N_LED2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(17),
      I1 => \^valor_reg[29]_0\(15),
      O => \valor_reg[20]_0\(0)
    );
\N_LED2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(24),
      I1 => \^valor_reg[29]_0\(22),
      O => \valor_reg[24]_0\(3)
    );
\N_LED2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(23),
      I1 => \^valor_reg[29]_0\(21),
      O => \valor_reg[24]_0\(2)
    );
\N_LED2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(22),
      I1 => \^valor_reg[29]_0\(20),
      O => \valor_reg[24]_0\(1)
    );
\N_LED2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(21),
      I1 => \^valor_reg[29]_0\(19),
      O => \valor_reg[24]_0\(0)
    );
\N_LED2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(28),
      I1 => \^valor_reg[29]_0\(26),
      O => \valor_reg[28]_1\(3)
    );
\N_LED2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(27),
      I1 => \^valor_reg[29]_0\(25),
      O => \valor_reg[28]_1\(2)
    );
\N_LED2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(26),
      I1 => \^valor_reg[29]_0\(24),
      O => \valor_reg[28]_1\(1)
    );
\N_LED2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(25),
      I1 => \^valor_reg[29]_0\(23),
      O => \valor_reg[28]_1\(0)
    );
\N_LED2_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^valor_reg[29]_0\(28),
      I1 => VAL(30),
      O => \valor_reg[28]_0\(1)
    );
\N_LED2_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(29),
      I1 => \^valor_reg[29]_0\(27),
      O => \valor_reg[28]_0\(0)
    );
N_LED2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(4),
      I1 => \^valor_reg[29]_0\(2),
      O => S(2)
    );
N_LED2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(3),
      I1 => \^valor_reg[29]_0\(1),
      O => S(1)
    );
N_LED2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^valor_reg[29]_0\(2),
      I1 => \^valor_reg[29]_0\(0),
      O => S(0)
    );
\N_LED[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(10),
      I1 => N_LED10_in(9),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(8)
    );
\N_LED[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(11),
      I1 => N_LED10_in(10),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(9)
    );
\N_LED[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(12),
      I1 => N_LED10_in(11),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(10)
    );
\N_LED[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(11),
      O => \N_LED[12]_i_4_n_0\
    );
\N_LED[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(10),
      O => \N_LED[12]_i_5_n_0\
    );
\N_LED[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(9),
      O => \N_LED[12]_i_6_n_0\
    );
\N_LED[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(8),
      O => \N_LED[12]_i_7_n_0\
    );
\N_LED[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(13),
      I1 => N_LED10_in(12),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(11)
    );
\N_LED[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(14),
      I1 => N_LED10_in(13),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(12)
    );
\N_LED[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(15),
      I1 => N_LED10_in(14),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(13)
    );
\N_LED[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(16),
      I1 => N_LED10_in(15),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(14)
    );
\N_LED[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(15),
      O => \N_LED[16]_i_4_n_0\
    );
\N_LED[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(14),
      O => \N_LED[16]_i_5_n_0\
    );
\N_LED[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(13),
      O => \N_LED[16]_i_6_n_0\
    );
\N_LED[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(12),
      O => \N_LED[16]_i_7_n_0\
    );
\N_LED[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(17),
      I1 => N_LED10_in(16),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(15)
    );
\N_LED[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(18),
      I1 => N_LED10_in(17),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(16)
    );
\N_LED[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(19),
      I1 => N_LED10_in(18),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(17)
    );
\N_LED[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(1),
      I1 => N_LED10_in(0),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(0)
    );
\N_LED[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(20),
      I1 => N_LED10_in(19),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(18)
    );
\N_LED[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(19),
      O => \N_LED[20]_i_4_n_0\
    );
\N_LED[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(18),
      O => \N_LED[20]_i_5_n_0\
    );
\N_LED[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(17),
      O => \N_LED[20]_i_6_n_0\
    );
\N_LED[20]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(16),
      O => \N_LED[20]_i_7_n_0\
    );
\N_LED[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(21),
      I1 => N_LED10_in(20),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(19)
    );
\N_LED[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(22),
      I1 => N_LED10_in(21),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(20)
    );
\N_LED[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(23),
      I1 => N_LED10_in(22),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(21)
    );
\N_LED[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(24),
      I1 => N_LED10_in(23),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(22)
    );
\N_LED[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(23),
      O => \N_LED[24]_i_4_n_0\
    );
\N_LED[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(22),
      O => \N_LED[24]_i_5_n_0\
    );
\N_LED[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(21),
      O => \N_LED[24]_i_6_n_0\
    );
\N_LED[24]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(20),
      O => \N_LED[24]_i_7_n_0\
    );
\N_LED[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(25),
      I1 => N_LED10_in(24),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(23)
    );
\N_LED[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(26),
      I1 => N_LED10_in(25),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(24)
    );
\N_LED[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(27),
      I1 => N_LED10_in(26),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(25)
    );
\N_LED[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(28),
      I1 => N_LED10_in(27),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(26)
    );
\N_LED[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(27),
      O => \N_LED[28]_i_4_n_0\
    );
\N_LED[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(26),
      O => \N_LED[28]_i_5_n_0\
    );
\N_LED[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(25),
      O => \N_LED[28]_i_6_n_0\
    );
\N_LED[28]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(24),
      O => \N_LED[28]_i_7_n_0\
    );
\N_LED[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(29),
      I1 => N_LED10_in(28),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(27)
    );
\N_LED[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(2),
      I1 => N_LED10_in(1),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(1)
    );
\N_LED[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(30),
      I1 => N_LED10_in(29),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(28)
    );
\N_LED[30]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(29),
      O => \N_LED[30]_i_6_n_0\
    );
\N_LED[30]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(28),
      O => \N_LED[30]_i_7_n_0\
    );
\N_LED[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(3),
      I1 => N_LED10_in(2),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(2)
    );
\N_LED[4]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(0),
      O => \N_LED[4]_i_10_n_0\
    );
\N_LED[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(3),
      O => \N_LED[4]_i_7_n_0\
    );
\N_LED[4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(2),
      O => \N_LED[4]_i_8_n_0\
    );
\N_LED[4]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(1),
      O => \N_LED[4]_i_9_n_0\
    );
\N_LED[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(5),
      I1 => N_LED10_in(4),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(3)
    );
\N_LED[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(6),
      I1 => N_LED10_in(5),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(4)
    );
\N_LED[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(7),
      I1 => N_LED10_in(6),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(5)
    );
\N_LED[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(8),
      I1 => N_LED10_in(7),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(6)
    );
\N_LED[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(7),
      O => \N_LED[8]_i_4_n_0\
    );
\N_LED[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(6),
      O => \N_LED[8]_i_5_n_0\
    );
\N_LED[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(5),
      O => \N_LED[8]_i_6_n_0\
    );
\N_LED[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => N_LED10_in(4),
      O => \N_LED[8]_i_7_n_0\
    );
\N_LED[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \Barra_LED/Unidad_logica/N_LED1\(9),
      I1 => N_LED10_in(8),
      I2 => \N_LED_reg[18]\(0),
      I3 => CO(0),
      O => D(7)
    );
\N_LED_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[8]_i_2_n_0\,
      CO(3) => \N_LED_reg[12]_i_2_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[12]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Barra_LED/Unidad_logica/N_LED1\(12 downto 9),
      S(3) => \N_LED[12]_i_4_n_0\,
      S(2) => \N_LED[12]_i_5_n_0\,
      S(1) => \N_LED[12]_i_6_n_0\,
      S(0) => \N_LED[12]_i_7_n_0\
    );
\N_LED_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[12]_i_2_n_0\,
      CO(3) => \N_LED_reg[16]_i_2_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[16]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Barra_LED/Unidad_logica/N_LED1\(16 downto 13),
      S(3) => \N_LED[16]_i_4_n_0\,
      S(2) => \N_LED[16]_i_5_n_0\,
      S(1) => \N_LED[16]_i_6_n_0\,
      S(0) => \N_LED[16]_i_7_n_0\
    );
\N_LED_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[16]_i_2_n_0\,
      CO(3) => \N_LED_reg[20]_i_2_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[20]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Barra_LED/Unidad_logica/N_LED1\(20 downto 17),
      S(3) => \N_LED[20]_i_4_n_0\,
      S(2) => \N_LED[20]_i_5_n_0\,
      S(1) => \N_LED[20]_i_6_n_0\,
      S(0) => \N_LED[20]_i_7_n_0\
    );
\N_LED_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[20]_i_2_n_0\,
      CO(3) => \N_LED_reg[24]_i_2_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[24]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Barra_LED/Unidad_logica/N_LED1\(24 downto 21),
      S(3) => \N_LED[24]_i_4_n_0\,
      S(2) => \N_LED[24]_i_5_n_0\,
      S(1) => \N_LED[24]_i_6_n_0\,
      S(0) => \N_LED[24]_i_7_n_0\
    );
\N_LED_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[24]_i_2_n_0\,
      CO(3) => \N_LED_reg[28]_i_2_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[28]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Barra_LED/Unidad_logica/N_LED1\(28 downto 25),
      S(3) => \N_LED[28]_i_4_n_0\,
      S(2) => \N_LED[28]_i_5_n_0\,
      S(1) => \N_LED[28]_i_6_n_0\,
      S(0) => \N_LED[28]_i_7_n_0\
    );
\N_LED_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[28]_i_2_n_0\,
      CO(3 downto 0) => \NLW_N_LED_reg[30]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_N_LED_reg[30]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \Barra_LED/Unidad_logica/N_LED1\(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \N_LED[30]_i_6_n_0\,
      S(0) => \N_LED[30]_i_7_n_0\
    );
\N_LED_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \N_LED_reg[4]_i_3_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[4]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \N_LED_reg[4]\,
      DI(3 downto 0) => B"0000",
      O(3) => \N_LED[4]_i_10_0\(0),
      O(2 downto 0) => \Barra_LED/Unidad_logica/N_LED1\(3 downto 1),
      S(3) => \N_LED[4]_i_7_n_0\,
      S(2) => \N_LED[4]_i_8_n_0\,
      S(1) => \N_LED[4]_i_9_n_0\,
      S(0) => \N_LED[4]_i_10_n_0\
    );
\N_LED_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \N_LED_reg[4]_i_3_n_0\,
      CO(3) => \N_LED_reg[8]_i_2_n_0\,
      CO(2 downto 0) => \NLW_N_LED_reg[8]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Barra_LED/Unidad_logica/N_LED1\(8 downto 5),
      S(3) => \N_LED[8]_i_4_n_0\,
      S(2) => \N_LED[8]_i_5_n_0\,
      S(1) => \N_LED[8]_i_6_n_0\,
      S(0) => \N_LED[8]_i_7_n_0\
    );
\count0__0_carry__0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(8),
      O => \count0__0_carry__0_i_10_n_0\
    );
\count0__0_carry__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(7),
      O => \count0__0_carry__0_i_11_n_0\
    );
\count0__0_carry__0_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(6),
      O => \count0__0_carry__0_i_12_n_0\
    );
\count0__0_carry__0_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(5),
      O => \count0__0_carry__0_i_13_n_0\
    );
\count0__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(5),
      I1 => \count_reg[30]\(5),
      I2 => \count_reg[30]\(6),
      I3 => \^valor_reg[28]_2\(6),
      I4 => HAB_RACE,
      O => \count_reg[6]\(3)
    );
\count0__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(4),
      I1 => \count_reg[30]\(4),
      I2 => \count_reg[30]\(5),
      I3 => \^valor_reg[28]_2\(5),
      I4 => HAB_RACE,
      O => \count_reg[6]\(2)
    );
\count0__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(3),
      I1 => \count_reg[30]\(3),
      I2 => \count_reg[30]\(4),
      I3 => \^valor_reg[28]_2\(4),
      I4 => HAB_RACE,
      O => \count_reg[6]\(1)
    );
\count0__0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(2),
      I1 => \count_reg[30]\(2),
      I2 => \count_reg[30]\(3),
      I3 => \^valor_reg[28]_2\(3),
      I4 => HAB_RACE,
      O => \count_reg[6]\(0)
    );
\count0__0_carry__0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry_i_8_n_0\,
      CO(3) => \count0__0_carry__0_i_9_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry__0_i_9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^valor_reg[28]_2\(7 downto 4),
      S(3) => \count0__0_carry__0_i_10_n_0\,
      S(2) => \count0__0_carry__0_i_11_n_0\,
      S(1) => \count0__0_carry__0_i_12_n_0\,
      S(0) => \count0__0_carry__0_i_13_n_0\
    );
\count0__0_carry__1_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(12),
      O => \count0__0_carry__1_i_10_n_0\
    );
\count0__0_carry__1_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(11),
      O => \count0__0_carry__1_i_11_n_0\
    );
\count0__0_carry__1_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(10),
      O => \count0__0_carry__1_i_12_n_0\
    );
\count0__0_carry__1_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(9),
      O => \count0__0_carry__1_i_13_n_0\
    );
\count0__0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(9),
      I1 => \count_reg[30]\(9),
      I2 => \count_reg[30]\(10),
      I3 => \^valor_reg[28]_2\(10),
      I4 => HAB_RACE,
      O => \count_reg[10]\(3)
    );
\count0__0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(8),
      I1 => \count_reg[30]\(8),
      I2 => \count_reg[30]\(9),
      I3 => \^valor_reg[28]_2\(9),
      I4 => HAB_RACE,
      O => \count_reg[10]\(2)
    );
\count0__0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(7),
      I1 => \count_reg[30]\(7),
      I2 => \count_reg[30]\(8),
      I3 => \^valor_reg[28]_2\(8),
      I4 => HAB_RACE,
      O => \count_reg[10]\(1)
    );
\count0__0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(6),
      I1 => \count_reg[30]\(6),
      I2 => \count_reg[30]\(7),
      I3 => \^valor_reg[28]_2\(7),
      I4 => HAB_RACE,
      O => \count_reg[10]\(0)
    );
\count0__0_carry__1_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry__0_i_9_n_0\,
      CO(3) => \count0__0_carry__1_i_9_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry__1_i_9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^valor_reg[28]_2\(11 downto 8),
      S(3) => \count0__0_carry__1_i_10_n_0\,
      S(2) => \count0__0_carry__1_i_11_n_0\,
      S(1) => \count0__0_carry__1_i_12_n_0\,
      S(0) => \count0__0_carry__1_i_13_n_0\
    );
\count0__0_carry__2_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(16),
      O => \count0__0_carry__2_i_10_n_0\
    );
\count0__0_carry__2_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(15),
      O => \count0__0_carry__2_i_11_n_0\
    );
\count0__0_carry__2_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(14),
      O => \count0__0_carry__2_i_12_n_0\
    );
\count0__0_carry__2_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(13),
      O => \count0__0_carry__2_i_13_n_0\
    );
\count0__0_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(13),
      I1 => \count_reg[30]\(13),
      I2 => \count_reg[30]\(14),
      I3 => \^valor_reg[28]_2\(14),
      I4 => HAB_RACE,
      O => \count_reg[14]\(3)
    );
\count0__0_carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(12),
      I1 => \count_reg[30]\(12),
      I2 => \count_reg[30]\(13),
      I3 => \^valor_reg[28]_2\(13),
      I4 => HAB_RACE,
      O => \count_reg[14]\(2)
    );
\count0__0_carry__2_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(11),
      I1 => \count_reg[30]\(11),
      I2 => \count_reg[30]\(12),
      I3 => \^valor_reg[28]_2\(12),
      I4 => HAB_RACE,
      O => \count_reg[14]\(1)
    );
\count0__0_carry__2_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(10),
      I1 => \count_reg[30]\(10),
      I2 => \count_reg[30]\(11),
      I3 => \^valor_reg[28]_2\(11),
      I4 => HAB_RACE,
      O => \count_reg[14]\(0)
    );
\count0__0_carry__2_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry__1_i_9_n_0\,
      CO(3) => \count0__0_carry__2_i_9_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry__2_i_9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^valor_reg[28]_2\(15 downto 12),
      S(3) => \count0__0_carry__2_i_10_n_0\,
      S(2) => \count0__0_carry__2_i_11_n_0\,
      S(1) => \count0__0_carry__2_i_12_n_0\,
      S(0) => \count0__0_carry__2_i_13_n_0\
    );
\count0__0_carry__3_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(20),
      O => \count0__0_carry__3_i_10_n_0\
    );
\count0__0_carry__3_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(19),
      O => \count0__0_carry__3_i_11_n_0\
    );
\count0__0_carry__3_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(18),
      O => \count0__0_carry__3_i_12_n_0\
    );
\count0__0_carry__3_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(17),
      O => \count0__0_carry__3_i_13_n_0\
    );
\count0__0_carry__3_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(17),
      I1 => \count_reg[30]\(17),
      I2 => \count_reg[30]\(18),
      I3 => \^valor_reg[28]_2\(18),
      I4 => HAB_RACE,
      O => \count_reg[18]\(3)
    );
\count0__0_carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(16),
      I1 => \count_reg[30]\(16),
      I2 => \count_reg[30]\(17),
      I3 => \^valor_reg[28]_2\(17),
      I4 => HAB_RACE,
      O => \count_reg[18]\(2)
    );
\count0__0_carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(15),
      I1 => \count_reg[30]\(15),
      I2 => \count_reg[30]\(16),
      I3 => \^valor_reg[28]_2\(16),
      I4 => HAB_RACE,
      O => \count_reg[18]\(1)
    );
\count0__0_carry__3_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(14),
      I1 => \count_reg[30]\(14),
      I2 => \count_reg[30]\(15),
      I3 => \^valor_reg[28]_2\(15),
      I4 => HAB_RACE,
      O => \count_reg[18]\(0)
    );
\count0__0_carry__3_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry__2_i_9_n_0\,
      CO(3) => \count0__0_carry__3_i_9_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry__3_i_9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^valor_reg[28]_2\(19 downto 16),
      S(3) => \count0__0_carry__3_i_10_n_0\,
      S(2) => \count0__0_carry__3_i_11_n_0\,
      S(1) => \count0__0_carry__3_i_12_n_0\,
      S(0) => \count0__0_carry__3_i_13_n_0\
    );
\count0__0_carry__4_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(24),
      O => \count0__0_carry__4_i_10_n_0\
    );
\count0__0_carry__4_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(23),
      O => \count0__0_carry__4_i_11_n_0\
    );
\count0__0_carry__4_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(22),
      O => \count0__0_carry__4_i_12_n_0\
    );
\count0__0_carry__4_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(21),
      O => \count0__0_carry__4_i_13_n_0\
    );
\count0__0_carry__4_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(21),
      I1 => \count_reg[30]\(21),
      I2 => \count_reg[30]\(22),
      I3 => \^valor_reg[28]_2\(22),
      I4 => HAB_RACE,
      O => \count_reg[22]\(3)
    );
\count0__0_carry__4_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(20),
      I1 => \count_reg[30]\(20),
      I2 => \count_reg[30]\(21),
      I3 => \^valor_reg[28]_2\(21),
      I4 => HAB_RACE,
      O => \count_reg[22]\(2)
    );
\count0__0_carry__4_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(19),
      I1 => \count_reg[30]\(19),
      I2 => \count_reg[30]\(20),
      I3 => \^valor_reg[28]_2\(20),
      I4 => HAB_RACE,
      O => \count_reg[22]\(1)
    );
\count0__0_carry__4_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(18),
      I1 => \count_reg[30]\(18),
      I2 => \count_reg[30]\(19),
      I3 => \^valor_reg[28]_2\(19),
      I4 => HAB_RACE,
      O => \count_reg[22]\(0)
    );
\count0__0_carry__4_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry__3_i_9_n_0\,
      CO(3) => \count0__0_carry__4_i_9_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry__4_i_9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^valor_reg[28]_2\(23 downto 20),
      S(3) => \count0__0_carry__4_i_10_n_0\,
      S(2) => \count0__0_carry__4_i_11_n_0\,
      S(1) => \count0__0_carry__4_i_12_n_0\,
      S(0) => \count0__0_carry__4_i_13_n_0\
    );
\count0__0_carry__5_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(28),
      O => \count0__0_carry__5_i_10_n_0\
    );
\count0__0_carry__5_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(27),
      O => \count0__0_carry__5_i_11_n_0\
    );
\count0__0_carry__5_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(26),
      O => \count0__0_carry__5_i_12_n_0\
    );
\count0__0_carry__5_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(25),
      O => \count0__0_carry__5_i_13_n_0\
    );
\count0__0_carry__5_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(25),
      I1 => \count_reg[30]\(25),
      I2 => \count_reg[30]\(26),
      I3 => \^valor_reg[28]_2\(26),
      I4 => HAB_RACE,
      O => \count_reg[26]\(3)
    );
\count0__0_carry__5_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(24),
      I1 => \count_reg[30]\(24),
      I2 => \count_reg[30]\(25),
      I3 => \^valor_reg[28]_2\(25),
      I4 => HAB_RACE,
      O => \count_reg[26]\(2)
    );
\count0__0_carry__5_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(23),
      I1 => \count_reg[30]\(23),
      I2 => \count_reg[30]\(24),
      I3 => \^valor_reg[28]_2\(24),
      I4 => HAB_RACE,
      O => \count_reg[26]\(1)
    );
\count0__0_carry__5_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(22),
      I1 => \count_reg[30]\(22),
      I2 => \count_reg[30]\(23),
      I3 => \^valor_reg[28]_2\(23),
      I4 => HAB_RACE,
      O => \count_reg[26]\(0)
    );
\count0__0_carry__5_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry__4_i_9_n_0\,
      CO(3) => \count0__0_carry__5_i_9_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry__5_i_9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^valor_reg[28]_2\(27 downto 24),
      S(3) => \count0__0_carry__5_i_10_n_0\,
      S(2) => \count0__0_carry__5_i_11_n_0\,
      S(1) => \count0__0_carry__5_i_12_n_0\,
      S(0) => \count0__0_carry__5_i_13_n_0\
    );
\count0__0_carry__6_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52ADF807"
    )
        port map (
      I0 => HAB_RACE,
      I1 => \Cuent_atras/s_add\(29),
      I2 => \count_reg[30]\(28),
      I3 => \count_reg[30]\(29),
      I4 => \Cuent_atras/s_add\(30),
      O => HAB_RACE_reg(2)
    );
\count0__0_carry__6_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1CC33"
    )
        port map (
      I0 => \^valor_reg[28]_2\(27),
      I1 => \count_reg[30]\(27),
      I2 => \Cuent_atras/s_add\(29),
      I3 => \count_reg[30]\(28),
      I4 => HAB_RACE,
      O => HAB_RACE_reg(1)
    );
\count0__0_carry__6_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(26),
      I1 => \count_reg[30]\(26),
      I2 => \count_reg[30]\(27),
      I3 => \^valor_reg[28]_2\(27),
      I4 => HAB_RACE,
      O => HAB_RACE_reg(0)
    );
\count0__0_carry__6_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count0__0_carry__5_i_9_n_0\,
      CO(3 downto 0) => \NLW_count0__0_carry__6_i_6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_count0__0_carry__6_i_6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \Cuent_atras/s_add\(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \count0__0_carry__6_i_7_n_0\,
      S(0) => \count0__0_carry__6_i_8_n_0\
    );
\count0__0_carry__6_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(30),
      O => \count0__0_carry__6_i_7_n_0\
    );
\count0__0_carry__6_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(29),
      O => \count0__0_carry__6_i_8_n_0\
    );
\count0__0_carry_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(2),
      O => \count0__0_carry_i_10_n_0\
    );
\count0__0_carry_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(4),
      O => \count0__0_carry_i_11_n_0\
    );
\count0__0_carry_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(3),
      O => \count0__0_carry_i_12_n_0\
    );
\count0__0_carry_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(1),
      O => \count0__0_carry_i_13_n_0\
    );
\count0__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^valor_reg[29]_0\(0),
      I1 => HAB_RACE,
      I2 => relojes(0),
      O => \valor_reg[0]_3\(0)
    );
\count0__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(1),
      I1 => \count_reg[30]\(1),
      I2 => \count_reg[30]\(2),
      I3 => \^valor_reg[28]_2\(2),
      I4 => HAB_RACE,
      O => \count_reg[2]\(2)
    );
\count0__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1C3C3"
    )
        port map (
      I0 => \^valor_reg[28]_2\(0),
      I1 => \count_reg[30]\(0),
      I2 => \count_reg[30]\(1),
      I3 => \^valor_reg[28]_2\(1),
      I4 => HAB_RACE,
      O => \count_reg[2]\(1)
    );
\count0__0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DD25A5A"
    )
        port map (
      I0 => relojes(0),
      I1 => \^valor_reg[29]_0\(0),
      I2 => \count_reg[30]\(0),
      I3 => \^valor_reg[28]_2\(0),
      I4 => HAB_RACE,
      O => \count_reg[2]\(0)
    );
\count0__0_carry_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count0__0_carry_i_8_n_0\,
      CO(2 downto 0) => \NLW_count0__0_carry_i_8_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \count0__0_carry_i_2\,
      DI(3 downto 2) => B"00",
      DI(1) => \count0__0_carry_i_10_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^valor_reg[28]_2\(3 downto 0),
      S(3) => \count0__0_carry_i_11_n_0\,
      S(2) => \count0__0_carry_i_12_n_0\,
      S(1) => \^valor_reg[29]_0\(2),
      S(0) => \count0__0_carry_i_13_n_0\
    );
\valor[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE0000000000"
    )
        port map (
      I0 => \valor[0]_i_3_n_0\,
      I1 => \valor[0]_i_4_n_0\,
      I2 => \valor[0]_i_5_n_0\,
      I3 => JUEGO2MENU,
      I4 => valor10_out,
      I5 => Q(1),
      O => valor
    );
\valor[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => valor10_out,
      I1 => \^valor_reg[29]_0\(0),
      O => \valor[0]_i_10_n_0\
    );
\valor[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(3),
      I1 => valor10_out,
      O => \valor[0]_i_11_n_0\
    );
\valor[0]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(2),
      I1 => valor10_out,
      O => \valor[0]_i_12__1_n_0\
    );
\valor[0]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \^valor_reg[29]_0\(1),
      I1 => \^valor_reg[29]_0\(0),
      I2 => valor10_out,
      O => \valor[0]_i_13__1_n_0\
    );
\valor[0]_i_14__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(0),
      O => \valor[0]_i_14__1_n_0\
    );
\valor[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^valor_reg[29]_0\(10),
      I1 => \^valor_reg[29]_0\(9),
      I2 => \^valor_reg[29]_0\(8),
      I3 => \^valor_reg[29]_0\(7),
      O => \valor[0]_i_15_n_0\
    );
\valor[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^valor_reg[29]_0\(26),
      I1 => \^valor_reg[29]_0\(25),
      I2 => \^valor_reg[29]_0\(24),
      I3 => \^valor_reg[29]_0\(23),
      O => \valor[0]_i_16_n_0\
    );
\valor[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^valor_reg[29]_0\(19),
      I1 => \^valor_reg[29]_0\(20),
      I2 => \^valor_reg[29]_0\(21),
      I3 => \^valor_reg[29]_0\(22),
      I4 => \valor[0]_i_19_n_0\,
      O => \valor[0]_i_17_n_0\
    );
\valor[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^valor_reg[29]_0\(6),
      I1 => \^valor_reg[29]_0\(5),
      I2 => \^valor_reg[29]_0\(4),
      I3 => \^valor_reg[29]_0\(3),
      I4 => \^valor_reg[29]_0\(2),
      I5 => \valor[0]_i_3_n_0\,
      O => \valor[0]_i_18_n_0\
    );
\valor[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^valor_reg[29]_0\(18),
      I1 => \^valor_reg[29]_0\(17),
      I2 => \^valor_reg[29]_0\(16),
      I3 => \^valor_reg[29]_0\(15),
      O => \valor[0]_i_19_n_0\
    );
\valor[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^valor_reg[29]_0\(11),
      I1 => \^valor_reg[29]_0\(12),
      I2 => \^valor_reg[29]_0\(13),
      I3 => \^valor_reg[29]_0\(14),
      I4 => \valor[0]_i_15_n_0\,
      O => \valor[0]_i_3_n_0\
    );
\valor[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^valor_reg[29]_0\(2),
      I1 => \^valor_reg[29]_0\(1),
      I2 => \^valor_reg[29]_0\(3),
      I3 => \^valor_reg[29]_0\(4),
      I4 => \^valor_reg[29]_0\(5),
      I5 => \^valor_reg[29]_0\(6),
      O => \valor[0]_i_4_n_0\
    );
\valor[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \valor[0]_i_16_n_0\,
      I1 => VAL(30),
      I2 => \^valor_reg[29]_0\(29),
      I3 => \^valor_reg[29]_0\(28),
      I4 => \^valor_reg[29]_0\(27),
      I5 => \valor[0]_i_17_n_0\,
      O => \valor[0]_i_5_n_0\
    );
\valor[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002A"
    )
        port map (
      I0 => MENU2JUEGO,
      I1 => \^valor_reg[29]_0\(1),
      I2 => \^valor_reg[29]_0\(0),
      I3 => \valor[0]_i_5_n_0\,
      I4 => \valor[0]_i_18_n_0\,
      O => valor10_out
    );
\valor[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(3),
      I1 => valor10_out,
      O => \valor[0]_i_7_n_0\
    );
\valor[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(2),
      I1 => valor10_out,
      O => \valor[0]_i_8_n_0\
    );
\valor[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^valor_reg[29]_0\(0),
      I1 => valor10_out,
      I2 => \^valor_reg[29]_0\(1),
      O => \valor[0]_i_9_n_0\
    );
\valor[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(15),
      I1 => valor10_out,
      O => \valor[12]_i_2_n_0\
    );
\valor[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(14),
      I1 => valor10_out,
      O => \valor[12]_i_3_n_0\
    );
\valor[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(13),
      I1 => valor10_out,
      O => \valor[12]_i_4_n_0\
    );
\valor[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(12),
      I1 => valor10_out,
      O => \valor[12]_i_5_n_0\
    );
\valor[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(15),
      I1 => valor10_out,
      O => \valor[12]_i_6_n_0\
    );
\valor[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(14),
      I1 => valor10_out,
      O => \valor[12]_i_7_n_0\
    );
\valor[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(13),
      I1 => valor10_out,
      O => \valor[12]_i_8_n_0\
    );
\valor[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(12),
      I1 => valor10_out,
      O => \valor[12]_i_9_n_0\
    );
\valor[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(19),
      I1 => valor10_out,
      O => \valor[16]_i_2_n_0\
    );
\valor[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(18),
      I1 => valor10_out,
      O => \valor[16]_i_3_n_0\
    );
\valor[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(17),
      I1 => valor10_out,
      O => \valor[16]_i_4_n_0\
    );
\valor[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(16),
      I1 => valor10_out,
      O => \valor[16]_i_5_n_0\
    );
\valor[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(19),
      I1 => valor10_out,
      O => \valor[16]_i_6_n_0\
    );
\valor[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(18),
      I1 => valor10_out,
      O => \valor[16]_i_7_n_0\
    );
\valor[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(17),
      I1 => valor10_out,
      O => \valor[16]_i_8_n_0\
    );
\valor[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(16),
      I1 => valor10_out,
      O => \valor[16]_i_9_n_0\
    );
\valor[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(23),
      I1 => valor10_out,
      O => \valor[20]_i_2_n_0\
    );
\valor[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(22),
      I1 => valor10_out,
      O => \valor[20]_i_3_n_0\
    );
\valor[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(21),
      I1 => valor10_out,
      O => \valor[20]_i_4_n_0\
    );
\valor[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(20),
      I1 => valor10_out,
      O => \valor[20]_i_5_n_0\
    );
\valor[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(23),
      I1 => valor10_out,
      O => \valor[20]_i_6_n_0\
    );
\valor[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(22),
      I1 => valor10_out,
      O => \valor[20]_i_7_n_0\
    );
\valor[20]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(21),
      I1 => valor10_out,
      O => \valor[20]_i_8_n_0\
    );
\valor[20]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(20),
      I1 => valor10_out,
      O => \valor[20]_i_9_n_0\
    );
\valor[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(27),
      I1 => valor10_out,
      O => \valor[24]_i_2_n_0\
    );
\valor[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(26),
      I1 => valor10_out,
      O => \valor[24]_i_3_n_0\
    );
\valor[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(25),
      I1 => valor10_out,
      O => \valor[24]_i_4_n_0\
    );
\valor[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(24),
      I1 => valor10_out,
      O => \valor[24]_i_5_n_0\
    );
\valor[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(27),
      I1 => valor10_out,
      O => \valor[24]_i_6_n_0\
    );
\valor[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(26),
      I1 => valor10_out,
      O => \valor[24]_i_7_n_0\
    );
\valor[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(25),
      I1 => valor10_out,
      O => \valor[24]_i_8_n_0\
    );
\valor[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(24),
      I1 => valor10_out,
      O => \valor[24]_i_9_n_0\
    );
\valor[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(29),
      I1 => valor10_out,
      O => \valor[28]_i_2_n_0\
    );
\valor[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(28),
      I1 => valor10_out,
      O => \valor[28]_i_3_n_0\
    );
\valor[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(30),
      I1 => valor10_out,
      O => \valor[28]_i_4_n_0\
    );
\valor[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(29),
      I1 => valor10_out,
      O => \valor[28]_i_5_n_0\
    );
\valor[28]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(28),
      I1 => valor10_out,
      O => \valor[28]_i_6_n_0\
    );
\valor[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(7),
      I1 => valor10_out,
      O => \valor[4]_i_2_n_0\
    );
\valor[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(6),
      I1 => valor10_out,
      O => \valor[4]_i_3_n_0\
    );
\valor[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(5),
      I1 => valor10_out,
      O => \valor[4]_i_4_n_0\
    );
\valor[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(4),
      I1 => valor10_out,
      O => \valor[4]_i_5_n_0\
    );
\valor[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(7),
      I1 => valor10_out,
      O => \valor[4]_i_6_n_0\
    );
\valor[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(6),
      I1 => valor10_out,
      O => \valor[4]_i_7_n_0\
    );
\valor[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(5),
      I1 => valor10_out,
      O => \valor[4]_i_8_n_0\
    );
\valor[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(4),
      I1 => valor10_out,
      O => \valor[4]_i_9_n_0\
    );
\valor[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(11),
      I1 => valor10_out,
      O => \valor[8]_i_2_n_0\
    );
\valor[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(10),
      I1 => valor10_out,
      O => \valor[8]_i_3_n_0\
    );
\valor[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(9),
      I1 => valor10_out,
      O => \valor[8]_i_4_n_0\
    );
\valor[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valor_reg[29]_0\(8),
      I1 => valor10_out,
      O => \valor[8]_i_5_n_0\
    );
\valor[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(11),
      I1 => valor10_out,
      O => \valor[8]_i_6_n_0\
    );
\valor[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(10),
      I1 => valor10_out,
      O => \valor[8]_i_7_n_0\
    );
\valor[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(9),
      I1 => valor10_out,
      O => \valor[8]_i_8_n_0\
    );
\valor[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[29]_0\(8),
      I1 => valor10_out,
      O => \valor[8]_i_9_n_0\
    );
\valor_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      D => \valor_reg[0]_i_2_n_7\,
      PRE => Q(0),
      Q => \^valor_reg[29]_0\(0)
    );
\valor_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \valor_reg[0]_i_2_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[0]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \valor[0]_i_7_n_0\,
      DI(2) => \valor[0]_i_8_n_0\,
      DI(1) => \valor[0]_i_9_n_0\,
      DI(0) => \valor[0]_i_10_n_0\,
      O(3) => \valor_reg[0]_i_2_n_4\,
      O(2) => \valor_reg[0]_i_2_n_5\,
      O(1) => \valor_reg[0]_i_2_n_6\,
      O(0) => \valor_reg[0]_i_2_n_7\,
      S(3) => \valor[0]_i_11_n_0\,
      S(2) => \valor[0]_i_12__1_n_0\,
      S(1) => \valor[0]_i_13__1_n_0\,
      S(0) => \valor[0]_i_14__1_n_0\
    );
\valor_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[8]_i_1_n_5\,
      Q => \^valor_reg[29]_0\(10)
    );
\valor_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[8]_i_1_n_4\,
      Q => \^valor_reg[29]_0\(11)
    );
\valor_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[12]_i_1_n_7\,
      Q => \^valor_reg[29]_0\(12)
    );
\valor_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[8]_i_1_n_0\,
      CO(3) => \valor_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \valor[12]_i_2_n_0\,
      DI(2) => \valor[12]_i_3_n_0\,
      DI(1) => \valor[12]_i_4_n_0\,
      DI(0) => \valor[12]_i_5_n_0\,
      O(3) => \valor_reg[12]_i_1_n_4\,
      O(2) => \valor_reg[12]_i_1_n_5\,
      O(1) => \valor_reg[12]_i_1_n_6\,
      O(0) => \valor_reg[12]_i_1_n_7\,
      S(3) => \valor[12]_i_6_n_0\,
      S(2) => \valor[12]_i_7_n_0\,
      S(1) => \valor[12]_i_8_n_0\,
      S(0) => \valor[12]_i_9_n_0\
    );
\valor_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[12]_i_1_n_6\,
      Q => \^valor_reg[29]_0\(13)
    );
\valor_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[12]_i_1_n_5\,
      Q => \^valor_reg[29]_0\(14)
    );
\valor_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[12]_i_1_n_4\,
      Q => \^valor_reg[29]_0\(15)
    );
\valor_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[16]_i_1_n_7\,
      Q => \^valor_reg[29]_0\(16)
    );
\valor_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[12]_i_1_n_0\,
      CO(3) => \valor_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \valor[16]_i_2_n_0\,
      DI(2) => \valor[16]_i_3_n_0\,
      DI(1) => \valor[16]_i_4_n_0\,
      DI(0) => \valor[16]_i_5_n_0\,
      O(3) => \valor_reg[16]_i_1_n_4\,
      O(2) => \valor_reg[16]_i_1_n_5\,
      O(1) => \valor_reg[16]_i_1_n_6\,
      O(0) => \valor_reg[16]_i_1_n_7\,
      S(3) => \valor[16]_i_6_n_0\,
      S(2) => \valor[16]_i_7_n_0\,
      S(1) => \valor[16]_i_8_n_0\,
      S(0) => \valor[16]_i_9_n_0\
    );
\valor_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[16]_i_1_n_6\,
      Q => \^valor_reg[29]_0\(17)
    );
\valor_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[16]_i_1_n_5\,
      Q => \^valor_reg[29]_0\(18)
    );
\valor_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[16]_i_1_n_4\,
      Q => \^valor_reg[29]_0\(19)
    );
\valor_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[0]_i_2_n_6\,
      Q => \^valor_reg[29]_0\(1)
    );
\valor_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[20]_i_1_n_7\,
      Q => \^valor_reg[29]_0\(20)
    );
\valor_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[16]_i_1_n_0\,
      CO(3) => \valor_reg[20]_i_1_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[20]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \valor[20]_i_2_n_0\,
      DI(2) => \valor[20]_i_3_n_0\,
      DI(1) => \valor[20]_i_4_n_0\,
      DI(0) => \valor[20]_i_5_n_0\,
      O(3) => \valor_reg[20]_i_1_n_4\,
      O(2) => \valor_reg[20]_i_1_n_5\,
      O(1) => \valor_reg[20]_i_1_n_6\,
      O(0) => \valor_reg[20]_i_1_n_7\,
      S(3) => \valor[20]_i_6_n_0\,
      S(2) => \valor[20]_i_7_n_0\,
      S(1) => \valor[20]_i_8_n_0\,
      S(0) => \valor[20]_i_9_n_0\
    );
\valor_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[20]_i_1_n_6\,
      Q => \^valor_reg[29]_0\(21)
    );
\valor_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[20]_i_1_n_5\,
      Q => \^valor_reg[29]_0\(22)
    );
\valor_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[20]_i_1_n_4\,
      Q => \^valor_reg[29]_0\(23)
    );
\valor_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[24]_i_1_n_7\,
      Q => \^valor_reg[29]_0\(24)
    );
\valor_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[20]_i_1_n_0\,
      CO(3) => \valor_reg[24]_i_1_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[24]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \valor[24]_i_2_n_0\,
      DI(2) => \valor[24]_i_3_n_0\,
      DI(1) => \valor[24]_i_4_n_0\,
      DI(0) => \valor[24]_i_5_n_0\,
      O(3) => \valor_reg[24]_i_1_n_4\,
      O(2) => \valor_reg[24]_i_1_n_5\,
      O(1) => \valor_reg[24]_i_1_n_6\,
      O(0) => \valor_reg[24]_i_1_n_7\,
      S(3) => \valor[24]_i_6_n_0\,
      S(2) => \valor[24]_i_7_n_0\,
      S(1) => \valor[24]_i_8_n_0\,
      S(0) => \valor[24]_i_9_n_0\
    );
\valor_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[24]_i_1_n_6\,
      Q => \^valor_reg[29]_0\(25)
    );
\valor_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[24]_i_1_n_5\,
      Q => \^valor_reg[29]_0\(26)
    );
\valor_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[24]_i_1_n_4\,
      Q => \^valor_reg[29]_0\(27)
    );
\valor_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[28]_i_1_n_7\,
      Q => \^valor_reg[29]_0\(28)
    );
\valor_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[24]_i_1_n_0\,
      CO(3 downto 0) => \NLW_valor_reg[28]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \valor[28]_i_2_n_0\,
      DI(0) => \valor[28]_i_3_n_0\,
      O(3) => \NLW_valor_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \valor_reg[28]_i_1_n_5\,
      O(1) => \valor_reg[28]_i_1_n_6\,
      O(0) => \valor_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2) => \valor[28]_i_4_n_0\,
      S(1) => \valor[28]_i_5_n_0\,
      S(0) => \valor[28]_i_6_n_0\
    );
\valor_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[28]_i_1_n_6\,
      Q => \^valor_reg[29]_0\(29)
    );
\valor_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[0]_i_2_n_5\,
      Q => \^valor_reg[29]_0\(2)
    );
\valor_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[28]_i_1_n_5\,
      Q => VAL(30)
    );
\valor_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[0]_i_2_n_4\,
      Q => \^valor_reg[29]_0\(3)
    );
\valor_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[4]_i_1_n_7\,
      Q => \^valor_reg[29]_0\(4)
    );
\valor_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[0]_i_2_n_0\,
      CO(3) => \valor_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \valor[4]_i_2_n_0\,
      DI(2) => \valor[4]_i_3_n_0\,
      DI(1) => \valor[4]_i_4_n_0\,
      DI(0) => \valor[4]_i_5_n_0\,
      O(3) => \valor_reg[4]_i_1_n_4\,
      O(2) => \valor_reg[4]_i_1_n_5\,
      O(1) => \valor_reg[4]_i_1_n_6\,
      O(0) => \valor_reg[4]_i_1_n_7\,
      S(3) => \valor[4]_i_6_n_0\,
      S(2) => \valor[4]_i_7_n_0\,
      S(1) => \valor[4]_i_8_n_0\,
      S(0) => \valor[4]_i_9_n_0\
    );
\valor_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[4]_i_1_n_6\,
      Q => \^valor_reg[29]_0\(5)
    );
\valor_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[4]_i_1_n_5\,
      Q => \^valor_reg[29]_0\(6)
    );
\valor_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[4]_i_1_n_4\,
      Q => \^valor_reg[29]_0\(7)
    );
\valor_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[8]_i_1_n_7\,
      Q => \^valor_reg[29]_0\(8)
    );
\valor_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[4]_i_1_n_0\,
      CO(3) => \valor_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \valor[8]_i_2_n_0\,
      DI(2) => \valor[8]_i_3_n_0\,
      DI(1) => \valor[8]_i_4_n_0\,
      DI(0) => \valor[8]_i_5_n_0\,
      O(3) => \valor_reg[8]_i_1_n_4\,
      O(2) => \valor_reg[8]_i_1_n_5\,
      O(1) => \valor_reg[8]_i_1_n_6\,
      O(0) => \valor_reg[8]_i_1_n_7\,
      S(3) => \valor[8]_i_6_n_0\,
      S(2) => \valor[8]_i_7_n_0\,
      S(1) => \valor[8]_i_8_n_0\,
      S(0) => \valor[8]_i_9_n_0\
    );
\valor_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[8]_i_1_n_6\,
      Q => \^valor_reg[29]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SELECTOR__parameterized1\ is
  port (
    VAL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \valor_reg[14]_0\ : out STD_LOGIC;
    \valor_reg[11]_0\ : out STD_LOGIC;
    \valor_reg[1]_0\ : out STD_LOGIC;
    \valor_reg[15]_0\ : out STD_LOGIC;
    \valor_reg[0]_0\ : out STD_LOGIC;
    \i_reg[0]\ : out STD_LOGIC;
    \valor_reg[1]_1\ : out STD_LOGIC;
    \valor_reg[0]_1\ : out STD_LOGIC;
    valor : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    MENU2JUEGO : in STD_LOGIC;
    \CARACTER_reg_rep[1]\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[5]\ : in STD_LOGIC;
    \CARACTER_reg_rep[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SELECTOR__parameterized1\ : entity is "SELECTOR";
end \SELECTOR__parameterized1\;

architecture STRUCTURE of \SELECTOR__parameterized1\ is
  signal \CARACTER_rep[6]_i_27_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_28_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_29_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_35_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_36_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_37_n_0\ : STD_LOGIC;
  signal \CARACTER_rep[6]_i_38_n_0\ : STD_LOGIC;
  signal HAB_RACE_i_3_n_0 : STD_LOGIC;
  signal HAB_RACE_i_4_n_0 : STD_LOGIC;
  signal HAB_RACE_i_5_n_0 : STD_LOGIC;
  signal HAB_RACE_i_6_n_0 : STD_LOGIC;
  signal HAB_RACE_i_7_n_0 : STD_LOGIC;
  signal HAB_RACE_i_8_n_0 : STD_LOGIC;
  signal HAB_RACE_i_9_n_0 : STD_LOGIC;
  signal \^val\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal car : STD_LOGIC_VECTOR ( 30 downto 2 );
  signal \valor[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \valor[0]_i_12_n_0\ : STD_LOGIC;
  signal \valor[0]_i_13_n_0\ : STD_LOGIC;
  signal \valor[0]_i_14_n_0\ : STD_LOGIC;
  signal \valor[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \valor[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \valor[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \valor[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \valor[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \valor[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \valor[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \valor[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \valor[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \valor[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \valor[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \valor[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \valor[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \valor[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \valor[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \valor[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \valor[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \valor[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \valor[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \valor[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \valor[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \valor[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \valor[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \valor[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \valor[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \valor[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \valor[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \valor[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \valor[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \valor[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \valor[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \valor_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \valor_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \valor_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \valor_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \valor_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \valor_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \valor_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \valor_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \valor_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \valor_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \^valor_reg[14]_0\ : STD_LOGIC;
  signal \^valor_reg[15]_0\ : STD_LOGIC;
  signal \valor_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \valor_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \valor_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \valor_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \valor_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \valor_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \valor_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \valor_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \valor_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \valor_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \valor_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \valor_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \valor_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \valor_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \valor_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \valor_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \valor_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \valor_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \valor_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \valor_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \valor_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \valor_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \valor_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \valor_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \valor_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \valor_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \valor_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \valor_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_valor_reg[0]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[24]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_valor_reg[28]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_valor_reg[4]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CARACTER_rep[4]_i_20\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \CARACTER_rep[6]_i_15\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \CARACTER_rep[6]_i_19\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \CARACTER_rep[6]_i_38\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of HAB_RACE_i_3 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \valor[0]_i_10__0\ : label is "soft_lutpair64";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \valor_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[8]_i_1__0\ : label is 11;
begin
  VAL(1 downto 0) <= \^val\(1 downto 0);
  \valor_reg[14]_0\ <= \^valor_reg[14]_0\;
  \valor_reg[15]_0\ <= \^valor_reg[15]_0\;
\CARACTER_rep[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020000033300000"
    )
        port map (
      I0 => \CARACTER_reg_rep[1]\,
      I1 => \^valor_reg[15]_0\,
      I2 => \^val\(1),
      I3 => \^val\(0),
      I4 => \CARACTER_reg_rep[1]_0\,
      I5 => \CARACTER_reg_rep[1]_1\,
      O => \valor_reg[1]_0\
    );
\CARACTER_rep[4]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^val\(0),
      I1 => \^val\(1),
      O => \valor_reg[0]_1\
    );
\CARACTER_rep[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000EEE00000000"
    )
        port map (
      I0 => \^val\(0),
      I1 => \^val\(1),
      I2 => \CARACTER_reg_rep[5]\,
      I3 => \CARACTER_reg_rep[5]_0\(1),
      I4 => \^valor_reg[15]_0\,
      I5 => \CARACTER_reg_rep[1]_0\,
      O => \valor_reg[0]_0\
    );
\CARACTER_rep[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEFF"
    )
        port map (
      I0 => \CARACTER_rep[6]_i_27_n_0\,
      I1 => \CARACTER_rep[6]_i_28_n_0\,
      I2 => \CARACTER_rep[6]_i_29_n_0\,
      I3 => \^val\(1),
      I4 => \^val\(0),
      O => \valor_reg[1]_1\
    );
\CARACTER_rep[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \CARACTER_rep[6]_i_29_n_0\,
      I1 => \CARACTER_rep[6]_i_28_n_0\,
      I2 => \CARACTER_rep[6]_i_27_n_0\,
      O => \^valor_reg[15]_0\
    );
\CARACTER_rep[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \CARACTER_rep[6]_i_35_n_0\,
      I1 => car(22),
      I2 => car(21),
      I3 => car(24),
      I4 => car(23),
      I5 => \CARACTER_rep[6]_i_36_n_0\,
      O => \CARACTER_rep[6]_i_27_n_0\
    );
\CARACTER_rep[6]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => car(7),
      I1 => car(8),
      I2 => car(5),
      I3 => car(6),
      I4 => \CARACTER_rep[6]_i_37_n_0\,
      O => \CARACTER_rep[6]_i_28_n_0\
    );
\CARACTER_rep[6]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => car(15),
      I1 => car(16),
      I2 => car(13),
      I3 => car(14),
      I4 => \CARACTER_rep[6]_i_38_n_0\,
      O => \CARACTER_rep[6]_i_29_n_0\
    );
\CARACTER_rep[6]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => car(26),
      I1 => car(25),
      I2 => car(28),
      I3 => car(27),
      O => \CARACTER_rep[6]_i_35_n_0\
    );
\CARACTER_rep[6]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => car(2),
      I1 => car(29),
      I2 => car(30),
      I3 => car(4),
      I4 => car(3),
      O => \CARACTER_rep[6]_i_36_n_0\
    );
\CARACTER_rep[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => car(10),
      I1 => car(9),
      I2 => car(12),
      I3 => car(11),
      O => \CARACTER_rep[6]_i_37_n_0\
    );
\CARACTER_rep[6]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => car(18),
      I1 => car(17),
      I2 => car(20),
      I3 => car(19),
      O => \CARACTER_rep[6]_i_38_n_0\
    );
\CARACTER_rep[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000888000000000"
    )
        port map (
      I0 => \CARACTER_reg_rep[5]_0\(0),
      I1 => \CARACTER_reg_rep[5]_0\(1),
      I2 => \^val\(0),
      I3 => \^val\(1),
      I4 => \^valor_reg[15]_0\,
      I5 => \CARACTER_reg_rep[1]_0\,
      O => \i_reg[0]\
    );
HAB_RACE_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => car(11),
      I1 => car(14),
      I2 => car(17),
      I3 => HAB_RACE_i_3_n_0,
      I4 => HAB_RACE_i_4_n_0,
      I5 => HAB_RACE_i_5_n_0,
      O => \valor_reg[11]_0\
    );
HAB_RACE_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => car(16),
      I1 => car(2),
      I2 => car(13),
      I3 => \^val\(1),
      O => HAB_RACE_i_3_n_0
    );
HAB_RACE_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => car(3),
      I1 => car(27),
      I2 => car(4),
      I3 => car(15),
      I4 => HAB_RACE_i_6_n_0,
      O => HAB_RACE_i_4_n_0
    );
HAB_RACE_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => HAB_RACE_i_7_n_0,
      I1 => car(21),
      I2 => car(19),
      I3 => car(30),
      I4 => car(20),
      I5 => HAB_RACE_i_8_n_0,
      O => HAB_RACE_i_5_n_0
    );
HAB_RACE_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => car(24),
      I1 => car(5),
      I2 => car(9),
      I3 => car(8),
      O => HAB_RACE_i_6_n_0
    );
HAB_RACE_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => car(28),
      I1 => car(7),
      I2 => car(22),
      I3 => car(10),
      O => HAB_RACE_i_7_n_0
    );
HAB_RACE_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => car(12),
      I1 => \^val\(0),
      I2 => car(6),
      I3 => car(29),
      I4 => HAB_RACE_i_9_n_0,
      O => HAB_RACE_i_8_n_0
    );
HAB_RACE_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => car(26),
      I1 => car(23),
      I2 => car(25),
      I3 => car(18),
      O => HAB_RACE_i_9_n_0
    );
\valor[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => car(17),
      I1 => car(15),
      I2 => car(20),
      I3 => car(18),
      O => \valor[0]_i_10__0_n_0\
    );
\valor[0]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => car(19),
      I1 => car(21),
      O => \valor[0]_i_11__1_n_0\
    );
\valor[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => car(25),
      I1 => car(30),
      I2 => \^val\(1),
      I3 => car(24),
      I4 => \valor[0]_i_14_n_0\,
      O => \valor[0]_i_12_n_0\
    );
\valor[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \valor[0]_i_15__0_n_0\,
      I1 => \valor[0]_i_16__0_n_0\,
      I2 => car(10),
      I3 => car(8),
      I4 => car(26),
      I5 => car(4),
      O => \valor[0]_i_13_n_0\
    );
\valor[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => car(23),
      I1 => car(11),
      I2 => car(22),
      I3 => car(5),
      O => \valor[0]_i_14_n_0\
    );
\valor[0]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => car(27),
      I1 => car(6),
      I2 => car(2),
      I3 => car(3),
      I4 => car(28),
      I5 => car(29),
      O => \valor[0]_i_15__0_n_0\
    );
\valor[0]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => car(13),
      I1 => car(9),
      I2 => car(12),
      I3 => car(7),
      O => \valor[0]_i_16__0_n_0\
    );
\valor[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \valor[0]_i_10__0_n_0\,
      I1 => car(14),
      I2 => car(16),
      I3 => \valor[0]_i_11__1_n_0\,
      I4 => \valor[0]_i_12_n_0\,
      I5 => \valor[0]_i_13_n_0\,
      O => \^valor_reg[14]_0\
    );
\valor[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      O => \valor[0]_i_4__0_n_0\
    );
\valor[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      O => \valor[0]_i_5__0_n_0\
    );
\valor[0]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(3),
      O => \valor[0]_i_6__1_n_0\
    );
\valor[0]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(2),
      O => \valor[0]_i_7__1_n_0\
    );
\valor[0]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44FB"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => \^val\(0),
      I3 => \^val\(1),
      O => \valor[0]_i_8__1_n_0\
    );
\valor[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^val\(0),
      O => \valor[0]_i_9__0_n_0\
    );
\valor[12]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(15),
      O => \valor[12]_i_2__1_n_0\
    );
\valor[12]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(14),
      O => \valor[12]_i_3__1_n_0\
    );
\valor[12]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(13),
      O => \valor[12]_i_4__1_n_0\
    );
\valor[12]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(12),
      O => \valor[12]_i_5__1_n_0\
    );
\valor[16]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(19),
      O => \valor[16]_i_2__1_n_0\
    );
\valor[16]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(18),
      O => \valor[16]_i_3__1_n_0\
    );
\valor[16]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(17),
      O => \valor[16]_i_4__1_n_0\
    );
\valor[16]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(16),
      O => \valor[16]_i_5__1_n_0\
    );
\valor[20]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(23),
      O => \valor[20]_i_2__1_n_0\
    );
\valor[20]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(22),
      O => \valor[20]_i_3__1_n_0\
    );
\valor[20]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(21),
      O => \valor[20]_i_4__1_n_0\
    );
\valor[20]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(20),
      O => \valor[20]_i_5__1_n_0\
    );
\valor[24]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(27),
      O => \valor[24]_i_2__1_n_0\
    );
\valor[24]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(26),
      O => \valor[24]_i_3__1_n_0\
    );
\valor[24]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(25),
      O => \valor[24]_i_4__1_n_0\
    );
\valor[24]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(24),
      O => \valor[24]_i_5__1_n_0\
    );
\valor[28]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(30),
      O => \valor[28]_i_2__1_n_0\
    );
\valor[28]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(29),
      O => \valor[28]_i_3__1_n_0\
    );
\valor[28]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(28),
      O => \valor[28]_i_4__1_n_0\
    );
\valor[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(7),
      O => \valor[4]_i_2__1_n_0\
    );
\valor[4]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(6),
      O => \valor[4]_i_3__1_n_0\
    );
\valor[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(5),
      O => \valor[4]_i_4__1_n_0\
    );
\valor[4]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(4),
      O => \valor[4]_i_5__1_n_0\
    );
\valor[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(11),
      O => \valor[8]_i_2__1_n_0\
    );
\valor[8]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(10),
      O => \valor[8]_i_3__1_n_0\
    );
\valor[8]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(9),
      O => \valor[8]_i_4__1_n_0\
    );
\valor[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^valor_reg[14]_0\,
      I1 => MENU2JUEGO,
      I2 => car(8),
      O => \valor[8]_i_5__1_n_0\
    );
\valor_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      D => \valor_reg[0]_i_2__0_n_7\,
      PRE => Q(0),
      Q => \^val\(0)
    );
\valor_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \valor_reg[0]_i_2__0_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[0]_i_2__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => car(3 downto 2),
      DI(1) => \valor[0]_i_4__0_n_0\,
      DI(0) => \valor[0]_i_5__0_n_0\,
      O(3) => \valor_reg[0]_i_2__0_n_4\,
      O(2) => \valor_reg[0]_i_2__0_n_5\,
      O(1) => \valor_reg[0]_i_2__0_n_6\,
      O(0) => \valor_reg[0]_i_2__0_n_7\,
      S(3) => \valor[0]_i_6__1_n_0\,
      S(2) => \valor[0]_i_7__1_n_0\,
      S(1) => \valor[0]_i_8__1_n_0\,
      S(0) => \valor[0]_i_9__0_n_0\
    );
\valor_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[8]_i_1__0_n_5\,
      Q => car(10)
    );
\valor_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[8]_i_1__0_n_4\,
      Q => car(11)
    );
\valor_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[12]_i_1__0_n_7\,
      Q => car(12)
    );
\valor_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[8]_i_1__0_n_0\,
      CO(3) => \valor_reg[12]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[12]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => car(15 downto 12),
      O(3) => \valor_reg[12]_i_1__0_n_4\,
      O(2) => \valor_reg[12]_i_1__0_n_5\,
      O(1) => \valor_reg[12]_i_1__0_n_6\,
      O(0) => \valor_reg[12]_i_1__0_n_7\,
      S(3) => \valor[12]_i_2__1_n_0\,
      S(2) => \valor[12]_i_3__1_n_0\,
      S(1) => \valor[12]_i_4__1_n_0\,
      S(0) => \valor[12]_i_5__1_n_0\
    );
\valor_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[12]_i_1__0_n_6\,
      Q => car(13)
    );
\valor_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[12]_i_1__0_n_5\,
      Q => car(14)
    );
\valor_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[12]_i_1__0_n_4\,
      Q => car(15)
    );
\valor_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[16]_i_1__0_n_7\,
      Q => car(16)
    );
\valor_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[12]_i_1__0_n_0\,
      CO(3) => \valor_reg[16]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[16]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => car(19 downto 16),
      O(3) => \valor_reg[16]_i_1__0_n_4\,
      O(2) => \valor_reg[16]_i_1__0_n_5\,
      O(1) => \valor_reg[16]_i_1__0_n_6\,
      O(0) => \valor_reg[16]_i_1__0_n_7\,
      S(3) => \valor[16]_i_2__1_n_0\,
      S(2) => \valor[16]_i_3__1_n_0\,
      S(1) => \valor[16]_i_4__1_n_0\,
      S(0) => \valor[16]_i_5__1_n_0\
    );
\valor_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[16]_i_1__0_n_6\,
      Q => car(17)
    );
\valor_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[16]_i_1__0_n_5\,
      Q => car(18)
    );
\valor_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[16]_i_1__0_n_4\,
      Q => car(19)
    );
\valor_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[0]_i_2__0_n_6\,
      Q => \^val\(1)
    );
\valor_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[20]_i_1__0_n_7\,
      Q => car(20)
    );
\valor_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[16]_i_1__0_n_0\,
      CO(3) => \valor_reg[20]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[20]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => car(23 downto 20),
      O(3) => \valor_reg[20]_i_1__0_n_4\,
      O(2) => \valor_reg[20]_i_1__0_n_5\,
      O(1) => \valor_reg[20]_i_1__0_n_6\,
      O(0) => \valor_reg[20]_i_1__0_n_7\,
      S(3) => \valor[20]_i_2__1_n_0\,
      S(2) => \valor[20]_i_3__1_n_0\,
      S(1) => \valor[20]_i_4__1_n_0\,
      S(0) => \valor[20]_i_5__1_n_0\
    );
\valor_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[20]_i_1__0_n_6\,
      Q => car(21)
    );
\valor_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[20]_i_1__0_n_5\,
      Q => car(22)
    );
\valor_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[20]_i_1__0_n_4\,
      Q => car(23)
    );
\valor_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[24]_i_1__0_n_7\,
      Q => car(24)
    );
\valor_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[20]_i_1__0_n_0\,
      CO(3) => \valor_reg[24]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[24]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => car(27 downto 24),
      O(3) => \valor_reg[24]_i_1__0_n_4\,
      O(2) => \valor_reg[24]_i_1__0_n_5\,
      O(1) => \valor_reg[24]_i_1__0_n_6\,
      O(0) => \valor_reg[24]_i_1__0_n_7\,
      S(3) => \valor[24]_i_2__1_n_0\,
      S(2) => \valor[24]_i_3__1_n_0\,
      S(1) => \valor[24]_i_4__1_n_0\,
      S(0) => \valor[24]_i_5__1_n_0\
    );
\valor_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[24]_i_1__0_n_6\,
      Q => car(25)
    );
\valor_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[24]_i_1__0_n_5\,
      Q => car(26)
    );
\valor_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[24]_i_1__0_n_4\,
      Q => car(27)
    );
\valor_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[28]_i_1__0_n_7\,
      Q => car(28)
    );
\valor_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[24]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_valor_reg[28]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => car(29 downto 28),
      O(3) => \NLW_valor_reg[28]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \valor_reg[28]_i_1__0_n_5\,
      O(1) => \valor_reg[28]_i_1__0_n_6\,
      O(0) => \valor_reg[28]_i_1__0_n_7\,
      S(3) => '0',
      S(2) => \valor[28]_i_2__1_n_0\,
      S(1) => \valor[28]_i_3__1_n_0\,
      S(0) => \valor[28]_i_4__1_n_0\
    );
\valor_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[28]_i_1__0_n_6\,
      Q => car(29)
    );
\valor_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[0]_i_2__0_n_5\,
      Q => car(2)
    );
\valor_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[28]_i_1__0_n_5\,
      Q => car(30)
    );
\valor_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[0]_i_2__0_n_4\,
      Q => car(3)
    );
\valor_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[4]_i_1__0_n_7\,
      Q => car(4)
    );
\valor_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[0]_i_2__0_n_0\,
      CO(3) => \valor_reg[4]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[4]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => car(7 downto 4),
      O(3) => \valor_reg[4]_i_1__0_n_4\,
      O(2) => \valor_reg[4]_i_1__0_n_5\,
      O(1) => \valor_reg[4]_i_1__0_n_6\,
      O(0) => \valor_reg[4]_i_1__0_n_7\,
      S(3) => \valor[4]_i_2__1_n_0\,
      S(2) => \valor[4]_i_3__1_n_0\,
      S(1) => \valor[4]_i_4__1_n_0\,
      S(0) => \valor[4]_i_5__1_n_0\
    );
\valor_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[4]_i_1__0_n_6\,
      Q => car(5)
    );
\valor_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[4]_i_1__0_n_5\,
      Q => car(6)
    );
\valor_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[4]_i_1__0_n_4\,
      Q => car(7)
    );
\valor_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[8]_i_1__0_n_7\,
      Q => car(8)
    );
\valor_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[4]_i_1__0_n_0\,
      CO(3) => \valor_reg[8]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[8]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => car(11 downto 8),
      O(3) => \valor_reg[8]_i_1__0_n_4\,
      O(2) => \valor_reg[8]_i_1__0_n_5\,
      O(1) => \valor_reg[8]_i_1__0_n_6\,
      O(0) => \valor_reg[8]_i_1__0_n_7\,
      S(3) => \valor[8]_i_2__1_n_0\,
      S(2) => \valor[8]_i_3__1_n_0\,
      S(1) => \valor[8]_i_4__1_n_0\,
      S(0) => \valor[8]_i_5__1_n_0\
    );
\valor_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[8]_i_1__0_n_6\,
      Q => car(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SELECTOR__parameterized3\ is
  port (
    \valor_reg[0]_0\ : out STD_LOGIC;
    \valor_reg[1]_0\ : out STD_LOGIC;
    \valor_reg[2]_0\ : out STD_LOGIC;
    \valor_reg[2]_1\ : out STD_LOGIC;
    \valor_reg[2]_2\ : out STD_LOGIC;
    \valor_reg[5]_0\ : out STD_LOGIC;
    \valor_reg[2]_3\ : out STD_LOGIC;
    \valor_reg[2]_4\ : out STD_LOGIC;
    \valor_reg[0]_1\ : out STD_LOGIC;
    \valor_reg[2]_5\ : out STD_LOGIC;
    activated_reg : out STD_LOGIC;
    \valor_reg[2]_6\ : out STD_LOGIC;
    activated_reg_0 : out STD_LOGIC;
    \new_road_reg[2][0]\ : out STD_LOGIC;
    \valor_reg[2]_7\ : out STD_LOGIC;
    \valor_reg[1]_1\ : out STD_LOGIC;
    \valor_reg[1]_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \valor_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \valor_reg[30]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \valor_reg[0]_2\ : out STD_LOGIC;
    valor : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    FIN_NOK_reg_C : in STD_LOGIC;
    FIN_NOK_reg_C_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LEFT : in STD_LOGIC;
    RIGHT : in STD_LOGIC;
    \new_road_reg[2][0]_0\ : in STD_LOGIC;
    \new_road_reg[2][0]_1\ : in STD_LOGIC;
    \ROAD_AC[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEGMENT1_carry : in STD_LOGIC;
    SEGMENT1_carry_0 : in STD_LOGIC;
    SEGMENT1_carry_i_4_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SEGMENT1_carry_1 : in STD_LOGIC;
    SEGMENT1_carry_i_4_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SELECTOR__parameterized3\ : entity is "SELECTOR";
end \SELECTOR__parameterized3\;

architecture STRUCTURE of \SELECTOR__parameterized3\ is
  signal CAR_POS : STD_LOGIC_VECTOR ( 30 downto 3 );
  signal FIN_NOK_C_i_4_n_0 : STD_LOGIC;
  signal FIN_NOK_C_i_5_n_0 : STD_LOGIC;
  signal FIN_NOK_C_i_6_n_0 : STD_LOGIC;
  signal FIN_NOK_C_i_7_n_0 : STD_LOGIC;
  signal FIN_NOK_C_i_8_n_0 : STD_LOGIC;
  signal SEGMENT1_carry_i_11_n_0 : STD_LOGIC;
  signal SEGMENT1_carry_i_6_n_0 : STD_LOGIC;
  signal SEGMENT1_carry_i_7_n_0 : STD_LOGIC;
  signal SEGMENT1_carry_i_8_n_0 : STD_LOGIC;
  signal SEGMENT1_carry_i_9_n_0 : STD_LOGIC;
  signal \new_road[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \new_road[2][0]_i_4_n_0\ : STD_LOGIC;
  signal \new_road[2][0]_i_5_n_0\ : STD_LOGIC;
  signal \new_road[2][0]_i_6_n_0\ : STD_LOGIC;
  signal \new_road[2][0]_i_7_n_0\ : STD_LOGIC;
  signal \new_road[2][0]_i_8_n_0\ : STD_LOGIC;
  signal \new_road[2][0]_i_9_n_0\ : STD_LOGIC;
  signal \new_road[3][0]_i_10_n_0\ : STD_LOGIC;
  signal \new_road[3][0]_i_5_n_0\ : STD_LOGIC;
  signal \new_road[3][0]_i_6_n_0\ : STD_LOGIC;
  signal \new_road[3][0]_i_7_n_0\ : STD_LOGIC;
  signal \new_road[3][0]_i_8_n_0\ : STD_LOGIC;
  signal \new_road[3][0]_i_9_n_0\ : STD_LOGIC;
  signal \valor[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \valor[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_15__1_n_0\ : STD_LOGIC;
  signal \valor[0]_i_16__1_n_0\ : STD_LOGIC;
  signal \valor[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_18__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_19__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_20_n_0\ : STD_LOGIC;
  signal \valor[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \valor[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \valor[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \valor[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \valor[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \valor[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \valor[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \valor[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \valor[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \valor[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \valor[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \valor[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \valor[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \valor[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \valor[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \valor[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \valor[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \valor[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \valor[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \valor[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \valor[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \valor[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \valor[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \valor[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \valor[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \valor[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \valor[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \valor[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \valor[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \valor[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \valor[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \^valor_reg[0]_0\ : STD_LOGIC;
  signal \^valor_reg[0]_1\ : STD_LOGIC;
  signal \valor_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \valor_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \valor_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \valor_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \valor_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \valor_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \valor_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \valor_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \valor_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \valor_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \valor_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \valor_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \valor_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \valor_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \valor_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \^valor_reg[1]_0\ : STD_LOGIC;
  signal \valor_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \valor_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \valor_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \valor_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \valor_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \valor_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \valor_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \valor_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \valor_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \valor_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \valor_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \valor_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \valor_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \^valor_reg[2]_0\ : STD_LOGIC;
  signal \^valor_reg[2]_7\ : STD_LOGIC;
  signal \valor_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \valor_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \valor_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \valor_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \valor_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \valor_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \valor_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \valor_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \valor_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \valor_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_valor_reg[0]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[12]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[20]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[24]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_valor_reg[28]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_valor_reg[4]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valor_reg[8]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIN_NOK_reg_LDC_i_5 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of FIN_NOK_reg_LDC_i_8 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of SEGMENT1_carry_i_11 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of SEGMENT1_carry_i_6 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of SEGMENT1_carry_i_7 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of SEGMENT1_carry_i_8 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of SEGMENT1_carry_i_9 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \new_road[1][0]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \new_road[1][2]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \new_road[2][0]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \new_road[2][0]_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \new_road[2][0]_i_8\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \new_road[3][0]_i_10\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \new_road[3][0]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \new_road[3][0]_i_8\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \new_road[3][0]_i_9\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \new_road[3][2]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \new_road[5][0]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \new_road[5][2]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \valor[0]_i_11__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \valor[0]_i_14__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \valor[0]_i_15__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \valor[0]_i_17__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \valor[0]_i_18__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \valor[0]_i_19__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \valor[0]_i_20\ : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \valor_reg[0]_i_2__1\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[16]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[20]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[24]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[28]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \valor_reg[8]_i_1__1\ : label is 11;
begin
  \valor_reg[0]_0\ <= \^valor_reg[0]_0\;
  \valor_reg[0]_1\ <= \^valor_reg[0]_1\;
  \valor_reg[1]_0\ <= \^valor_reg[1]_0\;
  \valor_reg[2]_0\ <= \^valor_reg[2]_0\;
  \valor_reg[2]_7\ <= \^valor_reg[2]_7\;
FIN_NOK_C_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => FIN_NOK_C_i_4_n_0,
      I1 => CAR_POS(5),
      I2 => CAR_POS(4),
      I3 => CAR_POS(7),
      I4 => CAR_POS(6),
      I5 => FIN_NOK_C_i_5_n_0,
      O => \valor_reg[5]_0\
    );
FIN_NOK_C_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \new_road[2][0]_i_6_n_0\,
      I1 => CAR_POS(8),
      I2 => CAR_POS(9),
      I3 => FIN_NOK_C_i_6_n_0,
      I4 => CAR_POS(12),
      I5 => CAR_POS(13),
      O => FIN_NOK_C_i_4_n_0
    );
FIN_NOK_C_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => FIN_NOK_C_i_7_n_0,
      I1 => FIN_NOK_C_i_8_n_0,
      I2 => CAR_POS(25),
      I3 => CAR_POS(24),
      I4 => CAR_POS(27),
      I5 => CAR_POS(26),
      O => FIN_NOK_C_i_5_n_0
    );
FIN_NOK_C_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CAR_POS(14),
      I1 => CAR_POS(15),
      O => FIN_NOK_C_i_6_n_0
    );
FIN_NOK_C_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => CAR_POS(18),
      I1 => CAR_POS(19),
      I2 => \new_road[2][0]_i_8_n_0\,
      I3 => \new_road[3][0]_i_8_n_0\,
      I4 => CAR_POS(20),
      I5 => CAR_POS(21),
      O => FIN_NOK_C_i_7_n_0
    );
FIN_NOK_C_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEEA"
    )
        port map (
      I0 => \new_road[3][0]_i_9_n_0\,
      I1 => CAR_POS(3),
      I2 => \^valor_reg[2]_0\,
      I3 => \^valor_reg[0]_0\,
      I4 => \^valor_reg[1]_0\,
      I5 => CAR_POS(30),
      O => FIN_NOK_C_i_8_n_0
    );
FIN_NOK_reg_LDC_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A8A8A"
    )
        port map (
      I0 => FIN_NOK_reg_C,
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[1]_0\,
      I3 => \^valor_reg[0]_0\,
      I4 => FIN_NOK_reg_C_0(0),
      O => \valor_reg[2]_1\
    );
FIN_NOK_reg_LDC_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^valor_reg[2]_0\,
      I1 => \^valor_reg[1]_0\,
      I2 => \^valor_reg[0]_0\,
      O => \valor_reg[2]_2\
    );
\SEGMENT1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => CAR_POS(22),
      I1 => CAR_POS(23),
      I2 => CAR_POS(21),
      O => \valor_reg[22]_0\(3)
    );
\SEGMENT1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => CAR_POS(20),
      I1 => CAR_POS(19),
      I2 => CAR_POS(18),
      O => \valor_reg[22]_0\(2)
    );
\SEGMENT1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => CAR_POS(16),
      I1 => CAR_POS(17),
      I2 => CAR_POS(15),
      O => \valor_reg[22]_0\(1)
    );
\SEGMENT1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => CAR_POS(14),
      I1 => CAR_POS(13),
      I2 => CAR_POS(12),
      O => \valor_reg[22]_0\(0)
    );
\SEGMENT1_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CAR_POS(30),
      O => \valor_reg[30]_0\(2)
    );
\SEGMENT1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => CAR_POS(28),
      I1 => CAR_POS(29),
      I2 => CAR_POS(27),
      O => \valor_reg[30]_0\(1)
    );
\SEGMENT1_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => CAR_POS(26),
      I1 => CAR_POS(25),
      I2 => CAR_POS(24),
      O => \valor_reg[30]_0\(0)
    );
SEGMENT1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => CAR_POS(10),
      I1 => CAR_POS(11),
      I2 => CAR_POS(9),
      O => S(3)
    );
SEGMENT1_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => \^valor_reg[2]_0\,
      I1 => SEGMENT1_carry_i_4_0(2),
      I2 => \^valor_reg[1]_0\,
      I3 => SEGMENT1_carry_i_4_0(1),
      O => SEGMENT1_carry_i_11_n_0
    );
SEGMENT1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => CAR_POS(8),
      I1 => CAR_POS(7),
      I2 => CAR_POS(6),
      O => S(2)
    );
SEGMENT1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0201"
    )
        port map (
      I0 => SEGMENT1_carry_1,
      I1 => CAR_POS(4),
      I2 => CAR_POS(5),
      I3 => CAR_POS(3),
      O => S(1)
    );
SEGMENT1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECCFFFFFECCFECC"
    )
        port map (
      I0 => SEGMENT1_carry_i_6_n_0,
      I1 => SEGMENT1_carry_i_7_n_0,
      I2 => SEGMENT1_carry_i_8_n_0,
      I3 => SEGMENT1_carry,
      I4 => SEGMENT1_carry_i_9_n_0,
      I5 => SEGMENT1_carry_0,
      O => S(0)
    );
SEGMENT1_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => SEGMENT1_carry_i_4_0(1),
      I1 => \^valor_reg[0]_0\,
      I2 => SEGMENT1_carry_i_4_0(2),
      I3 => \^valor_reg[2]_0\,
      I4 => \^valor_reg[1]_0\,
      O => SEGMENT1_carry_i_6_n_0
    );
SEGMENT1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0802"
    )
        port map (
      I0 => SEGMENT1_carry_i_11_n_0,
      I1 => SEGMENT1_carry_i_4_0(0),
      I2 => SEGMENT1_carry_i_4_1,
      I3 => \^valor_reg[0]_0\,
      O => SEGMENT1_carry_i_7_n_0
    );
SEGMENT1_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^valor_reg[0]_0\,
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[1]_0\,
      I3 => SEGMENT1_carry_i_4_0(2),
      I4 => SEGMENT1_carry_i_4_0(1),
      O => SEGMENT1_carry_i_8_n_0
    );
SEGMENT1_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^valor_reg[2]_0\,
      I1 => \^valor_reg[0]_0\,
      O => SEGMENT1_carry_i_9_n_0
    );
\new_road[1][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^valor_reg[1]_0\,
      I1 => \new_road_reg[2][0]_1\,
      I2 => \new_road_reg[2][0]_0\,
      O => \valor_reg[1]_1\
    );
\new_road[1][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^valor_reg[0]_1\,
      I1 => \^valor_reg[2]_0\,
      O => \valor_reg[2]_5\
    );
\new_road[1][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEF"
    )
        port map (
      I0 => \^valor_reg[2]_0\,
      I1 => \^valor_reg[0]_1\,
      I2 => \new_road_reg[2][0]_0\,
      I3 => \new_road_reg[2][0]_1\,
      I4 => \^valor_reg[1]_0\,
      O => \valor_reg[2]_4\
    );
\new_road[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \ROAD_AC[2]\(0),
      I1 => \new_road_reg[2][0]_0\,
      I2 => \new_road_reg[2][0]_1\,
      I3 => \^valor_reg[2]_7\,
      I4 => \^valor_reg[0]_0\,
      I5 => \new_road[2][0]_i_3_n_0\,
      O => \new_road_reg[2][0]\
    );
\new_road[2][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^valor_reg[2]_0\,
      I1 => \^valor_reg[1]_0\,
      O => \^valor_reg[2]_7\
    );
\new_road[2][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \new_road[2][0]_i_4_n_0\,
      I1 => \new_road[2][0]_i_5_n_0\,
      I2 => CAR_POS(12),
      I3 => CAR_POS(13),
      I4 => \new_road[2][0]_i_6_n_0\,
      I5 => \new_road[2][0]_i_7_n_0\,
      O => \new_road[2][0]_i_3_n_0\
    );
\new_road[2][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \new_road[2][0]_i_8_n_0\,
      I1 => CAR_POS(14),
      I2 => CAR_POS(15),
      I3 => \new_road[2][0]_i_9_n_0\,
      I4 => CAR_POS(18),
      I5 => CAR_POS(19),
      O => \new_road[2][0]_i_4_n_0\
    );
\new_road[2][0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CAR_POS(7),
      I1 => CAR_POS(6),
      I2 => CAR_POS(9),
      I3 => CAR_POS(8),
      O => \new_road[2][0]_i_5_n_0\
    );
\new_road[2][0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CAR_POS(10),
      I1 => CAR_POS(11),
      O => \new_road[2][0]_i_6_n_0\
    );
\new_road[2][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \new_road[3][0]_i_5_n_0\,
      I1 => CAR_POS(4),
      I2 => CAR_POS(5),
      I3 => Q(1),
      I4 => CAR_POS(30),
      I5 => CAR_POS(3),
      O => \new_road[2][0]_i_7_n_0\
    );
\new_road[2][0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CAR_POS(16),
      I1 => CAR_POS(17),
      O => \new_road[2][0]_i_8_n_0\
    );
\new_road[2][0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CAR_POS(20),
      I1 => CAR_POS(21),
      O => \new_road[2][0]_i_9_n_0\
    );
\new_road[3][0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CAR_POS(12),
      I1 => CAR_POS(13),
      O => \new_road[3][0]_i_10_n_0\
    );
\new_road[3][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDF"
    )
        port map (
      I0 => \^valor_reg[1]_0\,
      I1 => \^valor_reg[2]_0\,
      I2 => \new_road_reg[2][0]_1\,
      I3 => \new_road_reg[2][0]_0\,
      O => \valor_reg[1]_2\
    );
\new_road[3][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \new_road[3][0]_i_5_n_0\,
      I1 => \new_road[3][0]_i_6_n_0\,
      I2 => \new_road[3][0]_i_7_n_0\,
      I3 => \new_road[2][0]_i_4_n_0\,
      I4 => \^valor_reg[0]_0\,
      O => \^valor_reg[0]_1\
    );
\new_road[3][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => CAR_POS(24),
      I1 => CAR_POS(25),
      I2 => \new_road[3][0]_i_8_n_0\,
      I3 => \new_road[3][0]_i_9_n_0\,
      I4 => CAR_POS(26),
      I5 => CAR_POS(27),
      O => \new_road[3][0]_i_5_n_0\
    );
\new_road[3][0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => CAR_POS(3),
      I1 => CAR_POS(30),
      I2 => Q(1),
      I3 => CAR_POS(5),
      I4 => CAR_POS(4),
      O => \new_road[3][0]_i_6_n_0\
    );
\new_road[3][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => CAR_POS(8),
      I1 => CAR_POS(9),
      I2 => CAR_POS(6),
      I3 => CAR_POS(7),
      I4 => \new_road[3][0]_i_10_n_0\,
      I5 => \new_road[2][0]_i_6_n_0\,
      O => \new_road[3][0]_i_7_n_0\
    );
\new_road[3][0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CAR_POS(22),
      I1 => CAR_POS(23),
      O => \new_road[3][0]_i_8_n_0\
    );
\new_road[3][0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CAR_POS(28),
      I1 => CAR_POS(29),
      O => \new_road[3][0]_i_9_n_0\
    );
\new_road[3][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF1FF"
    )
        port map (
      I0 => \new_road_reg[2][0]_0\,
      I1 => \new_road_reg[2][0]_1\,
      I2 => \^valor_reg[2]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => \^valor_reg[0]_1\,
      O => activated_reg_0
    );
\new_road[4][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \new_road[3][0]_i_5_n_0\,
      I1 => \new_road[3][0]_i_6_n_0\,
      I2 => \new_road[3][0]_i_7_n_0\,
      I3 => \new_road[2][0]_i_4_n_0\,
      I4 => \^valor_reg[0]_0\,
      I5 => \^valor_reg[2]_0\,
      O => \valor_reg[0]_2\
    );
\new_road[5][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^valor_reg[0]_1\,
      I1 => \^valor_reg[2]_0\,
      O => \valor_reg[2]_6\
    );
\new_road[5][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF1FF"
    )
        port map (
      I0 => \new_road_reg[2][0]_0\,
      I1 => \new_road_reg[2][0]_1\,
      I2 => \^valor_reg[1]_0\,
      I3 => \^valor_reg[2]_0\,
      I4 => \^valor_reg[0]_1\,
      O => activated_reg
    );
\valor[0]_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^valor_reg[0]_0\,
      O => \valor[0]_i_10__1_n_0\
    );
\valor[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^valor_reg[2]_0\,
      I1 => \^valor_reg[0]_0\,
      I2 => \^valor_reg[1]_0\,
      I3 => RIGHT,
      O => \valor[0]_i_11__0_n_0\
    );
\valor[0]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \valor[0]_i_17__0_n_0\,
      I1 => CAR_POS(21),
      I2 => CAR_POS(19),
      I3 => CAR_POS(22),
      I4 => CAR_POS(20),
      I5 => \valor[0]_i_18__0_n_0\,
      O => \valor[0]_i_12__0_n_0\
    );
\valor[0]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CAR_POS(6),
      I1 => CAR_POS(5),
      I2 => CAR_POS(3),
      I3 => CAR_POS(4),
      O => \valor[0]_i_13__0_n_0\
    );
\valor[0]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^valor_reg[1]_0\,
      I1 => \^valor_reg[2]_0\,
      O => \valor[0]_i_14__0_n_0\
    );
\valor[0]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => CAR_POS(11),
      I1 => CAR_POS(13),
      I2 => CAR_POS(12),
      I3 => CAR_POS(14),
      I4 => \valor[0]_i_19__0_n_0\,
      O => \valor[0]_i_15__1_n_0\
    );
\valor[0]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => CAR_POS(6),
      I1 => CAR_POS(5),
      I2 => CAR_POS(3),
      I3 => CAR_POS(4),
      I4 => \valor[0]_i_15__1_n_0\,
      I5 => \valor[0]_i_12__0_n_0\,
      O => \valor[0]_i_16__1_n_0\
    );
\valor[0]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CAR_POS(18),
      I1 => CAR_POS(16),
      I2 => CAR_POS(17),
      I3 => CAR_POS(15),
      O => \valor[0]_i_17__0_n_0\
    );
\valor[0]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => CAR_POS(29),
      I1 => CAR_POS(30),
      I2 => CAR_POS(28),
      I3 => CAR_POS(27),
      I4 => \valor[0]_i_20_n_0\,
      O => \valor[0]_i_18__0_n_0\
    );
\valor[0]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CAR_POS(10),
      I1 => CAR_POS(8),
      I2 => CAR_POS(9),
      I3 => CAR_POS(7),
      O => \valor[0]_i_19__0_n_0\
    );
\valor[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CAR_POS(26),
      I1 => CAR_POS(24),
      I2 => CAR_POS(25),
      I3 => CAR_POS(23),
      O => \valor[0]_i_20_n_0\
    );
\valor[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008FFFFFBFB"
    )
        port map (
      I0 => \valor[0]_i_11__0_n_0\,
      I1 => \valor[0]_i_12__0_n_0\,
      I2 => \valor[0]_i_13__0_n_0\,
      I3 => \valor[0]_i_14__0_n_0\,
      I4 => \valor[0]_i_15__1_n_0\,
      I5 => LEFT,
      O => \valor_reg[2]_3\
    );
\valor[0]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBBBBB"
    )
        port map (
      I0 => \valor[0]_i_16__1_n_0\,
      I1 => RIGHT,
      I2 => \^valor_reg[1]_0\,
      I3 => \^valor_reg[0]_0\,
      I4 => \^valor_reg[2]_0\,
      O => \valor[0]_i_4__1_n_0\
    );
\valor[0]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBBBBB"
    )
        port map (
      I0 => \valor[0]_i_16__1_n_0\,
      I1 => RIGHT,
      I2 => \^valor_reg[1]_0\,
      I3 => \^valor_reg[0]_0\,
      I4 => \^valor_reg[2]_0\,
      O => \valor[0]_i_5__1_n_0\
    );
\valor[0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBBBBB"
    )
        port map (
      I0 => \valor[0]_i_16__1_n_0\,
      I1 => RIGHT,
      I2 => \^valor_reg[1]_0\,
      I3 => \^valor_reg[0]_0\,
      I4 => \^valor_reg[2]_0\,
      O => \valor[0]_i_6__0_n_0\
    );
\valor[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(3),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[0]_i_7__0_n_0\
    );
\valor[0]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55556A55"
    )
        port map (
      I0 => \^valor_reg[2]_0\,
      I1 => \^valor_reg[0]_0\,
      I2 => \^valor_reg[1]_0\,
      I3 => RIGHT,
      I4 => \valor[0]_i_16__1_n_0\,
      O => \valor[0]_i_8__0_n_0\
    );
\valor[0]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3363"
    )
        port map (
      I0 => \^valor_reg[0]_0\,
      I1 => \^valor_reg[1]_0\,
      I2 => RIGHT,
      I3 => \valor[0]_i_16__1_n_0\,
      O => \valor[0]_i_9__1_n_0\
    );
\valor[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(15),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[12]_i_2__0_n_0\
    );
\valor[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(14),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[12]_i_3__0_n_0\
    );
\valor[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(13),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[12]_i_4__0_n_0\
    );
\valor[12]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(12),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[12]_i_5__0_n_0\
    );
\valor[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(19),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[16]_i_2__0_n_0\
    );
\valor[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(18),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[16]_i_3__0_n_0\
    );
\valor[16]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(17),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[16]_i_4__0_n_0\
    );
\valor[16]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(16),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[16]_i_5__0_n_0\
    );
\valor[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(23),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[20]_i_2__0_n_0\
    );
\valor[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(22),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[20]_i_3__0_n_0\
    );
\valor[20]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(21),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[20]_i_4__0_n_0\
    );
\valor[20]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(20),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[20]_i_5__0_n_0\
    );
\valor[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(27),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[24]_i_2__0_n_0\
    );
\valor[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(26),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[24]_i_3__0_n_0\
    );
\valor[24]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(25),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[24]_i_4__0_n_0\
    );
\valor[24]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(24),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[24]_i_5__0_n_0\
    );
\valor[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF80FF"
    )
        port map (
      I0 => \^valor_reg[2]_0\,
      I1 => \^valor_reg[0]_0\,
      I2 => \^valor_reg[1]_0\,
      I3 => RIGHT,
      I4 => \valor[0]_i_16__1_n_0\,
      I5 => CAR_POS(30),
      O => \valor[28]_i_2__0_n_0\
    );
\valor[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(29),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[28]_i_3__0_n_0\
    );
\valor[28]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(28),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[28]_i_4__0_n_0\
    );
\valor[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(7),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[4]_i_2__0_n_0\
    );
\valor[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(6),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[4]_i_3__0_n_0\
    );
\valor[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(5),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[4]_i_4__0_n_0\
    );
\valor[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(4),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[4]_i_5__0_n_0\
    );
\valor[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(11),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[8]_i_2__0_n_0\
    );
\valor[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(10),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[8]_i_3__0_n_0\
    );
\valor[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(9),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[8]_i_4__0_n_0\
    );
\valor[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAA5555"
    )
        port map (
      I0 => CAR_POS(8),
      I1 => \^valor_reg[2]_0\,
      I2 => \^valor_reg[0]_0\,
      I3 => \^valor_reg[1]_0\,
      I4 => RIGHT,
      I5 => \valor[0]_i_16__1_n_0\,
      O => \valor[8]_i_5__0_n_0\
    );
\valor_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      D => \valor_reg[0]_i_2__1_n_7\,
      PRE => Q(0),
      Q => \^valor_reg[0]_0\
    );
\valor_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \valor_reg[0]_i_2__1_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[0]_i_2__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => CAR_POS(3),
      DI(2) => \valor[0]_i_4__1_n_0\,
      DI(1) => \valor[0]_i_5__1_n_0\,
      DI(0) => \valor[0]_i_6__0_n_0\,
      O(3) => \valor_reg[0]_i_2__1_n_4\,
      O(2) => \valor_reg[0]_i_2__1_n_5\,
      O(1) => \valor_reg[0]_i_2__1_n_6\,
      O(0) => \valor_reg[0]_i_2__1_n_7\,
      S(3) => \valor[0]_i_7__0_n_0\,
      S(2) => \valor[0]_i_8__0_n_0\,
      S(1) => \valor[0]_i_9__1_n_0\,
      S(0) => \valor[0]_i_10__1_n_0\
    );
\valor_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[8]_i_1__1_n_5\,
      Q => CAR_POS(10)
    );
\valor_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[8]_i_1__1_n_4\,
      Q => CAR_POS(11)
    );
\valor_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[12]_i_1__1_n_7\,
      Q => CAR_POS(12)
    );
\valor_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[8]_i_1__1_n_0\,
      CO(3) => \valor_reg[12]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[12]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => CAR_POS(15 downto 12),
      O(3) => \valor_reg[12]_i_1__1_n_4\,
      O(2) => \valor_reg[12]_i_1__1_n_5\,
      O(1) => \valor_reg[12]_i_1__1_n_6\,
      O(0) => \valor_reg[12]_i_1__1_n_7\,
      S(3) => \valor[12]_i_2__0_n_0\,
      S(2) => \valor[12]_i_3__0_n_0\,
      S(1) => \valor[12]_i_4__0_n_0\,
      S(0) => \valor[12]_i_5__0_n_0\
    );
\valor_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[12]_i_1__1_n_6\,
      Q => CAR_POS(13)
    );
\valor_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[12]_i_1__1_n_5\,
      Q => CAR_POS(14)
    );
\valor_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[12]_i_1__1_n_4\,
      Q => CAR_POS(15)
    );
\valor_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[16]_i_1__1_n_7\,
      Q => CAR_POS(16)
    );
\valor_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[12]_i_1__1_n_0\,
      CO(3) => \valor_reg[16]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[16]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => CAR_POS(19 downto 16),
      O(3) => \valor_reg[16]_i_1__1_n_4\,
      O(2) => \valor_reg[16]_i_1__1_n_5\,
      O(1) => \valor_reg[16]_i_1__1_n_6\,
      O(0) => \valor_reg[16]_i_1__1_n_7\,
      S(3) => \valor[16]_i_2__0_n_0\,
      S(2) => \valor[16]_i_3__0_n_0\,
      S(1) => \valor[16]_i_4__0_n_0\,
      S(0) => \valor[16]_i_5__0_n_0\
    );
\valor_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[16]_i_1__1_n_6\,
      Q => CAR_POS(17)
    );
\valor_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[16]_i_1__1_n_5\,
      Q => CAR_POS(18)
    );
\valor_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[16]_i_1__1_n_4\,
      Q => CAR_POS(19)
    );
\valor_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[0]_i_2__1_n_6\,
      Q => \^valor_reg[1]_0\
    );
\valor_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[20]_i_1__1_n_7\,
      Q => CAR_POS(20)
    );
\valor_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[16]_i_1__1_n_0\,
      CO(3) => \valor_reg[20]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[20]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => CAR_POS(23 downto 20),
      O(3) => \valor_reg[20]_i_1__1_n_4\,
      O(2) => \valor_reg[20]_i_1__1_n_5\,
      O(1) => \valor_reg[20]_i_1__1_n_6\,
      O(0) => \valor_reg[20]_i_1__1_n_7\,
      S(3) => \valor[20]_i_2__0_n_0\,
      S(2) => \valor[20]_i_3__0_n_0\,
      S(1) => \valor[20]_i_4__0_n_0\,
      S(0) => \valor[20]_i_5__0_n_0\
    );
\valor_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[20]_i_1__1_n_6\,
      Q => CAR_POS(21)
    );
\valor_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[20]_i_1__1_n_5\,
      Q => CAR_POS(22)
    );
\valor_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[20]_i_1__1_n_4\,
      Q => CAR_POS(23)
    );
\valor_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[24]_i_1__1_n_7\,
      Q => CAR_POS(24)
    );
\valor_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[20]_i_1__1_n_0\,
      CO(3) => \valor_reg[24]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[24]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => CAR_POS(27 downto 24),
      O(3) => \valor_reg[24]_i_1__1_n_4\,
      O(2) => \valor_reg[24]_i_1__1_n_5\,
      O(1) => \valor_reg[24]_i_1__1_n_6\,
      O(0) => \valor_reg[24]_i_1__1_n_7\,
      S(3) => \valor[24]_i_2__0_n_0\,
      S(2) => \valor[24]_i_3__0_n_0\,
      S(1) => \valor[24]_i_4__0_n_0\,
      S(0) => \valor[24]_i_5__0_n_0\
    );
\valor_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[24]_i_1__1_n_6\,
      Q => CAR_POS(25)
    );
\valor_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[24]_i_1__1_n_5\,
      Q => CAR_POS(26)
    );
\valor_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[24]_i_1__1_n_4\,
      Q => CAR_POS(27)
    );
\valor_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[28]_i_1__1_n_7\,
      Q => CAR_POS(28)
    );
\valor_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[24]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_valor_reg[28]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => CAR_POS(29 downto 28),
      O(3) => \NLW_valor_reg[28]_i_1__1_O_UNCONNECTED\(3),
      O(2) => \valor_reg[28]_i_1__1_n_5\,
      O(1) => \valor_reg[28]_i_1__1_n_6\,
      O(0) => \valor_reg[28]_i_1__1_n_7\,
      S(3) => '0',
      S(2) => \valor[28]_i_2__0_n_0\,
      S(1) => \valor[28]_i_3__0_n_0\,
      S(0) => \valor[28]_i_4__0_n_0\
    );
\valor_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[28]_i_1__1_n_6\,
      Q => CAR_POS(29)
    );
\valor_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[0]_i_2__1_n_5\,
      Q => \^valor_reg[2]_0\
    );
\valor_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[28]_i_1__1_n_5\,
      Q => CAR_POS(30)
    );
\valor_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[0]_i_2__1_n_4\,
      Q => CAR_POS(3)
    );
\valor_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[4]_i_1__1_n_7\,
      Q => CAR_POS(4)
    );
\valor_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[0]_i_2__1_n_0\,
      CO(3) => \valor_reg[4]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[4]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => CAR_POS(7 downto 4),
      O(3) => \valor_reg[4]_i_1__1_n_4\,
      O(2) => \valor_reg[4]_i_1__1_n_5\,
      O(1) => \valor_reg[4]_i_1__1_n_6\,
      O(0) => \valor_reg[4]_i_1__1_n_7\,
      S(3) => \valor[4]_i_2__0_n_0\,
      S(2) => \valor[4]_i_3__0_n_0\,
      S(1) => \valor[4]_i_4__0_n_0\,
      S(0) => \valor[4]_i_5__0_n_0\
    );
\valor_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[4]_i_1__1_n_6\,
      Q => CAR_POS(5)
    );
\valor_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[4]_i_1__1_n_5\,
      Q => CAR_POS(6)
    );
\valor_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[4]_i_1__1_n_4\,
      Q => CAR_POS(7)
    );
\valor_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[8]_i_1__1_n_7\,
      Q => CAR_POS(8)
    );
\valor_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valor_reg[4]_i_1__1_n_0\,
      CO(3) => \valor_reg[8]_i_1__1_n_0\,
      CO(2 downto 0) => \NLW_valor_reg[8]_i_1__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => CAR_POS(11 downto 8),
      O(3) => \valor_reg[8]_i_1__1_n_4\,
      O(2) => \valor_reg[8]_i_1__1_n_5\,
      O(1) => \valor_reg[8]_i_1__1_n_6\,
      O(0) => \valor_reg[8]_i_1__1_n_7\,
      S(3) => \valor[8]_i_2__0_n_0\,
      S(2) => \valor[8]_i_3__0_n_0\,
      S(1) => \valor[8]_i_4__0_n_0\,
      S(0) => \valor[8]_i_5__0_n_0\
    );
\valor_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => valor,
      CLR => Q(0),
      D => \valor_reg[8]_i_1__1_n_6\,
      Q => CAR_POS(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SYNCHRNZR is
  port (
    \sreg_reg[0]_0\ : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    B_UP_IBUF : in STD_LOGIC
  );
end SYNCHRNZR;

architecture STRUCTURE of SYNCHRNZR is
  signal \sreg_reg_n_0_[0]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of SYNC_OUT_reg_srl2 : label is "\Tratamiento_Botones/for_generate ";
  attribute srl_name : string;
  attribute srl_name of SYNC_OUT_reg_srl2 : label is "\Tratamiento_Botones/for_generate[4].inst_sync_edge/sync/SYNC_OUT_reg_srl2 ";
begin
SYNC_OUT_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK_IBUF_BUFG,
      D => \sreg_reg_n_0_[0]\,
      Q => \sreg_reg[0]_0\
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => B_UP_IBUF,
      Q => \sreg_reg_n_0_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SYNCHRNZR_11 is
  port (
    \sreg_reg[0]_0\ : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    B_CENTER_IBUF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SYNCHRNZR_11 : entity is "SYNCHRNZR";
end SYNCHRNZR_11;

architecture STRUCTURE of SYNCHRNZR_11 is
  signal \sreg_reg_n_0_[0]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of SYNC_OUT_reg_srl2 : label is "\Tratamiento_Botones/for_generate ";
  attribute srl_name : string;
  attribute srl_name of SYNC_OUT_reg_srl2 : label is "\Tratamiento_Botones/for_generate[0].inst_sync_edge/sync/SYNC_OUT_reg_srl2 ";
begin
SYNC_OUT_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK_IBUF_BUFG,
      D => \sreg_reg_n_0_[0]\,
      Q => \sreg_reg[0]_0\
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => B_CENTER_IBUF,
      Q => \sreg_reg_n_0_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SYNCHRNZR_5 is
  port (
    \sreg_reg[0]_0\ : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    B_DOWN_IBUF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SYNCHRNZR_5 : entity is "SYNCHRNZR";
end SYNCHRNZR_5;

architecture STRUCTURE of SYNCHRNZR_5 is
  signal \sreg_reg_n_0_[0]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of SYNC_OUT_reg_srl2 : label is "\Tratamiento_Botones/for_generate ";
  attribute srl_name : string;
  attribute srl_name of SYNC_OUT_reg_srl2 : label is "\Tratamiento_Botones/for_generate[3].inst_sync_edge/sync/SYNC_OUT_reg_srl2 ";
begin
SYNC_OUT_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK_IBUF_BUFG,
      D => \sreg_reg_n_0_[0]\,
      Q => \sreg_reg[0]_0\
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => B_DOWN_IBUF,
      Q => \sreg_reg_n_0_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SYNCHRNZR_7 is
  port (
    \sreg_reg[0]_0\ : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    B_LEFT_IBUF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SYNCHRNZR_7 : entity is "SYNCHRNZR";
end SYNCHRNZR_7;

architecture STRUCTURE of SYNCHRNZR_7 is
  signal \sreg_reg_n_0_[0]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of SYNC_OUT_reg_srl2 : label is "\Tratamiento_Botones/for_generate ";
  attribute srl_name : string;
  attribute srl_name of SYNC_OUT_reg_srl2 : label is "\Tratamiento_Botones/for_generate[2].inst_sync_edge/sync/SYNC_OUT_reg_srl2 ";
begin
SYNC_OUT_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK_IBUF_BUFG,
      D => \sreg_reg_n_0_[0]\,
      Q => \sreg_reg[0]_0\
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => B_LEFT_IBUF,
      Q => \sreg_reg_n_0_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SYNCHRNZR_9 is
  port (
    \sreg_reg[0]_0\ : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    B_RIGHT_IBUF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SYNCHRNZR_9 : entity is "SYNCHRNZR";
end SYNCHRNZR_9;

architecture STRUCTURE of SYNCHRNZR_9 is
  signal \sreg_reg_n_0_[0]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of SYNC_OUT_reg_srl2 : label is "\Tratamiento_Botones/for_generate ";
  attribute srl_name : string;
  attribute srl_name of SYNC_OUT_reg_srl2 : label is "\Tratamiento_Botones/for_generate[1].inst_sync_edge/sync/SYNC_OUT_reg_srl2 ";
begin
SYNC_OUT_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK_IBUF_BUFG,
      D => \sreg_reg_n_0_[0]\,
      Q => \sreg_reg[0]_0\
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => B_RIGHT_IBUF,
      Q => \sreg_reg_n_0_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TANK_HAB is
  port (
    \ROAD_AC[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    activated_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \new_road_reg[4][2]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]\ : out STD_LOGIC;
    \new_road_reg[4][2]_1\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[0]_0\ : out STD_LOGIC;
    \new_road_reg[3][1]_0\ : out STD_LOGIC;
    \new_road_reg[1][0]_0\ : out STD_LOGIC;
    \new_road_reg[6][0]_0\ : in STD_LOGIC;
    \new_road_reg[2][0]_0\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    activated_reg_1 : in STD_LOGIC;
    activated_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    FIN_NOK_reg_P : in STD_LOGIC;
    FIN_NOK_reg_P_0 : in STD_LOGIC;
    FIN_NOK_reg_P_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    FIN_NOK_reg_C : in STD_LOGIC_VECTOR ( 1 downto 0 );
    FIN_NOK_reg_C_0 : in STD_LOGIC;
    FIN_NOK_reg_C_1 : in STD_LOGIC;
    FIN_NOK : in STD_LOGIC;
    \new_road_reg[1][0]_1\ : in STD_LOGIC;
    \new_road_reg[1][0]_2\ : in STD_LOGIC;
    HAB_TANK : in STD_LOGIC;
    \new_road_reg[1][1]_0\ : in STD_LOGIC;
    \new_road_reg[5][0]_0\ : in STD_LOGIC;
    \new_road_reg[5][1]_0\ : in STD_LOGIC;
    \new_road_reg[3][0]_0\ : in STD_LOGIC;
    \new_road_reg[3][0]_1\ : in STD_LOGIC;
    \new_road_reg[3][1]_1\ : in STD_LOGIC;
    \new_road_reg[6][1]_0\ : in STD_LOGIC;
    \CARRETERA_reg[1]\ : in STD_LOGIC;
    \CARRETERA_reg[1]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \CARRETERA_reg[1]_1\ : in STD_LOGIC
  );
end TANK_HAB;

architecture STRUCTURE of TANK_HAB is
  signal \CARRETERA[0]_i_3_n_0\ : STD_LOGIC;
  signal \CARRETERA[1]_i_4_n_0\ : STD_LOGIC;
  signal \Ctrl_impresion/inst_gestion_impresion_juego/mux_and_imp_juego_actual/multiplexor_juego/VEC_CARRETERAS[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal FIN_NOK_reg_LDC_i_3_n_0 : STD_LOGIC;
  signal FIN_NOK_reg_LDC_i_4_n_0 : STD_LOGIC;
  signal FIN_NOK_reg_LDC_i_6_n_0 : STD_LOGIC;
  signal FIN_NOK_reg_LDC_i_7_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ROAD_AC[1]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^road_ac[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ROAD_AC[3]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ROAD_AC[4]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ROAD_AC[5]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ROAD_AC[6]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^activated_reg_0\ : STD_LOGIC;
  signal \new_road[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \new_road[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \new_road[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \new_road[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \new_road[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \new_road[3][0]_i_4_n_0\ : STD_LOGIC;
  signal \new_road[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \new_road[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \new_road[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \new_road[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \new_road[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \new_road[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \new_road[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \new_road[5][0]_i_3_n_0\ : STD_LOGIC;
  signal \new_road[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \new_road[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \new_road[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \new_road[6][1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \new_road[1][1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \new_road[1][2]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \new_road[3][1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \new_road[3][2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \new_road[5][1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \new_road[5][2]_i_1\ : label is "soft_lutpair28";
begin
  Q(0) <= \^q\(0);
  \ROAD_AC[2]\(0) <= \^road_ac[2]\(0);
  activated_reg_0 <= \^activated_reg_0\;
\CARRETERA[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CARRETERA[0]_i_3_n_0\,
      I1 => \ROAD_AC[1]\(0),
      I2 => \CARRETERA_reg[1]\,
      I3 => \ROAD_AC[3]\(0),
      I4 => \CARRETERA_reg[1]_0\,
      I5 => \^road_ac[2]\(0),
      O => \Ctrl_impresion/inst_gestion_impresion_juego/mux_and_imp_juego_actual/multiplexor_juego/VEC_CARRETERAS[1]\(0)
    );
\CARRETERA[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ROAD_AC[6]\(0),
      I1 => \out\(1),
      I2 => \ROAD_AC[5]\(0),
      I3 => \out\(0),
      I4 => \ROAD_AC[4]\(0),
      O => \CARRETERA[0]_i_3_n_0\
    );
\CARRETERA[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ROAD_AC[6]\(1),
      I1 => \out\(1),
      I2 => \ROAD_AC[5]\(1),
      I3 => \out\(0),
      I4 => \ROAD_AC[4]\(1),
      O => \CARRETERA[1]_i_4_n_0\
    );
\CARRETERA[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CF0FAF00C000A0"
    )
        port map (
      I0 => \ROAD_AC[4]\(2),
      I1 => \ROAD_AC[5]\(2),
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ROAD_AC[1]\(2),
      O => \new_road_reg[4][2]_1\
    );
FIN_NOK_C_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA0002"
    )
        port map (
      I0 => FIN_NOK_reg_C(1),
      I1 => FIN_NOK_reg_LDC_i_3_n_0,
      I2 => FIN_NOK_reg_LDC_i_4_n_0,
      I3 => FIN_NOK_reg_C_0,
      I4 => FIN_NOK_reg_C_1,
      I5 => FIN_NOK,
      O => \FSM_onehot_cur_state_reg[3]\
    );
FIN_NOK_reg_LDC_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => FIN_NOK_reg_LDC_i_3_n_0,
      I1 => FIN_NOK_reg_LDC_i_4_n_0,
      I2 => FIN_NOK_reg_C_0,
      I3 => FIN_NOK_reg_C(0),
      I4 => FIN_NOK_reg_C(1),
      I5 => \new_road_reg[6][0]_0\,
      O => \FSM_onehot_cur_state_reg[0]_0\
    );
FIN_NOK_reg_LDC_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FFBFFF00"
    )
        port map (
      I0 => FIN_NOK_reg_LDC_i_3_n_0,
      I1 => FIN_NOK_reg_LDC_i_4_n_0,
      I2 => FIN_NOK_reg_C_0,
      I3 => FIN_NOK_reg_C(0),
      I4 => FIN_NOK_reg_C(1),
      I5 => \new_road_reg[6][0]_0\,
      O => \FSM_onehot_cur_state_reg[0]\
    );
FIN_NOK_reg_LDC_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFACA0ACA0ACA0AC"
    )
        port map (
      I0 => FIN_NOK_reg_LDC_i_6_n_0,
      I1 => \ROAD_AC[1]\(1),
      I2 => FIN_NOK_reg_P_1(2),
      I3 => FIN_NOK_reg_P_1(1),
      I4 => FIN_NOK_reg_P_1(0),
      I5 => \ROAD_AC[3]\(1),
      O => FIN_NOK_reg_LDC_i_3_n_0
    );
FIN_NOK_reg_LDC_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => FIN_NOK_reg_LDC_i_7_n_0,
      I1 => \ROAD_AC[1]\(0),
      I2 => FIN_NOK_reg_P,
      I3 => \ROAD_AC[3]\(0),
      I4 => FIN_NOK_reg_P_0,
      I5 => \^road_ac[2]\(0),
      O => FIN_NOK_reg_LDC_i_4_n_0
    );
FIN_NOK_reg_LDC_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ROAD_AC[6]\(1),
      I1 => FIN_NOK_reg_P_1(1),
      I2 => \ROAD_AC[5]\(1),
      I3 => FIN_NOK_reg_P_1(0),
      I4 => \ROAD_AC[4]\(1),
      O => FIN_NOK_reg_LDC_i_6_n_0
    );
FIN_NOK_reg_LDC_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ROAD_AC[6]\(0),
      I1 => FIN_NOK_reg_P_1(1),
      I2 => \ROAD_AC[5]\(0),
      I3 => FIN_NOK_reg_P_1(0),
      I4 => \ROAD_AC[4]\(0),
      O => FIN_NOK_reg_LDC_i_7_n_0
    );
FIN_NOK_reg_LDC_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CF0FAF00C000A0"
    )
        port map (
      I0 => \ROAD_AC[4]\(2),
      I1 => \ROAD_AC[5]\(2),
      I2 => FIN_NOK_reg_P_1(2),
      I3 => FIN_NOK_reg_P_1(1),
      I4 => FIN_NOK_reg_P_1(0),
      I5 => \ROAD_AC[1]\(2),
      O => \new_road_reg[4][2]_0\
    );
activated_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => activated_reg_2(0),
      D => activated_reg_1,
      Q => \^activated_reg_0\
    );
\inst_gestion_impresion_juego/mux_and_imp_juego_actual/multiplexor_juego/CARRETERA[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Ctrl_impresion/inst_gestion_impresion_juego/mux_and_imp_juego_actual/multiplexor_juego/VEC_CARRETERAS[1]\(0),
      I1 => \CARRETERA_reg[1]_1\,
      O => \new_road_reg[1][0]_0\
    );
\inst_gestion_impresion_juego/mux_and_imp_juego_actual/multiplexor_juego/CARRETERA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \ROAD_AC[3]\(1),
      I1 => \CARRETERA_reg[1]_0\,
      I2 => \CARRETERA_reg[1]\,
      I3 => \ROAD_AC[1]\(1),
      I4 => \CARRETERA[1]_i_4_n_0\,
      I5 => \CARRETERA_reg[1]_1\,
      O => \new_road_reg[3][1]_0\
    );
\new_road[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000014"
    )
        port map (
      I0 => \new_road_reg[1][0]_1\,
      I1 => \ROAD_AC[1]\(1),
      I2 => \ROAD_AC[1]\(2),
      I3 => \ROAD_AC[1]\(0),
      I4 => \new_road_reg[1][0]_2\,
      I5 => \new_road[1][0]_i_4_n_0\,
      O => \new_road[1][0]_i_1_n_0\
    );
\new_road[1][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000000020"
    )
        port map (
      I0 => \^activated_reg_0\,
      I1 => HAB_TANK,
      I2 => \ROAD_AC[1]\(0),
      I3 => FIN_NOK_reg_P_1(1),
      I4 => \ROAD_AC[1]\(2),
      I5 => \ROAD_AC[1]\(1),
      O => \new_road[1][0]_i_4_n_0\
    );
\new_road[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => HAB_TANK,
      I1 => \ROAD_AC[1]\(1),
      I2 => \ROAD_AC[1]\(0),
      I3 => \new_road_reg[1][1]_0\,
      I4 => \ROAD_AC[1]\(2),
      O => \new_road[1][1]_i_1_n_0\
    );
\new_road[1][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEEFCC"
    )
        port map (
      I0 => \ROAD_AC[1]\(0),
      I1 => \new_road_reg[1][1]_0\,
      I2 => \ROAD_AC[1]\(1),
      I3 => HAB_TANK,
      I4 => \ROAD_AC[1]\(2),
      O => \new_road[1][2]_i_2_n_0\
    );
\new_road[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000014"
    )
        port map (
      I0 => \new_road_reg[3][0]_0\,
      I1 => \ROAD_AC[3]\(1),
      I2 => \^q\(0),
      I3 => \ROAD_AC[3]\(0),
      I4 => \new_road_reg[3][0]_1\,
      I5 => \new_road[3][0]_i_4_n_0\,
      O => \new_road[3][0]_i_1_n_0\
    );
\new_road[3][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202200000000"
    )
        port map (
      I0 => \^activated_reg_0\,
      I1 => HAB_TANK,
      I2 => \ROAD_AC[3]\(1),
      I3 => \^q\(0),
      I4 => FIN_NOK_reg_P,
      I5 => \ROAD_AC[3]\(0),
      O => \new_road[3][0]_i_4_n_0\
    );
\new_road[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => HAB_TANK,
      I1 => \ROAD_AC[3]\(1),
      I2 => \ROAD_AC[3]\(0),
      I3 => \new_road_reg[3][1]_1\,
      I4 => \^q\(0),
      O => \new_road[3][1]_i_1_n_0\
    );
\new_road[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEEFCC"
    )
        port map (
      I0 => \ROAD_AC[3]\(0),
      I1 => \new_road_reg[3][1]_1\,
      I2 => \ROAD_AC[3]\(1),
      I3 => HAB_TANK,
      I4 => \^q\(0),
      O => \new_road[3][2]_i_1_n_0\
    );
\new_road[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFF5FE"
    )
        port map (
      I0 => \ROAD_AC[4]\(0),
      I1 => HAB_TANK,
      I2 => \new_road_reg[6][1]_0\,
      I3 => \ROAD_AC[4]\(2),
      I4 => \ROAD_AC[4]\(1),
      I5 => \new_road_reg[1][0]_1\,
      O => \new_road[4][0]_i_1_n_0\
    );
\new_road[4][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \new_road[4][1]_i_2_n_0\,
      I1 => \new_road_reg[6][1]_0\,
      O => \new_road[4][1]_i_1_n_0\
    );
\new_road[4][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AEA0A00"
    )
        port map (
      I0 => \ROAD_AC[4]\(2),
      I1 => \ROAD_AC[4]\(0),
      I2 => \ROAD_AC[4]\(1),
      I3 => HAB_TANK,
      I4 => \^activated_reg_0\,
      I5 => FIN_NOK_reg_P_1(1),
      O => \new_road[4][1]_i_2_n_0\
    );
\new_road[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEEFFA4"
    )
        port map (
      I0 => \ROAD_AC[4]\(2),
      I1 => HAB_TANK,
      I2 => \ROAD_AC[4]\(1),
      I3 => \new_road_reg[6][1]_0\,
      I4 => \ROAD_AC[4]\(0),
      I5 => \new_road_reg[1][0]_1\,
      O => \new_road[4][2]_i_1_n_0\
    );
\new_road[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000014"
    )
        port map (
      I0 => \new_road_reg[1][0]_1\,
      I1 => \ROAD_AC[5]\(1),
      I2 => \ROAD_AC[5]\(2),
      I3 => \ROAD_AC[5]\(0),
      I4 => \new_road_reg[5][0]_0\,
      I5 => \new_road[5][0]_i_3_n_0\,
      O => \new_road[5][0]_i_1_n_0\
    );
\new_road[5][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000000020"
    )
        port map (
      I0 => \^activated_reg_0\,
      I1 => HAB_TANK,
      I2 => \ROAD_AC[5]\(0),
      I3 => FIN_NOK_reg_P_1(1),
      I4 => \ROAD_AC[5]\(2),
      I5 => \ROAD_AC[5]\(1),
      O => \new_road[5][0]_i_3_n_0\
    );
\new_road[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => HAB_TANK,
      I1 => \ROAD_AC[5]\(1),
      I2 => \ROAD_AC[5]\(0),
      I3 => \new_road_reg[5][1]_0\,
      I4 => \ROAD_AC[5]\(2),
      O => \new_road[5][1]_i_1_n_0\
    );
\new_road[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEEFCC"
    )
        port map (
      I0 => \ROAD_AC[5]\(0),
      I1 => \new_road_reg[5][1]_0\,
      I2 => \ROAD_AC[5]\(1),
      I3 => HAB_TANK,
      I4 => \ROAD_AC[5]\(2),
      O => \new_road[5][2]_i_1_n_0\
    );
\new_road[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \ROAD_AC[6]\(1),
      I1 => FIN_NOK_reg_P_1(1),
      I2 => \new_road_reg[6][1]_0\,
      I3 => HAB_TANK,
      I4 => \^activated_reg_0\,
      I5 => \ROAD_AC[6]\(0),
      O => \new_road[6][0]_i_1_n_0\
    );
\new_road[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDD8FFFFFFFFF"
    )
        port map (
      I0 => \ROAD_AC[6]\(1),
      I1 => \ROAD_AC[6]\(0),
      I2 => \^activated_reg_0\,
      I3 => HAB_TANK,
      I4 => \new_road_reg[6][1]_0\,
      I5 => FIN_NOK_reg_P_1(1),
      O => \new_road[6][1]_i_1_n_0\
    );
\new_road_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[1][0]_i_1_n_0\,
      Q => \ROAD_AC[1]\(0),
      R => '0'
    );
\new_road_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[1][1]_i_1_n_0\,
      Q => \ROAD_AC[1]\(1),
      R => '0'
    );
\new_road_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[1][2]_i_2_n_0\,
      Q => \ROAD_AC[1]\(2),
      R => '0'
    );
\new_road_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road_reg[2][0]_0\,
      Q => \^road_ac[2]\(0),
      R => '0'
    );
\new_road_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[3][0]_i_1_n_0\,
      Q => \ROAD_AC[3]\(0),
      R => '0'
    );
\new_road_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[3][1]_i_1_n_0\,
      Q => \ROAD_AC[3]\(1),
      R => '0'
    );
\new_road_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[3][2]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\new_road_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[4][0]_i_1_n_0\,
      Q => \ROAD_AC[4]\(0),
      R => '0'
    );
\new_road_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[4][1]_i_1_n_0\,
      Q => \ROAD_AC[4]\(1),
      R => '0'
    );
\new_road_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[4][2]_i_1_n_0\,
      Q => \ROAD_AC[4]\(2),
      R => '0'
    );
\new_road_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[5][0]_i_1_n_0\,
      Q => \ROAD_AC[5]\(0),
      R => '0'
    );
\new_road_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[5][1]_i_1_n_0\,
      Q => \ROAD_AC[5]\(1),
      R => '0'
    );
\new_road_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[5][2]_i_1_n_0\,
      Q => \ROAD_AC[5]\(2),
      R => '0'
    );
\new_road_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[6][0]_i_1_n_0\,
      Q => \ROAD_AC[6]\(0),
      R => '0'
    );
\new_road_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \new_road_reg[6][0]_0\,
      D => \new_road[6][1]_i_1_n_0\,
      Q => \ROAD_AC[6]\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TIMER is
  port (
    \relojes[1]\ : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RESET_N_IBUF : in STD_LOGIC
  );
end TIMER;

architecture STRUCTURE of TIMER is
  signal \count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_3__0_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \count_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \^relojes[1]\ : STD_LOGIC;
  signal \relojes_BUFG[1]_inst_i_2_n_0\ : STD_LOGIC;
  signal \relojes_BUFG[1]_inst_i_3_n_0\ : STD_LOGIC;
  signal \relojes_BUFG[1]_inst_i_4_n_0\ : STD_LOGIC;
  signal \relojes_BUFG[1]_inst_i_5_n_0\ : STD_LOGIC;
  signal \relojes_BUFG[1]_inst_i_6_n_0\ : STD_LOGIC;
  signal \relojes_BUFG[1]_inst_i_7_n_0\ : STD_LOGIC;
  signal \relojes_BUFG[1]_inst_i_8_n_0\ : STD_LOGIC;
  signal \NLW_count_reg[0]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[24]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[28]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[4]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[8]_i_1__0\ : label is 11;
begin
  \relojes[1]\ <= \^relojes[1]\;
\count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^relojes[1]\,
      I1 => RESET_N_IBUF,
      O => \count[0]_i_2__0_n_0\
    );
\count[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => \count[0]_i_3__0_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[0]_i_1__0_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_count_reg[0]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_1__0_n_4\,
      O(2) => \count_reg[0]_i_1__0_n_5\,
      O(1) => \count_reg[0]_i_1__0_n_6\,
      O(0) => \count_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => \count[0]_i_3__0_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[8]_i_1__0_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[8]_i_1__0_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[12]_i_1__0_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__0_n_0\,
      CO(3) => \count_reg[12]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_count_reg[12]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1__0_n_4\,
      O(2) => \count_reg[12]_i_1__0_n_5\,
      O(1) => \count_reg[12]_i_1__0_n_6\,
      O(0) => \count_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[12]_i_1__0_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[12]_i_1__0_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[12]_i_1__0_n_4\,
      Q => count_reg(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[16]_i_1__0_n_7\,
      Q => count_reg(16)
    );
\count_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1__0_n_0\,
      CO(3) => \count_reg[16]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_count_reg[16]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1__0_n_4\,
      O(2) => \count_reg[16]_i_1__0_n_5\,
      O(1) => \count_reg[16]_i_1__0_n_6\,
      O(0) => \count_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[16]_i_1__0_n_6\,
      Q => count_reg(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[16]_i_1__0_n_5\,
      Q => count_reg(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[16]_i_1__0_n_4\,
      Q => count_reg(19)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[0]_i_1__0_n_6\,
      Q => count_reg(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[20]_i_1__0_n_7\,
      Q => count_reg(20)
    );
\count_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1__0_n_0\,
      CO(3) => \count_reg[20]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_count_reg[20]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1__0_n_4\,
      O(2) => \count_reg[20]_i_1__0_n_5\,
      O(1) => \count_reg[20]_i_1__0_n_6\,
      O(0) => \count_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[20]_i_1__0_n_6\,
      Q => count_reg(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[20]_i_1__0_n_5\,
      Q => count_reg(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[20]_i_1__0_n_4\,
      Q => count_reg(23)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[24]_i_1__0_n_7\,
      Q => count_reg(24)
    );
\count_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1__0_n_0\,
      CO(3) => \count_reg[24]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_count_reg[24]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1__0_n_4\,
      O(2) => \count_reg[24]_i_1__0_n_5\,
      O(1) => \count_reg[24]_i_1__0_n_6\,
      O(0) => \count_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[24]_i_1__0_n_6\,
      Q => count_reg(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[24]_i_1__0_n_5\,
      Q => count_reg(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[24]_i_1__0_n_4\,
      Q => count_reg(27)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[28]_i_1__0_n_7\,
      Q => count_reg(28)
    );
\count_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_count_reg[28]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[28]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \count_reg[28]_i_1__0_n_5\,
      O(1) => \count_reg[28]_i_1__0_n_6\,
      O(0) => \count_reg[28]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => count_reg(30 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[28]_i_1__0_n_6\,
      Q => count_reg(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[0]_i_1__0_n_5\,
      Q => count_reg(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[28]_i_1__0_n_5\,
      Q => count_reg(30)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[0]_i_1__0_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[4]_i_1__0_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_1__0_n_0\,
      CO(3) => \count_reg[4]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_count_reg[4]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1__0_n_4\,
      O(2) => \count_reg[4]_i_1__0_n_5\,
      O(1) => \count_reg[4]_i_1__0_n_6\,
      O(0) => \count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[4]_i_1__0_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[4]_i_1__0_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[4]_i_1__0_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[8]_i_1__0_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__0_n_0\,
      CO(3) => \count_reg[8]_i_1__0_n_0\,
      CO(2 downto 0) => \NLW_count_reg[8]_i_1__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1__0_n_4\,
      O(2) => \count_reg[8]_i_1__0_n_5\,
      O(1) => \count_reg[8]_i_1__0_n_6\,
      O(0) => \count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2__0_n_0\,
      D => \count_reg[8]_i_1__0_n_6\,
      Q => count_reg(9)
    );
\relojes_BUFG[1]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \relojes_BUFG[1]_inst_i_2_n_0\,
      I1 => count_reg(29),
      I2 => count_reg(28),
      I3 => count_reg(30),
      I4 => \relojes_BUFG[1]_inst_i_3_n_0\,
      I5 => \relojes_BUFG[1]_inst_i_4_n_0\,
      O => \^relojes[1]\
    );
\relojes_BUFG[1]_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => count_reg(14),
      I1 => count_reg(17),
      I2 => count_reg(18),
      I3 => count_reg(19),
      I4 => \relojes_BUFG[1]_inst_i_5_n_0\,
      O => \relojes_BUFG[1]_inst_i_2_n_0\
    );
\relojes_BUFG[1]_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count_reg(25),
      I1 => count_reg(24),
      I2 => count_reg(27),
      I3 => count_reg(26),
      O => \relojes_BUFG[1]_inst_i_3_n_0\
    );
\relojes_BUFG[1]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \relojes_BUFG[1]_inst_i_6_n_0\,
      I1 => count_reg(1),
      I2 => count_reg(0),
      I3 => count_reg(16),
      I4 => count_reg(15),
      I5 => \relojes_BUFG[1]_inst_i_7_n_0\,
      O => \relojes_BUFG[1]_inst_i_4_n_0\
    );
\relojes_BUFG[1]_inst_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => count_reg(23),
      I1 => count_reg(22),
      I2 => count_reg(21),
      I3 => count_reg(20),
      O => \relojes_BUFG[1]_inst_i_5_n_0\
    );
\relojes_BUFG[1]_inst_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => count_reg(7),
      I1 => count_reg(5),
      I2 => count_reg(10),
      I3 => count_reg(9),
      O => \relojes_BUFG[1]_inst_i_6_n_0\
    );
\relojes_BUFG[1]_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => count_reg(8),
      I1 => count_reg(11),
      I2 => count_reg(12),
      I3 => count_reg(13),
      I4 => \relojes_BUFG[1]_inst_i_8_n_0\,
      O => \relojes_BUFG[1]_inst_i_7_n_0\
    );
\relojes_BUFG[1]_inst_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count_reg(3),
      I1 => count_reg(2),
      I2 => count_reg(6),
      I3 => count_reg(4),
      O => \relojes_BUFG[1]_inst_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \TIMER__parameterized1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    relojes : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    HAB_RACE : in STD_LOGIC;
    \count_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_N_IBUF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \TIMER__parameterized1\ : entity is "TIMER";
end \TIMER__parameterized1\;

architecture STRUCTURE of \TIMER__parameterized1\ is
  signal \count[0]_i_10_n_0\ : STD_LOGIC;
  signal \count[0]_i_11_n_0\ : STD_LOGIC;
  signal \count[0]_i_2_n_0\ : STD_LOGIC;
  signal \count[0]_i_3_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[0]_i_8_n_0\ : STD_LOGIC;
  signal \count[0]_i_9_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^relojes\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_count_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[8]_i_1\ : label is 11;
begin
  relojes(0) <= \^relojes\(0);
\count0__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^relojes\(0),
      I1 => HAB_RACE,
      I2 => \count_reg[3]_0\(0),
      I3 => Q(0),
      O => S(0)
    );
\count[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => count_reg(0),
      I1 => count_reg(1),
      I2 => count_reg(2),
      I3 => count_reg(3),
      I4 => \count[0]_i_11_n_0\,
      O => \count[0]_i_10_n_0\
    );
\count[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => count_reg(23),
      I1 => count_reg(22),
      I2 => count_reg(26),
      I3 => count_reg(24),
      O => \count[0]_i_11_n_0\
    );
\count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^relojes\(0),
      I1 => RESET_N_IBUF,
      O => \count[0]_i_2_n_0\
    );
\count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => \count[0]_i_3_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[0]_i_5_n_0\,
      I1 => count_reg(29),
      I2 => count_reg(28),
      I3 => count_reg(30),
      I4 => \count[0]_i_6_n_0\,
      I5 => \count[0]_i_7_n_0\,
      O => \^relojes\(0)
    );
\count[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => count_reg(4),
      I1 => count_reg(5),
      I2 => count_reg(6),
      I3 => count_reg(7),
      I4 => \count[0]_i_8_n_0\,
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count_reg(19),
      I1 => count_reg(17),
      I2 => count_reg(27),
      I3 => count_reg(25),
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \count[0]_i_9_n_0\,
      I1 => count_reg(18),
      I2 => count_reg(16),
      I3 => count_reg(21),
      I4 => count_reg(20),
      I5 => \count[0]_i_10_n_0\,
      O => \count[0]_i_7_n_0\
    );
\count[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => count_reg(12),
      I1 => count_reg(11),
      I2 => count_reg(10),
      I3 => count_reg(9),
      O => \count[0]_i_8_n_0\
    );
\count[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => count_reg(13),
      I1 => count_reg(8),
      I2 => count_reg(15),
      I3 => count_reg(14),
      O => \count[0]_i_9_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[0]_i_1_n_7\,
      Q => count_reg(0)
    );
\count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[0]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_1_n_4\,
      O(2) => \count_reg[0]_i_1_n_5\,
      O(1) => \count_reg[0]_i_1_n_6\,
      O(0) => \count_reg[0]_i_1_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => \count[0]_i_3_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12)
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \count_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[16]_i_1_n_7\,
      Q => count_reg(16)
    );
\count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1_n_0\,
      CO(3) => \count_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1_n_4\,
      O(2) => \count_reg[16]_i_1_n_5\,
      O(1) => \count_reg[16]_i_1_n_6\,
      O(0) => \count_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[16]_i_1_n_6\,
      Q => count_reg(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[16]_i_1_n_5\,
      Q => count_reg(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[16]_i_1_n_4\,
      Q => count_reg(19)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[0]_i_1_n_6\,
      Q => count_reg(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[20]_i_1_n_7\,
      Q => count_reg(20)
    );
\count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1_n_0\,
      CO(3) => \count_reg[20]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[20]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1_n_4\,
      O(2) => \count_reg[20]_i_1_n_5\,
      O(1) => \count_reg[20]_i_1_n_6\,
      O(0) => \count_reg[20]_i_1_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[20]_i_1_n_6\,
      Q => count_reg(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[20]_i_1_n_5\,
      Q => count_reg(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[20]_i_1_n_4\,
      Q => count_reg(23)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[24]_i_1_n_7\,
      Q => count_reg(24)
    );
\count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1_n_0\,
      CO(3) => \count_reg[24]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[24]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1_n_4\,
      O(2) => \count_reg[24]_i_1_n_5\,
      O(1) => \count_reg[24]_i_1_n_6\,
      O(0) => \count_reg[24]_i_1_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[24]_i_1_n_6\,
      Q => count_reg(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[24]_i_1_n_5\,
      Q => count_reg(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[24]_i_1_n_4\,
      Q => count_reg(27)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[28]_i_1_n_7\,
      Q => count_reg(28)
    );
\count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_reg[28]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_reg[28]_i_1_n_5\,
      O(1) => \count_reg[28]_i_1_n_6\,
      O(0) => \count_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => count_reg(30 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[28]_i_1_n_6\,
      Q => count_reg(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[0]_i_1_n_5\,
      Q => count_reg(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[28]_i_1_n_5\,
      Q => count_reg(30)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[0]_i_1_n_4\,
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4)
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_1_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_count_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      CLR => \count[0]_i_2_n_0\,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CLK_MANAGER is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    relojes : out STD_LOGIC_VECTOR ( 0 to 0 );
    \relojes[1]\ : out STD_LOGIC;
    HAB_RACE : in STD_LOGIC;
    \count_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_N_IBUF : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC
  );
end CLK_MANAGER;

architecture STRUCTURE of CLK_MANAGER is
begin
\timer_gen[0].tx\: entity work.TIMER
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      RESET_N_IBUF => RESET_N_IBUF,
      \relojes[1]\ => \relojes[1]\
    );
\timer_gen[1].tx\: entity work.\TIMER__parameterized1\
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      HAB_RACE => HAB_RACE,
      Q(0) => Q(0),
      RESET_N_IBUF => RESET_N_IBUF,
      S(0) => S(0),
      \count_reg[3]_0\(0) => \count_reg[3]\(0),
      relojes(0) => relojes(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNTR is
  port (
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sreg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sreg_reg[4]\ : out STD_LOGIC;
    \fase_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    numero : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \val_reg[30]\ : out STD_LOGIC;
    \val_reg[1]\ : out STD_LOGIC;
    \val_reg[2]\ : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SEGMENT_reg[4]\ : in STD_LOGIC;
    ZERO_reg : in STD_LOGIC;
    HAB_RACE : in STD_LOGIC;
    s_add : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[30]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end CNTR;

architecture STRUCTURE of CNTR is
  signal FLANCO_n_3 : STD_LOGIC;
  signal ZERO : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
FLANCO: entity work.EDGEDTCTR_12
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      D(0) => ZERO,
      \FSM_onehot_cur_state_reg[0]\ => FLANCO_n_3,
      O(0) => sel0(1),
      ZERO_reg(0) => \count_reg[30]_0\(0),
      \fase_reg[0]\(0) => \fase_reg[0]\(0),
      \out\(0) => \out\(0),
      \sreg_reg[0]_0\(0) => \sreg_reg[0]\(0),
      \sreg_reg[4]_0\ => \sreg_reg[4]\
    );
Logica: entity work.\CNTR_Logic__parameterized1\
     port map (
      AR(0) => AR(0),
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => CO(0),
      D(0) => ZERO,
      DI(0) => DI(0),
      E(0) => E(0),
      HAB_RACE => HAB_RACE,
      O(0) => sel0(1),
      Q(30 downto 0) => Q(30 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \SEGMENT_reg[4]\ => \SEGMENT_reg[4]\,
      SR(0) => SR(0),
      ZERO_reg_0 => ZERO_reg,
      ZERO_reg_1 => FLANCO_n_3,
      \count_reg[11]_0\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[15]_0\(3 downto 0) => \count_reg[15]\(3 downto 0),
      \count_reg[19]_0\(3 downto 0) => \count_reg[19]\(3 downto 0),
      \count_reg[23]_0\(3 downto 0) => \count_reg[23]\(3 downto 0),
      \count_reg[27]_0\(3 downto 0) => \count_reg[27]\(3 downto 0),
      \count_reg[30]_0\(2 downto 0) => \count_reg[30]\(2 downto 0),
      \count_reg[30]_1\(0) => \count_reg[30]_0\(1),
      \count_reg[7]_0\(3 downto 0) => \count_reg[7]\(3 downto 0),
      numero(3 downto 0) => numero(3 downto 0),
      s_add(27 downto 0) => s_add(27 downto 0),
      \val_reg[0]_0\(0) => D(0),
      \val_reg[1]_0\ => \val_reg[1]\,
      \val_reg[2]_0\ => \val_reg[2]\,
      \val_reg[30]_0\ => \val_reg[30]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Cooldown is
  port (
    ZERO : out STD_LOGIC;
    HAB_RACE_reg : out STD_LOGIC;
    HAB_TANK_reg : out STD_LOGIC;
    reset_tem_reg_0 : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HAB_RACE : in STD_LOGIC;
    HAB_TANK_reg_0 : in STD_LOGIC;
    HAB_TANK : in STD_LOGIC;
    hability_reg_0 : in STD_LOGIC;
    relojes : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end Cooldown;

architecture STRUCTURE of Cooldown is
  signal Temporizador_n_1 : STD_LOGIC;
  signal reset_tem : STD_LOGIC;
  signal s_hability_flag : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of HAB_RACE_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of HAB_TANK_i_1 : label is "soft_lutpair13";
begin
HAB_RACE_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA0A"
    )
        port map (
      I0 => HAB_RACE,
      I1 => HAB_TANK_reg_0,
      I2 => Q(0),
      I3 => s_hability_flag,
      O => HAB_RACE_reg
    );
HAB_TANK_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA0A"
    )
        port map (
      I0 => HAB_TANK,
      I1 => HAB_TANK_reg_0,
      I2 => Q(0),
      I3 => s_hability_flag,
      O => HAB_TANK_reg
    );
Temporizador: entity work.CNTR_Logic
     port map (
      AR(0) => reset_tem,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      Q(0) => Q(0),
      ZERO => ZERO,
      ZERO_reg_0 => Temporizador_n_1,
      hability_reg => hability_reg_0,
      relojes(0) => relojes(0),
      s_hability_flag => s_hability_flag
    );
hability_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => Temporizador_n_1,
      Q => s_hability_flag,
      R => '0'
    );
reset_tem_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => reset_tem_reg_0,
      Q => reset_tem,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity IMPRIMIR_TXT is
  port (
    \i_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_reg[0]\ : out STD_LOGIC;
    \i_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[6]\ : out STD_LOGIC;
    \i_reg[2]_0\ : out STD_LOGIC;
    \i_reg[0]_1\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[2]\ : out STD_LOGIC;
    \i_reg[1]\ : out STD_LOGIC;
    \i_reg[1]_0\ : out STD_LOGIC;
    \i_reg[1]_1\ : out STD_LOGIC;
    \i_reg[2]_1\ : out STD_LOGIC;
    \i_reg[0]_2\ : out STD_LOGIC;
    \i_reg[1]_2\ : out STD_LOGIC;
    \i_reg[0]_3\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[1]\ : out STD_LOGIC;
    \i_reg[2]_2\ : out STD_LOGIC;
    \i_reg[0]_4\ : out STD_LOGIC;
    \i_reg[0]_5\ : out STD_LOGIC;
    \i_reg[2]_3\ : out STD_LOGIC;
    \i_reg[1]_3\ : out STD_LOGIC;
    \i_reg[0]_6\ : out STD_LOGIC;
    \i_reg[0]_7\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[6]_0\ : out STD_LOGIC;
    \i_reg[1]_4\ : out STD_LOGIC;
    \i_reg[0]_8\ : out STD_LOGIC;
    \i_reg[0]_9\ : out STD_LOGIC;
    \i_reg[2]_4\ : out STD_LOGIC;
    \i_reg[0]_10\ : out STD_LOGIC;
    \i_reg[1]_5\ : out STD_LOGIC;
    \i_reg[0]_11\ : out STD_LOGIC;
    \i_reg[1]_6\ : out STD_LOGIC;
    \i_reg[0]_12\ : out STD_LOGIC;
    \i_reg[1]_7\ : out STD_LOGIC;
    \DISPLAY_reg[0]\ : out STD_LOGIC;
    \DISPLAY_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DISPLAY_reg[2]_0\ : out STD_LOGIC;
    DIGSEL_OBUF : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SEGMENT_OBUF : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \relojes_BUFG[1]\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \CARACTER_reg_rep[2]\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]\ : in STD_LOGIC;
    \CARACTER_reg_rep[3]\ : in STD_LOGIC;
    \CARACTER_rep[5]_i_2\ : in STD_LOGIC;
    \CARACTER_reg_rep[6]\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_1\ : in STD_LOGIC;
    \CARACTER_rep[0]_i_3\ : in STD_LOGIC;
    \CARACTER_rep[0]_i_3_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[3]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[3]_1\ : in STD_LOGIC;
    \CARACTER_reg_rep[1]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[3]_2\ : in STD_LOGIC;
    \CARACTER_reg_rep[4]\ : in STD_LOGIC;
    \CARACTER_reg_rep[4]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_2\ : in STD_LOGIC;
    \CARACTER_reg_rep[2]_0\ : in STD_LOGIC;
    \CARACTER_reg_rep[0]_3\ : in STD_LOGIC;
    \CARACTER_rep[4]_i_7\ : in STD_LOGIC;
    VAL : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \DIGSEL[3]\ : in STD_LOGIC;
    \DIGSEL[7]\ : in STD_LOGIC;
    \DIGSEL[5]\ : in STD_LOGIC;
    \DIGSEL[1]\ : in STD_LOGIC;
    \DIGSEL[0]\ : in STD_LOGIC;
    \DIGSEL[3]_0\ : in STD_LOGIC;
    \SEGMENT[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end IMPRIMIR_TXT;

architecture STRUCTURE of IMPRIMIR_TXT is
begin
inst_mux_txt: entity work.MUX_TXT
     port map (
      \CARACTER_reg_rep[0]_0\ => \CARACTER_reg_rep[0]\,
      \CARACTER_reg_rep[0]_1\ => \CARACTER_reg_rep[0]_0\,
      \CARACTER_reg_rep[0]_2\ => \CARACTER_reg_rep[0]_1\,
      \CARACTER_reg_rep[0]_3\ => \CARACTER_reg_rep[0]_2\,
      \CARACTER_reg_rep[0]_4\ => \CARACTER_reg_rep[0]_3\,
      \CARACTER_reg_rep[1]_0\ => \CARACTER_reg_rep[1]\,
      \CARACTER_reg_rep[1]_1\ => \CARACTER_reg_rep[1]_0\,
      \CARACTER_reg_rep[2]_0\ => \CARACTER_reg_rep[2]\,
      \CARACTER_reg_rep[2]_1\ => \CARACTER_reg_rep[2]_0\,
      \CARACTER_reg_rep[3]_0\ => \CARACTER_reg_rep[3]\,
      \CARACTER_reg_rep[3]_1\ => \CARACTER_reg_rep[3]_0\,
      \CARACTER_reg_rep[3]_2\ => \CARACTER_reg_rep[3]_1\,
      \CARACTER_reg_rep[3]_3\ => \CARACTER_reg_rep[3]_2\,
      \CARACTER_reg_rep[4]_0\ => \CARACTER_reg_rep[4]\,
      \CARACTER_reg_rep[4]_1\ => \CARACTER_reg_rep[4]_0\,
      \CARACTER_reg_rep[6]_0\ => \CARACTER_reg_rep[6]\,
      \CARACTER_reg_rep[6]_1\(6 downto 0) => D(6 downto 0),
      \CARACTER_rep[0]_i_3\ => \CARACTER_rep[0]_i_3\,
      \CARACTER_rep[0]_i_3_0\ => \CARACTER_rep[0]_i_3_0\,
      \CARACTER_rep[4]_i_7\ => \CARACTER_rep[4]_i_7\,
      \CARACTER_rep[5]_i_2\ => \CARACTER_rep[5]_i_2\,
      D(2 downto 0) => \i_reg[2]\(2 downto 0),
      \DIGSEL[0]\ => \DIGSEL[0]\,
      \DIGSEL[1]\ => \DIGSEL[1]\,
      \DIGSEL[3]\ => \DIGSEL[3]\,
      \DIGSEL[3]_0\ => \DIGSEL[3]_0\,
      \DIGSEL[5]\ => \DIGSEL[5]\,
      \DIGSEL[7]\ => \DIGSEL[7]\,
      DIGSEL_OBUF(4 downto 0) => DIGSEL_OBUF(4 downto 0),
      \DISPLAY_reg[0]_0\ => \DISPLAY_reg[0]\,
      \DISPLAY_reg[2]_0\(2 downto 0) => \DISPLAY_reg[2]\(2 downto 0),
      \DISPLAY_reg[2]_1\ => \DISPLAY_reg[2]_0\,
      \FSM_onehot_cur_state_reg[1]\ => \FSM_onehot_cur_state_reg[1]\,
      \FSM_onehot_cur_state_reg[2]\ => \FSM_onehot_cur_state_reg[2]\,
      \FSM_onehot_cur_state_reg[6]\ => \FSM_onehot_cur_state_reg[6]\,
      \FSM_onehot_cur_state_reg[6]_0\ => \FSM_onehot_cur_state_reg[6]_0\,
      Q(4 downto 0) => Q(4 downto 0),
      \SEGMENT[7]\(6 downto 0) => \SEGMENT[7]\(6 downto 0),
      SEGMENT_OBUF(6 downto 0) => SEGMENT_OBUF(6 downto 0),
      VAL(1 downto 0) => VAL(1 downto 0),
      \i_reg[0]_0\ => \i_reg[0]\,
      \i_reg[0]_1\ => \i_reg[0]_0\,
      \i_reg[0]_10\ => \i_reg[0]_9\,
      \i_reg[0]_11\ => \i_reg[0]_10\,
      \i_reg[0]_12\ => \i_reg[0]_11\,
      \i_reg[0]_13\ => \i_reg[0]_12\,
      \i_reg[0]_2\ => \i_reg[0]_1\,
      \i_reg[0]_3\ => \i_reg[0]_2\,
      \i_reg[0]_4\ => \i_reg[0]_3\,
      \i_reg[0]_5\ => \i_reg[0]_4\,
      \i_reg[0]_6\ => \i_reg[0]_5\,
      \i_reg[0]_7\ => \i_reg[0]_6\,
      \i_reg[0]_8\ => \i_reg[0]_7\,
      \i_reg[0]_9\ => \i_reg[0]_8\,
      \i_reg[1]_0\ => \i_reg[1]\,
      \i_reg[1]_1\ => \i_reg[1]_0\,
      \i_reg[1]_2\ => \i_reg[1]_1\,
      \i_reg[1]_3\ => \i_reg[1]_2\,
      \i_reg[1]_4\ => \i_reg[1]_3\,
      \i_reg[1]_5\ => \i_reg[1]_4\,
      \i_reg[1]_6\ => \i_reg[1]_5\,
      \i_reg[1]_7\ => \i_reg[1]_6\,
      \i_reg[1]_8\ => \i_reg[1]_7\,
      \i_reg[2]_0\ => \i_reg[2]_0\,
      \i_reg[2]_1\ => \i_reg[2]_1\,
      \i_reg[2]_2\ => \i_reg[2]_2\,
      \i_reg[2]_3\ => \i_reg[2]_3\,
      \i_reg[2]_4\ => \i_reg[2]_4\,
      \relojes_BUFG[1]\ => \relojes_BUFG[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MUX_AND_IMP_JUEGO is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_reg[25]\ : out STD_LOGIC;
    \DISPLAY_reg[3]\ : out STD_LOGIC;
    \DISPLAY_reg[3]_0\ : out STD_LOGIC;
    \valor_reg[1]\ : out STD_LOGIC;
    \DISPLAY_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DISPLAY_reg[0]\ : out STD_LOGIC;
    \DISPLAY_reg[3]_1\ : out STD_LOGIC;
    \DISPLAY_reg[0]_0\ : out STD_LOGIC;
    \DISPLAY_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]_1\ : out STD_LOGIC;
    \i_reg[2]\ : out STD_LOGIC;
    \i_reg[2]_0\ : out STD_LOGIC;
    DIGSEL_OBUF : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \relojes_BUFG[1]\ : in STD_LOGIC;
    \CARRETERA_reg[1]\ : in STD_LOGIC;
    \CARRETERA_reg[0]\ : in STD_LOGIC;
    \CARRETERA_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CARRETERA_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SEGMENT_reg[7]_i_2\ : in STD_LOGIC;
    \SEGMENT_reg[7]_i_2_0\ : in STD_LOGIC;
    SEGMENT1_carry_i_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    numero : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SEGMENT_reg[5]\ : in STD_LOGIC;
    \SEGMENT_reg[5]_0\ : in STD_LOGIC;
    \DIGSEL_OBUF[1]_inst_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DIGSEL[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DIGSEL[2]\ : in STD_LOGIC;
    \DIGSEL[4]_0\ : in STD_LOGIC
  );
end MUX_AND_IMP_JUEGO;

architecture STRUCTURE of MUX_AND_IMP_JUEGO is
begin
multiplexor_juego: entity work.MUX_JUEGO_14
     port map (
      \CARRETERA_reg[0]_0\ => \CARRETERA_reg[0]\,
      \CARRETERA_reg[1]_0\ => \CARRETERA_reg[1]\,
      \CARRETERA_reg[2]_0\(0) => \CARRETERA_reg[2]\(0),
      \CARRETERA_reg[2]_1\ => \CARRETERA_reg[2]_0\,
      CO(0) => CO(0),
      D(3 downto 0) => D(3 downto 0),
      \DIGSEL[2]\ => \DIGSEL[2]\,
      \DIGSEL[4]\(2 downto 0) => \DIGSEL[4]\(2 downto 0),
      \DIGSEL[4]_0\ => \DIGSEL[4]_0\,
      DIGSEL_OBUF(2 downto 0) => DIGSEL_OBUF(2 downto 0),
      \DIGSEL_OBUF[1]_inst_i_1\(0) => \DIGSEL_OBUF[1]_inst_i_1\(0),
      \DISPLAY_reg[0]_0\ => \DISPLAY_reg[0]\,
      \DISPLAY_reg[0]_1\ => \DISPLAY_reg[0]_0\,
      \DISPLAY_reg[1]_0\ => \DISPLAY_reg[1]\,
      \DISPLAY_reg[2]_0\(2 downto 0) => \DISPLAY_reg[2]\(2 downto 0),
      \DISPLAY_reg[3]_0\ => \DISPLAY_reg[3]\,
      \DISPLAY_reg[3]_1\ => \DISPLAY_reg[3]_0\,
      \DISPLAY_reg[3]_2\ => \DISPLAY_reg[3]_1\,
      \FSM_onehot_cur_state_reg[3]\ => \FSM_onehot_cur_state_reg[3]\,
      \FSM_onehot_cur_state_reg[3]_0\ => \FSM_onehot_cur_state_reg[3]_0\,
      \FSM_onehot_cur_state_reg[3]_1\ => \FSM_onehot_cur_state_reg[3]_1\,
      Q(3 downto 0) => Q(3 downto 0),
      SEGMENT1_carry_i_4(0) => SEGMENT1_carry_i_4(0),
      \SEGMENT_reg[5]\ => \SEGMENT_reg[5]\,
      \SEGMENT_reg[5]_0\ => \SEGMENT_reg[5]_0\,
      \SEGMENT_reg[7]_i_2\ => \SEGMENT_reg[7]_i_2\,
      \SEGMENT_reg[7]_i_2_0\ => \SEGMENT_reg[7]_i_2_0\,
      \i_reg[25]_0\ => \i_reg[25]\,
      \i_reg[2]_0\ => \i_reg[2]\,
      \i_reg[2]_1\ => \i_reg[2]_0\,
      numero(1 downto 0) => numero(1 downto 0),
      \out\(2 downto 0) => \out\(2 downto 0),
      \relojes_BUFG[1]\ => \relojes_BUFG[1]\,
      \valor_reg[1]\ => \valor_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MUX_AND_IMP_JUEGO_13 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DISPLAY_reg[18]\ : out STD_LOGIC;
    \DISPLAY_reg[2]\ : out STD_LOGIC;
    \SEGMENT_reg[7]\ : in STD_LOGIC;
    \SEGMENT_reg[2]\ : in STD_LOGIC;
    numero : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SEGMENT_reg[6]\ : in STD_LOGIC;
    \SEGMENT_reg[6]_0\ : in STD_LOGIC;
    \SEGMENT_reg[7]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SEGMENT_reg[7]_i_2\ : in STD_LOGIC;
    \relojes_BUFG[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MUX_AND_IMP_JUEGO_13 : entity is "MUX_AND_IMP_JUEGO";
end MUX_AND_IMP_JUEGO_13;

architecture STRUCTURE of MUX_AND_IMP_JUEGO_13 is
begin
multiplexor_juego: entity work.MUX_JUEGO
     port map (
      D(2 downto 0) => D(2 downto 0),
      \DISPLAY_reg[18]_0\ => \DISPLAY_reg[18]\,
      \DISPLAY_reg[2]_0\ => \DISPLAY_reg[2]\,
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      \SEGMENT_reg[2]\ => \SEGMENT_reg[2]\,
      \SEGMENT_reg[6]\ => \SEGMENT_reg[6]\,
      \SEGMENT_reg[6]_0\ => \SEGMENT_reg[6]_0\,
      \SEGMENT_reg[7]\ => \SEGMENT_reg[7]\,
      \SEGMENT_reg[7]_i_2_0\ => \SEGMENT_reg[7]_i_2\,
      \SEGMENT_reg[7]_i_5_0\(2 downto 0) => \SEGMENT_reg[7]_i_5\(2 downto 0),
      numero(1 downto 0) => numero(1 downto 0),
      \relojes_BUFG[1]\ => \relojes_BUFG[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Progreso_LED is
  port (
    FIN_OK : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \N_LED_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \fase_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \N_LED_reg[17]\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \N_LED_reg[0]_i_2\ : out STD_LOGIC;
    N_LED10_in : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \valor_reg[0]\ : out STD_LOGIC;
    FIN_OK_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    VAL : in STD_LOGIC_VECTOR ( 29 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \N_LED[29]_i_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED[29]_i_32\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED[29]_i_27\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED[29]_i_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED[29]_i_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED[29]_i_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \N_LED[29]_i_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \N_LED_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \N_LED_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fase_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fase_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \N_LED_reg[30]_i_63\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \LED[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fase : in STD_LOGIC
  );
end Progreso_LED;

architecture STRUCTURE of Progreso_LED is
  signal \^fsm_onehot_cur_state_reg[0]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal N_LED : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^n_led_reg[17]\ : STD_LOGIC;
  signal Unidad_logica_n_10 : STD_LOGIC;
  signal Unidad_logica_n_11 : STD_LOGIC;
  signal Unidad_logica_n_12 : STD_LOGIC;
  signal Unidad_logica_n_13 : STD_LOGIC;
  signal Unidad_logica_n_14 : STD_LOGIC;
  signal Unidad_logica_n_15 : STD_LOGIC;
  signal Unidad_logica_n_16 : STD_LOGIC;
  signal Unidad_logica_n_17 : STD_LOGIC;
  signal Unidad_logica_n_18 : STD_LOGIC;
  signal Unidad_logica_n_19 : STD_LOGIC;
  signal Unidad_logica_n_20 : STD_LOGIC;
  signal Unidad_logica_n_21 : STD_LOGIC;
  signal Unidad_logica_n_53 : STD_LOGIC;
  signal Unidad_logica_n_54 : STD_LOGIC;
  signal Unidad_logica_n_55 : STD_LOGIC;
  signal Unidad_logica_n_56 : STD_LOGIC;
  signal Unidad_logica_n_57 : STD_LOGIC;
  signal Unidad_logica_n_58 : STD_LOGIC;
  signal Unidad_logica_n_59 : STD_LOGIC;
  signal Unidad_logica_n_60 : STD_LOGIC;
  signal Unidad_logica_n_61 : STD_LOGIC;
  signal Unidad_logica_n_62 : STD_LOGIC;
  signal Unidad_logica_n_63 : STD_LOGIC;
  signal Unidad_logica_n_64 : STD_LOGIC;
  signal Unidad_logica_n_65 : STD_LOGIC;
  signal Unidad_logica_n_66 : STD_LOGIC;
  signal Unidad_logica_n_67 : STD_LOGIC;
  signal Unidad_logica_n_68 : STD_LOGIC;
  signal Unidad_logica_n_69 : STD_LOGIC;
  signal Unidad_logica_n_7 : STD_LOGIC;
  signal Unidad_logica_n_70 : STD_LOGIC;
  signal Unidad_logica_n_71 : STD_LOGIC;
  signal Unidad_logica_n_72 : STD_LOGIC;
  signal Unidad_logica_n_73 : STD_LOGIC;
  signal Unidad_logica_n_74 : STD_LOGIC;
  signal Unidad_logica_n_75 : STD_LOGIC;
  signal Unidad_logica_n_76 : STD_LOGIC;
  signal Unidad_logica_n_77 : STD_LOGIC;
  signal Unidad_logica_n_78 : STD_LOGIC;
  signal Unidad_logica_n_79 : STD_LOGIC;
  signal Unidad_logica_n_8 : STD_LOGIC;
  signal Unidad_logica_n_80 : STD_LOGIC;
  signal Unidad_logica_n_81 : STD_LOGIC;
  signal Unidad_logica_n_82 : STD_LOGIC;
  signal Unidad_logica_n_9 : STD_LOGIC;
begin
  \FSM_onehot_cur_state_reg[0]\(15 downto 0) <= \^fsm_onehot_cur_state_reg[0]\(15 downto 0);
  \N_LED_reg[17]\ <= \^n_led_reg[17]\;
Display: entity work.Display_LED
     port map (
      D(15) => \^n_led_reg[17]\,
      D(14) => Unidad_logica_n_7,
      D(13) => Unidad_logica_n_8,
      D(12) => Unidad_logica_n_9,
      D(11) => Unidad_logica_n_10,
      D(10) => Unidad_logica_n_11,
      D(9) => Unidad_logica_n_12,
      D(8) => Unidad_logica_n_13,
      D(7) => Unidad_logica_n_14,
      D(6) => Unidad_logica_n_15,
      D(5) => Unidad_logica_n_16,
      D(4) => Unidad_logica_n_17,
      D(3) => Unidad_logica_n_18,
      D(2) => Unidad_logica_n_19,
      D(1) => Unidad_logica_n_20,
      D(0) => Unidad_logica_n_21,
      \FSM_onehot_cur_state_reg[0]\(15 downto 0) => \^fsm_onehot_cur_state_reg[0]\(15 downto 0),
      \LED[0]\(0) => \LED[0]\(0),
      \LED[15]\(0) => Q(0),
      \N_LED_reg[30]\(0) => \N_LED_reg[30]\(0),
      Q(30 downto 0) => N_LED(30 downto 0),
      S(3) => Unidad_logica_n_79,
      S(2) => Unidad_logica_n_80,
      S(1) => Unidad_logica_n_81,
      S(0) => Unidad_logica_n_82,
      \s_leds3_carry__1_0\(3) => Unidad_logica_n_75,
      \s_leds3_carry__1_0\(2) => Unidad_logica_n_76,
      \s_leds3_carry__1_0\(1) => Unidad_logica_n_77,
      \s_leds3_carry__1_0\(0) => Unidad_logica_n_78,
      \s_leds3_carry__2_0\(3) => Unidad_logica_n_71,
      \s_leds3_carry__2_0\(2) => Unidad_logica_n_72,
      \s_leds3_carry__2_0\(1) => Unidad_logica_n_73,
      \s_leds3_carry__2_0\(0) => Unidad_logica_n_74,
      \s_leds3_carry__3_0\(3) => Unidad_logica_n_67,
      \s_leds3_carry__3_0\(2) => Unidad_logica_n_68,
      \s_leds3_carry__3_0\(1) => Unidad_logica_n_69,
      \s_leds3_carry__3_0\(0) => Unidad_logica_n_70,
      \s_leds3_carry__4_0\(3) => Unidad_logica_n_63,
      \s_leds3_carry__4_0\(2) => Unidad_logica_n_64,
      \s_leds3_carry__4_0\(1) => Unidad_logica_n_65,
      \s_leds3_carry__4_0\(0) => Unidad_logica_n_66,
      \s_leds3_carry__5_0\(3) => Unidad_logica_n_59,
      \s_leds3_carry__5_0\(2) => Unidad_logica_n_60,
      \s_leds3_carry__5_0\(1) => Unidad_logica_n_61,
      \s_leds3_carry__5_0\(0) => Unidad_logica_n_62,
      \s_leds3_carry__6_0\(3) => Unidad_logica_n_55,
      \s_leds3_carry__6_0\(2) => Unidad_logica_n_56,
      \s_leds3_carry__6_0\(1) => Unidad_logica_n_57,
      \s_leds3_carry__6_0\(0) => Unidad_logica_n_58,
      \s_leds_reg[0]_i_2\(1) => Unidad_logica_n_53,
      \s_leds_reg[0]_i_2\(0) => Unidad_logica_n_54
    );
Unidad_logica: entity work.Logic_LED
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => CO(0),
      D(15) => \^n_led_reg[17]\,
      D(14) => Unidad_logica_n_7,
      D(13) => Unidad_logica_n_8,
      D(12) => Unidad_logica_n_9,
      D(11) => Unidad_logica_n_10,
      D(10) => Unidad_logica_n_11,
      D(9) => Unidad_logica_n_12,
      D(8) => Unidad_logica_n_13,
      D(7) => Unidad_logica_n_14,
      D(6) => Unidad_logica_n_15,
      D(5) => Unidad_logica_n_16,
      D(4) => Unidad_logica_n_17,
      D(3) => Unidad_logica_n_18,
      D(2) => Unidad_logica_n_19,
      D(1) => Unidad_logica_n_20,
      D(0) => Unidad_logica_n_21,
      DI(0) => DI(0),
      E(0) => E(0),
      FIN_OK => FIN_OK,
      FIN_OK_reg_0 => FIN_OK_reg,
      N_LED10_in(29 downto 0) => N_LED10_in(29 downto 0),
      \N_LED[29]_i_12_0\(3 downto 0) => \N_LED[29]_i_12\(3 downto 0),
      \N_LED[29]_i_17_0\(3 downto 0) => \N_LED[29]_i_17\(3 downto 0),
      \N_LED[29]_i_22_0\(3 downto 0) => \N_LED[29]_i_22\(3 downto 0),
      \N_LED[29]_i_27_0\(3 downto 0) => \N_LED[29]_i_27\(3 downto 0),
      \N_LED[29]_i_32_0\(3 downto 0) => \N_LED[29]_i_32\(3 downto 0),
      \N_LED[29]_i_37_0\(3 downto 0) => \N_LED[29]_i_37\(3 downto 0),
      \N_LED[29]_i_7_0\(1 downto 0) => \N_LED[29]_i_7\(1 downto 0),
      \N_LED_reg[0]_i_2_0\ => \N_LED_reg[0]_i_2\,
      \N_LED_reg[12]_0\(3) => Unidad_logica_n_71,
      \N_LED_reg[12]_0\(2) => Unidad_logica_n_72,
      \N_LED_reg[12]_0\(1) => Unidad_logica_n_73,
      \N_LED_reg[12]_0\(0) => Unidad_logica_n_74,
      \N_LED_reg[16]_0\(3) => Unidad_logica_n_67,
      \N_LED_reg[16]_0\(2) => Unidad_logica_n_68,
      \N_LED_reg[16]_0\(1) => Unidad_logica_n_69,
      \N_LED_reg[16]_0\(0) => Unidad_logica_n_70,
      \N_LED_reg[20]_0\(3) => Unidad_logica_n_63,
      \N_LED_reg[20]_0\(2) => Unidad_logica_n_64,
      \N_LED_reg[20]_0\(1) => Unidad_logica_n_65,
      \N_LED_reg[20]_0\(0) => Unidad_logica_n_66,
      \N_LED_reg[24]_0\(3) => Unidad_logica_n_59,
      \N_LED_reg[24]_0\(2) => Unidad_logica_n_60,
      \N_LED_reg[24]_0\(1) => Unidad_logica_n_61,
      \N_LED_reg[24]_0\(0) => Unidad_logica_n_62,
      \N_LED_reg[28]_0\(3) => Unidad_logica_n_55,
      \N_LED_reg[28]_0\(2) => Unidad_logica_n_56,
      \N_LED_reg[28]_0\(1) => Unidad_logica_n_57,
      \N_LED_reg[28]_0\(0) => Unidad_logica_n_58,
      \N_LED_reg[30]_0\(30 downto 0) => N_LED(30 downto 0),
      \N_LED_reg[30]_1\(1) => Unidad_logica_n_53,
      \N_LED_reg[30]_1\(0) => Unidad_logica_n_54,
      \N_LED_reg[30]_2\(28 downto 0) => D(28 downto 0),
      \N_LED_reg[30]_i_63_0\ => \N_LED_reg[30]_i_63\,
      \N_LED_reg[4]_0\(3) => Unidad_logica_n_79,
      \N_LED_reg[4]_0\(2) => Unidad_logica_n_80,
      \N_LED_reg[4]_0\(1) => Unidad_logica_n_81,
      \N_LED_reg[4]_0\(0) => Unidad_logica_n_82,
      \N_LED_reg[4]_1\(0) => \N_LED_reg[4]\(0),
      \N_LED_reg[4]_2\(0) => \N_LED_reg[4]_0\(0),
      \N_LED_reg[8]_0\(3) => Unidad_logica_n_75,
      \N_LED_reg[8]_0\(2) => Unidad_logica_n_76,
      \N_LED_reg[8]_0\(1) => Unidad_logica_n_77,
      \N_LED_reg[8]_0\(0) => Unidad_logica_n_78,
      O(0) => O(0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      VAL(29 downto 0) => VAL(29 downto 0),
      fase => fase,
      \fase_reg[27]_0\(0) => \fase_reg[27]\(0),
      \fase_reg[3]_0\(0) => \fase_reg[3]\(0),
      \fase_reg[3]_1\(0) => \fase_reg[3]_0\(0),
      \out\(1 downto 0) => \out\(1 downto 0),
      \s_leds_reg[1]\(14 downto 0) => \^fsm_onehot_cur_state_reg[0]\(14 downto 0),
      \valor_reg[0]\ => \valor_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SYNC_EDGE is
  port (
    \sreg_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[1]\ : out STD_LOGIC;
    ZERO_reg : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    B_CENTER_IBUF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_cur_state_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_cur_state_reg[0]_0\ : in STD_LOGIC;
    ZERO : in STD_LOGIC
  );
end SYNC_EDGE;

architecture STRUCTURE of SYNC_EDGE is
  signal sync_n_0 : STD_LOGIC;
begin
edge: entity work.EDGEDTCTR_10
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      \FSM_onehot_cur_state_reg[0]\ => \FSM_onehot_cur_state_reg[0]\,
      \FSM_onehot_cur_state_reg[0]_0\ => \FSM_onehot_cur_state_reg[0]_0\,
      \FSM_onehot_cur_state_reg[1]\ => \FSM_onehot_cur_state_reg[1]\,
      Q(3 downto 0) => Q(3 downto 0),
      ZERO => ZERO,
      ZERO_reg => ZERO_reg,
      \sreg_reg[0]_0\ => \sreg_reg[0]\,
      \sreg_reg[0]_1\ => sync_n_0
    );
sync: entity work.SYNCHRNZR_11
     port map (
      B_CENTER_IBUF => B_CENTER_IBUF,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      \sreg_reg[0]_0\ => sync_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SYNC_EDGE_0 is
  port (
    RIGHT : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    B_RIGHT_IBUF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SYNC_EDGE_0 : entity is "SYNC_EDGE";
end SYNC_EDGE_0;

architecture STRUCTURE of SYNC_EDGE_0 is
  signal sync_n_0 : STD_LOGIC;
begin
edge: entity work.EDGEDTCTR_8
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      RIGHT => RIGHT,
      \sreg_reg[0]_0\ => sync_n_0
    );
sync: entity work.SYNCHRNZR_9
     port map (
      B_RIGHT_IBUF => B_RIGHT_IBUF,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      \sreg_reg[0]_0\ => sync_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SYNC_EDGE_1 is
  port (
    LEFT : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    B_LEFT_IBUF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SYNC_EDGE_1 : entity is "SYNC_EDGE";
end SYNC_EDGE_1;

architecture STRUCTURE of SYNC_EDGE_1 is
  signal sync_n_0 : STD_LOGIC;
begin
edge: entity work.EDGEDTCTR_6
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      LEFT => LEFT,
      \sreg_reg[0]_0\ => sync_n_0
    );
sync: entity work.SYNCHRNZR_7
     port map (
      B_LEFT_IBUF => B_LEFT_IBUF,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      \sreg_reg[0]_0\ => sync_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SYNC_EDGE_2 is
  port (
    \sreg_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    B_DOWN_IBUF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    FIN_OK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SYNC_EDGE_2 : entity is "SYNC_EDGE";
end SYNC_EDGE_2;

architecture STRUCTURE of SYNC_EDGE_2 is
  signal sync_n_0 : STD_LOGIC;
begin
edge: entity work.EDGEDTCTR_4
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      FIN_OK => FIN_OK,
      \FSM_onehot_cur_state_reg[3]\(0) => \FSM_onehot_cur_state_reg[3]\(0),
      Q(0) => Q(0),
      \sreg_reg[0]_0\ => \sreg_reg[0]\,
      \sreg_reg[0]_1\ => sync_n_0
    );
sync: entity work.SYNCHRNZR_5
     port map (
      B_DOWN_IBUF => B_DOWN_IBUF,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      \sreg_reg[0]_0\ => sync_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SYNC_EDGE_3 is
  port (
    \sreg_reg[0]\ : out STD_LOGIC;
    valor : out STD_LOGIC;
    s_any : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    B_UP_IBUF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \valor_reg[30]\ : in STD_LOGIC;
    \valor_reg[30]_0\ : in STD_LOGIC;
    LEFT : in STD_LOGIC;
    \FSM_onehot_cur_state_reg[0]\ : in STD_LOGIC;
    RIGHT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SYNC_EDGE_3 : entity is "SYNC_EDGE";
end SYNC_EDGE_3;

architecture STRUCTURE of SYNC_EDGE_3 is
  signal sync_n_0 : STD_LOGIC;
begin
edge: entity work.EDGEDTCTR
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      \FSM_onehot_cur_state_reg[0]\ => \FSM_onehot_cur_state_reg[0]\,
      LEFT => LEFT,
      Q(0) => Q(0),
      RIGHT => RIGHT,
      s_any => s_any,
      \sreg_reg[0]_0\ => \sreg_reg[0]\,
      \sreg_reg[0]_1\ => sync_n_0,
      valor => valor,
      \valor_reg[30]\ => \valor_reg[30]\,
      \valor_reg[30]_0\ => \valor_reg[30]_0\
    );
sync: entity work.SYNCHRNZR
     port map (
      B_UP_IBUF => B_UP_IBUF,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      \sreg_reg[0]_0\ => sync_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CAR_CTRL is
  port (
    \valor_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ZERO : out STD_LOGIC;
    HAB_RACE : out STD_LOGIC;
    HAB_TANK : out STD_LOGIC;
    \valor_reg[2]_0\ : out STD_LOGIC;
    \valor_reg[2]_1\ : out STD_LOGIC;
    \valor_reg[5]\ : out STD_LOGIC;
    \valor_reg[2]_2\ : out STD_LOGIC;
    \valor_reg[2]_3\ : out STD_LOGIC;
    \valor_reg[0]\ : out STD_LOGIC;
    \valor_reg[2]_4\ : out STD_LOGIC;
    activated_reg : out STD_LOGIC;
    \valor_reg[2]_5\ : out STD_LOGIC;
    activated_reg_0 : out STD_LOGIC;
    \new_road_reg[2][0]\ : out STD_LOGIC;
    \valor_reg[2]_6\ : out STD_LOGIC;
    \valor_reg[1]\ : out STD_LOGIC;
    \valor_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \valor_reg[22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \valor_reg[30]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \valor_reg[0]_0\ : out STD_LOGIC;
    reset_tem_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    valor : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    FIN_NOK_reg_C : in STD_LOGIC;
    FIN_NOK_reg_C_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LEFT : in STD_LOGIC;
    RIGHT : in STD_LOGIC;
    HAB_TANK_reg_0 : in STD_LOGIC;
    hability_reg : in STD_LOGIC;
    \new_road_reg[2][0]_0\ : in STD_LOGIC;
    \ROAD_AC[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEGMENT1_carry : in STD_LOGIC;
    SEGMENT1_carry_0 : in STD_LOGIC;
    SEGMENT1_carry_i_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SEGMENT1_carry_1 : in STD_LOGIC;
    SEGMENT1_carry_i_4_0 : in STD_LOGIC;
    relojes : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end CAR_CTRL;

architecture STRUCTURE of CAR_CTRL is
  signal Cooldown_dev_n_1 : STD_LOGIC;
  signal Cooldown_dev_n_2 : STD_LOGIC;
  signal \^hab_race\ : STD_LOGIC;
  signal \^hab_tank\ : STD_LOGIC;
begin
  HAB_RACE <= \^hab_race\;
  HAB_TANK <= \^hab_tank\;
CTRL_POS: entity work.\SELECTOR__parameterized3\
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      FIN_NOK_reg_C => FIN_NOK_reg_C,
      FIN_NOK_reg_C_0(0) => FIN_NOK_reg_C_0(0),
      LEFT => LEFT,
      Q(1 downto 0) => Q(1 downto 0),
      RIGHT => RIGHT,
      \ROAD_AC[2]\(0) => \ROAD_AC[2]\(0),
      S(3 downto 0) => S(3 downto 0),
      SEGMENT1_carry => SEGMENT1_carry,
      SEGMENT1_carry_0 => SEGMENT1_carry_0,
      SEGMENT1_carry_1 => SEGMENT1_carry_1,
      SEGMENT1_carry_i_4_0(2 downto 0) => SEGMENT1_carry_i_4(2 downto 0),
      SEGMENT1_carry_i_4_1 => SEGMENT1_carry_i_4_0,
      activated_reg => activated_reg,
      activated_reg_0 => activated_reg_0,
      \new_road_reg[2][0]\ => \new_road_reg[2][0]\,
      \new_road_reg[2][0]_0\ => \new_road_reg[2][0]_0\,
      \new_road_reg[2][0]_1\ => \^hab_tank\,
      valor => valor,
      \valor_reg[0]_0\ => \valor_reg[2]\(0),
      \valor_reg[0]_1\ => \valor_reg[0]\,
      \valor_reg[0]_2\ => \valor_reg[0]_0\,
      \valor_reg[1]_0\ => \valor_reg[2]\(1),
      \valor_reg[1]_1\ => \valor_reg[1]\,
      \valor_reg[1]_2\ => \valor_reg[1]_0\,
      \valor_reg[22]_0\(3 downto 0) => \valor_reg[22]\(3 downto 0),
      \valor_reg[2]_0\ => \valor_reg[2]\(2),
      \valor_reg[2]_1\ => \valor_reg[2]_0\,
      \valor_reg[2]_2\ => \valor_reg[2]_1\,
      \valor_reg[2]_3\ => \valor_reg[2]_2\,
      \valor_reg[2]_4\ => \valor_reg[2]_3\,
      \valor_reg[2]_5\ => \valor_reg[2]_4\,
      \valor_reg[2]_6\ => \valor_reg[2]_5\,
      \valor_reg[2]_7\ => \valor_reg[2]_6\,
      \valor_reg[30]_0\(2 downto 0) => \valor_reg[30]\(2 downto 0),
      \valor_reg[5]_0\ => \valor_reg[5]\
    );
Cooldown_dev: entity work.Cooldown
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      HAB_RACE => \^hab_race\,
      HAB_RACE_reg => Cooldown_dev_n_1,
      HAB_TANK => \^hab_tank\,
      HAB_TANK_reg => Cooldown_dev_n_2,
      HAB_TANK_reg_0 => HAB_TANK_reg_0,
      Q(0) => Q(1),
      ZERO => ZERO,
      hability_reg_0 => hability_reg,
      relojes(0) => relojes(0),
      reset_tem_reg_0 => reset_tem_reg
    );
HAB_RACE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => Cooldown_dev_n_1,
      Q => \^hab_race\,
      R => '0'
    );
HAB_TANK_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => Cooldown_dev_n_2,
      Q => \^hab_tank\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity GESTION_IMPRESION_JUEGO is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_reg[25]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DISPLAY_reg[3]\ : out STD_LOGIC;
    \valor_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \DISPLAY_reg[3]_0\ : out STD_LOGIC;
    \DISPLAY_reg[0]\ : out STD_LOGIC;
    \DISPLAY_reg[0]_0\ : out STD_LOGIC;
    \DISPLAY_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]_1\ : out STD_LOGIC;
    \i_reg[2]\ : out STD_LOGIC;
    \i_reg[2]_0\ : out STD_LOGIC;
    DIGSEL_OBUF : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \relojes_BUFG[1]\ : in STD_LOGIC;
    \CARRETERA_reg[1]\ : in STD_LOGIC;
    \CARRETERA_reg[0]\ : in STD_LOGIC;
    \CARRETERA_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CARRETERA_reg[2]_0\ : in STD_LOGIC;
    SEGMENT1_carry_i_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    numero : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SEGMENT_reg[5]\ : in STD_LOGIC;
    \SEGMENT_reg[5]_0\ : in STD_LOGIC;
    \SEGMENT_reg[6]\ : in STD_LOGIC;
    \DIGSEL_OBUF[1]_inst_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DIGSEL[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DIGSEL[2]\ : in STD_LOGIC;
    \DIGSEL[4]_0\ : in STD_LOGIC
  );
end GESTION_IMPRESION_JUEGO;

architecture STRUCTURE of GESTION_IMPRESION_JUEGO is
  signal DISPLAY : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^display_reg[3]\ : STD_LOGIC;
  signal \^display_reg[3]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mux_and_imp_juego_actual_n_4 : STD_LOGIC;
  signal mux_and_imp_juego_futuro_n_8 : STD_LOGIC;
  signal mux_and_imp_juego_futuro_n_9 : STD_LOGIC;
begin
  \DISPLAY_reg[3]\ <= \^display_reg[3]\;
  \DISPLAY_reg[3]_0\ <= \^display_reg[3]_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
mux_and_imp_juego_actual: entity work.MUX_AND_IMP_JUEGO
     port map (
      \CARRETERA_reg[0]\ => \CARRETERA_reg[0]\,
      \CARRETERA_reg[1]\ => \CARRETERA_reg[1]\,
      \CARRETERA_reg[2]\(0) => \CARRETERA_reg[2]\(0),
      \CARRETERA_reg[2]_0\ => \CARRETERA_reg[2]_0\,
      CO(0) => CO(0),
      D(3 downto 2) => D(4 downto 3),
      D(1 downto 0) => D(1 downto 0),
      \DIGSEL[2]\ => \DIGSEL[2]\,
      \DIGSEL[4]\(2 downto 0) => \DIGSEL[4]\(2 downto 0),
      \DIGSEL[4]_0\ => \DIGSEL[4]_0\,
      DIGSEL_OBUF(2 downto 0) => DIGSEL_OBUF(2 downto 0),
      \DIGSEL_OBUF[1]_inst_i_1\(0) => \DIGSEL_OBUF[1]_inst_i_1\(0),
      \DISPLAY_reg[0]\ => \DISPLAY_reg[0]\,
      \DISPLAY_reg[0]_0\ => \DISPLAY_reg[0]_0\,
      \DISPLAY_reg[1]\ => \DISPLAY_reg[1]\,
      \DISPLAY_reg[2]\(2 downto 0) => \^q\(2 downto 0),
      \DISPLAY_reg[3]\ => mux_and_imp_juego_actual_n_4,
      \DISPLAY_reg[3]_0\ => \^display_reg[3]\,
      \DISPLAY_reg[3]_1\ => \^display_reg[3]_0\,
      \FSM_onehot_cur_state_reg[3]\ => \FSM_onehot_cur_state_reg[3]\,
      \FSM_onehot_cur_state_reg[3]_0\ => \FSM_onehot_cur_state_reg[3]_0\,
      \FSM_onehot_cur_state_reg[3]_1\ => \FSM_onehot_cur_state_reg[3]_1\,
      Q(3 downto 0) => DISPLAY(3 downto 0),
      SEGMENT1_carry_i_4(0) => SEGMENT1_carry_i_4(0),
      \SEGMENT_reg[5]\ => \SEGMENT_reg[5]\,
      \SEGMENT_reg[5]_0\ => \SEGMENT_reg[5]_0\,
      \SEGMENT_reg[7]_i_2\ => mux_and_imp_juego_futuro_n_9,
      \SEGMENT_reg[7]_i_2_0\ => mux_and_imp_juego_futuro_n_8,
      \i_reg[25]\ => \i_reg[25]\,
      \i_reg[2]\ => \i_reg[2]\,
      \i_reg[2]_0\ => \i_reg[2]_0\,
      numero(1) => numero(2),
      numero(0) => numero(0),
      \out\(2 downto 0) => \out\(2 downto 0),
      \relojes_BUFG[1]\ => \relojes_BUFG[1]\,
      \valor_reg[1]\ => \valor_reg[1]\
    );
mux_and_imp_juego_futuro: entity work.MUX_AND_IMP_JUEGO_13
     port map (
      D(2 downto 1) => D(6 downto 5),
      D(0) => D(2),
      \DISPLAY_reg[18]\ => mux_and_imp_juego_futuro_n_8,
      \DISPLAY_reg[2]\ => mux_and_imp_juego_futuro_n_9,
      E(0) => E(0),
      Q(3 downto 0) => DISPLAY(3 downto 0),
      \SEGMENT_reg[2]\ => \^display_reg[3]\,
      \SEGMENT_reg[6]\ => \SEGMENT_reg[6]\,
      \SEGMENT_reg[6]_0\ => \SEGMENT_reg[5]_0\,
      \SEGMENT_reg[7]\ => mux_and_imp_juego_actual_n_4,
      \SEGMENT_reg[7]_i_2\ => \^display_reg[3]_0\,
      \SEGMENT_reg[7]_i_5\(2 downto 0) => \^q\(2 downto 0),
      numero(1) => numero(3),
      numero(0) => numero(1),
      \relojes_BUFG[1]\ => \relojes_BUFG[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SYNC_BUTTONS is
  port (
    \FSM_onehot_cur_state_reg[1]\ : out STD_LOGIC;
    \sreg_reg[0]\ : out STD_LOGIC;
    JUEGO2MENU : out STD_LOGIC;
    MENU2JUEGO : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    valor : out STD_LOGIC;
    ZERO_reg : out STD_LOGIC;
    s_any : out STD_LOGIC;
    LEFT : out STD_LOGIC;
    RIGHT : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    B_UP_IBUF : in STD_LOGIC;
    B_DOWN_IBUF : in STD_LOGIC;
    B_LEFT_IBUF : in STD_LOGIC;
    B_RIGHT_IBUF : in STD_LOGIC;
    B_CENTER_IBUF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    FIN_OK : in STD_LOGIC;
    \valor_reg[30]\ : in STD_LOGIC;
    ZERO : in STD_LOGIC
  );
end SYNC_BUTTONS;

architecture STRUCTURE of SYNC_BUTTONS is
  signal \^juego2menu\ : STD_LOGIC;
  signal \^left\ : STD_LOGIC;
  signal \^menu2juego\ : STD_LOGIC;
  signal \^right\ : STD_LOGIC;
  signal \^sreg_reg[0]\ : STD_LOGIC;
begin
  JUEGO2MENU <= \^juego2menu\;
  LEFT <= \^left\;
  MENU2JUEGO <= \^menu2juego\;
  RIGHT <= \^right\;
  \sreg_reg[0]\ <= \^sreg_reg[0]\;
\for_generate[0].inst_sync_edge\: entity work.SYNC_EDGE
     port map (
      B_CENTER_IBUF => B_CENTER_IBUF,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      \FSM_onehot_cur_state_reg[0]\ => \^juego2menu\,
      \FSM_onehot_cur_state_reg[0]_0\ => \^menu2juego\,
      \FSM_onehot_cur_state_reg[1]\ => \FSM_onehot_cur_state_reg[1]\,
      Q(3 downto 0) => Q(3 downto 0),
      ZERO => ZERO,
      ZERO_reg => ZERO_reg,
      \sreg_reg[0]\ => \^sreg_reg[0]\
    );
\for_generate[1].inst_sync_edge\: entity work.SYNC_EDGE_0
     port map (
      B_RIGHT_IBUF => B_RIGHT_IBUF,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      RIGHT => \^right\
    );
\for_generate[2].inst_sync_edge\: entity work.SYNC_EDGE_1
     port map (
      B_LEFT_IBUF => B_LEFT_IBUF,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      LEFT => \^left\
    );
\for_generate[3].inst_sync_edge\: entity work.SYNC_EDGE_2
     port map (
      B_DOWN_IBUF => B_DOWN_IBUF,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      FIN_OK => FIN_OK,
      \FSM_onehot_cur_state_reg[3]\(0) => \FSM_onehot_cur_state_reg[3]\(0),
      Q(0) => Q(2),
      \sreg_reg[0]\ => \^juego2menu\
    );
\for_generate[4].inst_sync_edge\: entity work.SYNC_EDGE_3
     port map (
      B_UP_IBUF => B_UP_IBUF,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      \FSM_onehot_cur_state_reg[0]\ => \^sreg_reg[0]\,
      LEFT => \^left\,
      Q(0) => Q(1),
      RIGHT => \^right\,
      s_any => s_any,
      \sreg_reg[0]\ => \^menu2juego\,
      valor => valor,
      \valor_reg[30]\ => \valor_reg[30]\,
      \valor_reg[30]_0\ => \^juego2menu\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity IMPRIMIR_JUEGO is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DISPLAY_reg[3]\ : out STD_LOGIC;
    \valor_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DISPLAY_reg[3]_0\ : out STD_LOGIC;
    \DISPLAY_reg[0]\ : out STD_LOGIC;
    \DISPLAY_reg[0]_0\ : out STD_LOGIC;
    \DISPLAY_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_cur_state_reg[3]_1\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_reg[2]\ : out STD_LOGIC;
    \i_reg[25]\ : out STD_LOGIC;
    \i_reg[2]_0\ : out STD_LOGIC;
    DIGSEL_OBUF : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \CARRETERA_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \relojes_BUFG[1]\ : in STD_LOGIC;
    \CARRETERA_reg[1]\ : in STD_LOGIC;
    \CARRETERA_reg[0]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SEGMENT1_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SEGMENT_reg[4]_i_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SEGMENT1_carry_i_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    numero : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SEGMENT_reg[5]\ : in STD_LOGIC;
    \SEGMENT_reg[5]_0\ : in STD_LOGIC;
    \SEGMENT_reg[6]\ : in STD_LOGIC;
    \DIGSEL_OBUF[1]_inst_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DIGSEL[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DIGSEL[2]\ : in STD_LOGIC;
    \DIGSEL[4]_0\ : in STD_LOGIC;
    \CARRETERA_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CARRETERA_reg[2]_1\ : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end IMPRIMIR_JUEGO;

architecture STRUCTURE of IMPRIMIR_JUEGO is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal inst_gestion_impresion_juego_n_10 : STD_LOGIC;
  signal inst_gestion_impresion_juego_n_11 : STD_LOGIC;
  signal inst_gestion_impresion_juego_n_12 : STD_LOGIC;
  signal inst_gestion_impresion_juego_n_13 : STD_LOGIC;
  signal inst_gestion_impresion_juego_n_14 : STD_LOGIC;
  signal inst_gestion_impresion_juego_n_15 : STD_LOGIC;
  signal inst_gestion_impresion_juego_n_16 : STD_LOGIC;
  signal inst_gestion_impresion_juego_n_4 : STD_LOGIC;
begin
  CO(0) <= \^co\(0);
inst_gestion_impresion_juego: entity work.GESTION_IMPRESION_JUEGO
     port map (
      \CARRETERA_reg[0]\ => \CARRETERA_reg[0]\,
      \CARRETERA_reg[1]\ => \CARRETERA_reg[1]\,
      \CARRETERA_reg[2]\(0) => \CARRETERA_reg[2]_0\(0),
      \CARRETERA_reg[2]_0\ => \CARRETERA_reg[2]_1\,
      CO(0) => \^co\(0),
      D(6) => inst_gestion_impresion_juego_n_10,
      D(5) => inst_gestion_impresion_juego_n_11,
      D(4) => inst_gestion_impresion_juego_n_12,
      D(3) => inst_gestion_impresion_juego_n_13,
      D(2) => inst_gestion_impresion_juego_n_14,
      D(1) => inst_gestion_impresion_juego_n_15,
      D(0) => inst_gestion_impresion_juego_n_16,
      \DIGSEL[2]\ => \DIGSEL[2]\,
      \DIGSEL[4]\(2 downto 0) => \DIGSEL[4]\(2 downto 0),
      \DIGSEL[4]_0\ => \DIGSEL[4]_0\,
      DIGSEL_OBUF(2 downto 0) => DIGSEL_OBUF(2 downto 0),
      \DIGSEL_OBUF[1]_inst_i_1\(0) => \DIGSEL_OBUF[1]_inst_i_1\(0),
      \DISPLAY_reg[0]\ => \DISPLAY_reg[0]\,
      \DISPLAY_reg[0]_0\ => \DISPLAY_reg[0]_0\,
      \DISPLAY_reg[1]\ => \DISPLAY_reg[1]\,
      \DISPLAY_reg[3]\ => \DISPLAY_reg[3]\,
      \DISPLAY_reg[3]_0\ => \DISPLAY_reg[3]_0\,
      E(0) => inst_gestion_impresion_juego_n_4,
      \FSM_onehot_cur_state_reg[3]\ => \FSM_onehot_cur_state_reg[3]\,
      \FSM_onehot_cur_state_reg[3]_0\ => \FSM_onehot_cur_state_reg[3]_0\,
      \FSM_onehot_cur_state_reg[3]_1\ => \FSM_onehot_cur_state_reg[3]_1\,
      Q(2 downto 0) => Q(2 downto 0),
      SEGMENT1_carry_i_4(0) => SEGMENT1_carry_i_4(0),
      \SEGMENT_reg[5]\ => \SEGMENT_reg[5]\,
      \SEGMENT_reg[5]_0\ => \SEGMENT_reg[5]_0\,
      \SEGMENT_reg[6]\ => \SEGMENT_reg[6]\,
      \i_reg[25]\ => \i_reg[25]\,
      \i_reg[2]\ => \i_reg[2]\,
      \i_reg[2]_0\ => \i_reg[2]_0\,
      numero(3 downto 0) => numero(3 downto 0),
      \out\(2 downto 0) => \out\(2 downto 0),
      \relojes_BUFG[1]\ => \relojes_BUFG[1]\,
      \valor_reg[1]\ => \valor_reg[1]\
    );
inst_orden_impresion_juego: entity work.ORDEN_IMPRESION_JUEGO
     port map (
      AS(0) => AS(0),
      \CARRETERA_reg[2]\(7 downto 0) => \CARRETERA_reg[2]\(7 downto 0),
      CO(0) => \^co\(0),
      D(7) => inst_gestion_impresion_juego_n_10,
      D(6) => inst_gestion_impresion_juego_n_11,
      D(5) => inst_gestion_impresion_juego_n_12,
      D(4) => D(0),
      D(3) => inst_gestion_impresion_juego_n_13,
      D(2) => inst_gestion_impresion_juego_n_14,
      D(1) => inst_gestion_impresion_juego_n_15,
      D(0) => inst_gestion_impresion_juego_n_16,
      E(0) => inst_gestion_impresion_juego_n_4,
      S(3 downto 0) => S(3 downto 0),
      \SEGMENT1_carry__1_0\(3 downto 0) => \SEGMENT1_carry__1\(3 downto 0),
      \SEGMENT_reg[4]_i_1\(2 downto 0) => \SEGMENT_reg[4]_i_1\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SUPER_TOP is
  port (
    RESET_N : in STD_LOGIC;
    CLK : in STD_LOGIC;
    B_UP : in STD_LOGIC;
    B_DOWN : in STD_LOGIC;
    B_LEFT : in STD_LOGIC;
    B_RIGHT : in STD_LOGIC;
    B_CENTER : in STD_LOGIC;
    LED : out STD_LOGIC_VECTOR ( 0 to 15 );
    DIGSEL : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SEGMENT : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of SUPER_TOP : entity is true;
  attribute \DesignAttr:ENABLE_AIE_NETLIST_VIEW\ : boolean;
  attribute \DesignAttr:ENABLE_AIE_NETLIST_VIEW\ of SUPER_TOP : entity is std.standard.true;
  attribute \DesignAttr:ENABLE_NOC_NETLIST_VIEW\ : boolean;
  attribute \DesignAttr:ENABLE_NOC_NETLIST_VIEW\ of SUPER_TOP : entity is std.standard.true;
  attribute ECO_CHECKSUM : string;
  attribute ECO_CHECKSUM of SUPER_TOP : entity is "5cd26a5d";
end SUPER_TOP;

architecture STRUCTURE of SUPER_TOP is
  signal B_CENTER_IBUF : STD_LOGIC;
  signal B_DOWN_IBUF : STD_LOGIC;
  signal B_LEFT_IBUF : STD_LOGIC;
  signal B_RIGHT_IBUF : STD_LOGIC;
  signal B_UP_IBUF : STD_LOGIC;
  signal Barra_LED_n_1 : STD_LOGIC;
  signal Barra_LED_n_2 : STD_LOGIC;
  signal Barra_LED_n_24 : STD_LOGIC;
  signal Barra_LED_n_3 : STD_LOGIC;
  signal Barra_LED_n_55 : STD_LOGIC;
  signal Barra_LED_n_6 : STD_LOGIC;
  signal Barra_LED_n_7 : STD_LOGIC;
  signal CAR_POS : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal CE : STD_LOGIC;
  signal CLK_IBUF : STD_LOGIC;
  signal CLK_IBUF_BUFG : STD_LOGIC;
  signal \CTRL_POS/valor\ : STD_LOGIC;
  signal ControlCoche_n_10 : STD_LOGIC;
  signal ControlCoche_n_11 : STD_LOGIC;
  signal ControlCoche_n_12 : STD_LOGIC;
  signal ControlCoche_n_13 : STD_LOGIC;
  signal ControlCoche_n_14 : STD_LOGIC;
  signal ControlCoche_n_15 : STD_LOGIC;
  signal ControlCoche_n_16 : STD_LOGIC;
  signal ControlCoche_n_17 : STD_LOGIC;
  signal ControlCoche_n_18 : STD_LOGIC;
  signal ControlCoche_n_19 : STD_LOGIC;
  signal ControlCoche_n_20 : STD_LOGIC;
  signal ControlCoche_n_21 : STD_LOGIC;
  signal ControlCoche_n_22 : STD_LOGIC;
  signal ControlCoche_n_23 : STD_LOGIC;
  signal ControlCoche_n_24 : STD_LOGIC;
  signal ControlCoche_n_25 : STD_LOGIC;
  signal ControlCoche_n_26 : STD_LOGIC;
  signal ControlCoche_n_27 : STD_LOGIC;
  signal ControlCoche_n_28 : STD_LOGIC;
  signal ControlCoche_n_29 : STD_LOGIC;
  signal ControlCoche_n_30 : STD_LOGIC;
  signal ControlCoche_n_31 : STD_LOGIC;
  signal ControlCoche_n_6 : STD_LOGIC;
  signal ControlCoche_n_7 : STD_LOGIC;
  signal ControlCoche_n_8 : STD_LOGIC;
  signal ControlCoche_n_9 : STD_LOGIC;
  signal \Cooldown_dev/ZERO\ : STD_LOGIC;
  signal Ctrl_impresion_n_1 : STD_LOGIC;
  signal Ctrl_impresion_n_10 : STD_LOGIC;
  signal Ctrl_impresion_n_11 : STD_LOGIC;
  signal Ctrl_impresion_n_12 : STD_LOGIC;
  signal Ctrl_impresion_n_16 : STD_LOGIC;
  signal Ctrl_impresion_n_17 : STD_LOGIC;
  signal Ctrl_impresion_n_18 : STD_LOGIC;
  signal Ctrl_impresion_n_2 : STD_LOGIC;
  signal Ctrl_impresion_n_3 : STD_LOGIC;
  signal Ctrl_impresion_n_4 : STD_LOGIC;
  signal Ctrl_impresion_n_5 : STD_LOGIC;
  signal Ctrl_impresion_n_6 : STD_LOGIC;
  signal Ctrl_impresion_n_7 : STD_LOGIC;
  signal Ctrl_impresion_n_8 : STD_LOGIC;
  signal Ctrl_impresion_n_9 : STD_LOGIC;
  signal Cuent_atras_n_31 : STD_LOGIC;
  signal Cuent_atras_n_33 : STD_LOGIC;
  signal Cuent_atras_n_34 : STD_LOGIC;
  signal Cuent_atras_n_39 : STD_LOGIC;
  signal Cuent_atras_n_40 : STD_LOGIC;
  signal Cuent_atras_n_41 : STD_LOGIC;
  signal DIGSEL_OBUF : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DISPLAY : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal DetectorColision_n_0 : STD_LOGIC;
  signal DetectorColision_n_1 : STD_LOGIC;
  signal \Display/s_leds\ : STD_LOGIC;
  signal ENABLE : STD_LOGIC;
  signal FIN_NOK : STD_LOGIC;
  signal FIN_OK : STD_LOGIC;
  signal HAB_RACE : STD_LOGIC;
  signal HAB_TANK : STD_LOGIC;
  signal Habilidad_tanque_n_1 : STD_LOGIC;
  signal Habilidad_tanque_n_3 : STD_LOGIC;
  signal Habilidad_tanque_n_4 : STD_LOGIC;
  signal Habilidad_tanque_n_5 : STD_LOGIC;
  signal Habilidad_tanque_n_6 : STD_LOGIC;
  signal Habilidad_tanque_n_7 : STD_LOGIC;
  signal Habilidad_tanque_n_8 : STD_LOGIC;
  signal Habilidad_tanque_n_9 : STD_LOGIC;
  signal Impresion_texto_n_10 : STD_LOGIC;
  signal Impresion_texto_n_11 : STD_LOGIC;
  signal Impresion_texto_n_12 : STD_LOGIC;
  signal Impresion_texto_n_13 : STD_LOGIC;
  signal Impresion_texto_n_14 : STD_LOGIC;
  signal Impresion_texto_n_15 : STD_LOGIC;
  signal Impresion_texto_n_16 : STD_LOGIC;
  signal Impresion_texto_n_17 : STD_LOGIC;
  signal Impresion_texto_n_18 : STD_LOGIC;
  signal Impresion_texto_n_19 : STD_LOGIC;
  signal Impresion_texto_n_20 : STD_LOGIC;
  signal Impresion_texto_n_21 : STD_LOGIC;
  signal Impresion_texto_n_22 : STD_LOGIC;
  signal Impresion_texto_n_23 : STD_LOGIC;
  signal Impresion_texto_n_24 : STD_LOGIC;
  signal Impresion_texto_n_25 : STD_LOGIC;
  signal Impresion_texto_n_26 : STD_LOGIC;
  signal Impresion_texto_n_27 : STD_LOGIC;
  signal Impresion_texto_n_28 : STD_LOGIC;
  signal Impresion_texto_n_29 : STD_LOGIC;
  signal Impresion_texto_n_3 : STD_LOGIC;
  signal Impresion_texto_n_30 : STD_LOGIC;
  signal Impresion_texto_n_31 : STD_LOGIC;
  signal Impresion_texto_n_32 : STD_LOGIC;
  signal Impresion_texto_n_33 : STD_LOGIC;
  signal Impresion_texto_n_34 : STD_LOGIC;
  signal Impresion_texto_n_35 : STD_LOGIC;
  signal Impresion_texto_n_39 : STD_LOGIC;
  signal Impresion_texto_n_4 : STD_LOGIC;
  signal Impresion_texto_n_5 : STD_LOGIC;
  signal Impresion_texto_n_6 : STD_LOGIC;
  signal Impresion_texto_n_7 : STD_LOGIC;
  signal Impresion_texto_n_8 : STD_LOGIC;
  signal Impresion_texto_n_9 : STD_LOGIC;
  signal JUEGO2MENU : STD_LOGIC;
  signal LED_OBUF : STD_LOGIC_VECTOR ( 0 to 15 );
  signal LEFT : STD_LOGIC;
  signal \Logica/p_0_in\ : STD_LOGIC;
  signal \Logica/val0\ : STD_LOGIC;
  signal MENU2JUEGO : STD_LOGIC;
  signal Maquina_estados_n_0 : STD_LOGIC;
  signal Maquina_estados_n_1 : STD_LOGIC;
  signal Maquina_estados_n_17 : STD_LOGIC;
  signal Maquina_estados_n_18 : STD_LOGIC;
  signal Maquina_estados_n_19 : STD_LOGIC;
  signal Maquina_estados_n_20 : STD_LOGIC;
  signal Maquina_estados_n_21 : STD_LOGIC;
  signal Maquina_estados_n_22 : STD_LOGIC;
  signal Maquina_estados_n_23 : STD_LOGIC;
  signal Maquina_estados_n_24 : STD_LOGIC;
  signal Maquina_estados_n_25 : STD_LOGIC;
  signal Maquina_estados_n_26 : STD_LOGIC;
  signal Maquina_estados_n_27 : STD_LOGIC;
  signal Maquina_estados_n_28 : STD_LOGIC;
  signal Maquina_estados_n_29 : STD_LOGIC;
  signal Maquina_estados_n_3 : STD_LOGIC;
  signal Maquina_estados_n_30 : STD_LOGIC;
  signal Maquina_estados_n_31 : STD_LOGIC;
  signal Maquina_estados_n_32 : STD_LOGIC;
  signal Maquina_estados_n_33 : STD_LOGIC;
  signal Maquina_estados_n_36 : STD_LOGIC;
  signal Maquina_estados_n_4 : STD_LOGIC;
  signal Maquina_estados_n_6 : STD_LOGIC;
  signal Maquina_estados_n_9 : STD_LOGIC;
  signal RESET : STD_LOGIC;
  signal RESET_N_IBUF : STD_LOGIC;
  signal RIGHT : STD_LOGIC;
  signal \ROAD_AC[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ROAD_AC[3]\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal SEGMENT1 : STD_LOGIC;
  signal SEGMENT_OBUF : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal SEL_CAR_n_2 : STD_LOGIC;
  signal SEL_CAR_n_3 : STD_LOGIC;
  signal SEL_CAR_n_4 : STD_LOGIC;
  signal SEL_CAR_n_5 : STD_LOGIC;
  signal SEL_CAR_n_6 : STD_LOGIC;
  signal SEL_CAR_n_7 : STD_LOGIC;
  signal SEL_CAR_n_8 : STD_LOGIC;
  signal SEL_CAR_n_9 : STD_LOGIC;
  signal SEL_DIF_n_0 : STD_LOGIC;
  signal SEL_DIF_n_1 : STD_LOGIC;
  signal SEL_DIF_n_100 : STD_LOGIC;
  signal SEL_DIF_n_101 : STD_LOGIC;
  signal SEL_DIF_n_130 : STD_LOGIC;
  signal SEL_DIF_n_131 : STD_LOGIC;
  signal SEL_DIF_n_132 : STD_LOGIC;
  signal SEL_DIF_n_133 : STD_LOGIC;
  signal SEL_DIF_n_134 : STD_LOGIC;
  signal SEL_DIF_n_135 : STD_LOGIC;
  signal SEL_DIF_n_136 : STD_LOGIC;
  signal SEL_DIF_n_137 : STD_LOGIC;
  signal SEL_DIF_n_138 : STD_LOGIC;
  signal SEL_DIF_n_139 : STD_LOGIC;
  signal SEL_DIF_n_140 : STD_LOGIC;
  signal SEL_DIF_n_141 : STD_LOGIC;
  signal SEL_DIF_n_142 : STD_LOGIC;
  signal SEL_DIF_n_143 : STD_LOGIC;
  signal SEL_DIF_n_144 : STD_LOGIC;
  signal SEL_DIF_n_145 : STD_LOGIC;
  signal SEL_DIF_n_146 : STD_LOGIC;
  signal SEL_DIF_n_147 : STD_LOGIC;
  signal SEL_DIF_n_148 : STD_LOGIC;
  signal SEL_DIF_n_149 : STD_LOGIC;
  signal SEL_DIF_n_150 : STD_LOGIC;
  signal SEL_DIF_n_151 : STD_LOGIC;
  signal SEL_DIF_n_152 : STD_LOGIC;
  signal SEL_DIF_n_153 : STD_LOGIC;
  signal SEL_DIF_n_154 : STD_LOGIC;
  signal SEL_DIF_n_155 : STD_LOGIC;
  signal SEL_DIF_n_156 : STD_LOGIC;
  signal SEL_DIF_n_157 : STD_LOGIC;
  signal SEL_DIF_n_32 : STD_LOGIC;
  signal SEL_DIF_n_33 : STD_LOGIC;
  signal SEL_DIF_n_34 : STD_LOGIC;
  signal SEL_DIF_n_35 : STD_LOGIC;
  signal SEL_DIF_n_36 : STD_LOGIC;
  signal SEL_DIF_n_37 : STD_LOGIC;
  signal SEL_DIF_n_38 : STD_LOGIC;
  signal SEL_DIF_n_39 : STD_LOGIC;
  signal SEL_DIF_n_40 : STD_LOGIC;
  signal SEL_DIF_n_41 : STD_LOGIC;
  signal SEL_DIF_n_42 : STD_LOGIC;
  signal SEL_DIF_n_43 : STD_LOGIC;
  signal SEL_DIF_n_44 : STD_LOGIC;
  signal SEL_DIF_n_45 : STD_LOGIC;
  signal SEL_DIF_n_46 : STD_LOGIC;
  signal SEL_DIF_n_47 : STD_LOGIC;
  signal SEL_DIF_n_48 : STD_LOGIC;
  signal SEL_DIF_n_49 : STD_LOGIC;
  signal SEL_DIF_n_50 : STD_LOGIC;
  signal SEL_DIF_n_51 : STD_LOGIC;
  signal SEL_DIF_n_52 : STD_LOGIC;
  signal SEL_DIF_n_53 : STD_LOGIC;
  signal SEL_DIF_n_54 : STD_LOGIC;
  signal SEL_DIF_n_55 : STD_LOGIC;
  signal SEL_DIF_n_56 : STD_LOGIC;
  signal SEL_DIF_n_57 : STD_LOGIC;
  signal SEL_DIF_n_58 : STD_LOGIC;
  signal SEL_DIF_n_59 : STD_LOGIC;
  signal SEL_DIF_n_60 : STD_LOGIC;
  signal SEL_DIF_n_61 : STD_LOGIC;
  signal SEL_DIF_n_63 : STD_LOGIC;
  signal SEL_DIF_n_64 : STD_LOGIC;
  signal SEL_DIF_n_65 : STD_LOGIC;
  signal SEL_DIF_n_66 : STD_LOGIC;
  signal SEL_DIF_n_67 : STD_LOGIC;
  signal SEL_DIF_n_68 : STD_LOGIC;
  signal SEL_DIF_n_69 : STD_LOGIC;
  signal SEL_DIF_n_70 : STD_LOGIC;
  signal SEL_DIF_n_71 : STD_LOGIC;
  signal SEL_DIF_n_72 : STD_LOGIC;
  signal SEL_DIF_n_73 : STD_LOGIC;
  signal SEL_DIF_n_74 : STD_LOGIC;
  signal SEL_DIF_n_75 : STD_LOGIC;
  signal SEL_DIF_n_76 : STD_LOGIC;
  signal SEL_DIF_n_77 : STD_LOGIC;
  signal SEL_DIF_n_78 : STD_LOGIC;
  signal SEL_DIF_n_79 : STD_LOGIC;
  signal SEL_DIF_n_80 : STD_LOGIC;
  signal SEL_DIF_n_81 : STD_LOGIC;
  signal SEL_DIF_n_82 : STD_LOGIC;
  signal SEL_DIF_n_83 : STD_LOGIC;
  signal SEL_DIF_n_84 : STD_LOGIC;
  signal SEL_DIF_n_85 : STD_LOGIC;
  signal SEL_DIF_n_86 : STD_LOGIC;
  signal SEL_DIF_n_87 : STD_LOGIC;
  signal SEL_DIF_n_88 : STD_LOGIC;
  signal SEL_DIF_n_89 : STD_LOGIC;
  signal SEL_DIF_n_90 : STD_LOGIC;
  signal SEL_DIF_n_91 : STD_LOGIC;
  signal SEL_DIF_n_92 : STD_LOGIC;
  signal SEL_DIF_n_93 : STD_LOGIC;
  signal SEL_DIF_n_94 : STD_LOGIC;
  signal SEL_DIF_n_95 : STD_LOGIC;
  signal SEL_DIF_n_96 : STD_LOGIC;
  signal SEL_DIF_n_97 : STD_LOGIC;
  signal SEL_DIF_n_98 : STD_LOGIC;
  signal SEL_DIF_n_99 : STD_LOGIC;
  signal Tratamiento_Botones_n_0 : STD_LOGIC;
  signal Tratamiento_Botones_n_1 : STD_LOGIC;
  signal Tratamiento_Botones_n_4 : STD_LOGIC;
  signal Tratamiento_Botones_n_6 : STD_LOGIC;
  signal \Unidad_logica/N_LED1\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \Unidad_logica/N_LED10_in\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \Unidad_logica/fase\ : STD_LOGIC;
  signal \Unidad_logica/fase_reg\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal VAL : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal ZERO : STD_LOGIC;
  signal car : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal gen_clk_n_0 : STD_LOGIC;
  signal \inst_gestion_impresion_juego/mux_and_imp_juego_actual/multiplexor_juego/i_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \inst_mux_txt/TXT[7]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \inst_mux_txt/i_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal numero : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal relojes : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \relojes[1]\ : STD_LOGIC;
  signal \relojes_BUFG[1]\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 28 downto 1 );
  signal s_any : STD_LOGIC;
  signal s_segment_gm : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal valor : STD_LOGIC;
begin
B_CENTER_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => B_CENTER,
      O => B_CENTER_IBUF
    );
B_DOWN_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => B_DOWN,
      O => B_DOWN_IBUF
    );
B_LEFT_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => B_LEFT,
      O => B_LEFT_IBUF
    );
B_RIGHT_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => B_RIGHT,
      O => B_RIGHT_IBUF
    );
B_UP_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => B_UP,
      O => B_UP_IBUF
    );
Barra_LED: entity work.Progreso_LED
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => Barra_LED_n_2,
      D(28) => SEL_DIF_n_33,
      D(27) => SEL_DIF_n_34,
      D(26) => SEL_DIF_n_35,
      D(25) => SEL_DIF_n_36,
      D(24) => SEL_DIF_n_37,
      D(23) => SEL_DIF_n_38,
      D(22) => SEL_DIF_n_39,
      D(21) => SEL_DIF_n_40,
      D(20) => SEL_DIF_n_41,
      D(19) => SEL_DIF_n_42,
      D(18) => SEL_DIF_n_43,
      D(17) => SEL_DIF_n_44,
      D(16) => SEL_DIF_n_45,
      D(15) => SEL_DIF_n_46,
      D(14) => SEL_DIF_n_47,
      D(13) => SEL_DIF_n_48,
      D(12) => SEL_DIF_n_49,
      D(11) => SEL_DIF_n_50,
      D(10) => SEL_DIF_n_51,
      D(9) => SEL_DIF_n_52,
      D(8) => SEL_DIF_n_53,
      D(7) => SEL_DIF_n_54,
      D(6) => SEL_DIF_n_55,
      D(5) => SEL_DIF_n_56,
      D(4) => SEL_DIF_n_57,
      D(3) => SEL_DIF_n_58,
      D(2) => SEL_DIF_n_59,
      D(1) => SEL_DIF_n_60,
      D(0) => SEL_DIF_n_61,
      DI(0) => SEL_DIF_n_32,
      E(0) => ENABLE,
      FIN_OK => FIN_OK,
      FIN_OK_reg => Maquina_estados_n_6,
      \FSM_onehot_cur_state_reg[0]\(15) => LED_OBUF(0),
      \FSM_onehot_cur_state_reg[0]\(14) => LED_OBUF(1),
      \FSM_onehot_cur_state_reg[0]\(13) => LED_OBUF(2),
      \FSM_onehot_cur_state_reg[0]\(12) => LED_OBUF(3),
      \FSM_onehot_cur_state_reg[0]\(11) => LED_OBUF(4),
      \FSM_onehot_cur_state_reg[0]\(10) => LED_OBUF(5),
      \FSM_onehot_cur_state_reg[0]\(9) => LED_OBUF(6),
      \FSM_onehot_cur_state_reg[0]\(8) => LED_OBUF(7),
      \FSM_onehot_cur_state_reg[0]\(7) => LED_OBUF(8),
      \FSM_onehot_cur_state_reg[0]\(6) => LED_OBUF(9),
      \FSM_onehot_cur_state_reg[0]\(5) => LED_OBUF(10),
      \FSM_onehot_cur_state_reg[0]\(4) => LED_OBUF(11),
      \FSM_onehot_cur_state_reg[0]\(3) => LED_OBUF(12),
      \FSM_onehot_cur_state_reg[0]\(2) => LED_OBUF(13),
      \FSM_onehot_cur_state_reg[0]\(1) => LED_OBUF(14),
      \FSM_onehot_cur_state_reg[0]\(0) => LED_OBUF(15),
      \LED[0]\(0) => \Display/s_leds\,
      N_LED10_in(29 downto 0) => \Unidad_logica/N_LED10_in\(30 downto 1),
      \N_LED[29]_i_12\(3) => SEL_DIF_n_86,
      \N_LED[29]_i_12\(2) => SEL_DIF_n_87,
      \N_LED[29]_i_12\(1) => SEL_DIF_n_88,
      \N_LED[29]_i_12\(0) => SEL_DIF_n_89,
      \N_LED[29]_i_17\(3) => SEL_DIF_n_82,
      \N_LED[29]_i_17\(2) => SEL_DIF_n_83,
      \N_LED[29]_i_17\(1) => SEL_DIF_n_84,
      \N_LED[29]_i_17\(0) => SEL_DIF_n_85,
      \N_LED[29]_i_22\(3) => SEL_DIF_n_78,
      \N_LED[29]_i_22\(2) => SEL_DIF_n_79,
      \N_LED[29]_i_22\(1) => SEL_DIF_n_80,
      \N_LED[29]_i_22\(0) => SEL_DIF_n_81,
      \N_LED[29]_i_27\(3) => SEL_DIF_n_74,
      \N_LED[29]_i_27\(2) => SEL_DIF_n_75,
      \N_LED[29]_i_27\(1) => SEL_DIF_n_76,
      \N_LED[29]_i_27\(0) => SEL_DIF_n_77,
      \N_LED[29]_i_32\(3) => SEL_DIF_n_70,
      \N_LED[29]_i_32\(2) => SEL_DIF_n_71,
      \N_LED[29]_i_32\(1) => SEL_DIF_n_72,
      \N_LED[29]_i_32\(0) => SEL_DIF_n_73,
      \N_LED[29]_i_37\(3) => SEL_DIF_n_66,
      \N_LED[29]_i_37\(2) => SEL_DIF_n_67,
      \N_LED[29]_i_37\(1) => SEL_DIF_n_68,
      \N_LED[29]_i_37\(0) => SEL_DIF_n_69,
      \N_LED[29]_i_7\(1) => SEL_DIF_n_0,
      \N_LED[29]_i_7\(0) => SEL_DIF_n_1,
      \N_LED_reg[0]_i_2\ => Barra_LED_n_24,
      \N_LED_reg[17]\ => Barra_LED_n_7,
      \N_LED_reg[30]\(0) => Barra_LED_n_3,
      \N_LED_reg[30]_i_63\ => Cuent_atras_n_33,
      \N_LED_reg[4]\(0) => SEL_DIF_n_157,
      \N_LED_reg[4]_0\(0) => \Unidad_logica/N_LED1\(4),
      O(0) => Barra_LED_n_1,
      Q(0) => RESET,
      S(2) => SEL_DIF_n_63,
      S(1) => SEL_DIF_n_64,
      S(0) => SEL_DIF_n_65,
      VAL(29 downto 0) => VAL(29 downto 0),
      fase => \Unidad_logica/fase\,
      \fase_reg[27]\(0) => Barra_LED_n_6,
      \fase_reg[3]\(0) => ZERO,
      \fase_reg[3]_0\(0) => Cuent_atras_n_34,
      \out\(1) => \Unidad_logica/fase_reg\(30),
      \out\(0) => \Unidad_logica/fase_reg\(0),
      \valor_reg[0]\ => Barra_LED_n_55
    );
CLK_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => CLK_IBUF,
      O => CLK_IBUF_BUFG
    );
CLK_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => CLK,
      O => CLK_IBUF
    );
ControlCoche: entity work.CAR_CTRL
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      FIN_NOK_reg_C => Habilidad_tanque_n_3,
      FIN_NOK_reg_C_0(0) => \ROAD_AC[3]\(2),
      HAB_RACE => HAB_RACE,
      HAB_TANK => HAB_TANK,
      HAB_TANK_reg_0 => SEL_CAR_n_3,
      LEFT => LEFT,
      Q(1) => CE,
      Q(0) => RESET,
      RIGHT => RIGHT,
      \ROAD_AC[2]\(0) => \ROAD_AC[2]\(0),
      S(3) => ControlCoche_n_20,
      S(2) => ControlCoche_n_21,
      S(1) => ControlCoche_n_22,
      S(0) => ControlCoche_n_23,
      SEGMENT1_carry => Ctrl_impresion_n_8,
      SEGMENT1_carry_0 => Ctrl_impresion_n_2,
      SEGMENT1_carry_1 => Ctrl_impresion_n_7,
      SEGMENT1_carry_i_4(2) => Ctrl_impresion_n_3,
      SEGMENT1_carry_i_4(1) => Ctrl_impresion_n_4,
      SEGMENT1_carry_i_4(0) => Ctrl_impresion_n_5,
      SEGMENT1_carry_i_4_0 => Ctrl_impresion_n_6,
      ZERO => \Cooldown_dev/ZERO\,
      activated_reg => ControlCoche_n_13,
      activated_reg_0 => ControlCoche_n_15,
      hability_reg => Tratamiento_Botones_n_1,
      \new_road_reg[2][0]\ => ControlCoche_n_16,
      \new_road_reg[2][0]_0\ => Habilidad_tanque_n_1,
      relojes(0) => relojes(2),
      reset_tem_reg => Tratamiento_Botones_n_6,
      valor => \CTRL_POS/valor\,
      \valor_reg[0]\ => ControlCoche_n_11,
      \valor_reg[0]_0\ => ControlCoche_n_31,
      \valor_reg[1]\ => ControlCoche_n_18,
      \valor_reg[1]_0\ => ControlCoche_n_19,
      \valor_reg[22]\(3) => ControlCoche_n_24,
      \valor_reg[22]\(2) => ControlCoche_n_25,
      \valor_reg[22]\(1) => ControlCoche_n_26,
      \valor_reg[22]\(0) => ControlCoche_n_27,
      \valor_reg[2]\(2 downto 0) => CAR_POS(2 downto 0),
      \valor_reg[2]_0\ => ControlCoche_n_6,
      \valor_reg[2]_1\ => ControlCoche_n_7,
      \valor_reg[2]_2\ => ControlCoche_n_9,
      \valor_reg[2]_3\ => ControlCoche_n_10,
      \valor_reg[2]_4\ => ControlCoche_n_12,
      \valor_reg[2]_5\ => ControlCoche_n_14,
      \valor_reg[2]_6\ => ControlCoche_n_17,
      \valor_reg[30]\(2) => ControlCoche_n_28,
      \valor_reg[30]\(1) => ControlCoche_n_29,
      \valor_reg[30]\(0) => ControlCoche_n_30,
      \valor_reg[5]\ => ControlCoche_n_8
    );
Ctrl_impresion: entity work.IMPRIMIR_JUEGO
     port map (
      AS(0) => Maquina_estados_n_32,
      \CARRETERA_reg[0]\ => Habilidad_tanque_n_9,
      \CARRETERA_reg[1]\ => Habilidad_tanque_n_8,
      \CARRETERA_reg[2]\(7 downto 1) => s_segment_gm(7 downto 1),
      \CARRETERA_reg[2]\(0) => SEGMENT_OBUF(0),
      \CARRETERA_reg[2]_0\(0) => \ROAD_AC[3]\(2),
      \CARRETERA_reg[2]_1\ => Habilidad_tanque_n_5,
      CO(0) => SEGMENT1,
      D(0) => Cuent_atras_n_31,
      \DIGSEL[2]\ => Impresion_texto_n_39,
      \DIGSEL[4]\(2 downto 0) => DISPLAY(2 downto 0),
      \DIGSEL[4]_0\ => Impresion_texto_n_35,
      DIGSEL_OBUF(2) => DIGSEL_OBUF(6),
      DIGSEL_OBUF(1) => DIGSEL_OBUF(4),
      DIGSEL_OBUF(0) => DIGSEL_OBUF(2),
      \DIGSEL_OBUF[1]_inst_i_1\(0) => CE,
      \DISPLAY_reg[0]\ => Ctrl_impresion_n_7,
      \DISPLAY_reg[0]_0\ => Ctrl_impresion_n_8,
      \DISPLAY_reg[1]\ => Ctrl_impresion_n_9,
      \DISPLAY_reg[3]\ => Ctrl_impresion_n_1,
      \DISPLAY_reg[3]_0\ => Ctrl_impresion_n_6,
      \FSM_onehot_cur_state_reg[3]\ => Ctrl_impresion_n_10,
      \FSM_onehot_cur_state_reg[3]_0\ => Ctrl_impresion_n_11,
      \FSM_onehot_cur_state_reg[3]_1\ => Ctrl_impresion_n_12,
      Q(2) => Ctrl_impresion_n_3,
      Q(1) => Ctrl_impresion_n_4,
      Q(0) => Ctrl_impresion_n_5,
      S(3) => ControlCoche_n_20,
      S(2) => ControlCoche_n_21,
      S(1) => ControlCoche_n_22,
      S(0) => ControlCoche_n_23,
      \SEGMENT1_carry__1\(3) => ControlCoche_n_24,
      \SEGMENT1_carry__1\(2) => ControlCoche_n_25,
      \SEGMENT1_carry__1\(1) => ControlCoche_n_26,
      \SEGMENT1_carry__1\(0) => ControlCoche_n_27,
      SEGMENT1_carry_i_4(0) => CAR_POS(1),
      \SEGMENT_reg[4]_i_1\(2) => ControlCoche_n_28,
      \SEGMENT_reg[4]_i_1\(1) => ControlCoche_n_29,
      \SEGMENT_reg[4]_i_1\(0) => ControlCoche_n_30,
      \SEGMENT_reg[5]\ => Cuent_atras_n_41,
      \SEGMENT_reg[5]_0\ => Cuent_atras_n_39,
      \SEGMENT_reg[6]\ => Cuent_atras_n_40,
      \i_reg[25]\ => Ctrl_impresion_n_17,
      \i_reg[2]\ => Ctrl_impresion_n_16,
      \i_reg[2]_0\ => Ctrl_impresion_n_18,
      numero(3) => numero(7),
      numero(2 downto 0) => numero(3 downto 1),
      \out\(2 downto 0) => \inst_gestion_impresion_juego/mux_and_imp_juego_actual/multiplexor_juego/i_reg\(2 downto 0),
      \relojes_BUFG[1]\ => \relojes_BUFG[1]\,
      \valor_reg[1]\ => Ctrl_impresion_n_2
    );
Cuent_atras: entity work.CNTR
     port map (
      AR(0) => Maquina_estados_n_33,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => SEGMENT1,
      D(0) => Cuent_atras_n_31,
      DI(0) => SEL_DIF_n_98,
      E(0) => \Logica/p_0_in\,
      HAB_RACE => HAB_RACE,
      Q(30 downto 0) => count(30 downto 0),
      S(3) => SEL_DIF_n_130,
      S(2) => SEL_DIF_n_131,
      S(1) => SEL_DIF_n_132,
      S(0) => gen_clk_n_0,
      \SEGMENT_reg[4]\ => Ctrl_impresion_n_1,
      SR(0) => \Logica/val0\,
      ZERO_reg => Maquina_estados_n_36,
      \count_reg[11]\(3) => SEL_DIF_n_137,
      \count_reg[11]\(2) => SEL_DIF_n_138,
      \count_reg[11]\(1) => SEL_DIF_n_139,
      \count_reg[11]\(0) => SEL_DIF_n_140,
      \count_reg[15]\(3) => SEL_DIF_n_141,
      \count_reg[15]\(2) => SEL_DIF_n_142,
      \count_reg[15]\(1) => SEL_DIF_n_143,
      \count_reg[15]\(0) => SEL_DIF_n_144,
      \count_reg[19]\(3) => SEL_DIF_n_145,
      \count_reg[19]\(2) => SEL_DIF_n_146,
      \count_reg[19]\(1) => SEL_DIF_n_147,
      \count_reg[19]\(0) => SEL_DIF_n_148,
      \count_reg[23]\(3) => SEL_DIF_n_149,
      \count_reg[23]\(2) => SEL_DIF_n_150,
      \count_reg[23]\(1) => SEL_DIF_n_151,
      \count_reg[23]\(0) => SEL_DIF_n_152,
      \count_reg[27]\(3) => SEL_DIF_n_153,
      \count_reg[27]\(2) => SEL_DIF_n_154,
      \count_reg[27]\(1) => SEL_DIF_n_155,
      \count_reg[27]\(0) => SEL_DIF_n_156,
      \count_reg[30]\(2) => SEL_DIF_n_99,
      \count_reg[30]\(1) => SEL_DIF_n_100,
      \count_reg[30]\(0) => SEL_DIF_n_101,
      \count_reg[30]_0\(1) => CE,
      \count_reg[30]_0\(0) => RESET,
      \count_reg[7]\(3) => SEL_DIF_n_133,
      \count_reg[7]\(2) => SEL_DIF_n_134,
      \count_reg[7]\(1) => SEL_DIF_n_135,
      \count_reg[7]\(0) => SEL_DIF_n_136,
      \fase_reg[0]\(0) => Cuent_atras_n_34,
      numero(3) => numero(7),
      numero(2 downto 0) => numero(3 downto 1),
      \out\(0) => \Unidad_logica/fase_reg\(0),
      s_add(27 downto 0) => s_add(28 downto 1),
      \sreg_reg[0]\(0) => ZERO,
      \sreg_reg[4]\ => Cuent_atras_n_33,
      \val_reg[1]\ => Cuent_atras_n_40,
      \val_reg[2]\ => Cuent_atras_n_41,
      \val_reg[30]\ => Cuent_atras_n_39
    );
\DIGSEL_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DIGSEL_OBUF(0),
      O => DIGSEL(0)
    );
\DIGSEL_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DIGSEL_OBUF(1),
      O => DIGSEL(1)
    );
\DIGSEL_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DIGSEL_OBUF(2),
      O => DIGSEL(2)
    );
\DIGSEL_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DIGSEL_OBUF(3),
      O => DIGSEL(3)
    );
\DIGSEL_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DIGSEL_OBUF(4),
      O => DIGSEL(4)
    );
\DIGSEL_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DIGSEL_OBUF(5),
      O => DIGSEL(5)
    );
\DIGSEL_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DIGSEL_OBUF(6),
      O => DIGSEL(6)
    );
\DIGSEL_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DIGSEL_OBUF(7),
      O => DIGSEL(7)
    );
DetectorColision: entity work.CRASH_DTCTR
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      D(0) => DetectorColision_n_0,
      FIN_NOK => FIN_NOK,
      FIN_NOK_reg_C_0 => Habilidad_tanque_n_6,
      FIN_NOK_reg_C_1 => Habilidad_tanque_n_4,
      FIN_NOK_reg_P_0 => Habilidad_tanque_n_7,
      FIN_OK => FIN_OK,
      FIN_OK_reg => DetectorColision_n_1,
      JUEGO2MENU => JUEGO2MENU,
      Q(0) => CE
    );
Habilidad_tanque: entity work.TANK_HAB
     port map (
      \CARRETERA_reg[1]\ => Ctrl_impresion_n_18,
      \CARRETERA_reg[1]_0\ => Ctrl_impresion_n_16,
      \CARRETERA_reg[1]_1\ => Ctrl_impresion_n_17,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      FIN_NOK => FIN_NOK,
      FIN_NOK_reg_C(1) => CE,
      FIN_NOK_reg_C(0) => RESET,
      FIN_NOK_reg_C_0 => ControlCoche_n_6,
      FIN_NOK_reg_C_1 => ControlCoche_n_8,
      FIN_NOK_reg_P => ControlCoche_n_17,
      FIN_NOK_reg_P_0 => ControlCoche_n_7,
      FIN_NOK_reg_P_1(2 downto 0) => CAR_POS(2 downto 0),
      \FSM_onehot_cur_state_reg[0]\ => Habilidad_tanque_n_6,
      \FSM_onehot_cur_state_reg[0]_0\ => Habilidad_tanque_n_7,
      \FSM_onehot_cur_state_reg[3]\ => Habilidad_tanque_n_4,
      HAB_TANK => HAB_TANK,
      Q(0) => \ROAD_AC[3]\(2),
      \ROAD_AC[2]\(0) => \ROAD_AC[2]\(0),
      activated_reg_0 => Habilidad_tanque_n_1,
      activated_reg_1 => Maquina_estados_n_9,
      activated_reg_2(0) => ZERO,
      \new_road_reg[1][0]_0\ => Habilidad_tanque_n_9,
      \new_road_reg[1][0]_1\ => ControlCoche_n_18,
      \new_road_reg[1][0]_2\ => ControlCoche_n_12,
      \new_road_reg[1][1]_0\ => ControlCoche_n_10,
      \new_road_reg[2][0]_0\ => ControlCoche_n_16,
      \new_road_reg[3][0]_0\ => ControlCoche_n_19,
      \new_road_reg[3][0]_1\ => ControlCoche_n_11,
      \new_road_reg[3][1]_0\ => Habilidad_tanque_n_8,
      \new_road_reg[3][1]_1\ => ControlCoche_n_15,
      \new_road_reg[4][2]_0\ => Habilidad_tanque_n_3,
      \new_road_reg[4][2]_1\ => Habilidad_tanque_n_5,
      \new_road_reg[5][0]_0\ => ControlCoche_n_14,
      \new_road_reg[5][1]_0\ => ControlCoche_n_13,
      \new_road_reg[6][0]_0\ => Cuent_atras_n_33,
      \new_road_reg[6][1]_0\ => ControlCoche_n_31,
      \out\(2 downto 0) => \inst_gestion_impresion_juego/mux_and_imp_juego_actual/multiplexor_juego/i_reg\(2 downto 0)
    );
Impresion_texto: entity work.IMPRIMIR_TXT
     port map (
      \CARACTER_reg_rep[0]\ => Maquina_estados_n_24,
      \CARACTER_reg_rep[0]_0\ => Maquina_estados_n_27,
      \CARACTER_reg_rep[0]_1\ => Maquina_estados_n_22,
      \CARACTER_reg_rep[0]_2\ => SEL_CAR_n_5,
      \CARACTER_reg_rep[0]_3\ => Maquina_estados_n_29,
      \CARACTER_reg_rep[1]\ => Maquina_estados_n_18,
      \CARACTER_reg_rep[1]_0\ => Maquina_estados_n_26,
      \CARACTER_reg_rep[2]\ => Maquina_estados_n_19,
      \CARACTER_reg_rep[2]_0\ => Maquina_estados_n_17,
      \CARACTER_reg_rep[3]\ => SEL_CAR_n_8,
      \CARACTER_reg_rep[3]_0\ => SEL_DIF_n_97,
      \CARACTER_reg_rep[3]_1\ => SEL_DIF_n_92,
      \CARACTER_reg_rep[3]_2\ => Maquina_estados_n_28,
      \CARACTER_reg_rep[4]\ => Maquina_estados_n_31,
      \CARACTER_reg_rep[4]_0\ => SEL_CAR_n_9,
      \CARACTER_reg_rep[6]\ => Maquina_estados_n_20,
      \CARACTER_rep[0]_i_3\ => Maquina_estados_n_23,
      \CARACTER_rep[0]_i_3_0\ => Maquina_estados_n_30,
      \CARACTER_rep[4]_i_7\ => Maquina_estados_n_25,
      \CARACTER_rep[5]_i_2\ => Maquina_estados_n_21,
      D(6 downto 0) => \inst_mux_txt/TXT[7]_0\(6 downto 0),
      \DIGSEL[0]\ => Ctrl_impresion_n_1,
      \DIGSEL[1]\ => Ctrl_impresion_n_10,
      \DIGSEL[3]\ => Ctrl_impresion_n_8,
      \DIGSEL[3]_0\ => Ctrl_impresion_n_12,
      \DIGSEL[5]\ => Ctrl_impresion_n_11,
      \DIGSEL[7]\ => Ctrl_impresion_n_9,
      DIGSEL_OBUF(4) => DIGSEL_OBUF(7),
      DIGSEL_OBUF(3) => DIGSEL_OBUF(5),
      DIGSEL_OBUF(2) => DIGSEL_OBUF(3),
      DIGSEL_OBUF(1 downto 0) => DIGSEL_OBUF(1 downto 0),
      \DISPLAY_reg[0]\ => Impresion_texto_n_35,
      \DISPLAY_reg[2]\(2 downto 0) => DISPLAY(2 downto 0),
      \DISPLAY_reg[2]_0\ => Impresion_texto_n_39,
      \FSM_onehot_cur_state_reg[1]\ => Impresion_texto_n_16,
      \FSM_onehot_cur_state_reg[2]\ => Impresion_texto_n_8,
      \FSM_onehot_cur_state_reg[6]\ => Impresion_texto_n_5,
      \FSM_onehot_cur_state_reg[6]_0\ => Impresion_texto_n_24,
      Q(4) => Maquina_estados_n_0,
      Q(3) => Maquina_estados_n_1,
      Q(2) => CE,
      Q(1) => Maquina_estados_n_3,
      Q(0) => Maquina_estados_n_4,
      \SEGMENT[7]\(6 downto 0) => s_segment_gm(7 downto 1),
      SEGMENT_OBUF(6 downto 0) => SEGMENT_OBUF(7 downto 1),
      VAL(1 downto 0) => car(1 downto 0),
      \i_reg[0]\ => Impresion_texto_n_3,
      \i_reg[0]_0\ => Impresion_texto_n_4,
      \i_reg[0]_1\ => Impresion_texto_n_7,
      \i_reg[0]_10\ => Impresion_texto_n_29,
      \i_reg[0]_11\ => Impresion_texto_n_31,
      \i_reg[0]_12\ => Impresion_texto_n_33,
      \i_reg[0]_2\ => Impresion_texto_n_13,
      \i_reg[0]_3\ => Impresion_texto_n_15,
      \i_reg[0]_4\ => Impresion_texto_n_18,
      \i_reg[0]_5\ => Impresion_texto_n_19,
      \i_reg[0]_6\ => Impresion_texto_n_22,
      \i_reg[0]_7\ => Impresion_texto_n_23,
      \i_reg[0]_8\ => Impresion_texto_n_26,
      \i_reg[0]_9\ => Impresion_texto_n_27,
      \i_reg[1]\ => Impresion_texto_n_9,
      \i_reg[1]_0\ => Impresion_texto_n_10,
      \i_reg[1]_1\ => Impresion_texto_n_11,
      \i_reg[1]_2\ => Impresion_texto_n_14,
      \i_reg[1]_3\ => Impresion_texto_n_21,
      \i_reg[1]_4\ => Impresion_texto_n_25,
      \i_reg[1]_5\ => Impresion_texto_n_30,
      \i_reg[1]_6\ => Impresion_texto_n_32,
      \i_reg[1]_7\ => Impresion_texto_n_34,
      \i_reg[2]\(2 downto 0) => \inst_mux_txt/i_reg\(2 downto 0),
      \i_reg[2]_0\ => Impresion_texto_n_6,
      \i_reg[2]_1\ => Impresion_texto_n_12,
      \i_reg[2]_2\ => Impresion_texto_n_17,
      \i_reg[2]_3\ => Impresion_texto_n_20,
      \i_reg[2]_4\ => Impresion_texto_n_28,
      \relojes_BUFG[1]\ => \relojes_BUFG[1]\
    );
\LED_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(0),
      O => LED(0)
    );
\LED_OBUF[10]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(10),
      O => LED(10)
    );
\LED_OBUF[11]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(11),
      O => LED(11)
    );
\LED_OBUF[12]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(12),
      O => LED(12)
    );
\LED_OBUF[13]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(13),
      O => LED(13)
    );
\LED_OBUF[14]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(14),
      O => LED(14)
    );
\LED_OBUF[15]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(15),
      O => LED(15)
    );
\LED_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(1),
      O => LED(1)
    );
\LED_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(2),
      O => LED(2)
    );
\LED_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(3),
      O => LED(3)
    );
\LED_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(4),
      O => LED(4)
    );
\LED_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(5),
      O => LED(5)
    );
\LED_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(6),
      O => LED(6)
    );
\LED_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(7),
      O => LED(7)
    );
\LED_OBUF[8]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(8),
      O => LED(8)
    );
\LED_OBUF[9]_inst\: unisim.vcomponents.OBUF
     port map (
      I => LED_OBUF(9),
      O => LED(9)
    );
Maquina_estados: entity work.FSM
     port map (
      AR(0) => Maquina_estados_n_33,
      AS(0) => Maquina_estados_n_32,
      \CARACTER_reg_rep[0]\ => Impresion_texto_n_22,
      \CARACTER_reg_rep[0]_0\ => SEL_DIF_n_91,
      \CARACTER_reg_rep[0]_1\ => Impresion_texto_n_19,
      \CARACTER_reg_rep[0]_2\ => SEL_DIF_n_90,
      \CARACTER_reg_rep[0]_3\ => Impresion_texto_n_31,
      \CARACTER_reg_rep[0]_4\ => Impresion_texto_n_9,
      \CARACTER_reg_rep[1]\ => Impresion_texto_n_5,
      \CARACTER_reg_rep[1]_0\ => SEL_CAR_n_4,
      \CARACTER_reg_rep[1]_1\ => Impresion_texto_n_11,
      \CARACTER_reg_rep[1]_2\ => Impresion_texto_n_21,
      \CARACTER_reg_rep[1]_3\ => SEL_DIF_n_92,
      \CARACTER_reg_rep[1]_4\ => Impresion_texto_n_34,
      \CARACTER_reg_rep[1]_5\ => Impresion_texto_n_12,
      \CARACTER_reg_rep[1]_6\ => SEL_DIF_n_97,
      \CARACTER_reg_rep[1]_7\ => Impresion_texto_n_14,
      \CARACTER_reg_rep[2]\ => Impresion_texto_n_20,
      \CARACTER_reg_rep[2]_0\ => Impresion_texto_n_4,
      \CARACTER_reg_rep[2]_1\ => Impresion_texto_n_26,
      \CARACTER_reg_rep[2]_2\ => SEL_CAR_n_8,
      \CARACTER_reg_rep[3]\(2 downto 0) => \inst_mux_txt/i_reg\(2 downto 0),
      \CARACTER_reg_rep[3]_0\ => Impresion_texto_n_13,
      \CARACTER_reg_rep[3]_1\ => Impresion_texto_n_8,
      \CARACTER_reg_rep[4]\ => Impresion_texto_n_17,
      \CARACTER_reg_rep[4]_0\ => SEL_DIF_n_95,
      \CARACTER_reg_rep[4]_1\ => Impresion_texto_n_33,
      \CARACTER_reg_rep[4]_2\ => Impresion_texto_n_28,
      \CARACTER_reg_rep[4]_3\ => Impresion_texto_n_25,
      \CARACTER_reg_rep[4]_4\ => Impresion_texto_n_6,
      \CARACTER_reg_rep[5]\ => Impresion_texto_n_15,
      \CARACTER_reg_rep[5]_0\ => SEL_DIF_n_96,
      \CARACTER_reg_rep[5]_1\ => SEL_DIF_n_93,
      \CARACTER_reg_rep[5]_2\ => SEL_CAR_n_6,
      \CARACTER_reg_rep[5]_3\ => Impresion_texto_n_29,
      \CARACTER_reg_rep[5]_4\ => Impresion_texto_n_7,
      \CARACTER_reg_rep[5]_5\ => Impresion_texto_n_10,
      \CARACTER_reg_rep[6]\ => Impresion_texto_n_16,
      \CARACTER_reg_rep[6]_0\ => SEL_DIF_n_94,
      \CARACTER_reg_rep[6]_1\ => SEL_CAR_n_7,
      \CARACTER_reg_rep[6]_2\ => Impresion_texto_n_23,
      \CARACTER_rep[4]_i_3_0\ => Impresion_texto_n_30,
      \CARACTER_rep[5]_i_2_0\ => Impresion_texto_n_32,
      \CARACTER_rep[6]_i_2_0\ => Impresion_texto_n_27,
      \CARACTER_rep[6]_i_2_1\ => Impresion_texto_n_3,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => Barra_LED_n_2,
      D(6 downto 0) => \inst_mux_txt/TXT[7]_0\(6 downto 0),
      E(0) => ENABLE,
      FIN_NOK => FIN_NOK,
      FIN_OK => FIN_OK,
      \FSM_onehot_cur_state_reg[0]_0\ => Maquina_estados_n_23,
      \FSM_onehot_cur_state_reg[0]_1\(0) => \Logica/p_0_in\,
      \FSM_onehot_cur_state_reg[0]_2\ => Maquina_estados_n_36,
      \FSM_onehot_cur_state_reg[0]_3\ => DetectorColision_n_1,
      \FSM_onehot_cur_state_reg[0]_4\ => Tratamiento_Botones_n_0,
      \FSM_onehot_cur_state_reg[1]_0\ => Maquina_estados_n_27,
      \FSM_onehot_cur_state_reg[2]_0\ => Maquina_estados_n_20,
      \FSM_onehot_cur_state_reg[2]_1\ => Maquina_estados_n_24,
      \FSM_onehot_cur_state_reg[3]_0\ => Maquina_estados_n_9,
      \FSM_onehot_cur_state_reg[3]_1\ => Maquina_estados_n_25,
      \FSM_onehot_cur_state_reg[3]_2\ => Maquina_estados_n_26,
      \FSM_onehot_cur_state_reg[3]_3\ => Maquina_estados_n_30,
      \FSM_onehot_cur_state_reg[3]_4\(0) => \Display/s_leds\,
      \FSM_onehot_cur_state_reg[4]_0\ => Maquina_estados_n_18,
      \FSM_onehot_cur_state_reg[4]_1\ => Maquina_estados_n_19,
      \FSM_onehot_cur_state_reg[5]_0\ => Maquina_estados_n_6,
      \FSM_onehot_cur_state_reg[5]_1\ => Maquina_estados_n_22,
      \FSM_onehot_cur_state_reg[5]_2\ => Maquina_estados_n_31,
      \FSM_onehot_cur_state_reg[6]_0\ => Maquina_estados_n_21,
      \FSM_onehot_cur_state_reg[6]_1\ => Maquina_estados_n_29,
      \FSM_onehot_cur_state_reg[7]_0\ => Maquina_estados_n_17,
      \FSM_onehot_cur_state_reg[7]_1\(1) => DetectorColision_n_0,
      \FSM_onehot_cur_state_reg[7]_1\(0) => Tratamiento_Botones_n_4,
      HAB_TANK => HAB_TANK,
      JUEGO2MENU => JUEGO2MENU,
      MENU2JUEGO => MENU2JUEGO,
      Q(5) => Maquina_estados_n_0,
      Q(4) => Maquina_estados_n_1,
      Q(3) => CE,
      Q(2) => Maquina_estados_n_3,
      Q(1) => Maquina_estados_n_4,
      Q(0) => RESET,
      RESET_N_IBUF => RESET_N_IBUF,
      SR(0) => \Logica/val0\,
      VAL(0) => VAL(1),
      activated_reg => Habilidad_tanque_n_1,
      \count_reg[2]\ => Cuent_atras_n_33,
      fase => \Unidad_logica/fase\,
      \i_reg[2]\ => Maquina_estados_n_28,
      \relojes[1]\ => \relojes[1]\,
      s_any => s_any,
      \s_leds_reg[15]\ => Barra_LED_n_7,
      \s_leds_reg[15]_0\(0) => Barra_LED_n_3,
      valor => \CTRL_POS/valor\,
      \valor_reg[0]\ => ControlCoche_n_9
    );
RESET_N_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => RESET_N,
      O => RESET_N_IBUF
    );
\SEGMENT_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => SEGMENT_OBUF(0),
      O => SEGMENT(0)
    );
\SEGMENT_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => SEGMENT_OBUF(1),
      O => SEGMENT(1)
    );
\SEGMENT_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => SEGMENT_OBUF(2),
      O => SEGMENT(2)
    );
\SEGMENT_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => SEGMENT_OBUF(3),
      O => SEGMENT(3)
    );
\SEGMENT_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => SEGMENT_OBUF(4),
      O => SEGMENT(4)
    );
\SEGMENT_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => SEGMENT_OBUF(5),
      O => SEGMENT(5)
    );
\SEGMENT_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => SEGMENT_OBUF(6),
      O => SEGMENT(6)
    );
\SEGMENT_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => SEGMENT_OBUF(7),
      O => SEGMENT(7)
    );
SEL_CAR: entity work.\SELECTOR__parameterized1\
     port map (
      \CARACTER_reg_rep[1]\ => Impresion_texto_n_18,
      \CARACTER_reg_rep[1]_0\ => Maquina_estados_n_27,
      \CARACTER_reg_rep[1]_1\ => Impresion_texto_n_26,
      \CARACTER_reg_rep[5]\ => Impresion_texto_n_27,
      \CARACTER_reg_rep[5]_0\(1) => \inst_mux_txt/i_reg\(2),
      \CARACTER_reg_rep[5]_0\(0) => \inst_mux_txt/i_reg\(0),
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      MENU2JUEGO => MENU2JUEGO,
      Q(0) => RESET,
      VAL(1 downto 0) => car(1 downto 0),
      \i_reg[0]\ => SEL_CAR_n_7,
      valor => valor,
      \valor_reg[0]_0\ => SEL_CAR_n_6,
      \valor_reg[0]_1\ => SEL_CAR_n_9,
      \valor_reg[11]_0\ => SEL_CAR_n_3,
      \valor_reg[14]_0\ => SEL_CAR_n_2,
      \valor_reg[15]_0\ => SEL_CAR_n_5,
      \valor_reg[1]_0\ => SEL_CAR_n_4,
      \valor_reg[1]_1\ => SEL_CAR_n_8
    );
SEL_DIF: entity work.SELECTOR
     port map (
      \CARACTER_reg_rep[0]\ => Maquina_estados_n_20,
      \CARACTER_reg_rep[4]\ => Impresion_texto_n_24,
      \CARACTER_reg_rep[4]_0\ => Impresion_texto_n_6,
      \CARACTER_reg_rep[5]\(1) => \inst_mux_txt/i_reg\(2),
      \CARACTER_reg_rep[5]\(0) => \inst_mux_txt/i_reg\(0),
      \CARACTER_reg_rep[5]_0\ => Impresion_texto_n_27,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      CO(0) => Barra_LED_n_2,
      D(28) => SEL_DIF_n_33,
      D(27) => SEL_DIF_n_34,
      D(26) => SEL_DIF_n_35,
      D(25) => SEL_DIF_n_36,
      D(24) => SEL_DIF_n_37,
      D(23) => SEL_DIF_n_38,
      D(22) => SEL_DIF_n_39,
      D(21) => SEL_DIF_n_40,
      D(20) => SEL_DIF_n_41,
      D(19) => SEL_DIF_n_42,
      D(18) => SEL_DIF_n_43,
      D(17) => SEL_DIF_n_44,
      D(16) => SEL_DIF_n_45,
      D(15) => SEL_DIF_n_46,
      D(14) => SEL_DIF_n_47,
      D(13) => SEL_DIF_n_48,
      D(12) => SEL_DIF_n_49,
      D(11) => SEL_DIF_n_50,
      D(10) => SEL_DIF_n_51,
      D(9) => SEL_DIF_n_52,
      D(8) => SEL_DIF_n_53,
      D(7) => SEL_DIF_n_54,
      D(6) => SEL_DIF_n_55,
      D(5) => SEL_DIF_n_56,
      D(4) => SEL_DIF_n_57,
      D(3) => SEL_DIF_n_58,
      D(2) => SEL_DIF_n_59,
      D(1) => SEL_DIF_n_60,
      D(0) => SEL_DIF_n_61,
      DI(0) => SEL_DIF_n_32,
      \FSM_onehot_cur_state_reg[1]\ => SEL_DIF_n_95,
      HAB_RACE => HAB_RACE,
      HAB_RACE_reg(2) => SEL_DIF_n_99,
      HAB_RACE_reg(1) => SEL_DIF_n_100,
      HAB_RACE_reg(0) => SEL_DIF_n_101,
      JUEGO2MENU => JUEGO2MENU,
      MENU2JUEGO => MENU2JUEGO,
      N_LED10_in(29 downto 0) => \Unidad_logica/N_LED10_in\(30 downto 1),
      \N_LED[4]_i_10_0\(0) => \Unidad_logica/N_LED1\(4),
      \N_LED_reg[18]\(0) => Barra_LED_n_6,
      \N_LED_reg[4]\ => Barra_LED_n_24,
      O(0) => Barra_LED_n_1,
      Q(1) => Maquina_estados_n_4,
      Q(0) => RESET,
      S(2) => SEL_DIF_n_63,
      S(1) => SEL_DIF_n_64,
      S(0) => SEL_DIF_n_65,
      \count0__0_carry_i_2\ => Barra_LED_n_55,
      \count_reg[10]\(3) => SEL_DIF_n_137,
      \count_reg[10]\(2) => SEL_DIF_n_138,
      \count_reg[10]\(1) => SEL_DIF_n_139,
      \count_reg[10]\(0) => SEL_DIF_n_140,
      \count_reg[14]\(3) => SEL_DIF_n_141,
      \count_reg[14]\(2) => SEL_DIF_n_142,
      \count_reg[14]\(1) => SEL_DIF_n_143,
      \count_reg[14]\(0) => SEL_DIF_n_144,
      \count_reg[18]\(3) => SEL_DIF_n_145,
      \count_reg[18]\(2) => SEL_DIF_n_146,
      \count_reg[18]\(1) => SEL_DIF_n_147,
      \count_reg[18]\(0) => SEL_DIF_n_148,
      \count_reg[22]\(3) => SEL_DIF_n_149,
      \count_reg[22]\(2) => SEL_DIF_n_150,
      \count_reg[22]\(1) => SEL_DIF_n_151,
      \count_reg[22]\(0) => SEL_DIF_n_152,
      \count_reg[26]\(3) => SEL_DIF_n_153,
      \count_reg[26]\(2) => SEL_DIF_n_154,
      \count_reg[26]\(1) => SEL_DIF_n_155,
      \count_reg[26]\(0) => SEL_DIF_n_156,
      \count_reg[2]\(2) => SEL_DIF_n_130,
      \count_reg[2]\(1) => SEL_DIF_n_131,
      \count_reg[2]\(0) => SEL_DIF_n_132,
      \count_reg[30]\(29 downto 0) => count(30 downto 1),
      \count_reg[6]\(3) => SEL_DIF_n_133,
      \count_reg[6]\(2) => SEL_DIF_n_134,
      \count_reg[6]\(1) => SEL_DIF_n_135,
      \count_reg[6]\(0) => SEL_DIF_n_136,
      \fase_reg[30]\(0) => SEL_DIF_n_157,
      \i_reg[2]\ => SEL_DIF_n_93,
      \out\(0) => \Unidad_logica/fase_reg\(30),
      relojes(0) => relojes(2),
      \valor_reg[0]_0\ => SEL_DIF_n_90,
      \valor_reg[0]_1\ => SEL_DIF_n_91,
      \valor_reg[0]_2\ => SEL_DIF_n_97,
      \valor_reg[0]_3\(0) => SEL_DIF_n_98,
      \valor_reg[12]_0\(3) => SEL_DIF_n_70,
      \valor_reg[12]_0\(2) => SEL_DIF_n_71,
      \valor_reg[12]_0\(1) => SEL_DIF_n_72,
      \valor_reg[12]_0\(0) => SEL_DIF_n_73,
      \valor_reg[16]_0\(3) => SEL_DIF_n_74,
      \valor_reg[16]_0\(2) => SEL_DIF_n_75,
      \valor_reg[16]_0\(1) => SEL_DIF_n_76,
      \valor_reg[16]_0\(0) => SEL_DIF_n_77,
      \valor_reg[1]_0\ => SEL_DIF_n_94,
      \valor_reg[1]_1\ => SEL_DIF_n_96,
      \valor_reg[20]_0\(3) => SEL_DIF_n_78,
      \valor_reg[20]_0\(2) => SEL_DIF_n_79,
      \valor_reg[20]_0\(1) => SEL_DIF_n_80,
      \valor_reg[20]_0\(0) => SEL_DIF_n_81,
      \valor_reg[24]_0\(3) => SEL_DIF_n_82,
      \valor_reg[24]_0\(2) => SEL_DIF_n_83,
      \valor_reg[24]_0\(1) => SEL_DIF_n_84,
      \valor_reg[24]_0\(0) => SEL_DIF_n_85,
      \valor_reg[28]_0\(1) => SEL_DIF_n_0,
      \valor_reg[28]_0\(0) => SEL_DIF_n_1,
      \valor_reg[28]_1\(3) => SEL_DIF_n_86,
      \valor_reg[28]_1\(2) => SEL_DIF_n_87,
      \valor_reg[28]_1\(1) => SEL_DIF_n_88,
      \valor_reg[28]_1\(0) => SEL_DIF_n_89,
      \valor_reg[28]_2\(27 downto 0) => s_add(28 downto 1),
      \valor_reg[29]_0\(29 downto 0) => VAL(29 downto 0),
      \valor_reg[5]_0\ => SEL_DIF_n_92,
      \valor_reg[8]_0\(3) => SEL_DIF_n_66,
      \valor_reg[8]_0\(2) => SEL_DIF_n_67,
      \valor_reg[8]_0\(1) => SEL_DIF_n_68,
      \valor_reg[8]_0\(0) => SEL_DIF_n_69
    );
Tratamiento_Botones: entity work.SYNC_BUTTONS
     port map (
      B_CENTER_IBUF => B_CENTER_IBUF,
      B_DOWN_IBUF => B_DOWN_IBUF,
      B_LEFT_IBUF => B_LEFT_IBUF,
      B_RIGHT_IBUF => B_RIGHT_IBUF,
      B_UP_IBUF => B_UP_IBUF,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      FIN_OK => FIN_OK,
      \FSM_onehot_cur_state_reg[1]\ => Tratamiento_Botones_n_0,
      \FSM_onehot_cur_state_reg[3]\(0) => Tratamiento_Botones_n_4,
      JUEGO2MENU => JUEGO2MENU,
      LEFT => LEFT,
      MENU2JUEGO => MENU2JUEGO,
      Q(3) => Maquina_estados_n_1,
      Q(2) => CE,
      Q(1) => Maquina_estados_n_3,
      Q(0) => Maquina_estados_n_4,
      RIGHT => RIGHT,
      ZERO => \Cooldown_dev/ZERO\,
      ZERO_reg => Tratamiento_Botones_n_6,
      s_any => s_any,
      \sreg_reg[0]\ => Tratamiento_Botones_n_1,
      valor => valor,
      \valor_reg[30]\ => SEL_CAR_n_2
    );
gen_clk: entity work.CLK_MANAGER
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      HAB_RACE => HAB_RACE,
      Q(0) => count(0),
      RESET_N_IBUF => RESET_N_IBUF,
      S(0) => gen_clk_n_0,
      \count_reg[3]\(0) => VAL(0),
      relojes(0) => relojes(2),
      \relojes[1]\ => \relojes[1]\
    );
\relojes_BUFG[1]_inst\: unisim.vcomponents.BUFG
     port map (
      I => \relojes[1]\,
      O => \relojes_BUFG[1]\
    );
end STRUCTURE;
