{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418864562637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418864562637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 17 22:02:41 2014 " "Processing started: Wed Dec 17 22:02:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418864562637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418864562637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa " "Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418864562637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418864563830 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "somador_jpc.v " "Can't analyze file -- file somador_jpc.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1418864564033 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(325) " "Verilog HDL information at control_unit_microprogramed.v(325): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 325 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418864564048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_microprogramed.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_microprogramed.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_microprogramed " "Found entity 1: control_unit_microprogramed" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418864564064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418864564064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musa.v 1 1 " "Found 1 design units, including 1 entities, in source file musa.v" { { "Info" "ISGN_ENTITY_NAME" "1 musa " "Found entity 1: musa" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418864564064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418864564064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(21) " "Verilog HDL information at control_unit.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418864564080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418864564080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418864564080 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "data_memory.v " "Can't analyze file -- file data_memory.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1418864564095 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instruction_memory.v " "Can't analyze file -- file instruction_memory.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1418864564111 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stack.v(41) " "Verilog HDL information at stack.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418864564127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418864564127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418864564127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418864564127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418864564127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Found entity 1: registers_bank" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418864564143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418864564143 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instruction_memory.vhd " "Can't analyze file -- file instruction_memory.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1418864564159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_reg_control musa.v(70) " "Verilog HDL Implicit Net warning at musa.v(70): created implicit net for \"w_reg_control\"" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418864564159 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "read_reg control_unit.v(27) " "Verilog HDL Procedural Assignment error at control_unit.v(27): object \"read_reg\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_reg control_unit.v(28) " "Verilog HDL Procedural Assignment error at control_unit.v(28): object \"write_reg\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "read_data control_unit.v(29) " "Verilog HDL Procedural Assignment error at control_unit.v(29): object \"read_data\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_data control_unit.v(30) " "Verilog HDL Procedural Assignment error at control_unit.v(30): object \"write_data\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 30 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "immediat control_unit.v(31) " "Verilog HDL Procedural Assignment error at control_unit.v(31): object \"immediat\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "fnction control_unit.v(32) " "Verilog HDL Procedural Assignment error at control_unit.v(32): object \"fnction\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "control_function control_unit.v(33) " "Verilog HDL Procedural Assignment error at control_unit.v(33): object \"control_function\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 33 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "control_alu_data control_unit.v(34) " "Verilog HDL Procedural Assignment error at control_unit.v(34): object \"control_alu_data\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "branch control_unit.v(35) " "Verilog HDL Procedural Assignment error at control_unit.v(35): object \"branch\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rtrn control_unit.v(36) " "Verilog HDL Procedural Assignment error at control_unit.v(36): object \"rtrn\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "pop control_unit.v(37) " "Verilog HDL Procedural Assignment error at control_unit.v(37): object \"pop\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "push control_unit.v(38) " "Verilog HDL Procedural Assignment error at control_unit.v(38): object \"push\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_pc control_unit.v(39) " "Verilog HDL Procedural Assignment error at control_unit.v(39): object \"write_pc\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 39 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "read_reg control_unit.v(45) " "Verilog HDL Procedural Assignment error at control_unit.v(45): object \"read_reg\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 45 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_reg control_unit.v(46) " "Verilog HDL Procedural Assignment error at control_unit.v(46): object \"write_reg\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 46 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "read_data control_unit.v(47) " "Verilog HDL Procedural Assignment error at control_unit.v(47): object \"read_data\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 47 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_data control_unit.v(48) " "Verilog HDL Procedural Assignment error at control_unit.v(48): object \"write_data\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 48 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "immediat control_unit.v(49) " "Verilog HDL Procedural Assignment error at control_unit.v(49): object \"immediat\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 49 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564174 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "fnction control_unit.v(50) " "Verilog HDL Procedural Assignment error at control_unit.v(50): object \"fnction\" on left-hand side of assignment must have a variable data type" {  } { { "control_unit.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit.v" 50 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1418864564190 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matheus/Documents/t02-core-musa/rtl/output_files/musa.map.smsg " "Generated suppressed messages file C:/Users/Matheus/Documents/t02-core-musa/rtl/output_files/musa.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418864564346 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 19 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418864564471 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 17 22:02:44 2014 " "Processing ended: Wed Dec 17 22:02:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418864564471 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418864564471 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418864564471 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418864564471 ""}
