Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed May 14 22:36:48 2025
| Host         : CITeS-FOE running 64-bit major release  (build 9200)
| Command      : report_methodology -file InstructionDecoder_methodology_drc_routed.rpt -pb InstructionDecoder_methodology_drc_routed.pb -rpx InstructionDecoder_methodology_drc_routed.rpx
| Design       : InstructionDecoder
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 1          |
| TIMING-20 | Warning  | Non-clocked latch            | 3          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell OperationSelect_reg_i_2, with 2 or more inputs, drives asynchronous reset pin(s) OperationSelect_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch JumpFlag_reg cannot be properly analyzed as its control pin JumpFlag_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch LoadSelect_reg cannot be properly analyzed as its control pin LoadSelect_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch OperationSelect_reg cannot be properly analyzed as its control pin OperationSelect_reg/G is not reached by a timing clock
Related violations: <none>


