// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition"

// DATE "10/15/2024 15:01:39"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module clock_controller (
	clk_in,
	reset,
	mode,
	set,
	up_down,
	seg_hour_high,
	seg_hour_low,
	seg_min_high,
	seg_min_low);
input 	clk_in;
input 	reset;
input 	mode;
input 	set;
input 	up_down;
output 	[6:0] seg_hour_high;
output 	[6:0] seg_hour_low;
output 	[6:0] seg_min_high;
output 	[6:0] seg_min_low;

// Design Ports Information
// seg_hour_high[0]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_hour_high[1]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_hour_high[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_hour_high[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_hour_high[4]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_hour_high[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_hour_high[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_hour_low[0]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_hour_low[1]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_hour_low[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_hour_low[3]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_hour_low[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_hour_low[5]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_hour_low[6]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_high[0]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_high[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_high[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_high[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_high[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_high[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_high[6]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_low[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_low[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_low[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_low[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_low[4]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_low[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_min_low[6]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// up_down	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_in	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// set	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \seg_hour_high[0]~output_o ;
wire \seg_hour_high[1]~output_o ;
wire \seg_hour_high[2]~output_o ;
wire \seg_hour_high[3]~output_o ;
wire \seg_hour_high[4]~output_o ;
wire \seg_hour_high[5]~output_o ;
wire \seg_hour_high[6]~output_o ;
wire \seg_hour_low[0]~output_o ;
wire \seg_hour_low[1]~output_o ;
wire \seg_hour_low[2]~output_o ;
wire \seg_hour_low[3]~output_o ;
wire \seg_hour_low[4]~output_o ;
wire \seg_hour_low[5]~output_o ;
wire \seg_hour_low[6]~output_o ;
wire \seg_min_high[0]~output_o ;
wire \seg_min_high[1]~output_o ;
wire \seg_min_high[2]~output_o ;
wire \seg_min_high[3]~output_o ;
wire \seg_min_high[4]~output_o ;
wire \seg_min_high[5]~output_o ;
wire \seg_min_high[6]~output_o ;
wire \seg_min_low[0]~output_o ;
wire \seg_min_low[1]~output_o ;
wire \seg_min_low[2]~output_o ;
wire \seg_min_low[3]~output_o ;
wire \seg_min_low[4]~output_o ;
wire \seg_min_low[5]~output_o ;
wire \seg_min_low[6]~output_o ;
wire \clk_in~input_o ;
wire \clk_in~inputclkctrl_outclk ;
wire \set~input_o ;
wire \debounce_set|button_sync_0~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \debounce_set|button_sync_0~q ;
wire \debounce_set|button_sync_1~feeder_combout ;
wire \debounce_set|button_sync_1~q ;
wire \debounce_set|button_prev~feeder_combout ;
wire \debounce_set|button_prev~q ;
wire \debounce_set|process_1~0_combout ;
wire \debounce_set|edge_detect~q ;
wire \current_state.NORMAL~0_combout ;
wire \mode~input_o ;
wire \debounce_mode|button_sync_0~0_combout ;
wire \debounce_mode|button_sync_0~q ;
wire \debounce_mode|button_sync_1~feeder_combout ;
wire \debounce_mode|button_sync_1~q ;
wire \debounce_mode|button_prev~feeder_combout ;
wire \debounce_mode|button_prev~q ;
wire \debounce_mode|process_1~0_combout ;
wire \debounce_mode|edge_detect~q ;
wire \current_state.NORMAL~q ;
wire \current_state.SET_MINUTE~0_combout ;
wire \current_state.SET_MINUTE~q ;
wire \current_state.SET_HOUR~feeder_combout ;
wire \current_state.SET_HOUR~q ;
wire \process_2~0_combout ;
wire \up_down~input_o ;
wire \Add2~0_combout ;
wire \Add3~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~2_combout ;
wire \hour_count[0]~2_combout ;
wire \hour_count[0]~_wirecell_combout ;
wire \clock_divider_inst|Add0~0_combout ;
wire \clock_divider_inst|Add0~1 ;
wire \clock_divider_inst|Add0~2_combout ;
wire \clock_divider_inst|Add0~3 ;
wire \clock_divider_inst|Add0~4_combout ;
wire \clock_divider_inst|Add0~5 ;
wire \clock_divider_inst|Add0~6_combout ;
wire \clock_divider_inst|Add0~7 ;
wire \clock_divider_inst|Add0~8_combout ;
wire \clock_divider_inst|Equal0~6_combout ;
wire \clock_divider_inst|Add0~9 ;
wire \clock_divider_inst|Add0~10_combout ;
wire \clock_divider_inst|Add0~11 ;
wire \clock_divider_inst|Add0~12_combout ;
wire \clock_divider_inst|counter~11_combout ;
wire \clock_divider_inst|Add0~13 ;
wire \clock_divider_inst|Add0~14_combout ;
wire \clock_divider_inst|Add0~15 ;
wire \clock_divider_inst|Add0~16_combout ;
wire \clock_divider_inst|Equal0~5_combout ;
wire \clock_divider_inst|Add0~17 ;
wire \clock_divider_inst|Add0~18_combout ;
wire \clock_divider_inst|Add0~19 ;
wire \clock_divider_inst|Add0~20_combout ;
wire \clock_divider_inst|Add0~21 ;
wire \clock_divider_inst|Add0~22_combout ;
wire \clock_divider_inst|counter~10_combout ;
wire \clock_divider_inst|Add0~23 ;
wire \clock_divider_inst|Add0~24_combout ;
wire \clock_divider_inst|counter~9_combout ;
wire \clock_divider_inst|Add0~25 ;
wire \clock_divider_inst|Add0~26_combout ;
wire \clock_divider_inst|counter~8_combout ;
wire \clock_divider_inst|Add0~27 ;
wire \clock_divider_inst|Add0~28_combout ;
wire \clock_divider_inst|counter~7_combout ;
wire \clock_divider_inst|Add0~29 ;
wire \clock_divider_inst|Add0~30_combout ;
wire \clock_divider_inst|Add0~31 ;
wire \clock_divider_inst|Add0~32_combout ;
wire \clock_divider_inst|counter~6_combout ;
wire \clock_divider_inst|Equal0~2_combout ;
wire \clock_divider_inst|Add0~33 ;
wire \clock_divider_inst|Add0~34_combout ;
wire \clock_divider_inst|Add0~35 ;
wire \clock_divider_inst|Add0~36_combout ;
wire \clock_divider_inst|counter~5_combout ;
wire \clock_divider_inst|Add0~37 ;
wire \clock_divider_inst|Add0~38_combout ;
wire \clock_divider_inst|counter~4_combout ;
wire \clock_divider_inst|Add0~39 ;
wire \clock_divider_inst|Add0~40_combout ;
wire \clock_divider_inst|counter~3_combout ;
wire \clock_divider_inst|Equal0~1_combout ;
wire \clock_divider_inst|Add0~41 ;
wire \clock_divider_inst|Add0~42_combout ;
wire \clock_divider_inst|counter~2_combout ;
wire \clock_divider_inst|Add0~43 ;
wire \clock_divider_inst|Add0~44_combout ;
wire \clock_divider_inst|counter~1_combout ;
wire \clock_divider_inst|Add0~45 ;
wire \clock_divider_inst|Add0~46_combout ;
wire \clock_divider_inst|Add0~47 ;
wire \clock_divider_inst|Add0~48_combout ;
wire \clock_divider_inst|counter~0_combout ;
wire \clock_divider_inst|Equal0~0_combout ;
wire \clock_divider_inst|Equal0~3_combout ;
wire \clock_divider_inst|Equal0~4_combout ;
wire \clock_divider_inst|Equal0~7_combout ;
wire \clock_divider_inst|clk_divided~0_combout ;
wire \clock_divider_inst|clk_divided~feeder_combout ;
wire \clock_divider_inst|clk_divided~q ;
wire \clock_divider_inst|clk_divided~clkctrl_outclk ;
wire \sec_counter|Add0~0_combout ;
wire \sec_counter|Add0~1 ;
wire \sec_counter|Add0~2_combout ;
wire \sec_counter|Add0~3 ;
wire \sec_counter|Add0~4_combout ;
wire \sec_counter|cnt~3_combout ;
wire \sec_counter|Add0~5 ;
wire \sec_counter|Add0~6_combout ;
wire \sec_counter|cnt~2_combout ;
wire \sec_counter|Add0~7 ;
wire \sec_counter|Add0~8_combout ;
wire \sec_counter|cnt~1_combout ;
wire \sec_counter|Add0~9 ;
wire \sec_counter|Add0~10_combout ;
wire \sec_counter|cnt~0_combout ;
wire \sec_counter|Equal1~0_combout ;
wire \sec_counter|Equal1~1_combout ;
wire \sec_counter|carry_reg~q ;
wire \Add0~0_combout ;
wire \min_count[0]~5_combout ;
wire \min_count[0]~_wirecell_combout ;
wire \process_1~0_combout ;
wire \min_count[5]~8_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~4_combout ;
wire \min_count[1]~4_combout ;
wire \Add1~8_combout ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add1~3_combout ;
wire \Add1~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add1~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[34]~1_combout ;
wire \min_count[4]~1_combout ;
wire \Add1~5_combout ;
wire \min_count[5]~6_combout ;
wire \min_count[5]~7_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add1~1_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \min_count[5]~0_combout ;
wire \Add1~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~2_combout ;
wire \min_count[3]~2_combout ;
wire \Add1~6_combout ;
wire \min_count~9_combout ;
wire \Add0~4_combout ;
wire \min_count~10_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \min_count[2]~3_combout ;
wire \Add1~7_combout ;
wire \min_count[5]~11_combout ;
wire \min_carry~0_combout ;
wire \min_carry~q ;
wire \hour_count[2]~9_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \hour_count[1]~1_combout ;
wire \Add3~3_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \Add3~1_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~0_combout ;
wire \hour_count[2]~0_combout ;
wire \Add3~2_combout ;
wire \hour_count[2]~3_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~0_combout ;
wire \Equal2~0_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \hour_count~11_combout ;
wire \hour_count~12_combout ;
wire \hour_count~4_combout ;
wire \hour_count~10_combout ;
wire \hour_count~13_combout ;
wire \hour_count[2]~7_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~2_combout ;
wire \hour_count~6_combout ;
wire \hour_count~5_combout ;
wire \hour_count~8_combout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~6_combout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \hour_high_bcd_to_7seg|Mux6~0_combout ;
wire \hour_high_bcd_to_7seg|Mux4~0_combout ;
wire \hour_high_bcd_to_7seg|Mux1~0_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~3_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~2_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~5_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~1_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~0_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ;
wire \hour_low_bcd_to_7seg|Mux6~0_combout ;
wire \hour_low_bcd_to_7seg|Mux5~0_combout ;
wire \hour_low_bcd_to_7seg|Mux4~0_combout ;
wire \hour_low_bcd_to_7seg|Mux3~0_combout ;
wire \hour_low_bcd_to_7seg|Mux2~0_combout ;
wire \hour_low_bcd_to_7seg|Mux1~0_combout ;
wire \hour_low_bcd_to_7seg|Mux0~0_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~16_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~17_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~20_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~21_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~22_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~24_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~30_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~31_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~25_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~26_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~27_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~28_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~29_combout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \min_high_bcd_to_7seg|Mux6~0_combout ;
wire \min_high_bcd_to_7seg|Mux5~0_combout ;
wire \min_high_bcd_to_7seg|Mux4~0_combout ;
wire \min_high_bcd_to_7seg|Mux3~0_combout ;
wire \min_high_bcd_to_7seg|Mux2~0_combout ;
wire \min_high_bcd_to_7seg|Mux1~0_combout ;
wire \min_high_bcd_to_7seg|Mux0~0_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~36_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~37_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~38_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~33_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~32_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~34_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~42_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~43_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~35_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ;
wire \min_low_bcd_to_7seg|Mux6~0_combout ;
wire \min_low_bcd_to_7seg|Mux5~0_combout ;
wire \min_low_bcd_to_7seg|Mux4~0_combout ;
wire \min_low_bcd_to_7seg|Mux3~0_combout ;
wire \min_low_bcd_to_7seg|Mux2~0_combout ;
wire \min_low_bcd_to_7seg|Mux1~0_combout ;
wire \min_low_bcd_to_7seg|Mux0~0_combout ;
wire [4:0] hour_count;
wire [5:0] min_count;
wire [5:0] \sec_counter|cnt ;
wire [24:0] \clock_divider_inst|counter ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \seg_hour_high[0]~output (
	.i(\hour_high_bcd_to_7seg|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_high[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_high[0]~output .bus_hold = "false";
defparam \seg_hour_high[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \seg_hour_high[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_high[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_high[1]~output .bus_hold = "false";
defparam \seg_hour_high[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N30
fiftyfivenm_io_obuf \seg_hour_high[2]~output (
	.i(\hour_high_bcd_to_7seg|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_high[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_high[2]~output .bus_hold = "false";
defparam \seg_hour_high[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \seg_hour_high[3]~output (
	.i(\hour_high_bcd_to_7seg|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_high[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_high[3]~output .bus_hold = "false";
defparam \seg_hour_high[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \seg_hour_high[4]~output (
	.i(!\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_high[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_high[4]~output .bus_hold = "false";
defparam \seg_hour_high[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N16
fiftyfivenm_io_obuf \seg_hour_high[5]~output (
	.i(\hour_high_bcd_to_7seg|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_high[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_high[5]~output .bus_hold = "false";
defparam \seg_hour_high[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \seg_hour_high[6]~output (
	.i(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_high[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_high[6]~output .bus_hold = "false";
defparam \seg_hour_high[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N2
fiftyfivenm_io_obuf \seg_hour_low[0]~output (
	.i(\hour_low_bcd_to_7seg|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_low[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_low[0]~output .bus_hold = "false";
defparam \seg_hour_low[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \seg_hour_low[1]~output (
	.i(\hour_low_bcd_to_7seg|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_low[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_low[1]~output .bus_hold = "false";
defparam \seg_hour_low[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \seg_hour_low[2]~output (
	.i(\hour_low_bcd_to_7seg|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_low[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_low[2]~output .bus_hold = "false";
defparam \seg_hour_low[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \seg_hour_low[3]~output (
	.i(\hour_low_bcd_to_7seg|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_low[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_low[3]~output .bus_hold = "false";
defparam \seg_hour_low[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \seg_hour_low[4]~output (
	.i(\hour_low_bcd_to_7seg|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_low[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_low[4]~output .bus_hold = "false";
defparam \seg_hour_low[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N30
fiftyfivenm_io_obuf \seg_hour_low[5]~output (
	.i(\hour_low_bcd_to_7seg|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_low[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_low[5]~output .bus_hold = "false";
defparam \seg_hour_low[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \seg_hour_low[6]~output (
	.i(!\hour_low_bcd_to_7seg|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_hour_low[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_hour_low[6]~output .bus_hold = "false";
defparam \seg_hour_low[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N2
fiftyfivenm_io_obuf \seg_min_high[0]~output (
	.i(\min_high_bcd_to_7seg|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_high[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_high[0]~output .bus_hold = "false";
defparam \seg_min_high[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \seg_min_high[1]~output (
	.i(\min_high_bcd_to_7seg|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_high[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_high[1]~output .bus_hold = "false";
defparam \seg_min_high[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \seg_min_high[2]~output (
	.i(\min_high_bcd_to_7seg|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_high[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_high[2]~output .bus_hold = "false";
defparam \seg_min_high[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \seg_min_high[3]~output (
	.i(\min_high_bcd_to_7seg|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_high[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_high[3]~output .bus_hold = "false";
defparam \seg_min_high[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N30
fiftyfivenm_io_obuf \seg_min_high[4]~output (
	.i(\min_high_bcd_to_7seg|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_high[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_high[4]~output .bus_hold = "false";
defparam \seg_min_high[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N30
fiftyfivenm_io_obuf \seg_min_high[5]~output (
	.i(\min_high_bcd_to_7seg|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_high[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_high[5]~output .bus_hold = "false";
defparam \seg_min_high[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \seg_min_high[6]~output (
	.i(!\min_high_bcd_to_7seg|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_high[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_high[6]~output .bus_hold = "false";
defparam \seg_min_high[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N30
fiftyfivenm_io_obuf \seg_min_low[0]~output (
	.i(\min_low_bcd_to_7seg|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_low[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_low[0]~output .bus_hold = "false";
defparam \seg_min_low[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N23
fiftyfivenm_io_obuf \seg_min_low[1]~output (
	.i(\min_low_bcd_to_7seg|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_low[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_low[1]~output .bus_hold = "false";
defparam \seg_min_low[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N2
fiftyfivenm_io_obuf \seg_min_low[2]~output (
	.i(\min_low_bcd_to_7seg|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_low[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_low[2]~output .bus_hold = "false";
defparam \seg_min_low[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \seg_min_low[3]~output (
	.i(\min_low_bcd_to_7seg|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_low[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_low[3]~output .bus_hold = "false";
defparam \seg_min_low[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \seg_min_low[4]~output (
	.i(\min_low_bcd_to_7seg|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_low[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_low[4]~output .bus_hold = "false";
defparam \seg_min_low[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \seg_min_low[5]~output (
	.i(\min_low_bcd_to_7seg|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_low[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_low[5]~output .bus_hold = "false";
defparam \seg_min_low[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \seg_min_low[6]~output (
	.i(!\min_low_bcd_to_7seg|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_min_low[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_min_low[6]~output .bus_hold = "false";
defparam \seg_min_low[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clk_in~input (
	.i(clk_in),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk_in~input_o ));
// synopsys translate_off
defparam \clk_in~input .bus_hold = "false";
defparam \clk_in~input .listen_to_nsleep_signal = "false";
defparam \clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk_in~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_in~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_in~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_in~inputclkctrl .clock_type = "global clock";
defparam \clk_in~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N1
fiftyfivenm_io_ibuf \set~input (
	.i(set),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\set~input_o ));
// synopsys translate_off
defparam \set~input .bus_hold = "false";
defparam \set~input .listen_to_nsleep_signal = "false";
defparam \set~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N12
fiftyfivenm_lcell_comb \debounce_set|button_sync_0~0 (
// Equation(s):
// \debounce_set|button_sync_0~0_combout  = !\set~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\set~input_o ),
	.cin(gnd),
	.combout(\debounce_set|button_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_set|button_sync_0~0 .lut_mask = 16'h00FF;
defparam \debounce_set|button_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .listen_to_nsleep_signal = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
fiftyfivenm_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X54_Y46_N13
dffeas \debounce_set|button_sync_0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\debounce_set|button_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_set|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_set|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_set|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N18
fiftyfivenm_lcell_comb \debounce_set|button_sync_1~feeder (
// Equation(s):
// \debounce_set|button_sync_1~feeder_combout  = \debounce_set|button_sync_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\debounce_set|button_sync_0~q ),
	.cin(gnd),
	.combout(\debounce_set|button_sync_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_set|button_sync_1~feeder .lut_mask = 16'hFF00;
defparam \debounce_set|button_sync_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N19
dffeas \debounce_set|button_sync_1 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\debounce_set|button_sync_1~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_set|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_set|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_set|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N4
fiftyfivenm_lcell_comb \debounce_set|button_prev~feeder (
// Equation(s):
// \debounce_set|button_prev~feeder_combout  = \debounce_set|button_sync_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\debounce_set|button_sync_1~q ),
	.cin(gnd),
	.combout(\debounce_set|button_prev~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_set|button_prev~feeder .lut_mask = 16'hFF00;
defparam \debounce_set|button_prev~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N5
dffeas \debounce_set|button_prev (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\debounce_set|button_prev~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_set|button_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_set|button_prev .is_wysiwyg = "true";
defparam \debounce_set|button_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N28
fiftyfivenm_lcell_comb \debounce_set|process_1~0 (
// Equation(s):
// \debounce_set|process_1~0_combout  = (!\debounce_set|button_prev~q  & \debounce_set|button_sync_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\debounce_set|button_prev~q ),
	.datad(\debounce_set|button_sync_1~q ),
	.cin(gnd),
	.combout(\debounce_set|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_set|process_1~0 .lut_mask = 16'h0F00;
defparam \debounce_set|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N29
dffeas \debounce_set|edge_detect (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\debounce_set|process_1~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_set|edge_detect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_set|edge_detect .is_wysiwyg = "true";
defparam \debounce_set|edge_detect .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N26
fiftyfivenm_lcell_comb \current_state.NORMAL~0 (
// Equation(s):
// \current_state.NORMAL~0_combout  = !\current_state.SET_HOUR~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\current_state.SET_HOUR~q ),
	.cin(gnd),
	.combout(\current_state.NORMAL~0_combout ),
	.cout());
// synopsys translate_off
defparam \current_state.NORMAL~0 .lut_mask = 16'h00FF;
defparam \current_state.NORMAL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N8
fiftyfivenm_io_ibuf \mode~input (
	.i(mode),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mode~input_o ));
// synopsys translate_off
defparam \mode~input .bus_hold = "false";
defparam \mode~input .listen_to_nsleep_signal = "false";
defparam \mode~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N22
fiftyfivenm_lcell_comb \debounce_mode|button_sync_0~0 (
// Equation(s):
// \debounce_mode|button_sync_0~0_combout  = !\mode~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mode~input_o ),
	.cin(gnd),
	.combout(\debounce_mode|button_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_mode|button_sync_0~0 .lut_mask = 16'h00FF;
defparam \debounce_mode|button_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N23
dffeas \debounce_mode|button_sync_0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\debounce_mode|button_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_mode|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_mode|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_mode|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N10
fiftyfivenm_lcell_comb \debounce_mode|button_sync_1~feeder (
// Equation(s):
// \debounce_mode|button_sync_1~feeder_combout  = \debounce_mode|button_sync_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\debounce_mode|button_sync_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\debounce_mode|button_sync_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_mode|button_sync_1~feeder .lut_mask = 16'hF0F0;
defparam \debounce_mode|button_sync_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N11
dffeas \debounce_mode|button_sync_1 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\debounce_mode|button_sync_1~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_mode|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_mode|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_mode|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N24
fiftyfivenm_lcell_comb \debounce_mode|button_prev~feeder (
// Equation(s):
// \debounce_mode|button_prev~feeder_combout  = \debounce_mode|button_sync_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\debounce_mode|button_sync_1~q ),
	.cin(gnd),
	.combout(\debounce_mode|button_prev~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_mode|button_prev~feeder .lut_mask = 16'hFF00;
defparam \debounce_mode|button_prev~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N25
dffeas \debounce_mode|button_prev (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\debounce_mode|button_prev~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_mode|button_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_mode|button_prev .is_wysiwyg = "true";
defparam \debounce_mode|button_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N30
fiftyfivenm_lcell_comb \debounce_mode|process_1~0 (
// Equation(s):
// \debounce_mode|process_1~0_combout  = (\debounce_mode|button_sync_1~q  & !\debounce_mode|button_prev~q )

	.dataa(\debounce_mode|button_sync_1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\debounce_mode|button_prev~q ),
	.cin(gnd),
	.combout(\debounce_mode|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \debounce_mode|process_1~0 .lut_mask = 16'h00AA;
defparam \debounce_mode|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N31
dffeas \debounce_mode|edge_detect (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\debounce_mode|process_1~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_mode|edge_detect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_mode|edge_detect .is_wysiwyg = "true";
defparam \debounce_mode|edge_detect .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N27
dffeas \current_state.NORMAL (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\current_state.NORMAL~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_mode|edge_detect~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.NORMAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.NORMAL .is_wysiwyg = "true";
defparam \current_state.NORMAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N6
fiftyfivenm_lcell_comb \current_state.SET_MINUTE~0 (
// Equation(s):
// \current_state.SET_MINUTE~0_combout  = !\current_state.NORMAL~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\current_state.NORMAL~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\current_state.SET_MINUTE~0_combout ),
	.cout());
// synopsys translate_off
defparam \current_state.SET_MINUTE~0 .lut_mask = 16'h0F0F;
defparam \current_state.SET_MINUTE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N7
dffeas \current_state.SET_MINUTE (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\current_state.SET_MINUTE~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_mode|edge_detect~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.SET_MINUTE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.SET_MINUTE .is_wysiwyg = "true";
defparam \current_state.SET_MINUTE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N2
fiftyfivenm_lcell_comb \current_state.SET_HOUR~feeder (
// Equation(s):
// \current_state.SET_HOUR~feeder_combout  = \current_state.SET_MINUTE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\current_state.SET_MINUTE~q ),
	.cin(gnd),
	.combout(\current_state.SET_HOUR~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \current_state.SET_HOUR~feeder .lut_mask = 16'hFF00;
defparam \current_state.SET_HOUR~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N3
dffeas \current_state.SET_HOUR (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\current_state.SET_HOUR~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\debounce_mode|edge_detect~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.SET_HOUR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.SET_HOUR .is_wysiwyg = "true";
defparam \current_state.SET_HOUR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N20
fiftyfivenm_lcell_comb \process_2~0 (
// Equation(s):
// \process_2~0_combout  = (!\current_state.SET_HOUR~q ) # (!\debounce_set|edge_detect~q )

	.dataa(gnd),
	.datab(\debounce_set|edge_detect~q ),
	.datac(gnd),
	.datad(\current_state.SET_HOUR~q ),
	.cin(gnd),
	.combout(\process_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_2~0 .lut_mask = 16'h33FF;
defparam \process_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \up_down~input (
	.i(up_down),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\up_down~input_o ));
// synopsys translate_off
defparam \up_down~input .bus_hold = "false";
defparam \up_down~input .listen_to_nsleep_signal = "false";
defparam \up_down~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N12
fiftyfivenm_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = hour_count[0] $ (VCC)
// \Add2~1  = CARRY(hour_count[0])

	.dataa(gnd),
	.datab(hour_count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h33CC;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N24
fiftyfivenm_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (hour_count[2] & (hour_count[3] & (hour_count[1] & hour_count[0])))

	.dataa(hour_count[2]),
	.datab(hour_count[3]),
	.datac(hour_count[1]),
	.datad(hour_count[0]),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h8000;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N0
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~0_combout  = \hour_count[2]~3_combout  $ (hour_count[3] $ (VCC))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~1  = CARRY(\hour_count[2]~3_combout  $ (hour_count[3]))

	.dataa(\hour_count[2]~3_combout ),
	.datab(hour_count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~0 .lut_mask = 16'h9966;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N2
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~1  & (hour_count[4] $ ((!\Add3~0_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~1  & 
// ((hour_count[4] $ (\Add3~0_combout )) # (GND)))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~3  = CARRY((hour_count[4] $ (!\Add3~0_combout )) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~1 ))

	.dataa(hour_count[4]),
	.datab(\Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~2 .lut_mask = 16'h969F;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N4
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout  = \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N8
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout  = !hour_count[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(hour_count[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N0
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout  & (!hour_count[0])) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout  & 
// ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout )))

	.dataa(gnd),
	.datab(hour_count[0]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~2 .lut_mask = 16'h3F30;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N4
fiftyfivenm_lcell_comb \hour_count[0]~2 (
// Equation(s):
// \hour_count[0]~2_combout  = (\up_down~input_o  & ((\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout ))) # (!\up_down~input_o  & (\Add2~0_combout ))

	.dataa(\Add2~0_combout ),
	.datab(\up_down~input_o ),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.cin(gnd),
	.combout(\hour_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count[0]~2 .lut_mask = 16'hEE22;
defparam \hour_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N30
fiftyfivenm_lcell_comb \hour_count[0]~_wirecell (
// Equation(s):
// \hour_count[0]~_wirecell_combout  = !hour_count[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(hour_count[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hour_count[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \hour_count[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N8
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~0 (
// Equation(s):
// \clock_divider_inst|Add0~0_combout  = \clock_divider_inst|counter [0] $ (VCC)
// \clock_divider_inst|Add0~1  = CARRY(\clock_divider_inst|counter [0])

	.dataa(gnd),
	.datab(\clock_divider_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_divider_inst|Add0~0_combout ),
	.cout(\clock_divider_inst|Add0~1 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \clock_divider_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N9
dffeas \clock_divider_inst|counter[0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[0] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N10
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~2 (
// Equation(s):
// \clock_divider_inst|Add0~2_combout  = (\clock_divider_inst|counter [1] & (!\clock_divider_inst|Add0~1 )) # (!\clock_divider_inst|counter [1] & ((\clock_divider_inst|Add0~1 ) # (GND)))
// \clock_divider_inst|Add0~3  = CARRY((!\clock_divider_inst|Add0~1 ) # (!\clock_divider_inst|counter [1]))

	.dataa(\clock_divider_inst|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~1 ),
	.combout(\clock_divider_inst|Add0~2_combout ),
	.cout(\clock_divider_inst|Add0~3 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \clock_divider_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y52_N11
dffeas \clock_divider_inst|counter[1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[1] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N12
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~4 (
// Equation(s):
// \clock_divider_inst|Add0~4_combout  = (\clock_divider_inst|counter [2] & (\clock_divider_inst|Add0~3  $ (GND))) # (!\clock_divider_inst|counter [2] & (!\clock_divider_inst|Add0~3  & VCC))
// \clock_divider_inst|Add0~5  = CARRY((\clock_divider_inst|counter [2] & !\clock_divider_inst|Add0~3 ))

	.dataa(\clock_divider_inst|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~3 ),
	.combout(\clock_divider_inst|Add0~4_combout ),
	.cout(\clock_divider_inst|Add0~5 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \clock_divider_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y52_N13
dffeas \clock_divider_inst|counter[2] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[2] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N14
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~6 (
// Equation(s):
// \clock_divider_inst|Add0~6_combout  = (\clock_divider_inst|counter [3] & (!\clock_divider_inst|Add0~5 )) # (!\clock_divider_inst|counter [3] & ((\clock_divider_inst|Add0~5 ) # (GND)))
// \clock_divider_inst|Add0~7  = CARRY((!\clock_divider_inst|Add0~5 ) # (!\clock_divider_inst|counter [3]))

	.dataa(gnd),
	.datab(\clock_divider_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~5 ),
	.combout(\clock_divider_inst|Add0~6_combout ),
	.cout(\clock_divider_inst|Add0~7 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \clock_divider_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y52_N15
dffeas \clock_divider_inst|counter[3] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[3] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N16
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~8 (
// Equation(s):
// \clock_divider_inst|Add0~8_combout  = (\clock_divider_inst|counter [4] & (\clock_divider_inst|Add0~7  $ (GND))) # (!\clock_divider_inst|counter [4] & (!\clock_divider_inst|Add0~7  & VCC))
// \clock_divider_inst|Add0~9  = CARRY((\clock_divider_inst|counter [4] & !\clock_divider_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\clock_divider_inst|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~7 ),
	.combout(\clock_divider_inst|Add0~8_combout ),
	.cout(\clock_divider_inst|Add0~9 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \clock_divider_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y52_N17
dffeas \clock_divider_inst|counter[4] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[4] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N6
fiftyfivenm_lcell_comb \clock_divider_inst|Equal0~6 (
// Equation(s):
// \clock_divider_inst|Equal0~6_combout  = (\clock_divider_inst|counter [2] & (\clock_divider_inst|counter [4] & (\clock_divider_inst|counter [3] & \clock_divider_inst|counter [1])))

	.dataa(\clock_divider_inst|counter [2]),
	.datab(\clock_divider_inst|counter [4]),
	.datac(\clock_divider_inst|counter [3]),
	.datad(\clock_divider_inst|counter [1]),
	.cin(gnd),
	.combout(\clock_divider_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|Equal0~6 .lut_mask = 16'h8000;
defparam \clock_divider_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N18
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~10 (
// Equation(s):
// \clock_divider_inst|Add0~10_combout  = (\clock_divider_inst|counter [5] & (!\clock_divider_inst|Add0~9 )) # (!\clock_divider_inst|counter [5] & ((\clock_divider_inst|Add0~9 ) # (GND)))
// \clock_divider_inst|Add0~11  = CARRY((!\clock_divider_inst|Add0~9 ) # (!\clock_divider_inst|counter [5]))

	.dataa(gnd),
	.datab(\clock_divider_inst|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~9 ),
	.combout(\clock_divider_inst|Add0~10_combout ),
	.cout(\clock_divider_inst|Add0~11 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \clock_divider_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y52_N19
dffeas \clock_divider_inst|counter[5] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[5] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N20
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~12 (
// Equation(s):
// \clock_divider_inst|Add0~12_combout  = (\clock_divider_inst|counter [6] & (\clock_divider_inst|Add0~11  $ (GND))) # (!\clock_divider_inst|counter [6] & (!\clock_divider_inst|Add0~11  & VCC))
// \clock_divider_inst|Add0~13  = CARRY((\clock_divider_inst|counter [6] & !\clock_divider_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\clock_divider_inst|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~11 ),
	.combout(\clock_divider_inst|Add0~12_combout ),
	.cout(\clock_divider_inst|Add0~13 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \clock_divider_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N2
fiftyfivenm_lcell_comb \clock_divider_inst|counter~11 (
// Equation(s):
// \clock_divider_inst|counter~11_combout  = (!\clock_divider_inst|Equal0~7_combout  & \clock_divider_inst|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_divider_inst|Equal0~7_combout ),
	.datad(\clock_divider_inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|counter~11 .lut_mask = 16'h0F00;
defparam \clock_divider_inst|counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N3
dffeas \clock_divider_inst|counter[6] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|counter~11_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[6] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N22
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~14 (
// Equation(s):
// \clock_divider_inst|Add0~14_combout  = (\clock_divider_inst|counter [7] & (!\clock_divider_inst|Add0~13 )) # (!\clock_divider_inst|counter [7] & ((\clock_divider_inst|Add0~13 ) # (GND)))
// \clock_divider_inst|Add0~15  = CARRY((!\clock_divider_inst|Add0~13 ) # (!\clock_divider_inst|counter [7]))

	.dataa(\clock_divider_inst|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~13 ),
	.combout(\clock_divider_inst|Add0~14_combout ),
	.cout(\clock_divider_inst|Add0~15 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \clock_divider_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y52_N23
dffeas \clock_divider_inst|counter[7] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[7] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N24
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~16 (
// Equation(s):
// \clock_divider_inst|Add0~16_combout  = (\clock_divider_inst|counter [8] & (\clock_divider_inst|Add0~15  $ (GND))) # (!\clock_divider_inst|counter [8] & (!\clock_divider_inst|Add0~15  & VCC))
// \clock_divider_inst|Add0~17  = CARRY((\clock_divider_inst|counter [8] & !\clock_divider_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\clock_divider_inst|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~15 ),
	.combout(\clock_divider_inst|Add0~16_combout ),
	.cout(\clock_divider_inst|Add0~17 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \clock_divider_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y52_N25
dffeas \clock_divider_inst|counter[8] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[8] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N0
fiftyfivenm_lcell_comb \clock_divider_inst|Equal0~5 (
// Equation(s):
// \clock_divider_inst|Equal0~5_combout  = (!\clock_divider_inst|counter [7] & (!\clock_divider_inst|counter [8] & (!\clock_divider_inst|counter [6] & \clock_divider_inst|counter [5])))

	.dataa(\clock_divider_inst|counter [7]),
	.datab(\clock_divider_inst|counter [8]),
	.datac(\clock_divider_inst|counter [6]),
	.datad(\clock_divider_inst|counter [5]),
	.cin(gnd),
	.combout(\clock_divider_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|Equal0~5 .lut_mask = 16'h0100;
defparam \clock_divider_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N26
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~18 (
// Equation(s):
// \clock_divider_inst|Add0~18_combout  = (\clock_divider_inst|counter [9] & (!\clock_divider_inst|Add0~17 )) # (!\clock_divider_inst|counter [9] & ((\clock_divider_inst|Add0~17 ) # (GND)))
// \clock_divider_inst|Add0~19  = CARRY((!\clock_divider_inst|Add0~17 ) # (!\clock_divider_inst|counter [9]))

	.dataa(\clock_divider_inst|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~17 ),
	.combout(\clock_divider_inst|Add0~18_combout ),
	.cout(\clock_divider_inst|Add0~19 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~18 .lut_mask = 16'h5A5F;
defparam \clock_divider_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y52_N27
dffeas \clock_divider_inst|counter[9] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[9] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N28
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~20 (
// Equation(s):
// \clock_divider_inst|Add0~20_combout  = (\clock_divider_inst|counter [10] & (\clock_divider_inst|Add0~19  $ (GND))) # (!\clock_divider_inst|counter [10] & (!\clock_divider_inst|Add0~19  & VCC))
// \clock_divider_inst|Add0~21  = CARRY((\clock_divider_inst|counter [10] & !\clock_divider_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\clock_divider_inst|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~19 ),
	.combout(\clock_divider_inst|Add0~20_combout ),
	.cout(\clock_divider_inst|Add0~21 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \clock_divider_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y52_N29
dffeas \clock_divider_inst|counter[10] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[10] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N30
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~22 (
// Equation(s):
// \clock_divider_inst|Add0~22_combout  = (\clock_divider_inst|counter [11] & (!\clock_divider_inst|Add0~21 )) # (!\clock_divider_inst|counter [11] & ((\clock_divider_inst|Add0~21 ) # (GND)))
// \clock_divider_inst|Add0~23  = CARRY((!\clock_divider_inst|Add0~21 ) # (!\clock_divider_inst|counter [11]))

	.dataa(gnd),
	.datab(\clock_divider_inst|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~21 ),
	.combout(\clock_divider_inst|Add0~22_combout ),
	.cout(\clock_divider_inst|Add0~23 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \clock_divider_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N4
fiftyfivenm_lcell_comb \clock_divider_inst|counter~10 (
// Equation(s):
// \clock_divider_inst|counter~10_combout  = (\clock_divider_inst|Add0~22_combout  & !\clock_divider_inst|Equal0~7_combout )

	.dataa(\clock_divider_inst|Add0~22_combout ),
	.datab(gnd),
	.datac(\clock_divider_inst|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_divider_inst|counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|counter~10 .lut_mask = 16'h0A0A;
defparam \clock_divider_inst|counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N5
dffeas \clock_divider_inst|counter[11] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|counter~10_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[11] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N0
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~24 (
// Equation(s):
// \clock_divider_inst|Add0~24_combout  = (\clock_divider_inst|counter [12] & (\clock_divider_inst|Add0~23  $ (GND))) # (!\clock_divider_inst|counter [12] & (!\clock_divider_inst|Add0~23  & VCC))
// \clock_divider_inst|Add0~25  = CARRY((\clock_divider_inst|counter [12] & !\clock_divider_inst|Add0~23 ))

	.dataa(gnd),
	.datab(\clock_divider_inst|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~23 ),
	.combout(\clock_divider_inst|Add0~24_combout ),
	.cout(\clock_divider_inst|Add0~25 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~24 .lut_mask = 16'hC30C;
defparam \clock_divider_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N24
fiftyfivenm_lcell_comb \clock_divider_inst|counter~9 (
// Equation(s):
// \clock_divider_inst|counter~9_combout  = (!\clock_divider_inst|Equal0~7_combout  & \clock_divider_inst|Add0~24_combout )

	.dataa(\clock_divider_inst|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_divider_inst|Add0~24_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|counter~9 .lut_mask = 16'h5500;
defparam \clock_divider_inst|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N25
dffeas \clock_divider_inst|counter[12] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|counter~9_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[12] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N2
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~26 (
// Equation(s):
// \clock_divider_inst|Add0~26_combout  = (\clock_divider_inst|counter [13] & (!\clock_divider_inst|Add0~25 )) # (!\clock_divider_inst|counter [13] & ((\clock_divider_inst|Add0~25 ) # (GND)))
// \clock_divider_inst|Add0~27  = CARRY((!\clock_divider_inst|Add0~25 ) # (!\clock_divider_inst|counter [13]))

	.dataa(\clock_divider_inst|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~25 ),
	.combout(\clock_divider_inst|Add0~26_combout ),
	.cout(\clock_divider_inst|Add0~27 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~26 .lut_mask = 16'h5A5F;
defparam \clock_divider_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N26
fiftyfivenm_lcell_comb \clock_divider_inst|counter~8 (
// Equation(s):
// \clock_divider_inst|counter~8_combout  = (!\clock_divider_inst|Equal0~7_combout  & \clock_divider_inst|Add0~26_combout )

	.dataa(gnd),
	.datab(\clock_divider_inst|Equal0~7_combout ),
	.datac(gnd),
	.datad(\clock_divider_inst|Add0~26_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|counter~8 .lut_mask = 16'h3300;
defparam \clock_divider_inst|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N27
dffeas \clock_divider_inst|counter[13] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|counter~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[13] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N4
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~28 (
// Equation(s):
// \clock_divider_inst|Add0~28_combout  = (\clock_divider_inst|counter [14] & (\clock_divider_inst|Add0~27  $ (GND))) # (!\clock_divider_inst|counter [14] & (!\clock_divider_inst|Add0~27  & VCC))
// \clock_divider_inst|Add0~29  = CARRY((\clock_divider_inst|counter [14] & !\clock_divider_inst|Add0~27 ))

	.dataa(\clock_divider_inst|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~27 ),
	.combout(\clock_divider_inst|Add0~28_combout ),
	.cout(\clock_divider_inst|Add0~29 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~28 .lut_mask = 16'hA50A;
defparam \clock_divider_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N10
fiftyfivenm_lcell_comb \clock_divider_inst|counter~7 (
// Equation(s):
// \clock_divider_inst|counter~7_combout  = (\clock_divider_inst|Add0~28_combout  & !\clock_divider_inst|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_divider_inst|Add0~28_combout ),
	.datad(\clock_divider_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|counter~7 .lut_mask = 16'h00F0;
defparam \clock_divider_inst|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N11
dffeas \clock_divider_inst|counter[14] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|counter~7_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[14] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N6
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~30 (
// Equation(s):
// \clock_divider_inst|Add0~30_combout  = (\clock_divider_inst|counter [15] & (!\clock_divider_inst|Add0~29 )) # (!\clock_divider_inst|counter [15] & ((\clock_divider_inst|Add0~29 ) # (GND)))
// \clock_divider_inst|Add0~31  = CARRY((!\clock_divider_inst|Add0~29 ) # (!\clock_divider_inst|counter [15]))

	.dataa(\clock_divider_inst|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~29 ),
	.combout(\clock_divider_inst|Add0~30_combout ),
	.cout(\clock_divider_inst|Add0~31 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~30 .lut_mask = 16'h5A5F;
defparam \clock_divider_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y51_N7
dffeas \clock_divider_inst|counter[15] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[15] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N8
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~32 (
// Equation(s):
// \clock_divider_inst|Add0~32_combout  = (\clock_divider_inst|counter [16] & (\clock_divider_inst|Add0~31  $ (GND))) # (!\clock_divider_inst|counter [16] & (!\clock_divider_inst|Add0~31  & VCC))
// \clock_divider_inst|Add0~33  = CARRY((\clock_divider_inst|counter [16] & !\clock_divider_inst|Add0~31 ))

	.dataa(\clock_divider_inst|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~31 ),
	.combout(\clock_divider_inst|Add0~32_combout ),
	.cout(\clock_divider_inst|Add0~33 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~32 .lut_mask = 16'hA50A;
defparam \clock_divider_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N12
fiftyfivenm_lcell_comb \clock_divider_inst|counter~6 (
// Equation(s):
// \clock_divider_inst|counter~6_combout  = (\clock_divider_inst|Add0~32_combout  & !\clock_divider_inst|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_divider_inst|Add0~32_combout ),
	.datad(\clock_divider_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|counter~6 .lut_mask = 16'h00F0;
defparam \clock_divider_inst|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N13
dffeas \clock_divider_inst|counter[16] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|counter~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[16] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N26
fiftyfivenm_lcell_comb \clock_divider_inst|Equal0~2 (
// Equation(s):
// \clock_divider_inst|Equal0~2_combout  = (\clock_divider_inst|counter [16] & (\clock_divider_inst|counter [14] & (!\clock_divider_inst|counter [15] & \clock_divider_inst|counter [13])))

	.dataa(\clock_divider_inst|counter [16]),
	.datab(\clock_divider_inst|counter [14]),
	.datac(\clock_divider_inst|counter [15]),
	.datad(\clock_divider_inst|counter [13]),
	.cin(gnd),
	.combout(\clock_divider_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|Equal0~2 .lut_mask = 16'h0800;
defparam \clock_divider_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N10
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~34 (
// Equation(s):
// \clock_divider_inst|Add0~34_combout  = (\clock_divider_inst|counter [17] & (!\clock_divider_inst|Add0~33 )) # (!\clock_divider_inst|counter [17] & ((\clock_divider_inst|Add0~33 ) # (GND)))
// \clock_divider_inst|Add0~35  = CARRY((!\clock_divider_inst|Add0~33 ) # (!\clock_divider_inst|counter [17]))

	.dataa(\clock_divider_inst|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~33 ),
	.combout(\clock_divider_inst|Add0~34_combout ),
	.cout(\clock_divider_inst|Add0~35 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~34 .lut_mask = 16'h5A5F;
defparam \clock_divider_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y51_N11
dffeas \clock_divider_inst|counter[17] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[17] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N12
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~36 (
// Equation(s):
// \clock_divider_inst|Add0~36_combout  = (\clock_divider_inst|counter [18] & (\clock_divider_inst|Add0~35  $ (GND))) # (!\clock_divider_inst|counter [18] & (!\clock_divider_inst|Add0~35  & VCC))
// \clock_divider_inst|Add0~37  = CARRY((\clock_divider_inst|counter [18] & !\clock_divider_inst|Add0~35 ))

	.dataa(gnd),
	.datab(\clock_divider_inst|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~35 ),
	.combout(\clock_divider_inst|Add0~36_combout ),
	.cout(\clock_divider_inst|Add0~37 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~36 .lut_mask = 16'hC30C;
defparam \clock_divider_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N28
fiftyfivenm_lcell_comb \clock_divider_inst|counter~5 (
// Equation(s):
// \clock_divider_inst|counter~5_combout  = (!\clock_divider_inst|Equal0~7_combout  & \clock_divider_inst|Add0~36_combout )

	.dataa(gnd),
	.datab(\clock_divider_inst|Equal0~7_combout ),
	.datac(gnd),
	.datad(\clock_divider_inst|Add0~36_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|counter~5 .lut_mask = 16'h3300;
defparam \clock_divider_inst|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N29
dffeas \clock_divider_inst|counter[18] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|counter~5_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[18] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N14
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~38 (
// Equation(s):
// \clock_divider_inst|Add0~38_combout  = (\clock_divider_inst|counter [19] & (!\clock_divider_inst|Add0~37 )) # (!\clock_divider_inst|counter [19] & ((\clock_divider_inst|Add0~37 ) # (GND)))
// \clock_divider_inst|Add0~39  = CARRY((!\clock_divider_inst|Add0~37 ) # (!\clock_divider_inst|counter [19]))

	.dataa(gnd),
	.datab(\clock_divider_inst|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~37 ),
	.combout(\clock_divider_inst|Add0~38_combout ),
	.cout(\clock_divider_inst|Add0~39 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~38 .lut_mask = 16'h3C3F;
defparam \clock_divider_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N6
fiftyfivenm_lcell_comb \clock_divider_inst|counter~4 (
// Equation(s):
// \clock_divider_inst|counter~4_combout  = (\clock_divider_inst|Add0~38_combout  & !\clock_divider_inst|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_divider_inst|Add0~38_combout ),
	.datad(\clock_divider_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|counter~4 .lut_mask = 16'h00F0;
defparam \clock_divider_inst|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N7
dffeas \clock_divider_inst|counter[19] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|counter~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[19] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N16
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~40 (
// Equation(s):
// \clock_divider_inst|Add0~40_combout  = (\clock_divider_inst|counter [20] & (\clock_divider_inst|Add0~39  $ (GND))) # (!\clock_divider_inst|counter [20] & (!\clock_divider_inst|Add0~39  & VCC))
// \clock_divider_inst|Add0~41  = CARRY((\clock_divider_inst|counter [20] & !\clock_divider_inst|Add0~39 ))

	.dataa(\clock_divider_inst|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~39 ),
	.combout(\clock_divider_inst|Add0~40_combout ),
	.cout(\clock_divider_inst|Add0~41 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~40 .lut_mask = 16'hA50A;
defparam \clock_divider_inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N30
fiftyfivenm_lcell_comb \clock_divider_inst|counter~3 (
// Equation(s):
// \clock_divider_inst|counter~3_combout  = (!\clock_divider_inst|Equal0~7_combout  & \clock_divider_inst|Add0~40_combout )

	.dataa(gnd),
	.datab(\clock_divider_inst|Equal0~7_combout ),
	.datac(gnd),
	.datad(\clock_divider_inst|Add0~40_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|counter~3 .lut_mask = 16'h3300;
defparam \clock_divider_inst|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N31
dffeas \clock_divider_inst|counter[20] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|counter~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[20] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N22
fiftyfivenm_lcell_comb \clock_divider_inst|Equal0~1 (
// Equation(s):
// \clock_divider_inst|Equal0~1_combout  = (\clock_divider_inst|counter [19] & (!\clock_divider_inst|counter [17] & (\clock_divider_inst|counter [18] & \clock_divider_inst|counter [20])))

	.dataa(\clock_divider_inst|counter [19]),
	.datab(\clock_divider_inst|counter [17]),
	.datac(\clock_divider_inst|counter [18]),
	.datad(\clock_divider_inst|counter [20]),
	.cin(gnd),
	.combout(\clock_divider_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|Equal0~1 .lut_mask = 16'h2000;
defparam \clock_divider_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N18
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~42 (
// Equation(s):
// \clock_divider_inst|Add0~42_combout  = (\clock_divider_inst|counter [21] & (!\clock_divider_inst|Add0~41 )) # (!\clock_divider_inst|counter [21] & ((\clock_divider_inst|Add0~41 ) # (GND)))
// \clock_divider_inst|Add0~43  = CARRY((!\clock_divider_inst|Add0~41 ) # (!\clock_divider_inst|counter [21]))

	.dataa(gnd),
	.datab(\clock_divider_inst|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~41 ),
	.combout(\clock_divider_inst|Add0~42_combout ),
	.cout(\clock_divider_inst|Add0~43 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~42 .lut_mask = 16'h3C3F;
defparam \clock_divider_inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N20
fiftyfivenm_lcell_comb \clock_divider_inst|counter~2 (
// Equation(s):
// \clock_divider_inst|counter~2_combout  = (!\clock_divider_inst|Equal0~7_combout  & \clock_divider_inst|Add0~42_combout )

	.dataa(\clock_divider_inst|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_divider_inst|Add0~42_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|counter~2 .lut_mask = 16'h5500;
defparam \clock_divider_inst|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N21
dffeas \clock_divider_inst|counter[21] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|counter~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[21] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N20
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~44 (
// Equation(s):
// \clock_divider_inst|Add0~44_combout  = (\clock_divider_inst|counter [22] & (\clock_divider_inst|Add0~43  $ (GND))) # (!\clock_divider_inst|counter [22] & (!\clock_divider_inst|Add0~43  & VCC))
// \clock_divider_inst|Add0~45  = CARRY((\clock_divider_inst|counter [22] & !\clock_divider_inst|Add0~43 ))

	.dataa(\clock_divider_inst|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~43 ),
	.combout(\clock_divider_inst|Add0~44_combout ),
	.cout(\clock_divider_inst|Add0~45 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~44 .lut_mask = 16'hA50A;
defparam \clock_divider_inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N8
fiftyfivenm_lcell_comb \clock_divider_inst|counter~1 (
// Equation(s):
// \clock_divider_inst|counter~1_combout  = (\clock_divider_inst|Add0~44_combout  & !\clock_divider_inst|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_divider_inst|Add0~44_combout ),
	.datad(\clock_divider_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|counter~1 .lut_mask = 16'h00F0;
defparam \clock_divider_inst|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N9
dffeas \clock_divider_inst|counter[22] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|counter~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[22] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N22
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~46 (
// Equation(s):
// \clock_divider_inst|Add0~46_combout  = (\clock_divider_inst|counter [23] & (!\clock_divider_inst|Add0~45 )) # (!\clock_divider_inst|counter [23] & ((\clock_divider_inst|Add0~45 ) # (GND)))
// \clock_divider_inst|Add0~47  = CARRY((!\clock_divider_inst|Add0~45 ) # (!\clock_divider_inst|counter [23]))

	.dataa(\clock_divider_inst|counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_divider_inst|Add0~45 ),
	.combout(\clock_divider_inst|Add0~46_combout ),
	.cout(\clock_divider_inst|Add0~47 ));
// synopsys translate_off
defparam \clock_divider_inst|Add0~46 .lut_mask = 16'h5A5F;
defparam \clock_divider_inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y51_N23
dffeas \clock_divider_inst|counter[23] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[23] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N24
fiftyfivenm_lcell_comb \clock_divider_inst|Add0~48 (
// Equation(s):
// \clock_divider_inst|Add0~48_combout  = \clock_divider_inst|counter [24] $ (!\clock_divider_inst|Add0~47 )

	.dataa(gnd),
	.datab(\clock_divider_inst|counter [24]),
	.datac(gnd),
	.datad(gnd),
	.cin(\clock_divider_inst|Add0~47 ),
	.combout(\clock_divider_inst|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|Add0~48 .lut_mask = 16'hC3C3;
defparam \clock_divider_inst|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N4
fiftyfivenm_lcell_comb \clock_divider_inst|counter~0 (
// Equation(s):
// \clock_divider_inst|counter~0_combout  = (!\clock_divider_inst|Equal0~7_combout  & \clock_divider_inst|Add0~48_combout )

	.dataa(\clock_divider_inst|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_divider_inst|Add0~48_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|counter~0 .lut_mask = 16'h5500;
defparam \clock_divider_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N5
dffeas \clock_divider_inst|counter[24] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|counter[24] .is_wysiwyg = "true";
defparam \clock_divider_inst|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N30
fiftyfivenm_lcell_comb \clock_divider_inst|Equal0~0 (
// Equation(s):
// \clock_divider_inst|Equal0~0_combout  = (\clock_divider_inst|counter [22] & (\clock_divider_inst|counter [21] & (\clock_divider_inst|counter [24] & !\clock_divider_inst|counter [23])))

	.dataa(\clock_divider_inst|counter [22]),
	.datab(\clock_divider_inst|counter [21]),
	.datac(\clock_divider_inst|counter [24]),
	.datad(\clock_divider_inst|counter [23]),
	.cin(gnd),
	.combout(\clock_divider_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|Equal0~0 .lut_mask = 16'h0080;
defparam \clock_divider_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N28
fiftyfivenm_lcell_comb \clock_divider_inst|Equal0~3 (
// Equation(s):
// \clock_divider_inst|Equal0~3_combout  = (!\clock_divider_inst|counter [9] & (\clock_divider_inst|counter [12] & (!\clock_divider_inst|counter [10] & \clock_divider_inst|counter [11])))

	.dataa(\clock_divider_inst|counter [9]),
	.datab(\clock_divider_inst|counter [12]),
	.datac(\clock_divider_inst|counter [10]),
	.datad(\clock_divider_inst|counter [11]),
	.cin(gnd),
	.combout(\clock_divider_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|Equal0~3 .lut_mask = 16'h0400;
defparam \clock_divider_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N16
fiftyfivenm_lcell_comb \clock_divider_inst|Equal0~4 (
// Equation(s):
// \clock_divider_inst|Equal0~4_combout  = (\clock_divider_inst|Equal0~2_combout  & (\clock_divider_inst|Equal0~1_combout  & (\clock_divider_inst|Equal0~0_combout  & \clock_divider_inst|Equal0~3_combout )))

	.dataa(\clock_divider_inst|Equal0~2_combout ),
	.datab(\clock_divider_inst|Equal0~1_combout ),
	.datac(\clock_divider_inst|Equal0~0_combout ),
	.datad(\clock_divider_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \clock_divider_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N18
fiftyfivenm_lcell_comb \clock_divider_inst|Equal0~7 (
// Equation(s):
// \clock_divider_inst|Equal0~7_combout  = (\clock_divider_inst|counter [0] & (\clock_divider_inst|Equal0~6_combout  & (\clock_divider_inst|Equal0~5_combout  & \clock_divider_inst|Equal0~4_combout )))

	.dataa(\clock_divider_inst|counter [0]),
	.datab(\clock_divider_inst|Equal0~6_combout ),
	.datac(\clock_divider_inst|Equal0~5_combout ),
	.datad(\clock_divider_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|Equal0~7 .lut_mask = 16'h8000;
defparam \clock_divider_inst|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N14
fiftyfivenm_lcell_comb \clock_divider_inst|clk_divided~0 (
// Equation(s):
// \clock_divider_inst|clk_divided~0_combout  = \clock_divider_inst|clk_divided~q  $ (\clock_divider_inst|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_divider_inst|clk_divided~q ),
	.datad(\clock_divider_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|clk_divided~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|clk_divided~0 .lut_mask = 16'h0FF0;
defparam \clock_divider_inst|clk_divided~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N0
fiftyfivenm_lcell_comb \clock_divider_inst|clk_divided~feeder (
// Equation(s):
// \clock_divider_inst|clk_divided~feeder_combout  = \clock_divider_inst|clk_divided~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_divider_inst|clk_divided~0_combout ),
	.cin(gnd),
	.combout(\clock_divider_inst|clk_divided~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divider_inst|clk_divided~feeder .lut_mask = 16'hFF00;
defparam \clock_divider_inst|clk_divided~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N1
dffeas \clock_divider_inst|clk_divided (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clock_divider_inst|clk_divided~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider_inst|clk_divided~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider_inst|clk_divided .is_wysiwyg = "true";
defparam \clock_divider_inst|clk_divided .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
fiftyfivenm_clkctrl \clock_divider_inst|clk_divided~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_divider_inst|clk_divided~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_divider_inst|clk_divided~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_divider_inst|clk_divided~clkctrl .clock_type = "global clock";
defparam \clock_divider_inst|clk_divided~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N6
fiftyfivenm_lcell_comb \sec_counter|Add0~0 (
// Equation(s):
// \sec_counter|Add0~0_combout  = \sec_counter|cnt [0] $ (VCC)
// \sec_counter|Add0~1  = CARRY(\sec_counter|cnt [0])

	.dataa(\sec_counter|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sec_counter|Add0~0_combout ),
	.cout(\sec_counter|Add0~1 ));
// synopsys translate_off
defparam \sec_counter|Add0~0 .lut_mask = 16'h55AA;
defparam \sec_counter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N7
dffeas \sec_counter|cnt[0] (
	.clk(\clock_divider_inst|clk_divided~clkctrl_outclk ),
	.d(\sec_counter|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec_counter|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sec_counter|cnt[0] .is_wysiwyg = "true";
defparam \sec_counter|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N8
fiftyfivenm_lcell_comb \sec_counter|Add0~2 (
// Equation(s):
// \sec_counter|Add0~2_combout  = (\sec_counter|cnt [1] & (!\sec_counter|Add0~1 )) # (!\sec_counter|cnt [1] & ((\sec_counter|Add0~1 ) # (GND)))
// \sec_counter|Add0~3  = CARRY((!\sec_counter|Add0~1 ) # (!\sec_counter|cnt [1]))

	.dataa(gnd),
	.datab(\sec_counter|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sec_counter|Add0~1 ),
	.combout(\sec_counter|Add0~2_combout ),
	.cout(\sec_counter|Add0~3 ));
// synopsys translate_off
defparam \sec_counter|Add0~2 .lut_mask = 16'h3C3F;
defparam \sec_counter|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y46_N9
dffeas \sec_counter|cnt[1] (
	.clk(\clock_divider_inst|clk_divided~clkctrl_outclk ),
	.d(\sec_counter|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec_counter|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sec_counter|cnt[1] .is_wysiwyg = "true";
defparam \sec_counter|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N10
fiftyfivenm_lcell_comb \sec_counter|Add0~4 (
// Equation(s):
// \sec_counter|Add0~4_combout  = (\sec_counter|cnt [2] & (\sec_counter|Add0~3  $ (GND))) # (!\sec_counter|cnt [2] & (!\sec_counter|Add0~3  & VCC))
// \sec_counter|Add0~5  = CARRY((\sec_counter|cnt [2] & !\sec_counter|Add0~3 ))

	.dataa(gnd),
	.datab(\sec_counter|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sec_counter|Add0~3 ),
	.combout(\sec_counter|Add0~4_combout ),
	.cout(\sec_counter|Add0~5 ));
// synopsys translate_off
defparam \sec_counter|Add0~4 .lut_mask = 16'hC30C;
defparam \sec_counter|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N4
fiftyfivenm_lcell_comb \sec_counter|cnt~3 (
// Equation(s):
// \sec_counter|cnt~3_combout  = (\sec_counter|Add0~4_combout  & (((!\sec_counter|Equal1~0_combout ) # (!\sec_counter|cnt [0])) # (!\sec_counter|cnt [1])))

	.dataa(\sec_counter|cnt [1]),
	.datab(\sec_counter|cnt [0]),
	.datac(\sec_counter|Equal1~0_combout ),
	.datad(\sec_counter|Add0~4_combout ),
	.cin(gnd),
	.combout(\sec_counter|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \sec_counter|cnt~3 .lut_mask = 16'h7F00;
defparam \sec_counter|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N5
dffeas \sec_counter|cnt[2] (
	.clk(\clock_divider_inst|clk_divided~clkctrl_outclk ),
	.d(\sec_counter|cnt~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec_counter|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sec_counter|cnt[2] .is_wysiwyg = "true";
defparam \sec_counter|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N12
fiftyfivenm_lcell_comb \sec_counter|Add0~6 (
// Equation(s):
// \sec_counter|Add0~6_combout  = (\sec_counter|cnt [3] & (!\sec_counter|Add0~5 )) # (!\sec_counter|cnt [3] & ((\sec_counter|Add0~5 ) # (GND)))
// \sec_counter|Add0~7  = CARRY((!\sec_counter|Add0~5 ) # (!\sec_counter|cnt [3]))

	.dataa(\sec_counter|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sec_counter|Add0~5 ),
	.combout(\sec_counter|Add0~6_combout ),
	.cout(\sec_counter|Add0~7 ));
// synopsys translate_off
defparam \sec_counter|Add0~6 .lut_mask = 16'h5A5F;
defparam \sec_counter|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N22
fiftyfivenm_lcell_comb \sec_counter|cnt~2 (
// Equation(s):
// \sec_counter|cnt~2_combout  = (\sec_counter|Add0~6_combout  & (((!\sec_counter|Equal1~0_combout ) # (!\sec_counter|cnt [0])) # (!\sec_counter|cnt [1])))

	.dataa(\sec_counter|cnt [1]),
	.datab(\sec_counter|cnt [0]),
	.datac(\sec_counter|Equal1~0_combout ),
	.datad(\sec_counter|Add0~6_combout ),
	.cin(gnd),
	.combout(\sec_counter|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \sec_counter|cnt~2 .lut_mask = 16'h7F00;
defparam \sec_counter|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N23
dffeas \sec_counter|cnt[3] (
	.clk(\clock_divider_inst|clk_divided~clkctrl_outclk ),
	.d(\sec_counter|cnt~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec_counter|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sec_counter|cnt[3] .is_wysiwyg = "true";
defparam \sec_counter|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N14
fiftyfivenm_lcell_comb \sec_counter|Add0~8 (
// Equation(s):
// \sec_counter|Add0~8_combout  = (\sec_counter|cnt [4] & (\sec_counter|Add0~7  $ (GND))) # (!\sec_counter|cnt [4] & (!\sec_counter|Add0~7  & VCC))
// \sec_counter|Add0~9  = CARRY((\sec_counter|cnt [4] & !\sec_counter|Add0~7 ))

	.dataa(gnd),
	.datab(\sec_counter|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sec_counter|Add0~7 ),
	.combout(\sec_counter|Add0~8_combout ),
	.cout(\sec_counter|Add0~9 ));
// synopsys translate_off
defparam \sec_counter|Add0~8 .lut_mask = 16'hC30C;
defparam \sec_counter|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N24
fiftyfivenm_lcell_comb \sec_counter|cnt~1 (
// Equation(s):
// \sec_counter|cnt~1_combout  = (\sec_counter|Add0~8_combout  & (((!\sec_counter|cnt [1]) # (!\sec_counter|cnt [0])) # (!\sec_counter|Equal1~0_combout )))

	.dataa(\sec_counter|Equal1~0_combout ),
	.datab(\sec_counter|cnt [0]),
	.datac(\sec_counter|Add0~8_combout ),
	.datad(\sec_counter|cnt [1]),
	.cin(gnd),
	.combout(\sec_counter|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \sec_counter|cnt~1 .lut_mask = 16'h70F0;
defparam \sec_counter|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N25
dffeas \sec_counter|cnt[4] (
	.clk(\clock_divider_inst|clk_divided~clkctrl_outclk ),
	.d(\sec_counter|cnt~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec_counter|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sec_counter|cnt[4] .is_wysiwyg = "true";
defparam \sec_counter|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N16
fiftyfivenm_lcell_comb \sec_counter|Add0~10 (
// Equation(s):
// \sec_counter|Add0~10_combout  = \sec_counter|Add0~9  $ (\sec_counter|cnt [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sec_counter|cnt [5]),
	.cin(\sec_counter|Add0~9 ),
	.combout(\sec_counter|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \sec_counter|Add0~10 .lut_mask = 16'h0FF0;
defparam \sec_counter|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N18
fiftyfivenm_lcell_comb \sec_counter|cnt~0 (
// Equation(s):
// \sec_counter|cnt~0_combout  = (\sec_counter|Add0~10_combout  & (((!\sec_counter|Equal1~0_combout ) # (!\sec_counter|cnt [0])) # (!\sec_counter|cnt [1])))

	.dataa(\sec_counter|cnt [1]),
	.datab(\sec_counter|cnt [0]),
	.datac(\sec_counter|Equal1~0_combout ),
	.datad(\sec_counter|Add0~10_combout ),
	.cin(gnd),
	.combout(\sec_counter|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \sec_counter|cnt~0 .lut_mask = 16'h7F00;
defparam \sec_counter|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N19
dffeas \sec_counter|cnt[5] (
	.clk(\clock_divider_inst|clk_divided~clkctrl_outclk ),
	.d(\sec_counter|cnt~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec_counter|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sec_counter|cnt[5] .is_wysiwyg = "true";
defparam \sec_counter|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N26
fiftyfivenm_lcell_comb \sec_counter|Equal1~0 (
// Equation(s):
// \sec_counter|Equal1~0_combout  = (!\sec_counter|cnt [2] & (\sec_counter|cnt [4] & (\sec_counter|cnt [3] & \sec_counter|cnt [5])))

	.dataa(\sec_counter|cnt [2]),
	.datab(\sec_counter|cnt [4]),
	.datac(\sec_counter|cnt [3]),
	.datad(\sec_counter|cnt [5]),
	.cin(gnd),
	.combout(\sec_counter|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sec_counter|Equal1~0 .lut_mask = 16'h4000;
defparam \sec_counter|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N0
fiftyfivenm_lcell_comb \sec_counter|Equal1~1 (
// Equation(s):
// \sec_counter|Equal1~1_combout  = (\sec_counter|cnt [0] & (\sec_counter|cnt [1] & \sec_counter|Equal1~0_combout ))

	.dataa(\sec_counter|cnt [0]),
	.datab(gnd),
	.datac(\sec_counter|cnt [1]),
	.datad(\sec_counter|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sec_counter|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sec_counter|Equal1~1 .lut_mask = 16'hA000;
defparam \sec_counter|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N1
dffeas \sec_counter|carry_reg (
	.clk(\clock_divider_inst|clk_divided~clkctrl_outclk ),
	.d(\sec_counter|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec_counter|carry_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sec_counter|carry_reg .is_wysiwyg = "true";
defparam \sec_counter|carry_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N16
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = min_count[0] $ (VCC)
// \Add0~1  = CARRY(min_count[0])

	.dataa(gnd),
	.datab(min_count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N22
fiftyfivenm_lcell_comb \min_count[0]~5 (
// Equation(s):
// \min_count[0]~5_combout  = (\up_down~input_o  & (!min_count[0])) # (!\up_down~input_o  & ((\Add0~0_combout )))

	.dataa(gnd),
	.datab(\up_down~input_o ),
	.datac(min_count[0]),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\min_count[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \min_count[0]~5 .lut_mask = 16'h3F0C;
defparam \min_count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N18
fiftyfivenm_lcell_comb \min_count[0]~_wirecell (
// Equation(s):
// \min_count[0]~_wirecell_combout  = !min_count[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(min_count[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\min_count[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \min_count[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \min_count[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N8
fiftyfivenm_lcell_comb \process_1~0 (
// Equation(s):
// \process_1~0_combout  = (!\current_state.SET_MINUTE~q ) # (!\debounce_set|edge_detect~q )

	.dataa(gnd),
	.datab(\debounce_set|edge_detect~q ),
	.datac(gnd),
	.datad(\current_state.SET_MINUTE~q ),
	.cin(gnd),
	.combout(\process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_1~0 .lut_mask = 16'h33FF;
defparam \process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N26
fiftyfivenm_lcell_comb \min_count[5]~8 (
// Equation(s):
// \min_count[5]~8_combout  = (\current_state.SET_MINUTE~q  & ((\debounce_set|edge_detect~q ) # ((!\current_state.NORMAL~q  & \sec_counter|carry_reg~q )))) # (!\current_state.SET_MINUTE~q  & (((!\current_state.NORMAL~q  & \sec_counter|carry_reg~q ))))

	.dataa(\current_state.SET_MINUTE~q ),
	.datab(\debounce_set|edge_detect~q ),
	.datac(\current_state.NORMAL~q ),
	.datad(\sec_counter|carry_reg~q ),
	.cin(gnd),
	.combout(\min_count[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \min_count[5]~8 .lut_mask = 16'h8F88;
defparam \min_count[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N23
dffeas \min_count[0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\min_count[0]~5_combout ),
	.asdata(\min_count[0]~_wirecell_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process_1~0_combout ),
	.ena(\min_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(min_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \min_count[0] .is_wysiwyg = "true";
defparam \min_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N18
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (min_count[1] & (\Add0~1  & VCC)) # (!min_count[1] & (!\Add0~1 ))
// \Add0~3  = CARRY((!min_count[1] & !\Add0~1 ))

	.dataa(min_count[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hA505;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N6
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~4_combout  = min_count[0] $ (min_count[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(min_count[0]),
	.datad(min_count[1]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~4 .lut_mask = 16'h0FF0;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N28
fiftyfivenm_lcell_comb \min_count[1]~4 (
// Equation(s):
// \min_count[1]~4_combout  = (\up_down~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[31]~4_combout ))) # (!\up_down~input_o  & (\Add0~2_combout ))

	.dataa(\Add0~2_combout ),
	.datab(\up_down~input_o ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cin(gnd),
	.combout(\min_count[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \min_count[1]~4 .lut_mask = 16'hEE22;
defparam \min_count[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N4
fiftyfivenm_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = min_count[0] $ (min_count[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(min_count[0]),
	.datad(min_count[1]),
	.cin(gnd),
	.combout(\Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h0FF0;
defparam \Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N29
dffeas \min_count[1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\min_count[1]~4_combout ),
	.asdata(\Add1~8_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process_1~0_combout ),
	.ena(\min_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(min_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \min_count[1] .is_wysiwyg = "true";
defparam \min_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N20
fiftyfivenm_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (min_count[2] & ((GND) # (!\Add0~3 ))) # (!min_count[2] & (\Add0~3  $ (GND)))
// \Add0~5  = CARRY((min_count[2]) # (!\Add0~3 ))

	.dataa(gnd),
	.datab(min_count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h3CCF;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N22
fiftyfivenm_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (min_count[3] & (\Add0~5  & VCC)) # (!min_count[3] & (!\Add0~5 ))
// \Add0~7  = CARRY((!min_count[3] & !\Add0~5 ))

	.dataa(gnd),
	.datab(min_count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hC303;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N30
fiftyfivenm_lcell_comb \Add1~3 (
// Equation(s):
// \Add1~3_combout  = (min_count[1] & (min_count[2] & min_count[0]))

	.dataa(gnd),
	.datab(min_count[1]),
	.datac(min_count[2]),
	.datad(min_count[0]),
	.cin(gnd),
	.combout(\Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~3 .lut_mask = 16'hC000;
defparam \Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N20
fiftyfivenm_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (min_count[1] & min_count[0])

	.dataa(gnd),
	.datab(min_count[1]),
	.datac(gnd),
	.datad(min_count[0]),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'hCC00;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N10
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout  = min_count[2] $ (\Add1~0_combout  $ (VCC))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1  = CARRY(min_count[2] $ (\Add1~0_combout ))

	.dataa(min_count[2]),
	.datab(\Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0 .lut_mask = 16'h9966;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N12
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1  & (\Add1~3_combout  $ ((!min_count[3])))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1  & 
// ((\Add1~3_combout  $ (min_count[3])) # (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3  = CARRY((\Add1~3_combout  $ (!min_count[3])) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 ))

	.dataa(\Add1~3_combout ),
	.datab(min_count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2 .lut_mask = 16'h969F;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N24
fiftyfivenm_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (min_count[4] & ((GND) # (!\Add0~7 ))) # (!min_count[4] & (\Add0~7  $ (GND)))
// \Add0~9  = CARRY((min_count[4]) # (!\Add0~7 ))

	.dataa(gnd),
	.datab(min_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h3CCF;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N2
fiftyfivenm_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (min_count[3] & (min_count[1] & (min_count[0] & min_count[2])))

	.dataa(min_count[3]),
	.datab(min_count[1]),
	.datac(min_count[0]),
	.datad(min_count[2]),
	.cin(gnd),
	.combout(\Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h8000;
defparam \Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N14
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3  & ((\Add1~2_combout  $ (min_count[4])))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3  & 
// (\Add1~2_combout  $ (min_count[4] $ (VCC))))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3  & (\Add1~2_combout  $ (min_count[4]))))

	.dataa(\Add1~2_combout ),
	.datab(min_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4 .lut_mask = 16'h6906;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N6
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[34]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[34]~1_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & (\Add1~2_combout  $ (((min_count[4]))))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  
// & (((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout ))))

	.dataa(\Add1~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout ),
	.datac(min_count[4]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[34]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[34]~1 .lut_mask = 16'h5ACC;
defparam \Mod0|auto_generated|divider|divider|StageOut[34]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N26
fiftyfivenm_lcell_comb \min_count[4]~1 (
// Equation(s):
// \min_count[4]~1_combout  = (\up_down~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[34]~1_combout ))) # (!\up_down~input_o  & (\Add0~8_combout ))

	.dataa(\up_down~input_o ),
	.datab(\Add0~8_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[34]~1_combout ),
	.cin(gnd),
	.combout(\min_count[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \min_count[4]~1 .lut_mask = 16'hEE44;
defparam \min_count[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N24
fiftyfivenm_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_combout  = \Add1~2_combout  $ (min_count[4])

	.dataa(gnd),
	.datab(\Add1~2_combout ),
	.datac(min_count[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~5 .lut_mask = 16'h3C3C;
defparam \Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N2
fiftyfivenm_lcell_comb \min_count[5]~6 (
// Equation(s):
// \min_count[5]~6_combout  = (min_count[1] & (min_count[5] & (min_count[0] & min_count[4])))

	.dataa(min_count[1]),
	.datab(min_count[5]),
	.datac(min_count[0]),
	.datad(min_count[4]),
	.cin(gnd),
	.combout(\min_count[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \min_count[5]~6 .lut_mask = 16'h8000;
defparam \min_count[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N4
fiftyfivenm_lcell_comb \min_count[5]~7 (
// Equation(s):
// \min_count[5]~7_combout  = (!min_count[2] & (\min_count[5]~6_combout  & (min_count[3] & \process_1~0_combout )))

	.dataa(min_count[2]),
	.datab(\min_count[5]~6_combout ),
	.datac(min_count[3]),
	.datad(\process_1~0_combout ),
	.cin(gnd),
	.combout(\min_count[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \min_count[5]~7 .lut_mask = 16'h4000;
defparam \min_count[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N27
dffeas \min_count[4] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\min_count[4]~1_combout ),
	.asdata(\Add1~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\min_count[5]~7_combout ),
	.sload(\process_1~0_combout ),
	.ena(\min_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(min_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \min_count[4] .is_wysiwyg = "true";
defparam \min_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N26
fiftyfivenm_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = min_count[5] $ (!\Add0~9 )

	.dataa(gnd),
	.datab(min_count[5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'hC3C3;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N4
fiftyfivenm_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_combout  = (min_count[2] & (min_count[3] & (min_count[4] & \Add1~0_combout )))

	.dataa(min_count[2]),
	.datab(min_count[3]),
	.datac(min_count[4]),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~1 .lut_mask = 16'h8000;
defparam \Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N16
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5  & (min_count[5] $ ((!\Add1~1_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5  & 
// ((min_count[5] $ (\Add1~1_combout )) # (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7  = CARRY((min_count[5] $ (!\Add1~1_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 ))

	.dataa(min_count[5]),
	.datab(\Add1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6 .lut_mask = 16'h969F;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N24
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & (min_count[5] $ (((\Add1~1_combout ))))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  
// & (((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout ))))

	.dataa(min_count[5]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout ),
	.datac(\Add1~1_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 16'h5ACC;
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N0
fiftyfivenm_lcell_comb \min_count[5]~0 (
// Equation(s):
// \min_count[5]~0_combout  = (\up_down~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ))) # (!\up_down~input_o  & (\Add0~10_combout ))

	.dataa(\up_down~input_o ),
	.datab(\Add0~10_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.cin(gnd),
	.combout(\min_count[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_count[5]~0 .lut_mask = 16'hEE44;
defparam \min_count[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N12
fiftyfivenm_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = min_count[5] $ (((min_count[4] & \Add1~2_combout )))

	.dataa(gnd),
	.datab(min_count[4]),
	.datac(min_count[5]),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h3CF0;
defparam \Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N1
dffeas \min_count[5] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\min_count[5]~0_combout ),
	.asdata(\Add1~4_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\min_count[5]~7_combout ),
	.sload(\process_1~0_combout ),
	.ena(\min_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(min_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \min_count[5] .is_wysiwyg = "true";
defparam \min_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N18
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N28
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & ((min_count[3] $ (\Add1~3_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout ),
	.datab(min_count[3]),
	.datac(\Add1~3_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~2 .lut_mask = 16'h3CAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N8
fiftyfivenm_lcell_comb \min_count[3]~2 (
// Equation(s):
// \min_count[3]~2_combout  = (\up_down~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[33]~2_combout ))) # (!\up_down~input_o  & (\Add0~6_combout ))

	.dataa(\Add0~6_combout ),
	.datab(\up_down~input_o ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[33]~2_combout ),
	.cin(gnd),
	.combout(\min_count[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \min_count[3]~2 .lut_mask = 16'hEE22;
defparam \min_count[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N30
fiftyfivenm_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = min_count[3] $ (((min_count[0] & (min_count[1] & min_count[2]))))

	.dataa(min_count[0]),
	.datab(min_count[1]),
	.datac(min_count[2]),
	.datad(min_count[3]),
	.cin(gnd),
	.combout(\Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h7F80;
defparam \Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N9
dffeas \min_count[3] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\min_count[3]~2_combout ),
	.asdata(\Add1~6_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\min_count[5]~7_combout ),
	.sload(\process_1~0_combout ),
	.ena(\min_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(min_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \min_count[3] .is_wysiwyg = "true";
defparam \min_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N30
fiftyfivenm_lcell_comb \min_count~9 (
// Equation(s):
// \min_count~9_combout  = (min_count[3]) # ((min_count[2]) # ((min_count[5]) # (min_count[4])))

	.dataa(min_count[3]),
	.datab(min_count[2]),
	.datac(min_count[5]),
	.datad(min_count[4]),
	.cin(gnd),
	.combout(\min_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \min_count~9 .lut_mask = 16'hFFFE;
defparam \min_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N8
fiftyfivenm_lcell_comb \min_count~10 (
// Equation(s):
// \min_count~10_combout  = (\Add0~4_combout  & ((min_count[1]) # ((min_count[0]) # (\min_count~9_combout ))))

	.dataa(min_count[1]),
	.datab(min_count[0]),
	.datac(\min_count~9_combout ),
	.datad(\Add0~4_combout ),
	.cin(gnd),
	.combout(\min_count~10_combout ),
	.cout());
// synopsys translate_off
defparam \min_count~10 .lut_mask = 16'hFE00;
defparam \min_count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N2
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & ((\Add1~0_combout  $ (min_count[2])))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout ),
	.datab(\Add1~0_combout ),
	.datac(min_count[2]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 16'h3CAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N22
fiftyfivenm_lcell_comb \min_count[2]~3 (
// Equation(s):
// \min_count[2]~3_combout  = (\up_down~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ))) # (!\up_down~input_o  & (\min_count~10_combout ))

	.dataa(\min_count~10_combout ),
	.datab(\up_down~input_o ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cin(gnd),
	.combout(\min_count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \min_count[2]~3 .lut_mask = 16'hEE22;
defparam \min_count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N8
fiftyfivenm_lcell_comb \Add1~7 (
// Equation(s):
// \Add1~7_combout  = min_count[2] $ (((min_count[0] & min_count[1])))

	.dataa(gnd),
	.datab(min_count[2]),
	.datac(min_count[0]),
	.datad(min_count[1]),
	.cin(gnd),
	.combout(\Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~7 .lut_mask = 16'h3CCC;
defparam \Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N23
dffeas \min_count[2] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\min_count[2]~3_combout ),
	.asdata(\Add1~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\min_count[5]~7_combout ),
	.sload(\process_1~0_combout ),
	.ena(\min_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(min_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \min_count[2] .is_wysiwyg = "true";
defparam \min_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N14
fiftyfivenm_lcell_comb \min_count[5]~11 (
// Equation(s):
// \min_count[5]~11_combout  = (!min_count[2] & (min_count[3] & \min_count[5]~6_combout ))

	.dataa(gnd),
	.datab(min_count[2]),
	.datac(min_count[3]),
	.datad(\min_count[5]~6_combout ),
	.cin(gnd),
	.combout(\min_count[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \min_count[5]~11 .lut_mask = 16'h3000;
defparam \min_count[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N20
fiftyfivenm_lcell_comb \min_carry~0 (
// Equation(s):
// \min_carry~0_combout  = (\current_state.NORMAL~q  & (((\min_carry~q )))) # (!\current_state.NORMAL~q  & ((\sec_counter|carry_reg~q  & ((\min_count[5]~11_combout ))) # (!\sec_counter|carry_reg~q  & (\min_carry~q ))))

	.dataa(\current_state.NORMAL~q ),
	.datab(\sec_counter|carry_reg~q ),
	.datac(\min_carry~q ),
	.datad(\min_count[5]~11_combout ),
	.cin(gnd),
	.combout(\min_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_carry~0 .lut_mask = 16'hF4B0;
defparam \min_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N21
dffeas min_carry(
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\min_carry~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\min_carry~q ),
	.prn(vcc));
// synopsys translate_off
defparam min_carry.is_wysiwyg = "true";
defparam min_carry.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N16
fiftyfivenm_lcell_comb \hour_count[2]~9 (
// Equation(s):
// \hour_count[2]~9_combout  = (\min_carry~q  & (((\debounce_set|edge_detect~q  & \current_state.SET_HOUR~q )) # (!\current_state.NORMAL~q ))) # (!\min_carry~q  & (\debounce_set|edge_detect~q  & ((\current_state.SET_HOUR~q ))))

	.dataa(\min_carry~q ),
	.datab(\debounce_set|edge_detect~q ),
	.datac(\current_state.NORMAL~q ),
	.datad(\current_state.SET_HOUR~q ),
	.cin(gnd),
	.combout(\hour_count[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count[2]~9 .lut_mask = 16'hCE0A;
defparam \hour_count[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N5
dffeas \hour_count[0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\hour_count[0]~2_combout ),
	.asdata(\hour_count[0]~_wirecell_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process_2~0_combout ),
	.ena(\hour_count[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hour_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \hour_count[0] .is_wysiwyg = "true";
defparam \hour_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N14
fiftyfivenm_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (hour_count[1] & (\Add2~1  & VCC)) # (!hour_count[1] & (!\Add2~1 ))
// \Add2~3  = CARRY((!hour_count[1] & !\Add2~1 ))

	.dataa(hour_count[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'hA505;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N20
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout  = hour_count[0] $ (hour_count[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(hour_count[0]),
	.datad(hour_count[1]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~8 .lut_mask = 16'h0FF0;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N16
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~1_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout  & (hour_count[0] $ ((hour_count[1])))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout  & 
// (((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout ))))

	.dataa(hour_count[0]),
	.datab(hour_count[1]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = 16'h6F60;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N8
fiftyfivenm_lcell_comb \hour_count[1]~1 (
// Equation(s):
// \hour_count[1]~1_combout  = (\up_down~input_o  & ((\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ))) # (!\up_down~input_o  & (\Add2~2_combout ))

	.dataa(\up_down~input_o ),
	.datab(\Add2~2_combout ),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.cin(gnd),
	.combout(\hour_count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count[1]~1 .lut_mask = 16'hEE44;
defparam \hour_count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N26
fiftyfivenm_lcell_comb \Add3~3 (
// Equation(s):
// \Add3~3_combout  = hour_count[0] $ (hour_count[1])

	.dataa(hour_count[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(hour_count[1]),
	.cin(gnd),
	.combout(\Add3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~3 .lut_mask = 16'h55AA;
defparam \Add3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N9
dffeas \hour_count[1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\hour_count[1]~1_combout ),
	.asdata(\Add3~3_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process_2~0_combout ),
	.ena(\hour_count[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hour_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \hour_count[1] .is_wysiwyg = "true";
defparam \hour_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N16
fiftyfivenm_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (hour_count[2] & ((GND) # (!\Add2~3 ))) # (!hour_count[2] & (\Add2~3  $ (GND)))
// \Add2~5  = CARRY((hour_count[2]) # (!\Add2~3 ))

	.dataa(hour_count[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h5AAF;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N26
fiftyfivenm_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_combout  = (hour_count[0] & hour_count[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(hour_count[0]),
	.datad(hour_count[1]),
	.cin(gnd),
	.combout(\Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~1 .lut_mask = 16'hF000;
defparam \Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N2
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~6_combout  = \Add3~1_combout  $ (hour_count[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add3~1_combout ),
	.datad(hour_count[2]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~6 .lut_mask = 16'h0FF0;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N28
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~0_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout  & (hour_count[2] $ ((\Add3~1_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout  & 
// (((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~6_combout ))))

	.dataa(hour_count[2]),
	.datab(\Add3~1_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~0 .lut_mask = 16'h6F60;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N10
fiftyfivenm_lcell_comb \hour_count[2]~0 (
// Equation(s):
// \hour_count[2]~0_combout  = (\up_down~input_o  & ((\Mod1|auto_generated|divider|divider|StageOut[22]~0_combout ))) # (!\up_down~input_o  & (\Add2~4_combout ))

	.dataa(\up_down~input_o ),
	.datab(\Add2~4_combout ),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.cin(gnd),
	.combout(\hour_count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count[2]~0 .lut_mask = 16'hEE44;
defparam \hour_count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N14
fiftyfivenm_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = hour_count[2] $ (((hour_count[0] & hour_count[1])))

	.dataa(gnd),
	.datab(hour_count[2]),
	.datac(hour_count[0]),
	.datad(hour_count[1]),
	.cin(gnd),
	.combout(\Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h3CCC;
defparam \Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N11
dffeas \hour_count[2] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\hour_count[2]~0_combout ),
	.asdata(\Add3~2_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\process_2~0_combout ),
	.ena(\hour_count[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hour_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \hour_count[2] .is_wysiwyg = "true";
defparam \hour_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N6
fiftyfivenm_lcell_comb \hour_count[2]~3 (
// Equation(s):
// \hour_count[2]~3_combout  = (hour_count[2] & (hour_count[1] & hour_count[0]))

	.dataa(hour_count[2]),
	.datab(gnd),
	.datac(hour_count[1]),
	.datad(hour_count[0]),
	.cin(gnd),
	.combout(\hour_count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count[2]~3 .lut_mask = 16'hA000;
defparam \hour_count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N10
fiftyfivenm_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!hour_count[1] & (!hour_count[3] & (!hour_count[2] & !hour_count[4])))

	.dataa(hour_count[1]),
	.datab(hour_count[3]),
	.datac(hour_count[2]),
	.datad(hour_count[4]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0001;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N18
fiftyfivenm_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (hour_count[3] & (\Add2~5  & VCC)) # (!hour_count[3] & (!\Add2~5 ))
// \Add2~7  = CARRY((!hour_count[3] & !\Add2~5 ))

	.dataa(gnd),
	.datab(hour_count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'hC303;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N28
fiftyfivenm_lcell_comb \hour_count~11 (
// Equation(s):
// \hour_count~11_combout  = (!\up_down~input_o  & (\Add2~6_combout  & ((hour_count[0]) # (!\Equal2~0_combout ))))

	.dataa(\Equal2~0_combout ),
	.datab(\up_down~input_o ),
	.datac(hour_count[0]),
	.datad(\Add2~6_combout ),
	.cin(gnd),
	.combout(\hour_count~11_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count~11 .lut_mask = 16'h3100;
defparam \hour_count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N22
fiftyfivenm_lcell_comb \hour_count~12 (
// Equation(s):
// \hour_count~12_combout  = (\hour_count~11_combout ) # ((\up_down~input_o  & (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout )))

	.dataa(\up_down~input_o ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~0_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout ),
	.datad(\hour_count~11_combout ),
	.cin(gnd),
	.combout(\hour_count~12_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count~12 .lut_mask = 16'hFF08;
defparam \hour_count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N12
fiftyfivenm_lcell_comb \hour_count~4 (
// Equation(s):
// \hour_count~4_combout  = (((\up_down~input_o  & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout )) # (!\current_state.SET_HOUR~q )) # (!\debounce_set|edge_detect~q )

	.dataa(\debounce_set|edge_detect~q ),
	.datab(\up_down~input_o ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout ),
	.datad(\current_state.SET_HOUR~q ),
	.cin(gnd),
	.combout(\hour_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count~4 .lut_mask = 16'hD5FF;
defparam \hour_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N20
fiftyfivenm_lcell_comb \hour_count~10 (
// Equation(s):
// \hour_count~10_combout  = (\hour_count~4_combout  & (hour_count[3] $ (\hour_count[2]~3_combout )))

	.dataa(gnd),
	.datab(hour_count[3]),
	.datac(\hour_count[2]~3_combout ),
	.datad(\hour_count~4_combout ),
	.cin(gnd),
	.combout(\hour_count~10_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count~10 .lut_mask = 16'h3C00;
defparam \hour_count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N18
fiftyfivenm_lcell_comb \hour_count~13 (
// Equation(s):
// \hour_count~13_combout  = (!\hour_count[2]~7_combout  & ((\hour_count~10_combout ) # ((!\process_2~0_combout  & \hour_count~12_combout ))))

	.dataa(\hour_count[2]~7_combout ),
	.datab(\process_2~0_combout ),
	.datac(\hour_count~12_combout ),
	.datad(\hour_count~10_combout ),
	.cin(gnd),
	.combout(\hour_count~13_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count~13 .lut_mask = 16'h5510;
defparam \hour_count~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N19
dffeas \hour_count[3] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\hour_count~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hour_count[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hour_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \hour_count[3] .is_wysiwyg = "true";
defparam \hour_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N30
fiftyfivenm_lcell_comb \hour_count[2]~7 (
// Equation(s):
// \hour_count[2]~7_combout  = (hour_count[4] & (!hour_count[3] & (\hour_count[2]~3_combout  & \process_2~0_combout )))

	.dataa(hour_count[4]),
	.datab(hour_count[3]),
	.datac(\hour_count[2]~3_combout ),
	.datad(\process_2~0_combout ),
	.cin(gnd),
	.combout(\hour_count[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count[2]~7 .lut_mask = 16'h2000;
defparam \hour_count[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N20
fiftyfivenm_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = \Add2~7  $ (hour_count[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(hour_count[4]),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h0FF0;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N22
fiftyfivenm_lcell_comb \hour_count~6 (
// Equation(s):
// \hour_count~6_combout  = (\up_down~input_o  & (((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout  & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~2_combout )))) # (!\up_down~input_o  & (\Add2~8_combout ))

	.dataa(\up_down~input_o ),
	.datab(\Add2~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~2_combout ),
	.cin(gnd),
	.combout(\hour_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count~6 .lut_mask = 16'h4E44;
defparam \hour_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N24
fiftyfivenm_lcell_comb \hour_count~5 (
// Equation(s):
// \hour_count~5_combout  = (\hour_count~4_combout  & (hour_count[4] $ (\Add3~0_combout )))

	.dataa(hour_count[4]),
	.datab(gnd),
	.datac(\Add3~0_combout ),
	.datad(\hour_count~4_combout ),
	.cin(gnd),
	.combout(\hour_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count~5 .lut_mask = 16'h5A00;
defparam \hour_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N6
fiftyfivenm_lcell_comb \hour_count~8 (
// Equation(s):
// \hour_count~8_combout  = (!\hour_count[2]~7_combout  & ((\hour_count~5_combout ) # ((!\process_2~0_combout  & \hour_count~6_combout ))))

	.dataa(\process_2~0_combout ),
	.datab(\hour_count[2]~7_combout ),
	.datac(\hour_count~6_combout ),
	.datad(\hour_count~5_combout ),
	.cin(gnd),
	.combout(\hour_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \hour_count~8 .lut_mask = 16'h3310;
defparam \hour_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N7
dffeas \hour_count[4] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\hour_count~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hour_count[2]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hour_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \hour_count[4] .is_wysiwyg = "true";
defparam \hour_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N6
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = hour_count[2] $ (VCC)
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(hour_count[2])

	.dataa(gnd),
	.datab(hour_count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N8
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (hour_count[3] & (\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!hour_count[3] & 
// (!\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!hour_count[3] & !\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(hour_count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N10
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (hour_count[4] & (\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!hour_count[4] & 
// (!\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((hour_count[4] & !\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(hour_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N12
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N30
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~1_combout  = (\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & 
// !\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 16'h00AA;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N0
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~0_combout  = (hour_count[4] & \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(hour_count[4]),
	.datad(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 16'hF000;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N16
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~2_combout  = (\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & hour_count[3])

	.dataa(gnd),
	.datab(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(hour_count[3]),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = 16'hCC00;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N24
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~3_combout  = (\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & 
// !\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 16'h00F0;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N26
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~5_combout  = (\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & 
// !\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 16'h00AA;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N4
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~4_combout  = (hour_count[2] & \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(hour_count[2]),
	.datad(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 16'hF000;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N2
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~7_combout  = (hour_count[1] & !\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(hour_count[1]),
	.datad(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = 16'h00F0;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N28
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~6 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~6_combout  = (hour_count[1] & \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(hour_count[1]),
	.datad(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~6 .lut_mask = 16'hF000;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N14
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout  = CARRY((\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~7_combout ) # (\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~6_combout ))

	.dataa(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datab(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N16
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout  = CARRY((!\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~5_combout  & (!\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~4_combout  & 
// !\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout )))

	.dataa(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout ),
	.combout(),
	.cout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 .lut_mask = 16'h0001;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N18
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout  = CARRY((!\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout  & 
// ((\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~2_combout ) # (\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ))))

	.dataa(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datab(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout ),
	.combout(),
	.cout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 .lut_mask = 16'h000E;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N20
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~1_combout  & (!\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~0_combout  & 
// !\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout )))

	.dataa(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datab(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout ),
	.combout(),
	.cout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N22
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N26
fiftyfivenm_lcell_comb \hour_high_bcd_to_7seg|Mux6~0 (
// Equation(s):
// \hour_high_bcd_to_7seg|Mux6~0_combout  = (\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\hour_high_bcd_to_7seg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hour_high_bcd_to_7seg|Mux6~0 .lut_mask = 16'h00F0;
defparam \hour_high_bcd_to_7seg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N28
fiftyfivenm_lcell_comb \hour_high_bcd_to_7seg|Mux4~0 (
// Equation(s):
// \hour_high_bcd_to_7seg|Mux4~0_combout  = (!\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\hour_high_bcd_to_7seg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hour_high_bcd_to_7seg|Mux4~0 .lut_mask = 16'h0F00;
defparam \hour_high_bcd_to_7seg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N6
fiftyfivenm_lcell_comb \hour_high_bcd_to_7seg|Mux1~0 (
// Equation(s):
// \hour_high_bcd_to_7seg|Mux1~0_combout  = (!\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ) # (!\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\hour_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\hour_high_bcd_to_7seg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hour_high_bcd_to_7seg|Mux1~0 .lut_mask = 16'h0FFF;
defparam \hour_high_bcd_to_7seg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N22
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = hour_count[2] $ (VCC)
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(hour_count[2])

	.dataa(gnd),
	.datab(hour_count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N24
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (hour_count[3] & (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!hour_count[3] & 
// (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!hour_count[3] & !\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(hour_count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N26
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (hour_count[4] & (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!hour_count[4] & 
// (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((hour_count[4] & !\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(hour_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N28
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N12
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~4_combout  = (hour_count[3] & \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(hour_count[3]),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = 16'hF000;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N30
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~3 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~3_combout  = (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & 
// !\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~3 .lut_mask = 16'h00F0;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N8
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~2 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~2_combout  = (hour_count[4] & \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(hour_count[4]),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~2 .lut_mask = 16'hF000;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N26
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~5 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~5_combout  = (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~5 .lut_mask = 16'h3300;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N6
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout  = (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = 16'h3300;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N4
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~6 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout  = (hour_count[2] & \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(hour_count[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~6 .lut_mask = 16'hAA00;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N10
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~1 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~1_combout  = (hour_count[1] & !\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(hour_count[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~1 .lut_mask = 16'h00AA;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N0
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~0 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~0_combout  = (hour_count[1] & \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(hour_count[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~0 .lut_mask = 16'hAA00;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N16
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~1_combout ) # (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~0_combout )))
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~1_combout ) # (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~0_combout ))

	.dataa(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[15]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N18
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ) # 
// (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout )))) # (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout  & 
// (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout )))
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout  & (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout  & 
// !\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N20
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~5_combout )))) # (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~5_combout )))))
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~5_combout ))))

	.dataa(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N22
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~3_combout  & (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~2_combout  & 
// !\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N24
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N14
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  = (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~5_combout )))) # (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ))))

	.dataa(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10 .lut_mask = 16'hFBC8;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N28
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout  = (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ) # 
// ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout )))) # (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9 .lut_mask = 16'hFACC;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N2
fiftyfivenm_lcell_comb \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8 (
// Equation(s):
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  = (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (hour_count[1])) # 
// (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))

	.dataa(hour_count[1]),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8 .lut_mask = 16'hBB88;
defparam \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N26
fiftyfivenm_lcell_comb \hour_low_bcd_to_7seg|Mux6~0 (
// Equation(s):
// \hour_low_bcd_to_7seg|Mux6~0_combout  = (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  & (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout )) # 
// (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  & (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout  $ (((!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  & 
// hour_count[0])))))

	.dataa(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(hour_count[0]),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.cin(gnd),
	.combout(\hour_low_bcd_to_7seg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hour_low_bcd_to_7seg|Mux6~0 .lut_mask = 16'hAA9C;
defparam \hour_low_bcd_to_7seg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N0
fiftyfivenm_lcell_comb \hour_low_bcd_to_7seg|Mux5~0 (
// Equation(s):
// \hour_low_bcd_to_7seg|Mux5~0_combout  = (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  & ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ) # 
// ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout )))) # (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  & (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout  & 
// (hour_count[0] $ (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ))))

	.dataa(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(hour_count[0]),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.cin(gnd),
	.combout(\hour_low_bcd_to_7seg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hour_low_bcd_to_7seg|Mux5~0 .lut_mask = 16'hAEC8;
defparam \hour_low_bcd_to_7seg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N18
fiftyfivenm_lcell_comb \hour_low_bcd_to_7seg|Mux4~0 (
// Equation(s):
// \hour_low_bcd_to_7seg|Mux4~0_combout  = (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout  & (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout )) # 
// (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout  & (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  & ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ) # 
// (!hour_count[0]))))

	.dataa(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(hour_count[0]),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.cin(gnd),
	.combout(\hour_low_bcd_to_7seg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hour_low_bcd_to_7seg|Mux4~0 .lut_mask = 16'hAB88;
defparam \hour_low_bcd_to_7seg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N24
fiftyfivenm_lcell_comb \hour_low_bcd_to_7seg|Mux3~0 (
// Equation(s):
// \hour_low_bcd_to_7seg|Mux3~0_combout  = (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  & ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ) # 
// ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout  & hour_count[0])))) # (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  & 
// (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout  $ (((!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  & hour_count[0])))))

	.dataa(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(hour_count[0]),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.cin(gnd),
	.combout(\hour_low_bcd_to_7seg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hour_low_bcd_to_7seg|Mux3~0 .lut_mask = 16'hEA9C;
defparam \hour_low_bcd_to_7seg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N10
fiftyfivenm_lcell_comb \hour_low_bcd_to_7seg|Mux2~0 (
// Equation(s):
// \hour_low_bcd_to_7seg|Mux2~0_combout  = (hour_count[0]) # ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  & (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout )) # 
// (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  & ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ))))

	.dataa(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(hour_count[0]),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.cin(gnd),
	.combout(\hour_low_bcd_to_7seg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hour_low_bcd_to_7seg|Mux2~0 .lut_mask = 16'hFAFC;
defparam \hour_low_bcd_to_7seg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N12
fiftyfivenm_lcell_comb \hour_low_bcd_to_7seg|Mux1~0 (
// Equation(s):
// \hour_low_bcd_to_7seg|Mux1~0_combout  = (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout  & ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ) # ((hour_count[0] & 
// \hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout )))) # (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout  & ((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ) # 
// ((!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  & hour_count[0]))))

	.dataa(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(hour_count[0]),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.cin(gnd),
	.combout(\hour_low_bcd_to_7seg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hour_low_bcd_to_7seg|Mux1~0 .lut_mask = 16'hFB98;
defparam \hour_low_bcd_to_7seg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N22
fiftyfivenm_lcell_comb \hour_low_bcd_to_7seg|Mux0~0 (
// Equation(s):
// \hour_low_bcd_to_7seg|Mux0~0_combout  = (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout  & (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  & 
// ((!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ) # (!hour_count[0])))) # (!\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout  & 
// (\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout  $ (((\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout )))))

	.dataa(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datab(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(hour_count[0]),
	.datad(\hour_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.cin(gnd),
	.combout(\hour_low_bcd_to_7seg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hour_low_bcd_to_7seg|Mux0~0 .lut_mask = 16'h1566;
defparam \hour_low_bcd_to_7seg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N20
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = min_count[3] $ (VCC)
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(min_count[3])

	.dataa(gnd),
	.datab(min_count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N22
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (min_count[4] & (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!min_count[4] & 
// (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!min_count[4] & !\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(min_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N24
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (min_count[5] & (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!min_count[5] & 
// (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((min_count[5] & !\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(min_count[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N26
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N16
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~16 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~16_combout  = (min_count[5] & \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(min_count[5]),
	.datac(gnd),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~16 .lut_mask = 16'hCC00;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N0
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~17 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~17_combout  = (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~17 .lut_mask = 16'h0F00;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N12
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~19 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~19_combout  = (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~19 .lut_mask = 16'h3300;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N14
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~18_combout  = (min_count[4] & \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(min_count[4]),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 16'hC0C0;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N18
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~20 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~20_combout  = (min_count[3] & \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(min_count[3]),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~20 .lut_mask = 16'hC0C0;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N16
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~21 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~21_combout  = (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~21 .lut_mask = 16'h0F00;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N30
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~23 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~23_combout  = (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & min_count[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(min_count[2]),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~23 .lut_mask = 16'h0F00;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~22 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~22_combout  = (min_count[2] & \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(min_count[2]),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~22 .lut_mask = 16'hF000;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N4
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~22_combout )))
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~22_combout ))

	.dataa(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N6
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~20_combout ) # 
// (\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~21_combout )))) # (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~20_combout  & 
// (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~21_combout )))
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~20_combout  & (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~21_combout  & 
// !\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N8
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~18_combout )))) # (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~18_combout )))))
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ))))

	.dataa(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N10
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~16_combout  & (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~17_combout  & 
// !\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N12
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N22
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~24 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~24_combout  = (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout 
// )

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~24 .lut_mask = 16'h3030;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N28
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~30 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~30_combout  = (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (min_count[4])) # (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(min_count[4]),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~30 .lut_mask = 16'hD800;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N2
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~31 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~31_combout  = (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((min_count[3]))) # (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(min_count[3]),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~31 .lut_mask = 16'hE400;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N20
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~25 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~25_combout  = (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~25 .lut_mask = 16'h0F00;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N26
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~26 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~26_combout  = (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & min_count[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(min_count[2]),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~26 .lut_mask = 16'hF000;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N24
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~27 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~27_combout  = (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~27 .lut_mask = 16'h0F00;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N30
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~28 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~28_combout  = (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & min_count[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(min_count[1]),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~28 .lut_mask = 16'hF000;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N28
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~29 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~29_combout  = (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & min_count[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(min_count[1]),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~29 .lut_mask = 16'h0F00;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N2
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout  = CARRY((\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~28_combout ) # (\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~29_combout ))

	.dataa(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~28_combout ),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[20]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ));
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N4
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout  = CARRY((!\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~26_combout  & (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~27_combout  & 
// !\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout )))

	.dataa(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~26_combout ),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[21]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ),
	.combout(),
	.cout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ));
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 .lut_mask = 16'h0001;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N6
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout  = CARRY((!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout  & 
// ((\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~31_combout ) # (\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~25_combout ))))

	.dataa(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~31_combout ),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[22]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ),
	.combout(),
	.cout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ));
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .lut_mask = 16'h000E;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N8
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~24_combout  & (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~30_combout  & 
// !\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout )))

	.dataa(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~24_combout ),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|StageOut[23]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ),
	.combout(),
	.cout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N10
fiftyfivenm_lcell_comb \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N6
fiftyfivenm_lcell_comb \min_high_bcd_to_7seg|Mux6~0 (
// Equation(s):
// \min_high_bcd_to_7seg|Mux6~0_combout  = (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ 
// (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_high_bcd_to_7seg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_high_bcd_to_7seg|Mux6~0 .lut_mask = 16'h0CC0;
defparam \min_high_bcd_to_7seg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N0
fiftyfivenm_lcell_comb \min_high_bcd_to_7seg|Mux5~0 (
// Equation(s):
// \min_high_bcd_to_7seg|Mux5~0_combout  = (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ 
// (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_high_bcd_to_7seg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_high_bcd_to_7seg|Mux5~0 .lut_mask = 16'h003C;
defparam \min_high_bcd_to_7seg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N18
fiftyfivenm_lcell_comb \min_high_bcd_to_7seg|Mux4~0 (
// Equation(s):
// \min_high_bcd_to_7seg|Mux4~0_combout  = (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_high_bcd_to_7seg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_high_bcd_to_7seg|Mux4~0 .lut_mask = 16'h3000;
defparam \min_high_bcd_to_7seg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
fiftyfivenm_lcell_comb \min_high_bcd_to_7seg|Mux3~0 (
// Equation(s):
// \min_high_bcd_to_7seg|Mux3~0_combout  = (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ 
// (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))) # (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_high_bcd_to_7seg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_high_bcd_to_7seg|Mux3~0 .lut_mask = 16'h0CC3;
defparam \min_high_bcd_to_7seg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N14
fiftyfivenm_lcell_comb \min_high_bcd_to_7seg|Mux2~0 (
// Equation(s):
// \min_high_bcd_to_7seg|Mux2~0_combout  = ((\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # 
// (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_high_bcd_to_7seg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_high_bcd_to_7seg|Mux2~0 .lut_mask = 16'h0FCF;
defparam \min_high_bcd_to_7seg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
fiftyfivenm_lcell_comb \min_high_bcd_to_7seg|Mux1~0 (
// Equation(s):
// \min_high_bcd_to_7seg|Mux1~0_combout  = (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ) # (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_high_bcd_to_7seg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_high_bcd_to_7seg|Mux1~0 .lut_mask = 16'h3F03;
defparam \min_high_bcd_to_7seg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
fiftyfivenm_lcell_comb \min_high_bcd_to_7seg|Mux0~0 (
// Equation(s):
// \min_high_bcd_to_7seg|Mux0~0_combout  = (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))) # 
// (!\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ) # 
// (\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\min_bin_to_bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_high_bcd_to_7seg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_high_bcd_to_7seg|Mux0~0 .lut_mask = 16'h33FC;
defparam \min_high_bcd_to_7seg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N10
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = min_count[3] $ (VCC)
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(min_count[3])

	.dataa(gnd),
	.datab(min_count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N12
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (min_count[4] & (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!min_count[4] & 
// (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!min_count[4] & !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(min_count[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N14
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (min_count[5] & (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!min_count[5] & 
// (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((min_count[5] & !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(min_count[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N16
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N30
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~25 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~25 .lut_mask = 16'h00F0;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N0
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~24 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & min_count[5])

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(min_count[5]),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~24 .lut_mask = 16'hCC00;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N6
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~27 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~27 .lut_mask = 16'h00F0;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N4
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~26 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & min_count[4])

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(min_count[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~26 .lut_mask = 16'hC0C0;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N8
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~28 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout  = (min_count[3] & \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(min_count[3]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~28 .lut_mask = 16'hF000;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N8
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~29 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout  = (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~29 .lut_mask = 16'h3300;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N30
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~30 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout  = (min_count[2] & \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(min_count[2]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~30 .lut_mask = 16'hF000;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N4
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~31 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout  = (min_count[2] & !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(min_count[2]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~31 .lut_mask = 16'h00F0;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N20
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout ) # (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout )))
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout ) # (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout ))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~30_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[18]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N22
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout ) # 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout )))) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout  & 
// (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout )))
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout  & (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout  & 
// !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~28_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[19]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N24
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout ) # 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout )))) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout ) # 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout )))))
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout ) # 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout ))))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~27_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[20]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N26
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  & (((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout ) # 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout )))) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  & (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout  & 
// (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout )))
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7  = CARRY((!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout  & (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout  & 
// !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~25_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[21]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ),
	.cout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6 .lut_mask = 16'hE101;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N28
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N26
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~36 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~36_combout  = (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~36_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~36 .lut_mask = 16'h3300;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N18
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~44 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~44_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((min_count[3]))) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(min_count[3]),
	.datac(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~44 .lut_mask = 16'hCA00;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N24
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~37 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~37_combout  = (min_count[2] & \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(min_count[2]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~37_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~37 .lut_mask = 16'hF000;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N2
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~38 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~38_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~38_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~38 .lut_mask = 16'h00CC;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N30
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~33 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~33_combout  = (min_count[1] & !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(min_count[1]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~33_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~33 .lut_mask = 16'h00F0;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N0
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~32 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~32_combout  = (min_count[1] & \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(min_count[1]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~32_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~32 .lut_mask = 16'hF000;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N6
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~33_combout ) # (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~32_combout )))
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~33_combout ) # (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~32_combout ))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~33_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[24]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N8
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~37_combout ) # 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~38_combout )))) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~37_combout  & 
// (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~38_combout )))
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~37_combout  & (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~38_combout  & 
// !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~37_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N10
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~36_combout ) # 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~44_combout )))) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~36_combout ) # 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~44_combout )))))
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~36_combout ) # 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ))))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~36_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N24
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~34 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~34_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout  & !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 
// )

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~34_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~34 .lut_mask = 16'h0A0A;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N18
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~42 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~42_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (min_count[5])) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )))))

	.dataa(min_count[5]),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~42_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~42 .lut_mask = 16'h88C0;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N2
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~43 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~43_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (min_count[4])) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(min_count[4]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~43_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~43 .lut_mask = 16'hA280;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N4
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~35 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~35_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~35_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~35 .lut_mask = 16'h00CC;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N12
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~43_combout  & (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~35_combout  & 
// !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~43_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[27]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N14
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout  = CARRY((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~34_combout ) # ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~42_combout ) # 
// (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout )))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~34_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[28]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(),
	.cout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout ));
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9 .lut_mask = 16'h00EF;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N16
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  = !\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout ),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10 .lut_mask = 16'h0F0F;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N28
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~36_combout ) # 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~44_combout )))) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datac(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~36_combout ),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41 .lut_mask = 16'hEEE2;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N20
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (min_count[1])) # 
// (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))

	.dataa(gnd),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datac(min_count[1]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39 .lut_mask = 16'hF3C0;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N22
fiftyfivenm_lcell_comb \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40 (
// Equation(s):
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~37_combout ) # 
// ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~38_combout )))) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & 
// (((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~37_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[25]~38_combout ),
	.datac(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.cout());
// synopsys translate_off
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40 .lut_mask = 16'hEEF0;
defparam \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N16
fiftyfivenm_lcell_comb \min_low_bcd_to_7seg|Mux6~0 (
// Equation(s):
// \min_low_bcd_to_7seg|Mux6~0_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  & (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout )) # 
// (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  & (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  $ (((!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout  & 
// min_count[0])))))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.datac(min_count[0]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.cin(gnd),
	.combout(\min_low_bcd_to_7seg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_low_bcd_to_7seg|Mux6~0 .lut_mask = 16'hAB98;
defparam \min_low_bcd_to_7seg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N14
fiftyfivenm_lcell_comb \min_low_bcd_to_7seg|Mux5~0 (
// Equation(s):
// \min_low_bcd_to_7seg|Mux5~0_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout  & ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ) # 
// ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout )))) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout  & (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  & 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  $ (min_count[0]))))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.datac(min_count[0]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.cin(gnd),
	.combout(\min_low_bcd_to_7seg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_low_bcd_to_7seg|Mux5~0 .lut_mask = 16'hBE88;
defparam \min_low_bcd_to_7seg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N20
fiftyfivenm_lcell_comb \min_low_bcd_to_7seg|Mux4~0 (
// Equation(s):
// \min_low_bcd_to_7seg|Mux4~0_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  & (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout )) # 
// (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  & (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  & ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ) # 
// (!min_count[0]))))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.datac(min_count[0]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.cin(gnd),
	.combout(\min_low_bcd_to_7seg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_low_bcd_to_7seg|Mux4~0 .lut_mask = 16'hAA8C;
defparam \min_low_bcd_to_7seg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N10
fiftyfivenm_lcell_comb \min_low_bcd_to_7seg|Mux3~0 (
// Equation(s):
// \min_low_bcd_to_7seg|Mux3~0_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  & ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ) # ((min_count[0] & 
// \min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout )))) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  & (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  $ 
// (((!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout  & min_count[0])))))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.datac(min_count[0]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.cin(gnd),
	.combout(\min_low_bcd_to_7seg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_low_bcd_to_7seg|Mux3~0 .lut_mask = 16'hEB98;
defparam \min_low_bcd_to_7seg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N28
fiftyfivenm_lcell_comb \min_low_bcd_to_7seg|Mux2~0 (
// Equation(s):
// \min_low_bcd_to_7seg|Mux2~0_combout  = (min_count[0]) # ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  & ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ))) # 
// (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  & (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout )))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.datac(min_count[0]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.cin(gnd),
	.combout(\min_low_bcd_to_7seg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_low_bcd_to_7seg|Mux2~0 .lut_mask = 16'hFCFA;
defparam \min_low_bcd_to_7seg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N12
fiftyfivenm_lcell_comb \min_low_bcd_to_7seg|Mux1~0 (
// Equation(s):
// \min_low_bcd_to_7seg|Mux1~0_combout  = (min_count[0] & ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ) # (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout  $ 
// (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout )))) # (!min_count[0] & ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  & 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout )) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  & ((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout )))))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.datac(min_count[0]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.cin(gnd),
	.combout(\min_low_bcd_to_7seg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_low_bcd_to_7seg|Mux1~0 .lut_mask = 16'hEADC;
defparam \min_low_bcd_to_7seg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N10
fiftyfivenm_lcell_comb \min_low_bcd_to_7seg|Mux0~0 (
// Equation(s):
// \min_low_bcd_to_7seg|Mux0~0_combout  = (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  & (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout  & 
// ((!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ) # (!min_count[0])))) # (!\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  & 
// (\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout  $ (((\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout )))))

	.dataa(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.datab(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.datac(min_count[0]),
	.datad(\min_bin_to_bcd|Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.cin(gnd),
	.combout(\min_low_bcd_to_7seg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \min_low_bcd_to_7seg|Mux0~0 .lut_mask = 16'h1366;
defparam \min_low_bcd_to_7seg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign seg_hour_high[0] = \seg_hour_high[0]~output_o ;

assign seg_hour_high[1] = \seg_hour_high[1]~output_o ;

assign seg_hour_high[2] = \seg_hour_high[2]~output_o ;

assign seg_hour_high[3] = \seg_hour_high[3]~output_o ;

assign seg_hour_high[4] = \seg_hour_high[4]~output_o ;

assign seg_hour_high[5] = \seg_hour_high[5]~output_o ;

assign seg_hour_high[6] = \seg_hour_high[6]~output_o ;

assign seg_hour_low[0] = \seg_hour_low[0]~output_o ;

assign seg_hour_low[1] = \seg_hour_low[1]~output_o ;

assign seg_hour_low[2] = \seg_hour_low[2]~output_o ;

assign seg_hour_low[3] = \seg_hour_low[3]~output_o ;

assign seg_hour_low[4] = \seg_hour_low[4]~output_o ;

assign seg_hour_low[5] = \seg_hour_low[5]~output_o ;

assign seg_hour_low[6] = \seg_hour_low[6]~output_o ;

assign seg_min_high[0] = \seg_min_high[0]~output_o ;

assign seg_min_high[1] = \seg_min_high[1]~output_o ;

assign seg_min_high[2] = \seg_min_high[2]~output_o ;

assign seg_min_high[3] = \seg_min_high[3]~output_o ;

assign seg_min_high[4] = \seg_min_high[4]~output_o ;

assign seg_min_high[5] = \seg_min_high[5]~output_o ;

assign seg_min_high[6] = \seg_min_high[6]~output_o ;

assign seg_min_low[0] = \seg_min_low[0]~output_o ;

assign seg_min_low[1] = \seg_min_low[1]~output_o ;

assign seg_min_low[2] = \seg_min_low[2]~output_o ;

assign seg_min_low[3] = \seg_min_low[3]~output_o ;

assign seg_min_low[4] = \seg_min_low[4]~output_o ;

assign seg_min_low[5] = \seg_min_low[5]~output_o ;

assign seg_min_low[6] = \seg_min_low[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
