Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 12 21:17:02 2018
| Host         : DESKTOP-I8VS7IB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bouncecube_timing_summary_routed.rpt -rpx bouncecube_timing_summary_routed.rpx -warn_on_violation
| Design       : bouncecube
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.692        0.000                      0                   56        0.223        0.000                      0                   56        3.000        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.692        0.000                      0                   56        0.223        0.000                      0                   56       19.500        0.000                       0                    27  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.692ns  (required time - arrival time)
  Source:                 compvga/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.932ns (24.462%)  route 2.878ns (75.538%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.560    -0.952    compvga/CLK
    SLICE_X9Y32          FDRE                                         r  compvga/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  compvga/vcount_reg[1]/Q
                         net (fo=8, routed)           1.358     0.863    compvga/vcount_reg__0[1]
    SLICE_X9Y32          LUT2 (Prop_lut2_I1_O)        0.150     1.013 r  compvga/vsync_i_2/O
                         net (fo=1, routed)           0.806     1.819    compvga/vsync_i_2_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.326     2.145 r  compvga/vsync_i_1/O
                         net (fo=1, routed)           0.714     2.858    compvga/vsync_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  compvga/vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.509    38.514    compvga/CLK
    SLICE_X3Y31          FDRE                                         r  compvga/vsync_reg/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X3Y31          FDRE (Setup_fdre_C_R)       -0.429    38.551    compvga/vsync_reg
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                 35.692    

Slack (MET) :             35.763ns  (required time - arrival time)
  Source:                 compvga/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/blue_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 1.072ns (29.831%)  route 2.522ns (70.169%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -0.882    compvga/CLK
    SLICE_X3Y33          FDRE                                         r  compvga/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.463 r  compvga/vcount_reg[8]/Q
                         net (fo=5, routed)           0.898     0.436    compvga/vcount_reg__0[8]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.325     0.761 f  compvga/red_i_4/O
                         net (fo=2, routed)           1.010     1.771    compvga/red_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I1_O)        0.328     2.099 r  compvga/blue_i_1/O
                         net (fo=1, routed)           0.613     2.712    compvga/blue_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  compvga/blue_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    38.517    compvga/CLK
    SLICE_X2Y33          FDRE                                         r  compvga/blue_reg/C
                         clock pessimism              0.580    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    38.475    compvga/blue_reg
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 35.763    

Slack (MET) :             36.228ns  (required time - arrival time)
  Source:                 compvga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.704ns (22.414%)  route 2.437ns (77.586%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.626    -0.886    compvga/CLK
    SLICE_X4Y32          FDRE                                         r  compvga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  compvga/vcount_reg[4]/Q
                         net (fo=5, routed)           0.839     0.410    compvga/vcount_reg__0[4]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.124     0.534 r  compvga/vcount[9]_i_3/O
                         net (fo=1, routed)           0.723     1.256    compvga/vcount[9]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I0_O)        0.124     1.380 r  compvga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.875     2.255    compvga/clear
    SLICE_X9Y32          FDRE                                         r  compvga/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.442    38.447    compvga/CLK
    SLICE_X9Y32          FDRE                                         r  compvga/vcount_reg[0]/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.098    38.913    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.429    38.484    compvga/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 36.228    

Slack (MET) :             36.228ns  (required time - arrival time)
  Source:                 compvga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.704ns (22.414%)  route 2.437ns (77.586%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.626    -0.886    compvga/CLK
    SLICE_X4Y32          FDRE                                         r  compvga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  compvga/vcount_reg[4]/Q
                         net (fo=5, routed)           0.839     0.410    compvga/vcount_reg__0[4]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.124     0.534 r  compvga/vcount[9]_i_3/O
                         net (fo=1, routed)           0.723     1.256    compvga/vcount[9]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I0_O)        0.124     1.380 r  compvga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.875     2.255    compvga/clear
    SLICE_X9Y32          FDRE                                         r  compvga/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.442    38.447    compvga/CLK
    SLICE_X9Y32          FDRE                                         r  compvga/vcount_reg[1]/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.098    38.913    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.429    38.484    compvga/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 36.228    

Slack (MET) :             36.293ns  (required time - arrival time)
  Source:                 compvga/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/red_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.934ns (26.155%)  route 2.637ns (73.845%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.560    -0.952    compvga/CLK
    SLICE_X9Y32          FDRE                                         r  compvga/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  compvga/vcount_reg[1]/Q
                         net (fo=8, routed)           1.270     0.774    compvga/vcount_reg__0[1]
    SLICE_X4Y32          LUT5 (Prop_lut5_I1_O)        0.152     0.926 r  compvga/red_i_3/O
                         net (fo=6, routed)           0.659     1.586    compvga/red_i_3_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I2_O)        0.326     1.912 r  compvga/red_i_1/O
                         net (fo=2, routed)           0.708     2.619    compvga/red_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  compvga/red_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.509    38.514    compvga/CLK
    SLICE_X0Y31          FDRE                                         r  compvga/red_reg/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.067    38.913    compvga/red_reg
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                 36.293    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 compvga/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.903ns (30.373%)  route 2.070ns (69.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    compvga/CLK
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  compvga/hcount_reg[4]/Q
                         net (fo=6, routed)           0.865     0.458    compvga/hcount_reg_n_0_[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.301     0.759 r  compvga/hcount[9]_i_3/O
                         net (fo=1, routed)           0.638     1.398    compvga/hcount[9]_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     1.522 r  compvga/hcount[9]_i_1/O
                         net (fo=20, routed)          0.567     2.088    compvga/sel
    SLICE_X2Y32          FDRE                                         r  compvga/hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    38.516    compvga/CLK
    SLICE_X2Y32          FDRE                                         r  compvga/hcount_reg[6]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    compvga/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 compvga/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.903ns (30.373%)  route 2.070ns (69.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    compvga/CLK
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  compvga/hcount_reg[4]/Q
                         net (fo=6, routed)           0.865     0.458    compvga/hcount_reg_n_0_[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.301     0.759 r  compvga/hcount[9]_i_3/O
                         net (fo=1, routed)           0.638     1.398    compvga/hcount[9]_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     1.522 r  compvga/hcount[9]_i_1/O
                         net (fo=20, routed)          0.567     2.088    compvga/sel
    SLICE_X2Y32          FDRE                                         r  compvga/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    38.516    compvga/CLK
    SLICE_X2Y32          FDRE                                         r  compvga/hcount_reg[7]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    compvga/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 compvga/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.903ns (30.373%)  route 2.070ns (69.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    compvga/CLK
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  compvga/hcount_reg[4]/Q
                         net (fo=6, routed)           0.865     0.458    compvga/hcount_reg_n_0_[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.301     0.759 r  compvga/hcount[9]_i_3/O
                         net (fo=1, routed)           0.638     1.398    compvga/hcount[9]_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     1.522 r  compvga/hcount[9]_i_1/O
                         net (fo=20, routed)          0.567     2.088    compvga/sel
    SLICE_X2Y32          FDRE                                         r  compvga/hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    38.516    compvga/CLK
    SLICE_X2Y32          FDRE                                         r  compvga/hcount_reg[8]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    compvga/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 compvga/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.903ns (30.373%)  route 2.070ns (69.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    compvga/CLK
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  compvga/hcount_reg[4]/Q
                         net (fo=6, routed)           0.865     0.458    compvga/hcount_reg_n_0_[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.301     0.759 r  compvga/hcount[9]_i_3/O
                         net (fo=1, routed)           0.638     1.398    compvga/hcount[9]_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     1.522 r  compvga/hcount[9]_i_1/O
                         net (fo=20, routed)          0.567     2.088    compvga/sel
    SLICE_X2Y32          FDRE                                         r  compvga/hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    38.516    compvga/CLK
    SLICE_X2Y32          FDRE                                         r  compvga/hcount_reg[9]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    38.472    compvga/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.430ns  (required time - arrival time)
  Source:                 compvga/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/vcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.903ns (28.552%)  route 2.260ns (71.448%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.627    -0.885    compvga/CLK
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.478    -0.407 f  compvga/hcount_reg[4]/Q
                         net (fo=6, routed)           0.865     0.458    compvga/hcount_reg_n_0_[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.301     0.759 r  compvga/hcount[9]_i_3/O
                         net (fo=1, routed)           0.638     1.398    compvga/hcount[9]_i_3_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124     1.522 r  compvga/hcount[9]_i_1/O
                         net (fo=20, routed)          0.757     2.278    compvga/sel
    SLICE_X9Y32          FDRE                                         r  compvga/vcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          1.442    38.447    compvga/CLK
    SLICE_X9Y32          FDRE                                         r  compvga/vcount_reg[0]/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.098    38.913    
    SLICE_X9Y32          FDRE (Setup_fdre_C_CE)      -0.205    38.708    compvga/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.708    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                 36.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 compvga/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.594    compvga/CLK
    SLICE_X5Y32          FDRE                                         r  compvga/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  compvga/vcount_reg[2]/Q
                         net (fo=7, routed)           0.142    -0.311    compvga/vcount_reg__0[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.045    -0.266 r  compvga/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    compvga/plusOp__0[5]
    SLICE_X4Y32          FDRE                                         r  compvga/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.834    compvga/CLK
    SLICE_X4Y32          FDRE                                         r  compvga/vcount_reg[5]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.489    compvga/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 compvga/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.594    compvga/CLK
    SLICE_X5Y32          FDRE                                         r  compvga/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  compvga/vcount_reg[2]/Q
                         net (fo=7, routed)           0.141    -0.312    compvga/vcount_reg__0[2]
    SLICE_X4Y32          LUT5 (Prop_lut5_I3_O)        0.045    -0.267 r  compvga/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    compvga/plusOp__0[4]
    SLICE_X4Y32          FDRE                                         r  compvga/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.834    compvga/CLK
    SLICE_X4Y32          FDRE                                         r  compvga/vcount_reg[4]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.091    -0.490    compvga/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 compvga/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    compvga/CLK
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  compvga/hcount_reg[5]/Q
                         net (fo=9, routed)           0.149    -0.280    compvga/p_1_in
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.235 r  compvga/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    compvga/plusOp[5]
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    compvga/CLK
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[5]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121    -0.472    compvga/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 compvga/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.230%)  route 0.145ns (43.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    compvga/CLK
    SLICE_X3Y33          FDRE                                         r  compvga/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  compvga/vcount_reg[9]/Q
                         net (fo=5, routed)           0.145    -0.306    compvga/vcount_reg__0[9]
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.045    -0.261 r  compvga/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.261    compvga/plusOp__0[9]
    SLICE_X3Y33          FDRE                                         r  compvga/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    compvga/CLK
    SLICE_X3Y33          FDRE                                         r  compvga/vcount_reg[9]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092    -0.499    compvga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 compvga/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.521%)  route 0.174ns (45.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    compvga/CLK
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  compvga/hcount_reg[5]/Q
                         net (fo=9, routed)           0.174    -0.255    compvga/p_1_in
    SLICE_X2Y32          LUT3 (Prop_lut3_I0_O)        0.045    -0.210 r  compvga/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    compvga/plusOp[6]
    SLICE_X2Y32          FDRE                                         r  compvga/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.832    compvga/CLK
    SLICE_X2Y32          FDRE                                         r  compvga/hcount_reg[6]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121    -0.457    compvga/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 compvga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.557%)  route 0.155ns (45.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.591    compvga/CLK
    SLICE_X3Y33          FDRE                                         r  compvga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  compvga/vcount_reg[6]/Q
                         net (fo=7, routed)           0.155    -0.295    compvga/vcount_reg__0[6]
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  compvga/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    compvga/plusOp__0[6]
    SLICE_X3Y33          FDRE                                         r  compvga/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.831    compvga/CLK
    SLICE_X3Y33          FDRE                                         r  compvga/vcount_reg[6]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092    -0.499    compvga/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 compvga/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.341%)  route 0.185ns (46.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    compvga/CLK
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  compvga/hcount_reg[3]/Q
                         net (fo=6, routed)           0.185    -0.244    compvga/hcount_reg_n_0_[3]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.048    -0.196 r  compvga/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    compvga/plusOp[4]
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    compvga/CLK
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[4]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.462    compvga/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 compvga/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.589    -0.592    compvga/CLK
    SLICE_X2Y32          FDRE                                         r  compvga/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  compvga/hcount_reg[7]/Q
                         net (fo=6, routed)           0.197    -0.231    compvga/hcount_reg_n_0_[7]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.043    -0.188 r  compvga/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    compvga/plusOp[8]
    SLICE_X2Y32          FDRE                                         r  compvga/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.832    compvga/CLK
    SLICE_X2Y32          FDRE                                         r  compvga/hcount_reg[8]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.131    -0.461    compvga/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 compvga/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (52.986%)  route 0.185ns (47.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.593    compvga/CLK
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  compvga/hcount_reg[3]/Q
                         net (fo=6, routed)           0.185    -0.244    compvga/hcount_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.045    -0.199 r  compvga/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    compvga/plusOp[3]
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857    -0.833    compvga/CLK
    SLICE_X2Y31          FDRE                                         r  compvga/hcount_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121    -0.472    compvga/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 compvga/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compvga/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.716%)  route 0.201ns (52.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.594    compvga/CLK
    SLICE_X5Y32          FDRE                                         r  compvga/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  compvga/vcount_reg[2]/Q
                         net (fo=7, routed)           0.201    -0.253    compvga/vcount_reg__0[2]
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.042    -0.211 r  compvga/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    compvga/plusOp__0[3]
    SLICE_X5Y32          FDRE                                         r  compvga/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.834    compvga/CLK
    SLICE_X5Y32          FDRE                                         r  compvga/vcount_reg[3]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.107    -0.487    compvga/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdiv/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clkdiv/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y33      compvga/blue_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y31      compvga/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y31      compvga/hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y31      compvga/hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y31      compvga/hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y31      compvga/hcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y31      compvga/hcount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y32      compvga/hcount_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y33      compvga/blue_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y33      compvga/blue_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y30      compvga/hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      compvga/red_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y33      compvga/blue_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      compvga/hcount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdiv/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkdiv/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKFBOUT



