'''标准延迟格式'''（{{lang-en|'''Standard Delay Format, SDF'''}}）是[[电气电子工程师学会|电气电子工程师学会]]关于[[集成电路设计|集成电路设计]]中时序描述的标准表达格式。在整个设计流程中，标准延迟格式有着重要的应用，例如[[静态时序分析|静态时序分析]]。

== 参考文献 ==
*{{cite journal|journal=IEEE Std 1497-2001|title=IEEE Standard for Standard Delay Format (SDF) for the Electronic Design Process|date=2001|pages=0_1–|doi=10.1109/ieeestd.2001.93359|url=http://ieeexplore.ieee.org/document/972829/|accessdate=2018-04-02|archive-date=2020-11-26|archive-url=https://web.archive.org/web/20201126074045/https://ieeexplore.ieee.org/document/972829|dead-url=no}}
**IEC 61523-3:2004 {{cite journal|journal=IEC 61523-3 First edition 2004-09; IEEE 1497|title=IEC/IEEE Delay and Power Calculation Standards - Part 3: Standard Delay Format (SDF) for the Electronic Design Process (Adoption of IEEE Std 1497-2001)|date=2004|pages=0_1–94|doi=10.1109/ieeestd.2004.95750|url=http://ieeexplore.ieee.org/document/1405846/|accessdate=2018-04-02|archive-date=2018-06-23|archive-url=https://web.archive.org/web/20180623122724/https://ieeexplore.ieee.org/document/1405846/|dead-url=no}}

== 外部链接 ==
*http://www.eda.org/sdf/ {{Wayback|url=http://www.eda.org/sdf/ |date=20130524215112 }}
*[http://www.eda.org/sdf/sdf_3.0.pdf Standard Delay Format Specification in PDF format, version 3.0 (1995)] {{Wayback|url=http://www.eda.org/sdf/sdf_3.0.pdf |date=20131104211358 }}
{{IEEE標準}}
[[Category:電子設計自動化|Category:電子設計自動化]]