// Seed: 1503009470
module module_0;
  assign id_1 = id_1 ? 1 : 1;
  wire id_2;
  wire id_3;
  id_4(
      .id_0(1),
      .id_1(1),
      .id_2(id_1),
      .id_3(1),
      .id_4(id_3),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(id_1),
      .id_9(1),
      .id_10()
  );
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output tri id_2,
    output wor id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wand id_8,
    input tri1 id_9
    , id_13,
    input supply1 id_10,
    input tri1 id_11
);
  module_0();
endmodule
