.include "macros.inc"

.text

.global func_800CB200
func_800CB200:
/* 800CB200 000C6740  C0 02 A1 68 */	lfs f0, lbl_806A53E8-_SDA2_BASE_(r2)
/* 800CB204 000C6744  38 00 00 00 */	li r0, 0
/* 800CB208 000C6748  90 83 00 00 */	stw r4, 0(r3)
/* 800CB20C 000C674C  D0 03 00 04 */	stfs f0, 4(r3)
/* 800CB210 000C6750  98 03 00 08 */	stb r0, 8(r3)
/* 800CB214 000C6754  90 03 00 0C */	stw r0, 0xc(r3)
/* 800CB218 000C6758  90 03 00 10 */	stw r0, 0x10(r3)
/* 800CB21C 000C675C  4E 80 00 20 */	blr 

.global func_800CB220
func_800CB220:
/* 800CB220 000C6760  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800CB224 000C6764  7C 08 02 A6 */	mflr r0
/* 800CB228 000C6768  90 01 00 14 */	stw r0, 0x14(r1)
/* 800CB22C 000C676C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800CB230 000C6770  7C 7F 1B 78 */	mr r31, r3
/* 800CB234 000C6774  80 A3 00 00 */	lwz r5, 0(r3)
/* 800CB238 000C6778  88 05 00 54 */	lbz r0, 0x54(r5)
/* 800CB23C 000C677C  1C 00 00 18 */	mulli r0, r0, 0x18
/* 800CB240 000C6780  7C 85 02 14 */	add r4, r5, r0
/* 800CB244 000C6784  88 04 00 29 */	lbz r0, 0x29(r4)
/* 800CB248 000C6788  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 800CB24C 000C678C  40 82 00 34 */	bne lbl_800CB280
/* 800CB250 000C6790  80 85 00 20 */	lwz r4, 0x20(r5)
/* 800CB254 000C6794  38 00 00 01 */	li r0, 1
/* 800CB258 000C6798  C0 02 A1 68 */	lfs f0, lbl_806A53E8-_SDA2_BASE_(r2)
/* 800CB25C 000C679C  C0 24 00 0C */	lfs f1, 0xc(r4)
/* 800CB260 000C67A0  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800CB264 000C67A4  40 82 00 20 */	bne lbl_800CB284
/* 800CB268 000C67A8  C0 24 00 10 */	lfs f1, 0x10(r4)
/* 800CB26C 000C67AC  C0 03 00 04 */	lfs f0, 4(r3)
/* 800CB270 000C67B0  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800CB274 000C67B4  40 82 00 10 */	bne lbl_800CB284
/* 800CB278 000C67B8  38 00 00 00 */	li r0, 0
/* 800CB27C 000C67BC  48 00 00 08 */	b lbl_800CB284
lbl_800CB280:
/* 800CB280 000C67C0  38 00 00 00 */	li r0, 0
lbl_800CB284:
/* 800CB284 000C67C4  2C 00 00 00 */	cmpwi r0, 0
/* 800CB288 000C67C8  41 82 00 10 */	beq lbl_800CB298
/* 800CB28C 000C67CC  7C A3 2B 78 */	mr r3, r5
/* 800CB290 000C67D0  4B F5 0C D5 */	bl func_8001BF64
/* 800CB294 000C67D4  48 00 00 08 */	b lbl_800CB29C
lbl_800CB298:
/* 800CB298 000C67D8  38 60 00 00 */	li r3, 0
lbl_800CB29C:
/* 800CB29C 000C67DC  90 7F 00 0C */	stw r3, 0xc(r31)
/* 800CB2A0 000C67E0  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800CB2A4 000C67E4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800CB2A8 000C67E8  7C 08 03 A6 */	mtlr r0
/* 800CB2AC 000C67EC  38 21 00 10 */	addi r1, r1, 0x10
/* 800CB2B0 000C67F0  4E 80 00 20 */	blr 

.global func_800CB2B4
func_800CB2B4:
/* 800CB2B4 000C67F4  80 A3 00 0C */	lwz r5, 0xc(r3)
/* 800CB2B8 000C67F8  38 00 00 00 */	li r0, 0
/* 800CB2BC 000C67FC  98 03 00 08 */	stb r0, 8(r3)
/* 800CB2C0 000C6800  80 83 00 00 */	lwz r4, 0(r3)
/* 800CB2C4 000C6804  90 A3 00 10 */	stw r5, 0x10(r3)
/* 800CB2C8 000C6808  80 84 00 20 */	lwz r4, 0x20(r4)
/* 800CB2CC 000C680C  C0 04 00 10 */	lfs f0, 0x10(r4)
/* 800CB2D0 000C6810  D0 03 00 04 */	stfs f0, 4(r3)
/* 800CB2D4 000C6814  4E 80 00 20 */	blr 

.global lbl_800CB2D8
lbl_800CB2D8:
/* 800CB2D8 000C6818  C0 02 A1 68 */	lfs f0, lbl_806A53E8-_SDA2_BASE_(r2)
/* 800CB2DC 000C681C  38 00 00 01 */	li r0, 1
/* 800CB2E0 000C6820  98 03 00 08 */	stb r0, 8(r3)
/* 800CB2E4 000C6824  D0 03 00 04 */	stfs f0, 4(r3)
/* 800CB2E8 000C6828  4E 80 00 20 */	blr 

.global func_800CB2EC
func_800CB2EC:
/* 800CB2EC 000C682C  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800CB2F0 000C6830  7C 08 02 A6 */	mflr r0
/* 800CB2F4 000C6834  90 01 00 34 */	stw r0, 0x34(r1)
/* 800CB2F8 000C6838  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 800CB2FC 000C683C  F3 E1 00 28 */	psq_st f31, 40(r1), 0, 0
/* 800CB300 000C6840  39 61 00 20 */	addi r11, r1, 0x20
/* 800CB304 000C6844  48 44 C2 35 */	bl func_80517538
/* 800CB308 000C6848  7C 9E 23 78 */	mr r30, r4
/* 800CB30C 000C684C  80 83 00 0C */	lwz r4, 0xc(r3)
/* 800CB310 000C6850  7C 7D 1B 78 */	mr r29, r3
/* 800CB314 000C6854  7C BF 2B 78 */	mr r31, r5
/* 800CB318 000C6858  7F C3 F3 78 */	mr r3, r30
/* 800CB31C 000C685C  48 00 04 4D */	bl func_800CB768
/* 800CB320 000C6860  2C 03 00 00 */	cmpwi r3, 0
/* 800CB324 000C6864  40 82 00 0C */	bne lbl_800CB330
/* 800CB328 000C6868  38 60 00 00 */	li r3, 0
/* 800CB32C 000C686C  48 00 00 88 */	b lbl_800CB3B4
lbl_800CB330:
/* 800CB330 000C6870  2C 1F 00 00 */	cmpwi r31, 0
/* 800CB334 000C6874  40 82 00 0C */	bne lbl_800CB340
/* 800CB338 000C6878  38 60 00 01 */	li r3, 1
/* 800CB33C 000C687C  48 00 00 78 */	b lbl_800CB3B4
lbl_800CB340:
/* 800CB340 000C6880  80 9D 00 0C */	lwz r4, 0xc(r29)
/* 800CB344 000C6884  7F C3 F3 78 */	mr r3, r30
/* 800CB348 000C6888  48 00 04 21 */	bl func_800CB768
/* 800CB34C 000C688C  2C 03 00 00 */	cmpwi r3, 0
/* 800CB350 000C6890  40 82 00 0C */	bne lbl_800CB35C
/* 800CB354 000C6894  38 60 00 00 */	li r3, 0
/* 800CB358 000C6898  48 00 00 5C */	b lbl_800CB3B4
lbl_800CB35C:
/* 800CB35C 000C689C  88 1D 00 08 */	lbz r0, 8(r29)
/* 800CB360 000C68A0  80 7D 00 00 */	lwz r3, 0(r29)
/* 800CB364 000C68A4  2C 00 00 00 */	cmpwi r0, 0
/* 800CB368 000C68A8  C3 FE 00 0C */	lfs f31, 0xc(r30)
/* 800CB36C 000C68AC  80 63 00 20 */	lwz r3, 0x20(r3)
/* 800CB370 000C68B0  41 82 00 38 */	beq lbl_800CB3A8
/* 800CB374 000C68B4  C0 23 00 0C */	lfs f1, 0xc(r3)
/* 800CB378 000C68B8  C0 02 A1 68 */	lfs f0, lbl_806A53E8-_SDA2_BASE_(r2)
/* 800CB37C 000C68BC  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800CB380 000C68C0  41 82 00 28 */	beq lbl_800CB3A8
/* 800CB384 000C68C4  EC 1F 08 2A */	fadds f0, f31, f1
/* 800CB388 000C68C8  C0 23 00 10 */	lfs f1, 0x10(r3)
/* 800CB38C 000C68CC  C0 42 A1 6C */	lfs f2, lbl_806A53EC-_SDA2_BASE_(r2)
/* 800CB390 000C68D0  EC 20 08 28 */	fsubs f1, f0, f1
/* 800CB394 000C68D4  48 31 A5 A1 */	bl func_803E5934
/* 800CB398 000C68D8  2C 03 00 00 */	cmpwi r3, 0
/* 800CB39C 000C68DC  41 82 00 0C */	beq lbl_800CB3A8
/* 800CB3A0 000C68E0  38 60 00 01 */	li r3, 1
/* 800CB3A4 000C68E4  48 00 00 10 */	b lbl_800CB3B4
lbl_800CB3A8:
/* 800CB3A8 000C68E8  FC 20 F8 90 */	fmr f1, f31
/* 800CB3AC 000C68EC  7F A3 EB 78 */	mr r3, r29
/* 800CB3B0 000C68F0  48 00 01 21 */	bl func_800CB4D0
lbl_800CB3B4:
/* 800CB3B4 000C68F4  E3 E1 00 28 */	psq_l f31, 40(r1), 0, 0
/* 800CB3B8 000C68F8  39 61 00 20 */	addi r11, r1, 0x20
/* 800CB3BC 000C68FC  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 800CB3C0 000C6900  48 44 C1 C5 */	bl func_80517584
/* 800CB3C4 000C6904  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800CB3C8 000C6908  7C 08 03 A6 */	mtlr r0
/* 800CB3CC 000C690C  38 21 00 30 */	addi r1, r1, 0x30
/* 800CB3D0 000C6910  4E 80 00 20 */	blr 

.global func_800CB3D4
func_800CB3D4:
/* 800CB3D4 000C6914  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800CB3D8 000C6918  7C 08 02 A6 */	mflr r0
/* 800CB3DC 000C691C  90 01 00 24 */	stw r0, 0x24(r1)
/* 800CB3E0 000C6920  39 61 00 20 */	addi r11, r1, 0x20
/* 800CB3E4 000C6924  48 44 C1 55 */	bl func_80517538
/* 800CB3E8 000C6928  7C 9E 23 78 */	mr r30, r4
/* 800CB3EC 000C692C  80 83 00 0C */	lwz r4, 0xc(r3)
/* 800CB3F0 000C6930  7C 7D 1B 78 */	mr r29, r3
/* 800CB3F4 000C6934  7F C3 F3 78 */	mr r3, r30
/* 800CB3F8 000C6938  48 00 03 71 */	bl func_800CB768
/* 800CB3FC 000C693C  2C 03 00 00 */	cmpwi r3, 0
/* 800CB400 000C6940  40 82 00 94 */	bne lbl_800CB494
/* 800CB404 000C6944  80 9D 00 0C */	lwz r4, 0xc(r29)
/* 800CB408 000C6948  7F C3 F3 78 */	mr r3, r30
/* 800CB40C 000C694C  48 00 03 E9 */	bl func_800CB7F4
/* 800CB410 000C6950  2C 03 00 00 */	cmpwi r3, 0
/* 800CB414 000C6954  41 82 00 1C */	beq lbl_800CB430
/* 800CB418 000C6958  80 7D 00 0C */	lwz r3, 0xc(r29)
/* 800CB41C 000C695C  80 1D 00 10 */	lwz r0, 0x10(r29)
/* 800CB420 000C6960  7C 63 00 50 */	subf r3, r3, r0
/* 800CB424 000C6964  30 03 FF FF */	addic r0, r3, -1
/* 800CB428 000C6968  7C 60 19 10 */	subfe r3, r0, r3
/* 800CB42C 000C696C  48 00 00 8C */	b lbl_800CB4B8
lbl_800CB430:
/* 800CB430 000C6970  88 1E 00 14 */	lbz r0, 0x14(r30)
/* 800CB434 000C6974  2C 00 00 00 */	cmpwi r0, 0
/* 800CB438 000C6978  41 82 00 44 */	beq lbl_800CB47C
/* 800CB43C 000C697C  80 7D 00 00 */	lwz r3, 0(r29)
/* 800CB440 000C6980  4B F5 0B 25 */	bl func_8001BF64
/* 800CB444 000C6984  2C 03 00 00 */	cmpwi r3, 0
/* 800CB448 000C6988  7C 7F 1B 78 */	mr r31, r3
/* 800CB44C 000C698C  40 82 00 0C */	bne lbl_800CB458
/* 800CB450 000C6990  38 60 00 00 */	li r3, 0
/* 800CB454 000C6994  48 00 00 64 */	b lbl_800CB4B8
lbl_800CB458:
/* 800CB458 000C6998  7F C3 F3 78 */	mr r3, r30
/* 800CB45C 000C699C  7F E4 FB 78 */	mr r4, r31
/* 800CB460 000C69A0  48 00 03 09 */	bl func_800CB768
/* 800CB464 000C69A4  2C 03 00 00 */	cmpwi r3, 0
/* 800CB468 000C69A8  40 82 00 2C */	bne lbl_800CB494
/* 800CB46C 000C69AC  80 7D 00 00 */	lwz r3, 0(r29)
/* 800CB470 000C69B0  7F E4 FB 78 */	mr r4, r31
/* 800CB474 000C69B4  4B F5 08 F5 */	bl func_8001BD68
/* 800CB478 000C69B8  48 00 00 40 */	b lbl_800CB4B8
lbl_800CB47C:
/* 800CB47C 000C69BC  80 7D 00 0C */	lwz r3, 0xc(r29)
/* 800CB480 000C69C0  80 1D 00 10 */	lwz r0, 0x10(r29)
/* 800CB484 000C69C4  7C 63 00 50 */	subf r3, r3, r0
/* 800CB488 000C69C8  30 03 FF FF */	addic r0, r3, -1
/* 800CB48C 000C69CC  7C 60 19 10 */	subfe r3, r0, r3
/* 800CB490 000C69D0  48 00 00 28 */	b lbl_800CB4B8
lbl_800CB494:
/* 800CB494 000C69D4  7F C3 F3 78 */	mr r3, r30
/* 800CB498 000C69D8  48 00 04 01 */	bl func_800CB898
/* 800CB49C 000C69DC  2C 03 00 00 */	cmpwi r3, 0
/* 800CB4A0 000C69E0  40 82 00 0C */	bne lbl_800CB4AC
/* 800CB4A4 000C69E4  38 60 00 00 */	li r3, 0
/* 800CB4A8 000C69E8  48 00 00 10 */	b lbl_800CB4B8
lbl_800CB4AC:
/* 800CB4AC 000C69EC  C0 3E 00 10 */	lfs f1, 0x10(r30)
/* 800CB4B0 000C69F0  7F A3 EB 78 */	mr r3, r29
/* 800CB4B4 000C69F4  48 00 00 1D */	bl func_800CB4D0
lbl_800CB4B8:
/* 800CB4B8 000C69F8  39 61 00 20 */	addi r11, r1, 0x20
/* 800CB4BC 000C69FC  48 44 C0 C9 */	bl func_80517584
/* 800CB4C0 000C6A00  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800CB4C4 000C6A04  7C 08 03 A6 */	mtlr r0
/* 800CB4C8 000C6A08  38 21 00 20 */	addi r1, r1, 0x20
/* 800CB4CC 000C6A0C  4E 80 00 20 */	blr 

.global func_800CB4D0
func_800CB4D0:
/* 800CB4D0 000C6A10  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800CB4D4 000C6A14  7C 08 02 A6 */	mflr r0
/* 800CB4D8 000C6A18  80 A3 00 00 */	lwz r5, 0(r3)
/* 800CB4DC 000C6A1C  90 01 00 14 */	stw r0, 0x14(r1)
/* 800CB4E0 000C6A20  C0 02 A1 68 */	lfs f0, lbl_806A53E8-_SDA2_BASE_(r2)
/* 800CB4E4 000C6A24  80 85 00 20 */	lwz r4, 0x20(r5)
/* 800CB4E8 000C6A28  C0 44 00 0C */	lfs f2, 0xc(r4)
/* 800CB4EC 000C6A2C  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 800CB4F0 000C6A30  40 82 00 0C */	bne lbl_800CB4FC
/* 800CB4F4 000C6A34  48 00 00 2D */	bl func_800CB520
/* 800CB4F8 000C6A38  48 00 00 18 */	b lbl_800CB510
lbl_800CB4FC:
/* 800CB4FC 000C6A3C  7C A3 2B 78 */	mr r3, r5
/* 800CB500 000C6A40  4B F5 0A A5 */	bl func_8001BFA4
/* 800CB504 000C6A44  38 03 FF FF */	addi r0, r3, -1
/* 800CB508 000C6A48  7C 00 00 34 */	cntlzw r0, r0
/* 800CB50C 000C6A4C  54 03 D9 7E */	srwi r3, r0, 5
lbl_800CB510:
/* 800CB510 000C6A50  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800CB514 000C6A54  7C 08 03 A6 */	mtlr r0
/* 800CB518 000C6A58  38 21 00 10 */	addi r1, r1, 0x10
/* 800CB51C 000C6A5C  4E 80 00 20 */	blr 

.global func_800CB520
func_800CB520:
/* 800CB520 000C6A60  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800CB524 000C6A64  80 83 00 00 */	lwz r4, 0(r3)
/* 800CB528 000C6A68  80 A4 00 20 */	lwz r5, 0x20(r4)
/* 800CB52C 000C6A6C  88 05 00 04 */	lbz r0, 4(r5)
/* 800CB530 000C6A70  C0 65 00 10 */	lfs f3, 0x10(r5)
/* 800CB534 000C6A74  28 00 00 02 */	cmplwi r0, 2
/* 800CB538 000C6A78  40 82 00 88 */	bne lbl_800CB5C0
/* 800CB53C 000C6A7C  C0 03 00 04 */	lfs f0, 4(r3)
/* 800CB540 000C6A80  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 800CB544 000C6A84  40 80 00 7C */	bge lbl_800CB5C0
/* 800CB548 000C6A88  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 800CB54C 000C6A8C  4C 40 13 82 */	cror 2, 0, 2
/* 800CB550 000C6A90  40 82 00 30 */	bne lbl_800CB580
/* 800CB554 000C6A94  A8 85 00 08 */	lha r4, 8(r5)
/* 800CB558 000C6A98  3C 00 43 30 */	lis r0, 0x4330
/* 800CB55C 000C6A9C  90 01 00 08 */	stw r0, 8(r1)
/* 800CB560 000C6AA0  3C 60 80 53 */	lis r3, lbl_80530650@ha
/* 800CB564 000C6AA4  6C 80 80 00 */	xoris r0, r4, 0x8000
/* 800CB568 000C6AA8  C8 43 06 50 */	lfd f2, lbl_80530650@l(r3)
/* 800CB56C 000C6AAC  90 01 00 0C */	stw r0, 0xc(r1)
/* 800CB570 000C6AB0  C8 01 00 08 */	lfd f0, 8(r1)
/* 800CB574 000C6AB4  EC 00 10 28 */	fsubs f0, f0, f2
/* 800CB578 000C6AB8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800CB57C 000C6ABC  41 80 00 3C */	blt lbl_800CB5B8
lbl_800CB580:
/* 800CB580 000C6AC0  A8 85 00 0A */	lha r4, 0xa(r5)
/* 800CB584 000C6AC4  3C 00 43 30 */	lis r0, 0x4330
/* 800CB588 000C6AC8  90 01 00 08 */	stw r0, 8(r1)
/* 800CB58C 000C6ACC  3C 60 80 53 */	lis r3, lbl_80530650@ha
/* 800CB590 000C6AD0  6C 80 80 00 */	xoris r0, r4, 0x8000
/* 800CB594 000C6AD4  C8 43 06 50 */	lfd f2, lbl_80530650@l(r3)
/* 800CB598 000C6AD8  90 01 00 0C */	stw r0, 0xc(r1)
/* 800CB59C 000C6ADC  C8 01 00 08 */	lfd f0, 8(r1)
/* 800CB5A0 000C6AE0  EC 00 10 28 */	fsubs f0, f0, f2
/* 800CB5A4 000C6AE4  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 800CB5A8 000C6AE8  4C 40 13 82 */	cror 2, 0, 2
/* 800CB5AC 000C6AEC  40 82 00 5C */	bne lbl_800CB608
/* 800CB5B0 000C6AF0  FC 01 18 40 */	fcmpo cr0, f1, f3
/* 800CB5B4 000C6AF4  40 80 00 54 */	bge lbl_800CB608
lbl_800CB5B8:
/* 800CB5B8 000C6AF8  38 60 00 01 */	li r3, 1
/* 800CB5BC 000C6AFC  48 00 00 50 */	b lbl_800CB60C
lbl_800CB5C0:
/* 800CB5C0 000C6B00  C0 03 00 04 */	lfs f0, 4(r3)
/* 800CB5C4 000C6B04  FC 00 18 40 */	fcmpo cr0, f0, f3
/* 800CB5C8 000C6B08  4C 40 13 82 */	cror 2, 0, 2
/* 800CB5CC 000C6B0C  40 82 00 20 */	bne lbl_800CB5EC
/* 800CB5D0 000C6B10  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 800CB5D4 000C6B14  4C 40 13 82 */	cror 2, 0, 2
/* 800CB5D8 000C6B18  40 82 00 30 */	bne lbl_800CB608
/* 800CB5DC 000C6B1C  FC 01 18 40 */	fcmpo cr0, f1, f3
/* 800CB5E0 000C6B20  40 80 00 28 */	bge lbl_800CB608
/* 800CB5E4 000C6B24  38 60 00 01 */	li r3, 1
/* 800CB5E8 000C6B28  48 00 00 24 */	b lbl_800CB60C
lbl_800CB5EC:
/* 800CB5EC 000C6B2C  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 800CB5F0 000C6B30  4C 40 13 82 */	cror 2, 0, 2
/* 800CB5F4 000C6B34  40 82 00 14 */	bne lbl_800CB608
/* 800CB5F8 000C6B38  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800CB5FC 000C6B3C  40 80 00 0C */	bge lbl_800CB608
/* 800CB600 000C6B40  38 60 00 01 */	li r3, 1
/* 800CB604 000C6B44  48 00 00 08 */	b lbl_800CB60C
lbl_800CB608:
/* 800CB608 000C6B48  38 60 00 00 */	li r3, 0
lbl_800CB60C:
/* 800CB60C 000C6B4C  38 21 00 10 */	addi r1, r1, 0x10
/* 800CB610 000C6B50  4E 80 00 20 */	blr 
