$date
	Mon Feb  6 12:45:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sequence_detector_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module uu0 $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var reg 2 $ curr_state [1:0] $end
$var reg 2 % next_state [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
0#
0"
0!
$end
#10
1"
#20
0"
#30
b1 %
1#
1"
#40
0"
#50
b1 $
1"
#60
0"
#70
b10 %
0#
1"
#80
0"
#90
b11 %
b10 $
1#
1"
#100
0"
#110
1!
b10 %
0#
b11 $
1"
#120
0"
#130
0!
b11 %
b10 $
1#
1"
#140
0"
#150
1!
b10 %
0#
b11 $
1"
#160
0"
#170
0!
b0 %
b10 $
1"
#180
0"
#190
b0 $
1"
#200
0"
#210
1"
#220
0"
#230
1"
#240
0"
#250
1"
