<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>main</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.312</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>31658</Best-caseLatency>
            <Average-caseLatency>381098</Average-caseLatency>
            <Worst-caseLatency>753834</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.200 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.405 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>4.758 ms</Worst-caseRealTimeLatency>
            <Interval-min>31659</Interval-min>
            <Interval-max>753835</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_82_3>
                <Slack>3.65</Slack>
                <TripCount>32</TripCount>
                <Latency>
                    <range>
                        <min>14784</min>
                        <max>375872</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>93316</min>
                        <max>2372504</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>462</min>
                        <max>11746</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_82_3>
            <VITIS_LOOP_44_1>
                <Slack>3.65</Slack>
                <TripCount>32</TripCount>
                <Latency>
                    <range>
                        <min>14784</min>
                        <max>375872</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>93316</min>
                        <max>2372504</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>462</min>
                        <max>11746</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_44_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:82</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_82_3>
                    <Name>VITIS_LOOP_82_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:90</SourceLocation>
                </VITIS_LOOP_82_3>
                <VITIS_LOOP_44_1>
                    <Name>VITIS_LOOP_44_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:52~benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101</SourceLocation>
                </VITIS_LOOP_44_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <DSP>160</DSP>
            <FF>29156</FF>
            <LUT>35117</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>main</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2_fu_116</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>116</ID>
                    <BindInstances>add_ln69_fu_185_p2 add_ln69_1_fu_381_p2 add_ln71_fu_407_p2 add_ln70_fu_413_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_84_4_fu_128</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_84_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>128</ID>
                    <BindInstances>add_ln84_fu_142_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_88_5_fu_135</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_88_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>135</ID>
                    <BindInstances>add_ln88_fu_130_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_90_6_fu_143</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_90_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>143</ID>
                    <BindInstances>add_ln93_fu_1043_p2 add_ln93_1_fu_1065_p2 add_ln93_2_fu_1087_p2 add_ln93_3_fu_1105_p2 add_ln93_4_fu_1127_p2 add_ln93_5_fu_1149_p2 add_ln93_6_fu_1167_p2 add_ln93_7_fu_1185_p2 add_ln93_9_fu_1207_p2 add_ln93_10_fu_1229_p2 add_ln93_12_fu_1251_p2 add_ln93_13_fu_1273_p2 add_ln93_14_fu_1291_p2 add_ln93_15_fu_1309_p2 add_ln93_16_fu_1327_p2 add_ln93_18_fu_1367_p2 add_ln93_19_fu_1389_p2 add_ln93_21_fu_1411_p2 add_ln93_22_fu_1433_p2 add_ln93_24_fu_1455_p2 add_ln93_25_fu_1477_p2 add_ln93_27_fu_1499_p2 add_ln93_28_fu_1521_p2 add_ln93_29_fu_1539_p2 add_ln93_30_fu_1557_p2 add_ln93_31_fu_1575_p2 add_ln93_32_fu_1592_p2 add_ln93_33_fu_1609_p2 add_ln93_34_fu_1626_p2 add_ln93_35_fu_1643_p2 add_ln90_fu_1032_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_46_2_fu_155</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_46_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>155</ID>
                    <BindInstances>add_ln46_fu_142_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_50_3_fu_162</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_50_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>162</ID>
                    <BindInstances>add_ln50_fu_130_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_52_4_fu_170</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_52_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>170</ID>
                    <BindInstances>add_ln55_fu_1043_p2 add_ln55_1_fu_1065_p2 add_ln55_2_fu_1087_p2 add_ln55_3_fu_1105_p2 add_ln55_4_fu_1127_p2 add_ln55_5_fu_1149_p2 add_ln55_6_fu_1167_p2 add_ln55_7_fu_1185_p2 add_ln55_9_fu_1207_p2 add_ln55_10_fu_1229_p2 add_ln55_12_fu_1251_p2 add_ln55_13_fu_1273_p2 add_ln55_14_fu_1291_p2 add_ln55_15_fu_1309_p2 add_ln55_16_fu_1327_p2 add_ln55_18_fu_1367_p2 add_ln55_19_fu_1389_p2 add_ln55_21_fu_1411_p2 add_ln55_22_fu_1433_p2 add_ln55_24_fu_1455_p2 add_ln55_25_fu_1477_p2 add_ln55_27_fu_1499_p2 add_ln55_28_fu_1521_p2 add_ln55_29_fu_1539_p2 add_ln55_30_fu_1557_p2 add_ln55_31_fu_1575_p2 add_ln55_32_fu_1592_p2 add_ln55_33_fu_1609_p2 add_ln55_34_fu_1626_p2 add_ln55_35_fu_1643_p2 add_ln52_fu_1032_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>a_U q_U a_s_U q_s_U add_ln90_fu_231_p2 faddfsub_32ns_32ns_32_10_full_dsp_1_U172 fmul_32ns_32ns_32_8_max_dsp_1_U173 faddfsub_32ns_32ns_32_10_full_dsp_1_U172 fmul_32ns_32ns_32_8_max_dsp_1_U173 fmul_32ns_32ns_32_8_max_dsp_1_U173 fmul_32ns_32ns_32_8_max_dsp_1_U173 add_ln82_fu_264_p2 add_ln52_fu_289_p2 faddfsub_32ns_32ns_32_10_full_dsp_1_U172 fmul_32ns_32ns_32_8_max_dsp_1_U173 fmul_32ns_32ns_32_8_max_dsp_1_U173 fmul_32ns_32ns_32_8_max_dsp_1_U173 fdiv_32ns_32ns_32_30_no_dsp_1_U174 faddfsub_32ns_32ns_32_10_full_dsp_1_U172 add_ln44_fu_312_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2</Name>
            <Loops>
                <VITIS_LOOP_69_1_VITIS_LOOP_70_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>6.312</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2087</Best-caseLatency>
                    <Average-caseLatency>2087</Average-caseLatency>
                    <Worst-caseLatency>2087</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.173 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.173 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.173 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2087</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_1_VITIS_LOOP_70_2>
                        <Name>VITIS_LOOP_69_1_VITIS_LOOP_70_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>2085</Latency>
                        <AbsoluteTimeLatency>13.161 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_69_1_VITIS_LOOP_70_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_1_VITIS_LOOP_70_2>
                            <Name>VITIS_LOOP_69_1_VITIS_LOOP_70_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_1_VITIS_LOOP_70_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>263</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>234</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_1_VITIS_LOOP_70_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_185_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_1_VITIS_LOOP_70_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_381_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_1_VITIS_LOOP_70_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_407_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_1_VITIS_LOOP_70_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_413_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_84_4</Name>
            <Loops>
                <VITIS_LOOP_84_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.356</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>333</Best-caseLatency>
                    <Average-caseLatency>333</Average-caseLatency>
                    <Worst-caseLatency>333</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.665 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.665 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.665 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>333</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_84_4>
                        <Name>VITIS_LOOP_84_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>331</Latency>
                        <AbsoluteTimeLatency>1.655 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_84_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_84_4>
                            <Name>VITIS_LOOP_84_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:84</SourceLocation>
                        </VITIS_LOOP_84_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>172</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_142_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_88_5</Name>
            <Loops>
                <VITIS_LOOP_88_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_88_5>
                        <Name>VITIS_LOOP_88_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_88_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:88</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_88_5>
                            <Name>VITIS_LOOP_88_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:88</SourceLocation>
                        </VITIS_LOOP_88_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>226</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_130_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_90_6</Name>
            <Loops>
                <VITIS_LOOP_90_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.452</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>5461</Average-caseLatency>
                    <Worst-caseLatency>11285</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.305 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>56.425 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 11285</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_6>
                        <Name>VITIS_LOOP_90_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 11284</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 56.420 us</AbsoluteTimeLatency>
                        <IterationLatency>364</IterationLatency>
                        <PipelineDepth>364</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:90</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_6>
                            <Name>VITIS_LOOP_90_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4865</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>3255</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_1043_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_1065_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_2_fu_1087_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_3_fu_1105_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_4_fu_1127_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_5_fu_1149_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_6_fu_1167_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_7_fu_1185_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_9_fu_1207_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_10_fu_1229_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_12_fu_1251_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_13_fu_1273_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_14_fu_1291_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_15_fu_1309_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_16_fu_1327_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_18_fu_1367_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_19_fu_1389_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_21_fu_1411_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_22_fu_1433_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_24_fu_1455_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_25_fu_1477_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_27_fu_1499_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_28_fu_1521_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_29_fu_1539_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_30_fu_1557_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_31_fu_1575_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_32_fu_1592_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_33_fu_1609_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_34_fu_1626_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_35_fu_1643_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1032_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_46_2</Name>
            <Loops>
                <VITIS_LOOP_46_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.356</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>333</Best-caseLatency>
                    <Average-caseLatency>333</Average-caseLatency>
                    <Worst-caseLatency>333</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.665 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.665 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.665 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>333</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_46_2>
                        <Name>VITIS_LOOP_46_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>331</Latency>
                        <AbsoluteTimeLatency>1.655 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_46_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45~benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_46_2>
                            <Name>VITIS_LOOP_46_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46~benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101</SourceLocation>
                        </VITIS_LOOP_46_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>172</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_142_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_50_3</Name>
            <Loops>
                <VITIS_LOOP_50_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_50_3>
                        <Name>VITIS_LOOP_50_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_50_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:50~benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_50_3>
                            <Name>VITIS_LOOP_50_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:50~benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101</SourceLocation>
                        </VITIS_LOOP_50_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>226</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_130_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_52_4</Name>
            <Loops>
                <VITIS_LOOP_52_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.452</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>5461</Average-caseLatency>
                    <Worst-caseLatency>11285</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.305 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>56.425 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 11285</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_52_4>
                        <Name>VITIS_LOOP_52_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 11284</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 56.420 us</AbsoluteTimeLatency>
                        <IterationLatency>364</IterationLatency>
                        <PipelineDepth>364</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_52_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:52~benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_52_4>
                            <Name>VITIS_LOOP_52_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:52~benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101</SourceLocation>
                        </VITIS_LOOP_52_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4865</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>3255</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1043_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_1065_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_2_fu_1087_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_3_fu_1105_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_4_fu_1127_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_5_fu_1149_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_6_fu_1167_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_7_fu_1185_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_9_fu_1207_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_10_fu_1229_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_12_fu_1251_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_13_fu_1273_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_14_fu_1291_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_15_fu_1309_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_16_fu_1327_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_18_fu_1367_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_19_fu_1389_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_21_fu_1411_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_22_fu_1433_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_24_fu_1455_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_25_fu_1477_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_27_fu_1499_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_28_fu_1521_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_29_fu_1539_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_30_fu_1557_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_31_fu_1575_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_32_fu_1592_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_33_fu_1609_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_34_fu_1626_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_35_fu_1643_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1032_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main</Name>
            <Loops>
                <VITIS_LOOP_82_3/>
                <VITIS_LOOP_44_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>6.312</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31658</Best-caseLatency>
                    <Average-caseLatency>381098</Average-caseLatency>
                    <Worst-caseLatency>753834</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.405 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.758 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31659 ~ 753835</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_82_3>
                        <Name>VITIS_LOOP_82_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>14784 ~ 375872</Latency>
                        <AbsoluteTimeLatency>93.317 us ~ 2.373 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>462</min>
                                <max>11746</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>462 ~ 11746</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_main_Pipeline_VITIS_LOOP_84_4_fu_128</Instance>
                            <Instance>grp_main_Pipeline_VITIS_LOOP_88_5_fu_135</Instance>
                            <Instance>grp_main_Pipeline_VITIS_LOOP_90_6_fu_143</Instance>
                        </InstanceList>
                    </VITIS_LOOP_82_3>
                    <VITIS_LOOP_44_1>
                        <Name>VITIS_LOOP_44_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>14784 ~ 375872</Latency>
                        <AbsoluteTimeLatency>93.317 us ~ 2.373 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>462</min>
                                <max>11746</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>462 ~ 11746</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_main_Pipeline_VITIS_LOOP_46_2_fu_155</Instance>
                            <Instance>grp_main_Pipeline_VITIS_LOOP_50_3_fu_162</Instance>
                            <Instance>grp_main_Pipeline_VITIS_LOOP_52_4_fu_170</Instance>
                        </InstanceList>
                    </VITIS_LOOP_44_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:82</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_82_3>
                            <Name>VITIS_LOOP_82_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:90</SourceLocation>
                        </VITIS_LOOP_82_3>
                        <VITIS_LOOP_44_1>
                            <Name>VITIS_LOOP_44_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:52~benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101</SourceLocation>
                        </VITIS_LOOP_44_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>160</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>72</UTIL_DSP>
                    <FF>29156</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>27</UTIL_FF>
                    <LUT>35117</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>66</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="a_U" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:64" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="a"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="q_U" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:64" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="q"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="a_s_U" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:65" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="a_s"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="q_s_U" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:65" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="q_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_231_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_82_3" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U172" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_82_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U173" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_82_3" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U172" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_82_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U173" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_82_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U173" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_82_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U173" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="nrm"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_264_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_289_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_44_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U172" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_44_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U173" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_44_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U173" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_44_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U173" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_44_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_30_no_dsp_1_U174" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_44_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U172" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="nrm_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_312_p2" SOURCE="benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

