% --- Nios V / Intel FPGA Specific ---

@manual{intelNiosVHandbook,
  author    = {{Intel Corporation}},
  title     = {Nios V Embedded Processor Design Handbook},
  year      = {2024},
  month     = {mar},
  note      = {Version 24.3.1.},
  url       = {https://www.intel.com/content/www/us/en/docs/programmable/726952/24-3-1/about-the-embedded-processor.html},
  keywords  = {Eng}
}

@online{intelLicensing,
    author      = {{Intel Corporation}},
    title       = {Intel FPGA Self-Service Licensing Center},
    url         = {https://licensing.intel.com/psg/s/},
    keywords    = {Eng}
}

@online{intel-forum-license,
  title        = {Questa license cannot create an account in FPGA Self Service},
  url          = {https://community.intel.com/t5/Intel-FPGA-Software-Installation/Questa-license-cannot-create-an-account-in-FPGA-Self-Service/td-p/1456416},
  author       = {{Intel Community}},
  year         = {2022},
  keywords     = {Eng}
}

@online{intel-forum-simulation,
  title        = {Error while generating Nios V/g simulation model in Platform Designer},
  url          = {https://community.intel.com/t5/Intel-Quartus-Prime-Software/Error-while-generating-Nios-V-g-simulation-model-in-Platform/m-p/1613181/highlight/true?profile.language=pt}, 
  author       = {{Intel Community}},
  year         = {2024},
  keywords     = {Eng}
}


% --- Tools / Boards ---

@online{ashlingRiscFree,
   author    = {{Ashling}},
   title     = {RiscFree - IDE for RISC-V},
   url       = {https://www.ashling.com/riscfree/},
  keywords  = {Eng}
}

 @online{terasicDE10Std,
   author    = {{Terasic Inc.}},
   title     = {DE10-Standard Development Kit},
   url       = {https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=165&No=1081},
   keywords  = {Eng}
 }

@online{fpgacademy-qsf,
  title        = {DE10-Standard Quartus Settings File},
  url          = {https://fpgacademy.org/Downloads/DE10_Standard.qsf},
  author       = {{FPGAcademy}},
  keywords     = {Eng}
}

@online{fpgacademy-boards,
  title        = {FPGAcademy Boards Information},
  url          = {https://fpgacademy.org/boards.html},
  author       = {{FPGAcademy}},
  keywords     = {Eng}
}

@manual{niosv-embedded-history,
    title = {Document Revision History for the Nios\textregistered{} V Processor Reference Manual - Nios V Embedded Processor Design Handbook},
    organization = {{Altera Corporation, An Intel Company}},
    year = {2025},
    month = {jan},
    edition = {24.3.1},
    url = {https://www.intel.com/content/www/us/en/docs/programmable/683632/24-3-1/document-revision-history-for-the-processor.html},
}

@manual{altera_nios_v_2024,
  title        = {{AN 985: Nios\textregistered{} V Processor Tutorial}},
  organization = {{Altera Corporation, An Intel Company}},
  number       = {784468},
  year         = {2024},
  month        = {7},
  note         = {Available in PDF and online formats. Document ID: 784468},
  url          = {https://www.intel.com/content/www/us/en/docs/programmable/784468/current/an-985-nios-v-processor-tutorial.html}
}

@manual{avalon_mm_transfer,
    title = {Avalon\textregistered{} Interface Specifications},
    year = {2022},
    month = {9},
    edition = {22.3},
    organization = {Intel Corporation},
    url = {https://www.intel.com/content/www/us/en/docs/programmable/683091/22-3/typical-read-and-write-transfers.html}
}
@manual{memory_byteenable,
    title = {Embedded Memory (RAM: 1-PORT, RAM: 2-PORT, ROM: 1-PORT, and ROM: 2-PORT) User Guide},
    year = {2021},
    month = {9},
    edition = {17.0},
    organization = {Intel Corporation},
    url = {https://www.intel.com/content/www/us/en/docs/programmable/683240/17-0/byte-enable.html}
}