==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z045ffg900-2'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'awgn.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 93.734 ; gain = 44.027
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 93.922 ; gain = 44.215
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 139.965 ; gain = 90.258
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'hls::awgn<16>::tickLfsr' into 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224) automatically.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 146.785 ; gain = 97.078
@I [XFORM-102] Automatically partitioning small array 'bramChapter.V' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:151) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'noiseGen.V' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:161) completely based on array size.
@I [XFORM-101] Partitioning array 'bramChapter.V' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:151) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'noiseGen.V' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:161) in dimension 1 completely.
@I [XFORM-602] Inlining function 'hls::awgn<16>::tickLfsr' into 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock to (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:354:5) in function 'hls::awgn<16>::xorShift'... converting 10 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202:31) in function 'hls::awgn<16>::operator()'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169:65) to (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198:54) in function 'hls::awgn<16>::operator()'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:208:51) to (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169:59) in function 'hls::awgn<16>::operator()'... converting 10 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:356:40) to (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:248:5) in function 'hls::awgn<16>::operator()'... converting 3 basic blocks.
@I [XFORM-602] Inlining function 'hls::awgn<16>::xorShift' into 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224) automatically.
@I [XFORM-11] Balancing expressions in function 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:155:81)...6 expression(s) balanced.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 182.652 ; gain = 132.945
@W [XFORM-631] Renaming function 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:79) into operator().
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 191.012 ; gain = 141.305
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'awgn_top' ...
@W [SYN-103] Legalizing function name 'operator()' to 'operator_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'operator_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 17.794 seconds; current allocated memory: 153.513 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.484 seconds; current allocated memory: 153.655 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'awgn_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.234 seconds; current allocated memory: 153.663 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.265 seconds; current allocated memory: 153.653 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'operator_s' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'uut_lfsr128_V' is power-on initialization.
@I [SYN-210] Renamed object name 'operator_s_coarseContents' to 'operator_s_coarsebkb' due to the length limit 20
@I [SYN-210] Renamed object name 'operator_s_gradientContents' to 'operator_s_gradiecud' due to the length limit 20
@I [SYN-210] Renamed object name 'operator_s_scaleLookup' to 'operator_s_scaleLdEe' due to the length limit 20
@I [SYN-210] Renamed object name 'awgn_top_mul_mul_13ns_10s_23_1' to 'awgn_top_mul_mul_eOg' due to the length limit 20
@I [RTGEN-100] Generating core module 'awgn_top_mul_mul_eOg': 1 instance(s).
@I [RTGEN-100] Generating core module 'awgn_top_mux_42_9_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'operator_s'.
@I [HLS-111]  Elapsed time: 0.265 seconds; current allocated memory: 153.789 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'awgn_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'awgn_top/snr_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'awgn_top/noise_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'awgn_top' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'awgn_top'.
@I [HLS-111]  Elapsed time: 0.453 seconds; current allocated memory: 156.145 MB.
@I [RTMG-279] Implementing memory 'operator_s_coarsebkb_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'operator_s_gradiecud_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'operator_s_scaleLdEe_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'operator_s_norm_V_ram' using distributed RAMs.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 198.582 ; gain = 148.875
@I [SYSC-301] Generating SystemC RTL for awgn_top.
@I [VHDL-304] Generating VHDL RTL for awgn_top.
@I [VLOG-307] Generating Verilog RTL for awgn_top.
@I [HLS-112] Total elapsed time: 20.978 seconds; peak allocated memory: 156.145 MB.
